
*** Running vivado
    with args -log mnist_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mnist_bd_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mnist_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/cs543/mnist_hw_acc/lenet_cnn_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top mnist_bd_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_axi_timer_0_0/mnist_bd_axi_timer_0_0.dcp' for cell 'mnist_bd_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_lenet_cnn_0_0/mnist_bd_lenet_cnn_0_0.dcp' for cell 'mnist_bd_i/lenet_cnn_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_proc_sys_reset_0_0/mnist_bd_proc_sys_reset_0_0.dcp' for cell 'mnist_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_processing_system7_0_0/mnist_bd_processing_system7_0_0.dcp' for cell 'mnist_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_0/mnist_bd_smartconnect_0_0.dcp' for cell 'mnist_bd_i/smartconnect_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_1/mnist_bd_smartconnect_0_1.dcp' for cell 'mnist_bd_i/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_1_0/mnist_bd_smartconnect_1_0.dcp' for cell 'mnist_bd_i/smartconnect_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_xbar_0/mnist_bd_xbar_0.dcp' for cell 'mnist_bd_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_auto_pc_0/mnist_bd_auto_pc_0.dcp' for cell 'mnist_bd_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1865 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_processing_system7_0_0/mnist_bd_processing_system7_0_0.xdc] for cell 'mnist_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_processing_system7_0_0/mnist_bd_processing_system7_0_0.xdc] for cell 'mnist_bd_i/processing_system7_0/inst'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_bd60_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_bd60_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_bd60_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_0/bd_0/ip/ip_1/bd_bd60_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_1/bd_0/ip/ip_1/bd_7da1_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_1/bd_0/ip/ip_1/bd_7da1_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_1/bd_0/ip/ip_1/bd_7da1_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_0_1/bd_0/ip/ip_1/bd_7da1_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_7d31_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_7d31_psr_aclk_0_board.xdc] for cell 'mnist_bd_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_7d31_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_smartconnect_1_0/bd_0/ip/ip_1/bd_7d31_psr_aclk_0.xdc] for cell 'mnist_bd_i/smartconnect_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_axi_timer_0_0/mnist_bd_axi_timer_0_0.xdc] for cell 'mnist_bd_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_axi_timer_0_0/mnist_bd_axi_timer_0_0.xdc] for cell 'mnist_bd_i/axi_timer_0/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_proc_sys_reset_0_0/mnist_bd_proc_sys_reset_0_0_board.xdc] for cell 'mnist_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_proc_sys_reset_0_0/mnist_bd_proc_sys_reset_0_0_board.xdc] for cell 'mnist_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_proc_sys_reset_0_0/mnist_bd_proc_sys_reset_0_0.xdc] for cell 'mnist_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.srcs/sources_1/bd/mnist_bd/ip/mnist_bd_proc_sys_reset_0_0/mnist_bd_proc_sys_reset_0_0.xdc] for cell 'mnist_bd_i/proc_sys_reset_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1022.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 381 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 285 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1022.438 ; gain = 598.496
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.976 . Memory (MB): peak = 1046.344 ; gain = 23.906

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bf1b9fd7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1656.801 ; gain = 610.457

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 35 inverter(s) to 225 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 17ebbdd13

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-389] Phase Retarget created 474 cells and removed 583 cells
INFO: [Opt 31-1021] In phase Retarget, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 8 inverter(s) to 26 load pin(s).
Phase 2 Constant propagation | Checksum: 11a707d2c

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-389] Phase Constant propagation created 98 cells and removed 2080 cells
INFO: [Opt 31-1021] In phase Constant propagation, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bc350151

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2083 cells
INFO: [Opt 31-1021] In phase Sweep, 75 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bc350151

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1bc350151

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1bc350151

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1819.109 ; gain = 0.238
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 45 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             474  |             583  |                                             45  |
|  Constant propagation         |              98  |            2080  |                                             60  |
|  Sweep                        |               0  |            2083  |                                             75  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             45  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 1819.109 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 18ecea856

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1819.109 ; gain = 0.238

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.847 | TNS=-15.343 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 89 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 32 newly gated: 0 Total Ports: 178
Number of Flops added for Enable Generation: 5

Ending PowerOpt Patch Enables Task | Checksum: 1b973ccfb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 2451.043 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1b973ccfb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 2451.043 ; gain = 631.934

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 208634b1c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2451.043 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 208634b1c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2451.043 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2451.043 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 208634b1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:09 . Memory (MB): peak = 2451.043 ; gain = 1428.605
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mnist_bd_wrapper_drc_opted.rpt -pb mnist_bd_wrapper_drc_opted.pb -rpx mnist_bd_wrapper_drc_opted.rpx
Command: report_drc -file mnist_bd_wrapper_drc_opted.rpt -pb mnist_bd_wrapper_drc_opted.pb -rpx mnist_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2451.043 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 5 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 132c82dd0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 2451.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e40ba86f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1632742db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1632742db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1632742db

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 13af6213d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/select_ln62_1_fu_3125_p3[4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_7 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[14] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_4 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[12] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_5 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][14] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_4 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][15] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[10] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2_i_3_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[14] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[12] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[15] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_6 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[7] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_10 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[15] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][10] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_8 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_14 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][12] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_6 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[13] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[10] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_7 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_7 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[12] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_5 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[9] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_11 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_94_fu_5503_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[7] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_15__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[2] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_16 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_10 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[14] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_12 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2_i_4_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2_i_4 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[10] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_7 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[13] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_4 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_91_fu_5455_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_12 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[3] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_15 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_13 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][13] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_5 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[15] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2_i_2_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2_i_2 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[1] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_17 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][7] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_11 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2_i_1_n_1 could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2_i_1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[10] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_16__1 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][9] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_9 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_20__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[2] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_15 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[3] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_23__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_6 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_10 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[9] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_8 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_18__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_9 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[1] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_13 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_12 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_12 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[3] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_14 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_0[1] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_15_i_16 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[2] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_24__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[1] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_16 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_13 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_2[0] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_0_i_18 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[3] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_11 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_22__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_21__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRBWRADDR[9] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_17__0 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_11 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_14 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[7] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_10 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[11] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[13] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_4 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[2] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_15 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[4] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_13 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[5] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_9 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[8] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_9 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[6] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_8 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15]_1[3] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_7_i_14 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/phi_ln160_reg_672_pp4_iter1_reg_reg[15][2] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/ram_reg_0_23_i_16 could not be replicated
INFO: [Physopt 32-117] Net mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ADDRARDADDR[7] could not be optimized because driver mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/ram_reg_0_i_7 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 3 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg. 12 registers were pushed out.
INFO: [Physopt 32-666] Processed cell mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2. No change.
INFO: [Physopt 32-666] Processed cell mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2. No change.
INFO: [Physopt 32-457] Pass 2. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 1 net or cell. Created 12 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2451.043 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                        |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |           12  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           12  |              0  |                     1  |           0  |           7  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 104a9327e

Time (s): cpu = 00:01:29 ; elapsed = 00:00:58 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 16680020d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 2 Global Placement | Checksum: 16680020d

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12594e43d

Time (s): cpu = 00:01:38 ; elapsed = 00:01:04 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1618dcebe

Time (s): cpu = 00:01:50 ; elapsed = 00:01:12 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a62872d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e7ba32e8

Time (s): cpu = 00:01:51 ; elapsed = 00:01:13 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1767855b9

Time (s): cpu = 00:02:06 ; elapsed = 00:01:24 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14d5f7d88

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1b0ac01bc

Time (s): cpu = 00:02:28 ; elapsed = 00:01:47 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 174f013a2

Time (s): cpu = 00:02:28 ; elapsed = 00:01:48 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 18b7b49cc

Time (s): cpu = 00:02:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18b7b49cc

Time (s): cpu = 00:02:45 ; elapsed = 00:02:01 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159d0afdc

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 159d0afdc

Time (s): cpu = 00:03:01 ; elapsed = 00:02:12 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.122. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 19908d6f1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:48 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 19908d6f1

Time (s): cpu = 00:03:42 ; elapsed = 00:02:49 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19908d6f1

Time (s): cpu = 00:03:43 ; elapsed = 00:02:49 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 19908d6f1

Time (s): cpu = 00:03:43 ; elapsed = 00:02:49 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 23c972657

Time (s): cpu = 00:03:43 ; elapsed = 00:02:50 . Memory (MB): peak = 2451.043 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23c972657

Time (s): cpu = 00:03:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2451.043 ; gain = 0.000
Ending Placer Task | Checksum: 17a74102a

Time (s): cpu = 00:03:44 ; elapsed = 00:02:50 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
188 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:47 ; elapsed = 00:02:53 . Memory (MB): peak = 2451.043 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file mnist_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file mnist_bd_wrapper_utilization_placed.rpt -pb mnist_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file mnist_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2451.043 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b03b4a2b ConstDB: 0 ShapeSum: ca38c5ff RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1b7510f58

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2451.043 ; gain = 0.000
Post Restoration Checksum: NetGraph: ef493de0 NumContArr: c807d178 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b7510f58

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b7510f58

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2451.043 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b7510f58

Time (s): cpu = 00:00:45 ; elapsed = 00:00:30 . Memory (MB): peak = 2451.043 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1446cfa14

Time (s): cpu = 00:01:03 ; elapsed = 00:00:42 . Memory (MB): peak = 2451.043 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.023  | TNS=0.000  | WHS=-0.242 | THS=-674.123|

Phase 2 Router Initialization | Checksum: 1df7f03fa

Time (s): cpu = 00:01:13 ; elapsed = 00:00:48 . Memory (MB): peak = 2475.930 ; gain = 24.887

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48919
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48919
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d66bda32

Time (s): cpu = 00:01:54 ; elapsed = 00:01:11 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 13739
 Number of Nodes with overlaps = 5200
 Number of Nodes with overlaps = 1811
 Number of Nodes with overlaps = 667
 Number of Nodes with overlaps = 326
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 42
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.910 | TNS=-28.688| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18b59fd1b

Time (s): cpu = 00:06:05 ; elapsed = 00:04:02 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1397
 Number of Nodes with overlaps = 652
 Number of Nodes with overlaps = 303
 Number of Nodes with overlaps = 133
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.595 | TNS=-13.102| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 106f1dd8a

Time (s): cpu = 00:07:16 ; elapsed = 00:05:00 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2329
 Number of Nodes with overlaps = 1122
 Number of Nodes with overlaps = 437
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.613 | TNS=-15.962| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1a1aea22d

Time (s): cpu = 00:08:47 ; elapsed = 00:06:08 . Memory (MB): peak = 2475.930 ; gain = 24.887
Phase 4 Rip-up And Reroute | Checksum: 1a1aea22d

Time (s): cpu = 00:08:47 ; elapsed = 00:06:08 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a6611794

Time (s): cpu = 00:08:51 ; elapsed = 00:06:10 . Memory (MB): peak = 2475.930 ; gain = 24.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.520 | TNS=-8.907 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e0027d14

Time (s): cpu = 00:08:51 ; elapsed = 00:06:11 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e0027d14

Time (s): cpu = 00:08:51 ; elapsed = 00:06:11 . Memory (MB): peak = 2475.930 ; gain = 24.887
Phase 5 Delay and Skew Optimization | Checksum: 1e0027d14

Time (s): cpu = 00:08:52 ; elapsed = 00:06:11 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1ef0b7c82

Time (s): cpu = 00:08:55 ; elapsed = 00:06:13 . Memory (MB): peak = 2475.930 ; gain = 24.887
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.520 | TNS=-8.299 | WHS=0.020  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1eb4239dd

Time (s): cpu = 00:08:55 ; elapsed = 00:06:14 . Memory (MB): peak = 2475.930 ; gain = 24.887
Phase 6 Post Hold Fix | Checksum: 1eb4239dd

Time (s): cpu = 00:08:55 ; elapsed = 00:06:14 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.8239 %
  Global Horizontal Routing Utilization  = 20.1689 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X60Y70 -> INT_L_X60Y70
   INT_R_X43Y36 -> INT_R_X43Y36
   INT_L_X42Y34 -> INT_L_X42Y34
South Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
East Dir 2x2 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y40 -> INT_R_X43Y41
   INT_L_X44Y40 -> INT_R_X45Y41
   INT_L_X42Y38 -> INT_R_X43Y39
   INT_L_X44Y38 -> INT_R_X45Y39
   INT_L_X42Y36 -> INT_R_X43Y37
West Dir 2x2 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X42Y34 -> INT_R_X43Y35

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 2 Aspect Ratio: 0.636364 Sparse Ratio: 2.1875
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 1e1c18e2d

Time (s): cpu = 00:08:56 ; elapsed = 00:06:14 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e1c18e2d

Time (s): cpu = 00:08:56 ; elapsed = 00:06:14 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 236150b16

Time (s): cpu = 00:09:01 ; elapsed = 00:06:20 . Memory (MB): peak = 2475.930 ; gain = 24.887

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.520 | TNS=-8.299 | WHS=0.020  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 236150b16

Time (s): cpu = 00:09:01 ; elapsed = 00:06:20 . Memory (MB): peak = 2475.930 ; gain = 24.887
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:01 ; elapsed = 00:06:20 . Memory (MB): peak = 2475.930 ; gain = 24.887

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
207 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:07 ; elapsed = 00:06:23 . Memory (MB): peak = 2475.930 ; gain = 24.887
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2475.930 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2475.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:12 . Memory (MB): peak = 2475.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file mnist_bd_wrapper_drc_routed.rpt -pb mnist_bd_wrapper_drc_routed.pb -rpx mnist_bd_wrapper_drc_routed.rpx
Command: report_drc -file mnist_bd_wrapper_drc_routed.rpt -pb mnist_bd_wrapper_drc_routed.pb -rpx mnist_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.930 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file mnist_bd_wrapper_methodology_drc_routed.rpt -pb mnist_bd_wrapper_methodology_drc_routed.pb -rpx mnist_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file mnist_bd_wrapper_methodology_drc_routed.rpt -pb mnist_bd_wrapper_methodology_drc_routed.pb -rpx mnist_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/cs543/mnist_hw_acc/mnist_soc/mnist_soc.runs/impl_1/mnist_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2591.078 ; gain = 115.148
INFO: [runtcl-4] Executing : report_power -file mnist_bd_wrapper_power_routed.rpt -pb mnist_bd_wrapper_power_summary_routed.pb -rpx mnist_bd_wrapper_power_routed.rpx
Command: report_power -file mnist_bd_wrapper_power_routed.rpt -pb mnist_bd_wrapper_power_summary_routed.pb -rpx mnist_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
219 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 2591.078 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file mnist_bd_wrapper_route_status.rpt -pb mnist_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file mnist_bd_wrapper_timing_summary_routed.rpt -pb mnist_bd_wrapper_timing_summary_routed.pb -rpx mnist_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file mnist_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file mnist_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file mnist_bd_wrapper_bus_skew_routed.rpt -pb mnist_bd_wrapper_bus_skew_routed.pb -rpx mnist_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 23:31:24 2024...

*** Running vivado
    with args -log mnist_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source mnist_bd_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source mnist_bd_wrapper.tcl -notrace
Command: open_checkpoint mnist_bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 295.738 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 1713 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1659.570 ; gain = 28.352
Restored from archive | CPU: 5.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1659.570 ; gain = 28.352
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1659.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 96 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 150 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1659.570 ; gain = 1363.832
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_2/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the mnist_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force mnist_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2 input mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg output mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_100_fu_5617_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_101_fu_5645_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_102_fu_5655_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_103_fu_5683_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_105_fu_5721_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_106_fu_5731_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_107_fu_5759_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_108_fu_5769_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_109_fu_5797_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_10_fu_3604_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_111_fu_5835_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_112_fu_5845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_113_fu_5873_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_114_fu_5883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_115_fu_5929_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_117_fu_6003_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_118_fu_6013_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_119_fu_6053_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_11_fu_3632_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_120_fu_6063_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_121_fu_6132_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_123_fu_6170_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_124_fu_6180_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_125_fu_6208_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_126_fu_6218_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_127_fu_6246_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_129_fu_6284_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_12_fu_3642_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_130_fu_6294_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_131_fu_6322_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_132_fu_6332_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_133_fu_6360_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_135_fu_6398_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_136_fu_6408_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_137_fu_6468_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_138_fu_6478_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_139_fu_6496_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_13_fu_3670_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_141_fu_6524_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_142_fu_6534_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_143_fu_6558_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_144_fu_6568_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_15_fu_3719_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_16_fu_3729_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_17_fu_3757_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_18_fu_3767_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_19_fu_3795_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_1_fu_3330_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_21_fu_3844_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_22_fu_3854_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_23_fu_3882_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_24_fu_3892_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_27_fu_4059_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_28_fu_4069_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_29_fu_4109_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_2_fu_3370_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_30_fu_4119_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_33_fu_4197_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_34_fu_4207_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_35_fu_4235_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_36_fu_4245_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_39_fu_4311_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_3_fu_3380_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_40_fu_4321_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_41_fu_4349_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_42_fu_4359_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_45_fu_4425_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_46_fu_4435_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_47_fu_4463_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_48_fu_4473_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_51_fu_4539_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_52_fu_4549_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_53_fu_4577_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_54_fu_4587_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_55_fu_4633_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_57_fu_4707_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_58_fu_4717_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_59_fu_4757_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_5_fu_3479_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_60_fu_4767_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_61_fu_4807_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_63_fu_4845_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_64_fu_4855_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_65_fu_4883_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_66_fu_4893_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_67_fu_4921_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_69_fu_4959_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_6_fu_3517_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_70_fu_4969_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_71_fu_4997_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_72_fu_5007_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_73_fu_5035_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_75_fu_5073_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_76_fu_5083_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_77_fu_5111_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_78_fu_5121_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_79_fu_5149_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2 multiplier stage mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/add_ln65_7_fu_3545_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fmul_32cud_U2/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U17/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fmul_32cud_U18/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fmul_32cud_U30/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fmul_32cud_U37/lenet_cnn_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-31] enum_PREG_0_connects_CEP_GND: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/mul_ln65_1_reg_6867_reg: When the DSP48E1 PREG attribute is set to 0, the CEP input pin should be tied to GND to save power.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution1_fu_780/lenet_cnn_fadd_32bkb_U1/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U15/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution3_fu_764/lenet_cnn_fadd_32bkb_U16/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/grp_convolution5_fu_772/lenet_cnn_fadd_32bkb_U29/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: mnist_bd_i/lenet_cnn_0/inst/lenet_cnn_fadd_32bkb_U36/lenet_cnn_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 312 Warnings, 31 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./mnist_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 226 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2243.539 ; gain = 568.945
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 23:35:39 2024...
