arch	circuit	script_params	vtr_flow_elapsed_time	vtr_max_mem_stage	vtr_max_mem	error	odin_synth_time	max_odin_mem	parmys_synth_time	max_parmys_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision	vpr_build_info	vpr_compiler	vpr_compiled	hostname	rundir	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_mem	pack_time	initial_placed_wirelength_est	placed_wirelength_est	total_swap	accepted_swap	rejected_swap	aborted_swap	place_mem	place_time	place_quench_time	initial_placed_CPD_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_delay_matrix_lookup_time	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	ap_mem	ap_time	ap_full_legalizer_mem	ap_full_legalizer_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_num_rr_graph_nodes	crit_path_num_rr_graph_edges	crit_path_collapsed_nodes	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	router_lookahead_computation_time	crit_path_route_time	crit_path_create_rr_graph_time	crit_path_create_intra_cluster_rr_graph_time	crit_path_tile_lookahead_computation_time	crit_path_router_lookahead_computation_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time	total_power	routing_power_perc	clock_power_perc	tile_power_perc	
k6_frac_N10_mem32K_40nm.xml	ch_intrinsics.v	common	2.16	vpr	66.84 MiB		-1	-1	0.23	18428	3	0.07	-1	-1	33008	-1	52608	68	99	1	0	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	68448	99	130	344	474	1	227	298	12	12	144	clb	auto	27.2 MiB	0.11	1653	830	72933	15673	42001	15259	66.8 MiB	0.14	0.00	2.12112	1.86362	-120.966	-1.86362	1.86362	0.11	0.000579609	0.000540985	0.0455127	0.0424109	-1	-1	-1	-1	36	1567	14	5.66058e+06	4.21279e+06	305235.	2119.69	0.33	0.142931	0.130893	12238	58442	-1	1370	10	422	613	31032	9871	2.00547	2.00547	-140.71	-2.00547	-0.496569	-0.202369	378970.	2631.74	0.01	0.03	0.04	-1	-1	0.01	0.0181935	0.0170334	0.01135	0.239	0.06233	0.6987	
k6_frac_N10_mem32K_40nm.xml	diffeq1.v	common	6.93	vpr	70.39 MiB		-1	-1	0.34	23420	15	0.30	-1	-1	34260	-1	54328	39	162	0	5	success	v8.0.0-12551-ga27a74f90	release IPO VTR_ASSERT_LEVEL=2	GNU 13.3.0 on Linux-6.8.0-58-generic x86_64	2025-04-26T13:56:35	betzgrp-wintermute	/home/mohagh18/vtr-verilog-to-routing/vtr_flow/tasks	72076	162	96	1009	950	1	701	302	16	16	256	mult_36	auto	30.9 MiB	0.22	9563	6000	68106	20741	45384	1981	70.4 MiB	0.32	0.01	23.3229	20.8037	-1609.19	-20.8037	20.8037	0.20	0.00166049	0.00154565	0.121523	0.11291	-1	-1	-1	-1	46	12090	25	1.21132e+07	4.08187e+06	727248.	2840.81	2.91	0.661738	0.610205	24972	144857	-1	9826	18	3157	6509	830059	237092	21.7004	21.7004	-1707.36	-21.7004	0	0	934704.	3651.19	0.03	0.22	0.10	-1	-1	0.03	0.094076	0.0887979	0.007961	0.3473	0.01662	0.6361	
