// Seed: 1465465017
module module_0;
  supply0 id_1 = id_1 - id_1;
  wire id_2;
  parameter id_3 = 1;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    output wire id_0,
    output tri1 id_1,
    output tri0 id_2
);
  assign id_2 = -1'd0;
  logic _id_4;
  wire  id_5;
  module_0 modCall_1 ();
  reg [-1 : id_4] id_6, id_7;
  assign id_1 = id_7;
  assign id_1 = 1;
  always id_7 = id_4;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  xor primCall (id_1, id_11, id_12, id_2, id_4, id_5, id_7);
  localparam id_13 = -1;
endmodule
