TimeQuest Timing Analyzer report for DE2_i2sound
Wed Mar 04 18:26:17 2015
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'AUD_ADCLRCK'
 12. Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 13. Slow Model Setup: 'AUD_BCLK'
 14. Slow Model Setup: 'i2c:b2v_inst|END_TR'
 15. Slow Model Setup: 'keytr:b2v_inst1|KEYON'
 16. Slow Model Setup: 'CLOCK_50'
 17. Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 18. Slow Model Hold: 'CLOCK_50'
 19. Slow Model Hold: 'AUD_ADCLRCK'
 20. Slow Model Hold: 'i2c:b2v_inst|END_TR'
 21. Slow Model Hold: 'AUD_BCLK'
 22. Slow Model Hold: 'keytr:b2v_inst1|KEYON'
 23. Slow Model Recovery: 'i2c:b2v_inst|END_TR'
 24. Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 25. Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 26. Slow Model Removal: 'i2c:b2v_inst|END_TR'
 27. Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'
 28. Slow Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow Model Minimum Pulse Width: 'AUD_BCLK'
 30. Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 31. Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 32. Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'AUD_ADCLRCK'
 43. Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 44. Fast Model Setup: 'AUD_BCLK'
 45. Fast Model Setup: 'keytr:b2v_inst1|KEYON'
 46. Fast Model Setup: 'i2c:b2v_inst|END_TR'
 47. Fast Model Setup: 'CLOCK_50'
 48. Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 49. Fast Model Hold: 'CLOCK_50'
 50. Fast Model Hold: 'AUD_ADCLRCK'
 51. Fast Model Hold: 'AUD_BCLK'
 52. Fast Model Hold: 'i2c:b2v_inst|END_TR'
 53. Fast Model Hold: 'keytr:b2v_inst1|KEYON'
 54. Fast Model Recovery: 'i2c:b2v_inst|END_TR'
 55. Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 56. Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 57. Fast Model Removal: 'i2c:b2v_inst|END_TR'
 58. Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'
 59. Fast Model Minimum Pulse Width: 'CLOCK_50'
 60. Fast Model Minimum Pulse Width: 'AUD_BCLK'
 61. Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'
 62. Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'
 63. Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Setup Transfers
 74. Hold Transfers
 75. Recovery Transfers
 76. Removal Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; DE2_i2sound                                      ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C35F672C8                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; AUD_ADCLRCK                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_ADCLRCK }                        ;
; AUD_BCLK                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_BCLK }                           ;
; CLOCK_50                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                           ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_500:b2v_inst4|COUNTER_500[9] } ;
; i2c:b2v_inst|END_TR                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c:b2v_inst|END_TR }                ;
; keytr:b2v_inst1|KEYON              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { keytr:b2v_inst1|KEYON }              ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                           ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 32.06 MHz  ; 32.06 MHz       ; AUD_ADCLRCK                        ;                                                               ;
; 171.73 MHz ; 171.73 MHz      ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;                                                               ;
; 193.39 MHz ; 193.39 MHz      ; AUD_BCLK                           ;                                                               ;
; 315.06 MHz ; 315.06 MHz      ; i2c:b2v_inst|END_TR                ;                                                               ;
; 320.31 MHz ; 320.31 MHz      ; keytr:b2v_inst1|KEYON              ;                                                               ;
; 363.5 MHz  ; 340.02 MHz      ; CLOCK_50                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow Model Setup Summary                                     ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; AUD_ADCLRCK                        ; -30.188 ; -3678.654     ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.823  ; -87.040       ;
; AUD_BCLK                           ; -4.171  ; -106.201      ;
; i2c:b2v_inst|END_TR                ; -2.174  ; -29.665       ;
; keytr:b2v_inst1|KEYON              ; -2.122  ; -16.976       ;
; CLOCK_50                           ; -1.751  ; -13.041       ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -3.908 ; -21.659       ;
; CLOCK_50                           ; -2.317 ; -4.155        ;
; AUD_ADCLRCK                        ; -0.347 ; -1.038        ;
; i2c:b2v_inst|END_TR                ; 0.278  ; 0.000         ;
; AUD_BCLK                           ; 0.499  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.758  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -1.220 ; -7.320        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.168 ; -12.848       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.092 ; -9.828        ;
; i2c:b2v_inst|END_TR                ; 0.203  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -2.567 ; -6107.809     ;
; CLOCK_50                           ; -1.941 ; -19.749       ;
; AUD_BCLK                           ; -1.777 ; -65.589       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.742 ; -47.488       ;
; i2c:b2v_inst|END_TR                ; -0.742 ; -25.228       ;
; keytr:b2v_inst1|KEYON              ; -0.742 ; -11.872       ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_ADCLRCK'                                                                                                                                                         ;
+---------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -30.188 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.973     ;
; -30.098 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.883     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -30.068 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.943     ;
; -29.968 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.753     ;
; -29.928 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.828     ;
; -29.893 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.678     ;
; -29.765 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.550     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.735 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.610     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.710 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.845     ; 29.905     ;
; -29.659 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.444     ;
; -29.652 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.437     ;
; -29.644 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.544     ;
; -29.644 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.544     ;
; -29.644 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.544     ;
; -29.644 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.544     ;
; -29.638 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][15] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.513     ;
; -29.631 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.416     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.601 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.476     ;
; -29.595 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.495     ;
; -29.529 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.314     ;
; -29.522 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.307     ;
; -29.504 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.289     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.474 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.349     ;
; -29.461 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.140     ; 29.361     ;
; -29.454 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.239     ;
; -29.418 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.255     ; 29.203     ;
; -29.388 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.263     ;
; -29.388 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.263     ;
; -29.388 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.263     ;
; -29.388 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -1.165     ; 29.263     ;
+---------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                   ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.823 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 5.864      ;
; -4.656 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 5.700      ;
; -4.592 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 5.633      ;
; -4.116 ; i2c:b2v_inst|SD[3]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 5.163      ;
; -3.889 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.930      ;
; -3.876 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.917      ;
; -3.835 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.881      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.804 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.415      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.749 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.360      ;
; -3.721 ; i2c:b2v_inst|SDO               ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 4.761      ;
; -3.581 ; i2c:b2v_inst|SD[2]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.627      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.498 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 4.109      ;
; -3.404 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.438      ;
; -3.361 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.395      ;
; -3.334 ; i2c:b2v_inst|SD[11]            ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.380      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.334 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.945      ;
; -3.237 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.271      ;
; -3.195 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.236      ;
; -3.152 ; i2c:b2v_inst|SD[5]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 4.198      ;
; -3.143 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.184      ;
; -3.137 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.171      ;
; -3.111 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.145      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.075 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.110      ;
; -3.057 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.003     ; 4.094      ;
; -3.056 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.097      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.032 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 4.067      ;
; -3.030 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.071      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.023 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.634      ;
; -3.014 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.003     ; 4.051      ;
; -3.013 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 4.054      ;
; -2.973 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.006     ; 4.007      ;
; -2.925 ; keytr:b2v_inst1|counter[0]     ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 3.965      ;
; -2.912 ; i2c:b2v_inst|SD[9]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.958      ;
; -2.910 ; i2c:b2v_inst|SD[0]             ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 3.956      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.908 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.943      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.904 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.071      ; 3.515      ;
; -2.902 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.943      ;
; -2.890 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.003     ; 3.927      ;
; -2.889 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.930      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.808 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 3.843      ;
; -2.790 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[4]          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.003     ; 3.827      ;
; -2.789 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[12]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.001      ; 3.830      ;
+--------+--------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'AUD_BCLK'                                                                                                                                                         ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.171 ; parallel_to_serial:b2v_inst38|bit_counter[3]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 5.211      ;
; -4.091 ; parallel_to_serial:b2v_inst38|bit_counter[2]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 5.131      ;
; -3.924 ; parallel_to_serial:b2v_inst38|data_buffer[1]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.927      ;
; -3.870 ; parallel_to_serial:b2v_inst38|data_buffer[4]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.873      ;
; -3.809 ; parallel_to_serial:b2v_inst38|data_buffer[0]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.024      ; 4.873      ;
; -3.691 ; parallel_to_serial:b2v_inst38|data_buffer[9]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.694      ;
; -3.614 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.018      ; 4.672      ;
; -3.601 ; parallel_to_serial:b2v_inst38|data_buffer[12]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.604      ;
; -3.517 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.157      ;
; -3.517 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.157      ;
; -3.517 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.157      ;
; -3.517 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.157      ;
; -3.502 ; parallel_to_serial:b2v_inst38|bit_counter[1]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.018      ; 4.560      ;
; -3.461 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.101      ;
; -3.461 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.101      ;
; -3.461 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.101      ;
; -3.461 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 4.101      ;
; -3.357 ; parallel_to_serial:b2v_inst38|data_buffer[3]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.399      ;
; -3.321 ; parallel_to_serial:b2v_inst38|data_buffer[7]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.363      ;
; -3.319 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.959      ;
; -3.319 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.959      ;
; -3.319 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.959      ;
; -3.319 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.959      ;
; -3.186 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 4.173      ;
; -3.182 ; parallel_to_serial:b2v_inst38|data_buffer[8]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.024      ; 4.246      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.141 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.166      ;
; -3.130 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 4.117      ;
; -3.103 ; parallel_to_serial:b2v_inst38|data_buffer[15]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.002      ; 4.145      ;
; -3.098 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.738      ;
; -3.098 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.738      ;
; -3.098 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.738      ;
; -3.098 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.738      ;
; -3.093 ; parallel_to_serial:b2v_inst38|data_buffer[2]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.096      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.085 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 4.110      ;
; -3.063 ; parallel_to_serial:b2v_inst38|data_buffer[13]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.024      ; 4.127      ;
; -3.033 ; parallel_to_serial:b2v_inst38|data_buffer[6]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.037     ; 4.036      ;
; -2.988 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 3.975      ;
; -2.958 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.598      ;
; -2.958 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.598      ;
; -2.958 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.598      ;
; -2.958 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.598      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.943 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.968      ;
; -2.850 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.490      ;
; -2.850 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.490      ;
; -2.850 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.490      ;
; -2.850 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.400     ; 3.490      ;
; -2.767 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 3.754      ;
; -2.746 ; parallel_to_serial:b2v_inst38|data_buffer[5]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.024      ; 3.810      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.722 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.015     ; 3.747      ;
; -2.670 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.019      ; 3.229      ;
; -2.660 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.024     ; 3.676      ;
; -2.660 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.024     ; 3.676      ;
; -2.660 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.024     ; 3.676      ;
; -2.660 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.024     ; 3.676      ;
; -2.627 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.053     ; 3.614      ;
; -2.585 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.037      ; 3.662      ;
; -2.585 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.037      ; 3.662      ;
; -2.585 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.037      ; 3.662      ;
; -2.585 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.037      ; 3.662      ;
; -2.585 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.037      ; 3.662      ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -2.174 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.214      ;
; -2.174 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.214      ;
; -2.174 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.214      ;
; -2.174 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.214      ;
; -2.174 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.214      ;
; -2.138 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 3.171      ;
; -2.119 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.159      ;
; -2.119 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.159      ;
; -2.119 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.159      ;
; -2.119 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.159      ;
; -2.119 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 3.159      ;
; -2.094 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 3.127      ;
; -1.941 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.975      ;
; -1.880 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.914      ;
; -1.868 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.908      ;
; -1.868 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.908      ;
; -1.868 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.908      ;
; -1.868 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.908      ;
; -1.868 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.908      ;
; -1.718 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.752      ;
; -1.716 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.750      ;
; -1.704 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.744      ;
; -1.704 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.744      ;
; -1.704 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.744      ;
; -1.704 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.744      ;
; -1.704 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.744      ;
; -1.638 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.672      ;
; -1.627 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.660      ;
; -1.573 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.004     ; 2.609      ;
; -1.570 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.603      ;
; -1.564 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.597      ;
; -1.530 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.570      ;
; -1.527 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.567      ;
; -1.517 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.550      ;
; -1.502 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.004     ; 2.538      ;
; -1.480 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.520      ;
; -1.480 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.520      ;
; -1.475 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.515      ;
; -1.381 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.414      ;
; -1.333 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.373      ;
; -1.296 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.336      ;
; -1.289 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.329      ;
; -1.289 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.329      ;
; -1.289 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.329      ;
; -1.289 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.329      ;
; -1.289 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.329      ;
; -1.260 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.293      ;
; -1.247 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.281      ;
; -1.224 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.264      ;
; -1.201 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.234      ;
; -1.197 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.230      ;
; -1.187 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.004     ; 2.223      ;
; -1.164 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.198      ;
; -1.161 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 2.195      ;
; -1.159 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 2.192      ;
; -1.142 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.182      ;
; -1.060 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 2.100      ;
; -0.941 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.995      ; 2.476      ;
; -0.936 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.976      ;
; -0.905 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.995      ; 2.440      ;
; -0.842 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.882      ;
; -0.831 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.871      ;
; -0.831 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.871      ;
; -0.823 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 1.857      ;
; -0.822 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 1.856      ;
; -0.803 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 1.837      ;
; -0.782 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.822      ;
; -0.752 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.007     ; 1.785      ;
; -0.573 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.613      ;
; -0.369 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.409      ;
; -0.332 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.988      ; 1.860      ;
; -0.167 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.991      ; 1.698      ;
; -0.042 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.082      ;
; 0.178  ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.988      ; 1.350      ;
; 0.273  ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.988      ; 1.255      ;
; 0.456  ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.988      ; 1.072      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.122 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.162      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.107 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.147      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -2.061 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 3.101      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.842 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.882      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.805 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.845      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.768 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.808      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.512 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.552      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
; -1.485 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 2.525      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                   ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.751 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.791      ;
; -1.702 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.742      ;
; -1.665 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.705      ;
; -1.621 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.661      ;
; -1.616 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.656      ;
; -1.579 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.619      ;
; -1.535 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.575      ;
; -1.530 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.570      ;
; -1.493 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.533      ;
; -1.479 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.519      ;
; -1.449 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.489      ;
; -1.444 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.484      ;
; -1.407 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.447      ;
; -1.393 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.433      ;
; -1.363 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.403      ;
; -1.358 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.398      ;
; -1.339 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.379      ;
; -1.321 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.361      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.307 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.347      ;
; -1.277 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.317      ;
; -1.272 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.312      ;
; -1.253 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.293      ;
; -1.235 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.275      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.221 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.261      ;
; -1.191 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.231      ;
; -1.186 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.226      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.167 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.207      ;
; -1.149 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.189      ;
; -1.136 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.176      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.135 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.175      ;
; -1.105 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.145      ;
; -1.100 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.140      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.081 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.121      ;
; -1.050 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.090      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.049 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.089      ;
; -1.019 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.059      ;
; -1.005 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.045      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.995 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.035      ;
; -0.964 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.004      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.963 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 2.003      ;
; -0.959 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.999      ;
; -0.919 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.959      ;
; -0.910 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.950      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.909 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.949      ;
; -0.484 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.524      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.483 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.523      ;
; -0.482 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.522      ;
; -0.440 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.480      ;
; -0.432 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.472      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.430 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.470      ;
; -0.024 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 1.064      ;
; 0.235  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.805      ;
; 2.072  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.198      ; 1.970      ;
; 2.551  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 3.198      ; 1.491      ;
; 2.572  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.198      ; 1.970      ;
; 3.051  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 3.198      ; 1.491      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                         ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -3.908 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 0.805      ;
; -3.408 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 0.805      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -2.261 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -1.761 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 2.452      ;
; -0.426 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.104      ; 4.288      ;
; -0.425 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.100      ; 4.285      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.407 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.098      ; 4.301      ;
; -0.078 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.097      ; 4.629      ;
; 0.074  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.104      ; 4.288      ;
; 0.075  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.100      ; 4.285      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.093  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.098      ; 4.301      ;
; 0.422  ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.097      ; 4.629      ;
; 0.499  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SCLK                   ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.499  ; i2c:b2v_inst|SDO                    ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.805      ;
; 0.792  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.098      ;
; 1.113  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.419      ;
; 1.163  ; CLOCK_500:b2v_inst4|DATA_A[4]       ; i2c:b2v_inst|SD[4]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.041      ;
; 1.167  ; CLOCK_500:b2v_inst4|DATA_A[3]       ; i2c:b2v_inst|SD[3]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.045      ;
; 1.172  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.478      ;
; 1.176  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.483      ;
; 1.181  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.487      ;
; 1.181  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.487      ;
; 1.200  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.506      ;
; 1.208  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.514      ;
; 1.216  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.522      ;
; 1.216  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.522      ;
; 1.227  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.533      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.272  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.905      ; 2.483      ;
; 1.273  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|END_TR         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.579      ;
; 1.329  ; CLOCK_500:b2v_inst4|DATA_A[10]      ; i2c:b2v_inst|SD[10]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.207      ;
; 1.331  ; CLOCK_500:b2v_inst4|DATA_A[11]      ; i2c:b2v_inst|SD[11]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.209      ;
; 1.334  ; CLOCK_500:b2v_inst4|DATA_A[9]       ; i2c:b2v_inst|SD[9]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.212      ;
; 1.461  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.767      ;
; 1.469  ; CLOCK_500:b2v_inst4|DATA_A[2]       ; i2c:b2v_inst|SD[2]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.066      ; 1.341      ;
; 1.481  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.001      ; 1.788      ;
; 1.482  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.788      ;
; 1.485  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.791      ;
; 1.528  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.834      ;
; 1.529  ; CLOCK_500:b2v_inst4|DATA_A[6]       ; i2c:b2v_inst|SD[6]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.073      ; 1.408      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.576  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.882      ;
; 1.622  ; CLOCK_500:b2v_inst4|DATA_A[12]      ; i2c:b2v_inst|SD[12]         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.072      ; 1.500      ;
; 1.627  ; CLOCK_500:b2v_inst4|DATA_A[5]       ; i2c:b2v_inst|SD[5]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.073      ; 1.506      ;
; 1.632  ; CLOCK_500:b2v_inst4|DATA_A[0]       ; i2c:b2v_inst|SD[0]          ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 0.073      ; 1.511      ;
; 1.654  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.960      ;
; 1.660  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.966      ;
; 1.660  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.966      ;
; 1.671  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.977      ;
; 1.678  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.984      ;
; 1.686  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 1.992      ;
; 1.696  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.002      ;
; 1.696  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.002      ;
; 1.739  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.045      ;
; 1.740  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.046      ;
; 1.746  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.052      ;
; 1.746  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.052      ;
; 1.757  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.063      ;
; 1.764  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.070      ;
; 1.766  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.072      ;
; 1.772  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.078      ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -2.317 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.198      ; 1.491      ;
; -1.838 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 3.198      ; 1.970      ;
; -1.817 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.198      ; 1.491      ;
; -1.338 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 3.198      ; 1.970      ;
; 0.499  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.805      ;
; 0.758  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.064      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.164  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.470      ;
; 1.166  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.472      ;
; 1.174  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.480      ;
; 1.216  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.522      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.217  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.523      ;
; 1.218  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.524      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.643  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.949      ;
; 1.644  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.950      ;
; 1.653  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.959      ;
; 1.693  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 1.999      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.697  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.003      ;
; 1.698  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.004      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.729  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.035      ;
; 1.739  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.045      ;
; 1.753  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.059      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.783  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.089      ;
; 1.784  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.090      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.815  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.121      ;
; 1.834  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.140      ;
; 1.839  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.145      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.869  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.175      ;
; 1.870  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.176      ;
; 1.883  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.189      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.901  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.207      ;
; 1.920  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.226      ;
; 1.925  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.231      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.955  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.969  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.275      ;
; 1.987  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.293      ;
; 2.006  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.312      ;
; 2.011  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.317      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.041  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.347      ;
; 2.055  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.361      ;
; 2.073  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.379      ;
; 2.092  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.398      ;
; 2.097  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.403      ;
; 2.127  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.433      ;
; 2.141  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.447      ;
; 2.178  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.484      ;
; 2.183  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.489      ;
; 2.213  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.519      ;
; 2.227  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.533      ;
; 2.264  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.570      ;
; 2.269  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.575      ;
; 2.313  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.619      ;
; 2.350  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.656      ;
; 2.355  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.661      ;
; 2.399  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.705      ;
; 2.436  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.742      ;
; 2.485  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 2.791      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.347 ; dsp_subsystem:dsp_instance|FIR:test|hold[11][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 2.237      ; 2.196      ;
; -0.335 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.294      ; 1.265      ;
; -0.140 ; dsp_subsystem:dsp_instance|FIR:test|hold[21][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.539      ; 1.705      ;
; -0.126 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.540      ; 1.720      ;
; -0.090 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[18][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.294      ; 1.510      ;
; 0.050  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.404      ; 1.760      ;
; 0.073  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[11][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.461      ; 1.840      ;
; 0.261  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.793      ; 1.360      ;
; 0.313  ; serial_to_parallel:b2v_inst37|data[15]                                                                                                           ; dsp_subsystem:dsp_instance|FIR:test|hold[0][15]~_Duplicate_1                                                                                                                          ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.231      ; 1.350      ;
; 0.318  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[19][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.092      ; 1.716      ;
; 0.333  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.255      ; 1.894      ;
; 0.335  ; serial_to_parallel:b2v_inst37|data[9]                                                                                                            ; dsp_subsystem:dsp_instance|FIR:test|hold[0][9]~_Duplicate_1                                                                                                                           ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.231      ; 1.372      ;
; 0.347  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.045      ; 1.698      ;
; 0.348  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[7][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.025      ; 1.679      ;
; 0.383  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[15][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.261      ; 1.950      ;
; 0.413  ; serial_to_parallel:b2v_inst37|data[4]                                                                                                            ; dsp_subsystem:dsp_instance|FIR:test|hold[0][4]~_Duplicate_1                                                                                                                           ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.541      ; 1.760      ;
; 0.413  ; serial_to_parallel:b2v_inst37|data[3]                                                                                                            ; dsp_subsystem:dsp_instance|FIR:test|hold[0][3]~_Duplicate_1                                                                                                                           ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.231      ; 1.450      ;
; 0.490  ; serial_to_parallel:b2v_inst37|data[11]                                                                                                           ; dsp_subsystem:dsp_instance|FIR:test|hold[0][11]~_Duplicate_1                                                                                                                          ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.231      ; 1.527      ;
; 0.546  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.288      ; 2.140      ;
; 0.554  ; serial_to_parallel:b2v_inst37|data[5]                                                                                                            ; dsp_subsystem:dsp_instance|FIR:test|hold[0][5]~_Duplicate_1                                                                                                                           ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.497      ; 1.857      ;
; 0.585  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 1.213      ; 2.104      ;
; 0.594  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.807      ; 1.707      ;
; 0.601  ; serial_to_parallel:b2v_inst37|data[1]                                                                                                            ; dsp_subsystem:dsp_instance|FIR:test|hold[0][1]~_Duplicate_1                                                                                                                           ; AUD_BCLK     ; AUD_ADCLRCK ; -0.500       ; 1.541      ; 1.948      ;
; 0.607  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a218~portb_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.930      ; 1.804      ;
; 0.622  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[3][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.879      ; 1.807      ;
; 0.635  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[8][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.976      ; 1.917      ;
; 0.642  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.801      ; 1.749      ;
; 0.650  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a218~porta_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.887      ; 1.804      ;
; 0.703  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.923      ; 1.932      ;
; 0.740  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.740  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.046      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[11][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[21][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.741  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.047      ;
; 0.742  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a65~portb_address_reg0  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.791      ; 1.800      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[5][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[6][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[4][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[10][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[10][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[7][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[17][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[21][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[21][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.742  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[21][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.048      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[4][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[8][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.743  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[19][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.049      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][7]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][6]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[8][6]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][5]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][4]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][4]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][4]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][4]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[15][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.744  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.050      ;
; 0.745  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[12][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.051      ;
; 0.745  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.051      ;
; 0.746  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; dsp_subsystem:dsp_instance|FIR:test|hold[5][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[6][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.746  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[19][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.052      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[1][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[11][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][6]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[14][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[10][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.747  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.053      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[14][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[7][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[5][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.748  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][5]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.054      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][15]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][15]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[7][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[5][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][13]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][13]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[17][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[18][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
; 0.749  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 1.055      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.278 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.988      ; 1.072      ;
; 0.461 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.988      ; 1.255      ;
; 0.499 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.805      ;
; 0.556 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.988      ; 1.350      ;
; 0.776 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.082      ;
; 0.901 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.991      ; 1.698      ;
; 1.066 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.988      ; 1.860      ;
; 1.103 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.409      ;
; 1.195 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.501      ;
; 1.248 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.554      ;
; 1.248 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.554      ;
; 1.307 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.613      ;
; 1.486 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 1.785      ;
; 1.516 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.822      ;
; 1.537 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 1.837      ;
; 1.548 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.854      ;
; 1.551 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.857      ;
; 1.556 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 1.856      ;
; 1.557 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 1.857      ;
; 1.565 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.871      ;
; 1.565 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.871      ;
; 1.571 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.877      ;
; 1.575 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.881      ;
; 1.576 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.882      ;
; 1.639 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.995      ; 2.440      ;
; 1.670 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.976      ;
; 1.672 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.978      ;
; 1.675 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.995      ; 2.476      ;
; 1.728 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.034      ;
; 1.728 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.034      ;
; 1.794 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.100      ;
; 1.814 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.120      ;
; 1.874 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.180      ;
; 1.876 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.182      ;
; 1.893 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.192      ;
; 1.895 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.195      ;
; 1.898 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.198      ;
; 1.903 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.004     ; 2.205      ;
; 1.931 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.230      ;
; 1.935 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.234      ;
; 1.958 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.264      ;
; 1.981 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.281      ;
; 1.994 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.293      ;
; 2.023 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.329      ;
; 2.023 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.329      ;
; 2.023 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.329      ;
; 2.023 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.329      ;
; 2.029 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.335      ;
; 2.051 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.357      ;
; 2.052 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.358      ;
; 2.115 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.414      ;
; 2.115 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.421      ;
; 2.137 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.443      ;
; 2.138 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.444      ;
; 2.201 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.507      ;
; 2.214 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.520      ;
; 2.214 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.520      ;
; 2.214 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.520      ;
; 2.223 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.529      ;
; 2.224 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.530      ;
; 2.236 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.004     ; 2.538      ;
; 2.251 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.550      ;
; 2.264 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.570      ;
; 2.287 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.593      ;
; 2.298 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.597      ;
; 2.304 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.603      ;
; 2.307 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.004     ; 2.609      ;
; 2.310 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.616      ;
; 2.361 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 2.660      ;
; 2.372 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.672      ;
; 2.450 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.750      ;
; 2.452 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.752      ;
; 2.602 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 2.908      ;
; 2.614 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.914      ;
; 2.675 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 2.975      ;
; 2.828 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 3.127      ;
; 2.872 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.007     ; 3.171      ;
; 2.908 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.214      ;
; 2.908 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 3.214      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'AUD_BCLK'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[1]          ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[2]          ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; parallel_to_serial:b2v_inst38|bit_counter[3]          ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.805      ;
; 0.742 ; serial_to_parallel:b2v_inst37|data[8]                 ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.048      ;
; 0.743 ; serial_to_parallel:b2v_inst37|data[1]                 ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.049      ;
; 0.748 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.054      ;
; 0.751 ; serial_to_parallel:b2v_inst37|data[12]                ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.057      ;
; 0.756 ; serial_to_parallel:b2v_inst37|data[4]                 ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.062      ;
; 0.757 ; serial_to_parallel:b2v_inst37|data[7]                 ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.063      ;
; 0.758 ; serial_to_parallel:b2v_inst37|data[10]                ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.064      ;
; 0.759 ; serial_to_parallel:b2v_inst37|data[11]                ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.759 ; serial_to_parallel:b2v_inst37|data[14]                ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.065      ;
; 0.761 ; parallel_to_serial:b2v_inst38|bit_counter[2]          ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.067      ;
; 0.765 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.716      ; 5.787      ;
; 0.765 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.716      ; 5.787      ;
; 0.765 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.716      ; 5.787      ;
; 0.765 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.716      ; 5.787      ;
; 0.830 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.718      ; 5.854      ;
; 0.845 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.700      ; 5.851      ;
; 0.915 ; serial_to_parallel:b2v_inst37|data[9]                 ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.221      ;
; 0.915 ; serial_to_parallel:b2v_inst37|data[13]                ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.221      ;
; 1.070 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.376      ;
; 1.103 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.718      ; 6.127      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.132 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.755      ; 6.193      ;
; 1.147 ; serial_to_parallel:b2v_inst37|data[2]                 ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.890      ;
; 1.154 ; serial_to_parallel:b2v_inst37|data[4]                 ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.897      ;
; 1.163 ; serial_to_parallel:b2v_inst37|data[1]                 ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.437      ; 1.906      ;
; 1.178 ; serial_to_parallel:b2v_inst37|data[5]                 ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.376      ; 1.860      ;
; 1.203 ; serial_to_parallel:b2v_inst37|data[5]                 ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.347      ; 1.856      ;
; 1.207 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.694      ; 6.207      ;
; 1.207 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.694      ; 6.207      ;
; 1.207 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.694      ; 6.207      ;
; 1.207 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 4.694      ; 6.207      ;
; 1.215 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[14]  ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.355      ;
; 1.218 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[1]   ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.358      ;
; 1.226 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.532      ;
; 1.231 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[9]   ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.371      ;
; 1.252 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[6]   ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.392      ;
; 1.265 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.716      ; 5.787      ;
; 1.265 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.716      ; 5.787      ;
; 1.265 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.716      ; 5.787      ;
; 1.265 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.716      ; 5.787      ;
; 1.318 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.624      ;
; 1.330 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.718      ; 5.854      ;
; 1.345 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.700      ; 5.851      ;
; 1.361 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.667      ;
; 1.361 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.667      ;
; 1.363 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.669      ;
; 1.365 ; serial_to_parallel:b2v_inst37|data[6]                 ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.038      ; 1.709      ;
; 1.408 ; parallel_to_serial:b2v_inst38|bit_counter[1]          ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.018      ; 1.732      ;
; 1.476 ; serial_to_parallel:b2v_inst37|data[2]                 ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.385      ; 2.167      ;
; 1.483 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.789      ;
; 1.483 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.789      ;
; 1.603 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.718      ; 6.127      ;
; 1.610 ; serial_to_parallel:b2v_inst37|data[12]                ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.052      ; 1.968      ;
; 1.616 ; serial_to_parallel:b2v_inst37|data[11]                ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.013      ; 1.935      ;
; 1.621 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[0]   ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.273      ; 1.700      ;
; 1.621 ; serial_to_parallel:b2v_inst37|data[3]                 ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.013      ; 1.940      ;
; 1.628 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[5]   ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.273      ; 1.707      ;
; 1.631 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[8]   ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.273      ; 1.710      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.632 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.755      ; 6.193      ;
; 1.636 ; serial_to_parallel:b2v_inst37|data[14]                ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.052      ; 1.994      ;
; 1.651 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[12]  ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.791      ;
; 1.663 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[2]   ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.803      ;
; 1.681 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 1.987      ;
; 1.687 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[7]   ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.295      ; 1.788      ;
; 1.691 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[10]  ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.831      ;
; 1.699 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[4]   ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.334      ; 1.839      ;
; 1.707 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.694      ; 6.207      ;
; 1.707 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.694      ; 6.207      ;
; 1.707 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.694      ; 6.207      ;
; 1.707 ; AUD_ADCLRCK                                           ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 4.694      ; 6.207      ;
; 1.737 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.043      ;
; 1.744 ; parallel_to_serial:b2v_inst38|bit_counter[3]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.050      ;
; 1.827 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.018      ; 2.151      ;
; 1.828 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.018      ; 2.152      ;
; 1.887 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.056      ; 1.749      ;
; 1.887 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 2.193      ;
; 1.888 ; parallel_to_serial:b2v_inst38|bit_counter[1]          ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.018      ; 2.212      ;
; 1.891 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[2]  ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.056      ; 1.753      ;
; 1.933 ; serial_to_parallel:b2v_inst37|data[9]                 ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.052      ; 2.291      ;
+-------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.758 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.064      ;
; 1.153 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.459      ;
; 1.156 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.462      ;
; 1.173 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.479      ;
; 1.188 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.494      ;
; 1.242 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.548      ;
; 1.249 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.555      ;
; 1.250 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.556      ;
; 1.666 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.972      ;
; 1.667 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.973      ;
; 1.669 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.975      ;
; 1.722 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.028      ;
; 1.725 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.031      ;
; 1.726 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.032      ;
; 1.753 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.059      ;
; 1.755 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.061      ;
; 1.761 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.067      ;
; 1.808 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.114      ;
; 1.811 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.117      ;
; 1.812 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.118      ;
; 1.839 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.145      ;
; 1.841 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.147      ;
; 1.847 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.153      ;
; 1.897 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.203      ;
; 1.898 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.204      ;
; 1.925 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.231      ;
; 1.933 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.239      ;
; 1.983 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.289      ;
; 1.984 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.290      ;
; 2.011 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.317      ;
; 2.019 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.325      ;
; 2.069 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.375      ;
; 2.105 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.411      ;
; 2.155 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.461      ;
; 2.191 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.497      ;
; 2.219 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.525      ;
; 2.219 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.525      ;
; 2.219 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.525      ;
; 2.219 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.525      ;
; 2.246 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.552      ;
; 2.246 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.552      ;
; 2.246 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.552      ;
; 2.246 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.552      ;
; 2.246 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.552      ;
; 2.277 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.583      ;
; 2.502 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.808      ;
; 2.502 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.808      ;
; 2.502 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.808      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.539 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 2.845      ;
; 2.795 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.101      ;
; 2.795 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.101      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.841 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.147      ;
; 2.856 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 3.162      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; -1.220 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.831      ; 2.591      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.031  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
; 0.531  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 4.032      ; 4.845      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                             ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; -1.168 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 2.208      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.103      ; 3.621      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.104      ; 3.622      ;
; 1.326  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 4.104      ; 3.622      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.103      ; 3.621      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.104      ; 3.622      ;
; 1.826  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 4.104      ; 3.622      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.103      ; 3.621      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.104      ; 3.622      ;
; -1.092 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 4.104      ; 3.622      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.103      ; 3.621      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.104      ; 3.622      ;
; -0.592 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 4.104      ; 3.622      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
; 1.902  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 2.208      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.203 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 0.703 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 4.032      ; 4.845      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
; 1.954 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.831      ; 2.591      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[100] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[101] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[102] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[103] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[104] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[105] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[106] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[107] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[108] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[109] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[10]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[110] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[111] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[113] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[113] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[114] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[115] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[116] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[117] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[118] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[119] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[11]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[120] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[121] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[122] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[123] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[124] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[125] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[126] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[127] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[129] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[129] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[12]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[130] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[131] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[132] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[133] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[134] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[135] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[136] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[137] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[138] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[139] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[13]  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[140] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[141] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[142] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[143] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[145] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[145] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[146] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[147] ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[148] ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[148] ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.777 ; 1.000        ; 2.777          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-------------+---------------------+-------+-------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+-------+-------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 3.917 ; 3.917 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.473 ; 1.473 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 2.530 ; 2.530 ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 2.530 ; 2.530 ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 1.746 ; 1.746 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.171 ; 0.171 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.171 ; 0.171 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.134 ; 0.134 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.134 ; 0.134 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -3.651 ; -3.651 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.765 ; -0.765 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.948  ; 0.948  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; -0.367 ; -0.367 ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 0.948  ; 0.948  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.095  ; 0.095  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.095  ; 0.095  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.172  ; 0.172  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.172  ; 0.172  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.981 ; 12.981 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 10.710 ; 10.710 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 15.696 ; 15.696 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13.010 ; 13.010 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9.610  ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.981 ; 12.981 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 10.710 ; 10.710 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 14.061 ; 9.610  ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13.010 ; 13.010 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9.610  ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -7.370 ; -891.071      ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.943 ; -11.486       ;
; AUD_BCLK                           ; -0.582 ; -12.566       ;
; keytr:b2v_inst1|KEYON              ; -0.126 ; -1.008        ;
; i2c:b2v_inst|END_TR                ; -0.118 ; -0.590        ;
; CLOCK_50                           ; 0.034  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -1.791 ; -15.655       ;
; CLOCK_50                           ; -1.424 ; -2.710        ;
; AUD_ADCLRCK                        ; -0.147 ; -0.538        ;
; AUD_BCLK                           ; 0.117  ; 0.000         ;
; i2c:b2v_inst|END_TR                ; 0.215  ; 0.000         ;
; keytr:b2v_inst1|KEYON              ; 0.247  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Recovery Summary                                 ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; i2c:b2v_inst|END_TR                ; -0.346 ; -2.076        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.133  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Removal Summary                                  ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.423 ; -3.807        ;
; i2c:b2v_inst|END_TR                ; -0.378 ; -2.268        ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; AUD_ADCLRCK                        ; -1.627 ; -3957.250     ;
; CLOCK_50                           ; -1.380 ; -13.380       ;
; AUD_BCLK                           ; -1.222 ; -44.222       ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500 ; -32.000       ;
; i2c:b2v_inst|END_TR                ; -0.500 ; -17.000       ;
; keytr:b2v_inst1|KEYON              ; -0.500 ; -8.000        ;
+------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_ADCLRCK'                                                                                                                                                        ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.370 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.889      ;
; -7.333 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.852      ;
; -7.285 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.804      ;
; -7.249 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.768      ;
; -7.245 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.764      ;
; -7.208 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.727      ;
; -7.194 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.713      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.181 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.831      ;
; -7.166 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.685      ;
; -7.160 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.679      ;
; -7.157 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.676      ;
; -7.150 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.835      ;
; -7.124 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.643      ;
; -7.115 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.634      ;
; -7.109 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.628      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.106 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.645      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.094 ; dsp_subsystem:dsp_instance|FIR:test|hold[0][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.283     ; 7.843      ;
; -7.093 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][15] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.743      ;
; -7.081 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.766      ;
; -7.080 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[11] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.599      ;
; -7.073 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.592      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.072 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.722      ;
; -7.062 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.581      ;
; -7.060 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.745      ;
; -7.049 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.734      ;
; -7.049 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.734      ;
; -7.041 ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.347     ; 7.726      ;
; -7.041 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.560      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][2]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][4]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][8]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][9]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][10] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][11] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.024 ; dsp_subsystem:dsp_instance|FIR:test|hold[2][14] ; dsp_subsystem:dsp_instance|FIR:test|output_signal[13] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.382     ; 7.674      ;
; -7.019 ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[12] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.513     ; 7.538      ;
; -7.001 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][0]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.540      ;
; -7.001 ; dsp_subsystem:dsp_instance|FIR:test|hold[4][1]  ; dsp_subsystem:dsp_instance|FIR:test|output_signal[14] ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 1.000        ; -0.493     ; 7.540      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                  ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                    ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.943 ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.518      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.925 ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.500      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.853 ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.428      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.809 ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.384      ;
; -0.788 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.822      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.721 ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.296      ;
; -0.718 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.752      ;
; -0.712 ; i2c:b2v_inst|SD[4]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.004      ; 1.748      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[0] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[1] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[2] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[3] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[5] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.675 ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|SD_COUNTER[4] ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 0.043      ; 1.250      ;
; -0.539 ; i2c:b2v_inst|SD[3]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.007      ; 1.578      ;
; -0.506 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.540      ;
; -0.503 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.537      ;
; -0.468 ; i2c:b2v_inst|SD[6]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.506      ;
; -0.467 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.494      ;
; -0.456 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.483      ;
; -0.444 ; i2c:b2v_inst|SDO               ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 1.476      ;
; -0.426 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.453      ;
; -0.416 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.443      ;
; -0.406 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.433      ;
; -0.394 ; i2c:b2v_inst|SD[2]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.432      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.405      ;
; -0.377 ; i2c:b2v_inst|SD[11]            ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.415      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.396      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.366 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.394      ;
; -0.363 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.397      ;
; -0.355 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.385      ;
; -0.352 ; i2c:b2v_inst|SD_COUNTER[3]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.386      ;
; -0.340 ; i2c:b2v_inst|SD_COUNTER[4]     ; i2c:b2v_inst|SCLK          ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.374      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.336 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.364      ;
; -0.335 ; i2c:b2v_inst|SD_COUNTER[2]     ; i2c:b2v_inst|SD[3]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.005     ; 1.362      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.326 ; i2c:b2v_inst|SD_COUNTER[0]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.354      ;
; -0.325 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[4]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.002     ; 1.355      ;
; -0.322 ; i2c:b2v_inst|SD_COUNTER[5]     ; i2c:b2v_inst|SD[12]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.002      ; 1.356      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[11]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[10]        ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[0]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[9]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[2]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[1]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[5]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.316 ; i2c:b2v_inst|SD_COUNTER[1]     ; i2c:b2v_inst|SD[6]         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; -0.004     ; 1.344      ;
; -0.315 ; i2c:b2v_inst|SD[5]             ; i2c:b2v_inst|SDO           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.006      ; 1.353      ;
+--------+--------------------------------+----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'AUD_BCLK'                                                                                                                                                         ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.582 ; parallel_to_serial:b2v_inst38|bit_counter[3]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.614      ;
; -0.545 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.454      ;
; -0.545 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.454      ;
; -0.545 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.454      ;
; -0.545 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.454      ;
; -0.542 ; parallel_to_serial:b2v_inst38|bit_counter[2]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.574      ;
; -0.530 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.439      ;
; -0.530 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.439      ;
; -0.530 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.439      ;
; -0.530 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.439      ;
; -0.515 ; parallel_to_serial:b2v_inst38|data_buffer[1]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.029     ; 1.518      ;
; -0.488 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.011      ; 1.031      ;
; -0.482 ; parallel_to_serial:b2v_inst38|data_buffer[4]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.029     ; 1.485      ;
; -0.470 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[15]  ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.071      ; 1.073      ;
; -0.465 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.374      ;
; -0.465 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.374      ;
; -0.465 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.374      ;
; -0.465 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.374      ;
; -0.458 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[0]  ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.001      ; 0.991      ;
; -0.440 ; parallel_to_serial:b2v_inst38|data_buffer[0]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.482      ;
; -0.432 ; parallel_to_serial:b2v_inst38|data_buffer[9]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.029     ; 1.435      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.429 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.460      ;
; -0.423 ; serial_to_parallel:b2v_inst37|bit_counter[3]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 1.464      ;
; -0.419 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[1]  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.040      ; 0.991      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.414 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.445      ;
; -0.412 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.321      ;
; -0.412 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.321      ;
; -0.412 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.321      ;
; -0.412 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.321      ;
; -0.408 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 1.449      ;
; -0.405 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[8]  ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.001      ; 0.938      ;
; -0.398 ; parallel_to_serial:b2v_inst38|bit_counter[0]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.440      ;
; -0.396 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[15] ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.011      ; 0.939      ;
; -0.396 ; parallel_to_serial:b2v_inst38|data_buffer[12]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.029     ; 1.399      ;
; -0.382 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.291      ;
; -0.382 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.291      ;
; -0.382 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.291      ;
; -0.382 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.291      ;
; -0.378 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[15]  ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.071      ; 0.981      ;
; -0.355 ; parallel_to_serial:b2v_inst38|bit_counter[1]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.010      ; 1.397      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.349 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.380      ;
; -0.343 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.252      ;
; -0.343 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.252      ;
; -0.343 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.252      ;
; -0.343 ; serial_to_parallel:b2v_inst37|bit_counter[0]          ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.123     ; 1.252      ;
; -0.343 ; serial_to_parallel:b2v_inst37|bit_counter[1]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 1.384      ;
; -0.321 ; parallel_to_serial:b2v_inst38|data_buffer[3]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.353      ;
; -0.320 ; parallel_to_serial:b2v_inst38|data_buffer[7]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.352      ;
; -0.319 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[7]  ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.011      ; 0.862      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.296 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.327      ;
; -0.290 ; serial_to_parallel:b2v_inst37|bit_counter[2]          ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.009      ; 1.331      ;
; -0.288 ; dsp_subsystem:dsp_instance|FIR:test|output_signal[5]  ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.500        ; 0.001      ; 0.821      ;
; -0.286 ; parallel_to_serial:b2v_inst38|data_buffer[15]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; 0.000      ; 1.318      ;
; -0.283 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.305      ;
; -0.283 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.305      ;
; -0.283 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.305      ;
; -0.283 ; parallel_to_serial:b2v_inst38|lrclk_d1                ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.010     ; 1.305      ;
; -0.274 ; parallel_to_serial:b2v_inst38|data_buffer[2]          ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.029     ; 1.277      ;
; -0.266 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[0]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.297      ;
; -0.266 ; serial_to_parallel:b2v_inst37|lrclk_d2                ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 1.000        ; -0.001     ; 1.297      ;
+--------+-------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.126 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.158      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.072 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.104      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.055 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.087      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.021 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.053      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; -0.010 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.042      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.008  ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 1.024      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.095  ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.937      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
; 0.111  ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 1.000        ; 0.000      ; 0.921      ;
+--------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.118 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.150      ;
; -0.118 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.150      ;
; -0.118 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.150      ;
; -0.118 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.150      ;
; -0.118 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.150      ;
; -0.100 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.132      ;
; -0.100 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.132      ;
; -0.028 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.060      ;
; -0.028 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.060      ;
; 0.016  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.016      ;
; 0.016  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.016      ;
; 0.016  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.016      ;
; 0.016  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.016      ;
; 0.016  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 1.016      ;
; 0.023  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 1.003      ;
; 0.027  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 1.000      ;
; 0.028  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.998      ;
; 0.038  ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.356      ; 0.850      ;
; 0.039  ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.356      ; 0.849      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.982      ;
; 0.075  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.003     ; 0.954      ;
; 0.076  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.951      ;
; 0.097  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.930      ;
; 0.097  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.930      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.896      ;
; 0.142  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.884      ;
; 0.157  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.870      ;
; 0.159  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.867      ;
; 0.179  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.853      ;
; 0.187  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.839      ;
; 0.188  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.838      ;
; 0.190  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.836      ;
; 0.198  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.834      ;
; 0.206  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.826      ;
; 0.208  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.003     ; 0.821      ;
; 0.216  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.816      ;
; 0.243  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.003     ; 0.786      ;
; 0.243  ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.350      ; 0.639      ;
; 0.247  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.785      ;
; 0.258  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.769      ;
; 0.263  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.764      ;
; 0.265  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.762      ;
; 0.268  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.758      ;
; 0.281  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.745      ;
; 0.285  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.741      ;
; 0.288  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.744      ;
; 0.297  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.729      ;
; 0.298  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.734      ;
; 0.298  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.734      ;
; 0.301  ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.731      ;
; 0.311  ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.353      ; 0.574      ;
; 0.332  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.700      ;
; 0.372  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.660      ;
; 0.379  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.648      ;
; 0.382  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.645      ;
; 0.387  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.005     ; 0.640      ;
; 0.395  ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.350      ; 0.487      ;
; 0.403  ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.629      ;
; 0.409  ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.350      ; 0.473      ;
; 0.413  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; -0.006     ; 0.613      ;
; 0.415  ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.617      ;
; 0.461  ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.571      ;
; 0.478  ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 0.350      ; 0.404      ;
; 0.532  ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.500      ;
; 0.623  ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 1.000        ; 0.000      ; 0.409      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                  ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.034 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.998      ;
; 0.046 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.986      ;
; 0.069 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.963      ;
; 0.081 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.951      ;
; 0.086 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.946      ;
; 0.104 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.928      ;
; 0.116 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.916      ;
; 0.121 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.911      ;
; 0.139 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.893      ;
; 0.151 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.881      ;
; 0.156 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.876      ;
; 0.161 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.871      ;
; 0.174 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.858      ;
; 0.186 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.846      ;
; 0.191 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.841      ;
; 0.196 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.836      ;
; 0.209 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.823      ;
; 0.211 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.821      ;
; 0.221 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.811      ;
; 0.226 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.806      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.231 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.801      ;
; 0.244 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.788      ;
; 0.246 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.786      ;
; 0.256 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.776      ;
; 0.261 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.771      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.766      ;
; 0.279 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.753      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.281 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.751      ;
; 0.291 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.741      ;
; 0.296 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.736      ;
; 0.300 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.732      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.301 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.731      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.316 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.716      ;
; 0.331 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.701      ;
; 0.335 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.697      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.336 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.696      ;
; 0.346 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.686      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.351 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.681      ;
; 0.370 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.371 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.661      ;
; 0.373 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.659      ;
; 0.381 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.651      ;
; 0.385 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.647      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.386 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.646      ;
; 0.510 ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.511 ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.521      ;
; 0.513 ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.519      ;
; 0.519 ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.513      ;
; 0.520 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.512      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.524 ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.508      ;
; 0.635 ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 1.000        ; 0.000      ; 0.367      ;
; 1.666 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.648      ; 0.655      ;
; 1.804 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.500        ; 1.648      ; 0.517      ;
; 2.166 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.648      ; 0.655      ;
; 2.304 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 1.000        ; 1.648      ; 0.517      ;
+-------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                                         ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.791 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.367      ;
; -1.291 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|END_TR         ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.367      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -1.227 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[0]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[1]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[2]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[3]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[5]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.727 ; i2c:b2v_inst|END_TR                 ; i2c:b2v_inst|SD_COUNTER[4]  ; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 0.931      ;
; -0.611 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.867      ; 1.549      ;
; -0.608 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.863      ; 1.548      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.597 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.861      ; 1.557      ;
; -0.507 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.860      ; 1.646      ;
; -0.111 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[12]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.867      ; 1.549      ;
; -0.108 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[4]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.863      ; 1.548      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[11]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[10]         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[0]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[9]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[2]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[1]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[5]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.097 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[6]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.861      ; 1.557      ;
; -0.007 ; keytr:b2v_inst1|KEYON               ; i2c:b2v_inst|SD[3]          ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.860      ; 1.646      ;
; 0.215  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SCLK                   ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; i2c:b2v_inst|SDO                    ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.367      ;
; 0.261  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.413      ;
; 0.360  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.362  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.365  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.517      ;
; 0.369  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.521      ;
; 0.372  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.387  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.539      ;
; 0.400  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|END_TR         ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.552      ;
; 0.446  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.598      ;
; 0.448  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.600      ;
; 0.453  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.605      ;
; 0.457  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.609      ;
; 0.465  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SCLK           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.002      ; 0.619      ;
; 0.497  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.649      ;
; 0.501  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.503  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.655      ;
; 0.509  ; keytr:b2v_inst1|counter[8]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.527  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.679      ;
; 0.532  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.684      ;
; 0.536  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.538  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.690      ;
; 0.545  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547  ; i2c:b2v_inst|SD_COUNTER[3]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[0]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[1]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[2]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.217      ; 0.918      ;
; 0.554  ; i2c:b2v_inst|SD_COUNTER[5]          ; i2c:b2v_inst|SDO            ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.002      ; 0.708      ;
; 0.556  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.708      ;
; 0.562  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.714      ;
; 0.563  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.715      ;
; 0.567  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.719      ;
; 0.571  ; keytr:b2v_inst1|counter[2]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; keytr:b2v_inst1|counter[4]          ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.573  ; i2c:b2v_inst|SD_COUNTER[0]          ; i2c:b2v_inst|SD_COUNTER[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.725      ;
; 0.580  ; i2c:b2v_inst|SD_COUNTER[1]          ; i2c:b2v_inst|SD_COUNTER[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.732      ;
; 0.584  ; keytr:b2v_inst1|counter[3]          ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.586  ; keytr:b2v_inst1|counter[5]          ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.738      ;
; 0.591  ; keytr:b2v_inst1|counter[7]          ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.743      ;
; 0.591  ; i2c:b2v_inst|SD_COUNTER[4]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.743      ;
; 0.597  ; keytr:b2v_inst1|counter[0]          ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.749      ;
; 0.597  ; i2c:b2v_inst|SD_COUNTER[2]          ; i2c:b2v_inst|SD_COUNTER[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.749      ;
; 0.602  ; keytr:b2v_inst1|counter[9]          ; keytr:b2v_inst1|KEYON       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.754      ;
; 0.602  ; keytr:b2v_inst1|counter[1]          ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.754      ;
; 0.603  ; keytr:b2v_inst1|counter[6]          ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.757      ;
; 0.605  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.757      ;
; 0.605  ; keytr:b2v_inst1|counter[10]         ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.757      ;
+--------+-------------------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                    ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.424 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.648      ; 0.517      ;
; -1.286 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; 0.000        ; 1.648      ; 0.655      ;
; -0.924 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.648      ; 0.517      ;
; -0.786 ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50    ; -0.500       ; 1.648      ; 0.655      ;
; 0.215  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.245  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.397      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.508      ;
; 0.360  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.513      ;
; 0.367  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.646      ;
; 0.495  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.647      ;
; 0.499  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.659      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.509  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.529  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.681      ;
; 0.534  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.686      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.544  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.545  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.697      ;
; 0.549  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.564  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.716      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.579  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.580  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.584  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.736      ;
; 0.589  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.741      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.599  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.751      ;
; 0.601  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.614  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.766      ;
; 0.619  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.771      ;
; 0.624  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.776      ;
; 0.634  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.786      ;
; 0.636  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.649  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.801      ;
; 0.654  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.806      ;
; 0.659  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.811      ;
; 0.669  ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.821      ;
; 0.671  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.823      ;
; 0.684  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.836      ;
; 0.689  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.841      ;
; 0.694  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.846      ;
; 0.706  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.858      ;
; 0.719  ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.871      ;
; 0.724  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.876      ;
; 0.729  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.881      ;
; 0.741  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.893      ;
; 0.759  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.764  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.776  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.794  ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.946      ;
; 0.799  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.951      ;
; 0.811  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.963      ;
; 0.834  ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.986      ;
; 0.846  ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[10] ; CLOCK_50                           ; CLOCK_50    ; 0.000        ; 0.000      ; 0.998      ;
+--------+-------------------------------------+-------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_ADCLRCK'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.147 ; dsp_subsystem:dsp_instance|FIR:test|hold[21][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.573      ; 0.578      ;
; -0.142 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.575      ; 0.585      ;
; -0.126 ; dsp_subsystem:dsp_instance|FIR:test|hold[11][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.734      ; 0.760      ;
; -0.105 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.416      ; 0.463      ;
; -0.012 ; dsp_subsystem:dsp_instance|FIR:test|hold[16][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.469      ; 0.609      ;
; -0.006 ; dsp_subsystem:dsp_instance|FIR:test|hold[17][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[18][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.416      ; 0.562      ;
; 0.007  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[19][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.426      ; 0.585      ;
; 0.034  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.497      ; 0.683      ;
; 0.056  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[7][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.357      ; 0.565      ;
; 0.082  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.341      ; 0.575      ;
; 0.088  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.238      ; 0.478      ;
; 0.098  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.329      ; 0.579      ;
; 0.102  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[11][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.430      ; 0.684      ;
; 0.160  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a218~portb_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.327      ; 0.625      ;
; 0.164  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a218~porta_address_reg0 ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.323      ; 0.625      ;
; 0.164  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[15][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.393      ; 0.709      ;
; 0.184  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[3][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.304      ; 0.640      ;
; 0.185  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.371      ; 0.708      ;
; 0.193  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.253      ; 0.598      ;
; 0.215  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[14][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.204      ; 0.571      ;
; 0.217  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.361      ; 0.730      ;
; 0.223  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[8][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.320      ; 0.695      ;
; 0.237  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.389      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[11][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[7][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][14]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][14]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[21][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[21][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[21][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.302      ; 0.692      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[21][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.238  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.390      ;
; 0.239  ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|cntr_ikf:cntr1|safe_q[0] ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|ram_block3a65~portb_address_reg0  ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.247      ; 0.624      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[5][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[6][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[4][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[2][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[4][12]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][12]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[10][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[10][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][7]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][7]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[8][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[12][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[13][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[17][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[18][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[19][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.239  ; dsp_subsystem:dsp_instance|FIR:test|hold[20][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[21][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.391      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][15]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][15]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][15]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[14][15]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[12][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[10][10]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[11][10]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[7][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][7]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[7][6]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[8][6]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[2][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[5][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[11][5]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[12][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][4]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][4]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][4]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][4]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[2][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[5][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[6][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[3][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[4][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[1][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][0]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][0]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[15][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][6]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][6]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[14][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[15][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][13]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[17][13]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[16][8]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[17][8]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][5]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][5]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[18][11]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[19][11]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.240  ; dsp_subsystem:dsp_instance|FIR:test|hold[21][9]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[22][9]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.392      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][14]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[5][14]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][13]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[1][13]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][12]~_Duplicate_1                                                                                    ; dsp_subsystem:dsp_instance|FIR:test|hold[14][12]~_Duplicate_1                                                                                                                         ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][11]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[7][11]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][9]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[1][9]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][8]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[5][8]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[1][7]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[2][7]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[2][6]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[3][6]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[6][5]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[7][5]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[0][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[1][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[8][3]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[9][3]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[13][3]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[14][3]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[4][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[5][1]~_Duplicate_1                                                                                                                           ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[9][1]~_Duplicate_1                                                                                      ; dsp_subsystem:dsp_instance|FIR:test|hold[10][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[15][0]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[16][0]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[17][2]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[18][2]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[17][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[18][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][4]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][4]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; dsp_subsystem:dsp_instance|FIR:test|hold[19][1]~_Duplicate_1                                                                                     ; dsp_subsystem:dsp_instance|FIR:test|hold[20][1]~_Duplicate_1                                                                                                                          ; AUD_ADCLRCK  ; AUD_ADCLRCK ; 0.000        ; 0.000      ; 0.393      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'AUD_BCLK'                                                                                                                                                        ;
+-------+------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.974      ; 2.243      ;
; 0.117 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.253      ;
; 0.128 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.264      ;
; 0.149 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.285      ;
; 0.149 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.285      ;
; 0.149 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.285      ;
; 0.149 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.984      ; 2.285      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[1]         ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[0]         ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[2]         ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; serial_to_parallel:b2v_inst37|bit_counter[3]         ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[0]         ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[1]         ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[2]         ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; parallel_to_serial:b2v_inst38|bit_counter[3]         ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; serial_to_parallel:b2v_inst37|data[8]                ; serial_to_parallel:b2v_inst37|data[9]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; serial_to_parallel:b2v_inst37|data[1]                ; serial_to_parallel:b2v_inst37|data[2]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; parallel_to_serial:b2v_inst38|bit_counter[0]         ; parallel_to_serial:b2v_inst38|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.391      ;
; 0.242 ; serial_to_parallel:b2v_inst37|data[7]                ; serial_to_parallel:b2v_inst37|data[8]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; serial_to_parallel:b2v_inst37|data[12]               ; serial_to_parallel:b2v_inst37|data[13]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; serial_to_parallel:b2v_inst37|data[4]                ; serial_to_parallel:b2v_inst37|data[5]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; serial_to_parallel:b2v_inst37|data[10]               ; serial_to_parallel:b2v_inst37|data[11]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; serial_to_parallel:b2v_inst37|data[14]               ; serial_to_parallel:b2v_inst37|data[15]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; serial_to_parallel:b2v_inst37|data[11]               ; serial_to_parallel:b2v_inst37|data[12]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.397      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 2.013      ; 2.413      ;
; 0.248 ; parallel_to_serial:b2v_inst38|bit_counter[2]         ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.400      ;
; 0.293 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.974      ; 2.419      ;
; 0.293 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.974      ; 2.419      ;
; 0.293 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[8]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.974      ; 2.419      ;
; 0.293 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; 0.000        ; 1.974      ; 2.419      ;
; 0.330 ; serial_to_parallel:b2v_inst37|data[9]                ; serial_to_parallel:b2v_inst37|data[10]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; serial_to_parallel:b2v_inst37|data[13]               ; serial_to_parallel:b2v_inst37|data[14]        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.483      ;
; 0.372 ; serial_to_parallel:b2v_inst37|bit_counter[2]         ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; serial_to_parallel:b2v_inst37|data[5]                ; serial_to_parallel:b2v_inst37|data[6]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.132      ; 0.658      ;
; 0.374 ; serial_to_parallel:b2v_inst37|data[2]                ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.152      ; 0.678      ;
; 0.374 ; serial_to_parallel:b2v_inst37|data[4]                ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.152      ; 0.678      ;
; 0.379 ; serial_to_parallel:b2v_inst37|data[1]                ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.152      ; 0.683      ;
; 0.381 ; serial_to_parallel:b2v_inst37|lrclk_d2               ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.533      ;
; 0.398 ; serial_to_parallel:b2v_inst37|data[5]                ; parallel_to_serial:b2v_inst38|data_buffer[5]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.113      ; 0.663      ;
; 0.411 ; serial_to_parallel:b2v_inst37|bit_counter[2]         ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.563      ;
; 0.428 ; parallel_to_serial:b2v_inst38|bit_counter[1]         ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.010      ; 0.590      ;
; 0.431 ; serial_to_parallel:b2v_inst37|bit_counter[0]         ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.583      ;
; 0.432 ; serial_to_parallel:b2v_inst37|bit_counter[0]         ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.584      ;
; 0.433 ; serial_to_parallel:b2v_inst37|bit_counter[0]         ; serial_to_parallel:b2v_inst37|bit_counter[1]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.585      ;
; 0.439 ; serial_to_parallel:b2v_inst37|data[6]                ; serial_to_parallel:b2v_inst37|data[7]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.010     ; 0.581      ;
; 0.448 ; serial_to_parallel:b2v_inst37|bit_counter[1]         ; serial_to_parallel:b2v_inst37|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.600      ;
; 0.448 ; serial_to_parallel:b2v_inst37|bit_counter[1]         ; serial_to_parallel:b2v_inst37|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.600      ;
; 0.463 ; serial_to_parallel:b2v_inst37|data[2]                ; serial_to_parallel:b2v_inst37|data[3]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.122      ; 0.737      ;
; 0.526 ; parallel_to_serial:b2v_inst38|bit_counter[3]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.678      ;
; 0.529 ; parallel_to_serial:b2v_inst38|lrclk_d1               ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.681      ;
; 0.537 ; serial_to_parallel:b2v_inst37|data[12]               ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.030      ; 0.719      ;
; 0.542 ; serial_to_parallel:b2v_inst37|data[11]               ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.695      ;
; 0.543 ; parallel_to_serial:b2v_inst38|bit_counter[0]         ; parallel_to_serial:b2v_inst38|bit_counter[2]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.010      ; 0.705      ;
; 0.543 ; parallel_to_serial:b2v_inst38|bit_counter[0]         ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.010      ; 0.705      ;
; 0.544 ; serial_to_parallel:b2v_inst37|bit_counter[3]         ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.696      ;
; 0.547 ; serial_to_parallel:b2v_inst37|data[3]                ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.700      ;
; 0.552 ; serial_to_parallel:b2v_inst37|data[14]               ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.030      ; 0.734      ;
; 0.560 ; parallel_to_serial:b2v_inst38|bit_counter[1]         ; parallel_to_serial:b2v_inst38|bit_counter[3]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.010      ; 0.722      ;
; 0.570 ; serial_to_parallel:b2v_inst37|bit_counter[1]         ; serial_to_parallel:b2v_inst37|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.722      ;
; 0.597 ; parallel_to_serial:b2v_inst38|bit_counter[3]         ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.010     ; 0.739      ;
; 0.617 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.974      ; 2.243      ;
; 0.617 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data            ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.253      ;
; 0.622 ; serial_to_parallel:b2v_inst37|data[9]                ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.030      ; 0.804      ;
; 0.628 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|lrclk_d1        ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.264      ;
; 0.643 ; serial_to_parallel:b2v_inst37|data[7]                ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.796      ;
; 0.649 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[11] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.285      ;
; 0.649 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[7]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.285      ;
; 0.649 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[3]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.285      ;
; 0.649 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 1.984      ; 2.285      ;
; 0.651 ; parallel_to_serial:b2v_inst38|bit_counter[2]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.803      ;
; 0.669 ; serial_to_parallel:b2v_inst37|data[13]               ; parallel_to_serial:b2v_inst38|data_buffer[13] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.009     ; 0.812      ;
; 0.670 ; serial_to_parallel:b2v_inst37|data[15]               ; parallel_to_serial:b2v_inst38|data_buffer[15] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.823      ;
; 0.707 ; serial_to_parallel:b2v_inst37|data[0]                ; serial_to_parallel:b2v_inst37|data[1]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.122     ; 0.737      ;
; 0.722 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[14] ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.100      ; 0.474      ;
; 0.722 ; parallel_to_serial:b2v_inst38|bit_counter[2]         ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.010     ; 0.864      ;
; 0.724 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[1]  ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.100      ; 0.476      ;
; 0.725 ; serial_to_parallel:b2v_inst37|data[10]               ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.030      ; 0.907      ;
; 0.727 ; parallel_to_serial:b2v_inst38|lrclk_d1               ; serial_to_parallel:b2v_inst37|lrclk_d2        ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.000      ; 0.879      ;
; 0.733 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[9]  ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.100      ; 0.485      ;
; 0.733 ; serial_to_parallel:b2v_inst37|data[6]                ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.020      ; 0.905      ;
; 0.737 ; serial_to_parallel:b2v_inst37|data[3]                ; serial_to_parallel:b2v_inst37|data[4]         ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.122     ; 0.767      ;
; 0.741 ; dsp_subsystem:dsp_instance|echo:ec|output_signal[6]  ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 0.100      ; 0.493      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[10] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[6]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[2]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[14] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[9]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[1]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[4]  ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.748 ; AUD_ADCLRCK                                          ; parallel_to_serial:b2v_inst38|data_buffer[12] ; AUD_ADCLRCK  ; AUD_BCLK    ; -0.500       ; 2.013      ; 2.413      ;
; 0.758 ; parallel_to_serial:b2v_inst38|bit_counter[0]         ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.010      ; 0.920      ;
; 0.762 ; serial_to_parallel:b2v_inst37|data[15]               ; parallel_to_serial:b2v_inst38|data            ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; 0.001      ; 0.915      ;
; 0.776 ; parallel_to_serial:b2v_inst38|lrclk_d1               ; parallel_to_serial:b2v_inst38|bit_counter[0]  ; AUD_BCLK     ; AUD_BCLK    ; 0.000        ; -0.010     ; 0.918      ;
+-------+------------------------------------------------------+-----------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'i2c:b2v_inst|END_TR'                                                                                                                         ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; 0.215 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.367      ;
; 0.257 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.409      ;
; 0.348 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.500      ;
; 0.370 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.522      ;
; 0.382 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.534      ;
; 0.384 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.536      ;
; 0.402 ; CLOCK_500:b2v_inst4|vol[6]     ; CLOCK_500:b2v_inst4|DATA_A[6]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.350      ; 0.404      ;
; 0.419 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.571      ;
; 0.465 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.617      ;
; 0.467 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.613      ;
; 0.471 ; CLOCK_500:b2v_inst4|vol[3]     ; CLOCK_500:b2v_inst4|DATA_A[3]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.350      ; 0.473      ;
; 0.472 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.625      ;
; 0.477 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[12] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.629      ;
; 0.484 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.636      ;
; 0.485 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.637      ;
; 0.485 ; CLOCK_500:b2v_inst4|vol[5]     ; CLOCK_500:b2v_inst4|DATA_A[5]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.350      ; 0.487      ;
; 0.493 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.640      ;
; 0.498 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.645      ;
; 0.501 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.648      ;
; 0.508 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.660      ;
; 0.513 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.665      ;
; 0.522 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.674      ;
; 0.524 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.676      ;
; 0.548 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.700      ;
; 0.557 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.709      ;
; 0.569 ; CLOCK_500:b2v_inst4|vol[4]     ; CLOCK_500:b2v_inst4|DATA_A[4]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.353      ; 0.574      ;
; 0.579 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.731      ;
; 0.582 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[2]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.734      ;
; 0.583 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.729      ;
; 0.583 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[1]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.735      ;
; 0.592 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.744      ;
; 0.595 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.741      ;
; 0.599 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[5]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.745      ;
; 0.601 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.003     ; 0.750      ;
; 0.612 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.764      ;
; 0.612 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.758      ;
; 0.613 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.765      ;
; 0.615 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.762      ;
; 0.617 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.764      ;
; 0.619 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.771      ;
; 0.622 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.769      ;
; 0.637 ; CLOCK_500:b2v_inst4|vol[0]     ; CLOCK_500:b2v_inst4|DATA_A[0]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.350      ; 0.639      ;
; 0.647 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.799      ;
; 0.648 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.800      ;
; 0.654 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.806      ;
; 0.672 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.003     ; 0.821      ;
; 0.682 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[0] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.834      ;
; 0.682 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.834      ;
; 0.683 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.835      ;
; 0.689 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.841      ;
; 0.690 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[6]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.836      ;
; 0.692 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.838      ;
; 0.693 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.839      ;
; 0.717 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.869      ;
; 0.721 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.867      ;
; 0.723 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.870      ;
; 0.724 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|address[5] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.876      ;
; 0.738 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[3]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.884      ;
; 0.744 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.896      ;
; 0.744 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_500:b2v_inst4|address[4] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.896      ;
; 0.783 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.930      ;
; 0.783 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[10] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.930      ;
; 0.804 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[9]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 0.951      ;
; 0.805 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[4]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.003     ; 0.954      ;
; 0.830 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[3] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.982      ;
; 0.830 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 0.982      ;
; 0.841 ; CLOCK_500:b2v_inst4|vol[2]     ; CLOCK_500:b2v_inst4|DATA_A[2]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.356      ; 0.849      ;
; 0.842 ; CLOCK_500:b2v_inst4|vol[1]     ; CLOCK_500:b2v_inst4|DATA_A[1]  ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 0.356      ; 0.850      ;
; 0.852 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 0.998      ;
; 0.853 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|DATA_A[11] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.005     ; 1.000      ;
; 0.857 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_500:b2v_inst4|DATA_A[0]  ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; -0.006     ; 1.003      ;
; 0.908 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.060      ;
; 0.998 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[2] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.150      ;
; 0.998 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_500:b2v_inst4|address[1] ; i2c:b2v_inst|END_TR   ; i2c:b2v_inst|END_TR ; 0.000        ; 0.000      ; 1.150      ;
+-------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'keytr:b2v_inst1|KEYON'                                                                                                                 ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.247 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.399      ;
; 0.358 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.510      ;
; 0.366 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.518      ;
; 0.380 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.532      ;
; 0.382 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.534      ;
; 0.382 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.534      ;
; 0.504 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.656      ;
; 0.504 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.656      ;
; 0.520 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.672      ;
; 0.522 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.674      ;
; 0.522 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.674      ;
; 0.539 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.691      ;
; 0.539 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.691      ;
; 0.551 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.703      ;
; 0.555 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.707      ;
; 0.557 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.709      ;
; 0.557 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.709      ;
; 0.574 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.726      ;
; 0.574 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.726      ;
; 0.586 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.738      ;
; 0.590 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.742      ;
; 0.592 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.744      ;
; 0.609 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.761      ;
; 0.621 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.773      ;
; 0.625 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.777      ;
; 0.627 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.779      ;
; 0.644 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.796      ;
; 0.656 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.808      ;
; 0.660 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.812      ;
; 0.691 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.843      ;
; 0.695 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.847      ;
; 0.726 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.878      ;
; 0.761 ; CLOCK_500:b2v_inst4|vol[0] ; CLOCK_500:b2v_inst4|vol[7] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.913      ;
; 0.769 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.921      ;
; 0.769 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.921      ;
; 0.769 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.921      ;
; 0.769 ; CLOCK_500:b2v_inst4|vol[4] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.921      ;
; 0.785 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.937      ;
; 0.785 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.937      ;
; 0.785 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.937      ;
; 0.785 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.937      ;
; 0.785 ; CLOCK_500:b2v_inst4|vol[5] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 0.937      ;
; 0.872 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.024      ;
; 0.872 ; CLOCK_500:b2v_inst4|vol[3] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.024      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.890 ; CLOCK_500:b2v_inst4|vol[6] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.042      ;
; 0.935 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.087      ;
; 0.935 ; CLOCK_500:b2v_inst4|vol[2] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.087      ;
; 0.952 ; CLOCK_500:b2v_inst4|vol[1] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.104      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[0] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[1] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[3] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[4] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[5] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[6] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
; 1.006 ; CLOCK_500:b2v_inst4|vol[7] ; CLOCK_500:b2v_inst4|vol[2] ; keytr:b2v_inst1|KEYON ; keytr:b2v_inst1|KEYON ; 0.000        ; 0.000      ; 1.158      ;
+-------+----------------------------+----------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'i2c:b2v_inst|END_TR'                                                                                                                      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; -0.346 ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; 0.500        ; 0.171      ; 1.049      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 0.758  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.500        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
; 1.258  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 1.000        ; 1.822      ; 1.737      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                            ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.133 ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 0.000      ; 0.899      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.865      ; 1.735      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.867      ; 1.737      ;
; 0.803 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.500        ; 1.867      ; 1.737      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.865      ; 1.735      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.867      ; 1.737      ;
; 1.303 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 1.000        ; 1.867      ; 1.737      ;
+-------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                                                              ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.865      ; 1.735      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.867      ; 1.737      ;
; -0.423 ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 1.867      ; 1.737      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[0]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[1]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[2]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[3]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[5]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|END_TR         ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SD_COUNTER[4]  ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.865      ; 1.735      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SCLK           ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.867      ; 1.737      ;
; 0.077  ; keytr:b2v_inst1|KEYON       ; i2c:b2v_inst|SDO            ; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; -0.500       ; 1.867      ; 1.737      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[0]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[1]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[3]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[4]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[5]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[6]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[7]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[8]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[9]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[10] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
; 0.747  ; keytr:b2v_inst1|counter[10] ; keytr:b2v_inst1|counter[2]  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 0.000        ; 0.000      ; 0.899      ;
+--------+-----------------------------+-----------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'i2c:b2v_inst|END_TR'                                                                                                                       ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                        ; Launch Clock          ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; -0.378 ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; 0.000        ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[2] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[3] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[5] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[0] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[1] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 0.122  ; keytr:b2v_inst1|KEYON          ; CLOCK_500:b2v_inst4|address[4] ; keytr:b2v_inst1|KEYON ; i2c:b2v_inst|END_TR ; -0.500       ; 1.822      ; 1.737      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[2] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[3] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[5] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[0] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[1] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
; 1.226  ; CLOCK_500:b2v_inst4|SEL_MIC_D1 ; CLOCK_500:b2v_inst4|address[4] ; CLOCK_50              ; i2c:b2v_inst|END_TR ; -0.500       ; 0.171      ; 1.049      ;
+--------+--------------------------------+--------------------------------+-----------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_ADCLRCK'                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[100] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[101] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[102] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[103] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[104] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[105] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[106] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[107] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[108] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[109] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[10]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[110] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[111] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[113] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[113] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[114] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[115] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[116] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[117] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[118] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[119] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[11]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[120] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[121] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[122] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[123] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[124] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[125] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[126] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[127] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[129] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[129] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[12]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[130] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[131] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[132] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[133] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[134] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[135] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[136] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[137] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[138] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[139] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[13]  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[140] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[141] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[142] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[143] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[145] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[145] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[146] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[147] ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[148] ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; AUD_ADCLRCK ; Rise       ; dsp_subsystem:dsp_instance|echo:ec|shiftregister:SR|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_a0v:auto_generated|altsyncram_g8a1:altsyncram2|q_b[148] ;
+--------+--------------+----------------+------------------+-------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_500:b2v_inst4|SEL_MIC_D1      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|COUNTER_500[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; b2v_inst4|SEL_MIC_D1|clk            ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'AUD_BCLK'                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; AUD_BCLK ; Rise       ; AUD_BCLK                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|data_buffer[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; parallel_to_serial:b2v_inst38|lrclk_d1        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|bit_counter[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[10]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[11]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[12]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[13]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[14]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[15]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[7]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[8]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|data[9]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; AUD_BCLK ; Fall       ; serial_to_parallel:b2v_inst37|lrclk_d2        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; AUD_BCLK|combout                              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[0]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[1]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[2]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|bit_counter[3]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; AUD_BCLK ; Rise       ; b2v_inst37|data[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; AUD_BCLK ; Rise       ; b2v_inst37|data[10]|clk                       ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_500:b2v_inst4|COUNTER_500[9]'                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|END_TR                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SCLK                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SDO                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[0]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[10]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[11]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[12]                       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[1]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[2]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[3]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[4]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[5]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[6]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD[9]                        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; i2c:b2v_inst|SD_COUNTER[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|KEYON                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[0]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[10]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[1]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[2]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[3]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[4]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[5]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[6]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[7]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[8]                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; keytr:b2v_inst1|counter[9]                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|KEYON|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[0]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[10]|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[1]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[2]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[3]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[4]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[5]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[6]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[8]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst1|counter[9]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst4|COUNTER_500[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|END_TR|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SCLK|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; Rise       ; b2v_inst|SDO|clk                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'i2c:b2v_inst|END_TR'                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[10]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[11]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[12]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[6]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|DATA_A[9]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[4]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Fall       ; CLOCK_500:b2v_inst4|address[5]   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[10]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[11]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[12]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|DATA_A[9]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst4|address[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; i2c:b2v_inst|END_TR ; Rise       ; b2v_inst|END_TR~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'keytr:b2v_inst1|KEYON'                                                                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                 ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[3]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[4]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[5]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[6]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; CLOCK_500:b2v_inst4|vol[7]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst1|KEYON~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[4]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[5]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[6]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; keytr:b2v_inst1|KEYON ; Rise       ; b2v_inst4|vol[7]|clk             ;
+--------+--------------+----------------+------------------+-----------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Setup Times                                                                            ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 2.087  ; 2.087  ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 0.413  ; 0.413  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.517  ; 0.517  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.517  ; 0.517  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 0.421  ; 0.421  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; -0.312 ; -0.312 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; -0.312 ; -0.312 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; -0.311 ; -0.311 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; -0.311 ; -0.311 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -1.967 ; -1.967 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.117 ; -0.117 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.470  ; 0.470  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.165  ; 0.165  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 0.470  ; 0.470  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.432  ; 0.432  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.432  ; 0.432  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.434  ; 0.434  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.434  ; 0.434  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.187 ; 5.187 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.737 ; 4.737 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 6.226 ; 6.226 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.309 ; 5.309 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.712 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.187 ; 5.187 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.737 ; 4.737 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.722 ; 3.712 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.309 ; 5.309 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.712 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                  ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                               ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -30.188   ; -3.908  ; -1.220   ; -1.092  ; -2.567              ;
;  AUD_ADCLRCK                        ; -30.188   ; -0.347  ; N/A      ; N/A     ; -2.567              ;
;  AUD_BCLK                           ; -4.171    ; 0.117   ; N/A      ; N/A     ; -1.777              ;
;  CLOCK_50                           ; -1.751    ; -2.317  ; N/A      ; N/A     ; -1.941              ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -4.823    ; -3.908  ; -1.168   ; -1.092  ; -0.742              ;
;  i2c:b2v_inst|END_TR                ; -2.174    ; 0.215   ; -1.220   ; -0.378  ; -0.742              ;
;  keytr:b2v_inst1|KEYON              ; -2.122    ; 0.247   ; N/A      ; N/A     ; -0.742              ;
; Design-wide TNS                     ; -3931.577 ; -26.852 ; -20.168  ; -9.828  ; -6277.735           ;
;  AUD_ADCLRCK                        ; -3678.654 ; -1.038  ; N/A      ; N/A     ; -6107.809           ;
;  AUD_BCLK                           ; -106.201  ; 0.000   ; N/A      ; N/A     ; -65.589             ;
;  CLOCK_50                           ; -13.041   ; -4.155  ; N/A      ; N/A     ; -19.749             ;
;  CLOCK_500:b2v_inst4|COUNTER_500[9] ; -87.040   ; -21.659 ; -12.848  ; -9.828  ; -47.488             ;
;  i2c:b2v_inst|END_TR                ; -29.665   ; 0.000   ; -7.320   ; -2.268  ; -25.228             ;
;  keytr:b2v_inst1|KEYON              ; -16.976   ; 0.000   ; N/A      ; N/A     ; -11.872             ;
+-------------------------------------+-----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------+
; Setup Times                                                                          ;
+-------------+---------------------+-------+-------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+-------+-------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; 3.917 ; 3.917 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; 1.473 ; 1.473 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 2.530 ; 2.530 ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 2.530 ; 2.530 ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 1.746 ; 1.746 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.171 ; 0.171 ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.171 ; 0.171 ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.134 ; 0.134 ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.134 ; 0.134 ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------+
; Hold Times                                                                             ;
+-------------+---------------------+--------+--------+------------+---------------------+
; Data Port   ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+-------------+---------------------+--------+--------+------------+---------------------+
; AUD_ADCDAT  ; AUD_BCLK            ; -1.967 ; -1.967 ; Fall       ; AUD_BCLK            ;
; AUD_ADCLRCK ; AUD_BCLK            ; -0.117 ; -0.117 ; Fall       ; AUD_BCLK            ;
; SW[*]       ; AUD_BCLK            ; 0.948  ; 0.948  ; Fall       ; AUD_BCLK            ;
;  SW[0]      ; AUD_BCLK            ; 0.165  ; 0.165  ; Fall       ; AUD_BCLK            ;
;  SW[1]      ; AUD_BCLK            ; 0.948  ; 0.948  ; Fall       ; AUD_BCLK            ;
; SW[*]       ; CLOCK_50            ; 0.432  ; 0.432  ; Rise       ; CLOCK_50            ;
;  SW[2]      ; CLOCK_50            ; 0.432  ; 0.432  ; Rise       ; CLOCK_50            ;
; SW[*]       ; i2c:b2v_inst|END_TR ; 0.434  ; 0.434  ; Fall       ; i2c:b2v_inst|END_TR ;
;  SW[2]      ; i2c:b2v_inst|END_TR ; 0.434  ; 0.434  ; Fall       ; i2c:b2v_inst|END_TR ;
+-------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 12.981 ; 12.981 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 10.710 ; 10.710 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 15.696 ; 15.696 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13.010 ; 13.010 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9.610  ;        ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; AUD_DACDAT ; AUD_BCLK                           ; 5.187 ; 5.187 ; Fall       ; AUD_BCLK                           ;
; AUD_XCK    ; CLOCK_50                           ; 4.737 ; 4.737 ; Rise       ; CLOCK_50                           ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.722 ; 3.712 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SDAT   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 5.309 ; 5.309 ; Rise       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
; I2C_SCLK   ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 3.712 ;       ; Fall       ; CLOCK_500:b2v_inst4|COUNTER_500[9] ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; 1808625871 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0          ; 168      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0          ; 0        ; 53       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0          ; 0        ; 0        ; 211      ;
; CLOCK_50                           ; CLOCK_50                           ; 64         ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2          ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12         ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282        ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13         ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11         ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0          ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0          ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
; AUD_ADCLRCK                        ; AUD_ADCLRCK                        ; 1808625871 ; 0        ; 0        ; 0        ;
; AUD_BCLK                           ; AUD_ADCLRCK                        ; 0          ; 168      ; 0        ; 0        ;
; AUD_ADCLRCK                        ; AUD_BCLK                           ; 0          ; 0        ; 53       ; 19       ;
; AUD_BCLK                           ; AUD_BCLK                           ; 0          ; 0        ; 0        ; 211      ;
; CLOCK_50                           ; CLOCK_50                           ; 64         ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_50                           ; 2          ; 2        ; 0        ; 0        ;
; CLOCK_50                           ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 12         ; 0        ; 0        ; 0        ;
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 282        ; 0        ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 13         ; 96       ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11         ; 11       ; 0        ; 0        ;
; i2c:b2v_inst|END_TR                ; i2c:b2v_inst|END_TR                ; 0          ; 0        ; 0        ; 99       ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0          ; 0        ; 7        ; 0        ;
; keytr:b2v_inst1|KEYON              ; keytr:b2v_inst1|KEYON              ; 100        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                  ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                   ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLOCK_500:b2v_inst4|COUNTER_500[9] ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 11       ; 0        ; 0        ; 0        ;
; keytr:b2v_inst1|KEYON              ; CLOCK_500:b2v_inst4|COUNTER_500[9] ; 9        ; 9        ; 0        ; 0        ;
; CLOCK_50                           ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 0        ;
; keytr:b2v_inst1|KEYON              ; i2c:b2v_inst|END_TR                ; 0        ; 0        ; 6        ; 6        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 894   ; 894  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Wed Mar 04 18:26:12 2015
Info: Command: quartus_sta DE2_i2sound -c DE2_i2sound
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_i2sound.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_500:b2v_inst4|COUNTER_500[9] CLOCK_500:b2v_inst4|COUNTER_500[9]
    Info (332105): create_clock -period 1.000 -name i2c:b2v_inst|END_TR i2c:b2v_inst|END_TR
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name AUD_ADCLRCK AUD_ADCLRCK
    Info (332105): create_clock -period 1.000 -name AUD_BCLK AUD_BCLK
    Info (332105): create_clock -period 1.000 -name keytr:b2v_inst1|KEYON keytr:b2v_inst1|KEYON
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -30.188
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -30.188     -3678.654 AUD_ADCLRCK 
    Info (332119):    -4.823       -87.040 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -4.171      -106.201 AUD_BCLK 
    Info (332119):    -2.174       -29.665 i2c:b2v_inst|END_TR 
    Info (332119):    -2.122       -16.976 keytr:b2v_inst1|KEYON 
    Info (332119):    -1.751       -13.041 CLOCK_50 
Info (332146): Worst-case hold slack is -3.908
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.908       -21.659 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -2.317        -4.155 CLOCK_50 
    Info (332119):    -0.347        -1.038 AUD_ADCLRCK 
    Info (332119):     0.278         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.499         0.000 AUD_BCLK 
    Info (332119):     0.758         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -1.220
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.220        -7.320 i2c:b2v_inst|END_TR 
    Info (332119):    -1.168       -12.848 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -1.092
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.092        -9.828 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):     0.203         0.000 i2c:b2v_inst|END_TR 
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -6107.809 AUD_ADCLRCK 
    Info (332119):    -1.941       -19.749 CLOCK_50 
    Info (332119):    -1.777       -65.589 AUD_BCLK 
    Info (332119):    -0.742       -47.488 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.742       -25.228 i2c:b2v_inst|END_TR 
    Info (332119):    -0.742       -11.872 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.370      -891.071 AUD_ADCLRCK 
    Info (332119):    -0.943       -11.486 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.582       -12.566 AUD_BCLK 
    Info (332119):    -0.126        -1.008 keytr:b2v_inst1|KEYON 
    Info (332119):    -0.118        -0.590 i2c:b2v_inst|END_TR 
    Info (332119):     0.034         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.791
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.791       -15.655 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -1.424        -2.710 CLOCK_50 
    Info (332119):    -0.147        -0.538 AUD_ADCLRCK 
    Info (332119):     0.117         0.000 AUD_BCLK 
    Info (332119):     0.215         0.000 i2c:b2v_inst|END_TR 
    Info (332119):     0.247         0.000 keytr:b2v_inst1|KEYON 
Info (332146): Worst-case recovery slack is -0.346
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.346        -2.076 i2c:b2v_inst|END_TR 
    Info (332119):     0.133         0.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
Info (332146): Worst-case removal slack is -0.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.423        -3.807 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.378        -2.268 i2c:b2v_inst|END_TR 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -3957.250 AUD_ADCLRCK 
    Info (332119):    -1.380       -13.380 CLOCK_50 
    Info (332119):    -1.222       -44.222 AUD_BCLK 
    Info (332119):    -0.500       -32.000 CLOCK_500:b2v_inst4|COUNTER_500[9] 
    Info (332119):    -0.500       -17.000 i2c:b2v_inst|END_TR 
    Info (332119):    -0.500        -8.000 keytr:b2v_inst1|KEYON 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 368 megabytes
    Info: Processing ended: Wed Mar 04 18:26:17 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


