/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "graphic" (version "1.3"))
(pin
	(input)
	(rect 536 400 744 416)
	(text "INPUT" (rect 173 0 201 10)(font "Arial" (font_size 6)))
	(text "PLD_CLOCKINPUT[1]" (rect 5 0 115 12)(font "Arial" ))
	(pt 208 8)
	(drawing
		(line (pt 132 12)(pt 157 12)(line_width 1))
		(line (pt 132 4)(pt 157 4)(line_width 1))
		(line (pt 161 8)(pt 208 8)(line_width 1))
		(line (pt 132 12)(pt 132 4)(line_width 1))
		(line (pt 157 4)(pt 161 8)(line_width 1))
		(line (pt 157 12)(pt 161 8)(line_width 1))
	)
	(text "VCC" (rect 176 7 196 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect 696 376 744 392))
)
(pin
	(output)
	(rect 1064 448 1240 464)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDG[7..0]" (rect 90 0 145 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8)(line_width 1))
		(line (pt 52 4)(pt 78 4)(line_width 1))
		(line (pt 52 12)(pt 78 12)(line_width 1))
		(line (pt 52 12)(pt 52 4)(line_width 1))
		(line (pt 78 4)(pt 82 8)(line_width 1))
		(line (pt 82 8)(pt 78 12)(line_width 1))
		(line (pt 78 12)(pt 82 8)(line_width 1))
	)
	(annotation_block (location)(rect 1240 464 1304 576))
)
(symbol
	(rect 504 400 536 416)
	(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
	(text "inst2" (rect 3 5 26 17)(font "Arial" )(invisible))
	(port
		(pt 16 16)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(line (pt 16 16)(pt 16 8)(line_width 1))
	)
	(drawing
		(line (pt 8 8)(pt 24 8)(line_width 1))
	)
)
(connector
	(pt 520 424)
	(pt 520 416)
)
(connector
	(pt 768 424)
	(pt 520 424)
)
(connector
	(pt 744 408)
	(pt 768 408)
)
(connector
	(pt 1024 456)
	(pt 1064 456)
	(bus)
)
(text "This is the top level for the HW tutorial" (rect 768 264 982 278)(font "Arial" (color 0 0 0)(font_size 8)))
(text "NiosII QuartusII Project -- Nios II, Stratix II 2S60 - RoHS Edition" (rect 768 232 1559 259)(font "Arial" (color 0 0 0)(font_size 18)))
(text "on the Nios II Stratix II 2S60 Development Board - RoHS Edition." (rect 768 280 1123 294)(font "Arial" (color 0 0 0)(font_size 8)))
