<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom5.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sercom5.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__sercom5_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_SERCOM5_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_SERCOM5_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for SERCOM5 peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM5_I2CM_CTRLA     (0x42001C00U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_SERCOM5_I2CM_CTRLB     (0x42001C04U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_SERCOM5_I2CM_BAUD      (0x42001C0CU) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_SERCOM5_I2CM_INTENCLR  (0x42001C14U) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_SERCOM5_I2CM_INTENSET  (0x42001C16U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_SERCOM5_I2CM_INTFLAG   (0x42001C18U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_SERCOM5_I2CM_STATUS    (0x42001C1AU) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_SERCOM5_I2CM_SYNCBUSY  (0x42001C1CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_SERCOM5_I2CM_ADDR      (0x42001C24U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_SERCOM5_I2CM_DATA      (0x42001C28U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_SERCOM5_I2CM_DBGCTRL   (0x42001C30U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_SERCOM5_I2CS_CTRLA     (0x42001C00U) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_SERCOM5_I2CS_CTRLB     (0x42001C04U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_SERCOM5_I2CS_INTENCLR  (0x42001C14U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_SERCOM5_I2CS_INTENSET  (0x42001C16U) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_SERCOM5_I2CS_INTFLAG   (0x42001C18U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_SERCOM5_I2CS_STATUS    (0x42001C1AU) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_SERCOM5_I2CS_SYNCBUSY  (0x42001C1CU) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_SERCOM5_I2CS_ADDR      (0x42001C24U) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_SERCOM5_I2CS_DATA      (0x42001C28U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#define REG_SERCOM5_SPI_CTRLA      (0x42001C00U) </span>
<a name="l00070"></a>00070 <span class="preprocessor">#define REG_SERCOM5_SPI_CTRLB      (0x42001C04U) </span>
<a name="l00071"></a>00071 <span class="preprocessor">#define REG_SERCOM5_SPI_BAUD       (0x42001C0CU) </span>
<a name="l00072"></a>00072 <span class="preprocessor">#define REG_SERCOM5_SPI_INTENCLR   (0x42001C14U) </span>
<a name="l00073"></a>00073 <span class="preprocessor">#define REG_SERCOM5_SPI_INTENSET   (0x42001C16U) </span>
<a name="l00074"></a>00074 <span class="preprocessor">#define REG_SERCOM5_SPI_INTFLAG    (0x42001C18U) </span>
<a name="l00075"></a>00075 <span class="preprocessor">#define REG_SERCOM5_SPI_STATUS     (0x42001C1AU) </span>
<a name="l00076"></a>00076 <span class="preprocessor">#define REG_SERCOM5_SPI_SYNCBUSY   (0x42001C1CU) </span>
<a name="l00077"></a>00077 <span class="preprocessor">#define REG_SERCOM5_SPI_ADDR       (0x42001C24U) </span>
<a name="l00078"></a>00078 <span class="preprocessor">#define REG_SERCOM5_SPI_DATA       (0x42001C28U) </span>
<a name="l00079"></a>00079 <span class="preprocessor">#define REG_SERCOM5_SPI_DBGCTRL    (0x42001C30U) </span>
<a name="l00080"></a>00080 <span class="preprocessor">#define REG_SERCOM5_USART_CTRLA    (0x42001C00U) </span>
<a name="l00081"></a>00081 <span class="preprocessor">#define REG_SERCOM5_USART_CTRLB    (0x42001C04U) </span>
<a name="l00082"></a>00082 <span class="preprocessor">#define REG_SERCOM5_USART_BAUD     (0x42001C0CU) </span>
<a name="l00083"></a>00083 <span class="preprocessor">#define REG_SERCOM5_USART_RXPL     (0x42001C0EU) </span>
<a name="l00084"></a>00084 <span class="preprocessor">#define REG_SERCOM5_USART_INTENCLR (0x42001C14U) </span>
<a name="l00085"></a>00085 <span class="preprocessor">#define REG_SERCOM5_USART_INTENSET (0x42001C16U) </span>
<a name="l00086"></a>00086 <span class="preprocessor">#define REG_SERCOM5_USART_INTFLAG  (0x42001C18U) </span>
<a name="l00087"></a>00087 <span class="preprocessor">#define REG_SERCOM5_USART_STATUS   (0x42001C1AU) </span>
<a name="l00088"></a>00088 <span class="preprocessor">#define REG_SERCOM5_USART_SYNCBUSY (0x42001C1CU) </span>
<a name="l00089"></a>00089 <span class="preprocessor">#define REG_SERCOM5_USART_DATA     (0x42001C28U) </span>
<a name="l00090"></a>00090 <span class="preprocessor">#define REG_SERCOM5_USART_DBGCTRL  (0x42001C30U) </span>
<a name="l00091"></a>00091 <span class="preprocessor">#else</span>
<a name="l00092"></a><a class="code" href="ins__sercom5_8h.html#a0de8b79a3ebdd73a72c849c97f8e620c">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_SERCOM5_I2CM_CTRLA     (*(RwReg  *)0x42001C00U) </span>
<a name="l00093"></a><a class="code" href="ins__sercom5_8h.html#a5ec3c9b1c81a1bdc4accc5d37083ad61">00093</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_CTRLB     (*(RwReg  *)0x42001C04U) </span>
<a name="l00094"></a><a class="code" href="ins__sercom5_8h.html#ab6ba79cb18d9dbe8dd81b03e5c012bcb">00094</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_BAUD      (*(RwReg  *)0x42001C0CU) </span>
<a name="l00095"></a><a class="code" href="ins__sercom5_8h.html#a43ecedec11c46e630fd2c69c7f371d70">00095</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_INTENCLR  (*(RwReg8 *)0x42001C14U) </span>
<a name="l00096"></a><a class="code" href="ins__sercom5_8h.html#a89c95de38163ff7109565927f60af5a3">00096</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_INTENSET  (*(RwReg8 *)0x42001C16U) </span>
<a name="l00097"></a><a class="code" href="ins__sercom5_8h.html#a9e4b3f5a5f4440fc899f03272a22cd0f">00097</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_INTFLAG   (*(RwReg8 *)0x42001C18U) </span>
<a name="l00098"></a><a class="code" href="ins__sercom5_8h.html#a1745325a96793079cca5ab96c084b42d">00098</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_STATUS    (*(RwReg16*)0x42001C1AU) </span>
<a name="l00099"></a><a class="code" href="ins__sercom5_8h.html#a7543f246d311b0298d1e906a700b95dd">00099</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_SYNCBUSY  (*(RoReg  *)0x42001C1CU) </span>
<a name="l00100"></a><a class="code" href="ins__sercom5_8h.html#a8048f0a77f768395dd9a82058732edb3">00100</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_ADDR      (*(RwReg  *)0x42001C24U) </span>
<a name="l00101"></a><a class="code" href="ins__sercom5_8h.html#a3ee5bd41549748b815770187b3e9cf66">00101</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_DATA      (*(RwReg8 *)0x42001C28U) </span>
<a name="l00102"></a><a class="code" href="ins__sercom5_8h.html#af9e1f772ce74a1a8411cf6f864f5bc01">00102</a> <span class="preprocessor">#define REG_SERCOM5_I2CM_DBGCTRL   (*(RwReg8 *)0x42001C30U) </span>
<a name="l00103"></a><a class="code" href="ins__sercom5_8h.html#aba9449b7c4a3547389add2d8382ebb11">00103</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_CTRLA     (*(RwReg  *)0x42001C00U) </span>
<a name="l00104"></a><a class="code" href="ins__sercom5_8h.html#a9a524c4a0aaef3857fe66f480470a191">00104</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_CTRLB     (*(RwReg  *)0x42001C04U) </span>
<a name="l00105"></a><a class="code" href="ins__sercom5_8h.html#a14313f32808ee08f5db015ada5878810">00105</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_INTENCLR  (*(RwReg8 *)0x42001C14U) </span>
<a name="l00106"></a><a class="code" href="ins__sercom5_8h.html#a3da4380f924035cc3c87aabf689d6ec3">00106</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_INTENSET  (*(RwReg8 *)0x42001C16U) </span>
<a name="l00107"></a><a class="code" href="ins__sercom5_8h.html#a2793f0ca16677bdd2f1d26090dbc0045">00107</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_INTFLAG   (*(RwReg8 *)0x42001C18U) </span>
<a name="l00108"></a><a class="code" href="ins__sercom5_8h.html#ad5d5d3ec13b0679f1741ac939e248d6c">00108</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_STATUS    (*(RwReg16*)0x42001C1AU) </span>
<a name="l00109"></a><a class="code" href="ins__sercom5_8h.html#a641630bf82e85a8ef0a5054e5a466a97">00109</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_SYNCBUSY  (*(RoReg  *)0x42001C1CU) </span>
<a name="l00110"></a><a class="code" href="ins__sercom5_8h.html#ad5daeb767eef5f4e23bce462d9e0bd35">00110</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_ADDR      (*(RwReg  *)0x42001C24U) </span>
<a name="l00111"></a><a class="code" href="ins__sercom5_8h.html#af14d97e9f92359cc2573bdab52769fb0">00111</a> <span class="preprocessor">#define REG_SERCOM5_I2CS_DATA      (*(RwReg8 *)0x42001C28U) </span>
<a name="l00112"></a><a class="code" href="ins__sercom5_8h.html#ad4a9bba22626064a5fbe13207eafc3a3">00112</a> <span class="preprocessor">#define REG_SERCOM5_SPI_CTRLA      (*(RwReg  *)0x42001C00U) </span>
<a name="l00113"></a><a class="code" href="ins__sercom5_8h.html#a3ddf065a6dab6b05bd543c5c140a3cf8">00113</a> <span class="preprocessor">#define REG_SERCOM5_SPI_CTRLB      (*(RwReg  *)0x42001C04U) </span>
<a name="l00114"></a><a class="code" href="ins__sercom5_8h.html#abf2566576c05a359bd1b64b5cc0dcbac">00114</a> <span class="preprocessor">#define REG_SERCOM5_SPI_BAUD       (*(RwReg8 *)0x42001C0CU) </span>
<a name="l00115"></a><a class="code" href="ins__sercom5_8h.html#a181b326b5d1a04581ffcfd9c2aacefc2">00115</a> <span class="preprocessor">#define REG_SERCOM5_SPI_INTENCLR   (*(RwReg8 *)0x42001C14U) </span>
<a name="l00116"></a><a class="code" href="ins__sercom5_8h.html#a376c1095857537bfa4388567cb844907">00116</a> <span class="preprocessor">#define REG_SERCOM5_SPI_INTENSET   (*(RwReg8 *)0x42001C16U) </span>
<a name="l00117"></a><a class="code" href="ins__sercom5_8h.html#a292d991c16b35c156ecfe2d84f1dd8c3">00117</a> <span class="preprocessor">#define REG_SERCOM5_SPI_INTFLAG    (*(RwReg8 *)0x42001C18U) </span>
<a name="l00118"></a><a class="code" href="ins__sercom5_8h.html#a09d44746c58fd86d36dbd51f23d2fc78">00118</a> <span class="preprocessor">#define REG_SERCOM5_SPI_STATUS     (*(RwReg16*)0x42001C1AU) </span>
<a name="l00119"></a><a class="code" href="ins__sercom5_8h.html#a6c956d8dcd153027f74efaa097c4c820">00119</a> <span class="preprocessor">#define REG_SERCOM5_SPI_SYNCBUSY   (*(RoReg  *)0x42001C1CU) </span>
<a name="l00120"></a><a class="code" href="ins__sercom5_8h.html#ae7c70e9fbcb3289a32b1b526e01c29e2">00120</a> <span class="preprocessor">#define REG_SERCOM5_SPI_ADDR       (*(RwReg  *)0x42001C24U) </span>
<a name="l00121"></a><a class="code" href="ins__sercom5_8h.html#a0389e07e9b75d8e035984f1dadff0e23">00121</a> <span class="preprocessor">#define REG_SERCOM5_SPI_DATA       (*(RwReg  *)0x42001C28U) </span>
<a name="l00122"></a><a class="code" href="ins__sercom5_8h.html#ae446fc6c50800598a456cdde2598313b">00122</a> <span class="preprocessor">#define REG_SERCOM5_SPI_DBGCTRL    (*(RwReg8 *)0x42001C30U) </span>
<a name="l00123"></a><a class="code" href="ins__sercom5_8h.html#a4eaa0d321f1a3c39545541d3d1e04708">00123</a> <span class="preprocessor">#define REG_SERCOM5_USART_CTRLA    (*(RwReg  *)0x42001C00U) </span>
<a name="l00124"></a><a class="code" href="ins__sercom5_8h.html#a0ebc02aeed689ce2d7071a5db1480532">00124</a> <span class="preprocessor">#define REG_SERCOM5_USART_CTRLB    (*(RwReg  *)0x42001C04U) </span>
<a name="l00125"></a><a class="code" href="ins__sercom5_8h.html#a293c40d5b5695b6d361f119b55521436">00125</a> <span class="preprocessor">#define REG_SERCOM5_USART_BAUD     (*(RwReg16*)0x42001C0CU) </span>
<a name="l00126"></a><a class="code" href="ins__sercom5_8h.html#a2a51f3cbe63be4191cf612eedd7c7851">00126</a> <span class="preprocessor">#define REG_SERCOM5_USART_RXPL     (*(RwReg8 *)0x42001C0EU) </span>
<a name="l00127"></a><a class="code" href="ins__sercom5_8h.html#a2aad4967f4484c667f3a0e12193072a6">00127</a> <span class="preprocessor">#define REG_SERCOM5_USART_INTENCLR (*(RwReg8 *)0x42001C14U) </span>
<a name="l00128"></a><a class="code" href="ins__sercom5_8h.html#a7866dc9477aeb7b5bfb044d0f47c9c92">00128</a> <span class="preprocessor">#define REG_SERCOM5_USART_INTENSET (*(RwReg8 *)0x42001C16U) </span>
<a name="l00129"></a><a class="code" href="ins__sercom5_8h.html#acc589f71ca926b95d4fa53ad76e4d8f1">00129</a> <span class="preprocessor">#define REG_SERCOM5_USART_INTFLAG  (*(RwReg8 *)0x42001C18U) </span>
<a name="l00130"></a><a class="code" href="ins__sercom5_8h.html#a5db75f5f2699111dd2b18caee6e50de6">00130</a> <span class="preprocessor">#define REG_SERCOM5_USART_STATUS   (*(RwReg16*)0x42001C1AU) </span>
<a name="l00131"></a><a class="code" href="ins__sercom5_8h.html#ab24ecaedcb5abcc9282e8b3ed7d2263a">00131</a> <span class="preprocessor">#define REG_SERCOM5_USART_SYNCBUSY (*(RoReg  *)0x42001C1CU) </span>
<a name="l00132"></a><a class="code" href="ins__sercom5_8h.html#ada4fe87a38180eb6d85018442701b2ea">00132</a> <span class="preprocessor">#define REG_SERCOM5_USART_DATA     (*(RwReg16*)0x42001C28U) </span>
<a name="l00133"></a><a class="code" href="ins__sercom5_8h.html#a5210226c095561549a0937d60df2e150">00133</a> <span class="preprocessor">#define REG_SERCOM5_USART_DBGCTRL  (*(RwReg8 *)0x42001C30U) </span>
<a name="l00134"></a>00134 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00135"></a>00135 
<a name="l00136"></a>00136 <span class="comment">/* ========== Instance parameters for SERCOM5 peripheral ========== */</span>
<a name="l00137"></a>00137 <span class="preprocessor">#define SERCOM5_DMAC_ID_RX          11       // Index of DMA RX trigger</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM5_DMAC_ID_TX          12       // Index of DMA TX trigger</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM5_GCLK_ID_CORE        25       // Index of Generic Clock for Core</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM5_GCLK_ID_SLOW        19       // Index of Generic Clock for SMbus timeout</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span><span class="preprocessor">#define SERCOM5_INT_MSB             6</span>
<a name="l00142"></a>00142 <span class="preprocessor"></span>
<a name="l00143"></a>00143 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_SERCOM5_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
