
WSN.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001834  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000034  00800060  00001834  000018c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  00800094  00800094  000018fc  2**0
                  ALLOC
  3 .stab         00001a58  00000000  00000000  000018fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000f28  00000000  00000000  00003354  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000427c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000043bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000452c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006175  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00007e10  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00007f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  000081fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  000089cb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e3       	ldi	r30, 0x34	; 52
      68:	f8 e1       	ldi	r31, 0x18	; 24
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a4 39       	cpi	r26, 0x94	; 148
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a4 e9       	ldi	r26, 0x94	; 148
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 3a       	cpi	r26, 0xA5	; 165
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 a3 05 	call	0xb46	; 0xb46 <main>
      8a:	0c 94 18 0c 	jmp	0x1830	; 0x1830 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 e1 0b 	jmp	0x17c2	; 0x17c2 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fd 0b 	jmp	0x17fa	; 0x17fa <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 e1 0b 	jmp	0x17c2	; 0x17c2 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fd 0b 	jmp	0x17fa	; 0x17fa <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ed 0b 	jmp	0x17da	; 0x17da <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 09 0c 	jmp	0x1812	; 0x1812 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 f1 0b 	jmp	0x17e2	; 0x17e2 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 0d 0c 	jmp	0x181a	; 0x181a <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <main>:
uint8_t count =0 ;
/* ------------------------------------------------------------------------- */
void Auto_ACK() ;

int main()
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62

	DIO_voidInit();
     b4e:	0e 94 8d 06 	call	0xd1a	; 0xd1a <DIO_voidInit>
    /* init hardware pins */
    nrf24_init();
     b52:	0e 94 d3 08 	call	0x11a6	; 0x11a6 <nrf24_init>
    
    /* Channel #2 , payload length: 4 */
    nrf24_config(2,4);
     b56:	82 e0       	ldi	r24, 0x02	; 2
     b58:	64 e0       	ldi	r22, 0x04	; 4
     b5a:	0e 94 e4 08 	call	0x11c8	; 0x11c8 <nrf24_config>

    /* Set the device addresses */
    nrf24_tx_address(tx_addressNODE);
     b5e:	8d e6       	ldi	r24, 0x6D	; 109
     b60:	90 e0       	ldi	r25, 0x00	; 0
     b62:	0e 94 4f 09 	call	0x129e	; 0x129e <nrf24_tx_address>
    nrf24_rx_address(rx_address);
     b66:	87 e7       	ldi	r24, 0x77	; 119
     b68:	90 e0       	ldi	r25, 0x00	; 0
     b6a:	0e 94 2b 09 	call	0x1256	; 0x1256 <nrf24_rx_address>
//        data_array[1] = q;
//        data_array[2] = q;
//        data_array[3] = q;
//
//        /* Automatically goes to TX mode */
        nrf24_powerUpRx();
     b6e:	0e 94 73 0a 	call	0x14e6	; 0x14e6 <nrf24_powerUpRx>
        	//_delay_ms(600);
  if(nrf24_dataReady())
     b72:	0e 94 69 09 	call	0x12d2	; 0x12d2 <nrf24_dataReady>
     b76:	88 23       	and	r24, r24
     b78:	d1 f3       	breq	.-12     	; 0xb6e <main+0x28>
  {
	   nrf24_getData(rx_arr);
     b7a:	84 e9       	ldi	r24, 0x94	; 148
     b7c:	90 e0       	ldi	r25, 0x00	; 0
     b7e:	0e 94 b4 09 	call	0x1368	; 0x1368 <nrf24_getData>
	   DIO_u8WritePortVal(2,~rx_arr[0]);
     b82:	80 91 94 00 	lds	r24, 0x0094
     b86:	98 2f       	mov	r25, r24
     b88:	90 95       	com	r25
     b8a:	82 e0       	ldi	r24, 0x02	; 2
     b8c:	69 2f       	mov	r22, r25
     b8e:	0e 94 b6 07 	call	0xf6c	; 0xf6c <DIO_u8WritePortVal>
     b92:	ed cf       	rjmp	.-38     	; 0xb6e <main+0x28>

00000b94 <Auto_ACK>:

    }
}
/* ------------------------------------------------------------------------- */
void Auto_ACK()
{
     b94:	df 93       	push	r29
     b96:	cf 93       	push	r28
     b98:	cd b7       	in	r28, 0x3d	; 61
     b9a:	de b7       	in	r29, 0x3e	; 62
     b9c:	2e 97       	sbiw	r28, 0x0e	; 14
     b9e:	0f b6       	in	r0, 0x3f	; 63
     ba0:	f8 94       	cli
     ba2:	de bf       	out	0x3e, r29	; 62
     ba4:	0f be       	out	0x3f, r0	; 63
     ba6:	cd bf       	out	0x3d, r28	; 61
     ba8:	a3 c0       	rjmp	.+326    	; 0xcf0 <Auto_ACK+0x15c>


while(counter<mx_retransmetion)
{
	nrf24_powerUpRx();
     baa:	0e 94 73 0a 	call	0x14e6	; 0x14e6 <nrf24_powerUpRx>
     bae:	80 e0       	ldi	r24, 0x00	; 0
     bb0:	90 e0       	ldi	r25, 0x00	; 0
     bb2:	a8 e4       	ldi	r26, 0x48	; 72
     bb4:	b3 e4       	ldi	r27, 0x43	; 67
     bb6:	8b 87       	std	Y+11, r24	; 0x0b
     bb8:	9c 87       	std	Y+12, r25	; 0x0c
     bba:	ad 87       	std	Y+13, r26	; 0x0d
     bbc:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     bbe:	6b 85       	ldd	r22, Y+11	; 0x0b
     bc0:	7c 85       	ldd	r23, Y+12	; 0x0c
     bc2:	8d 85       	ldd	r24, Y+13	; 0x0d
     bc4:	9e 85       	ldd	r25, Y+14	; 0x0e
     bc6:	20 e0       	ldi	r18, 0x00	; 0
     bc8:	30 e0       	ldi	r19, 0x00	; 0
     bca:	4a e7       	ldi	r20, 0x7A	; 122
     bcc:	54 e4       	ldi	r21, 0x44	; 68
     bce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     bd2:	dc 01       	movw	r26, r24
     bd4:	cb 01       	movw	r24, r22
     bd6:	8f 83       	std	Y+7, r24	; 0x07
     bd8:	98 87       	std	Y+8, r25	; 0x08
     bda:	a9 87       	std	Y+9, r26	; 0x09
     bdc:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     bde:	6f 81       	ldd	r22, Y+7	; 0x07
     be0:	78 85       	ldd	r23, Y+8	; 0x08
     be2:	89 85       	ldd	r24, Y+9	; 0x09
     be4:	9a 85       	ldd	r25, Y+10	; 0x0a
     be6:	20 e0       	ldi	r18, 0x00	; 0
     be8:	30 e0       	ldi	r19, 0x00	; 0
     bea:	40 e8       	ldi	r20, 0x80	; 128
     bec:	5f e3       	ldi	r21, 0x3F	; 63
     bee:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     bf2:	88 23       	and	r24, r24
     bf4:	2c f4       	brge	.+10     	; 0xc00 <Auto_ACK+0x6c>
		__ticks = 1;
     bf6:	81 e0       	ldi	r24, 0x01	; 1
     bf8:	90 e0       	ldi	r25, 0x00	; 0
     bfa:	9e 83       	std	Y+6, r25	; 0x06
     bfc:	8d 83       	std	Y+5, r24	; 0x05
     bfe:	3f c0       	rjmp	.+126    	; 0xc7e <Auto_ACK+0xea>
	else if (__tmp > 65535)
     c00:	6f 81       	ldd	r22, Y+7	; 0x07
     c02:	78 85       	ldd	r23, Y+8	; 0x08
     c04:	89 85       	ldd	r24, Y+9	; 0x09
     c06:	9a 85       	ldd	r25, Y+10	; 0x0a
     c08:	20 e0       	ldi	r18, 0x00	; 0
     c0a:	3f ef       	ldi	r19, 0xFF	; 255
     c0c:	4f e7       	ldi	r20, 0x7F	; 127
     c0e:	57 e4       	ldi	r21, 0x47	; 71
     c10:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     c14:	18 16       	cp	r1, r24
     c16:	4c f5       	brge	.+82     	; 0xc6a <Auto_ACK+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     c18:	6b 85       	ldd	r22, Y+11	; 0x0b
     c1a:	7c 85       	ldd	r23, Y+12	; 0x0c
     c1c:	8d 85       	ldd	r24, Y+13	; 0x0d
     c1e:	9e 85       	ldd	r25, Y+14	; 0x0e
     c20:	20 e0       	ldi	r18, 0x00	; 0
     c22:	30 e0       	ldi	r19, 0x00	; 0
     c24:	40 e2       	ldi	r20, 0x20	; 32
     c26:	51 e4       	ldi	r21, 0x41	; 65
     c28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     c2c:	dc 01       	movw	r26, r24
     c2e:	cb 01       	movw	r24, r22
     c30:	bc 01       	movw	r22, r24
     c32:	cd 01       	movw	r24, r26
     c34:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c38:	dc 01       	movw	r26, r24
     c3a:	cb 01       	movw	r24, r22
     c3c:	9e 83       	std	Y+6, r25	; 0x06
     c3e:	8d 83       	std	Y+5, r24	; 0x05
     c40:	0f c0       	rjmp	.+30     	; 0xc60 <Auto_ACK+0xcc>
     c42:	84 e6       	ldi	r24, 0x64	; 100
     c44:	90 e0       	ldi	r25, 0x00	; 0
     c46:	9c 83       	std	Y+4, r25	; 0x04
     c48:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     c4a:	8b 81       	ldd	r24, Y+3	; 0x03
     c4c:	9c 81       	ldd	r25, Y+4	; 0x04
     c4e:	01 97       	sbiw	r24, 0x01	; 1
     c50:	f1 f7       	brne	.-4      	; 0xc4e <Auto_ACK+0xba>
     c52:	9c 83       	std	Y+4, r25	; 0x04
     c54:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     c56:	8d 81       	ldd	r24, Y+5	; 0x05
     c58:	9e 81       	ldd	r25, Y+6	; 0x06
     c5a:	01 97       	sbiw	r24, 0x01	; 1
     c5c:	9e 83       	std	Y+6, r25	; 0x06
     c5e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     c60:	8d 81       	ldd	r24, Y+5	; 0x05
     c62:	9e 81       	ldd	r25, Y+6	; 0x06
     c64:	00 97       	sbiw	r24, 0x00	; 0
     c66:	69 f7       	brne	.-38     	; 0xc42 <Auto_ACK+0xae>
     c68:	14 c0       	rjmp	.+40     	; 0xc92 <Auto_ACK+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     c6a:	6f 81       	ldd	r22, Y+7	; 0x07
     c6c:	78 85       	ldd	r23, Y+8	; 0x08
     c6e:	89 85       	ldd	r24, Y+9	; 0x09
     c70:	9a 85       	ldd	r25, Y+10	; 0x0a
     c72:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     c76:	dc 01       	movw	r26, r24
     c78:	cb 01       	movw	r24, r22
     c7a:	9e 83       	std	Y+6, r25	; 0x06
     c7c:	8d 83       	std	Y+5, r24	; 0x05
     c7e:	8d 81       	ldd	r24, Y+5	; 0x05
     c80:	9e 81       	ldd	r25, Y+6	; 0x06
     c82:	9a 83       	std	Y+2, r25	; 0x02
     c84:	89 83       	std	Y+1, r24	; 0x01
     c86:	89 81       	ldd	r24, Y+1	; 0x01
     c88:	9a 81       	ldd	r25, Y+2	; 0x02
     c8a:	01 97       	sbiw	r24, 0x01	; 1
     c8c:	f1 f7       	brne	.-4      	; 0xc8a <Auto_ACK+0xf6>
     c8e:	9a 83       	std	Y+2, r25	; 0x02
     c90:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(200);

		if(nrf24_dataReady())
     c92:	0e 94 69 09 	call	0x12d2	; 0x12d2 <nrf24_dataReady>
     c96:	88 23       	and	r24, r24
     c98:	f1 f0       	breq	.+60     	; 0xcd6 <Auto_ACK+0x142>
		{
			nrf24_getData(rx_arr);
     c9a:	84 e9       	ldi	r24, 0x94	; 148
     c9c:	90 e0       	ldi	r25, 0x00	; 0
     c9e:	0e 94 b4 09 	call	0x1368	; 0x1368 <nrf24_getData>

			if(rx_arr[0]==1)
     ca2:	80 91 94 00 	lds	r24, 0x0094
     ca6:	81 30       	cpi	r24, 0x01	; 1
     ca8:	41 f4       	brne	.+16     	; 0xcba <Auto_ACK+0x126>
			{
				q++;
     caa:	80 91 68 00 	lds	r24, 0x0068
     cae:	8f 5f       	subi	r24, 0xFF	; 255
     cb0:	80 93 68 00 	sts	0x0068, r24
				counter=0;
     cb4:	10 92 98 00 	sts	0x0098, r1
     cb8:	20 c0       	rjmp	.+64     	; 0xcfa <Auto_ACK+0x166>
				break ;
			}
			else
			{
				counter++ ;
     cba:	80 91 98 00 	lds	r24, 0x0098
     cbe:	8f 5f       	subi	r24, 0xFF	; 255
     cc0:	80 93 98 00 	sts	0x0098, r24
				nrf24_send(data_array);
     cc4:	80 ea       	ldi	r24, 0xA0	; 160
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	0e 94 ee 09 	call	0x13dc	; 0x13dc <nrf24_send>
				 while(nrf24_isSending());
     ccc:	0e 94 21 0a 	call	0x1442	; 0x1442 <nrf24_isSending>
     cd0:	88 23       	and	r24, r24
     cd2:	e1 f7       	brne	.-8      	; 0xccc <Auto_ACK+0x138>
     cd4:	0d c0       	rjmp	.+26     	; 0xcf0 <Auto_ACK+0x15c>
			}

		}
		else
		{
			counter++ ;
     cd6:	80 91 98 00 	lds	r24, 0x0098
     cda:	8f 5f       	subi	r24, 0xFF	; 255
     cdc:	80 93 98 00 	sts	0x0098, r24
			nrf24_send(data_array);
     ce0:	80 ea       	ldi	r24, 0xA0	; 160
     ce2:	90 e0       	ldi	r25, 0x00	; 0
     ce4:	0e 94 ee 09 	call	0x13dc	; 0x13dc <nrf24_send>
			   while(nrf24_isSending());
     ce8:	0e 94 21 0a 	call	0x1442	; 0x1442 <nrf24_isSending>
     cec:	88 23       	and	r24, r24
     cee:	e1 f7       	brne	.-8      	; 0xce8 <Auto_ACK+0x154>
/* ------------------------------------------------------------------------- */
void Auto_ACK()
{


while(counter<mx_retransmetion)
     cf0:	80 91 98 00 	lds	r24, 0x0098
     cf4:	8f 30       	cpi	r24, 0x0F	; 15
     cf6:	08 f4       	brcc	.+2      	; 0xcfa <Auto_ACK+0x166>
     cf8:	58 cf       	rjmp	.-336    	; 0xbaa <Auto_ACK+0x16>
		}


}

if(counter==15)
     cfa:	80 91 98 00 	lds	r24, 0x0098
     cfe:	8f 30       	cpi	r24, 0x0F	; 15
     d00:	19 f4       	brne	.+6      	; 0xd08 <Auto_ACK+0x174>
       	flag=1 ;
     d02:	81 e0       	ldi	r24, 0x01	; 1
     d04:	80 93 99 00 	sts	0x0099, r24
}
     d08:	2e 96       	adiw	r28, 0x0e	; 14
     d0a:	0f b6       	in	r0, 0x3f	; 63
     d0c:	f8 94       	cli
     d0e:	de bf       	out	0x3e, r29	; 62
     d10:	0f be       	out	0x3f, r0	; 63
     d12:	cd bf       	out	0x3d, r28	; 61
     d14:	cf 91       	pop	r28
     d16:	df 91       	pop	r29
     d18:	08 95       	ret

00000d1a <DIO_voidInit>:
static  u8 * const DIO_u8Ddrs[]={DIO_u8DDRA ,DIO_u8DDRB, DIO_u8DDRC , DIO_u8DDRD} ;
static  u8 *const DIO_u8Pins[]={DIO_u8PINA ,DIO_u8PINB, DIO_u8PINC , DIO_u8PIND} ;


extern void DIO_voidInit(void)
{
     d1a:	df 93       	push	r29
     d1c:	cf 93       	push	r28
     d1e:	cd b7       	in	r28, 0x3d	; 61
     d20:	de b7       	in	r29, 0x3e	; 62

/*Comment!:initializing Ports Directions */
*DIO_u8Ddrs[DIO_u8PORT0]=DIO_u8PORTA_DIR;
     d22:	e0 91 84 00 	lds	r30, 0x0084
     d26:	f0 91 85 00 	lds	r31, 0x0085
     d2a:	8f ee       	ldi	r24, 0xEF	; 239
     d2c:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT1]=DIO_u8PORTB_DIR;
     d2e:	e0 91 86 00 	lds	r30, 0x0086
     d32:	f0 91 87 00 	lds	r31, 0x0087
     d36:	8f ef       	ldi	r24, 0xFF	; 255
     d38:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT2]=DIO_u8PORTC_DIR;
     d3a:	e0 91 88 00 	lds	r30, 0x0088
     d3e:	f0 91 89 00 	lds	r31, 0x0089
     d42:	8f ef       	ldi	r24, 0xFF	; 255
     d44:	80 83       	st	Z, r24
*DIO_u8Ddrs[DIO_u8PORT3]=DIO_u8PORTD_DIR;
     d46:	e0 91 8a 00 	lds	r30, 0x008A
     d4a:	f0 91 8b 00 	lds	r31, 0x008B
     d4e:	8f ef       	ldi	r24, 0xFF	; 255
     d50:	80 83       	st	Z, r24

/*Comment!:initializing Ports Value  */
*DIO_u8Ports[DIO_u8PORT0] =(DIO_u8PORTA_DIR & DIO_u8PORTA_VAL) | ((~DIO_u8PORTA_DIR)&*DIO_u8Ports[DIO_u8PORT0] );
     d52:	a0 91 7c 00 	lds	r26, 0x007C
     d56:	b0 91 7d 00 	lds	r27, 0x007D
     d5a:	e0 91 7c 00 	lds	r30, 0x007C
     d5e:	f0 91 7d 00 	lds	r31, 0x007D
     d62:	80 81       	ld	r24, Z
     d64:	80 71       	andi	r24, 0x10	; 16
     d66:	8c 93       	st	X, r24
*DIO_u8Ports[DIO_u8PORT1] =(DIO_u8PORTB_DIR & DIO_u8PORTB_VAL)| ((~DIO_u8PORTB_DIR)&*DIO_u8Ports[DIO_u8PORT1] );
     d68:	e0 91 7e 00 	lds	r30, 0x007E
     d6c:	f0 91 7f 00 	lds	r31, 0x007F
     d70:	10 82       	st	Z, r1
*DIO_u8Ports[DIO_u8PORT2] =(DIO_u8PORTC_DIR & DIO_u8PORTC_VAL)| ((~DIO_u8PORTC_DIR)&*DIO_u8Ports[DIO_u8PORT2] );
     d72:	e0 91 80 00 	lds	r30, 0x0080
     d76:	f0 91 81 00 	lds	r31, 0x0081
     d7a:	10 82       	st	Z, r1
*DIO_u8Ports[DIO_u8PORT3] =(DIO_u8PORTD_DIR & DIO_u8PORTD_VAL)| ((~DIO_u8PORTD_DIR)&*DIO_u8Ports[DIO_u8PORT3] );
     d7c:	e0 91 82 00 	lds	r30, 0x0082
     d80:	f0 91 83 00 	lds	r31, 0x0083
     d84:	10 82       	st	Z, r1

}
     d86:	cf 91       	pop	r28
     d88:	df 91       	pop	r29
     d8a:	08 95       	ret

00000d8c <DIO_u8ReadPinVal>:


extern u8 DIO_u8ReadPinVal(u8 Copy_u8PinIdx,u8* Copy_u8PtrToval)
{
     d8c:	df 93       	push	r29
     d8e:	cf 93       	push	r28
     d90:	00 d0       	rcall	.+0      	; 0xd92 <DIO_u8ReadPinVal+0x6>
     d92:	00 d0       	rcall	.+0      	; 0xd94 <DIO_u8ReadPinVal+0x8>
     d94:	00 d0       	rcall	.+0      	; 0xd96 <DIO_u8ReadPinVal+0xa>
     d96:	cd b7       	in	r28, 0x3d	; 61
     d98:	de b7       	in	r29, 0x3e	; 62
     d9a:	8c 83       	std	Y+4, r24	; 0x04
     d9c:	7e 83       	std	Y+6, r23	; 0x06
     d9e:	6d 83       	std	Y+5, r22	; 0x05

	 u8 Local_u8CheckPinState=ok ;
     da0:	81 e0       	ldi	r24, 0x01	; 1
     da2:	8b 83       	std	Y+3, r24	; 0x03
	if(Copy_u8PinIdx<DIO_u8PINMAXIDX)
     da4:	8c 81       	ldd	r24, Y+4	; 0x04
     da6:	8f 31       	cpi	r24, 0x1F	; 31
     da8:	80 f5       	brcc	.+96     	; 0xe0a <DIO_u8ReadPinVal+0x7e>
	    {

		u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
     daa:	8c 81       	ldd	r24, Y+4	; 0x04
     dac:	86 95       	lsr	r24
     dae:	86 95       	lsr	r24
     db0:	86 95       	lsr	r24
     db2:	8a 83       	std	Y+2, r24	; 0x02
		u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
     db4:	8c 81       	ldd	r24, Y+4	; 0x04
     db6:	87 70       	andi	r24, 0x07	; 7
     db8:	89 83       	std	Y+1, r24	; 0x01

		* Copy_u8PtrToval=get_bit(*DIO_u8Pins[local_u8CheckPinPlace],local_u8MapPin);
     dba:	8a 81       	ldd	r24, Y+2	; 0x02
     dbc:	88 2f       	mov	r24, r24
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	88 0f       	add	r24, r24
     dc2:	99 1f       	adc	r25, r25
     dc4:	fc 01       	movw	r30, r24
     dc6:	e4 57       	subi	r30, 0x74	; 116
     dc8:	ff 4f       	sbci	r31, 0xFF	; 255
     dca:	01 90       	ld	r0, Z+
     dcc:	f0 81       	ld	r31, Z
     dce:	e0 2d       	mov	r30, r0
     dd0:	80 81       	ld	r24, Z
     dd2:	48 2f       	mov	r20, r24
     dd4:	50 e0       	ldi	r21, 0x00	; 0
     dd6:	89 81       	ldd	r24, Y+1	; 0x01
     dd8:	28 2f       	mov	r18, r24
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	81 e0       	ldi	r24, 0x01	; 1
     dde:	90 e0       	ldi	r25, 0x00	; 0
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <DIO_u8ReadPinVal+0x5a>
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	2a 95       	dec	r18
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <DIO_u8ReadPinVal+0x56>
     dea:	9a 01       	movw	r18, r20
     dec:	28 23       	and	r18, r24
     dee:	39 23       	and	r19, r25
     df0:	89 81       	ldd	r24, Y+1	; 0x01
     df2:	88 2f       	mov	r24, r24
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	a9 01       	movw	r20, r18
     df8:	02 c0       	rjmp	.+4      	; 0xdfe <DIO_u8ReadPinVal+0x72>
     dfa:	55 95       	asr	r21
     dfc:	47 95       	ror	r20
     dfe:	8a 95       	dec	r24
     e00:	e2 f7       	brpl	.-8      	; 0xdfa <DIO_u8ReadPinVal+0x6e>
     e02:	ca 01       	movw	r24, r20
     e04:	ed 81       	ldd	r30, Y+5	; 0x05
     e06:	fe 81       	ldd	r31, Y+6	; 0x06
     e08:	80 83       	st	Z, r24
    }
    else
    {

    }
return    Local_u8CheckPinState=ok ;
     e0a:	81 e0       	ldi	r24, 0x01	; 1
     e0c:	8b 83       	std	Y+3, r24	; 0x03
     e0e:	8b 81       	ldd	r24, Y+3	; 0x03
}
     e10:	26 96       	adiw	r28, 0x06	; 6
     e12:	0f b6       	in	r0, 0x3f	; 63
     e14:	f8 94       	cli
     e16:	de bf       	out	0x3e, r29	; 62
     e18:	0f be       	out	0x3f, r0	; 63
     e1a:	cd bf       	out	0x3d, r28	; 61
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <DIO_u8WritePinVal>:

extern u8 DIO_u8WritePinVal(u8 Copy_u8PinIdx,u8 Copy_u8Pinval)
{
     e22:	df 93       	push	r29
     e24:	cf 93       	push	r28
     e26:	00 d0       	rcall	.+0      	; 0xe28 <DIO_u8WritePinVal+0x6>
     e28:	00 d0       	rcall	.+0      	; 0xe2a <DIO_u8WritePinVal+0x8>
     e2a:	00 d0       	rcall	.+0      	; 0xe2c <DIO_u8WritePinVal+0xa>
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
     e30:	8d 83       	std	Y+5, r24	; 0x05
     e32:	6e 83       	std	Y+6, r22	; 0x06
	 u8 Local_u8CheckPinState=ok ;
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	8c 83       	std	Y+4, r24	; 0x04

	    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
     e38:	8d 81       	ldd	r24, Y+5	; 0x05
     e3a:	80 32       	cpi	r24, 0x20	; 32
     e3c:	10 f0       	brcs	.+4      	; 0xe42 <DIO_u8WritePinVal+0x20>
	    {
	    	 Local_u8CheckPinState=error ;
     e3e:	1c 82       	std	Y+4, r1	; 0x04
     e40:	64 c0       	rjmp	.+200    	; 0xf0a <DIO_u8WritePinVal+0xe8>
	    }
	    else
	    {
	    	 u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
     e42:	8d 81       	ldd	r24, Y+5	; 0x05
     e44:	86 95       	lsr	r24
     e46:	86 95       	lsr	r24
     e48:	86 95       	lsr	r24
     e4a:	8b 83       	std	Y+3, r24	; 0x03
	    		 u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
     e4c:	8d 81       	ldd	r24, Y+5	; 0x05
     e4e:	87 70       	andi	r24, 0x07	; 7
     e50:	8a 83       	std	Y+2, r24	; 0x02
	    	     u8 local_u8PinDir;
	    	     local_u8PinDir=get_bit(*DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin);
     e52:	8b 81       	ldd	r24, Y+3	; 0x03
     e54:	88 2f       	mov	r24, r24
     e56:	90 e0       	ldi	r25, 0x00	; 0
     e58:	88 0f       	add	r24, r24
     e5a:	99 1f       	adc	r25, r25
     e5c:	fc 01       	movw	r30, r24
     e5e:	ec 57       	subi	r30, 0x7C	; 124
     e60:	ff 4f       	sbci	r31, 0xFF	; 255
     e62:	01 90       	ld	r0, Z+
     e64:	f0 81       	ld	r31, Z
     e66:	e0 2d       	mov	r30, r0
     e68:	80 81       	ld	r24, Z
     e6a:	48 2f       	mov	r20, r24
     e6c:	50 e0       	ldi	r21, 0x00	; 0
     e6e:	8a 81       	ldd	r24, Y+2	; 0x02
     e70:	28 2f       	mov	r18, r24
     e72:	30 e0       	ldi	r19, 0x00	; 0
     e74:	81 e0       	ldi	r24, 0x01	; 1
     e76:	90 e0       	ldi	r25, 0x00	; 0
     e78:	02 c0       	rjmp	.+4      	; 0xe7e <DIO_u8WritePinVal+0x5c>
     e7a:	88 0f       	add	r24, r24
     e7c:	99 1f       	adc	r25, r25
     e7e:	2a 95       	dec	r18
     e80:	e2 f7       	brpl	.-8      	; 0xe7a <DIO_u8WritePinVal+0x58>
     e82:	9a 01       	movw	r18, r20
     e84:	28 23       	and	r18, r24
     e86:	39 23       	and	r19, r25
     e88:	8a 81       	ldd	r24, Y+2	; 0x02
     e8a:	88 2f       	mov	r24, r24
     e8c:	90 e0       	ldi	r25, 0x00	; 0
     e8e:	a9 01       	movw	r20, r18
     e90:	02 c0       	rjmp	.+4      	; 0xe96 <DIO_u8WritePinVal+0x74>
     e92:	55 95       	asr	r21
     e94:	47 95       	ror	r20
     e96:	8a 95       	dec	r24
     e98:	e2 f7       	brpl	.-8      	; 0xe92 <DIO_u8WritePinVal+0x70>
     e9a:	ca 01       	movw	r24, r20
     e9c:	89 83       	std	Y+1, r24	; 0x01
	    	if(local_u8PinDir==1)
     e9e:	89 81       	ldd	r24, Y+1	; 0x01
     ea0:	81 30       	cpi	r24, 0x01	; 1
     ea2:	99 f5       	brne	.+102    	; 0xf0a <DIO_u8WritePinVal+0xe8>
	    	{
	    	assign_bit(*DIO_u8Ports[local_u8CheckPinPlace],local_u8MapPin,Copy_u8Pinval);
     ea4:	8b 81       	ldd	r24, Y+3	; 0x03
     ea6:	88 2f       	mov	r24, r24
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	88 0f       	add	r24, r24
     eac:	99 1f       	adc	r25, r25
     eae:	fc 01       	movw	r30, r24
     eb0:	e4 58       	subi	r30, 0x84	; 132
     eb2:	ff 4f       	sbci	r31, 0xFF	; 255
     eb4:	a0 81       	ld	r26, Z
     eb6:	b1 81       	ldd	r27, Z+1	; 0x01
     eb8:	8a 81       	ldd	r24, Y+2	; 0x02
     eba:	28 2f       	mov	r18, r24
     ebc:	30 e0       	ldi	r19, 0x00	; 0
     ebe:	81 e0       	ldi	r24, 0x01	; 1
     ec0:	90 e0       	ldi	r25, 0x00	; 0
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <DIO_u8WritePinVal+0xa6>
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	2a 95       	dec	r18
     eca:	e2 f7       	brpl	.-8      	; 0xec4 <DIO_u8WritePinVal+0xa2>
     ecc:	28 2f       	mov	r18, r24
     ece:	20 95       	com	r18
     ed0:	8b 81       	ldd	r24, Y+3	; 0x03
     ed2:	88 2f       	mov	r24, r24
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	88 0f       	add	r24, r24
     ed8:	99 1f       	adc	r25, r25
     eda:	fc 01       	movw	r30, r24
     edc:	e4 58       	subi	r30, 0x84	; 132
     ede:	ff 4f       	sbci	r31, 0xFF	; 255
     ee0:	01 90       	ld	r0, Z+
     ee2:	f0 81       	ld	r31, Z
     ee4:	e0 2d       	mov	r30, r0
     ee6:	80 81       	ld	r24, Z
     ee8:	42 2f       	mov	r20, r18
     eea:	48 23       	and	r20, r24
     eec:	8e 81       	ldd	r24, Y+6	; 0x06
     eee:	28 2f       	mov	r18, r24
     ef0:	30 e0       	ldi	r19, 0x00	; 0
     ef2:	8a 81       	ldd	r24, Y+2	; 0x02
     ef4:	88 2f       	mov	r24, r24
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	b9 01       	movw	r22, r18
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <DIO_u8WritePinVal+0xde>
     efc:	66 0f       	add	r22, r22
     efe:	77 1f       	adc	r23, r23
     f00:	8a 95       	dec	r24
     f02:	e2 f7       	brpl	.-8      	; 0xefc <DIO_u8WritePinVal+0xda>
     f04:	cb 01       	movw	r24, r22
     f06:	84 2b       	or	r24, r20
     f08:	8c 93       	st	X, r24
	    	{

	    	}
	    }

     return  Local_u8CheckPinState ;
     f0a:	8c 81       	ldd	r24, Y+4	; 0x04
}
     f0c:	26 96       	adiw	r28, 0x06	; 6
     f0e:	0f b6       	in	r0, 0x3f	; 63
     f10:	f8 94       	cli
     f12:	de bf       	out	0x3e, r29	; 62
     f14:	0f be       	out	0x3f, r0	; 63
     f16:	cd bf       	out	0x3d, r28	; 61
     f18:	cf 91       	pop	r28
     f1a:	df 91       	pop	r29
     f1c:	08 95       	ret

00000f1e <DIO_u8ReadPortVal>:


extern u8 DIO_u8ReadPortVal(u8 Copy_u8PortIdx,u8* Copy_u8PtrToval)
{
     f1e:	df 93       	push	r29
     f20:	cf 93       	push	r28
     f22:	00 d0       	rcall	.+0      	; 0xf24 <DIO_u8ReadPortVal+0x6>
     f24:	00 d0       	rcall	.+0      	; 0xf26 <DIO_u8ReadPortVal+0x8>
     f26:	cd b7       	in	r28, 0x3d	; 61
     f28:	de b7       	in	r29, 0x3e	; 62
     f2a:	8a 83       	std	Y+2, r24	; 0x02
     f2c:	7c 83       	std	Y+4, r23	; 0x04
     f2e:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CheckPortR=ok ;
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	89 83       	std	Y+1, r24	; 0x01

	if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
     f34:	8a 81       	ldd	r24, Y+2	; 0x02
     f36:	84 30       	cpi	r24, 0x04	; 4
     f38:	80 f4       	brcc	.+32     	; 0xf5a <DIO_u8ReadPortVal+0x3c>
	{

	* Copy_u8PtrToval=*DIO_u8Pins[Copy_u8PortIdx] ;
     f3a:	8a 81       	ldd	r24, Y+2	; 0x02
     f3c:	88 2f       	mov	r24, r24
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	88 0f       	add	r24, r24
     f42:	99 1f       	adc	r25, r25
     f44:	fc 01       	movw	r30, r24
     f46:	e4 57       	subi	r30, 0x74	; 116
     f48:	ff 4f       	sbci	r31, 0xFF	; 255
     f4a:	01 90       	ld	r0, Z+
     f4c:	f0 81       	ld	r31, Z
     f4e:	e0 2d       	mov	r30, r0
     f50:	80 81       	ld	r24, Z
     f52:	eb 81       	ldd	r30, Y+3	; 0x03
     f54:	fc 81       	ldd	r31, Y+4	; 0x04
     f56:	80 83       	st	Z, r24
     f58:	01 c0       	rjmp	.+2      	; 0xf5c <DIO_u8ReadPortVal+0x3e>
	}
	else
	{
		Local_u8CheckPortR=error ;
     f5a:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8CheckPortR ;
     f5c:	89 81       	ldd	r24, Y+1	; 0x01
}
     f5e:	0f 90       	pop	r0
     f60:	0f 90       	pop	r0
     f62:	0f 90       	pop	r0
     f64:	0f 90       	pop	r0
     f66:	cf 91       	pop	r28
     f68:	df 91       	pop	r29
     f6a:	08 95       	ret

00000f6c <DIO_u8WritePortVal>:

extern u8 DIO_u8WritePortVal(u8 Copy_u8PortIdx,u8 Copy_u8Portval)
{
     f6c:	df 93       	push	r29
     f6e:	cf 93       	push	r28
     f70:	00 d0       	rcall	.+0      	; 0xf72 <DIO_u8WritePortVal+0x6>
     f72:	00 d0       	rcall	.+0      	; 0xf74 <DIO_u8WritePortVal+0x8>
     f74:	cd b7       	in	r28, 0x3d	; 61
     f76:	de b7       	in	r29, 0x3e	; 62
     f78:	8b 83       	std	Y+3, r24	; 0x03
     f7a:	6c 83       	std	Y+4, r22	; 0x04
     	u8 Local_u8CheckPortR=ok ;
     f7c:	81 e0       	ldi	r24, 0x01	; 1
     f7e:	8a 83       	std	Y+2, r24	; 0x02
        u8 local_u8PortDir;
		if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
     f80:	8b 81       	ldd	r24, Y+3	; 0x03
     f82:	84 30       	cpi	r24, 0x04	; 4
     f84:	f0 f4       	brcc	.+60     	; 0xfc2 <DIO_u8WritePortVal+0x56>
		{
				local_u8PortDir=*DIO_u8Ddrs[Copy_u8PortIdx] ;
     f86:	8b 81       	ldd	r24, Y+3	; 0x03
     f88:	88 2f       	mov	r24, r24
     f8a:	90 e0       	ldi	r25, 0x00	; 0
     f8c:	88 0f       	add	r24, r24
     f8e:	99 1f       	adc	r25, r25
     f90:	fc 01       	movw	r30, r24
     f92:	ec 57       	subi	r30, 0x7C	; 124
     f94:	ff 4f       	sbci	r31, 0xFF	; 255
     f96:	01 90       	ld	r0, Z+
     f98:	f0 81       	ld	r31, Z
     f9a:	e0 2d       	mov	r30, r0
     f9c:	80 81       	ld	r24, Z
     f9e:	89 83       	std	Y+1, r24	; 0x01
			  if(local_u8PortDir==0xff)
     fa0:	89 81       	ldd	r24, Y+1	; 0x01
     fa2:	8f 3f       	cpi	r24, 0xFF	; 255
     fa4:	79 f4       	brne	.+30     	; 0xfc4 <DIO_u8WritePortVal+0x58>
			  {
		        *DIO_u8Ports[Copy_u8PortIdx]= Copy_u8Portval;
     fa6:	8b 81       	ldd	r24, Y+3	; 0x03
     fa8:	88 2f       	mov	r24, r24
     faa:	90 e0       	ldi	r25, 0x00	; 0
     fac:	88 0f       	add	r24, r24
     fae:	99 1f       	adc	r25, r25
     fb0:	fc 01       	movw	r30, r24
     fb2:	e4 58       	subi	r30, 0x84	; 132
     fb4:	ff 4f       	sbci	r31, 0xFF	; 255
     fb6:	01 90       	ld	r0, Z+
     fb8:	f0 81       	ld	r31, Z
     fba:	e0 2d       	mov	r30, r0
     fbc:	8c 81       	ldd	r24, Y+4	; 0x04
     fbe:	80 83       	st	Z, r24
     fc0:	01 c0       	rjmp	.+2      	; 0xfc4 <DIO_u8WritePortVal+0x58>

			  }
		}
		else
		{
			Local_u8CheckPortR=error ;
     fc2:	1a 82       	std	Y+2, r1	; 0x02
		}

		return Local_u8CheckPortR ;
     fc4:	8a 81       	ldd	r24, Y+2	; 0x02
}
     fc6:	0f 90       	pop	r0
     fc8:	0f 90       	pop	r0
     fca:	0f 90       	pop	r0
     fcc:	0f 90       	pop	r0
     fce:	cf 91       	pop	r28
     fd0:	df 91       	pop	r29
     fd2:	08 95       	ret

00000fd4 <DIO_u8WritePinDir>:

extern u8 DIO_u8WritePinDir(u8 Copy_u8PinIdx,u8 Copy_u8PinDir)
{
     fd4:	df 93       	push	r29
     fd6:	cf 93       	push	r28
     fd8:	00 d0       	rcall	.+0      	; 0xfda <DIO_u8WritePinDir+0x6>
     fda:	00 d0       	rcall	.+0      	; 0xfdc <DIO_u8WritePinDir+0x8>
     fdc:	0f 92       	push	r0
     fde:	cd b7       	in	r28, 0x3d	; 61
     fe0:	de b7       	in	r29, 0x3e	; 62
     fe2:	8c 83       	std	Y+4, r24	; 0x04
     fe4:	6d 83       	std	Y+5, r22	; 0x05
	     u8 Local_u8CheckPinState=ok ;
     fe6:	81 e0       	ldi	r24, 0x01	; 1
     fe8:	8b 83       	std	Y+3, r24	; 0x03

		    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
     fea:	8c 81       	ldd	r24, Y+4	; 0x04
     fec:	80 32       	cpi	r24, 0x20	; 32
     fee:	10 f0       	brcs	.+4      	; 0xff4 <DIO_u8WritePinDir+0x20>
		    {
		    	 Local_u8CheckPinState=error ;
     ff0:	1b 82       	std	Y+3, r1	; 0x03
     ff2:	3b c0       	rjmp	.+118    	; 0x106a <DIO_u8WritePinDir+0x96>
		    }
		    else
		    {
		    	u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS ;
     ff4:	8c 81       	ldd	r24, Y+4	; 0x04
     ff6:	86 95       	lsr	r24
     ff8:	86 95       	lsr	r24
     ffa:	86 95       	lsr	r24
     ffc:	8a 83       	std	Y+2, r24	; 0x02
		    	u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
     ffe:	8c 81       	ldd	r24, Y+4	; 0x04
    1000:	87 70       	andi	r24, 0x07	; 7
    1002:	89 83       	std	Y+1, r24	; 0x01
		    	assign_bit(* DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin,Copy_u8PinDir);
    1004:	8a 81       	ldd	r24, Y+2	; 0x02
    1006:	88 2f       	mov	r24, r24
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	88 0f       	add	r24, r24
    100c:	99 1f       	adc	r25, r25
    100e:	fc 01       	movw	r30, r24
    1010:	ec 57       	subi	r30, 0x7C	; 124
    1012:	ff 4f       	sbci	r31, 0xFF	; 255
    1014:	a0 81       	ld	r26, Z
    1016:	b1 81       	ldd	r27, Z+1	; 0x01
    1018:	89 81       	ldd	r24, Y+1	; 0x01
    101a:	28 2f       	mov	r18, r24
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <DIO_u8WritePinDir+0x54>
    1024:	88 0f       	add	r24, r24
    1026:	99 1f       	adc	r25, r25
    1028:	2a 95       	dec	r18
    102a:	e2 f7       	brpl	.-8      	; 0x1024 <DIO_u8WritePinDir+0x50>
    102c:	28 2f       	mov	r18, r24
    102e:	20 95       	com	r18
    1030:	8a 81       	ldd	r24, Y+2	; 0x02
    1032:	88 2f       	mov	r24, r24
    1034:	90 e0       	ldi	r25, 0x00	; 0
    1036:	88 0f       	add	r24, r24
    1038:	99 1f       	adc	r25, r25
    103a:	fc 01       	movw	r30, r24
    103c:	ec 57       	subi	r30, 0x7C	; 124
    103e:	ff 4f       	sbci	r31, 0xFF	; 255
    1040:	01 90       	ld	r0, Z+
    1042:	f0 81       	ld	r31, Z
    1044:	e0 2d       	mov	r30, r0
    1046:	80 81       	ld	r24, Z
    1048:	42 2f       	mov	r20, r18
    104a:	48 23       	and	r20, r24
    104c:	8d 81       	ldd	r24, Y+5	; 0x05
    104e:	28 2f       	mov	r18, r24
    1050:	30 e0       	ldi	r19, 0x00	; 0
    1052:	89 81       	ldd	r24, Y+1	; 0x01
    1054:	88 2f       	mov	r24, r24
    1056:	90 e0       	ldi	r25, 0x00	; 0
    1058:	b9 01       	movw	r22, r18
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <DIO_u8WritePinDir+0x8c>
    105c:	66 0f       	add	r22, r22
    105e:	77 1f       	adc	r23, r23
    1060:	8a 95       	dec	r24
    1062:	e2 f7       	brpl	.-8      	; 0x105c <DIO_u8WritePinDir+0x88>
    1064:	cb 01       	movw	r24, r22
    1066:	84 2b       	or	r24, r20
    1068:	8c 93       	st	X, r24
		    }

	     return  Local_u8CheckPinState ;
    106a:	8b 81       	ldd	r24, Y+3	; 0x03
}
    106c:	0f 90       	pop	r0
    106e:	0f 90       	pop	r0
    1070:	0f 90       	pop	r0
    1072:	0f 90       	pop	r0
    1074:	0f 90       	pop	r0
    1076:	cf 91       	pop	r28
    1078:	df 91       	pop	r29
    107a:	08 95       	ret

0000107c <DIO_u8WritePortDir>:

extern u8 DIO_u8WritePortDir(u8 Copy_u8PortIdx,u8 Copy_u8PortDir)
{
    107c:	df 93       	push	r29
    107e:	cf 93       	push	r28
    1080:	00 d0       	rcall	.+0      	; 0x1082 <DIO_u8WritePortDir+0x6>
    1082:	0f 92       	push	r0
    1084:	cd b7       	in	r28, 0x3d	; 61
    1086:	de b7       	in	r29, 0x3e	; 62
    1088:	8a 83       	std	Y+2, r24	; 0x02
    108a:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8CheckPortR=ok ;
    108c:	81 e0       	ldi	r24, 0x01	; 1
    108e:	89 83       	std	Y+1, r24	; 0x01

			if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    1090:	8a 81       	ldd	r24, Y+2	; 0x02
    1092:	84 30       	cpi	r24, 0x04	; 4
    1094:	70 f4       	brcc	.+28     	; 0x10b2 <DIO_u8WritePortDir+0x36>
			{

			*DIO_u8Ddrs[Copy_u8PortIdx]= Copy_u8PortDir;
    1096:	8a 81       	ldd	r24, Y+2	; 0x02
    1098:	88 2f       	mov	r24, r24
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	88 0f       	add	r24, r24
    109e:	99 1f       	adc	r25, r25
    10a0:	fc 01       	movw	r30, r24
    10a2:	ec 57       	subi	r30, 0x7C	; 124
    10a4:	ff 4f       	sbci	r31, 0xFF	; 255
    10a6:	01 90       	ld	r0, Z+
    10a8:	f0 81       	ld	r31, Z
    10aa:	e0 2d       	mov	r30, r0
    10ac:	8b 81       	ldd	r24, Y+3	; 0x03
    10ae:	80 83       	st	Z, r24
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <DIO_u8WritePortDir+0x38>
			}
			else
			{
				Local_u8CheckPortR=error ;
    10b2:	19 82       	std	Y+1, r1	; 0x01
			}

			return Local_u8CheckPortR ;
    10b4:	89 81       	ldd	r24, Y+1	; 0x01
}
    10b6:	0f 90       	pop	r0
    10b8:	0f 90       	pop	r0
    10ba:	0f 90       	pop	r0
    10bc:	cf 91       	pop	r28
    10be:	df 91       	pop	r29
    10c0:	08 95       	ret

000010c2 <DIO_u8ReadPinDir>:

extern u8 DIO_u8ReadPinDir(u8 Copy_u8PinIdx,u8 * Copy_u8PtrToDir)
{
    10c2:	df 93       	push	r29
    10c4:	cf 93       	push	r28
    10c6:	00 d0       	rcall	.+0      	; 0x10c8 <DIO_u8ReadPinDir+0x6>
    10c8:	00 d0       	rcall	.+0      	; 0x10ca <DIO_u8ReadPinDir+0x8>
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <DIO_u8ReadPinDir+0xa>
    10cc:	cd b7       	in	r28, 0x3d	; 61
    10ce:	de b7       	in	r29, 0x3e	; 62
    10d0:	8c 83       	std	Y+4, r24	; 0x04
    10d2:	7e 83       	std	Y+6, r23	; 0x06
    10d4:	6d 83       	std	Y+5, r22	; 0x05
	 u8 Local_u8CheckPinState=ok ;
    10d6:	81 e0       	ldi	r24, 0x01	; 1
    10d8:	8b 83       	std	Y+3, r24	; 0x03


	    if(Copy_u8PinIdx>DIO_u8PINMAXIDX)
    10da:	8c 81       	ldd	r24, Y+4	; 0x04
    10dc:	80 32       	cpi	r24, 0x20	; 32
    10de:	10 f0       	brcs	.+4      	; 0x10e4 <DIO_u8ReadPinDir+0x22>
	    {
	    	 Local_u8CheckPinState=error ;
    10e0:	1b 82       	std	Y+3, r1	; 0x03
    10e2:	30 c0       	rjmp	.+96     	; 0x1144 <DIO_u8ReadPinDir+0x82>
	    }
	    else
	    {
	    	u8 local_u8CheckPinPlace=Copy_u8PinIdx/PINNUMS;
    10e4:	8c 81       	ldd	r24, Y+4	; 0x04
    10e6:	86 95       	lsr	r24
    10e8:	86 95       	lsr	r24
    10ea:	86 95       	lsr	r24
    10ec:	8a 83       	std	Y+2, r24	; 0x02
	    		 u8 local_u8MapPin=Copy_u8PinIdx%PINNUMS ;
    10ee:	8c 81       	ldd	r24, Y+4	; 0x04
    10f0:	87 70       	andi	r24, 0x07	; 7
    10f2:	89 83       	std	Y+1, r24	; 0x01
	    	* Copy_u8PtrToDir=get_bit(*DIO_u8Ddrs[local_u8CheckPinPlace],local_u8MapPin);
    10f4:	8a 81       	ldd	r24, Y+2	; 0x02
    10f6:	88 2f       	mov	r24, r24
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	88 0f       	add	r24, r24
    10fc:	99 1f       	adc	r25, r25
    10fe:	fc 01       	movw	r30, r24
    1100:	ec 57       	subi	r30, 0x7C	; 124
    1102:	ff 4f       	sbci	r31, 0xFF	; 255
    1104:	01 90       	ld	r0, Z+
    1106:	f0 81       	ld	r31, Z
    1108:	e0 2d       	mov	r30, r0
    110a:	80 81       	ld	r24, Z
    110c:	48 2f       	mov	r20, r24
    110e:	50 e0       	ldi	r21, 0x00	; 0
    1110:	89 81       	ldd	r24, Y+1	; 0x01
    1112:	28 2f       	mov	r18, r24
    1114:	30 e0       	ldi	r19, 0x00	; 0
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	02 c0       	rjmp	.+4      	; 0x1120 <DIO_u8ReadPinDir+0x5e>
    111c:	88 0f       	add	r24, r24
    111e:	99 1f       	adc	r25, r25
    1120:	2a 95       	dec	r18
    1122:	e2 f7       	brpl	.-8      	; 0x111c <DIO_u8ReadPinDir+0x5a>
    1124:	9a 01       	movw	r18, r20
    1126:	28 23       	and	r18, r24
    1128:	39 23       	and	r19, r25
    112a:	89 81       	ldd	r24, Y+1	; 0x01
    112c:	88 2f       	mov	r24, r24
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	a9 01       	movw	r20, r18
    1132:	02 c0       	rjmp	.+4      	; 0x1138 <DIO_u8ReadPinDir+0x76>
    1134:	55 95       	asr	r21
    1136:	47 95       	ror	r20
    1138:	8a 95       	dec	r24
    113a:	e2 f7       	brpl	.-8      	; 0x1134 <DIO_u8ReadPinDir+0x72>
    113c:	ca 01       	movw	r24, r20
    113e:	ed 81       	ldd	r30, Y+5	; 0x05
    1140:	fe 81       	ldd	r31, Y+6	; 0x06
    1142:	80 83       	st	Z, r24
	    }
	return  Local_u8CheckPinState ;
    1144:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1146:	26 96       	adiw	r28, 0x06	; 6
    1148:	0f b6       	in	r0, 0x3f	; 63
    114a:	f8 94       	cli
    114c:	de bf       	out	0x3e, r29	; 62
    114e:	0f be       	out	0x3f, r0	; 63
    1150:	cd bf       	out	0x3d, r28	; 61
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	08 95       	ret

00001158 <DIO_u8ReadPortDir>:

extern u8 DIO_u8ReadPortDir(u8 Copy_u8PortIdx,u8 *Copy_u8PtrToDir)
{
    1158:	df 93       	push	r29
    115a:	cf 93       	push	r28
    115c:	00 d0       	rcall	.+0      	; 0x115e <DIO_u8ReadPortDir+0x6>
    115e:	00 d0       	rcall	.+0      	; 0x1160 <DIO_u8ReadPortDir+0x8>
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
    1164:	8a 83       	std	Y+2, r24	; 0x02
    1166:	7c 83       	std	Y+4, r23	; 0x04
    1168:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8CheckPortR=ok ;
    116a:	81 e0       	ldi	r24, 0x01	; 1
    116c:	89 83       	std	Y+1, r24	; 0x01

		if(Copy_u8PortIdx<=DIO_u8PORTMAXIDX)
    116e:	8a 81       	ldd	r24, Y+2	; 0x02
    1170:	84 30       	cpi	r24, 0x04	; 4
    1172:	80 f4       	brcc	.+32     	; 0x1194 <DIO_u8ReadPortDir+0x3c>
		{

		* Copy_u8PtrToDir=*DIO_u8Pins[Copy_u8PortIdx] ;
    1174:	8a 81       	ldd	r24, Y+2	; 0x02
    1176:	88 2f       	mov	r24, r24
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	88 0f       	add	r24, r24
    117c:	99 1f       	adc	r25, r25
    117e:	fc 01       	movw	r30, r24
    1180:	e4 57       	subi	r30, 0x74	; 116
    1182:	ff 4f       	sbci	r31, 0xFF	; 255
    1184:	01 90       	ld	r0, Z+
    1186:	f0 81       	ld	r31, Z
    1188:	e0 2d       	mov	r30, r0
    118a:	80 81       	ld	r24, Z
    118c:	eb 81       	ldd	r30, Y+3	; 0x03
    118e:	fc 81       	ldd	r31, Y+4	; 0x04
    1190:	80 83       	st	Z, r24
    1192:	01 c0       	rjmp	.+2      	; 0x1196 <DIO_u8ReadPortDir+0x3e>
		}
		else
		{
			Local_u8CheckPortR=error ;
    1194:	19 82       	std	Y+1, r1	; 0x01
		}

		return Local_u8CheckPortR ;
    1196:	89 81       	ldd	r24, Y+1	; 0x01
}
    1198:	0f 90       	pop	r0
    119a:	0f 90       	pop	r0
    119c:	0f 90       	pop	r0
    119e:	0f 90       	pop	r0
    11a0:	cf 91       	pop	r28
    11a2:	df 91       	pop	r29
    11a4:	08 95       	ret

000011a6 <nrf24_init>:
#include "DIO-interface.h"
uint8_t payload_len;

/* init the hardware pins */
void nrf24_init() 
{
    11a6:	df 93       	push	r29
    11a8:	cf 93       	push	r28
    11aa:	cd b7       	in	r28, 0x3d	; 61
    11ac:	de b7       	in	r29, 0x3e	; 62
    nrf24_setupPins();
    11ae:	0e 94 c6 0b 	call	0x178c	; 0x178c <nrf24_setupPins>
    DIO_u8WritePinVal(CE , DIO_u8LOW);
    11b2:	80 e0       	ldi	r24, 0x00	; 0
    11b4:	60 e0       	ldi	r22, 0x00	; 0
    11b6:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    11ba:	81 e0       	ldi	r24, 0x01	; 1
    11bc:	61 e0       	ldi	r22, 0x01	; 1
    11be:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
}
    11c2:	cf 91       	pop	r28
    11c4:	df 91       	pop	r29
    11c6:	08 95       	ret

000011c8 <nrf24_config>:

/* configure the module */
void nrf24_config(uint8_t channel, uint8_t pay_length)
{
    11c8:	df 93       	push	r29
    11ca:	cf 93       	push	r28
    11cc:	00 d0       	rcall	.+0      	; 0x11ce <nrf24_config+0x6>
    11ce:	cd b7       	in	r28, 0x3d	; 61
    11d0:	de b7       	in	r29, 0x3e	; 62
    11d2:	89 83       	std	Y+1, r24	; 0x01
    11d4:	6a 83       	std	Y+2, r22	; 0x02
    /* Use static payload length ... */
    payload_len = pay_length;
    11d6:	8a 81       	ldd	r24, Y+2	; 0x02
    11d8:	80 93 a4 00 	sts	0x00A4, r24

    // Set RF channel
    nrf24_configRegister(RF_CH,channel);
    11dc:	85 e0       	ldi	r24, 0x05	; 5
    11de:	69 81       	ldd	r22, Y+1	; 0x01
    11e0:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Set length of incoming payload 
    nrf24_configRegister(RX_PW_P0, 0); // Auto-ACK pipe ...
    11e4:	81 e1       	ldi	r24, 0x11	; 17
    11e6:	60 e0       	ldi	r22, 0x00	; 0
    11e8:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P1, payload_len); // Data payload pipe
    11ec:	90 91 a4 00 	lds	r25, 0x00A4
    11f0:	82 e1       	ldi	r24, 0x12	; 18
    11f2:	69 2f       	mov	r22, r25
    11f4:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P2, 0); // Pipe not used
    11f8:	83 e1       	ldi	r24, 0x13	; 19
    11fa:	60 e0       	ldi	r22, 0x00	; 0
    11fc:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P3, 0x00); // Pipe not used 
    1200:	84 e1       	ldi	r24, 0x14	; 20
    1202:	60 e0       	ldi	r22, 0x00	; 0
    1204:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P4, 0x00); // Pipe not used 
    1208:	85 e1       	ldi	r24, 0x15	; 21
    120a:	60 e0       	ldi	r22, 0x00	; 0
    120c:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    nrf24_configRegister(RX_PW_P5, 0x00); // Pipe not used
    1210:	86 e1       	ldi	r24, 0x16	; 22
    1212:	60 e0       	ldi	r22, 0x00	; 0
    1214:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // 1 Mbps, TX gain: 0dbm
    nrf24_configRegister(RF_SETUP, (0<<RF_DR)|((0x03)<<RF_PWR));
    1218:	86 e0       	ldi	r24, 0x06	; 6
    121a:	66 e0       	ldi	r22, 0x06	; 6
    121c:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // CRC enable, 1 byte CRC length
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    1220:	80 e0       	ldi	r24, 0x00	; 0
    1222:	68 e0       	ldi	r22, 0x08	; 8
    1224:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Auto Acknowledgment // i made a change in (1<<ENAA_P0)|(1<<ENAA_P1)
    nrf24_configRegister(EN_AA,(0<<ENAA_P0)|(0<<ENAA_P1)|(0<<ENAA_P2)|(0<<ENAA_P3)|(0<<ENAA_P4)|(0<<ENAA_P5));
    1228:	81 e0       	ldi	r24, 0x01	; 1
    122a:	60 e0       	ldi	r22, 0x00	; 0
    122c:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Enable RX addresses
    nrf24_configRegister(EN_RXADDR,(0<<ERX_P0)|(1<<ERX_P1)|(0<<ERX_P2)|(0<<ERX_P3)|(0<<ERX_P4)|(0<<ERX_P5));
    1230:	82 e0       	ldi	r24, 0x02	; 2
    1232:	62 e0       	ldi	r22, 0x02	; 2
    1234:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Auto retransmit delay: 1000 us and Up to 15 retransmit trials
    nrf24_configRegister(SETUP_RETR,(0x04<<ARD)|(0x0F<<ARC));
    1238:	84 e0       	ldi	r24, 0x04	; 4
    123a:	6f e4       	ldi	r22, 0x4F	; 79
    123c:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Dynamic length configurations: No dynamic length
    nrf24_configRegister(DYNPD,(0<<DPL_P0)|(0<<DPL_P1)|(0<<DPL_P2)|(0<<DPL_P3)|(0<<DPL_P4)|(0<<DPL_P5));
    1240:	8c e1       	ldi	r24, 0x1C	; 28
    1242:	60 e0       	ldi	r22, 0x00	; 0
    1244:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    // Start listening
    nrf24_powerUpRx();
    1248:	0e 94 73 0a 	call	0x14e6	; 0x14e6 <nrf24_powerUpRx>
}
    124c:	0f 90       	pop	r0
    124e:	0f 90       	pop	r0
    1250:	cf 91       	pop	r28
    1252:	df 91       	pop	r29
    1254:	08 95       	ret

00001256 <nrf24_rx_address>:

/* Set the RX address */
void nrf24_rx_address(uint8_t * adr) 
{
    1256:	df 93       	push	r29
    1258:	cf 93       	push	r28
    125a:	00 d0       	rcall	.+0      	; 0x125c <nrf24_rx_address+0x6>
    125c:	cd b7       	in	r28, 0x3d	; 61
    125e:	de b7       	in	r29, 0x3e	; 62
    1260:	9a 83       	std	Y+2, r25	; 0x02
    1262:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CE , DIO_u8LOW);
    1264:	80 e0       	ldi	r24, 0x00	; 0
    1266:	60 e0       	ldi	r22, 0x00	; 0
    1268:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    nrf24_writeRegister(RX_ADDR_P1,adr,nrf24_ADDR_LEN);
    126c:	29 81       	ldd	r18, Y+1	; 0x01
    126e:	3a 81       	ldd	r19, Y+2	; 0x02
    1270:	8b e0       	ldi	r24, 0x0B	; 11
    1272:	b9 01       	movw	r22, r18
    1274:	45 e0       	ldi	r20, 0x05	; 5
    1276:	0e 94 a3 0b 	call	0x1746	; 0x1746 <nrf24_writeRegister>
    DIO_u8WritePinVal(CE , DIO_u8HIGH);
    127a:	80 e0       	ldi	r24, 0x00	; 0
    127c:	61 e0       	ldi	r22, 0x01	; 1
    127e:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
}
    1282:	0f 90       	pop	r0
    1284:	0f 90       	pop	r0
    1286:	cf 91       	pop	r28
    1288:	df 91       	pop	r29
    128a:	08 95       	ret

0000128c <nrf24_payload_length>:

/* Returns the payload length */
uint8_t nrf24_payload_length()
{
    128c:	df 93       	push	r29
    128e:	cf 93       	push	r28
    1290:	cd b7       	in	r28, 0x3d	; 61
    1292:	de b7       	in	r29, 0x3e	; 62
    return payload_len;
    1294:	80 91 a4 00 	lds	r24, 0x00A4
}
    1298:	cf 91       	pop	r28
    129a:	df 91       	pop	r29
    129c:	08 95       	ret

0000129e <nrf24_tx_address>:

/* Set the TX address */
void nrf24_tx_address(uint8_t* adr)
{
    129e:	df 93       	push	r29
    12a0:	cf 93       	push	r28
    12a2:	00 d0       	rcall	.+0      	; 0x12a4 <nrf24_tx_address+0x6>
    12a4:	cd b7       	in	r28, 0x3d	; 61
    12a6:	de b7       	in	r29, 0x3e	; 62
    12a8:	9a 83       	std	Y+2, r25	; 0x02
    12aa:	89 83       	std	Y+1, r24	; 0x01
    /* RX_ADDR_P0 must be set to the sending addr for auto ack to work. */
   nrf24_writeRegister(RX_ADDR_P0,adr,nrf24_ADDR_LEN);
    12ac:	29 81       	ldd	r18, Y+1	; 0x01
    12ae:	3a 81       	ldd	r19, Y+2	; 0x02
    12b0:	8a e0       	ldi	r24, 0x0A	; 10
    12b2:	b9 01       	movw	r22, r18
    12b4:	45 e0       	ldi	r20, 0x05	; 5
    12b6:	0e 94 a3 0b 	call	0x1746	; 0x1746 <nrf24_writeRegister>
    nrf24_writeRegister(TX_ADDR,adr,nrf24_ADDR_LEN);
    12ba:	29 81       	ldd	r18, Y+1	; 0x01
    12bc:	3a 81       	ldd	r19, Y+2	; 0x02
    12be:	80 e1       	ldi	r24, 0x10	; 16
    12c0:	b9 01       	movw	r22, r18
    12c2:	45 e0       	ldi	r20, 0x05	; 5
    12c4:	0e 94 a3 0b 	call	0x1746	; 0x1746 <nrf24_writeRegister>
}
    12c8:	0f 90       	pop	r0
    12ca:	0f 90       	pop	r0
    12cc:	cf 91       	pop	r28
    12ce:	df 91       	pop	r29
    12d0:	08 95       	ret

000012d2 <nrf24_dataReady>:

/* Checks if data is available for reading */
/* Returns 1 if data is ready ... */
uint8_t nrf24_dataReady() 
{
    12d2:	df 93       	push	r29
    12d4:	cf 93       	push	r28
    12d6:	00 d0       	rcall	.+0      	; 0x12d8 <nrf24_dataReady+0x6>
    12d8:	cd b7       	in	r28, 0x3d	; 61
    12da:	de b7       	in	r29, 0x3e	; 62
    // See note in getData() function - just checking RX_DR isn't good enough
    uint8_t status = nrf24_getStatus();
    12dc:	0e 94 3a 0a 	call	0x1474	; 0x1474 <nrf24_getStatus>
    12e0:	89 83       	std	Y+1, r24	; 0x01

    // We can short circuit on RX_DR, but if it's not set, we still need
    // to check the FIFO for any pending packets
    if ( status & (1 << RX_DR) ) 
    12e2:	89 81       	ldd	r24, Y+1	; 0x01
    12e4:	88 2f       	mov	r24, r24
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	80 74       	andi	r24, 0x40	; 64
    12ea:	90 70       	andi	r25, 0x00	; 0
    12ec:	00 97       	sbiw	r24, 0x00	; 0
    12ee:	19 f0       	breq	.+6      	; 0x12f6 <nrf24_dataReady+0x24>
    {
        return 1;
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	8a 83       	std	Y+2, r24	; 0x02
    12f4:	07 c0       	rjmp	.+14     	; 0x1304 <nrf24_dataReady+0x32>
    }

    return !nrf24_rxFifoEmpty();;
    12f6:	0e 94 88 09 	call	0x1310	; 0x1310 <nrf24_rxFifoEmpty>
    12fa:	1a 82       	std	Y+2, r1	; 0x02
    12fc:	88 23       	and	r24, r24
    12fe:	11 f4       	brne	.+4      	; 0x1304 <nrf24_dataReady+0x32>
    1300:	81 e0       	ldi	r24, 0x01	; 1
    1302:	8a 83       	std	Y+2, r24	; 0x02
    1304:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1306:	0f 90       	pop	r0
    1308:	0f 90       	pop	r0
    130a:	cf 91       	pop	r28
    130c:	df 91       	pop	r29
    130e:	08 95       	ret

00001310 <nrf24_rxFifoEmpty>:

/* Checks if receive FIFO is empty or not */
uint8_t nrf24_rxFifoEmpty()
{
    1310:	df 93       	push	r29
    1312:	cf 93       	push	r28
    1314:	0f 92       	push	r0
    1316:	cd b7       	in	r28, 0x3d	; 61
    1318:	de b7       	in	r29, 0x3e	; 62
    uint8_t fifoStatus;

    nrf24_readRegister(FIFO_STATUS,&fifoStatus,1);
    131a:	87 e1       	ldi	r24, 0x17	; 23
    131c:	9e 01       	movw	r18, r28
    131e:	2f 5f       	subi	r18, 0xFF	; 255
    1320:	3f 4f       	sbci	r19, 0xFF	; 255
    1322:	b9 01       	movw	r22, r18
    1324:	41 e0       	ldi	r20, 0x01	; 1
    1326:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <nrf24_readRegister>
    
    return (fifoStatus & (1 << RX_EMPTY));
    132a:	89 81       	ldd	r24, Y+1	; 0x01
    132c:	81 70       	andi	r24, 0x01	; 1
}
    132e:	0f 90       	pop	r0
    1330:	cf 91       	pop	r28
    1332:	df 91       	pop	r29
    1334:	08 95       	ret

00001336 <nrf24_payloadLength>:

/* Returns the length of data waiting in the RX fifo */
uint8_t nrf24_payloadLength()
{
    1336:	df 93       	push	r29
    1338:	cf 93       	push	r28
    133a:	0f 92       	push	r0
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
    uint8_t status;

    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1340:	81 e0       	ldi	r24, 0x01	; 1
    1342:	60 e0       	ldi	r22, 0x00	; 0
    1344:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    spi_transfer(R_RX_PL_WID);
    1348:	80 e6       	ldi	r24, 0x60	; 96
    134a:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    status = spi_transfer(0x00);
    134e:	80 e0       	ldi	r24, 0x00	; 0
    1350:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    1354:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1356:	81 e0       	ldi	r24, 0x01	; 1
    1358:	61 e0       	ldi	r22, 0x01	; 1
    135a:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    return status;
    135e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1360:	0f 90       	pop	r0
    1362:	cf 91       	pop	r28
    1364:	df 91       	pop	r29
    1366:	08 95       	ret

00001368 <nrf24_getData>:

/* Reads payload bytes into data array */
void nrf24_getData(uint8_t* data) 
{
    1368:	df 93       	push	r29
    136a:	cf 93       	push	r28
    136c:	00 d0       	rcall	.+0      	; 0x136e <nrf24_getData+0x6>
    136e:	cd b7       	in	r28, 0x3d	; 61
    1370:	de b7       	in	r29, 0x3e	; 62
    1372:	9a 83       	std	Y+2, r25	; 0x02
    1374:	89 83       	std	Y+1, r24	; 0x01
    /* Pull down chip select */
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1376:	81 e0       	ldi	r24, 0x01	; 1
    1378:	60 e0       	ldi	r22, 0x00	; 0
    137a:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    /* Send cmd to read rx payload */
    spi_transfer( R_RX_PAYLOAD );
    137e:	81 e6       	ldi	r24, 0x61	; 97
    1380:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    
    /* Read payload */
    nrf24_transferSync(data,data,payload_len);
    1384:	20 91 a4 00 	lds	r18, 0x00A4
    1388:	89 81       	ldd	r24, Y+1	; 0x01
    138a:	9a 81       	ldd	r25, Y+2	; 0x02
    138c:	49 81       	ldd	r20, Y+1	; 0x01
    138e:	5a 81       	ldd	r21, Y+2	; 0x02
    1390:	ba 01       	movw	r22, r20
    1392:	42 2f       	mov	r20, r18
    1394:	0e 94 07 0b 	call	0x160e	; 0x160e <nrf24_transferSync>
    
    /* Pull up chip select */
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1398:	81 e0       	ldi	r24, 0x01	; 1
    139a:	61 e0       	ldi	r22, 0x01	; 1
    139c:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    /* Reset status register */
    nrf24_configRegister(STATUS,(1<<RX_DR));   
    13a0:	87 e0       	ldi	r24, 0x07	; 7
    13a2:	60 e4       	ldi	r22, 0x40	; 64
    13a4:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
}
    13a8:	0f 90       	pop	r0
    13aa:	0f 90       	pop	r0
    13ac:	cf 91       	pop	r28
    13ae:	df 91       	pop	r29
    13b0:	08 95       	ret

000013b2 <nrf24_retransmissionCount>:

/* Returns the number of retransmissions occured for the last message */
uint8_t nrf24_retransmissionCount()
{
    13b2:	df 93       	push	r29
    13b4:	cf 93       	push	r28
    13b6:	0f 92       	push	r0
    13b8:	cd b7       	in	r28, 0x3d	; 61
    13ba:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;
    nrf24_readRegister(OBSERVE_TX,&rv,1);
    13bc:	88 e0       	ldi	r24, 0x08	; 8
    13be:	9e 01       	movw	r18, r28
    13c0:	2f 5f       	subi	r18, 0xFF	; 255
    13c2:	3f 4f       	sbci	r19, 0xFF	; 255
    13c4:	b9 01       	movw	r22, r18
    13c6:	41 e0       	ldi	r20, 0x01	; 1
    13c8:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <nrf24_readRegister>
    rv = rv & 0x0F;
    13cc:	89 81       	ldd	r24, Y+1	; 0x01
    13ce:	8f 70       	andi	r24, 0x0F	; 15
    13d0:	89 83       	std	Y+1, r24	; 0x01
    return rv;
    13d2:	89 81       	ldd	r24, Y+1	; 0x01
}
    13d4:	0f 90       	pop	r0
    13d6:	cf 91       	pop	r28
    13d8:	df 91       	pop	r29
    13da:	08 95       	ret

000013dc <nrf24_send>:

// Sends a data package to the default address. Be sure to send the correct
// amount of bytes as configured as payload on the receiver.
void nrf24_send(uint8_t* value) 
{    
    13dc:	df 93       	push	r29
    13de:	cf 93       	push	r28
    13e0:	00 d0       	rcall	.+0      	; 0x13e2 <nrf24_send+0x6>
    13e2:	cd b7       	in	r28, 0x3d	; 61
    13e4:	de b7       	in	r29, 0x3e	; 62
    13e6:	9a 83       	std	Y+2, r25	; 0x02
    13e8:	89 83       	std	Y+1, r24	; 0x01
    /* Go to Standby-I first */
	  DIO_u8WritePinVal(CE , DIO_u8LOW);
    13ea:	80 e0       	ldi	r24, 0x00	; 0
    13ec:	60 e0       	ldi	r22, 0x00	; 0
    13ee:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
     
    /* Set to transmitter mode , Power up if needed */
    nrf24_powerUpTx();
    13f2:	0e 94 95 0a 	call	0x152a	; 0x152a <nrf24_powerUpTx>

    /* Do we really need to flush TX fifo each time ? */
    #if 1
        /* Pull down chip select */
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    13f6:	81 e0       	ldi	r24, 0x01	; 1
    13f8:	60 e0       	ldi	r22, 0x00	; 0
    13fa:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

        /* Write cmd to flush transmit FIFO */
        spi_transfer(FLUSH_TX);     
    13fe:	81 ee       	ldi	r24, 0xE1	; 225
    1400:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>

        /* Pull up chip select */
        DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1404:	81 e0       	ldi	r24, 0x01	; 1
    1406:	61 e0       	ldi	r22, 0x01	; 1
    1408:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    #endif 

    /* Pull down chip select */
        DIO_u8WritePinVal(CSN , DIO_u8LOW);
    140c:	81 e0       	ldi	r24, 0x01	; 1
    140e:	60 e0       	ldi	r22, 0x00	; 0
    1410:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

    /* Write cmd to write payload */
    spi_transfer(W_TX_PAYLOAD);
    1414:	80 ea       	ldi	r24, 0xA0	; 160
    1416:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>

    /* Write payload */
    nrf24_transmitSync(value,payload_len);   
    141a:	20 91 a4 00 	lds	r18, 0x00A4
    141e:	89 81       	ldd	r24, Y+1	; 0x01
    1420:	9a 81       	ldd	r25, Y+2	; 0x02
    1422:	62 2f       	mov	r22, r18
    1424:	0e 94 3e 0b 	call	0x167c	; 0x167c <nrf24_transmitSync>

    /* Pull up chip select */
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1428:	81 e0       	ldi	r24, 0x01	; 1
    142a:	61 e0       	ldi	r22, 0x01	; 1
    142c:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

    /* Start the transmission */
    DIO_u8WritePinVal(CE , DIO_u8HIGH);
    1430:	80 e0       	ldi	r24, 0x00	; 0
    1432:	61 e0       	ldi	r22, 0x01	; 1
    1434:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
}
    1438:	0f 90       	pop	r0
    143a:	0f 90       	pop	r0
    143c:	cf 91       	pop	r28
    143e:	df 91       	pop	r29
    1440:	08 95       	ret

00001442 <nrf24_isSending>:

uint8_t nrf24_isSending()
{
    1442:	df 93       	push	r29
    1444:	cf 93       	push	r28
    1446:	00 d0       	rcall	.+0      	; 0x1448 <nrf24_isSending+0x6>
    1448:	cd b7       	in	r28, 0x3d	; 61
    144a:	de b7       	in	r29, 0x3e	; 62
    uint8_t status;

    /* read the current status */
    status = nrf24_getStatus();
    144c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <nrf24_getStatus>
    1450:	89 83       	std	Y+1, r24	; 0x01
                
    /* if sending successful (TX_DS) or max retries exceded (MAX_RT). */
    if((status & ((1 << TX_DS)  | (1 << MAX_RT))))
    1452:	89 81       	ldd	r24, Y+1	; 0x01
    1454:	88 2f       	mov	r24, r24
    1456:	90 e0       	ldi	r25, 0x00	; 0
    1458:	80 73       	andi	r24, 0x30	; 48
    145a:	90 70       	andi	r25, 0x00	; 0
    145c:	00 97       	sbiw	r24, 0x00	; 0
    145e:	11 f0       	breq	.+4      	; 0x1464 <nrf24_isSending+0x22>
    {        
        return 0; /* false */
    1460:	1a 82       	std	Y+2, r1	; 0x02
    1462:	02 c0       	rjmp	.+4      	; 0x1468 <nrf24_isSending+0x26>
    }

    return 1; /* true */
    1464:	81 e0       	ldi	r24, 0x01	; 1
    1466:	8a 83       	std	Y+2, r24	; 0x02
    1468:	8a 81       	ldd	r24, Y+2	; 0x02

}
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <nrf24_getStatus>:

uint8_t nrf24_getStatus()
{
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	0f 92       	push	r0
    147a:	cd b7       	in	r28, 0x3d	; 61
    147c:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;
    DIO_u8WritePinVal(CSN , DIO_u8LOW);
    147e:	81 e0       	ldi	r24, 0x01	; 1
    1480:	60 e0       	ldi	r22, 0x00	; 0
    1482:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    rv = spi_transfer(NOP);
    1486:	8f ef       	ldi	r24, 0xFF	; 255
    1488:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    148c:	89 83       	std	Y+1, r24	; 0x01
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    148e:	81 e0       	ldi	r24, 0x01	; 1
    1490:	61 e0       	ldi	r22, 0x01	; 1
    1492:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    return rv;
    1496:	89 81       	ldd	r24, Y+1	; 0x01
}
    1498:	0f 90       	pop	r0
    149a:	cf 91       	pop	r28
    149c:	df 91       	pop	r29
    149e:	08 95       	ret

000014a0 <nrf24_lastMessageStatus>:

uint8_t nrf24_lastMessageStatus()
{
    14a0:	df 93       	push	r29
    14a2:	cf 93       	push	r28
    14a4:	00 d0       	rcall	.+0      	; 0x14a6 <nrf24_lastMessageStatus+0x6>
    14a6:	cd b7       	in	r28, 0x3d	; 61
    14a8:	de b7       	in	r29, 0x3e	; 62
    uint8_t rv;

    rv = nrf24_getStatus();
    14aa:	0e 94 3a 0a 	call	0x1474	; 0x1474 <nrf24_getStatus>
    14ae:	89 83       	std	Y+1, r24	; 0x01

    /* Transmission went OK */
    if((rv & ((1 << TX_DS))))
    14b0:	89 81       	ldd	r24, Y+1	; 0x01
    14b2:	88 2f       	mov	r24, r24
    14b4:	90 e0       	ldi	r25, 0x00	; 0
    14b6:	80 72       	andi	r24, 0x20	; 32
    14b8:	90 70       	andi	r25, 0x00	; 0
    14ba:	00 97       	sbiw	r24, 0x00	; 0
    14bc:	11 f0       	breq	.+4      	; 0x14c2 <nrf24_lastMessageStatus+0x22>
    {
        return NRF24_TRANSMISSON_OK;
    14be:	1a 82       	std	Y+2, r1	; 0x02
    14c0:	0c c0       	rjmp	.+24     	; 0x14da <nrf24_lastMessageStatus+0x3a>
    }
    /* Maximum retransmission count is reached */
    /* Last message probably went missing ... */
    else if((rv & ((1 << MAX_RT))))
    14c2:	89 81       	ldd	r24, Y+1	; 0x01
    14c4:	88 2f       	mov	r24, r24
    14c6:	90 e0       	ldi	r25, 0x00	; 0
    14c8:	80 71       	andi	r24, 0x10	; 16
    14ca:	90 70       	andi	r25, 0x00	; 0
    14cc:	00 97       	sbiw	r24, 0x00	; 0
    14ce:	19 f0       	breq	.+6      	; 0x14d6 <nrf24_lastMessageStatus+0x36>
    {
        return NRF24_MESSAGE_LOST;
    14d0:	81 e0       	ldi	r24, 0x01	; 1
    14d2:	8a 83       	std	Y+2, r24	; 0x02
    14d4:	02 c0       	rjmp	.+4      	; 0x14da <nrf24_lastMessageStatus+0x3a>
    }  
    /* Probably still sending ... */
    else
    {
        return 0xFF;
    14d6:	8f ef       	ldi	r24, 0xFF	; 255
    14d8:	8a 83       	std	Y+2, r24	; 0x02
    14da:	8a 81       	ldd	r24, Y+2	; 0x02
    }
}
    14dc:	0f 90       	pop	r0
    14de:	0f 90       	pop	r0
    14e0:	cf 91       	pop	r28
    14e2:	df 91       	pop	r29
    14e4:	08 95       	ret

000014e6 <nrf24_powerUpRx>:

void nrf24_powerUpRx()
{     
    14e6:	df 93       	push	r29
    14e8:	cf 93       	push	r28
    14ea:	cd b7       	in	r28, 0x3d	; 61
    14ec:	de b7       	in	r29, 0x3e	; 62
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    14ee:	81 e0       	ldi	r24, 0x01	; 1
    14f0:	60 e0       	ldi	r22, 0x00	; 0
    14f2:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    spi_transfer(FLUSH_RX);
    14f6:	82 ee       	ldi	r24, 0xE2	; 226
    14f8:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	61 e0       	ldi	r22, 0x01	; 1
    1500:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    1504:	87 e0       	ldi	r24, 0x07	; 7
    1506:	60 e7       	ldi	r22, 0x70	; 112
    1508:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    DIO_u8WritePinVal(CE , DIO_u8LOW);
    150c:	80 e0       	ldi	r24, 0x00	; 0
    150e:	60 e0       	ldi	r22, 0x00	; 0
    1510:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(1<<PRIM_RX)));    
    1514:	80 e0       	ldi	r24, 0x00	; 0
    1516:	6b e0       	ldi	r22, 0x0B	; 11
    1518:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
    DIO_u8WritePinVal(CE , DIO_u8HIGH);}
    151c:	80 e0       	ldi	r24, 0x00	; 0
    151e:	61 e0       	ldi	r22, 0x01	; 1
    1520:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    1524:	cf 91       	pop	r28
    1526:	df 91       	pop	r29
    1528:	08 95       	ret

0000152a <nrf24_powerUpTx>:

void nrf24_powerUpTx()
{
    152a:	df 93       	push	r29
    152c:	cf 93       	push	r28
    152e:	cd b7       	in	r28, 0x3d	; 61
    1530:	de b7       	in	r29, 0x3e	; 62
    nrf24_configRegister(STATUS,(1<<RX_DR)|(1<<TX_DS)|(1<<MAX_RT)); 
    1532:	87 e0       	ldi	r24, 0x07	; 7
    1534:	60 e7       	ldi	r22, 0x70	; 112
    1536:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>

    nrf24_configRegister(CONFIG,nrf24_CONFIG|((1<<PWR_UP)|(0<<PRIM_RX)));
    153a:	80 e0       	ldi	r24, 0x00	; 0
    153c:	6a e0       	ldi	r22, 0x0A	; 10
    153e:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
}
    1542:	cf 91       	pop	r28
    1544:	df 91       	pop	r29
    1546:	08 95       	ret

00001548 <nrf24_powerDown>:

void nrf24_powerDown()
{
    1548:	df 93       	push	r29
    154a:	cf 93       	push	r28
    154c:	cd b7       	in	r28, 0x3d	; 61
    154e:	de b7       	in	r29, 0x3e	; 62
	  DIO_u8WritePinVal(CE , DIO_u8LOW);
    1550:	80 e0       	ldi	r24, 0x00	; 0
    1552:	60 e0       	ldi	r22, 0x00	; 0
    1554:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    nrf24_configRegister(CONFIG,nrf24_CONFIG);
    1558:	80 e0       	ldi	r24, 0x00	; 0
    155a:	68 e0       	ldi	r22, 0x08	; 8
    155c:	0e 94 62 0b 	call	0x16c4	; 0x16c4 <nrf24_configRegister>
}
    1560:	cf 91       	pop	r28
    1562:	df 91       	pop	r29
    1564:	08 95       	ret

00001566 <spi_transfer>:

/* software spi routine */
uint8_t spi_transfer(uint8_t tx)
{
    1566:	df 93       	push	r29
    1568:	cf 93       	push	r28
    156a:	00 d0       	rcall	.+0      	; 0x156c <spi_transfer+0x6>
    156c:	00 d0       	rcall	.+0      	; 0x156e <spi_transfer+0x8>
    156e:	cd b7       	in	r28, 0x3d	; 61
    1570:	de b7       	in	r29, 0x3e	; 62
    1572:	8c 83       	std	Y+4, r24	; 0x04
    uint8_t i = 0;
    1574:	1a 82       	std	Y+2, r1	; 0x02
    uint8_t rx = 0;    
    1576:	19 82       	std	Y+1, r1	; 0x01
    uint8_t temp=0 ;
    1578:	1b 82       	std	Y+3, r1	; 0x03
    DIO_u8WritePinVal(SCK , DIO_u8LOW);
    157a:	82 e0       	ldi	r24, 0x02	; 2
    157c:	60 e0       	ldi	r22, 0x00	; 0
    157e:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

    for(i=0;i<8;i++)
    1582:	1a 82       	std	Y+2, r1	; 0x02
    1584:	39 c0       	rjmp	.+114    	; 0x15f8 <spi_transfer+0x92>
    {

        if(tx & (1<<(7-i)))
    1586:	8c 81       	ldd	r24, Y+4	; 0x04
    1588:	48 2f       	mov	r20, r24
    158a:	50 e0       	ldi	r21, 0x00	; 0
    158c:	8a 81       	ldd	r24, Y+2	; 0x02
    158e:	28 2f       	mov	r18, r24
    1590:	30 e0       	ldi	r19, 0x00	; 0
    1592:	87 e0       	ldi	r24, 0x07	; 7
    1594:	90 e0       	ldi	r25, 0x00	; 0
    1596:	82 1b       	sub	r24, r18
    1598:	93 0b       	sbc	r25, r19
    159a:	9a 01       	movw	r18, r20
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <spi_transfer+0x3c>
    159e:	35 95       	asr	r19
    15a0:	27 95       	ror	r18
    15a2:	8a 95       	dec	r24
    15a4:	e2 f7       	brpl	.-8      	; 0x159e <spi_transfer+0x38>
    15a6:	c9 01       	movw	r24, r18
    15a8:	81 70       	andi	r24, 0x01	; 1
    15aa:	90 70       	andi	r25, 0x00	; 0
    15ac:	88 23       	and	r24, r24
    15ae:	29 f0       	breq	.+10     	; 0x15ba <spi_transfer+0x54>
        {
        	  DIO_u8WritePinVal(MOSI , DIO_u8HIGH);
    15b0:	83 e0       	ldi	r24, 0x03	; 3
    15b2:	61 e0       	ldi	r22, 0x01	; 1
    15b4:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    15b8:	04 c0       	rjmp	.+8      	; 0x15c2 <spi_transfer+0x5c>
        }
        else
        {
        	DIO_u8WritePinVal(MOSI , DIO_u8LOW);
    15ba:	83 e0       	ldi	r24, 0x03	; 3
    15bc:	60 e0       	ldi	r22, 0x00	; 0
    15be:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
        }

        DIO_u8WritePinVal(SCK , DIO_u8HIGH);
    15c2:	82 e0       	ldi	r24, 0x02	; 2
    15c4:	61 e0       	ldi	r22, 0x01	; 1
    15c6:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>

        rx = rx << 1;
    15ca:	89 81       	ldd	r24, Y+1	; 0x01
    15cc:	88 0f       	add	r24, r24
    15ce:	89 83       	std	Y+1, r24	; 0x01
        DIO_u8ReadPinVal(MISO , &temp);
    15d0:	9e 01       	movw	r18, r28
    15d2:	2d 5f       	subi	r18, 0xFD	; 253
    15d4:	3f 4f       	sbci	r19, 0xFF	; 255
    15d6:	84 e0       	ldi	r24, 0x04	; 4
    15d8:	b9 01       	movw	r22, r18
    15da:	0e 94 c6 06 	call	0xd8c	; 0xd8c <DIO_u8ReadPinVal>
        if(temp)
    15de:	8b 81       	ldd	r24, Y+3	; 0x03
    15e0:	88 23       	and	r24, r24
    15e2:	19 f0       	breq	.+6      	; 0x15ea <spi_transfer+0x84>
        {
            rx |= 0x01;
    15e4:	89 81       	ldd	r24, Y+1	; 0x01
    15e6:	81 60       	ori	r24, 0x01	; 1
    15e8:	89 83       	std	Y+1, r24	; 0x01
        }

        DIO_u8WritePinVal(SCK , DIO_u8LOW);
    15ea:	82 e0       	ldi	r24, 0x02	; 2
    15ec:	60 e0       	ldi	r22, 0x00	; 0
    15ee:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    uint8_t i = 0;
    uint8_t rx = 0;    
    uint8_t temp=0 ;
    DIO_u8WritePinVal(SCK , DIO_u8LOW);

    for(i=0;i<8;i++)
    15f2:	8a 81       	ldd	r24, Y+2	; 0x02
    15f4:	8f 5f       	subi	r24, 0xFF	; 255
    15f6:	8a 83       	std	Y+2, r24	; 0x02
    15f8:	8a 81       	ldd	r24, Y+2	; 0x02
    15fa:	88 30       	cpi	r24, 0x08	; 8
    15fc:	20 f2       	brcs	.-120    	; 0x1586 <spi_transfer+0x20>
        }

        DIO_u8WritePinVal(SCK , DIO_u8LOW);
    }

    return rx;
    15fe:	89 81       	ldd	r24, Y+1	; 0x01
}
    1600:	0f 90       	pop	r0
    1602:	0f 90       	pop	r0
    1604:	0f 90       	pop	r0
    1606:	0f 90       	pop	r0
    1608:	cf 91       	pop	r28
    160a:	df 91       	pop	r29
    160c:	08 95       	ret

0000160e <nrf24_transferSync>:

/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    160e:	0f 93       	push	r16
    1610:	1f 93       	push	r17
    1612:	df 93       	push	r29
    1614:	cf 93       	push	r28
    1616:	00 d0       	rcall	.+0      	; 0x1618 <nrf24_transferSync+0xa>
    1618:	00 d0       	rcall	.+0      	; 0x161a <nrf24_transferSync+0xc>
    161a:	00 d0       	rcall	.+0      	; 0x161c <nrf24_transferSync+0xe>
    161c:	cd b7       	in	r28, 0x3d	; 61
    161e:	de b7       	in	r29, 0x3e	; 62
    1620:	9b 83       	std	Y+3, r25	; 0x03
    1622:	8a 83       	std	Y+2, r24	; 0x02
    1624:	7d 83       	std	Y+5, r23	; 0x05
    1626:	6c 83       	std	Y+4, r22	; 0x04
    1628:	4e 83       	std	Y+6, r20	; 0x06
    uint8_t i;

    for(i=0;i<len;i++)
    162a:	19 82       	std	Y+1, r1	; 0x01
    162c:	18 c0       	rjmp	.+48     	; 0x165e <nrf24_transferSync+0x50>
    {
        datain[i] = spi_transfer(dataout[i]);
    162e:	89 81       	ldd	r24, Y+1	; 0x01
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	8c 81       	ldd	r24, Y+4	; 0x04
    1636:	9d 81       	ldd	r25, Y+5	; 0x05
    1638:	8c 01       	movw	r16, r24
    163a:	02 0f       	add	r16, r18
    163c:	13 1f       	adc	r17, r19
    163e:	89 81       	ldd	r24, Y+1	; 0x01
    1640:	28 2f       	mov	r18, r24
    1642:	30 e0       	ldi	r19, 0x00	; 0
    1644:	8a 81       	ldd	r24, Y+2	; 0x02
    1646:	9b 81       	ldd	r25, Y+3	; 0x03
    1648:	fc 01       	movw	r30, r24
    164a:	e2 0f       	add	r30, r18
    164c:	f3 1f       	adc	r31, r19
    164e:	80 81       	ld	r24, Z
    1650:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    1654:	f8 01       	movw	r30, r16
    1656:	80 83       	st	Z, r24
/* send and receive multiple bytes over SPI */
void nrf24_transferSync(uint8_t* dataout,uint8_t* datain,uint8_t len)
{
    uint8_t i;

    for(i=0;i<len;i++)
    1658:	89 81       	ldd	r24, Y+1	; 0x01
    165a:	8f 5f       	subi	r24, 0xFF	; 255
    165c:	89 83       	std	Y+1, r24	; 0x01
    165e:	99 81       	ldd	r25, Y+1	; 0x01
    1660:	8e 81       	ldd	r24, Y+6	; 0x06
    1662:	98 17       	cp	r25, r24
    1664:	20 f3       	brcs	.-56     	; 0x162e <nrf24_transferSync+0x20>
    {
        datain[i] = spi_transfer(dataout[i]);
    }

}
    1666:	26 96       	adiw	r28, 0x06	; 6
    1668:	0f b6       	in	r0, 0x3f	; 63
    166a:	f8 94       	cli
    166c:	de bf       	out	0x3e, r29	; 62
    166e:	0f be       	out	0x3f, r0	; 63
    1670:	cd bf       	out	0x3d, r28	; 61
    1672:	cf 91       	pop	r28
    1674:	df 91       	pop	r29
    1676:	1f 91       	pop	r17
    1678:	0f 91       	pop	r16
    167a:	08 95       	ret

0000167c <nrf24_transmitSync>:

/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    167c:	df 93       	push	r29
    167e:	cf 93       	push	r28
    1680:	00 d0       	rcall	.+0      	; 0x1682 <nrf24_transmitSync+0x6>
    1682:	00 d0       	rcall	.+0      	; 0x1684 <nrf24_transmitSync+0x8>
    1684:	cd b7       	in	r28, 0x3d	; 61
    1686:	de b7       	in	r29, 0x3e	; 62
    1688:	9b 83       	std	Y+3, r25	; 0x03
    168a:	8a 83       	std	Y+2, r24	; 0x02
    168c:	6c 83       	std	Y+4, r22	; 0x04
    uint8_t i;
    
    for(i=0;i<len;i++)
    168e:	19 82       	std	Y+1, r1	; 0x01
    1690:	0e c0       	rjmp	.+28     	; 0x16ae <nrf24_transmitSync+0x32>
    {
        spi_transfer(dataout[i]);
    1692:	89 81       	ldd	r24, Y+1	; 0x01
    1694:	28 2f       	mov	r18, r24
    1696:	30 e0       	ldi	r19, 0x00	; 0
    1698:	8a 81       	ldd	r24, Y+2	; 0x02
    169a:	9b 81       	ldd	r25, Y+3	; 0x03
    169c:	fc 01       	movw	r30, r24
    169e:	e2 0f       	add	r30, r18
    16a0:	f3 1f       	adc	r31, r19
    16a2:	80 81       	ld	r24, Z
    16a4:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
/* send multiple bytes over SPI */
void nrf24_transmitSync(uint8_t* dataout,uint8_t len)
{
    uint8_t i;
    
    for(i=0;i<len;i++)
    16a8:	89 81       	ldd	r24, Y+1	; 0x01
    16aa:	8f 5f       	subi	r24, 0xFF	; 255
    16ac:	89 83       	std	Y+1, r24	; 0x01
    16ae:	99 81       	ldd	r25, Y+1	; 0x01
    16b0:	8c 81       	ldd	r24, Y+4	; 0x04
    16b2:	98 17       	cp	r25, r24
    16b4:	70 f3       	brcs	.-36     	; 0x1692 <nrf24_transmitSync+0x16>
    {
        spi_transfer(dataout[i]);
    }

}
    16b6:	0f 90       	pop	r0
    16b8:	0f 90       	pop	r0
    16ba:	0f 90       	pop	r0
    16bc:	0f 90       	pop	r0
    16be:	cf 91       	pop	r28
    16c0:	df 91       	pop	r29
    16c2:	08 95       	ret

000016c4 <nrf24_configRegister>:

/* Clocks only one byte into the given nrf24 register */
void nrf24_configRegister(uint8_t reg, uint8_t value)
{
    16c4:	df 93       	push	r29
    16c6:	cf 93       	push	r28
    16c8:	00 d0       	rcall	.+0      	; 0x16ca <nrf24_configRegister+0x6>
    16ca:	cd b7       	in	r28, 0x3d	; 61
    16cc:	de b7       	in	r29, 0x3e	; 62
    16ce:	89 83       	std	Y+1, r24	; 0x01
    16d0:	6a 83       	std	Y+2, r22	; 0x02
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	60 e0       	ldi	r22, 0x00	; 0
    16d6:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    16da:	89 81       	ldd	r24, Y+1	; 0x01
    16dc:	8f 71       	andi	r24, 0x1F	; 31
    16de:	80 62       	ori	r24, 0x20	; 32
    16e0:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    spi_transfer(value);
    16e4:	8a 81       	ldd	r24, Y+2	; 0x02
    16e6:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    DIO_u8WritePinVal(CSN , DIO_u8HIGH);}
    16ea:	81 e0       	ldi	r24, 0x01	; 1
    16ec:	61 e0       	ldi	r22, 0x01	; 1
    16ee:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    16f2:	0f 90       	pop	r0
    16f4:	0f 90       	pop	r0
    16f6:	cf 91       	pop	r28
    16f8:	df 91       	pop	r29
    16fa:	08 95       	ret

000016fc <nrf24_readRegister>:

/* Read single register from nrf24 */
void nrf24_readRegister(uint8_t reg, uint8_t* value, uint8_t len)
{
    16fc:	df 93       	push	r29
    16fe:	cf 93       	push	r28
    1700:	00 d0       	rcall	.+0      	; 0x1702 <nrf24_readRegister+0x6>
    1702:	00 d0       	rcall	.+0      	; 0x1704 <nrf24_readRegister+0x8>
    1704:	cd b7       	in	r28, 0x3d	; 61
    1706:	de b7       	in	r29, 0x3e	; 62
    1708:	89 83       	std	Y+1, r24	; 0x01
    170a:	7b 83       	std	Y+3, r23	; 0x03
    170c:	6a 83       	std	Y+2, r22	; 0x02
    170e:	4c 83       	std	Y+4, r20	; 0x04
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	60 e0       	ldi	r22, 0x00	; 0
    1714:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    spi_transfer(R_REGISTER | (REGISTER_MASK & reg));
    1718:	89 81       	ldd	r24, Y+1	; 0x01
    171a:	8f 71       	andi	r24, 0x1F	; 31
    171c:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    nrf24_transferSync(value,value,len);
    1720:	8a 81       	ldd	r24, Y+2	; 0x02
    1722:	9b 81       	ldd	r25, Y+3	; 0x03
    1724:	2a 81       	ldd	r18, Y+2	; 0x02
    1726:	3b 81       	ldd	r19, Y+3	; 0x03
    1728:	b9 01       	movw	r22, r18
    172a:	4c 81       	ldd	r20, Y+4	; 0x04
    172c:	0e 94 07 0b 	call	0x160e	; 0x160e <nrf24_transferSync>
	  DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1730:	81 e0       	ldi	r24, 0x01	; 1
    1732:	61 e0       	ldi	r22, 0x01	; 1
    1734:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
}
    1738:	0f 90       	pop	r0
    173a:	0f 90       	pop	r0
    173c:	0f 90       	pop	r0
    173e:	0f 90       	pop	r0
    1740:	cf 91       	pop	r28
    1742:	df 91       	pop	r29
    1744:	08 95       	ret

00001746 <nrf24_writeRegister>:

/* Write to a single register of nrf24 */
void nrf24_writeRegister(uint8_t reg, uint8_t* value, uint8_t len) 
{
    1746:	df 93       	push	r29
    1748:	cf 93       	push	r28
    174a:	00 d0       	rcall	.+0      	; 0x174c <nrf24_writeRegister+0x6>
    174c:	00 d0       	rcall	.+0      	; 0x174e <nrf24_writeRegister+0x8>
    174e:	cd b7       	in	r28, 0x3d	; 61
    1750:	de b7       	in	r29, 0x3e	; 62
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	7b 83       	std	Y+3, r23	; 0x03
    1756:	6a 83       	std	Y+2, r22	; 0x02
    1758:	4c 83       	std	Y+4, r20	; 0x04
	  DIO_u8WritePinVal(CSN , DIO_u8LOW);
    175a:	81 e0       	ldi	r24, 0x01	; 1
    175c:	60 e0       	ldi	r22, 0x00	; 0
    175e:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
    spi_transfer(W_REGISTER | (REGISTER_MASK & reg));
    1762:	89 81       	ldd	r24, Y+1	; 0x01
    1764:	8f 71       	andi	r24, 0x1F	; 31
    1766:	80 62       	ori	r24, 0x20	; 32
    1768:	0e 94 b3 0a 	call	0x1566	; 0x1566 <spi_transfer>
    nrf24_transmitSync(value,len);
    176c:	8a 81       	ldd	r24, Y+2	; 0x02
    176e:	9b 81       	ldd	r25, Y+3	; 0x03
    1770:	6c 81       	ldd	r22, Y+4	; 0x04
    1772:	0e 94 3e 0b 	call	0x167c	; 0x167c <nrf24_transmitSync>
	  DIO_u8WritePinVal(CSN , DIO_u8HIGH);
    1776:	81 e0       	ldi	r24, 0x01	; 1
    1778:	61 e0       	ldi	r22, 0x01	; 1
    177a:	0e 94 11 07 	call	0xe22	; 0xe22 <DIO_u8WritePinVal>
}
    177e:	0f 90       	pop	r0
    1780:	0f 90       	pop	r0
    1782:	0f 90       	pop	r0
    1784:	0f 90       	pop	r0
    1786:	cf 91       	pop	r28
    1788:	df 91       	pop	r29
    178a:	08 95       	ret

0000178c <nrf24_setupPins>:
void nrf24_setupPins()
{
    178c:	df 93       	push	r29
    178e:	cf 93       	push	r28
    1790:	cd b7       	in	r28, 0x3d	; 61
    1792:	de b7       	in	r29, 0x3e	; 62

	DIO_u8WritePinDir(CE , DIO_u8HIGH);
    1794:	80 e0       	ldi	r24, 0x00	; 0
    1796:	61 e0       	ldi	r22, 0x01	; 1
    1798:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <DIO_u8WritePinDir>
	DIO_u8WritePinDir(CSN , DIO_u8HIGH);
    179c:	81 e0       	ldi	r24, 0x01	; 1
    179e:	61 e0       	ldi	r22, 0x01	; 1
    17a0:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <DIO_u8WritePinDir>
	DIO_u8WritePinDir(SCK , DIO_u8HIGH);
    17a4:	82 e0       	ldi	r24, 0x02	; 2
    17a6:	61 e0       	ldi	r22, 0x01	; 1
    17a8:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <DIO_u8WritePinDir>
	DIO_u8WritePinDir(MOSI , DIO_u8HIGH);
    17ac:	83 e0       	ldi	r24, 0x03	; 3
    17ae:	61 e0       	ldi	r22, 0x01	; 1
    17b0:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <DIO_u8WritePinDir>
	DIO_u8WritePinDir(MISO , DIO_u8LOW);
    17b4:	84 e0       	ldi	r24, 0x04	; 4
    17b6:	60 e0       	ldi	r22, 0x00	; 0
    17b8:	0e 94 ea 07 	call	0xfd4	; 0xfd4 <DIO_u8WritePinDir>
}
    17bc:	cf 91       	pop	r28
    17be:	df 91       	pop	r29
    17c0:	08 95       	ret

000017c2 <__prologue_saves__>:
    17c2:	2f 92       	push	r2
    17c4:	3f 92       	push	r3
    17c6:	4f 92       	push	r4
    17c8:	5f 92       	push	r5
    17ca:	6f 92       	push	r6
    17cc:	7f 92       	push	r7
    17ce:	8f 92       	push	r8
    17d0:	9f 92       	push	r9
    17d2:	af 92       	push	r10
    17d4:	bf 92       	push	r11
    17d6:	cf 92       	push	r12
    17d8:	df 92       	push	r13
    17da:	ef 92       	push	r14
    17dc:	ff 92       	push	r15
    17de:	0f 93       	push	r16
    17e0:	1f 93       	push	r17
    17e2:	cf 93       	push	r28
    17e4:	df 93       	push	r29
    17e6:	cd b7       	in	r28, 0x3d	; 61
    17e8:	de b7       	in	r29, 0x3e	; 62
    17ea:	ca 1b       	sub	r28, r26
    17ec:	db 0b       	sbc	r29, r27
    17ee:	0f b6       	in	r0, 0x3f	; 63
    17f0:	f8 94       	cli
    17f2:	de bf       	out	0x3e, r29	; 62
    17f4:	0f be       	out	0x3f, r0	; 63
    17f6:	cd bf       	out	0x3d, r28	; 61
    17f8:	09 94       	ijmp

000017fa <__epilogue_restores__>:
    17fa:	2a 88       	ldd	r2, Y+18	; 0x12
    17fc:	39 88       	ldd	r3, Y+17	; 0x11
    17fe:	48 88       	ldd	r4, Y+16	; 0x10
    1800:	5f 84       	ldd	r5, Y+15	; 0x0f
    1802:	6e 84       	ldd	r6, Y+14	; 0x0e
    1804:	7d 84       	ldd	r7, Y+13	; 0x0d
    1806:	8c 84       	ldd	r8, Y+12	; 0x0c
    1808:	9b 84       	ldd	r9, Y+11	; 0x0b
    180a:	aa 84       	ldd	r10, Y+10	; 0x0a
    180c:	b9 84       	ldd	r11, Y+9	; 0x09
    180e:	c8 84       	ldd	r12, Y+8	; 0x08
    1810:	df 80       	ldd	r13, Y+7	; 0x07
    1812:	ee 80       	ldd	r14, Y+6	; 0x06
    1814:	fd 80       	ldd	r15, Y+5	; 0x05
    1816:	0c 81       	ldd	r16, Y+4	; 0x04
    1818:	1b 81       	ldd	r17, Y+3	; 0x03
    181a:	aa 81       	ldd	r26, Y+2	; 0x02
    181c:	b9 81       	ldd	r27, Y+1	; 0x01
    181e:	ce 0f       	add	r28, r30
    1820:	d1 1d       	adc	r29, r1
    1822:	0f b6       	in	r0, 0x3f	; 63
    1824:	f8 94       	cli
    1826:	de bf       	out	0x3e, r29	; 62
    1828:	0f be       	out	0x3f, r0	; 63
    182a:	cd bf       	out	0x3d, r28	; 61
    182c:	ed 01       	movw	r28, r26
    182e:	08 95       	ret

00001830 <_exit>:
    1830:	f8 94       	cli

00001832 <__stop_program>:
    1832:	ff cf       	rjmp	.-2      	; 0x1832 <__stop_program>
