#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Jul  3 12:47:50 2024
# Process ID: 2440
# Current directory: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1
# Command line: vivado.exe -log ZynqDesign_OPTOLINK_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ZynqDesign_OPTOLINK_0_0.tcl
# Log file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/ZynqDesign_OPTOLINK_0_0.vds
# Journal file: C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source ZynqDesign_OPTOLINK_0_0.tcl -notrace
Command: synth_design -top ZynqDesign_OPTOLINK_0_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10144 
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/ZynqDesign_OPTOLINK_0_0_axi_to_drp.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_standard_cc_module.v:88]
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_polarity_check.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_ll_to_axi.v:92]
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/zynqdesign_optolink_0_0_gtx.v:80]
WARNING: [Synth 8-2306] macro DLY redefined [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_channel_err_detect_simplex.v:88]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 438.676 ; gain = 116.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.v:70]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_support' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:67]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:205]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:206]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:207]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:208]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_gt_common_wrapper' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_gt_common_wrapper.v:64]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'GTXE2_COMMON' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_COMMON' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:11315]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_gt_common_wrapper' (2#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_gt_common_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'IBUFDS_GTE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS_GTE2' (3#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19620]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_clock_module.v:68]
	Parameter MULT bound to: 7 - type: integer 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 5.120000 - type: float 
	Parameter OUT0_DIVIDE bound to: 14 - type: integer 
	Parameter OUT1_DIVIDE bound to: 7 - type: integer 
	Parameter OUT2_DIVIDE bound to: 10 - type: integer 
	Parameter OUT3_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_clock_module.v:108]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 5.120000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 14.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (4#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (5#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE' (6#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_clock_module.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:554]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:555]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:556]
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:621]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync' (7#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support_reset_logic.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support_reset_logic.v:97]
INFO: [Synth 8-3936] Found unconnected internal register 'dly_gt_rst_r_reg' and it is trimmed from '20' to '19' bits. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support_reset_logic.v:148]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC' (8#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support_reset_logic.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_core' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:70]
	Parameter STABLE_CLOCK_PERIOD bound to: 8 - type: integer 
	Parameter SIM_GTXRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter PERIODIC_CB_COUNT bound to: 20'b00100111111111111111 
	Parameter SIMPLEX_TIMER_VALUE bound to: 12 - type: integer 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter INTER_CB_GAP bound to: 5'b01111 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_RESET_LOGIC' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_reset_logic.v:63]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_RESET_LOGIC' (9#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_reset_logic.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_aurora_lane_simplex.v:74]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_lane_init_sm_simplex.v:67]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDR' (10#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3951]
WARNING: [Synth 8-6014] Unused sequential element counter1_r_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_lane_init_sm_simplex.v:194]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM' (11#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_lane_init_sm_simplex.v:67]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SYM_GEN' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_gen.v:72]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SYM_GEN' (12#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_gen.v:72]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_ERR_DETECT' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_err_detect_simplex.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_ERR_DETECT' (13#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_err_detect_simplex.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE' (14#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_aurora_lane_simplex.v:74]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_aurora_lane_simplex.v:73]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_lane_init_sm_simplex.v:68]
	Parameter BEGIN_R_ST bound to: 5'b10000 
	Parameter RST_R_ST bound to: 5'b01000 
	Parameter ALIGN_R_ST bound to: 5'b00100 
	Parameter POLARITY_R_ST bound to: 5'b00010 
	Parameter READY_R_ST bound to: 5'b00001 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (15#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b010 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:156]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync' (16#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM' (17#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_lane_init_sm_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SYM_DEC' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_dec.v:73]
	Parameter CC_BTF_SA0 bound to: 16'b0111100010010000 
	Parameter CC_BTF_SA1 bound to: 16'b0111100010000000 
	Parameter NA_IDLE_BTF bound to: 16'b0111100000110000 
	Parameter CHANNEL_BOND_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
WARNING: [Synth 8-6014] Unused sequential element rxdatavalid_r_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_dec.v:232]
WARNING: [Synth 8-6014] Unused sequential element sync_header_r_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_dec.v:242]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SYM_DEC' (18#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_sym_dec.v:73]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_err_detect_simplex.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT' (19#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_err_detect_simplex.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE' (20#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_aurora_lane_simplex.v:73]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_WRAPPER' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:65]
	Parameter INTER_CB_GAP bound to: 5'b01111 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter TRAVELLING_STAGES bound to: 3'b010 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter STABLE_CLOCK_PERIOD bound to: 8 - type: integer 
	Parameter CHAN_BOND_MODE_0 bound to: 2'b00 
	Parameter CHAN_BOND_MODE_1 bound to: 2'b00 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTXRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter LOW_WATER_MARK_SLAVE bound to: 13'b0000111000010 
	Parameter LOW_WATER_MARK_MASTER bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK_SLAVE bound to: 13'b0000000001000 
	Parameter HIGH_WATER_MARK_MASTER bound to: 13'b0000000001110 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter IDLE bound to: 2'b00 
	Parameter ASSERT_RXRESET bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:412]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:413]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:414]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:456]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:457]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:487]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:488]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:489]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:490]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:491]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:492]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:621]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0' (20#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (21#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0' (21#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:60]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 8 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 8'b00000000 
	Parameter ASSERT_ALL_RESETS bound to: 8'b00000001 
	Parameter RELEASE_PLL_RESET bound to: 8'b00000010 
	Parameter RELEASE_MMCM_RESET bound to: 8'b00000100 
	Parameter WAIT_RESET_DONE bound to: 8'b00001000 
	Parameter DO_PHASE_ALIGNMENT bound to: 8'b00010000 
	Parameter RESET_FSM_DONE bound to: 8'b00100000 
	Parameter DELAY4_RELEASE_MMCM_RESET bound to: 8'b01000000 
	Parameter DELAY4_WAIT_RESET_DONE bound to: 8'b10000000 
	Parameter MMCM_LOCK_CNT_MAX bound to: 100 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1250 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 62 - type: integer 
	Parameter WAIT_MAX bound to: 72 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 250000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 12500 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 62500 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 110000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:144]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:161]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:164]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:165]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b0 
	Parameter c_mtbf_stages bound to: 5'b00101 
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:621]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1' (21#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:414]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM' (22#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_startup_fsm.v:60]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:60]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 8 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 8'b00000000 
	Parameter ASSERT_ALL_RESETS bound to: 8'b00000001 
	Parameter RELEASE_PLL_RESET bound to: 8'b00000010 
	Parameter VERIFY_RECCLK_STABLE bound to: 8'b00000100 
	Parameter RELEASE_MMCM_RESET bound to: 8'b00001000 
	Parameter WAIT_RESET_DONE bound to: 8'b00010000 
	Parameter DO_PHASE_ALIGNMENT bound to: 8'b00100000 
	Parameter MONITOR_DATA_VALID bound to: 8'b01000000 
	Parameter FSM_DONE bound to: 8'b10000000 
	Parameter MMCM_LOCK_CNT_MAX bound to: 100 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 62 - type: integer 
	Parameter WAIT_MAX bound to: 72 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 250000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 12500 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 62500 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 125 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 12500 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 5920000.000000 - type: float 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:137]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:176]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:493]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:300]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM' (23#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:756]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_MULTI_GT' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_multi_wrapper.v:64]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_GTX' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/zynqdesign_optolink_0_0_gtx.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-638] synthesizing module 'GTXE2_CHANNEL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:10642]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b001 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 7 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 7 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'GTXE2_CHANNEL' (24#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:10642]
INFO: [Synth 8-638] synthesizing module 'FD' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FD' (25#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_GTX' (26#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/zynqdesign_optolink_0_0_gtx.v:71]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_MULTI_GT' (27#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_multi_wrapper.v:64]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_common_reset_cbcc' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01011 
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:619]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2' (27#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b11111 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3' (27#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:539]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_common_reset_cbcc' (28#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_common_reset_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_common_logic_cbcc' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_common_logic_cbcc.v:63]
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_common_logic_cbcc' (29#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_common_logic_cbcc.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_64b66b_scrambler.v:63]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B' (30#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_64b66b_scrambler.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1' (30#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_64b66b_descrambler.v:62]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B' (31#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_64b66b_descrambler.v:62]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_block_sync_sm.v:63]
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter BEGIN_R_ST bound to: 6'b100000 
	Parameter TEST_SH_ST bound to: 6'b010000 
	Parameter SH_VALID_ST bound to: 6'b001000 
	Parameter SH_INVALID_ST bound to: 6'b000100 
	Parameter SLIP_R_ST bound to: 6'b000010 
	Parameter SYNC_DONE_R_ST bound to: 6'b000001 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM' (32#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_block_sync_sm.v:63]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cbcc_gtx_6466.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01111 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001110 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b00 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2' (32#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cdc_sync.v:105]
INFO: [Synth 8-638] synthesizing module 'FIFO36E1' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4613]
	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000001110 
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000111000010 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'FIFO36E1' (33#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:4613]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING' (34#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_polarity_check.v:77]
	Parameter SIZE bound to: 5 - type: integer 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter INTER_CB_GAP bound to: 5'b01110 
	Parameter NO_CB_ST bound to: 5'b00001 
	Parameter CB_ST bound to: 5'b00010 
	Parameter IDLE_ST bound to: 5'b00100 
	Parameter INV_IDLE_ST bound to: 5'b01000 
	Parameter NO_POL_ST bound to: 5'b10000 
	Parameter CB_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
	Parameter INV_CB_BTF bound to: 16'b1000011110111111 
	Parameter INV_IDLE_BTF bound to: 16'b1000011111101111 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK' (35#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_polarity_check.v:77]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_WRAPPER' (36#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/example_design/gt/ZynqDesign_OPTOLINK_0_0_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_global_logic_simplex.v:68]
	Parameter INTER_CB_GAP bound to: 5'b01111 
	Parameter PERIODIC_CB_COUNT bound to: 20'b00100111111111111111 
	Parameter SIMPLEX_TIMER_VALUE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_channel_init_sm_simplex.v:80]
	Parameter SIMPLEX_TIMER_VALUE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FD__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FD__parameterized0' (36#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:3723]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM' (37#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_channel_init_sm_simplex.v:80]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_ch_bond_code_gen_simplex.v:73]
	Parameter INTER_CB_GAP bound to: 5'b01111 
	Parameter TOTAL_CB_COUNT bound to: 8'b00100110 
	Parameter PERIODIC_CB_COUNT bound to: 20'b00100111111111111111 
	Parameter CB_FSM_IDLE bound to: 2'b01 
	Parameter CB_FSM_CHK bound to: 2'b00 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN' (38#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_ch_bond_code_gen_simplex.v:73]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_ERR_DETECT' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_channel_err_detect_simplex.v:73]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_ERR_DETECT' (39#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_channel_err_detect_simplex.v:73]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC' (40#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_global_logic_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_global_logic_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_init_sm_simplex.v:79]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_init_sm_simplex.v:141]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_init_sm_simplex.v:152]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM' (41#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_init_sm_simplex.v:79]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_err_detect_simplex.v:73]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT' (42#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_channel_err_detect_simplex.v:73]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC' (43#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_global_logic_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_AXI_TO_LL' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_axi_to_ll.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_AXI_TO_LL' (44#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_axi_to_ll.v:64]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_LL_TO_AXI' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_ll_to_axi.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_LL_TO_AXI' (45#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_ll_to_axi.v:64]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_simplex.v:72]
	Parameter INTER_CB_GAP bound to: 5'b01111 
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_datapath_simplex.v:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH' (46#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_datapath_simplex.v:70]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_control_sm_simplex.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01111 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM' (47#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_control_sm_simplex.v:71]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM' (48#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_tx_stream_simplex.v:72]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_stream_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_stream_datapath_simplex.v:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH' (49#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_stream_datapath_simplex.v:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM' (50#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_stream_simplex.v:68]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_standard_cc_module.v:71]
	Parameter CC_FREQ_FACTOR1 bound to: 5'b01101 
	Parameter CC_FREQ_FACTOR2 bound to: 5'b10000 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE' (51#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_standard_cc_module.v:71]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_core' (52#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:70]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0_support' (53#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_support.v:67]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_OPTOLINK_0_0' (54#1) [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.v:70]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_LL_TO_AXI has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT has unconnected port RX_LANE_UP
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM has unconnected port RX_NA_IDLES
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM has unconnected port RX_CC
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM has unconnected port RX_CB
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM has unconnected port RX_IDLES
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_ERR_DETECT has unconnected port TX_LANE_UP
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK has unconnected port RXHEADERVALID_IN
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 has unconnected port prmry_vect_in[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 500.371 ; gain = 177.754
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[0] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[1] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[2] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[3] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[4] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[5] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[6] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TKEEP[7] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin axi_to_ll_data_i:AXI4_S_IP_TX_TLAST to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:803]
INFO: [Synth 8-3295] tying undriven pin ll_to_axi_data_i:LL_IP_EOF_N to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:834]
INFO: [Synth 8-3295] tying undriven pin ll_to_axi_data_i:LL_IP_REM[0] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:834]
INFO: [Synth 8-3295] tying undriven pin ll_to_axi_data_i:LL_IP_REM[1] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:834]
INFO: [Synth 8-3295] tying undriven pin ll_to_axi_data_i:LL_IP_REM[2] to constant 0 [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_core.v:834]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 500.371 ; gain = 177.754
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'inst'
Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 14 instances
  FDR => FDRE: 4 instances

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 882.613 ; gain = 1.082
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 882.613 ; gain = 559.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 882.613 ; gain = 559.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 882.613 ; gain = 559.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tx_data_ctrl_c0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TXUSERRDY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GTTXRESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "QPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_seq_scramb_reset_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:482]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:485]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0/src/ZynqDesign_OPTOLINK_0_0_rx_startup_fsm.v:487]
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entered_init_soft_reset_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtrxreset_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3898] No Re-encoding of one hot register 'pol_state_reg' in module 'ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK'
INFO: [Synth 8-5546] ROM "pol_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inv_pol_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pol_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count_done_for_periodic_cb" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 882.613 ; gain = 559.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 11    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 96    
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 6     
	               58 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 9     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 517   
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 32    
	  10 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   3 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 67    
	   6 Input      1 Bit        Muxes := 5     
	  10 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ZynqDesign_OPTOLINK_0_0_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module ZynqDesign_OPTOLINK_0_0_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ZynqDesign_OPTOLINK_0_0_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 5     
Module ZynqDesign_OPTOLINK_0_0_SYM_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 13    
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 8     
Module ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	  10 Input      8 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 11    
Module ZynqDesign_OPTOLINK_0_0_GTX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module ZynqDesign_OPTOLINK_0_0_common_reset_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_common_logic_cbcc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 31    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 2     
Module ZynqDesign_OPTOLINK_0_0_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 23    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module ZynqDesign_OPTOLINK_0_0_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
Module ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module ZynqDesign_OPTOLINK_0_0_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/GTTXRESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/TXUSERRDY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_seq_scramb_reset_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rxresetfsm_i/rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rxresetfsm_i/rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/gtrxreset_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/entered_init_soft_reset_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/rx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "polarity_check_i/pol_count_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "simplex_tx_ch_bond_code_gen_i/count_done_for_periodic_cb" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_SOFT_ERR_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_HARD_ERR_reg )
INFO: [Synth 8-3886] merging instance 'inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_err_detect_i/TX_CHANNEL_HARD_ERR_reg' (FD) to 'inst/ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_SOFT_ERR_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_SOFT_ERR_reg )
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_HARD_ERR_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_CC_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_CB_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/sym_dec_i/RX_IDLE_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/time_out_100us_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/adapt_count_reset_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[1]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[0]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/entered_init_soft_reset_flag_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/rxresetfsm_i/pll_reset_asserted_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/RXCHANISALIGNED_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/LINK_RESET_reg[1]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/RX_NEG_OUT_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_global_logic_i/simplex_tx_channel_init_sm_i/reset_lanes_flop_0_i) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/axi_to_ll_data_i/new_pkt_r_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/tx_soft_err_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/simplex_tx_aurora_lane_0_i/simplex_tx_err_detect_i/TX_SOFT_ERR_reg) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 882.613 ; gain = 559.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 72 of c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc. [c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc:72]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 883.969 ; gain = 561.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:57 . Memory (MB): peak = 889.543 ; gain = 566.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[7] )
INFO: [Synth 8-3886] merging instance 'inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[5]' (FDRE) to 'inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[6]' (FDRE) to 'inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[7] )
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[7]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[6]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/inv_idl_count_reg[5]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
INFO: [Synth 8-3332] Sequential element (ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/polarity_check_i/idl_count_reg[7]) is unused and will be removed from module ZynqDesign_OPTOLINK_0_0_support.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:00:59 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_stream_i/simplex_rx_stream_datapath_i/RX_SRC_RDY_N_reg is being inverted and renamed to ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_stream_i/simplex_rx_stream_datapath_i/RX_SRC_RDY_N_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d3_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d4_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d5_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d6_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_out_d7_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d1_ZynqDesign_OPTOLINK_0_0_cdc_to_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d2_inferred:in0[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin ZynqDesign_OPTOLINK_0_0_core_i/simplex_rx_aurora_lane_0_i/simplex_rx_lane_init_sm_i/u_cdc_hld_polarity/s_level_out_bus_d3_inferred:in0[16] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                     | RTL Name                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg                                | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg31_reg                               | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg31_reg                               | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk_reg                                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxheadervalid_i_reg                                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxheader_from_gtx_i_reg[1]                                                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[1]                                                       | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_dlyd1_reg                                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdatavalid_i_reg                                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]                                                            | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|ZynqDesign_OPTOLINK_0_0_support | support_reset_logic_i/dly_gt_rst_r_reg[18]                                                                                                                   | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+--------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG          |     4|
|2     |BUFGCE        |     1|
|3     |CARRY4        |    59|
|4     |FIFO36E1      |     1|
|5     |GTXE2_CHANNEL |     1|
|6     |GTXE2_COMMON  |     1|
|7     |IBUFDS_GTE2   |     1|
|8     |LUT1          |  2285|
|9     |LUT2          |   104|
|10    |LUT3          |   172|
|11    |LUT4          |   160|
|12    |LUT5          |   181|
|13    |LUT6          |   199|
|14    |MMCME2_ADV    |     1|
|15    |SRL16E        |    42|
|16    |SRLC32E       |    47|
|17    |FD            |    13|
|18    |FDCE          |    46|
|19    |FDPE          |     3|
|20    |FDR           |     4|
|21    |FDRE          |  1591|
|22    |FDSE          |    96|
+------+--------------+------+

Report Instance Areas: 
+------+----------------------------------------------+---------------------------------------------------------+------+
|      |Instance                                      |Module                                                   |Cells |
+------+----------------------------------------------+---------------------------------------------------------+------+
|1     |top                                           |                                                         |  5012|
|2     |  inst                                        |ZynqDesign_OPTOLINK_0_0_support                          |  5012|
|3     |    ZynqDesign_OPTOLINK_0_0_core_i            |ZynqDesign_OPTOLINK_0_0_core                             |  4963|
|4     |      ZynqDesign_OPTOLINK_0_0_wrapper_i       |ZynqDesign_OPTOLINK_0_0_WRAPPER                          |  3678|
|5     |        ZynqDesign_OPTOLINK_0_0_multi_gt_i    |ZynqDesign_OPTOLINK_0_0_MULTI_GT                         |    28|
|6     |          ZynqDesign_OPTOLINK_0_0_gtx_inst    |ZynqDesign_OPTOLINK_0_0_GTX                              |    28|
|7     |        block_sync_sm_gtx0_i                  |ZynqDesign_OPTOLINK_0_0_BLOCK_SYNC_SM                    |    95|
|8     |        cbcc_gtx0_i                           |ZynqDesign_OPTOLINK_0_0_CLOCK_CORRECTION_CHANNEL_BONDING |  1207|
|9     |          u_cdc_overflow_flag_c               |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2         |   205|
|10    |          u_cdc_rxlossofsync_in               |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_37      |   206|
|11    |          u_cdc_valid_btf_detect              |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_38      |   205|
|12    |          u_cdc_wr_err_rd_clk                 |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized2_39      |   206|
|13    |          u_rst_sync_btf_sync                 |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_40      |     4|
|14    |        common_logic_cbcc_i                   |ZynqDesign_OPTOLINK_0_0_common_logic_cbcc                |     5|
|15    |        common_reset_cbcc_i                   |ZynqDesign_OPTOLINK_0_0_common_reset_cbcc                |   272|
|16    |          u_cdc_chan_bond_reset               |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0_29      |   207|
|17    |          u_rst_sync_cbcc_fifo_reset_rd_clk   |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_30      |     5|
|18    |          u_rst_sync_cbcc_only_reset_rd_clk   |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_31      |     5|
|19    |          u_rst_sync_fifo_reset_user_clk      |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized2         |     5|
|20    |          u_rst_sync_r_sync3                  |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_32      |     6|
|21    |          u_rst_sync_reset_rd_clk             |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_33      |     4|
|22    |          u_rst_sync_reset_to_fifo_rd_clk     |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3         |     6|
|23    |          u_rst_sync_reset_to_fifo_wr_clk     |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized3_34      |     6|
|24    |          u_rst_sync_reset_wr_clk             |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_35      |     4|
|25    |          u_rst_sync_rst_cbcc_rd_clk          |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_36      |     6|
|26    |        descrambler_64b66b_gtx0_i             |ZynqDesign_OPTOLINK_0_0_DESCRAMBLER_64B66B               |   169|
|27    |        polarity_check_i                      |ZynqDesign_OPTOLINK_0_0_POLARITY_CHECK                   |   159|
|28    |        rxresetfsm_i                          |ZynqDesign_OPTOLINK_0_0_RX_STARTUP_FSM                   |   283|
|29    |          u_rst_sync_mmcm_lock                |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_21      |     9|
|30    |          u_rst_sync_plllock                  |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_22      |    11|
|31    |          u_rst_sync_run_phase_align          |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_23      |     6|
|32    |          u_rst_sync_rx_fsm_reset_done        |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_24      |     8|
|33    |          u_rst_sync_rx_reset                 |ZynqDesign_OPTOLINK_0_0_rst_sync_25                      |     5|
|34    |          u_rst_sync_rxresetdone              |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_26      |    13|
|35    |          u_rst_sync_system_reset             |ZynqDesign_OPTOLINK_0_0_rst_sync_27                      |     6|
|36    |          u_rst_sync_time_out_wait_bypass     |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_28      |     7|
|37    |        scrambler_64b66b_gtx0_i               |ZynqDesign_OPTOLINK_0_0_SCRAMBLER_64B66B                 |   182|
|38    |        txresetfsm_i                          |ZynqDesign_OPTOLINK_0_0_TX_STARTUP_FSM                   |   248|
|39    |          u_rst_sync_plllock                  |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1         |    15|
|40    |          u_rst_sync_run_phase_align          |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_16      |     6|
|41    |          u_rst_sync_time_out_wait_bypass     |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_17      |    13|
|42    |          u_rst_sync_tx_fsm_rst_done          |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_18      |     7|
|43    |          u_rst_sync_tx_seq_scram_rst         |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_19      |     5|
|44    |          u_rst_sync_txresetdone              |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized1_20      |    13|
|45    |        u_cdc__check_polarity                 |ZynqDesign_OPTOLINK_0_0_cdc_sync_9                       |   205|
|46    |        u_cdc__in_polarity                    |ZynqDesign_OPTOLINK_0_0_cdc_sync_10                      |   205|
|47    |        u_cdc_gt_cplllock_i                   |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized0         |   206|
|48    |        u_cdc_rxpolarity_                     |ZynqDesign_OPTOLINK_0_0_cdc_sync__parameterized1         |   205|
|49    |        u_rst_sync_blocksyncall_initclk_sync  |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0         |     6|
|50    |        u_rst_sync_blocksyncprop_inrxclk_sync |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_11      |     5|
|51    |        u_rst_sync_fsm_resetdone              |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_12      |     5|
|52    |        u_rst_sync_gtx_reset_comb             |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_13      |     5|
|53    |        u_rst_sync_reset_initclk              |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_14      |     6|
|54    |        u_rst_sync_txusrclk_gtx_reset_comb    |ZynqDesign_OPTOLINK_0_0_rst_sync__parameterized0_15      |     5|
|55    |      core_reset_logic_i                      |ZynqDesign_OPTOLINK_0_0_RESET_LOGIC                      |    27|
|56    |        u_link_rst_sync                       |ZynqDesign_OPTOLINK_0_0_rst_sync_5                       |     5|
|57    |        u_pd_sync                             |ZynqDesign_OPTOLINK_0_0_rst_sync_6                       |     5|
|58    |        u_rx_rst_done_sync                    |ZynqDesign_OPTOLINK_0_0_rst_sync_7                       |     5|
|59    |        u_tx_rst_done_sync                    |ZynqDesign_OPTOLINK_0_0_rst_sync_8                       |     5|
|60    |      simplex_rx_aurora_lane_0_i              |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_AURORA_LANE           |   641|
|61    |        simplex_rx_err_detect_i               |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_ERR_DETECT            |     4|
|62    |        simplex_rx_lane_init_sm_i             |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_LANE_INIT_SM          |   444|
|63    |          u_cdc_hld_polarity                  |ZynqDesign_OPTOLINK_0_0_cdc_sync                         |   208|
|64    |          u_cdc_rx_neg_r2                     |ZynqDesign_OPTOLINK_0_0_cdc_sync_4                       |   206|
|65    |        sym_dec_i                             |ZynqDesign_OPTOLINK_0_0_SYM_DEC                          |   193|
|66    |      simplex_rx_global_logic_i               |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_GLOBAL_LOGIC          |    22|
|67    |        simplex_rx_channel_err_detect_i       |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_ERR_DETECT    |     1|
|68    |        simplex_rx_channel_init_sm_i          |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_CHANNEL_INIT_SM       |    21|
|69    |      simplex_rx_stream_i                     |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM                |    65|
|70    |        simplex_rx_stream_datapath_i          |ZynqDesign_OPTOLINK_0_0_SIMPLEX_RX_STREAM_DATAPATH       |    65|
|71    |      simplex_tx_aurora_lane_0_i              |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_AURORA_LANE           |   141|
|72    |        simplex_tx_lane_init_sm_i             |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_LANE_INIT_SM          |    69|
|73    |          u_rst_sync_tx_resetdone             |ZynqDesign_OPTOLINK_0_0_rst_sync_3                       |     6|
|74    |        sym_gen_i                             |ZynqDesign_OPTOLINK_0_0_SYM_GEN                          |    72|
|75    |      simplex_tx_global_logic_i               |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_GLOBAL_LOGIC          |   202|
|76    |        simplex_tx_ch_bond_code_gen_i         |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CH_BOND_CODE_GEN      |   153|
|77    |        simplex_tx_channel_init_sm_i          |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_CHANNEL_INIT_SM       |    49|
|78    |      simplex_tx_stream_i                     |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM                |   107|
|79    |        simplex_tx_stream_control_sm_i        |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_CONTROL_SM     |    36|
|80    |        simplex_tx_stream_datapath_i          |ZynqDesign_OPTOLINK_0_0_SIMPLEX_TX_STREAM_DATAPATH       |    71|
|81    |      standard_cc_module_i                    |ZynqDesign_OPTOLINK_0_0_STANDARD_CC_MODULE               |    78|
|82    |    clock_module_i                            |ZynqDesign_OPTOLINK_0_0_CLOCK_MODULE                     |     6|
|83    |    gt_common_support                         |ZynqDesign_OPTOLINK_0_0_gt_common_wrapper                |     1|
|84    |    gt_reset_sync                             |ZynqDesign_OPTOLINK_0_0_rst_sync                         |     5|
|85    |    rx_reset_pb_sync                          |ZynqDesign_OPTOLINK_0_0_rst_sync_0                       |     5|
|86    |    support_reset_logic_i                     |ZynqDesign_OPTOLINK_0_0_SUPPORT_RESET_LOGIC              |    25|
|87    |      u_rst_sync_gt                           |ZynqDesign_OPTOLINK_0_0_rst_sync_2                       |     5|
|88    |    tx_reset_pb_sync                          |ZynqDesign_OPTOLINK_0_0_rst_sync_1                       |     5|
+------+----------------------------------------------+---------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 928.711 ; gain = 606.094
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 928.711 ; gain = 223.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 928.711 ; gain = 606.094
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 79 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 13 instances
  FDR => FDRE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
412 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 928.711 ; gain = 616.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/ZynqDesign_OPTOLINK_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xci
INFO: [Coretcl 2-1174] Renamed 87 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Owner/Documents/GitHub/R76Firmware/r5560_sdk/NaI_array_spectra/V2/retarget/output/killspectra/killspectra.runs/ZynqDesign_OPTOLINK_0_0_synth_1/ZynqDesign_OPTOLINK_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ZynqDesign_OPTOLINK_0_0_utilization_synth.rpt -pb ZynqDesign_OPTOLINK_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 928.711 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  3 12:49:11 2024...
