{
  "name": "<core_simd::masks::mask_impl::Mask<T, N> as ops::bit::BitXor>::bitxor",
  "safe": true,
  "callees": {
    "intrinsics::simd::simd_xor": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " \"Exclusive ors\" vectors elementwise.\n\n `T` must be a vector of integers.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::vector::Simd": [
      "Plain"
    ],
    "core_simd::masks::mask_impl::Mask": [
      "Unknown([Field(0, Ty { id: 25134, kind: RigidTy(Adt(AdtDef(DefId { id: 31084, name: \"core_simd::vector::Simd\" }), GenericArgs([Type(Ty { id: 95, kind: Param(ParamTy { index: 0, name: \"T\" }) }), Const(TyConst { kind: Param(ParamConst { index: 1, name: \"N\" }), id: TyConstId(37, ThreadLocalIndex) })]))) })])",
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::<core_simd::masks::mask_impl::Mask<T, N> as ops::bit::BitXor>::bitxor"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/masks/full_masks.rs:280:5: 283:6",
  "src": "fn bitxor(self, rhs: Self) -> Self {\n        // Safety: `self` is an integer vector\n        unsafe { Self(core::intrinsics::simd::simd_xor(self.0, rhs.0)) }\n    }",
  "mir": "fn <core_simd::masks::mask_impl::Mask<T, N> as ops::bit::BitXor>::bitxor(_1: core_simd::masks::mask_impl::Mask<T, N>, _2: core_simd::masks::mask_impl::Mask<T, N>) -> core_simd::masks::mask_impl::Mask<T, N> {\n    let mut _0: core_simd::masks::mask_impl::Mask<T, N>;\n    let mut _3: core_simd::vector::Simd<T, N>;\n    let mut _4: core_simd::vector::Simd<T, N>;\n    let mut _5: core_simd::vector::Simd<T, N>;\n    debug self => _1;\n    debug rhs => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = (_1.0: core_simd::vector::Simd<T, N>);\n        StorageLive(_5);\n        _5 = (_2.0: core_simd::vector::Simd<T, N>);\n        _3 = intrinsics::simd::simd_xor::<core_simd::vector::Simd<T, N>>(move _4, move _5) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageDead(_5);\n        StorageDead(_4);\n        _0 = Mask(move _3);\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": "",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}