<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.07.20.08:40:03"
 outputDirectory="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Arria 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10AX115N2F40E2LG"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_WRITE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_HOST_WRITE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DESCRIPTOR_FETCH_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DESCRIPTOR_FETCH_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DESCRIPTOR_STORE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DESCRIPTOR_STORE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_WRITE_ADDRESS_MAP"
     type="AddressMap"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_MEM_WRITE_ADDRESS_WIDTH"
     type="AddressWidthType"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="BOTH" />
   <port name="reset_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="csr" kind="avalon" start="0">
   <property name="addressAlignment" value="DYNAMIC" />
   <property name="addressGroup" value="0" />
   <property name="addressSpan" value="256" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="bridgedAddressOffset" value="0" />
   <property name="bridgesToMaster" value="" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="explicitAddressSpan" value="0" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isFlash" value="false" />
   <property name="isMemoryDevice" value="false" />
   <property name="isNonVolatileStorage" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maximumPendingReadTransactions" value="4" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="minimumUninterruptedRunLength" value="1" />
   <property name="prSafe" value="false" />
   <property name="printableDevice" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitStates" value="0" />
   <property name="readWaitTime" value="0" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="transparentBridge" value="false" />
   <property name="waitrequestAllowance" value="0" />
   <property name="wellBehavedWaitrequest" value="false" />
   <property name="writeLatency" value="0" />
   <property name="writeWaitStates" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="csr_waitrequest"
       direction="output"
       role="waitrequest"
       width="1" />
   <port name="csr_readdata" direction="output" role="readdata" width="64" />
   <port
       name="csr_readdatavalid"
       direction="output"
       role="readdatavalid"
       width="1" />
   <port name="csr_burstcount" direction="input" role="burstcount" width="1" />
   <port name="csr_writedata" direction="input" role="writedata" width="64" />
   <port name="csr_address" direction="input" role="address" width="8" />
   <port name="csr_write" direction="input" role="write" width="1" />
   <port name="csr_read" direction="input" role="read" width="1" />
   <port name="csr_byteenable" direction="input" role="byteenable" width="8" />
   <port name="csr_debugaccess" direction="input" role="debugaccess" width="1" />
  </interface>
  <interface name="host_write" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="128" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="host_write_address"
       direction="output"
       role="address"
       width="48" />
   <port
       name="host_write_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port
       name="host_write_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="host_write_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port name="host_write_write" direction="output" role="write" width="1" />
   <port
       name="host_write_response"
       direction="input"
       role="response"
       width="2" />
   <port
       name="host_write_writeresponsevalid"
       direction="input"
       role="writeresponsevalid"
       width="1" />
   <port
       name="host_write_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="descriptor_fetch" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="descriptor_fetch_address"
       direction="output"
       role="address"
       width="48" />
   <port
       name="descriptor_fetch_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port
       name="descriptor_fetch_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port name="descriptor_fetch_read" direction="output" role="read" width="1" />
   <port
       name="descriptor_fetch_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="descriptor_fetch_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="descriptor_fetch_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
  </interface>
  <interface name="descriptor_store" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="descriptor_store_address"
       direction="output"
       role="address"
       width="48" />
   <port
       name="descriptor_store_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port
       name="descriptor_store_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="descriptor_store_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="descriptor_store_write"
       direction="output"
       role="write"
       width="1" />
   <port
       name="descriptor_store_writedata"
       direction="output"
       role="writedata"
       width="512" />
  </interface>
  <interface name="mem_write" kind="avalon" start="1">
   <property name="adaptsTo" value="" />
   <property name="addressGroup" value="0" />
   <property name="addressUnits" value="SYMBOLS" />
   <property name="alwaysBurstMaxBurst" value="false" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bitsPerSymbol" value="8" />
   <property name="burstOnBurstBoundariesOnly" value="false" />
   <property name="burstcountUnits" value="WORDS" />
   <property name="constantBurstBehavior" value="false" />
   <property name="dBSBigEndian" value="false" />
   <property name="doStreamReads" value="false" />
   <property name="doStreamWrites" value="false" />
   <property name="holdTime" value="0" />
   <property name="interleaveBursts" value="false" />
   <property name="isAsynchronous" value="false" />
   <property name="isBigEndian" value="false" />
   <property name="isReadable" value="false" />
   <property name="isWriteable" value="false" />
   <property name="linewrapBursts" value="false" />
   <property name="maxAddressWidth" value="32" />
   <property name="maximumPendingReadTransactions" value="0" />
   <property name="maximumPendingWriteTransactions" value="0" />
   <property name="minimumReadLatency" value="1" />
   <property name="minimumResponseLatency" value="1" />
   <property name="prSafe" value="false" />
   <property name="readLatency" value="0" />
   <property name="readWaitTime" value="1" />
   <property name="registerIncomingSignals" value="false" />
   <property name="registerOutgoingSignals" value="false" />
   <property name="setupTime" value="0" />
   <property name="timingUnits" value="Cycles" />
   <property name="waitrequestAllowance" value="0" />
   <property name="writeWaitTime" value="0" />
   <port
       name="mem_write_waitrequest"
       direction="input"
       role="waitrequest"
       width="1" />
   <port
       name="mem_write_readdata"
       direction="input"
       role="readdata"
       width="512" />
   <port
       name="mem_write_readdatavalid"
       direction="input"
       role="readdatavalid"
       width="1" />
   <port
       name="mem_write_burstcount"
       direction="output"
       role="burstcount"
       width="3" />
   <port
       name="mem_write_writedata"
       direction="output"
       role="writedata"
       width="512" />
   <port name="mem_write_address" direction="output" role="address" width="48" />
   <port name="mem_write_write" direction="output" role="write" width="1" />
   <port name="mem_write_read" direction="output" role="read" width="1" />
   <port
       name="mem_write_byteenable"
       direction="output"
       role="byteenable"
       width="64" />
   <port
       name="mem_write_debugaccess"
       direction="output"
       role="debugaccess"
       width="1" />
  </interface>
  <interface name="s2m_st_sink" kind="avalon_streaming" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="beatsPerCycle" value="1" />
   <property name="dataBitsPerSymbol" value="8" />
   <property name="emptyWithinPacket" value="false" />
   <property name="errorDescriptor" value="" />
   <property name="firstSymbolInHighOrderBits" value="true" />
   <property name="highOrderSymbolAtMSB" value="false" />
   <property name="maxChannel" value="0" />
   <property name="packetDescription" value="" />
   <property name="prSafe" value="false" />
   <property name="readyAllowance" value="0" />
   <property name="readyLatency" value="0" />
   <property name="symbolsPerBeat" value="64" />
   <port name="s2m_st_sink_data" direction="input" role="data" width="512" />
   <port name="s2m_st_sink_valid" direction="input" role="valid" width="1" />
   <port name="s2m_st_sink_ready" direction="output" role="ready" width="1" />
   <port
       name="s2m_st_sink_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port
       name="s2m_st_sink_endofpacket"
       direction="input"
       role="endofpacket"
       width="1" />
   <port name="s2m_st_sink_empty" direction="input" role="empty" width="6" />
  </interface>
 </perimeter>
 <entity
   kind="stream_to_memory_dma_bbb"
   version="1.0"
   name="stream_to_memory_dma_bbb">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DESCRIPTOR_FETCH_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_HOST_WRITE_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_DESCRIPTOR_STORE_ADDRESS_MAP" value="" />
  <parameter name="AUTO_MEM_WRITE_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DESCRIPTOR_FETCH_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <parameter name="AUTO_HOST_WRITE_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DESCRIPTOR_STORE_ADDRESS_WIDTH" value="-1" />
  <parameter name="AUTO_MEM_WRITE_ADDRESS_MAP" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/synth/stream_to_memory_dma_bbb.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/synth/stream_to_memory_dma_bbb.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_clock_in"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_reset_in"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_id"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_csr_bridge"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_host_bridge"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_mSGDMA_frontend"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_memory_bridge"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_write_master"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_clock_in">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;in_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectClock&lt;/key&gt;
                            &lt;value&gt;in_clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRateKnown&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_clock_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Clock Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;0&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;DERIVED_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;in_clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;in_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;in_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;out_clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;out_clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter name="DERIVED_CLOCK_RATE" value="0" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_clock_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_clock_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_clock_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="clock_in" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_clock_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_reset_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;in_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;in_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;out_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;out_reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedDirectReset&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedResetSinks&lt;/key&gt;
                            &lt;value&gt;in_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_reset_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Reset Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;-1&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_CLK_CLOCK_RATE&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Long&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;clk&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;CLOCK_RATE&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;clk&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;clk&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;CLOCK_RATE&lt;/key&gt;
                            &lt;value&gt;200000000&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_reset_in&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_reset_in&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_reset_in.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="reset_in" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_reset_in"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_id">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;afu_cfg_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;avmm_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;afu_id_avmm_slave&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;afu_id_avmm_slave&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;afu_cfg_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;afu_cfg_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;afu_cfg_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_id&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_id&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_id.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_bbb_id" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_id"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_csr_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="8" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;s2m_csr_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;4&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_csr_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_csr_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_csr_bridge" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_csr_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;CSR&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;4&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;32&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;csr_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Descriptor_Sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_descriptor_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_descriptor_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_descriptor_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Response_Source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Write_Command_Source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_write_master_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_write_master_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_write_master_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Write_Response_Sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_write_master_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_write_master_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_write_master_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;clock_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;dcp_modular_sgdma_dispatcher&lt;/className&gt;
        &lt;version&gt;17.0&lt;/version&gt;
        &lt;displayName&gt;DCP mSGDMA Dispatcher&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;CSR&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;CSR&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;CSR&apos; start=&apos;0x0&apos; end=&apos;0x20&apos; datawidth=&apos;32&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;5&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.BURST_WRAPPING_SUPPORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DATA_WIDTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.DESCRIPTOR_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;32&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.ENHANCED_FEATURES&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BURST_COUNT&lt;/key&gt;
            &lt;value&gt;2&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_BYTE&lt;/key&gt;
            &lt;value&gt;1024&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.MAX_STRIDE&lt;/key&gt;
            &lt;value&gt;1&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.PROGRAMMABLE_BURST_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_FIFO_DEPTH&lt;/key&gt;
            &lt;value&gt;64&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.RESPONSE_PORT&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.STRIDE_ENABLE&lt;/key&gt;
            &lt;value&gt;0&lt;/value&gt;
        &lt;/entry&gt;
        &lt;entry&gt;
            &lt;key&gt;embeddedsw.CMacro.TRANSFER_TYPE&lt;/key&gt;
            &lt;value&gt;Aligned Accesses&lt;/value&gt;
        &lt;/entry&gt;
    &lt;/assignmentValueMap&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_dispatcher" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_dcp_modular_sgdma_dispatcher"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_host_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;s2m_host_bridge.master&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;128&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;far_reach_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;Far Reach Avalon-MM Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_host_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_host_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_host_bridge" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_host_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_mSGDMA_frontend">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;csr_slave&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;8&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_fetch_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_fetch_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_descriptor_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_descriptor_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_descriptor_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;descriptor_store_master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_burst&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m_store_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;response_sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_response_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_response_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_response_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;mSGDMA_frontend&lt;/className&gt;
        &lt;version&gt;1.0&lt;/version&gt;
        &lt;displayName&gt;mSGDMA Frontend&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors/&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;csr_slave&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;csr_slave&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                            &lt;value&gt;&amp;lt;address-map&amp;gt;&amp;lt;slave name=&apos;csr_slave&apos; start=&apos;0x0&apos; end=&apos;0x40&apos; datawidth=&apos;64&apos; /&amp;gt;&amp;lt;/address-map&amp;gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;6&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_mSGDMA_frontend&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_mSGDMA_frontend.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_mSGDMA_frontend" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_mSGDMA_frontend"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_memory_bridge">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="SYSINFO_ADDR_WIDTH" value="10" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;clk&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;m0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;m0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;DEASSERT&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;s0&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdata&lt;/name&gt;
                        &lt;role&gt;readdata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_readdatavalid&lt;/name&gt;
                        &lt;role&gt;readdatavalid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;48&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_read&lt;/name&gt;
                        &lt;role&gt;read&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;s0_debugaccess&lt;/name&gt;
                        &lt;role&gt;debugaccess&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isFlash&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;embeddedsw.configuration.isPrintableDevice&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/assignmentValueMap&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressAlignment&lt;/key&gt;
                            &lt;value&gt;DYNAMIC&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressSpan&lt;/key&gt;
                            &lt;value&gt;281474976710656&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;clk&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgedAddressOffset&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bridgesToMaster&lt;/key&gt;
                            &lt;value&gt;s2m_mem_bridge.m0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;explicitAddressSpan&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isFlash&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isMemoryDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isNonVolatileStorage&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumUninterruptedRunLength&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;printableDevice&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;transparentBridge&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;wellBehavedWaitrequest&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitStates&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;altera_avalon_mm_bridge&lt;/className&gt;
        &lt;version&gt;17.1&lt;/version&gt;
        &lt;displayName&gt;Avalon-MM Pipeline Bridge&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;10&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;SYSINFO_ADDR_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;m0&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;m0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;m0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;10&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
            &lt;entry&gt;
                &lt;key&gt;s0&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;s0&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_MAP&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;MAX_SLAVE_DATA_WIDTH&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/suppliedSystemInfos&gt;
                    &lt;consumedSystemInfos/&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_memory_bridge&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_memory_bridge.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_mem_bridge" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_memory_bridge"</message>
  </messages>
 </entity>
 <entity
   kind="altera_generic_component"
   version="1.0"
   name="stream_to_memory_dma_bbb_write_master">
  <parameter name="hlsFile" value="" />
  <parameter name="svInterfaceDefinition" value="" />
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_ADDRESS_WIDTH" value="49" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="defaultBoundary" value="" />
  <parameter
     name="componentDefinition"
     value="&lt;componentDefinition&gt;
    &lt;boundary&gt;
        &lt;interfaces&gt;
            &lt;interface&gt;
                &lt;name&gt;Clock&lt;/name&gt;
                &lt;type&gt;clock&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;clk&lt;/name&gt;
                        &lt;role&gt;clk&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;clockRate&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;externallyDriven&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ptfSchematicName&lt;/key&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Clock_reset&lt;/name&gt;
                &lt;type&gt;reset&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;reset&lt;/name&gt;
                        &lt;role&gt;reset&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;synchronousEdges&lt;/key&gt;
                            &lt;value&gt;BOTH&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Command_Sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_command_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_command_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_command_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Data_Sink&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;false&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_sop&lt;/name&gt;
                        &lt;role&gt;startofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_eop&lt;/name&gt;
                        &lt;role&gt;endofpacket&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;snk_empty&lt;/name&gt;
                        &lt;role&gt;empty&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;6&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;64&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Data_Write_Master&lt;/name&gt;
                &lt;type&gt;avalon&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_address&lt;/name&gt;
                        &lt;role&gt;address&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;49&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_write&lt;/name&gt;
                        &lt;role&gt;write&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_byteenable&lt;/name&gt;
                        &lt;role&gt;byteenable&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;64&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writedata&lt;/name&gt;
                        &lt;role&gt;writedata&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;512&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_waitrequest&lt;/name&gt;
                        &lt;role&gt;waitrequest&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_burstcount&lt;/name&gt;
                        &lt;role&gt;burstcount&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;3&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_response&lt;/name&gt;
                        &lt;role&gt;response&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;2&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;master_writeresponsevalid&lt;/name&gt;
                        &lt;role&gt;writeresponsevalid&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;adaptsTo&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressGroup&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;addressUnits&lt;/key&gt;
                            &lt;value&gt;SYMBOLS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;alwaysBurstMaxBurst&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;bitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;8&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstOnBurstBoundariesOnly&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;burstcountUnits&lt;/key&gt;
                            &lt;value&gt;WORDS&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;constantBurstBehavior&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dBSBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamReads&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;doStreamWrites&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;holdTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;interleaveBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isAsynchronous&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isBigEndian&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isReadable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;isWriteable&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;linewrapBursts&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxAddressWidth&lt;/key&gt;
                            &lt;value&gt;32&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingReadTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maximumPendingWriteTransactions&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumReadLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;minimumResponseLatency&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readWaitTime&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerIncomingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;registerOutgoingSignals&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;setupTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;timingUnits&lt;/key&gt;
                            &lt;value&gt;Cycles&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;waitrequestAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;writeWaitTime&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
            &lt;interface&gt;
                &lt;name&gt;Response_Source&lt;/name&gt;
                &lt;type&gt;avalon_streaming&lt;/type&gt;
                &lt;isStart&gt;true&lt;/isStart&gt;
                &lt;ports&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_data&lt;/name&gt;
                        &lt;role&gt;data&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;256&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC_VECTOR&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_valid&lt;/name&gt;
                        &lt;role&gt;valid&lt;/role&gt;
                        &lt;direction&gt;Output&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                    &lt;port&gt;
                        &lt;name&gt;src_response_ready&lt;/name&gt;
                        &lt;role&gt;ready&lt;/role&gt;
                        &lt;direction&gt;Input&lt;/direction&gt;
                        &lt;width&gt;1&lt;/width&gt;
                        &lt;lowerBound&gt;0&lt;/lowerBound&gt;
                        &lt;vhdlType&gt;STD_LOGIC&lt;/vhdlType&gt;
                    &lt;/port&gt;
                &lt;/ports&gt;
                &lt;assignments&gt;
                    &lt;assignmentValueMap/&gt;
                &lt;/assignments&gt;
                &lt;parameters&gt;
                    &lt;parameterValueMap&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedClock&lt;/key&gt;
                            &lt;value&gt;Clock&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;associatedReset&lt;/key&gt;
                            &lt;value&gt;Clock_reset&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;beatsPerCycle&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;dataBitsPerSymbol&lt;/key&gt;
                            &lt;value&gt;256&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;emptyWithinPacket&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;errorDescriptor&lt;/key&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;firstSymbolInHighOrderBits&lt;/key&gt;
                            &lt;value&gt;true&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;highOrderSymbolAtMSB&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;maxChannel&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;packetDescription&lt;/key&gt;
                            &lt;value&gt;&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;prSafe&lt;/key&gt;
                            &lt;value&gt;false&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyAllowance&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;readyLatency&lt;/key&gt;
                            &lt;value&gt;0&lt;/value&gt;
                        &lt;/entry&gt;
                        &lt;entry&gt;
                            &lt;key&gt;symbolsPerBeat&lt;/key&gt;
                            &lt;value&gt;1&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/parameterValueMap&gt;
                &lt;/parameters&gt;
            &lt;/interface&gt;
        &lt;/interfaces&gt;
    &lt;/boundary&gt;
    &lt;originalModuleInfo&gt;
        &lt;className&gt;dcp_dma_write_master&lt;/className&gt;
        &lt;version&gt;17.0&lt;/version&gt;
        &lt;displayName&gt;DCP mSGDMA Write Master&lt;/displayName&gt;
    &lt;/originalModuleInfo&gt;
    &lt;systemInfoParameterDescriptors&gt;
        &lt;descriptors&gt;
            &lt;descriptor&gt;
                &lt;parameterDefaultValue&gt;32&lt;/parameterDefaultValue&gt;
                &lt;parameterName&gt;AUTO_ADDRESS_WIDTH&lt;/parameterName&gt;
                &lt;parameterType&gt;java.lang.Integer&lt;/parameterType&gt;
                &lt;systemInfoArgs&gt;Data_Write_Master&lt;/systemInfoArgs&gt;
                &lt;systemInfotype&gt;ADDRESS_WIDTH&lt;/systemInfotype&gt;
            &lt;/descriptor&gt;
        &lt;/descriptors&gt;
    &lt;/systemInfoParameterDescriptors&gt;
    &lt;systemInfos&gt;
        &lt;connPtSystemInfos&gt;
            &lt;entry&gt;
                &lt;key&gt;Data_Write_Master&lt;/key&gt;
                &lt;value&gt;
                    &lt;connectionPointName&gt;Data_Write_Master&lt;/connectionPointName&gt;
                    &lt;suppliedSystemInfos/&gt;
                    &lt;consumedSystemInfos&gt;
                        &lt;entry&gt;
                            &lt;key&gt;ADDRESS_WIDTH&lt;/key&gt;
                            &lt;value&gt;49&lt;/value&gt;
                        &lt;/entry&gt;
                    &lt;/consumedSystemInfos&gt;
                &lt;/value&gt;
            &lt;/entry&gt;
        &lt;/connPtSystemInfos&gt;
    &lt;/systemInfos&gt;
&lt;/componentDefinition&gt;" />
  <parameter
     name="generationInfoDefinition"
     value="&lt;generationInfoDefinition&gt;
    &lt;hdlLibraryName&gt;stream_to_memory_dma_bbb_write_master&lt;/hdlLibraryName&gt;
    &lt;fileSets&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;QUARTUS_SYNTH&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VERILOG&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
        &lt;fileSet&gt;
            &lt;fileSetName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetName&gt;
            &lt;fileSetFixedName&gt;stream_to_memory_dma_bbb_write_master&lt;/fileSetFixedName&gt;
            &lt;fileSetKind&gt;SIM_VHDL&lt;/fileSetKind&gt;
            &lt;fileSetFiles/&gt;
        &lt;/fileSet&gt;
    &lt;/fileSets&gt;
&lt;/generationInfoDefinition&gt;" />
  <parameter
     name="logicalView"
     value="ip/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb_write_master.ip" />
  <parameter
     name="moduleAssignmentDefinition"
     value="&lt;assignmentDefinition&gt;
    &lt;assignmentValueMap/&gt;
&lt;/assignmentDefinition&gt;" />
  <generatedFiles/>
  <childGeneratedFiles/>
  <sourceFiles/>
  <childSourceFiles/>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="s2m_write_master" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_write_master"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy">
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {s2m_write_master_Data_Write_Master_translator} {altera_merlin_master_translator};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_ADDRESS_W} {49};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_DATA_W} {512};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {UAV_ADDRESS_W} {49};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_READDATA} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_READ} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_CLKEN} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {SYNC_RESET} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {s2m_mem_bridge_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_ADDRESS_W} {48};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_DATA_W} {512};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_DATA_W} {512};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_ADDRESS_W} {49};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_READ} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_translator} {SYNC_RESET} {0};add_instance {s2m_host_bridge_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_ADDRESS_W} {48};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_DATA_W} {512};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_DATA_W} {512};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_BYTEENABLE_W} {64};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_BYTEENABLE_W} {64};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_ADDRESS_W} {49};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_READDATA} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_READ} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_SYMBOLS_PER_WORD} {64};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {128};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {s2m_host_bridge_slave_translator} {SYNC_RESET} {0};add_instance {s2m_write_master_Data_Write_Master_agent} {altera_merlin_master_agent};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_WUNIQUE} {673};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DOMAIN_H} {672};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DOMAIN_L} {671};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_SNOOP_H} {670};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_SNOOP_L} {667};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BARRIER_H} {666};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BARRIER_L} {665};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_QOS_H} {649};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_QOS_L} {649};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_H} {647};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DATA_SIDEBAND_L} {647};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_H} {646};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ADDR_SIDEBAND_L} {646};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_H} {645};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURST_TYPE_L} {644};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_CACHE_H} {659};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_CACHE_L} {656};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_H} {652};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_THREAD_ID_L} {652};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_H} {643};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURST_SIZE_L} {641};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_EXCLUSIVE} {630};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BEGIN_BURST} {648};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_PROTECTION_H} {655};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_PROTECTION_L} {653};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_H} {640};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BURSTWRAP_L} {640};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_H} {639};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BYTE_CNT_L} {631};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ADDR_H} {624};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_COMPRESSED_READ} {625};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_POSTED} {626};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_TRANS_READ} {628};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DATA_H} {511};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_SRC_ID_H} {650};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_SRC_ID_L} {650};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DEST_ID_H} {651};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {PKT_DEST_ID_L} {651};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {ST_DATA_W} {674};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {AV_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;s2m_mem_bridge_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00001000000000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;s2m_host_bridge_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0001000000000000&quot;
   end=&quot;0x00002000000000000&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {ID} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {s2m_write_master_Data_Write_Master_agent} {SYNC_RESET} {0};add_instance {s2m_mem_bridge_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BURST_SIZE_H} {643};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BURST_SIZE_L} {641};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BEGIN_BURST} {648};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_PROTECTION_H} {655};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_PROTECTION_L} {653};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BURSTWRAP_H} {640};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BURSTWRAP_L} {640};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BYTE_CNT_H} {639};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BYTE_CNT_L} {631};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_ADDR_H} {624};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_TRANS_COMPRESSED_READ} {625};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_TRANS_POSTED} {626};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_TRANS_READ} {628};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_DATA_H} {511};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_SRC_ID_H} {650};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_SRC_ID_L} {650};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_DEST_ID_H} {651};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_DEST_ID_L} {651};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {ST_DATA_W} {674};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {ID} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {ECC_ENABLE} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent} {SYNC_RESET} {0};add_instance {s2m_mem_bridge_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {675};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {s2m_mem_bridge_s0_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {s2m_host_bridge_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_ORI_BURST_SIZE_H} {664};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_ORI_BURST_SIZE_L} {662};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_RESPONSE_STATUS_H} {661};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_RESPONSE_STATUS_L} {660};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BURST_SIZE_H} {643};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BURST_SIZE_L} {641};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BEGIN_BURST} {648};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_PROTECTION_H} {655};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_PROTECTION_L} {653};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BURSTWRAP_H} {640};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BURSTWRAP_L} {640};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BYTE_CNT_H} {639};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BYTE_CNT_L} {631};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_ADDR_H} {624};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_ADDR_L} {576};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_TRANS_COMPRESSED_READ} {625};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_TRANS_POSTED} {626};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_TRANS_READ} {628};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_DATA_H} {511};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BYTEEN_H} {575};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_BYTEEN_L} {512};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_SRC_ID_H} {650};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_SRC_ID_L} {650};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_DEST_ID_H} {651};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_DEST_ID_L} {651};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {s2m_host_bridge_slave_agent} {ST_CHANNEL_W} {2};set_instance_parameter_value {s2m_host_bridge_slave_agent} {ST_DATA_W} {674};set_instance_parameter_value {s2m_host_bridge_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {s2m_host_bridge_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {s2m_host_bridge_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {s2m_host_bridge_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent} {ID} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent} {USE_WRITERESPONSE} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent} {SYNC_RESET} {0};add_instance {s2m_host_bridge_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {675};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {FIFO_DEPTH} {130};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {s2m_host_bridge_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 0 };set_instance_parameter_value {router} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x1000000000000 };set_instance_parameter_value {router} {END_ADDRESS} {0x1000000000000 0x2000000000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {624};set_instance_parameter_value {router} {PKT_ADDR_L} {576};set_instance_parameter_value {router} {PKT_PROTECTION_H} {655};set_instance_parameter_value {router} {PKT_PROTECTION_L} {653};set_instance_parameter_value {router} {PKT_DEST_ID_H} {651};set_instance_parameter_value {router} {PKT_DEST_ID_L} {651};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {router} {PKT_TRANS_READ} {628};set_instance_parameter_value {router} {ST_DATA_W} {674};set_instance_parameter_value {router} {ST_CHANNEL_W} {2};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {624};set_instance_parameter_value {router_001} {PKT_ADDR_L} {576};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {655};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {653};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {651};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {651};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {628};set_instance_parameter_value {router_001} {ST_DATA_W} {674};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {624};set_instance_parameter_value {router_002} {PKT_ADDR_L} {576};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {655};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {653};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {651};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {651};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {627};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {628};set_instance_parameter_value {router_002} {ST_DATA_W} {674};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {2};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {674};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {2};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {674};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {674};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {674};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {674};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {674};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {2};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {2};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {629};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(673) domain(672:671) snoop(670:667) barrier(666:665) ori_burst_size(664:662) response_status(661:660) cache(659:656) protection(655:653) thread_id(652) dest_id(651) src_id(650) qos(649) begin_burst(648) data_sideband(647) addr_sideband(646) burst_type(645:644) burst_size(643:641) burstwrap(640) byte_cnt(639:631) trans_exclusive(630) trans_lock(629) trans_read(628) trans_write(627) trans_posted(626) trans_compressed_read(625) addr(624:576) byteen(575:512) data(511:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {s2m_mem_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {s2m_mem_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {s2m_mem_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {s2m_mem_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {s2m_mem_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {s2m_mem_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0} {s2m_write_master_Data_Write_Master_agent.av} {avalon};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {defaultConnection} {false};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {domainAlias} {};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_write_master_Data_Write_Master_translator.avalon_universal_master_0/s2m_write_master_Data_Write_Master_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {rsp_mux.src} {s2m_write_master_Data_Write_Master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/s2m_write_master_Data_Write_Master_agent.rp} {qsys_mm.response};add_connection {s2m_mem_bridge_s0_agent.m0} {s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_mem_bridge_s0_agent.m0/s2m_mem_bridge_s0_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {s2m_mem_bridge_s0_agent.rf_source} {s2m_mem_bridge_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {s2m_mem_bridge_s0_agent_rsp_fifo.out} {s2m_mem_bridge_s0_agent.rf_sink} {avalon_streaming};add_connection {s2m_mem_bridge_s0_agent.rdata_fifo_src} {s2m_mem_bridge_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {s2m_mem_bridge_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/s2m_mem_bridge_s0_agent.cp} {qsys_mm.command};add_connection {s2m_host_bridge_slave_agent.m0} {s2m_host_bridge_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_host_bridge_slave_agent.m0/s2m_host_bridge_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {s2m_host_bridge_slave_agent.rf_source} {s2m_host_bridge_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {s2m_host_bridge_slave_agent_rsp_fifo.out} {s2m_host_bridge_slave_agent.rf_sink} {avalon_streaming};add_connection {s2m_host_bridge_slave_agent.rdata_fifo_src} {s2m_host_bridge_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {s2m_host_bridge_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/s2m_host_bridge_slave_agent.cp} {qsys_mm.command};add_connection {s2m_write_master_Data_Write_Master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {s2m_write_master_Data_Write_Master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {s2m_mem_bridge_s0_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {s2m_mem_bridge_s0_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {s2m_host_bridge_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {s2m_host_bridge_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_write_master_Data_Write_Master_translator.reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_mem_bridge_s0_translator.reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_host_bridge_slave_translator.reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_write_master_Data_Write_Master_agent.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_mem_bridge_s0_agent.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_mem_bridge_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_host_bridge_slave_agent.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {s2m_host_bridge_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {s2m_mem_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_write_master_Data_Write_Master_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mem_bridge_s0_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_host_bridge_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_write_master_Data_Write_Master_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mem_bridge_s0_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mem_bridge_s0_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_host_bridge_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_host_bridge_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mem_bridge_reset_reset_bridge.clk} {clock};add_interface {s2m_write_master_Data_Write_Master} {avalon} {slave};set_interface_property {s2m_write_master_Data_Write_Master} {EXPORT_OF} {s2m_write_master_Data_Write_Master_translator.avalon_anti_master_0};add_interface {s2m_mem_bridge_s0} {avalon} {master};set_interface_property {s2m_mem_bridge_s0} {EXPORT_OF} {s2m_mem_bridge_s0_translator.avalon_anti_slave_0};add_interface {s2m_host_bridge_slave} {avalon} {master};set_interface_property {s2m_host_bridge_slave} {EXPORT_OF} {s2m_host_bridge_slave_translator.avalon_anti_slave_0};add_interface {s2m_mem_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {s2m_mem_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {s2m_mem_bridge_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.s2m_host_bridge.slave} {0};set_module_assignment {interconnect_id.s2m_mem_bridge.s0} {1};set_module_assignment {interconnect_id.s2m_write_master.Data_Write_Master} {0};" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_mm_interconnect_191/synth/stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_mm_interconnect_191/synth/stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="mm_interconnect_0" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_mm_interconnect"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq">
  <parameter name="AUTO_DEVICE" value="10AX115N2F40E2LG" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {s2m_csr_bridge_m0_translator} {altera_merlin_master_translator};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_DATA_W} {64};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_READDATA} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_READ} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_CLKEN} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {SYNC_RESET} {0};set_instance_parameter_value {s2m_csr_bridge_m0_translator} {WAITREQUEST_ALLOWANCE} {0};add_instance {s2m_dispatcher_CSR_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_DATA_W} {32};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_DATA_W} {32};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_READLATENCY} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_READDATA} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_READ} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_translator} {SYNC_RESET} {0};add_instance {s2m_bbb_id_afu_cfg_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_READ} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_translator} {SYNC_RESET} {0};add_instance {s2m_mSGDMA_frontend_csr_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_DATA_W} {64};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_DATA_W} {64};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_ADDRESS_W} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_READLATENCY} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_READ} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {WAITREQUEST_ALLOWANCE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_translator} {SYNC_RESET} {0};add_instance {s2m_csr_bridge_m0_agent} {altera_merlin_master_agent};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_WUNIQUE} {125};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DOMAIN_H} {124};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DOMAIN_L} {123};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_SNOOP_H} {122};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_SNOOP_L} {119};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BARRIER_H} {118};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BARRIER_L} {117};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ORI_BURST_SIZE_H} {116};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ORI_BURST_SIZE_L} {114};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_RESPONSE_STATUS_H} {113};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_RESPONSE_STATUS_L} {112};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_QOS_H} {99};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_QOS_L} {99};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DATA_SIDEBAND_H} {97};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DATA_SIDEBAND_L} {97};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ADDR_SIDEBAND_H} {96};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ADDR_SIDEBAND_L} {96};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURST_TYPE_H} {95};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURST_TYPE_L} {94};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_CACHE_H} {111};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_CACHE_L} {108};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_THREAD_ID_H} {104};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_THREAD_ID_L} {104};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURST_SIZE_H} {93};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURST_SIZE_L} {91};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_EXCLUSIVE} {85};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BEGIN_BURST} {98};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_PROTECTION_H} {107};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_PROTECTION_L} {105};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURSTWRAP_H} {90};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ADDR_H} {79};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_COMPRESSED_READ} {80};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_POSTED} {81};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_TRANS_READ} {83};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DATA_H} {63};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_SRC_ID_L} {100};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DEST_ID_H} {103};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {ST_DATA_W} {126};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;s2m_dispatcher_CSR_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000040&quot;
   end=&quot;0x00000000000000060&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000080&quot;
   end=&quot;0x000000000000000c0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {ID} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {CACHE_VALUE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {DOMAIN_VALUE} {3};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {BARRIER_VALUE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {SNOOP_VALUE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {WUNIQUE_VALUE} {0};set_instance_parameter_value {s2m_csr_bridge_m0_agent} {SYNC_RESET} {0};add_instance {s2m_dispatcher_CSR_agent} {altera_merlin_slave_agent};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_H} {80};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_ORI_BURST_SIZE_L} {78};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_H} {77};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_RESPONSE_STATUS_L} {76};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BURST_SIZE_H} {57};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BURST_SIZE_L} {55};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_TRANS_LOCK} {48};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BEGIN_BURST} {62};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_PROTECTION_H} {71};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_PROTECTION_L} {69};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BURSTWRAP_H} {54};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_ADDR_H} {43};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_TRANS_POSTED} {45};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_TRANS_READ} {47};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_DATA_H} {31};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_SRC_ID_H} {65};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_SRC_ID_L} {64};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_DEST_ID_H} {67};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_DEST_ID_L} {66};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {ST_DATA_W} {90};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {MERLIN_PACKET_FORMAT} {wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {ID} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {ECC_ENABLE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent} {SYNC_RESET} {0};add_instance {s2m_dispatcher_CSR_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {BITS_PER_SYMBOL} {91};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {s2m_dispatcher_CSR_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {s2m_bbb_id_afu_cfg_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_H} {116};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_ORI_BURST_SIZE_L} {114};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_H} {113};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_RESPONSE_STATUS_L} {112};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BURST_SIZE_H} {93};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BURST_SIZE_L} {91};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BEGIN_BURST} {98};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_PROTECTION_H} {107};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_PROTECTION_L} {105};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BURSTWRAP_H} {90};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_ADDR_H} {79};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_TRANS_COMPRESSED_READ} {80};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_TRANS_POSTED} {81};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_TRANS_READ} {83};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_SRC_ID_L} {100};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_DEST_ID_H} {103};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {ST_DATA_W} {126};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {ID} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent} {SYNC_RESET} {0};add_instance {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {127};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {s2m_mSGDMA_frontend_csr_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_ORI_BURST_SIZE_H} {116};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_ORI_BURST_SIZE_L} {114};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_RESPONSE_STATUS_H} {113};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_RESPONSE_STATUS_L} {112};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BURST_SIZE_H} {93};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BURST_SIZE_L} {91};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BEGIN_BURST} {98};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_PROTECTION_H} {107};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_PROTECTION_L} {105};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BURSTWRAP_H} {90};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BURSTWRAP_L} {90};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_ADDR_H} {79};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_TRANS_COMPRESSED_READ} {80};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_TRANS_POSTED} {81};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_TRANS_READ} {83};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_DATA_H} {63};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_SRC_ID_H} {101};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_SRC_ID_L} {100};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_DEST_ID_H} {103};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_DEST_ID_L} {102};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {ST_DATA_W} {126};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {ID} {2};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {ECC_ENABLE} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent} {SYNC_RESET} {0};add_instance {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {127};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};set_instance_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo} {SYNC_RESET} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 1 2 };set_instance_parameter_value {router} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x40 0x80 };set_instance_parameter_value {router} {END_ADDRESS} {0x40 0x60 0xc0 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {79};set_instance_parameter_value {router} {PKT_ADDR_L} {72};set_instance_parameter_value {router} {PKT_PROTECTION_H} {107};set_instance_parameter_value {router} {PKT_PROTECTION_L} {105};set_instance_parameter_value {router} {PKT_DEST_ID_H} {103};set_instance_parameter_value {router} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {router} {PKT_TRANS_READ} {83};set_instance_parameter_value {router} {ST_DATA_W} {126};set_instance_parameter_value {router} {ST_CHANNEL_W} {3};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router} {SYNC_RESET} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {43};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {71};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {69};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {67};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {66};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {47};set_instance_parameter_value {router_001} {ST_DATA_W} {90};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_001} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_001} {SYNC_RESET} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {79};set_instance_parameter_value {router_002} {PKT_ADDR_L} {72};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {107};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {103};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {83};set_instance_parameter_value {router_002} {ST_DATA_W} {126};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_002} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_002} {SYNC_RESET} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {79};set_instance_parameter_value {router_003} {PKT_ADDR_L} {72};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {107};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {105};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {103};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {102};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {83};set_instance_parameter_value {router_003} {ST_DATA_W} {126};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {3};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};set_instance_parameter_value {router_003} {HAS_USER_DEFAULT_SLAVE} {0};set_instance_parameter_value {router_003} {SYNC_RESET} {0};add_instance {s2m_csr_bridge_m0_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {SYNC_RESET} {0};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_DEST_ID_H} {103};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_DEST_ID_L} {102};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_SRC_ID_H} {101};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_SRC_ID_L} {100};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_TRANS_POSTED} {81};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_TRANS_WRITE} {82};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_THREAD_ID_H} {104};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PKT_THREAD_ID_L} {104};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PIPELINED} {0};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {ST_DATA_W} {126};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {VALID_WIDTH} {3};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_csr_bridge_m0_limiter} {REORDER} {0};add_instance {s2m_dispatcher_CSR_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_ADDR_H} {43};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BEGIN_BURST} {62};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_H} {53};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BYTE_CNT_L} {50};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_H} {57};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURST_SIZE_L} {55};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_H} {59};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURST_TYPE_L} {58};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_H} {54};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_BURSTWRAP_L} {54};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_TRANS_WRITE} {46};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PKT_TRANS_READ} {47};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {ST_DATA_W} {90};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {OUT_BURSTWRAP_H} {54};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {MERLIN_PACKET_FORMAT} {wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_MASK} {1};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {BURSTWRAP_CONST_VALUE} {1};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {ADAPTER_VERSION} {13.1};set_instance_parameter_value {s2m_dispatcher_CSR_burst_adapter} {SYNC_RESET} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {3};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_demux} {SYNC_RESET} {0};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux} {SYNC_RESET} {0};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_001} {SYNC_RESET} {0};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {126};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {cmd_mux_002} {SYNC_RESET} {0};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux} {SYNC_RESET} {0};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_001} {SYNC_RESET} {0};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {126};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_demux_002} {SYNC_RESET} {0};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {126};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {3};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {84};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {rsp_mux} {SYNC_RESET} {0};add_instance {s2m_dispatcher_CSR_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_H} {43};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {46};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {54};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {54};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {57};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {55};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {77};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {76};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {59};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {58};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {78};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {80};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_ST_DATA_W} {90};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_H} {79};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {80};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {93};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {91};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {113};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {112};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {85};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {95};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {94};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {114};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {116};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_ST_DATA_W} {126};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_rsp_width_adapter} {SYNC_RESET} {0};add_instance {s2m_dispatcher_CSR_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_H} {79};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {89};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {86};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {80};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {82};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {90};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {90};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {93};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {91};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {113};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {112};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {85};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {95};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {94};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {114};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {116};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_ST_DATA_W} {126};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_H} {43};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {53};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {50};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {44};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {57};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {55};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {77};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {76};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {49};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {59};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {58};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {78};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {80};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_ST_DATA_W} {90};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {ST_CHANNEL_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};set_instance_parameter_value {s2m_dispatcher_CSR_cmd_width_adapter} {SYNC_RESET} {0};add_instance {s2m_csr_bridge_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {s2m_csr_bridge_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {s2m_csr_bridge_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {s2m_csr_bridge_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {s2m_csr_bridge_reset_reset_bridge} {USE_RESET_REQUEST} {0};set_instance_parameter_value {s2m_csr_bridge_reset_reset_bridge} {SYNC_RESET} {0};add_instance {clock_in_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {200000000};set_instance_parameter_value {clock_in_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {s2m_csr_bridge_m0_translator.avalon_universal_master_0} {s2m_csr_bridge_m0_agent.av} {avalon};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {defaultConnection} {false};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {domainAlias} {};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_csr_bridge_m0_translator.avalon_universal_master_0/s2m_csr_bridge_m0_agent.av} {qsys_mm.syncResets} {FALSE};add_connection {s2m_dispatcher_CSR_agent.m0} {s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_dispatcher_CSR_agent.m0/s2m_dispatcher_CSR_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {s2m_dispatcher_CSR_agent.rf_source} {s2m_dispatcher_CSR_agent_rsp_fifo.in} {avalon_streaming};add_connection {s2m_dispatcher_CSR_agent_rsp_fifo.out} {s2m_dispatcher_CSR_agent.rf_sink} {avalon_streaming};add_connection {s2m_dispatcher_CSR_agent.rdata_fifo_src} {s2m_dispatcher_CSR_agent.rdata_fifo_sink} {avalon_streaming};add_connection {s2m_bbb_id_afu_cfg_slave_agent.m0} {s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_bbb_id_afu_cfg_slave_agent.m0/s2m_bbb_id_afu_cfg_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {s2m_bbb_id_afu_cfg_slave_agent.rf_source} {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo.out} {s2m_bbb_id_afu_cfg_slave_agent.rf_sink} {avalon_streaming};add_connection {s2m_bbb_id_afu_cfg_slave_agent.rdata_fifo_src} {s2m_bbb_id_afu_cfg_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {s2m_bbb_id_afu_cfg_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/s2m_bbb_id_afu_cfg_slave_agent.cp} {qsys_mm.command};add_connection {s2m_mSGDMA_frontend_csr_slave_agent.m0} {s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {domainAlias} {};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.maxAdditionalLatency} {1};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.clockCrossingAdapter} {HANDSHAKE};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.insertDefaultSlave} {FALSE};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.enableInstrumentation} {FALSE};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectResetSource} {DEFAULT};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.burstAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.widthAdapterImplementation} {GENERIC_CONVERTER};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.enableEccProtection} {FALSE};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.interconnectType} {STANDARD};set_connection_parameter_value {s2m_mSGDMA_frontend_csr_slave_agent.m0/s2m_mSGDMA_frontend_csr_slave_translator.avalon_universal_slave_0} {qsys_mm.syncResets} {FALSE};add_connection {s2m_mSGDMA_frontend_csr_slave_agent.rf_source} {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo.out} {s2m_mSGDMA_frontend_csr_slave_agent.rf_sink} {avalon_streaming};add_connection {s2m_mSGDMA_frontend_csr_slave_agent.rdata_fifo_src} {s2m_mSGDMA_frontend_csr_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {s2m_mSGDMA_frontend_csr_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/s2m_mSGDMA_frontend_csr_slave_agent.cp} {qsys_mm.command};add_connection {s2m_csr_bridge_m0_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {s2m_csr_bridge_m0_agent.cp/router.sink} {qsys_mm.command};add_connection {s2m_dispatcher_CSR_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {s2m_dispatcher_CSR_agent.rp/router_001.sink} {qsys_mm.response};add_connection {s2m_bbb_id_afu_cfg_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {s2m_bbb_id_afu_cfg_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {s2m_mSGDMA_frontend_csr_slave_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {s2m_mSGDMA_frontend_csr_slave_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {router.src} {s2m_csr_bridge_m0_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/s2m_csr_bridge_m0_limiter.cmd_sink} {qsys_mm.command};add_connection {s2m_csr_bridge_m0_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {s2m_csr_bridge_m0_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {s2m_csr_bridge_m0_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/s2m_csr_bridge_m0_limiter.rsp_sink} {qsys_mm.response};add_connection {s2m_csr_bridge_m0_limiter.rsp_src} {s2m_csr_bridge_m0_agent.rp} {avalon_streaming};preview_set_connection_tag {s2m_csr_bridge_m0_limiter.rsp_src/s2m_csr_bridge_m0_agent.rp} {qsys_mm.response};add_connection {s2m_dispatcher_CSR_burst_adapter.source0} {s2m_dispatcher_CSR_agent.cp} {avalon_streaming};preview_set_connection_tag {s2m_dispatcher_CSR_burst_adapter.source0/s2m_dispatcher_CSR_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {router_001.src} {s2m_dispatcher_CSR_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/s2m_dispatcher_CSR_rsp_width_adapter.sink} {qsys_mm.response};add_connection {s2m_dispatcher_CSR_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {s2m_dispatcher_CSR_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_mux.src} {s2m_dispatcher_CSR_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/s2m_dispatcher_CSR_cmd_width_adapter.sink} {qsys_mm.command};add_connection {s2m_dispatcher_CSR_cmd_width_adapter.src} {s2m_dispatcher_CSR_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {s2m_dispatcher_CSR_cmd_width_adapter.src/s2m_dispatcher_CSR_burst_adapter.sink0} {qsys_mm.command};add_connection {s2m_csr_bridge_m0_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_csr_bridge_m0_translator.reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_translator.reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_bbb_id_afu_cfg_slave_translator.reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_mSGDMA_frontend_csr_slave_translator.reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_csr_bridge_m0_agent.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_agent.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_agent_rsp_fifo.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_bbb_id_afu_cfg_slave_agent.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_mSGDMA_frontend_csr_slave_agent.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_csr_bridge_m0_limiter.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_burst_adapter.cr0_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_rsp_width_adapter.clk_reset} {reset};add_connection {s2m_csr_bridge_reset_reset_bridge.out_reset} {s2m_dispatcher_CSR_cmd_width_adapter.clk_reset} {reset};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_csr_bridge_m0_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_bbb_id_afu_cfg_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mSGDMA_frontend_csr_slave_translator.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_csr_bridge_m0_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_bbb_id_afu_cfg_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mSGDMA_frontend_csr_slave_agent.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_csr_bridge_m0_limiter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_burst_adapter.cr0} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_rsp_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_dispatcher_CSR_cmd_width_adapter.clk} {clock};add_connection {clock_in_out_clk_clock_bridge.out_clk} {s2m_csr_bridge_reset_reset_bridge.clk} {clock};add_interface {s2m_csr_bridge_m0} {avalon} {slave};set_interface_property {s2m_csr_bridge_m0} {EXPORT_OF} {s2m_csr_bridge_m0_translator.avalon_anti_master_0};add_interface {s2m_dispatcher_CSR} {avalon} {master};set_interface_property {s2m_dispatcher_CSR} {EXPORT_OF} {s2m_dispatcher_CSR_translator.avalon_anti_slave_0};add_interface {s2m_bbb_id_afu_cfg_slave} {avalon} {master};set_interface_property {s2m_bbb_id_afu_cfg_slave} {EXPORT_OF} {s2m_bbb_id_afu_cfg_slave_translator.avalon_anti_slave_0};add_interface {s2m_mSGDMA_frontend_csr_slave} {avalon} {master};set_interface_property {s2m_mSGDMA_frontend_csr_slave} {EXPORT_OF} {s2m_mSGDMA_frontend_csr_slave_translator.avalon_anti_slave_0};add_interface {s2m_csr_bridge_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {s2m_csr_bridge_reset_reset_bridge_in_reset} {EXPORT_OF} {s2m_csr_bridge_reset_reset_bridge.in_reset};add_interface {clock_in_out_clk} {clock} {slave};set_interface_property {clock_in_out_clk} {EXPORT_OF} {clock_in_out_clk_clock_bridge.in_clk};set_module_assignment {interconnect_id.s2m_bbb_id.afu_cfg_slave} {0};set_module_assignment {interconnect_id.s2m_csr_bridge.m0} {0};set_module_assignment {interconnect_id.s2m_dispatcher.CSR} {1};set_module_assignment {interconnect_id.s2m_mSGDMA_frontend.csr_slave} {2};" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_mm_interconnect_191/synth/stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_mm_interconnect_191/synth/stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="stream_to_memory_dma_bbb" as="mm_interconnect_1" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_translator"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq">
  <parameter name="WAITREQUEST_ALLOWANCE" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_master_translator_191/synth/stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_master_translator_191/synth/stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="s2m_write_master_Data_Write_Master_translator" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_csr_bridge_m0_translator" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_translator_191_g7h47bq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_translator"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki">
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_translator_191/synth/stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_translator_191/synth/stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="s2m_mem_bridge_s0_translator,s2m_host_bridge_slave_translator" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_translator,s2m_bbb_id_afu_cfg_slave_translator,s2m_mSGDMA_frontend_csr_slave_translator" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_translator_191_x56fcki"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_master_agent"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq">
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_master_agent_191/synth/stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_master_agent_191/synth/stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="s2m_write_master_Data_Write_Master_agent" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_csr_bridge_m0_agent" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_master_agent_191_mpbm6tq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_slave_agent"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri">
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_agent_191/synth/stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_agent_191/synth/stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_slave_agent_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="s2m_mem_bridge_s0_agent,s2m_host_bridge_slave_agent" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_agent,s2m_bbb_id_afu_cfg_slave_agent,s2m_mSGDMA_frontend_csr_slave_agent" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_slave_agent_191_ncfkfri"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="628" />
  <parameter name="START_ADDRESS" value="0x0,0x1000000000000" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:01:0x0:0x1000000000000:both:1:0:0:1,0:10:0x1000000000000:0x2000000000000:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="624" />
  <parameter name="PKT_DEST_ID_H" value="651" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="651" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="655" />
  <parameter name="END_ADDRESS" value="0x1000000000000,0x2000000000000" />
  <parameter name="PKT_PROTECTION_L" value="653" />
  <parameter name="PKT_TRANS_WRITE" value="627" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="router" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_inrlzti"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="628" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="624" />
  <parameter name="PKT_DEST_ID_H" value="651" />
  <parameter name="PKT_ADDR_L" value="576" />
  <parameter name="PKT_DEST_ID_L" value="651" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="655" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="653" />
  <parameter name="PKT_TRANS_WRITE" value="627" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="router_001,router_002" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_bwlkwpi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_3qn4o4q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="629" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="cmd_mux,cmd_mux_001" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_sdaeh7a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="rsp_demux,rsp_demux_001" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_exbjyia"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a">
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="674" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="629" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_aailr5a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="83" />
  <parameter name="START_ADDRESS" value="0x0,0x40,0x80" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:010:0x0:0x40:both:1:0:0:1,1:001:0x40:0x60:both:1:0:0:1,2:100:0x80:0xc0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="79" />
  <parameter name="PKT_DEST_ID_H" value="103" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="102" />
  <parameter name="CHANNEL_ID" value="010,001,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="107" />
  <parameter name="END_ADDRESS" value="0x40,0x60,0xc0" />
  <parameter name="PKT_PROTECTION_L" value="105" />
  <parameter name="PKT_TRANS_WRITE" value="82" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1,2" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="router" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_4khhg4a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="47" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="43" />
  <parameter name="PKT_DEST_ID_H" value="67" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="66" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="90" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="71" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="69" />
  <parameter name="PKT_TRANS_WRITE" value="46" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="router_001" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_hwe3y6i"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_router"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="83" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="HAS_USER_DEFAULT_SLAVE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="79" />
  <parameter name="PKT_DEST_ID_H" value="103" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="102" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="107" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="105" />
  <parameter name="PKT_TRANS_WRITE" value="82" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_router_191/synth/stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="router_002,router_003" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_router_191_njn65li"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/altera_merlin_reorder_memory.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_csr_bridge_m0_limiter" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"</message>
   <message level="Info" culprit="my_altera_avalon_sc_fifo_dest_id_fifo">"Generating: my_altera_avalon_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="my_alt_hiconnect_sc_fifo_dest_id_fifo">"Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_burst_adapter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="44" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_uncmpr.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_13_1.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_burst_adapter_new.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_incr_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_wrap_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_default_burst_converter.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_stage.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_burst_adapter_191/synth/altera_avalon_st_pipeline_base.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_burst_adapter" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_burst_adapter_191_jrlgc6a"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="3" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="cmd_demux" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_nkhaloi"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="84" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="cmd_mux,cmd_mux_001,cmd_mux_002" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_o6dp4ji"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_demultiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="200000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Arria 10" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_demultiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="rsp_demux,rsp_demux_001,rsp_demux_002" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_demultiplexer_191_fq7dfzq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_multiplexer"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q">
  <parameter name="ST_CHANNEL_W" value="3" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="126" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="84" />
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_multiplexer_191/synth/altera_merlin_arbitrator.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="rsp_mux" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_multiplexer_191_elhpb2q"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="116" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="114" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="80" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="78" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_rsp_width_adapter" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lpszkpq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_width_adapter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="80" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="78" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="116" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="wunique(89) domain(88:87) snoop(86:83) barrier(82:81) ori_burst_size(80:78) response_status(77:76) cache(75:72) protection(71:69) thread_id(68) dest_id(67:66) src_id(65:64) qos(63) begin_burst(62) data_sideband(61) addr_sideband(60) burst_type(59:58) burst_size(57:55) burstwrap(54) byte_cnt(53:50) trans_exclusive(49) trans_lock(48) trans_read(47) trans_write(46) trans_posted(45) trans_compressed_read(44) addr(43:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="wunique(125) domain(124:123) snoop(122:119) barrier(118:117) ori_burst_size(116:114) response_status(113:112) cache(111:108) protection(107:105) thread_id(104) dest_id(103:102) src_id(101:100) qos(99) begin_burst(98) data_sideband(97) addr_sideband(96) burst_type(95:94) burst_size(93:91) burstwrap(90) byte_cnt(89:86) trans_exclusive(85) trans_lock(84) trans_read(83) trans_write(82) trans_posted(81) trans_compressed_read(80) addr(79:72) byteen(71:64) data(63:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="114" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_address_alignment.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_width_adapter_191/synth/altera_merlin_burst_uncompressor.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_cmd_width_adapter" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_width_adapter_191_lyl3vmq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy">
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="USE_ALMOST_FULL_IF" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="USE_MEMORY_BLOCKS" value="0" />
  <parameter name="USE_FILL_LEVEL" value="0" />
  <parameter name="USE_ALMOST_EMPTY_IF" value="0" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="USE_STORE_FORWARD" value="0" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_avalon_sc_fifo"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="EMPTY_WIDTH" value="1" />
  <parameter name="SYNC_RESET" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_avalon_sc_fifo_191/synth/stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_avalon_sc_fifo_191/synth/stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq.v"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_pedf4yy"
     as="s2m_mem_bridge_s0_agent_rsp_fifo,s2m_host_bridge_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_mm_interconnect_191_onxjmkq"
     as="s2m_dispatcher_CSR_agent_rsp_fifo,s2m_bbb_id_afu_cfg_slave_agent_rsp_fifo,s2m_mSGDMA_frontend_csr_slave_agent_rsp_fifo" />
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_bbthvuy"
     as="my_altera_avalon_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_avalon_sc_fifo_191_e5eqkcq"</message>
  </messages>
 </entity>
 <entity
   kind="altera_merlin_traffic_limiter"
   version="19.1"
   name="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy">
  <parameter name="IMPL" value="reg" />
  <parameter name="FIFO_DEPTH" value="4" />
  <parameter name="USE_PACKETS" value="0" />
  <parameter name="EMPTY_LATENCY" value="1" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ALMOST_FULL_THRESHOLD" value="4" />
  <parameter name="CHANNEL_WIDTH" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="SYMBOLS_PER_BEAT" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="4" />
  <parameter name="ERROR_WIDTH" value="0" />
  <parameter name="SHOWAHEAD" value="1" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/altera_merlin_traffic_limiter_191/synth/stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_kcba44q"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"</message>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
 <entity
   kind="alt_hiconnect_sc_fifo"
   version="19.1"
   name="stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq">
  <parameter name="ENABLE_STOP" value="false" />
  <parameter name="ENABLE_POP" value="false" />
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_infer_scfifo.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_fifo_empty.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a6.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_mlab_scfifo_a7.sv"
       attributes="" />
   <file
       path="/home/u78022/streaming_dma_afu/hw/rtl/stream_to_memory_dma_bbb/stream_to_memory_dma_bbb/alt_hiconnect_sc_fifo_191/synth/alt_st_reg_scfifo.sv"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/glob/development-tools/versions/fpgasupportstack/a10/1.2.1/intelFPGA_pro/ip/altera/iconnect/alt_hiconnect_sc_fifo/alt_hiconnect_sc_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="stream_to_memory_dma_bbb_altera_merlin_traffic_limiter_191_oslblqy"
     as="my_alt_hiconnect_sc_fifo_dest_id_fifo" />
  <messages>
   <message level="Info" culprit="stream_to_memory_dma_bbb">"Generating: stream_to_memory_dma_bbb_alt_hiconnect_sc_fifo_191_7qtmpqq"</message>
  </messages>
 </entity>
</deploy>
