---
title: "12.1(d) -  Carry Look Ahead (CLA) Adders"
image: "https:\/\/i.ytimg.com\/vi\/6kTdgkbYZqA\/hqdefault.jpg"
vid_id: "6kTdgkbYZqA"
categories: "People-Blogs"
tags: ["LaMeres","Brock LaMeres","Brock"]
date: "2022-03-27T17:45:18+03:00"
vid_date: "2018-03-15T15:44:19Z"
duration: "PT22M24S"
viewcount: "9592"
likeCount: "303"
dislikeCount: ""
channel: "Digital Logic & Programming"
---
{% raw %}You learn best from this video if you have my textbook in front of you and are following along.  Get the book here: <a rel="nofollow" target="blank" href="https://amzn.to/32IbAaN.">https://amzn.to/32IbAaN.</a>  This video covers a portion (see title of video!) of the textbook &quot;Introduction to Logic Circuits &amp; Logic Design with VHDL&quot; by Brock LaMeres.  I also have a Verilog version of this textbook, which you can get here: <a rel="nofollow" target="blank" href="https://amzn.to/2FDCs2Q.">https://amzn.to/2FDCs2Q.</a>{% endraw %}
