//
// Generated by Bluespec Compiler, version 2014.07.A (build 34078, 2014-07-30)
//
// On Sat Mar 12 14:01:18 EST 2016
//
//
// Ports:
// Name                         I/O  size props
// RDY_wr                         O     1 const
// rd1                            O    32
// RDY_rd1                        O     1 const
// rd2                            O    32
// RDY_rd2                        O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// wr_rindx                       I     5
// wr_data                        I    32
// rd1_rindx                      I     5
// rd2_rindx                      I     5
// EN_wr                          I     1
//
// Combinational paths from inputs to outputs:
//   (rd1_rindx, wr_rindx, wr_data, EN_wr) -> rd1
//   (rd2_rindx, wr_rindx, wr_data, EN_wr) -> rd2
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkBypassRFile(CLK,
		     RST_N,

		     wr_rindx,
		     wr_data,
		     EN_wr,
		     RDY_wr,

		     rd1_rindx,
		     rd1,
		     RDY_rd1,

		     rd2_rindx,
		     rd2,
		     RDY_rd2);
  input  CLK;
  input  RST_N;

  // action method wr
  input  [4 : 0] wr_rindx;
  input  [31 : 0] wr_data;
  input  EN_wr;
  output RDY_wr;

  // value method rd1
  input  [4 : 0] rd1_rindx;
  output [31 : 0] rd1;
  output RDY_rd1;

  // value method rd2
  input  [4 : 0] rd2_rindx;
  output [31 : 0] rd2;
  output RDY_rd2;

  // signals for module outputs
  reg [31 : 0] rd1, rd2;
  wire RDY_rd1, RDY_rd2, RDY_wr;

  // inlined wires
  wire rfile_10_wires_0$whas,
       rfile_11_wires_0$whas,
       rfile_12_wires_0$whas,
       rfile_13_wires_0$whas,
       rfile_14_wires_0$whas,
       rfile_15_wires_0$whas,
       rfile_16_wires_0$whas,
       rfile_17_wires_0$whas,
       rfile_18_wires_0$whas,
       rfile_19_wires_0$whas,
       rfile_1_wires_0$whas,
       rfile_20_wires_0$whas,
       rfile_21_wires_0$whas,
       rfile_22_wires_0$whas,
       rfile_23_wires_0$whas,
       rfile_24_wires_0$whas,
       rfile_25_wires_0$whas,
       rfile_26_ignored_wires_0$whas,
       rfile_27_wires_0$whas,
       rfile_28_wires_0$whas,
       rfile_29_wires_0$whas,
       rfile_2_wires_0$whas,
       rfile_30_wires_0$whas,
       rfile_31_wires_0$whas,
       rfile_3_wires_0$whas,
       rfile_4_wires_0$whas,
       rfile_5_wires_0$whas,
       rfile_6_wires_0$whas,
       rfile_7_wires_0$whas,
       rfile_8_wires_0$whas,
       rfile_9_wires_0$whas;

  // register rfile_0_ehrReg
  reg [31 : 0] rfile_0_ehrReg;
  wire [31 : 0] rfile_0_ehrReg$D_IN;
  wire rfile_0_ehrReg$EN;

  // register rfile_10_ehrReg
  reg [31 : 0] rfile_10_ehrReg;
  wire [31 : 0] rfile_10_ehrReg$D_IN;
  wire rfile_10_ehrReg$EN;

  // register rfile_11_ehrReg
  reg [31 : 0] rfile_11_ehrReg;
  wire [31 : 0] rfile_11_ehrReg$D_IN;
  wire rfile_11_ehrReg$EN;

  // register rfile_12_ehrReg
  reg [31 : 0] rfile_12_ehrReg;
  wire [31 : 0] rfile_12_ehrReg$D_IN;
  wire rfile_12_ehrReg$EN;

  // register rfile_13_ehrReg
  reg [31 : 0] rfile_13_ehrReg;
  wire [31 : 0] rfile_13_ehrReg$D_IN;
  wire rfile_13_ehrReg$EN;

  // register rfile_14_ehrReg
  reg [31 : 0] rfile_14_ehrReg;
  wire [31 : 0] rfile_14_ehrReg$D_IN;
  wire rfile_14_ehrReg$EN;

  // register rfile_15_ehrReg
  reg [31 : 0] rfile_15_ehrReg;
  wire [31 : 0] rfile_15_ehrReg$D_IN;
  wire rfile_15_ehrReg$EN;

  // register rfile_16_ehrReg
  reg [31 : 0] rfile_16_ehrReg;
  wire [31 : 0] rfile_16_ehrReg$D_IN;
  wire rfile_16_ehrReg$EN;

  // register rfile_17_ehrReg
  reg [31 : 0] rfile_17_ehrReg;
  wire [31 : 0] rfile_17_ehrReg$D_IN;
  wire rfile_17_ehrReg$EN;

  // register rfile_18_ehrReg
  reg [31 : 0] rfile_18_ehrReg;
  wire [31 : 0] rfile_18_ehrReg$D_IN;
  wire rfile_18_ehrReg$EN;

  // register rfile_19_ehrReg
  reg [31 : 0] rfile_19_ehrReg;
  wire [31 : 0] rfile_19_ehrReg$D_IN;
  wire rfile_19_ehrReg$EN;

  // register rfile_1_ehrReg
  reg [31 : 0] rfile_1_ehrReg;
  wire [31 : 0] rfile_1_ehrReg$D_IN;
  wire rfile_1_ehrReg$EN;

  // register rfile_20_ehrReg
  reg [31 : 0] rfile_20_ehrReg;
  wire [31 : 0] rfile_20_ehrReg$D_IN;
  wire rfile_20_ehrReg$EN;

  // register rfile_21_ehrReg
  reg [31 : 0] rfile_21_ehrReg;
  wire [31 : 0] rfile_21_ehrReg$D_IN;
  wire rfile_21_ehrReg$EN;

  // register rfile_22_ehrReg
  reg [31 : 0] rfile_22_ehrReg;
  wire [31 : 0] rfile_22_ehrReg$D_IN;
  wire rfile_22_ehrReg$EN;

  // register rfile_23_ehrReg
  reg [31 : 0] rfile_23_ehrReg;
  wire [31 : 0] rfile_23_ehrReg$D_IN;
  wire rfile_23_ehrReg$EN;

  // register rfile_24_ehrReg
  reg [31 : 0] rfile_24_ehrReg;
  wire [31 : 0] rfile_24_ehrReg$D_IN;
  wire rfile_24_ehrReg$EN;

  // register rfile_25_ehrReg
  reg [31 : 0] rfile_25_ehrReg;
  wire [31 : 0] rfile_25_ehrReg$D_IN;
  wire rfile_25_ehrReg$EN;

  // register rfile_26_ehrReg
  reg [31 : 0] rfile_26_ehrReg;
  wire [31 : 0] rfile_26_ehrReg$D_IN;
  wire rfile_26_ehrReg$EN;

  // register rfile_27_ehrReg
  reg [31 : 0] rfile_27_ehrReg;
  wire [31 : 0] rfile_27_ehrReg$D_IN;
  wire rfile_27_ehrReg$EN;

  // register rfile_28_ehrReg
  reg [31 : 0] rfile_28_ehrReg;
  wire [31 : 0] rfile_28_ehrReg$D_IN;
  wire rfile_28_ehrReg$EN;

  // register rfile_29_ehrReg
  reg [31 : 0] rfile_29_ehrReg;
  wire [31 : 0] rfile_29_ehrReg$D_IN;
  wire rfile_29_ehrReg$EN;

  // register rfile_2_ehrReg
  reg [31 : 0] rfile_2_ehrReg;
  wire [31 : 0] rfile_2_ehrReg$D_IN;
  wire rfile_2_ehrReg$EN;

  // register rfile_30_ehrReg
  reg [31 : 0] rfile_30_ehrReg;
  wire [31 : 0] rfile_30_ehrReg$D_IN;
  wire rfile_30_ehrReg$EN;

  // register rfile_31_ehrReg
  reg [31 : 0] rfile_31_ehrReg;
  wire [31 : 0] rfile_31_ehrReg$D_IN;
  wire rfile_31_ehrReg$EN;

  // register rfile_3_ehrReg
  reg [31 : 0] rfile_3_ehrReg;
  wire [31 : 0] rfile_3_ehrReg$D_IN;
  wire rfile_3_ehrReg$EN;

  // register rfile_4_ehrReg
  reg [31 : 0] rfile_4_ehrReg;
  wire [31 : 0] rfile_4_ehrReg$D_IN;
  wire rfile_4_ehrReg$EN;

  // register rfile_5_ehrReg
  reg [31 : 0] rfile_5_ehrReg;
  wire [31 : 0] rfile_5_ehrReg$D_IN;
  wire rfile_5_ehrReg$EN;

  // register rfile_6_ehrReg
  reg [31 : 0] rfile_6_ehrReg;
  wire [31 : 0] rfile_6_ehrReg$D_IN;
  wire rfile_6_ehrReg$EN;

  // register rfile_7_ehrReg
  reg [31 : 0] rfile_7_ehrReg;
  wire [31 : 0] rfile_7_ehrReg$D_IN;
  wire rfile_7_ehrReg$EN;

  // register rfile_8_ehrReg
  reg [31 : 0] rfile_8_ehrReg;
  wire [31 : 0] rfile_8_ehrReg$D_IN;
  wire rfile_8_ehrReg$EN;

  // register rfile_9_ehrReg
  reg [31 : 0] rfile_9_ehrReg;
  wire [31 : 0] rfile_9_ehrReg$D_IN;
  wire rfile_9_ehrReg$EN;

  // ports of submodule rfile_0_virtual_reg_0
  wire rfile_0_virtual_reg_0$D_IN, rfile_0_virtual_reg_0$EN;

  // ports of submodule rfile_0_virtual_reg_1
  wire rfile_0_virtual_reg_1$D_IN,
       rfile_0_virtual_reg_1$EN,
       rfile_0_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_10_virtual_reg_0
  wire rfile_10_virtual_reg_0$D_IN, rfile_10_virtual_reg_0$EN;

  // ports of submodule rfile_10_virtual_reg_1
  wire rfile_10_virtual_reg_1$D_IN,
       rfile_10_virtual_reg_1$EN,
       rfile_10_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_11_virtual_reg_0
  wire rfile_11_virtual_reg_0$D_IN, rfile_11_virtual_reg_0$EN;

  // ports of submodule rfile_11_virtual_reg_1
  wire rfile_11_virtual_reg_1$D_IN,
       rfile_11_virtual_reg_1$EN,
       rfile_11_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_12_virtual_reg_0
  wire rfile_12_virtual_reg_0$D_IN, rfile_12_virtual_reg_0$EN;

  // ports of submodule rfile_12_virtual_reg_1
  wire rfile_12_virtual_reg_1$D_IN,
       rfile_12_virtual_reg_1$EN,
       rfile_12_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_13_virtual_reg_0
  wire rfile_13_virtual_reg_0$D_IN, rfile_13_virtual_reg_0$EN;

  // ports of submodule rfile_13_virtual_reg_1
  wire rfile_13_virtual_reg_1$D_IN,
       rfile_13_virtual_reg_1$EN,
       rfile_13_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_14_virtual_reg_0
  wire rfile_14_virtual_reg_0$D_IN, rfile_14_virtual_reg_0$EN;

  // ports of submodule rfile_14_virtual_reg_1
  wire rfile_14_virtual_reg_1$D_IN,
       rfile_14_virtual_reg_1$EN,
       rfile_14_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_15_virtual_reg_0
  wire rfile_15_virtual_reg_0$D_IN, rfile_15_virtual_reg_0$EN;

  // ports of submodule rfile_15_virtual_reg_1
  wire rfile_15_virtual_reg_1$D_IN,
       rfile_15_virtual_reg_1$EN,
       rfile_15_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_16_virtual_reg_0
  wire rfile_16_virtual_reg_0$D_IN, rfile_16_virtual_reg_0$EN;

  // ports of submodule rfile_16_virtual_reg_1
  wire rfile_16_virtual_reg_1$D_IN,
       rfile_16_virtual_reg_1$EN,
       rfile_16_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_17_virtual_reg_0
  wire rfile_17_virtual_reg_0$D_IN, rfile_17_virtual_reg_0$EN;

  // ports of submodule rfile_17_virtual_reg_1
  wire rfile_17_virtual_reg_1$D_IN,
       rfile_17_virtual_reg_1$EN,
       rfile_17_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_18_virtual_reg_0
  wire rfile_18_virtual_reg_0$D_IN, rfile_18_virtual_reg_0$EN;

  // ports of submodule rfile_18_virtual_reg_1
  wire rfile_18_virtual_reg_1$D_IN,
       rfile_18_virtual_reg_1$EN,
       rfile_18_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_19_virtual_reg_0
  wire rfile_19_virtual_reg_0$D_IN, rfile_19_virtual_reg_0$EN;

  // ports of submodule rfile_19_virtual_reg_1
  wire rfile_19_virtual_reg_1$D_IN,
       rfile_19_virtual_reg_1$EN,
       rfile_19_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_1_virtual_reg_0
  wire rfile_1_virtual_reg_0$D_IN, rfile_1_virtual_reg_0$EN;

  // ports of submodule rfile_1_virtual_reg_1
  wire rfile_1_virtual_reg_1$D_IN,
       rfile_1_virtual_reg_1$EN,
       rfile_1_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_20_virtual_reg_0
  wire rfile_20_virtual_reg_0$D_IN, rfile_20_virtual_reg_0$EN;

  // ports of submodule rfile_20_virtual_reg_1
  wire rfile_20_virtual_reg_1$D_IN,
       rfile_20_virtual_reg_1$EN,
       rfile_20_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_21_virtual_reg_0
  wire rfile_21_virtual_reg_0$D_IN, rfile_21_virtual_reg_0$EN;

  // ports of submodule rfile_21_virtual_reg_1
  wire rfile_21_virtual_reg_1$D_IN,
       rfile_21_virtual_reg_1$EN,
       rfile_21_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_22_virtual_reg_0
  wire rfile_22_virtual_reg_0$D_IN, rfile_22_virtual_reg_0$EN;

  // ports of submodule rfile_22_virtual_reg_1
  wire rfile_22_virtual_reg_1$D_IN,
       rfile_22_virtual_reg_1$EN,
       rfile_22_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_23_virtual_reg_0
  wire rfile_23_virtual_reg_0$D_IN, rfile_23_virtual_reg_0$EN;

  // ports of submodule rfile_23_virtual_reg_1
  wire rfile_23_virtual_reg_1$D_IN,
       rfile_23_virtual_reg_1$EN,
       rfile_23_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_24_virtual_reg_0
  wire rfile_24_virtual_reg_0$D_IN, rfile_24_virtual_reg_0$EN;

  // ports of submodule rfile_24_virtual_reg_1
  wire rfile_24_virtual_reg_1$D_IN,
       rfile_24_virtual_reg_1$EN,
       rfile_24_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_25_virtual_reg_0
  wire rfile_25_virtual_reg_0$D_IN, rfile_25_virtual_reg_0$EN;

  // ports of submodule rfile_25_virtual_reg_1
  wire rfile_25_virtual_reg_1$D_IN,
       rfile_25_virtual_reg_1$EN,
       rfile_25_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_26_virtual_reg_0
  wire rfile_26_virtual_reg_0$D_IN, rfile_26_virtual_reg_0$EN;

  // ports of submodule rfile_26_virtual_reg_1
  wire rfile_26_virtual_reg_1$D_IN,
       rfile_26_virtual_reg_1$EN,
       rfile_26_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_27_virtual_reg_0
  wire rfile_27_virtual_reg_0$D_IN, rfile_27_virtual_reg_0$EN;

  // ports of submodule rfile_27_virtual_reg_1
  wire rfile_27_virtual_reg_1$D_IN,
       rfile_27_virtual_reg_1$EN,
       rfile_27_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_28_virtual_reg_0
  wire rfile_28_virtual_reg_0$D_IN, rfile_28_virtual_reg_0$EN;

  // ports of submodule rfile_28_virtual_reg_1
  wire rfile_28_virtual_reg_1$D_IN,
       rfile_28_virtual_reg_1$EN,
       rfile_28_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_29_virtual_reg_0
  wire rfile_29_virtual_reg_0$D_IN, rfile_29_virtual_reg_0$EN;

  // ports of submodule rfile_29_virtual_reg_1
  wire rfile_29_virtual_reg_1$D_IN,
       rfile_29_virtual_reg_1$EN,
       rfile_29_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_2_virtual_reg_0
  wire rfile_2_virtual_reg_0$D_IN, rfile_2_virtual_reg_0$EN;

  // ports of submodule rfile_2_virtual_reg_1
  wire rfile_2_virtual_reg_1$D_IN,
       rfile_2_virtual_reg_1$EN,
       rfile_2_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_30_virtual_reg_0
  wire rfile_30_virtual_reg_0$D_IN, rfile_30_virtual_reg_0$EN;

  // ports of submodule rfile_30_virtual_reg_1
  wire rfile_30_virtual_reg_1$D_IN,
       rfile_30_virtual_reg_1$EN,
       rfile_30_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_31_virtual_reg_0
  wire rfile_31_virtual_reg_0$D_IN, rfile_31_virtual_reg_0$EN;

  // ports of submodule rfile_31_virtual_reg_1
  wire rfile_31_virtual_reg_1$D_IN,
       rfile_31_virtual_reg_1$EN,
       rfile_31_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_3_virtual_reg_0
  wire rfile_3_virtual_reg_0$D_IN, rfile_3_virtual_reg_0$EN;

  // ports of submodule rfile_3_virtual_reg_1
  wire rfile_3_virtual_reg_1$D_IN,
       rfile_3_virtual_reg_1$EN,
       rfile_3_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_4_virtual_reg_0
  wire rfile_4_virtual_reg_0$D_IN, rfile_4_virtual_reg_0$EN;

  // ports of submodule rfile_4_virtual_reg_1
  wire rfile_4_virtual_reg_1$D_IN,
       rfile_4_virtual_reg_1$EN,
       rfile_4_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_5_virtual_reg_0
  wire rfile_5_virtual_reg_0$D_IN, rfile_5_virtual_reg_0$EN;

  // ports of submodule rfile_5_virtual_reg_1
  wire rfile_5_virtual_reg_1$D_IN,
       rfile_5_virtual_reg_1$EN,
       rfile_5_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_6_virtual_reg_0
  wire rfile_6_virtual_reg_0$D_IN, rfile_6_virtual_reg_0$EN;

  // ports of submodule rfile_6_virtual_reg_1
  wire rfile_6_virtual_reg_1$D_IN,
       rfile_6_virtual_reg_1$EN,
       rfile_6_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_7_virtual_reg_0
  wire rfile_7_virtual_reg_0$D_IN, rfile_7_virtual_reg_0$EN;

  // ports of submodule rfile_7_virtual_reg_1
  wire rfile_7_virtual_reg_1$D_IN,
       rfile_7_virtual_reg_1$EN,
       rfile_7_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_8_virtual_reg_0
  wire rfile_8_virtual_reg_0$D_IN, rfile_8_virtual_reg_0$EN;

  // ports of submodule rfile_8_virtual_reg_1
  wire rfile_8_virtual_reg_1$D_IN,
       rfile_8_virtual_reg_1$EN,
       rfile_8_virtual_reg_1$Q_OUT;

  // ports of submodule rfile_9_virtual_reg_0
  wire rfile_9_virtual_reg_0$D_IN, rfile_9_virtual_reg_0$EN;

  // ports of submodule rfile_9_virtual_reg_1
  wire rfile_9_virtual_reg_1$D_IN,
       rfile_9_virtual_reg_1$EN,
       rfile_9_virtual_reg_1$Q_OUT;

  // rule scheduling signals
  wire CAN_FIRE_RL_rfile_0_canonicalize,
       CAN_FIRE_RL_rfile_10_canonicalize,
       CAN_FIRE_RL_rfile_11_canonicalize,
       CAN_FIRE_RL_rfile_12_canonicalize,
       CAN_FIRE_RL_rfile_13_canonicalize,
       CAN_FIRE_RL_rfile_14_canonicalize,
       CAN_FIRE_RL_rfile_15_canonicalize,
       CAN_FIRE_RL_rfile_16_canonicalize,
       CAN_FIRE_RL_rfile_17_canonicalize,
       CAN_FIRE_RL_rfile_18_canonicalize,
       CAN_FIRE_RL_rfile_19_canonicalize,
       CAN_FIRE_RL_rfile_1_canonicalize,
       CAN_FIRE_RL_rfile_20_canonicalize,
       CAN_FIRE_RL_rfile_21_canonicalize,
       CAN_FIRE_RL_rfile_22_canonicalize,
       CAN_FIRE_RL_rfile_23_canonicalize,
       CAN_FIRE_RL_rfile_24_canonicalize,
       CAN_FIRE_RL_rfile_25_canonicalize,
       CAN_FIRE_RL_rfile_26_canonicalize,
       CAN_FIRE_RL_rfile_27_canonicalize,
       CAN_FIRE_RL_rfile_28_canonicalize,
       CAN_FIRE_RL_rfile_29_canonicalize,
       CAN_FIRE_RL_rfile_2_canonicalize,
       CAN_FIRE_RL_rfile_30_canonicalize,
       CAN_FIRE_RL_rfile_31_canonicalize,
       CAN_FIRE_RL_rfile_3_canonicalize,
       CAN_FIRE_RL_rfile_4_canonicalize,
       CAN_FIRE_RL_rfile_5_canonicalize,
       CAN_FIRE_RL_rfile_6_canonicalize,
       CAN_FIRE_RL_rfile_7_canonicalize,
       CAN_FIRE_RL_rfile_8_canonicalize,
       CAN_FIRE_RL_rfile_9_canonicalize,
       CAN_FIRE_wr,
       WILL_FIRE_RL_rfile_0_canonicalize,
       WILL_FIRE_RL_rfile_10_canonicalize,
       WILL_FIRE_RL_rfile_11_canonicalize,
       WILL_FIRE_RL_rfile_12_canonicalize,
       WILL_FIRE_RL_rfile_13_canonicalize,
       WILL_FIRE_RL_rfile_14_canonicalize,
       WILL_FIRE_RL_rfile_15_canonicalize,
       WILL_FIRE_RL_rfile_16_canonicalize,
       WILL_FIRE_RL_rfile_17_canonicalize,
       WILL_FIRE_RL_rfile_18_canonicalize,
       WILL_FIRE_RL_rfile_19_canonicalize,
       WILL_FIRE_RL_rfile_1_canonicalize,
       WILL_FIRE_RL_rfile_20_canonicalize,
       WILL_FIRE_RL_rfile_21_canonicalize,
       WILL_FIRE_RL_rfile_22_canonicalize,
       WILL_FIRE_RL_rfile_23_canonicalize,
       WILL_FIRE_RL_rfile_24_canonicalize,
       WILL_FIRE_RL_rfile_25_canonicalize,
       WILL_FIRE_RL_rfile_26_canonicalize,
       WILL_FIRE_RL_rfile_27_canonicalize,
       WILL_FIRE_RL_rfile_28_canonicalize,
       WILL_FIRE_RL_rfile_29_canonicalize,
       WILL_FIRE_RL_rfile_2_canonicalize,
       WILL_FIRE_RL_rfile_30_canonicalize,
       WILL_FIRE_RL_rfile_31_canonicalize,
       WILL_FIRE_RL_rfile_3_canonicalize,
       WILL_FIRE_RL_rfile_4_canonicalize,
       WILL_FIRE_RL_rfile_5_canonicalize,
       WILL_FIRE_RL_rfile_6_canonicalize,
       WILL_FIRE_RL_rfile_7_canonicalize,
       WILL_FIRE_RL_rfile_8_canonicalize,
       WILL_FIRE_RL_rfile_9_canonicalize,
       WILL_FIRE_wr;

  // remaining internal signals
  wire [31 : 0] IF_rfile_10_wires_0_whas__3_THEN_rfile_10_wire_ETC___d76,
		IF_rfile_11_wires_0_whas__0_THEN_rfile_11_wire_ETC___d83,
		IF_rfile_12_wires_0_whas__7_THEN_rfile_12_wire_ETC___d90,
		IF_rfile_13_wires_0_whas__4_THEN_rfile_13_wire_ETC___d97,
		IF_rfile_14_wires_0_whas__01_THEN_rfile_14_wir_ETC___d104,
		IF_rfile_15_wires_0_whas__08_THEN_rfile_15_wir_ETC___d111,
		IF_rfile_16_wires_0_whas__15_THEN_rfile_16_wir_ETC___d118,
		IF_rfile_17_wires_0_whas__22_THEN_rfile_17_wir_ETC___d125,
		IF_rfile_18_wires_0_whas__29_THEN_rfile_18_wir_ETC___d132,
		IF_rfile_19_wires_0_whas__36_THEN_rfile_19_wir_ETC___d139,
		IF_rfile_1_wires_0_whas__0_THEN_rfile_1_wires__ETC___d13,
		IF_rfile_20_wires_0_whas__43_THEN_rfile_20_wir_ETC___d146,
		IF_rfile_21_wires_0_whas__50_THEN_rfile_21_wir_ETC___d153,
		IF_rfile_22_wires_0_whas__57_THEN_rfile_22_wir_ETC___d160,
		IF_rfile_23_wires_0_whas__64_THEN_rfile_23_wir_ETC___d167,
		IF_rfile_24_wires_0_whas__71_THEN_rfile_24_wir_ETC___d174,
		IF_rfile_25_wires_0_whas__78_THEN_rfile_25_wir_ETC___d181,
		IF_rfile_26_wires_0_whas__85_THEN_rfile_26_wir_ETC___d188,
		IF_rfile_27_wires_0_whas__92_THEN_rfile_27_wir_ETC___d195,
		IF_rfile_28_wires_0_whas__99_THEN_rfile_28_wir_ETC___d202,
		IF_rfile_29_wires_0_whas__06_THEN_rfile_29_wir_ETC___d209,
		IF_rfile_2_wires_0_whas__7_THEN_rfile_2_wires__ETC___d20,
		IF_rfile_30_wires_0_whas__13_THEN_rfile_30_wir_ETC___d216,
		IF_rfile_31_wires_0_whas__20_THEN_rfile_31_wir_ETC___d223,
		IF_rfile_3_wires_0_whas__4_THEN_rfile_3_wires__ETC___d27,
		IF_rfile_4_wires_0_whas__1_THEN_rfile_4_wires__ETC___d34,
		IF_rfile_5_wires_0_whas__8_THEN_rfile_5_wires__ETC___d41,
		IF_rfile_6_wires_0_whas__5_THEN_rfile_6_wires__ETC___d48,
		IF_rfile_7_wires_0_whas__2_THEN_rfile_7_wires__ETC___d55,
		IF_rfile_8_wires_0_whas__9_THEN_rfile_8_wires__ETC___d62,
		IF_rfile_9_wires_0_whas__6_THEN_rfile_9_wires__ETC___d69,
		n__read__h39862,
		n__read__h39864,
		n__read__h39866,
		n__read__h39868,
		n__read__h39870,
		n__read__h39872,
		n__read__h39874,
		n__read__h39876,
		n__read__h39878,
		n__read__h39880,
		n__read__h39882,
		n__read__h39884,
		n__read__h39886,
		n__read__h39888,
		n__read__h39890,
		n__read__h39892,
		n__read__h39894,
		n__read__h39896,
		n__read__h39898,
		n__read__h39900,
		n__read__h39902,
		n__read__h39904,
		n__read__h39906,
		n__read__h39908,
		n__read__h39910,
		n__read__h39912,
		n__read__h39914,
		n__read__h39916,
		n__read__h39918,
		n__read__h39920,
		n__read__h39922,
		n__read__h39924;

  // action method wr
  assign RDY_wr = 1'd1 ;
  assign CAN_FIRE_wr = 1'd1 ;
  assign WILL_FIRE_wr = EN_wr ;

  // value method rd1
  always@(rd1_rindx or
	  n__read__h39862 or
	  n__read__h39864 or
	  n__read__h39866 or
	  n__read__h39868 or
	  n__read__h39870 or
	  n__read__h39872 or
	  n__read__h39874 or
	  n__read__h39876 or
	  n__read__h39878 or
	  n__read__h39880 or
	  n__read__h39882 or
	  n__read__h39884 or
	  n__read__h39886 or
	  n__read__h39888 or
	  n__read__h39890 or
	  n__read__h39892 or
	  n__read__h39894 or
	  n__read__h39896 or
	  n__read__h39898 or
	  n__read__h39900 or
	  n__read__h39902 or
	  n__read__h39904 or
	  n__read__h39906 or
	  n__read__h39908 or
	  n__read__h39910 or
	  n__read__h39912 or
	  n__read__h39914 or
	  n__read__h39916 or
	  n__read__h39918 or
	  n__read__h39920 or n__read__h39922 or n__read__h39924)
  begin
    case (rd1_rindx)
      5'd0: rd1 = n__read__h39862;
      5'd1: rd1 = n__read__h39864;
      5'd2: rd1 = n__read__h39866;
      5'd3: rd1 = n__read__h39868;
      5'd4: rd1 = n__read__h39870;
      5'd5: rd1 = n__read__h39872;
      5'd6: rd1 = n__read__h39874;
      5'd7: rd1 = n__read__h39876;
      5'd8: rd1 = n__read__h39878;
      5'd9: rd1 = n__read__h39880;
      5'd10: rd1 = n__read__h39882;
      5'd11: rd1 = n__read__h39884;
      5'd12: rd1 = n__read__h39886;
      5'd13: rd1 = n__read__h39888;
      5'd14: rd1 = n__read__h39890;
      5'd15: rd1 = n__read__h39892;
      5'd16: rd1 = n__read__h39894;
      5'd17: rd1 = n__read__h39896;
      5'd18: rd1 = n__read__h39898;
      5'd19: rd1 = n__read__h39900;
      5'd20: rd1 = n__read__h39902;
      5'd21: rd1 = n__read__h39904;
      5'd22: rd1 = n__read__h39906;
      5'd23: rd1 = n__read__h39908;
      5'd24: rd1 = n__read__h39910;
      5'd25: rd1 = n__read__h39912;
      5'd26: rd1 = n__read__h39914;
      5'd27: rd1 = n__read__h39916;
      5'd28: rd1 = n__read__h39918;
      5'd29: rd1 = n__read__h39920;
      5'd30: rd1 = n__read__h39922;
      5'd31: rd1 = n__read__h39924;
    endcase
  end
  assign RDY_rd1 = 1'd1 ;

  // value method rd2
  always@(rd2_rindx or
	  n__read__h39862 or
	  n__read__h39864 or
	  n__read__h39866 or
	  n__read__h39868 or
	  n__read__h39870 or
	  n__read__h39872 or
	  n__read__h39874 or
	  n__read__h39876 or
	  n__read__h39878 or
	  n__read__h39880 or
	  n__read__h39882 or
	  n__read__h39884 or
	  n__read__h39886 or
	  n__read__h39888 or
	  n__read__h39890 or
	  n__read__h39892 or
	  n__read__h39894 or
	  n__read__h39896 or
	  n__read__h39898 or
	  n__read__h39900 or
	  n__read__h39902 or
	  n__read__h39904 or
	  n__read__h39906 or
	  n__read__h39908 or
	  n__read__h39910 or
	  n__read__h39912 or
	  n__read__h39914 or
	  n__read__h39916 or
	  n__read__h39918 or
	  n__read__h39920 or n__read__h39922 or n__read__h39924)
  begin
    case (rd2_rindx)
      5'd0: rd2 = n__read__h39862;
      5'd1: rd2 = n__read__h39864;
      5'd2: rd2 = n__read__h39866;
      5'd3: rd2 = n__read__h39868;
      5'd4: rd2 = n__read__h39870;
      5'd5: rd2 = n__read__h39872;
      5'd6: rd2 = n__read__h39874;
      5'd7: rd2 = n__read__h39876;
      5'd8: rd2 = n__read__h39878;
      5'd9: rd2 = n__read__h39880;
      5'd10: rd2 = n__read__h39882;
      5'd11: rd2 = n__read__h39884;
      5'd12: rd2 = n__read__h39886;
      5'd13: rd2 = n__read__h39888;
      5'd14: rd2 = n__read__h39890;
      5'd15: rd2 = n__read__h39892;
      5'd16: rd2 = n__read__h39894;
      5'd17: rd2 = n__read__h39896;
      5'd18: rd2 = n__read__h39898;
      5'd19: rd2 = n__read__h39900;
      5'd20: rd2 = n__read__h39902;
      5'd21: rd2 = n__read__h39904;
      5'd22: rd2 = n__read__h39906;
      5'd23: rd2 = n__read__h39908;
      5'd24: rd2 = n__read__h39910;
      5'd25: rd2 = n__read__h39912;
      5'd26: rd2 = n__read__h39914;
      5'd27: rd2 = n__read__h39916;
      5'd28: rd2 = n__read__h39918;
      5'd29: rd2 = n__read__h39920;
      5'd30: rd2 = n__read__h39922;
      5'd31: rd2 = n__read__h39924;
    endcase
  end
  assign RDY_rd2 = 1'd1 ;

  // submodule rfile_0_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_0_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_0_virtual_reg_0$D_IN),
								.EN(rfile_0_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_0_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_0_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_0_virtual_reg_1$D_IN),
								.EN(rfile_0_virtual_reg_1$EN),
								.Q_OUT(rfile_0_virtual_reg_1$Q_OUT));

  // submodule rfile_10_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_10_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_10_virtual_reg_0$D_IN),
								 .EN(rfile_10_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_10_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_10_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_10_virtual_reg_1$D_IN),
								 .EN(rfile_10_virtual_reg_1$EN),
								 .Q_OUT(rfile_10_virtual_reg_1$Q_OUT));

  // submodule rfile_11_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_11_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_11_virtual_reg_0$D_IN),
								 .EN(rfile_11_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_11_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_11_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_11_virtual_reg_1$D_IN),
								 .EN(rfile_11_virtual_reg_1$EN),
								 .Q_OUT(rfile_11_virtual_reg_1$Q_OUT));

  // submodule rfile_12_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_12_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_12_virtual_reg_0$D_IN),
								 .EN(rfile_12_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_12_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_12_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_12_virtual_reg_1$D_IN),
								 .EN(rfile_12_virtual_reg_1$EN),
								 .Q_OUT(rfile_12_virtual_reg_1$Q_OUT));

  // submodule rfile_13_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_13_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_13_virtual_reg_0$D_IN),
								 .EN(rfile_13_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_13_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_13_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_13_virtual_reg_1$D_IN),
								 .EN(rfile_13_virtual_reg_1$EN),
								 .Q_OUT(rfile_13_virtual_reg_1$Q_OUT));

  // submodule rfile_14_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_14_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_14_virtual_reg_0$D_IN),
								 .EN(rfile_14_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_14_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_14_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_14_virtual_reg_1$D_IN),
								 .EN(rfile_14_virtual_reg_1$EN),
								 .Q_OUT(rfile_14_virtual_reg_1$Q_OUT));

  // submodule rfile_15_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_15_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_15_virtual_reg_0$D_IN),
								 .EN(rfile_15_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_15_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_15_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_15_virtual_reg_1$D_IN),
								 .EN(rfile_15_virtual_reg_1$EN),
								 .Q_OUT(rfile_15_virtual_reg_1$Q_OUT));

  // submodule rfile_16_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_16_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_16_virtual_reg_0$D_IN),
								 .EN(rfile_16_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_16_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_16_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_16_virtual_reg_1$D_IN),
								 .EN(rfile_16_virtual_reg_1$EN),
								 .Q_OUT(rfile_16_virtual_reg_1$Q_OUT));

  // submodule rfile_17_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_17_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_17_virtual_reg_0$D_IN),
								 .EN(rfile_17_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_17_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_17_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_17_virtual_reg_1$D_IN),
								 .EN(rfile_17_virtual_reg_1$EN),
								 .Q_OUT(rfile_17_virtual_reg_1$Q_OUT));

  // submodule rfile_18_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_18_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_18_virtual_reg_0$D_IN),
								 .EN(rfile_18_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_18_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_18_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_18_virtual_reg_1$D_IN),
								 .EN(rfile_18_virtual_reg_1$EN),
								 .Q_OUT(rfile_18_virtual_reg_1$Q_OUT));

  // submodule rfile_19_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_19_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_19_virtual_reg_0$D_IN),
								 .EN(rfile_19_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_19_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_19_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_19_virtual_reg_1$D_IN),
								 .EN(rfile_19_virtual_reg_1$EN),
								 .Q_OUT(rfile_19_virtual_reg_1$Q_OUT));

  // submodule rfile_1_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_1_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_1_virtual_reg_0$D_IN),
								.EN(rfile_1_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_1_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_1_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_1_virtual_reg_1$D_IN),
								.EN(rfile_1_virtual_reg_1$EN),
								.Q_OUT(rfile_1_virtual_reg_1$Q_OUT));

  // submodule rfile_20_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_20_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_20_virtual_reg_0$D_IN),
								 .EN(rfile_20_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_20_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_20_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_20_virtual_reg_1$D_IN),
								 .EN(rfile_20_virtual_reg_1$EN),
								 .Q_OUT(rfile_20_virtual_reg_1$Q_OUT));

  // submodule rfile_21_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_21_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_21_virtual_reg_0$D_IN),
								 .EN(rfile_21_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_21_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_21_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_21_virtual_reg_1$D_IN),
								 .EN(rfile_21_virtual_reg_1$EN),
								 .Q_OUT(rfile_21_virtual_reg_1$Q_OUT));

  // submodule rfile_22_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_22_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_22_virtual_reg_0$D_IN),
								 .EN(rfile_22_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_22_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_22_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_22_virtual_reg_1$D_IN),
								 .EN(rfile_22_virtual_reg_1$EN),
								 .Q_OUT(rfile_22_virtual_reg_1$Q_OUT));

  // submodule rfile_23_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_23_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_23_virtual_reg_0$D_IN),
								 .EN(rfile_23_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_23_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_23_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_23_virtual_reg_1$D_IN),
								 .EN(rfile_23_virtual_reg_1$EN),
								 .Q_OUT(rfile_23_virtual_reg_1$Q_OUT));

  // submodule rfile_24_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_24_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_24_virtual_reg_0$D_IN),
								 .EN(rfile_24_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_24_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_24_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_24_virtual_reg_1$D_IN),
								 .EN(rfile_24_virtual_reg_1$EN),
								 .Q_OUT(rfile_24_virtual_reg_1$Q_OUT));

  // submodule rfile_25_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_25_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_25_virtual_reg_0$D_IN),
								 .EN(rfile_25_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_25_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_25_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_25_virtual_reg_1$D_IN),
								 .EN(rfile_25_virtual_reg_1$EN),
								 .Q_OUT(rfile_25_virtual_reg_1$Q_OUT));

  // submodule rfile_26_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_26_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_26_virtual_reg_0$D_IN),
								 .EN(rfile_26_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_26_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_26_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_26_virtual_reg_1$D_IN),
								 .EN(rfile_26_virtual_reg_1$EN),
								 .Q_OUT(rfile_26_virtual_reg_1$Q_OUT));

  // submodule rfile_27_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_27_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_27_virtual_reg_0$D_IN),
								 .EN(rfile_27_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_27_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_27_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_27_virtual_reg_1$D_IN),
								 .EN(rfile_27_virtual_reg_1$EN),
								 .Q_OUT(rfile_27_virtual_reg_1$Q_OUT));

  // submodule rfile_28_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_28_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_28_virtual_reg_0$D_IN),
								 .EN(rfile_28_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_28_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_28_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_28_virtual_reg_1$D_IN),
								 .EN(rfile_28_virtual_reg_1$EN),
								 .Q_OUT(rfile_28_virtual_reg_1$Q_OUT));

  // submodule rfile_29_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_29_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_29_virtual_reg_0$D_IN),
								 .EN(rfile_29_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_29_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_29_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_29_virtual_reg_1$D_IN),
								 .EN(rfile_29_virtual_reg_1$EN),
								 .Q_OUT(rfile_29_virtual_reg_1$Q_OUT));

  // submodule rfile_2_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_2_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_2_virtual_reg_0$D_IN),
								.EN(rfile_2_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_2_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_2_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_2_virtual_reg_1$D_IN),
								.EN(rfile_2_virtual_reg_1$EN),
								.Q_OUT(rfile_2_virtual_reg_1$Q_OUT));

  // submodule rfile_30_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_30_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_30_virtual_reg_0$D_IN),
								 .EN(rfile_30_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_30_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_30_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_30_virtual_reg_1$D_IN),
								 .EN(rfile_30_virtual_reg_1$EN),
								 .Q_OUT(rfile_30_virtual_reg_1$Q_OUT));

  // submodule rfile_31_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_31_virtual_reg_0(.CLK(CLK),
								 .D_IN(rfile_31_virtual_reg_0$D_IN),
								 .EN(rfile_31_virtual_reg_0$EN),
								 .Q_OUT());

  // submodule rfile_31_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_31_virtual_reg_1(.CLK(CLK),
								 .D_IN(rfile_31_virtual_reg_1$D_IN),
								 .EN(rfile_31_virtual_reg_1$EN),
								 .Q_OUT(rfile_31_virtual_reg_1$Q_OUT));

  // submodule rfile_3_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_3_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_3_virtual_reg_0$D_IN),
								.EN(rfile_3_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_3_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_3_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_3_virtual_reg_1$D_IN),
								.EN(rfile_3_virtual_reg_1$EN),
								.Q_OUT(rfile_3_virtual_reg_1$Q_OUT));

  // submodule rfile_4_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_4_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_4_virtual_reg_0$D_IN),
								.EN(rfile_4_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_4_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_4_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_4_virtual_reg_1$D_IN),
								.EN(rfile_4_virtual_reg_1$EN),
								.Q_OUT(rfile_4_virtual_reg_1$Q_OUT));

  // submodule rfile_5_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_5_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_5_virtual_reg_0$D_IN),
								.EN(rfile_5_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_5_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_5_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_5_virtual_reg_1$D_IN),
								.EN(rfile_5_virtual_reg_1$EN),
								.Q_OUT(rfile_5_virtual_reg_1$Q_OUT));

  // submodule rfile_6_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_6_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_6_virtual_reg_0$D_IN),
								.EN(rfile_6_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_6_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_6_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_6_virtual_reg_1$D_IN),
								.EN(rfile_6_virtual_reg_1$EN),
								.Q_OUT(rfile_6_virtual_reg_1$Q_OUT));

  // submodule rfile_7_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_7_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_7_virtual_reg_0$D_IN),
								.EN(rfile_7_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_7_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_7_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_7_virtual_reg_1$D_IN),
								.EN(rfile_7_virtual_reg_1$EN),
								.Q_OUT(rfile_7_virtual_reg_1$Q_OUT));

  // submodule rfile_8_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_8_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_8_virtual_reg_0$D_IN),
								.EN(rfile_8_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_8_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_8_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_8_virtual_reg_1$D_IN),
								.EN(rfile_8_virtual_reg_1$EN),
								.Q_OUT(rfile_8_virtual_reg_1$Q_OUT));

  // submodule rfile_9_virtual_reg_0
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_9_virtual_reg_0(.CLK(CLK),
								.D_IN(rfile_9_virtual_reg_0$D_IN),
								.EN(rfile_9_virtual_reg_0$EN),
								.Q_OUT());

  // submodule rfile_9_virtual_reg_1
  RevertReg #(.width(32'd1), .init(1'd0)) rfile_9_virtual_reg_1(.CLK(CLK),
								.D_IN(rfile_9_virtual_reg_1$D_IN),
								.EN(rfile_9_virtual_reg_1$EN),
								.Q_OUT(rfile_9_virtual_reg_1$Q_OUT));

  // rule RL_rfile_0_canonicalize
  assign CAN_FIRE_RL_rfile_0_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_0_canonicalize = 1'd1 ;

  // rule RL_rfile_1_canonicalize
  assign CAN_FIRE_RL_rfile_1_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_1_canonicalize = 1'd1 ;

  // rule RL_rfile_2_canonicalize
  assign CAN_FIRE_RL_rfile_2_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_2_canonicalize = 1'd1 ;

  // rule RL_rfile_3_canonicalize
  assign CAN_FIRE_RL_rfile_3_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_3_canonicalize = 1'd1 ;

  // rule RL_rfile_4_canonicalize
  assign CAN_FIRE_RL_rfile_4_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_4_canonicalize = 1'd1 ;

  // rule RL_rfile_5_canonicalize
  assign CAN_FIRE_RL_rfile_5_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_5_canonicalize = 1'd1 ;

  // rule RL_rfile_6_canonicalize
  assign CAN_FIRE_RL_rfile_6_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_6_canonicalize = 1'd1 ;

  // rule RL_rfile_7_canonicalize
  assign CAN_FIRE_RL_rfile_7_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_7_canonicalize = 1'd1 ;

  // rule RL_rfile_8_canonicalize
  assign CAN_FIRE_RL_rfile_8_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_8_canonicalize = 1'd1 ;

  // rule RL_rfile_9_canonicalize
  assign CAN_FIRE_RL_rfile_9_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_9_canonicalize = 1'd1 ;

  // rule RL_rfile_10_canonicalize
  assign CAN_FIRE_RL_rfile_10_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_10_canonicalize = 1'd1 ;

  // rule RL_rfile_11_canonicalize
  assign CAN_FIRE_RL_rfile_11_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_11_canonicalize = 1'd1 ;

  // rule RL_rfile_12_canonicalize
  assign CAN_FIRE_RL_rfile_12_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_12_canonicalize = 1'd1 ;

  // rule RL_rfile_13_canonicalize
  assign CAN_FIRE_RL_rfile_13_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_13_canonicalize = 1'd1 ;

  // rule RL_rfile_14_canonicalize
  assign CAN_FIRE_RL_rfile_14_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_14_canonicalize = 1'd1 ;

  // rule RL_rfile_15_canonicalize
  assign CAN_FIRE_RL_rfile_15_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_15_canonicalize = 1'd1 ;

  // rule RL_rfile_16_canonicalize
  assign CAN_FIRE_RL_rfile_16_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_16_canonicalize = 1'd1 ;

  // rule RL_rfile_17_canonicalize
  assign CAN_FIRE_RL_rfile_17_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_17_canonicalize = 1'd1 ;

  // rule RL_rfile_18_canonicalize
  assign CAN_FIRE_RL_rfile_18_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_18_canonicalize = 1'd1 ;

  // rule RL_rfile_19_canonicalize
  assign CAN_FIRE_RL_rfile_19_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_19_canonicalize = 1'd1 ;

  // rule RL_rfile_20_canonicalize
  assign CAN_FIRE_RL_rfile_20_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_20_canonicalize = 1'd1 ;

  // rule RL_rfile_21_canonicalize
  assign CAN_FIRE_RL_rfile_21_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_21_canonicalize = 1'd1 ;

  // rule RL_rfile_22_canonicalize
  assign CAN_FIRE_RL_rfile_22_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_22_canonicalize = 1'd1 ;

  // rule RL_rfile_23_canonicalize
  assign CAN_FIRE_RL_rfile_23_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_23_canonicalize = 1'd1 ;

  // rule RL_rfile_24_canonicalize
  assign CAN_FIRE_RL_rfile_24_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_24_canonicalize = 1'd1 ;

  // rule RL_rfile_25_canonicalize
  assign CAN_FIRE_RL_rfile_25_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_25_canonicalize = 1'd1 ;

  // rule RL_rfile_26_canonicalize
  assign CAN_FIRE_RL_rfile_26_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_26_canonicalize = 1'd1 ;

  // rule RL_rfile_27_canonicalize
  assign CAN_FIRE_RL_rfile_27_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_27_canonicalize = 1'd1 ;

  // rule RL_rfile_28_canonicalize
  assign CAN_FIRE_RL_rfile_28_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_28_canonicalize = 1'd1 ;

  // rule RL_rfile_29_canonicalize
  assign CAN_FIRE_RL_rfile_29_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_29_canonicalize = 1'd1 ;

  // rule RL_rfile_30_canonicalize
  assign CAN_FIRE_RL_rfile_30_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_30_canonicalize = 1'd1 ;

  // rule RL_rfile_31_canonicalize
  assign CAN_FIRE_RL_rfile_31_canonicalize = 1'd1 ;
  assign WILL_FIRE_RL_rfile_31_canonicalize = 1'd1 ;

  // inlined wires
  assign rfile_1_wires_0$whas = EN_wr && wr_rindx == 5'd1 ;
  assign rfile_2_wires_0$whas = EN_wr && wr_rindx == 5'd2 ;
  assign rfile_3_wires_0$whas = EN_wr && wr_rindx == 5'd3 ;
  assign rfile_4_wires_0$whas = EN_wr && wr_rindx == 5'd4 ;
  assign rfile_5_wires_0$whas = EN_wr && wr_rindx == 5'd5 ;
  assign rfile_6_wires_0$whas = EN_wr && wr_rindx == 5'd6 ;
  assign rfile_7_wires_0$whas = EN_wr && wr_rindx == 5'd7 ;
  assign rfile_8_wires_0$whas = EN_wr && wr_rindx == 5'd8 ;
  assign rfile_9_wires_0$whas = EN_wr && wr_rindx == 5'd9 ;
  assign rfile_10_wires_0$whas = EN_wr && wr_rindx == 5'd10 ;
  assign rfile_11_wires_0$whas = EN_wr && wr_rindx == 5'd11 ;
  assign rfile_12_wires_0$whas = EN_wr && wr_rindx == 5'd12 ;
  assign rfile_13_wires_0$whas = EN_wr && wr_rindx == 5'd13 ;
  assign rfile_14_wires_0$whas = EN_wr && wr_rindx == 5'd14 ;
  assign rfile_15_wires_0$whas = EN_wr && wr_rindx == 5'd15 ;
  assign rfile_16_wires_0$whas = EN_wr && wr_rindx == 5'd16 ;
  assign rfile_17_wires_0$whas = EN_wr && wr_rindx == 5'd17 ;
  assign rfile_18_wires_0$whas = EN_wr && wr_rindx == 5'd18 ;
  assign rfile_19_wires_0$whas = EN_wr && wr_rindx == 5'd19 ;
  assign rfile_20_wires_0$whas = EN_wr && wr_rindx == 5'd20 ;
  assign rfile_21_wires_0$whas = EN_wr && wr_rindx == 5'd21 ;
  assign rfile_22_wires_0$whas = EN_wr && wr_rindx == 5'd22 ;
  assign rfile_23_wires_0$whas = EN_wr && wr_rindx == 5'd23 ;
  assign rfile_24_wires_0$whas = EN_wr && wr_rindx == 5'd24 ;
  assign rfile_25_wires_0$whas = EN_wr && wr_rindx == 5'd25 ;
  assign rfile_26_ignored_wires_0$whas = EN_wr && wr_rindx == 5'd26 ;
  assign rfile_27_wires_0$whas = EN_wr && wr_rindx == 5'd27 ;
  assign rfile_28_wires_0$whas = EN_wr && wr_rindx == 5'd28 ;
  assign rfile_29_wires_0$whas = EN_wr && wr_rindx == 5'd29 ;
  assign rfile_30_wires_0$whas = EN_wr && wr_rindx == 5'd30 ;
  assign rfile_31_wires_0$whas = EN_wr && wr_rindx == 5'd31 ;

  // register rfile_0_ehrReg
  assign rfile_0_ehrReg$D_IN = rfile_0_ehrReg ;
  assign rfile_0_ehrReg$EN = 1'd1 ;

  // register rfile_10_ehrReg
  assign rfile_10_ehrReg$D_IN =
	     IF_rfile_10_wires_0_whas__3_THEN_rfile_10_wire_ETC___d76 ;
  assign rfile_10_ehrReg$EN = 1'd1 ;

  // register rfile_11_ehrReg
  assign rfile_11_ehrReg$D_IN =
	     IF_rfile_11_wires_0_whas__0_THEN_rfile_11_wire_ETC___d83 ;
  assign rfile_11_ehrReg$EN = 1'd1 ;

  // register rfile_12_ehrReg
  assign rfile_12_ehrReg$D_IN =
	     IF_rfile_12_wires_0_whas__7_THEN_rfile_12_wire_ETC___d90 ;
  assign rfile_12_ehrReg$EN = 1'd1 ;

  // register rfile_13_ehrReg
  assign rfile_13_ehrReg$D_IN =
	     IF_rfile_13_wires_0_whas__4_THEN_rfile_13_wire_ETC___d97 ;
  assign rfile_13_ehrReg$EN = 1'd1 ;

  // register rfile_14_ehrReg
  assign rfile_14_ehrReg$D_IN =
	     IF_rfile_14_wires_0_whas__01_THEN_rfile_14_wir_ETC___d104 ;
  assign rfile_14_ehrReg$EN = 1'd1 ;

  // register rfile_15_ehrReg
  assign rfile_15_ehrReg$D_IN =
	     IF_rfile_15_wires_0_whas__08_THEN_rfile_15_wir_ETC___d111 ;
  assign rfile_15_ehrReg$EN = 1'd1 ;

  // register rfile_16_ehrReg
  assign rfile_16_ehrReg$D_IN =
	     IF_rfile_16_wires_0_whas__15_THEN_rfile_16_wir_ETC___d118 ;
  assign rfile_16_ehrReg$EN = 1'd1 ;

  // register rfile_17_ehrReg
  assign rfile_17_ehrReg$D_IN =
	     IF_rfile_17_wires_0_whas__22_THEN_rfile_17_wir_ETC___d125 ;
  assign rfile_17_ehrReg$EN = 1'd1 ;

  // register rfile_18_ehrReg
  assign rfile_18_ehrReg$D_IN =
	     IF_rfile_18_wires_0_whas__29_THEN_rfile_18_wir_ETC___d132 ;
  assign rfile_18_ehrReg$EN = 1'd1 ;

  // register rfile_19_ehrReg
  assign rfile_19_ehrReg$D_IN =
	     IF_rfile_19_wires_0_whas__36_THEN_rfile_19_wir_ETC___d139 ;
  assign rfile_19_ehrReg$EN = 1'd1 ;

  // register rfile_1_ehrReg
  assign rfile_1_ehrReg$D_IN =
	     IF_rfile_1_wires_0_whas__0_THEN_rfile_1_wires__ETC___d13 ;
  assign rfile_1_ehrReg$EN = 1'd1 ;

  // register rfile_20_ehrReg
  assign rfile_20_ehrReg$D_IN =
	     IF_rfile_20_wires_0_whas__43_THEN_rfile_20_wir_ETC___d146 ;
  assign rfile_20_ehrReg$EN = 1'd1 ;

  // register rfile_21_ehrReg
  assign rfile_21_ehrReg$D_IN =
	     IF_rfile_21_wires_0_whas__50_THEN_rfile_21_wir_ETC___d153 ;
  assign rfile_21_ehrReg$EN = 1'd1 ;

  // register rfile_22_ehrReg
  assign rfile_22_ehrReg$D_IN =
	     IF_rfile_22_wires_0_whas__57_THEN_rfile_22_wir_ETC___d160 ;
  assign rfile_22_ehrReg$EN = 1'd1 ;

  // register rfile_23_ehrReg
  assign rfile_23_ehrReg$D_IN =
	     IF_rfile_23_wires_0_whas__64_THEN_rfile_23_wir_ETC___d167 ;
  assign rfile_23_ehrReg$EN = 1'd1 ;

  // register rfile_24_ehrReg
  assign rfile_24_ehrReg$D_IN =
	     IF_rfile_24_wires_0_whas__71_THEN_rfile_24_wir_ETC___d174 ;
  assign rfile_24_ehrReg$EN = 1'd1 ;

  // register rfile_25_ehrReg
  assign rfile_25_ehrReg$D_IN =
	     IF_rfile_25_wires_0_whas__78_THEN_rfile_25_wir_ETC___d181 ;
  assign rfile_25_ehrReg$EN = 1'd1 ;

  // register rfile_26_ehrReg
  assign rfile_26_ehrReg$D_IN =
	     IF_rfile_26_wires_0_whas__85_THEN_rfile_26_wir_ETC___d188 ;
  assign rfile_26_ehrReg$EN = 1'd1 ;

  // register rfile_27_ehrReg
  assign rfile_27_ehrReg$D_IN =
	     IF_rfile_27_wires_0_whas__92_THEN_rfile_27_wir_ETC___d195 ;
  assign rfile_27_ehrReg$EN = 1'd1 ;

  // register rfile_28_ehrReg
  assign rfile_28_ehrReg$D_IN =
	     IF_rfile_28_wires_0_whas__99_THEN_rfile_28_wir_ETC___d202 ;
  assign rfile_28_ehrReg$EN = 1'd1 ;

  // register rfile_29_ehrReg
  assign rfile_29_ehrReg$D_IN =
	     IF_rfile_29_wires_0_whas__06_THEN_rfile_29_wir_ETC___d209 ;
  assign rfile_29_ehrReg$EN = 1'd1 ;

  // register rfile_2_ehrReg
  assign rfile_2_ehrReg$D_IN =
	     IF_rfile_2_wires_0_whas__7_THEN_rfile_2_wires__ETC___d20 ;
  assign rfile_2_ehrReg$EN = 1'd1 ;

  // register rfile_30_ehrReg
  assign rfile_30_ehrReg$D_IN =
	     IF_rfile_30_wires_0_whas__13_THEN_rfile_30_wir_ETC___d216 ;
  assign rfile_30_ehrReg$EN = 1'd1 ;

  // register rfile_31_ehrReg
  assign rfile_31_ehrReg$D_IN =
	     IF_rfile_31_wires_0_whas__20_THEN_rfile_31_wir_ETC___d223 ;
  assign rfile_31_ehrReg$EN = 1'd1 ;

  // register rfile_3_ehrReg
  assign rfile_3_ehrReg$D_IN =
	     IF_rfile_3_wires_0_whas__4_THEN_rfile_3_wires__ETC___d27 ;
  assign rfile_3_ehrReg$EN = 1'd1 ;

  // register rfile_4_ehrReg
  assign rfile_4_ehrReg$D_IN =
	     IF_rfile_4_wires_0_whas__1_THEN_rfile_4_wires__ETC___d34 ;
  assign rfile_4_ehrReg$EN = 1'd1 ;

  // register rfile_5_ehrReg
  assign rfile_5_ehrReg$D_IN =
	     IF_rfile_5_wires_0_whas__8_THEN_rfile_5_wires__ETC___d41 ;
  assign rfile_5_ehrReg$EN = 1'd1 ;

  // register rfile_6_ehrReg
  assign rfile_6_ehrReg$D_IN =
	     IF_rfile_6_wires_0_whas__5_THEN_rfile_6_wires__ETC___d48 ;
  assign rfile_6_ehrReg$EN = 1'd1 ;

  // register rfile_7_ehrReg
  assign rfile_7_ehrReg$D_IN =
	     IF_rfile_7_wires_0_whas__2_THEN_rfile_7_wires__ETC___d55 ;
  assign rfile_7_ehrReg$EN = 1'd1 ;

  // register rfile_8_ehrReg
  assign rfile_8_ehrReg$D_IN =
	     IF_rfile_8_wires_0_whas__9_THEN_rfile_8_wires__ETC___d62 ;
  assign rfile_8_ehrReg$EN = 1'd1 ;

  // register rfile_9_ehrReg
  assign rfile_9_ehrReg$D_IN =
	     IF_rfile_9_wires_0_whas__6_THEN_rfile_9_wires__ETC___d69 ;
  assign rfile_9_ehrReg$EN = 1'd1 ;

  // submodule rfile_0_virtual_reg_0
  assign rfile_0_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_0_virtual_reg_0$EN = 1'b0 ;

  // submodule rfile_0_virtual_reg_1
  assign rfile_0_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_0_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_10_virtual_reg_0
  assign rfile_10_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_10_virtual_reg_0$EN = rfile_10_wires_0$whas ;

  // submodule rfile_10_virtual_reg_1
  assign rfile_10_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_10_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_11_virtual_reg_0
  assign rfile_11_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_11_virtual_reg_0$EN = rfile_11_wires_0$whas ;

  // submodule rfile_11_virtual_reg_1
  assign rfile_11_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_11_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_12_virtual_reg_0
  assign rfile_12_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_12_virtual_reg_0$EN = rfile_12_wires_0$whas ;

  // submodule rfile_12_virtual_reg_1
  assign rfile_12_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_12_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_13_virtual_reg_0
  assign rfile_13_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_13_virtual_reg_0$EN = rfile_13_wires_0$whas ;

  // submodule rfile_13_virtual_reg_1
  assign rfile_13_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_13_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_14_virtual_reg_0
  assign rfile_14_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_14_virtual_reg_0$EN = rfile_14_wires_0$whas ;

  // submodule rfile_14_virtual_reg_1
  assign rfile_14_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_14_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_15_virtual_reg_0
  assign rfile_15_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_15_virtual_reg_0$EN = rfile_15_wires_0$whas ;

  // submodule rfile_15_virtual_reg_1
  assign rfile_15_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_15_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_16_virtual_reg_0
  assign rfile_16_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_16_virtual_reg_0$EN = rfile_16_wires_0$whas ;

  // submodule rfile_16_virtual_reg_1
  assign rfile_16_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_16_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_17_virtual_reg_0
  assign rfile_17_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_17_virtual_reg_0$EN = rfile_17_wires_0$whas ;

  // submodule rfile_17_virtual_reg_1
  assign rfile_17_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_17_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_18_virtual_reg_0
  assign rfile_18_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_18_virtual_reg_0$EN = rfile_18_wires_0$whas ;

  // submodule rfile_18_virtual_reg_1
  assign rfile_18_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_18_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_19_virtual_reg_0
  assign rfile_19_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_19_virtual_reg_0$EN = rfile_19_wires_0$whas ;

  // submodule rfile_19_virtual_reg_1
  assign rfile_19_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_19_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_1_virtual_reg_0
  assign rfile_1_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_1_virtual_reg_0$EN = rfile_1_wires_0$whas ;

  // submodule rfile_1_virtual_reg_1
  assign rfile_1_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_1_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_20_virtual_reg_0
  assign rfile_20_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_20_virtual_reg_0$EN = rfile_20_wires_0$whas ;

  // submodule rfile_20_virtual_reg_1
  assign rfile_20_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_20_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_21_virtual_reg_0
  assign rfile_21_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_21_virtual_reg_0$EN = rfile_21_wires_0$whas ;

  // submodule rfile_21_virtual_reg_1
  assign rfile_21_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_21_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_22_virtual_reg_0
  assign rfile_22_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_22_virtual_reg_0$EN = rfile_22_wires_0$whas ;

  // submodule rfile_22_virtual_reg_1
  assign rfile_22_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_22_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_23_virtual_reg_0
  assign rfile_23_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_23_virtual_reg_0$EN = rfile_23_wires_0$whas ;

  // submodule rfile_23_virtual_reg_1
  assign rfile_23_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_23_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_24_virtual_reg_0
  assign rfile_24_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_24_virtual_reg_0$EN = rfile_24_wires_0$whas ;

  // submodule rfile_24_virtual_reg_1
  assign rfile_24_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_24_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_25_virtual_reg_0
  assign rfile_25_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_25_virtual_reg_0$EN = rfile_25_wires_0$whas ;

  // submodule rfile_25_virtual_reg_1
  assign rfile_25_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_25_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_26_virtual_reg_0
  assign rfile_26_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_26_virtual_reg_0$EN = rfile_26_ignored_wires_0$whas ;

  // submodule rfile_26_virtual_reg_1
  assign rfile_26_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_26_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_27_virtual_reg_0
  assign rfile_27_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_27_virtual_reg_0$EN = rfile_27_wires_0$whas ;

  // submodule rfile_27_virtual_reg_1
  assign rfile_27_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_27_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_28_virtual_reg_0
  assign rfile_28_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_28_virtual_reg_0$EN = rfile_28_wires_0$whas ;

  // submodule rfile_28_virtual_reg_1
  assign rfile_28_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_28_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_29_virtual_reg_0
  assign rfile_29_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_29_virtual_reg_0$EN = rfile_29_wires_0$whas ;

  // submodule rfile_29_virtual_reg_1
  assign rfile_29_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_29_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_2_virtual_reg_0
  assign rfile_2_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_2_virtual_reg_0$EN = rfile_2_wires_0$whas ;

  // submodule rfile_2_virtual_reg_1
  assign rfile_2_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_2_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_30_virtual_reg_0
  assign rfile_30_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_30_virtual_reg_0$EN = rfile_30_wires_0$whas ;

  // submodule rfile_30_virtual_reg_1
  assign rfile_30_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_30_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_31_virtual_reg_0
  assign rfile_31_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_31_virtual_reg_0$EN = rfile_31_wires_0$whas ;

  // submodule rfile_31_virtual_reg_1
  assign rfile_31_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_31_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_3_virtual_reg_0
  assign rfile_3_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_3_virtual_reg_0$EN = rfile_3_wires_0$whas ;

  // submodule rfile_3_virtual_reg_1
  assign rfile_3_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_3_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_4_virtual_reg_0
  assign rfile_4_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_4_virtual_reg_0$EN = rfile_4_wires_0$whas ;

  // submodule rfile_4_virtual_reg_1
  assign rfile_4_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_4_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_5_virtual_reg_0
  assign rfile_5_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_5_virtual_reg_0$EN = rfile_5_wires_0$whas ;

  // submodule rfile_5_virtual_reg_1
  assign rfile_5_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_5_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_6_virtual_reg_0
  assign rfile_6_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_6_virtual_reg_0$EN = rfile_6_wires_0$whas ;

  // submodule rfile_6_virtual_reg_1
  assign rfile_6_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_6_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_7_virtual_reg_0
  assign rfile_7_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_7_virtual_reg_0$EN = rfile_7_wires_0$whas ;

  // submodule rfile_7_virtual_reg_1
  assign rfile_7_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_7_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_8_virtual_reg_0
  assign rfile_8_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_8_virtual_reg_0$EN = rfile_8_wires_0$whas ;

  // submodule rfile_8_virtual_reg_1
  assign rfile_8_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_8_virtual_reg_1$EN = 1'b0 ;

  // submodule rfile_9_virtual_reg_0
  assign rfile_9_virtual_reg_0$D_IN = 1'd0 ;
  assign rfile_9_virtual_reg_0$EN = rfile_9_wires_0$whas ;

  // submodule rfile_9_virtual_reg_1
  assign rfile_9_virtual_reg_1$D_IN = 1'b0 ;
  assign rfile_9_virtual_reg_1$EN = 1'b0 ;

  // remaining internal signals
  assign IF_rfile_10_wires_0_whas__3_THEN_rfile_10_wire_ETC___d76 =
	     rfile_10_wires_0$whas ? wr_data : rfile_10_ehrReg ;
  assign IF_rfile_11_wires_0_whas__0_THEN_rfile_11_wire_ETC___d83 =
	     rfile_11_wires_0$whas ? wr_data : rfile_11_ehrReg ;
  assign IF_rfile_12_wires_0_whas__7_THEN_rfile_12_wire_ETC___d90 =
	     rfile_12_wires_0$whas ? wr_data : rfile_12_ehrReg ;
  assign IF_rfile_13_wires_0_whas__4_THEN_rfile_13_wire_ETC___d97 =
	     rfile_13_wires_0$whas ? wr_data : rfile_13_ehrReg ;
  assign IF_rfile_14_wires_0_whas__01_THEN_rfile_14_wir_ETC___d104 =
	     rfile_14_wires_0$whas ? wr_data : rfile_14_ehrReg ;
  assign IF_rfile_15_wires_0_whas__08_THEN_rfile_15_wir_ETC___d111 =
	     rfile_15_wires_0$whas ? wr_data : rfile_15_ehrReg ;
  assign IF_rfile_16_wires_0_whas__15_THEN_rfile_16_wir_ETC___d118 =
	     rfile_16_wires_0$whas ? wr_data : rfile_16_ehrReg ;
  assign IF_rfile_17_wires_0_whas__22_THEN_rfile_17_wir_ETC___d125 =
	     rfile_17_wires_0$whas ? wr_data : rfile_17_ehrReg ;
  assign IF_rfile_18_wires_0_whas__29_THEN_rfile_18_wir_ETC___d132 =
	     rfile_18_wires_0$whas ? wr_data : rfile_18_ehrReg ;
  assign IF_rfile_19_wires_0_whas__36_THEN_rfile_19_wir_ETC___d139 =
	     rfile_19_wires_0$whas ? wr_data : rfile_19_ehrReg ;
  assign IF_rfile_1_wires_0_whas__0_THEN_rfile_1_wires__ETC___d13 =
	     rfile_1_wires_0$whas ? wr_data : rfile_1_ehrReg ;
  assign IF_rfile_20_wires_0_whas__43_THEN_rfile_20_wir_ETC___d146 =
	     rfile_20_wires_0$whas ? wr_data : rfile_20_ehrReg ;
  assign IF_rfile_21_wires_0_whas__50_THEN_rfile_21_wir_ETC___d153 =
	     rfile_21_wires_0$whas ? wr_data : rfile_21_ehrReg ;
  assign IF_rfile_22_wires_0_whas__57_THEN_rfile_22_wir_ETC___d160 =
	     rfile_22_wires_0$whas ? wr_data : rfile_22_ehrReg ;
  assign IF_rfile_23_wires_0_whas__64_THEN_rfile_23_wir_ETC___d167 =
	     rfile_23_wires_0$whas ? wr_data : rfile_23_ehrReg ;
  assign IF_rfile_24_wires_0_whas__71_THEN_rfile_24_wir_ETC___d174 =
	     rfile_24_wires_0$whas ? wr_data : rfile_24_ehrReg ;
  assign IF_rfile_25_wires_0_whas__78_THEN_rfile_25_wir_ETC___d181 =
	     rfile_25_wires_0$whas ? wr_data : rfile_25_ehrReg ;
  assign IF_rfile_26_wires_0_whas__85_THEN_rfile_26_wir_ETC___d188 =
	     rfile_26_ignored_wires_0$whas ? wr_data : rfile_26_ehrReg ;
  assign IF_rfile_27_wires_0_whas__92_THEN_rfile_27_wir_ETC___d195 =
	     rfile_27_wires_0$whas ? wr_data : rfile_27_ehrReg ;
  assign IF_rfile_28_wires_0_whas__99_THEN_rfile_28_wir_ETC___d202 =
	     rfile_28_wires_0$whas ? wr_data : rfile_28_ehrReg ;
  assign IF_rfile_29_wires_0_whas__06_THEN_rfile_29_wir_ETC___d209 =
	     rfile_29_wires_0$whas ? wr_data : rfile_29_ehrReg ;
  assign IF_rfile_2_wires_0_whas__7_THEN_rfile_2_wires__ETC___d20 =
	     rfile_2_wires_0$whas ? wr_data : rfile_2_ehrReg ;
  assign IF_rfile_30_wires_0_whas__13_THEN_rfile_30_wir_ETC___d216 =
	     rfile_30_wires_0$whas ? wr_data : rfile_30_ehrReg ;
  assign IF_rfile_31_wires_0_whas__20_THEN_rfile_31_wir_ETC___d223 =
	     rfile_31_wires_0$whas ? wr_data : rfile_31_ehrReg ;
  assign IF_rfile_3_wires_0_whas__4_THEN_rfile_3_wires__ETC___d27 =
	     rfile_3_wires_0$whas ? wr_data : rfile_3_ehrReg ;
  assign IF_rfile_4_wires_0_whas__1_THEN_rfile_4_wires__ETC___d34 =
	     rfile_4_wires_0$whas ? wr_data : rfile_4_ehrReg ;
  assign IF_rfile_5_wires_0_whas__8_THEN_rfile_5_wires__ETC___d41 =
	     rfile_5_wires_0$whas ? wr_data : rfile_5_ehrReg ;
  assign IF_rfile_6_wires_0_whas__5_THEN_rfile_6_wires__ETC___d48 =
	     rfile_6_wires_0$whas ? wr_data : rfile_6_ehrReg ;
  assign IF_rfile_7_wires_0_whas__2_THEN_rfile_7_wires__ETC___d55 =
	     rfile_7_wires_0$whas ? wr_data : rfile_7_ehrReg ;
  assign IF_rfile_8_wires_0_whas__9_THEN_rfile_8_wires__ETC___d62 =
	     rfile_8_wires_0$whas ? wr_data : rfile_8_ehrReg ;
  assign IF_rfile_9_wires_0_whas__6_THEN_rfile_9_wires__ETC___d69 =
	     rfile_9_wires_0$whas ? wr_data : rfile_9_ehrReg ;
  assign n__read__h39862 =
	     rfile_0_virtual_reg_1$Q_OUT ? 32'd0 : rfile_0_ehrReg ;
  assign n__read__h39864 =
	     rfile_1_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_1_wires_0_whas__0_THEN_rfile_1_wires__ETC___d13 ;
  assign n__read__h39866 =
	     rfile_2_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_2_wires_0_whas__7_THEN_rfile_2_wires__ETC___d20 ;
  assign n__read__h39868 =
	     rfile_3_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_3_wires_0_whas__4_THEN_rfile_3_wires__ETC___d27 ;
  assign n__read__h39870 =
	     rfile_4_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_4_wires_0_whas__1_THEN_rfile_4_wires__ETC___d34 ;
  assign n__read__h39872 =
	     rfile_5_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_5_wires_0_whas__8_THEN_rfile_5_wires__ETC___d41 ;
  assign n__read__h39874 =
	     rfile_6_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_6_wires_0_whas__5_THEN_rfile_6_wires__ETC___d48 ;
  assign n__read__h39876 =
	     rfile_7_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_7_wires_0_whas__2_THEN_rfile_7_wires__ETC___d55 ;
  assign n__read__h39878 =
	     rfile_8_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_8_wires_0_whas__9_THEN_rfile_8_wires__ETC___d62 ;
  assign n__read__h39880 =
	     rfile_9_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_9_wires_0_whas__6_THEN_rfile_9_wires__ETC___d69 ;
  assign n__read__h39882 =
	     rfile_10_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_10_wires_0_whas__3_THEN_rfile_10_wire_ETC___d76 ;
  assign n__read__h39884 =
	     rfile_11_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_11_wires_0_whas__0_THEN_rfile_11_wire_ETC___d83 ;
  assign n__read__h39886 =
	     rfile_12_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_12_wires_0_whas__7_THEN_rfile_12_wire_ETC___d90 ;
  assign n__read__h39888 =
	     rfile_13_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_13_wires_0_whas__4_THEN_rfile_13_wire_ETC___d97 ;
  assign n__read__h39890 =
	     rfile_14_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_14_wires_0_whas__01_THEN_rfile_14_wir_ETC___d104 ;
  assign n__read__h39892 =
	     rfile_15_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_15_wires_0_whas__08_THEN_rfile_15_wir_ETC___d111 ;
  assign n__read__h39894 =
	     rfile_16_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_16_wires_0_whas__15_THEN_rfile_16_wir_ETC___d118 ;
  assign n__read__h39896 =
	     rfile_17_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_17_wires_0_whas__22_THEN_rfile_17_wir_ETC___d125 ;
  assign n__read__h39898 =
	     rfile_18_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_18_wires_0_whas__29_THEN_rfile_18_wir_ETC___d132 ;
  assign n__read__h39900 =
	     rfile_19_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_19_wires_0_whas__36_THEN_rfile_19_wir_ETC___d139 ;
  assign n__read__h39902 =
	     rfile_20_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_20_wires_0_whas__43_THEN_rfile_20_wir_ETC___d146 ;
  assign n__read__h39904 =
	     rfile_21_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_21_wires_0_whas__50_THEN_rfile_21_wir_ETC___d153 ;
  assign n__read__h39906 =
	     rfile_22_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_22_wires_0_whas__57_THEN_rfile_22_wir_ETC___d160 ;
  assign n__read__h39908 =
	     rfile_23_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_23_wires_0_whas__64_THEN_rfile_23_wir_ETC___d167 ;
  assign n__read__h39910 =
	     rfile_24_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_24_wires_0_whas__71_THEN_rfile_24_wir_ETC___d174 ;
  assign n__read__h39912 =
	     rfile_25_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_25_wires_0_whas__78_THEN_rfile_25_wir_ETC___d181 ;
  assign n__read__h39914 =
	     rfile_26_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_26_wires_0_whas__85_THEN_rfile_26_wir_ETC___d188 ;
  assign n__read__h39916 =
	     rfile_27_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_27_wires_0_whas__92_THEN_rfile_27_wir_ETC___d195 ;
  assign n__read__h39918 =
	     rfile_28_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_28_wires_0_whas__99_THEN_rfile_28_wir_ETC___d202 ;
  assign n__read__h39920 =
	     rfile_29_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_29_wires_0_whas__06_THEN_rfile_29_wir_ETC___d209 ;
  assign n__read__h39922 =
	     rfile_30_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_30_wires_0_whas__13_THEN_rfile_30_wir_ETC___d216 ;
  assign n__read__h39924 =
	     rfile_31_virtual_reg_1$Q_OUT ?
	       32'd0 :
	       IF_rfile_31_wires_0_whas__20_THEN_rfile_31_wir_ETC___d223 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        rfile_0_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_10_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_11_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_12_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_13_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_14_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_15_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_16_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_17_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_18_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_19_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_1_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_20_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_21_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_22_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_23_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_24_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_25_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_26_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_27_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_28_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_29_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_2_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_30_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_31_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_3_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_4_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_5_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_6_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_7_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_8_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rfile_9_ehrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (rfile_0_ehrReg$EN)
	  rfile_0_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_0_ehrReg$D_IN;
	if (rfile_10_ehrReg$EN)
	  rfile_10_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_10_ehrReg$D_IN;
	if (rfile_11_ehrReg$EN)
	  rfile_11_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_11_ehrReg$D_IN;
	if (rfile_12_ehrReg$EN)
	  rfile_12_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_12_ehrReg$D_IN;
	if (rfile_13_ehrReg$EN)
	  rfile_13_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_13_ehrReg$D_IN;
	if (rfile_14_ehrReg$EN)
	  rfile_14_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_14_ehrReg$D_IN;
	if (rfile_15_ehrReg$EN)
	  rfile_15_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_15_ehrReg$D_IN;
	if (rfile_16_ehrReg$EN)
	  rfile_16_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_16_ehrReg$D_IN;
	if (rfile_17_ehrReg$EN)
	  rfile_17_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_17_ehrReg$D_IN;
	if (rfile_18_ehrReg$EN)
	  rfile_18_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_18_ehrReg$D_IN;
	if (rfile_19_ehrReg$EN)
	  rfile_19_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_19_ehrReg$D_IN;
	if (rfile_1_ehrReg$EN)
	  rfile_1_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_1_ehrReg$D_IN;
	if (rfile_20_ehrReg$EN)
	  rfile_20_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_20_ehrReg$D_IN;
	if (rfile_21_ehrReg$EN)
	  rfile_21_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_21_ehrReg$D_IN;
	if (rfile_22_ehrReg$EN)
	  rfile_22_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_22_ehrReg$D_IN;
	if (rfile_23_ehrReg$EN)
	  rfile_23_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_23_ehrReg$D_IN;
	if (rfile_24_ehrReg$EN)
	  rfile_24_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_24_ehrReg$D_IN;
	if (rfile_25_ehrReg$EN)
	  rfile_25_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_25_ehrReg$D_IN;
	if (rfile_26_ehrReg$EN)
	  rfile_26_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_26_ehrReg$D_IN;
	if (rfile_27_ehrReg$EN)
	  rfile_27_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_27_ehrReg$D_IN;
	if (rfile_28_ehrReg$EN)
	  rfile_28_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_28_ehrReg$D_IN;
	if (rfile_29_ehrReg$EN)
	  rfile_29_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_29_ehrReg$D_IN;
	if (rfile_2_ehrReg$EN)
	  rfile_2_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_2_ehrReg$D_IN;
	if (rfile_30_ehrReg$EN)
	  rfile_30_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_30_ehrReg$D_IN;
	if (rfile_31_ehrReg$EN)
	  rfile_31_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_31_ehrReg$D_IN;
	if (rfile_3_ehrReg$EN)
	  rfile_3_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_3_ehrReg$D_IN;
	if (rfile_4_ehrReg$EN)
	  rfile_4_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_4_ehrReg$D_IN;
	if (rfile_5_ehrReg$EN)
	  rfile_5_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_5_ehrReg$D_IN;
	if (rfile_6_ehrReg$EN)
	  rfile_6_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_6_ehrReg$D_IN;
	if (rfile_7_ehrReg$EN)
	  rfile_7_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_7_ehrReg$D_IN;
	if (rfile_8_ehrReg$EN)
	  rfile_8_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_8_ehrReg$D_IN;
	if (rfile_9_ehrReg$EN)
	  rfile_9_ehrReg <= `BSV_ASSIGNMENT_DELAY rfile_9_ehrReg$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    rfile_0_ehrReg = 32'hAAAAAAAA;
    rfile_10_ehrReg = 32'hAAAAAAAA;
    rfile_11_ehrReg = 32'hAAAAAAAA;
    rfile_12_ehrReg = 32'hAAAAAAAA;
    rfile_13_ehrReg = 32'hAAAAAAAA;
    rfile_14_ehrReg = 32'hAAAAAAAA;
    rfile_15_ehrReg = 32'hAAAAAAAA;
    rfile_16_ehrReg = 32'hAAAAAAAA;
    rfile_17_ehrReg = 32'hAAAAAAAA;
    rfile_18_ehrReg = 32'hAAAAAAAA;
    rfile_19_ehrReg = 32'hAAAAAAAA;
    rfile_1_ehrReg = 32'hAAAAAAAA;
    rfile_20_ehrReg = 32'hAAAAAAAA;
    rfile_21_ehrReg = 32'hAAAAAAAA;
    rfile_22_ehrReg = 32'hAAAAAAAA;
    rfile_23_ehrReg = 32'hAAAAAAAA;
    rfile_24_ehrReg = 32'hAAAAAAAA;
    rfile_25_ehrReg = 32'hAAAAAAAA;
    rfile_26_ehrReg = 32'hAAAAAAAA;
    rfile_27_ehrReg = 32'hAAAAAAAA;
    rfile_28_ehrReg = 32'hAAAAAAAA;
    rfile_29_ehrReg = 32'hAAAAAAAA;
    rfile_2_ehrReg = 32'hAAAAAAAA;
    rfile_30_ehrReg = 32'hAAAAAAAA;
    rfile_31_ehrReg = 32'hAAAAAAAA;
    rfile_3_ehrReg = 32'hAAAAAAAA;
    rfile_4_ehrReg = 32'hAAAAAAAA;
    rfile_5_ehrReg = 32'hAAAAAAAA;
    rfile_6_ehrReg = 32'hAAAAAAAA;
    rfile_7_ehrReg = 32'hAAAAAAAA;
    rfile_8_ehrReg = 32'hAAAAAAAA;
    rfile_9_ehrReg = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mkBypassRFile

