<profile>

<section name = "Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_160_9'" level="0">
<item name = "Date">Wed Feb 28 12:04:59 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">XOR</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k70t-fbv676-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.034 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">4, 4, 40.000 ns, 40.000 ns, 4, 4, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_160_9">2, 2, 1, 1, 1, 2, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 213, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 27, -</column>
<column name="Register">-, -, 196, -, -</column>
<specialColumn name="Available">270, 240, 82000, 41000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln160_fu_298_p2">+, 0, 0, 10, 2, 1</column>
<column name="icmp_ln160_fu_292_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="output_array_new_b1_1_4_fu_352_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_b1_1_fu_344_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_b2_1_4_fu_368_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_b2_1_fu_360_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w1_0_1_4_fu_384_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w1_0_1_fu_376_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w1_1_1_4_fu_416_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w1_1_1_fu_408_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w2_0_1_4_fu_400_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w2_0_1_fu_392_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w2_1_1_4_fu_432_p3">select, 0, 0, 16, 1, 16</column>
<column name="output_array_new_w2_1_1_fu_424_p3">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_n">9, 2, 2, 4</column>
<column name="n_1_fu_76">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="n_1_fu_76">2, 0, 2, 0</column>
<column name="output_array_new_b1_1_2_fu_112">16, 0, 16, 0</column>
<column name="output_array_new_b1_1_3_fu_116">16, 0, 16, 0</column>
<column name="output_array_new_b2_1_2_fu_120">16, 0, 16, 0</column>
<column name="output_array_new_b2_1_3_fu_124">16, 0, 16, 0</column>
<column name="output_array_new_w1_0_1_2_fu_80">16, 0, 16, 0</column>
<column name="output_array_new_w1_0_1_3_fu_84">16, 0, 16, 0</column>
<column name="output_array_new_w1_1_1_2_fu_88">16, 0, 16, 0</column>
<column name="output_array_new_w1_1_1_3_fu_92">16, 0, 16, 0</column>
<column name="output_array_new_w2_0_1_2_fu_96">16, 0, 16, 0</column>
<column name="output_array_new_w2_0_1_3_fu_100">16, 0, 16, 0</column>
<column name="output_array_new_w2_1_1_2_fu_104">16, 0, 16, 0</column>
<column name="output_array_new_w2_1_1_3_fu_108">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, accelerator_Pipeline_VITIS_LOOP_160_9, return value</column>
<column name="bias_1_local_1_5">in, 16, ap_none, bias_1_local_1_5, scalar</column>
<column name="bias_1_local_0_5">in, 16, ap_none, bias_1_local_0_5, scalar</column>
<column name="bias_2_local_1_5">in, 16, ap_none, bias_2_local_1_5, scalar</column>
<column name="bias_2_local_0_5">in, 16, ap_none, bias_2_local_0_5, scalar</column>
<column name="w1_local_0_1_5">in, 16, ap_none, w1_local_0_1_5, scalar</column>
<column name="w1_local_0_0_5">in, 16, ap_none, w1_local_0_0_5, scalar</column>
<column name="w2_local_0_1_5">in, 16, ap_none, w2_local_0_1_5, scalar</column>
<column name="w2_local_0_0_5">in, 16, ap_none, w2_local_0_0_5, scalar</column>
<column name="w1_local_1_1_5">in, 16, ap_none, w1_local_1_1_5, scalar</column>
<column name="w1_local_1_0_5">in, 16, ap_none, w1_local_1_0_5, scalar</column>
<column name="w2_local_1_1_5">in, 16, ap_none, w2_local_1_1_5, scalar</column>
<column name="w2_local_1_0_5">in, 16, ap_none, w2_local_1_0_5, scalar</column>
<column name="output_array_new_b2_1_0459_out">out, 16, ap_vld, output_array_new_b2_1_0459_out, pointer</column>
<column name="output_array_new_b2_1_0459_out_ap_vld">out, 1, ap_vld, output_array_new_b2_1_0459_out, pointer</column>
<column name="output_array_new_b2_0_0458_out">out, 16, ap_vld, output_array_new_b2_0_0458_out, pointer</column>
<column name="output_array_new_b2_0_0458_out_ap_vld">out, 1, ap_vld, output_array_new_b2_0_0458_out, pointer</column>
<column name="output_array_new_b1_1_0457_out">out, 16, ap_vld, output_array_new_b1_1_0457_out, pointer</column>
<column name="output_array_new_b1_1_0457_out_ap_vld">out, 1, ap_vld, output_array_new_b1_1_0457_out, pointer</column>
<column name="output_array_new_b1_0_0456_out">out, 16, ap_vld, output_array_new_b1_0_0456_out, pointer</column>
<column name="output_array_new_b1_0_0456_out_ap_vld">out, 1, ap_vld, output_array_new_b1_0_0456_out, pointer</column>
<column name="output_array_new_w2_1_1_0455_out">out, 16, ap_vld, output_array_new_w2_1_1_0455_out, pointer</column>
<column name="output_array_new_w2_1_1_0455_out_ap_vld">out, 1, ap_vld, output_array_new_w2_1_1_0455_out, pointer</column>
<column name="output_array_new_w2_1_0_0454_out">out, 16, ap_vld, output_array_new_w2_1_0_0454_out, pointer</column>
<column name="output_array_new_w2_1_0_0454_out_ap_vld">out, 1, ap_vld, output_array_new_w2_1_0_0454_out, pointer</column>
<column name="output_array_new_w2_0_1_0453_out">out, 16, ap_vld, output_array_new_w2_0_1_0453_out, pointer</column>
<column name="output_array_new_w2_0_1_0453_out_ap_vld">out, 1, ap_vld, output_array_new_w2_0_1_0453_out, pointer</column>
<column name="output_array_new_w2_0_0_0452_out">out, 16, ap_vld, output_array_new_w2_0_0_0452_out, pointer</column>
<column name="output_array_new_w2_0_0_0452_out_ap_vld">out, 1, ap_vld, output_array_new_w2_0_0_0452_out, pointer</column>
<column name="output_array_new_w1_1_1_0451_out">out, 16, ap_vld, output_array_new_w1_1_1_0451_out, pointer</column>
<column name="output_array_new_w1_1_1_0451_out_ap_vld">out, 1, ap_vld, output_array_new_w1_1_1_0451_out, pointer</column>
<column name="output_array_new_w1_1_0_0450_out">out, 16, ap_vld, output_array_new_w1_1_0_0450_out, pointer</column>
<column name="output_array_new_w1_1_0_0450_out_ap_vld">out, 1, ap_vld, output_array_new_w1_1_0_0450_out, pointer</column>
<column name="output_array_new_w1_0_1_0449_out">out, 16, ap_vld, output_array_new_w1_0_1_0449_out, pointer</column>
<column name="output_array_new_w1_0_1_0449_out_ap_vld">out, 1, ap_vld, output_array_new_w1_0_1_0449_out, pointer</column>
<column name="output_array_new_w1_0_0_0448_out">out, 16, ap_vld, output_array_new_w1_0_0_0448_out, pointer</column>
<column name="output_array_new_w1_0_0_0448_out_ap_vld">out, 1, ap_vld, output_array_new_w1_0_0_0448_out, pointer</column>
</table>
</item>
</section>
</profile>
