
FC_v2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020f20  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002428  080210d0  080210d0  000310d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080234f8  080234f8  00040430  2**0
                  CONTENTS
  4 .ARM          00000008  080234f8  080234f8  000334f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08023500  08023500  00040430  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08023500  08023500  00033500  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08023508  08023508  00033508  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000430  20000000  0802350c  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00040430  2**0
                  CONTENTS
 10 .bss          00008ba4  20000430  20000430  00040430  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  20008fd4  20008fd4  00040430  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040430  2**0
                  CONTENTS, READONLY
 13 .debug_info   00070b82  00000000  00000000  00040460  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000ab49  00000000  00000000  000b0fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003f08  00000000  00000000  000bbb30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00038236  00000000  00000000  000bfa38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00048c3b  00000000  00000000  000f7c6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001167df  00000000  00000000  001408a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00257088  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00003c00  00000000  00000000  002570e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00012b38  00000000  00000000  0025ace0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000430 	.word	0x20000430
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080210b8 	.word	0x080210b8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000434 	.word	0x20000434
 80001ec:	080210b8 	.word	0x080210b8

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9ef 	b.w	80010c8 <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a4 	b.w	80010c8 <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9d08      	ldr	r5, [sp, #32]
 8000e0a:	4604      	mov	r4, r0
 8000e0c:	468c      	mov	ip, r1
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	f040 8083 	bne.w	8000f1a <__udivmoddi4+0x116>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4617      	mov	r7, r2
 8000e18:	d947      	bls.n	8000eaa <__udivmoddi4+0xa6>
 8000e1a:	fab2 f282 	clz	r2, r2
 8000e1e:	b142      	cbz	r2, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	f1c2 0020 	rsb	r0, r2, #32
 8000e24:	fa24 f000 	lsr.w	r0, r4, r0
 8000e28:	4091      	lsls	r1, r2
 8000e2a:	4097      	lsls	r7, r2
 8000e2c:	ea40 0c01 	orr.w	ip, r0, r1
 8000e30:	4094      	lsls	r4, r2
 8000e32:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e36:	0c23      	lsrs	r3, r4, #16
 8000e38:	fbbc f6f8 	udiv	r6, ip, r8
 8000e3c:	fa1f fe87 	uxth.w	lr, r7
 8000e40:	fb08 c116 	mls	r1, r8, r6, ip
 8000e44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e48:	fb06 f10e 	mul.w	r1, r6, lr
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d909      	bls.n	8000e64 <__udivmoddi4+0x60>
 8000e50:	18fb      	adds	r3, r7, r3
 8000e52:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e56:	f080 8119 	bcs.w	800108c <__udivmoddi4+0x288>
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	f240 8116 	bls.w	800108c <__udivmoddi4+0x288>
 8000e60:	3e02      	subs	r6, #2
 8000e62:	443b      	add	r3, r7
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e6c:	fb08 3310 	mls	r3, r8, r0, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e78:	45a6      	cmp	lr, r4
 8000e7a:	d909      	bls.n	8000e90 <__udivmoddi4+0x8c>
 8000e7c:	193c      	adds	r4, r7, r4
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	f080 8105 	bcs.w	8001090 <__udivmoddi4+0x28c>
 8000e86:	45a6      	cmp	lr, r4
 8000e88:	f240 8102 	bls.w	8001090 <__udivmoddi4+0x28c>
 8000e8c:	3802      	subs	r0, #2
 8000e8e:	443c      	add	r4, r7
 8000e90:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e94:	eba4 040e 	sub.w	r4, r4, lr
 8000e98:	2600      	movs	r6, #0
 8000e9a:	b11d      	cbz	r5, 8000ea4 <__udivmoddi4+0xa0>
 8000e9c:	40d4      	lsrs	r4, r2
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e9c5 4300 	strd	r4, r3, [r5]
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	b902      	cbnz	r2, 8000eae <__udivmoddi4+0xaa>
 8000eac:	deff      	udf	#255	; 0xff
 8000eae:	fab2 f282 	clz	r2, r2
 8000eb2:	2a00      	cmp	r2, #0
 8000eb4:	d150      	bne.n	8000f58 <__udivmoddi4+0x154>
 8000eb6:	1bcb      	subs	r3, r1, r7
 8000eb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ebc:	fa1f f887 	uxth.w	r8, r7
 8000ec0:	2601      	movs	r6, #1
 8000ec2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000ec6:	0c21      	lsrs	r1, r4, #16
 8000ec8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb08 f30c 	mul.w	r3, r8, ip
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0xe4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0xe2>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	f200 80e9 	bhi.w	80010b8 <__udivmoddi4+0x2b4>
 8000ee6:	4684      	mov	ip, r0
 8000ee8:	1ac9      	subs	r1, r1, r3
 8000eea:	b2a3      	uxth	r3, r4
 8000eec:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ef0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ef4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ef8:	fb08 f800 	mul.w	r8, r8, r0
 8000efc:	45a0      	cmp	r8, r4
 8000efe:	d907      	bls.n	8000f10 <__udivmoddi4+0x10c>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000f06:	d202      	bcs.n	8000f0e <__udivmoddi4+0x10a>
 8000f08:	45a0      	cmp	r8, r4
 8000f0a:	f200 80d9 	bhi.w	80010c0 <__udivmoddi4+0x2bc>
 8000f0e:	4618      	mov	r0, r3
 8000f10:	eba4 0408 	sub.w	r4, r4, r8
 8000f14:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000f18:	e7bf      	b.n	8000e9a <__udivmoddi4+0x96>
 8000f1a:	428b      	cmp	r3, r1
 8000f1c:	d909      	bls.n	8000f32 <__udivmoddi4+0x12e>
 8000f1e:	2d00      	cmp	r5, #0
 8000f20:	f000 80b1 	beq.w	8001086 <__udivmoddi4+0x282>
 8000f24:	2600      	movs	r6, #0
 8000f26:	e9c5 0100 	strd	r0, r1, [r5]
 8000f2a:	4630      	mov	r0, r6
 8000f2c:	4631      	mov	r1, r6
 8000f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f32:	fab3 f683 	clz	r6, r3
 8000f36:	2e00      	cmp	r6, #0
 8000f38:	d14a      	bne.n	8000fd0 <__udivmoddi4+0x1cc>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d302      	bcc.n	8000f44 <__udivmoddi4+0x140>
 8000f3e:	4282      	cmp	r2, r0
 8000f40:	f200 80b8 	bhi.w	80010b4 <__udivmoddi4+0x2b0>
 8000f44:	1a84      	subs	r4, r0, r2
 8000f46:	eb61 0103 	sbc.w	r1, r1, r3
 8000f4a:	2001      	movs	r0, #1
 8000f4c:	468c      	mov	ip, r1
 8000f4e:	2d00      	cmp	r5, #0
 8000f50:	d0a8      	beq.n	8000ea4 <__udivmoddi4+0xa0>
 8000f52:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f56:	e7a5      	b.n	8000ea4 <__udivmoddi4+0xa0>
 8000f58:	f1c2 0320 	rsb	r3, r2, #32
 8000f5c:	fa20 f603 	lsr.w	r6, r0, r3
 8000f60:	4097      	lsls	r7, r2
 8000f62:	fa01 f002 	lsl.w	r0, r1, r2
 8000f66:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6a:	40d9      	lsrs	r1, r3
 8000f6c:	4330      	orrs	r0, r6
 8000f6e:	0c03      	lsrs	r3, r0, #16
 8000f70:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f74:	fa1f f887 	uxth.w	r8, r7
 8000f78:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f7c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f80:	fb06 f108 	mul.w	r1, r6, r8
 8000f84:	4299      	cmp	r1, r3
 8000f86:	fa04 f402 	lsl.w	r4, r4, r2
 8000f8a:	d909      	bls.n	8000fa0 <__udivmoddi4+0x19c>
 8000f8c:	18fb      	adds	r3, r7, r3
 8000f8e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f92:	f080 808d 	bcs.w	80010b0 <__udivmoddi4+0x2ac>
 8000f96:	4299      	cmp	r1, r3
 8000f98:	f240 808a 	bls.w	80010b0 <__udivmoddi4+0x2ac>
 8000f9c:	3e02      	subs	r6, #2
 8000f9e:	443b      	add	r3, r7
 8000fa0:	1a5b      	subs	r3, r3, r1
 8000fa2:	b281      	uxth	r1, r0
 8000fa4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000fa8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000fac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb0:	fb00 f308 	mul.w	r3, r0, r8
 8000fb4:	428b      	cmp	r3, r1
 8000fb6:	d907      	bls.n	8000fc8 <__udivmoddi4+0x1c4>
 8000fb8:	1879      	adds	r1, r7, r1
 8000fba:	f100 3cff 	add.w	ip, r0, #4294967295
 8000fbe:	d273      	bcs.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc0:	428b      	cmp	r3, r1
 8000fc2:	d971      	bls.n	80010a8 <__udivmoddi4+0x2a4>
 8000fc4:	3802      	subs	r0, #2
 8000fc6:	4439      	add	r1, r7
 8000fc8:	1acb      	subs	r3, r1, r3
 8000fca:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fce:	e778      	b.n	8000ec2 <__udivmoddi4+0xbe>
 8000fd0:	f1c6 0c20 	rsb	ip, r6, #32
 8000fd4:	fa03 f406 	lsl.w	r4, r3, r6
 8000fd8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fdc:	431c      	orrs	r4, r3
 8000fde:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fe2:	fa01 f306 	lsl.w	r3, r1, r6
 8000fe6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fea:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fee:	431f      	orrs	r7, r3
 8000ff0:	0c3b      	lsrs	r3, r7, #16
 8000ff2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff6:	fa1f f884 	uxth.w	r8, r4
 8000ffa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffe:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8001002:	fb09 fa08 	mul.w	sl, r9, r8
 8001006:	458a      	cmp	sl, r1
 8001008:	fa02 f206 	lsl.w	r2, r2, r6
 800100c:	fa00 f306 	lsl.w	r3, r0, r6
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x220>
 8001012:	1861      	adds	r1, r4, r1
 8001014:	f109 30ff 	add.w	r0, r9, #4294967295
 8001018:	d248      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800101a:	458a      	cmp	sl, r1
 800101c:	d946      	bls.n	80010ac <__udivmoddi4+0x2a8>
 800101e:	f1a9 0902 	sub.w	r9, r9, #2
 8001022:	4421      	add	r1, r4
 8001024:	eba1 010a 	sub.w	r1, r1, sl
 8001028:	b2bf      	uxth	r7, r7
 800102a:	fbb1 f0fe 	udiv	r0, r1, lr
 800102e:	fb0e 1110 	mls	r1, lr, r0, r1
 8001032:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8001036:	fb00 f808 	mul.w	r8, r0, r8
 800103a:	45b8      	cmp	r8, r7
 800103c:	d907      	bls.n	800104e <__udivmoddi4+0x24a>
 800103e:	19e7      	adds	r7, r4, r7
 8001040:	f100 31ff 	add.w	r1, r0, #4294967295
 8001044:	d22e      	bcs.n	80010a4 <__udivmoddi4+0x2a0>
 8001046:	45b8      	cmp	r8, r7
 8001048:	d92c      	bls.n	80010a4 <__udivmoddi4+0x2a0>
 800104a:	3802      	subs	r0, #2
 800104c:	4427      	add	r7, r4
 800104e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001052:	eba7 0708 	sub.w	r7, r7, r8
 8001056:	fba0 8902 	umull	r8, r9, r0, r2
 800105a:	454f      	cmp	r7, r9
 800105c:	46c6      	mov	lr, r8
 800105e:	4649      	mov	r1, r9
 8001060:	d31a      	bcc.n	8001098 <__udivmoddi4+0x294>
 8001062:	d017      	beq.n	8001094 <__udivmoddi4+0x290>
 8001064:	b15d      	cbz	r5, 800107e <__udivmoddi4+0x27a>
 8001066:	ebb3 020e 	subs.w	r2, r3, lr
 800106a:	eb67 0701 	sbc.w	r7, r7, r1
 800106e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8001072:	40f2      	lsrs	r2, r6
 8001074:	ea4c 0202 	orr.w	r2, ip, r2
 8001078:	40f7      	lsrs	r7, r6
 800107a:	e9c5 2700 	strd	r2, r7, [r5]
 800107e:	2600      	movs	r6, #0
 8001080:	4631      	mov	r1, r6
 8001082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001086:	462e      	mov	r6, r5
 8001088:	4628      	mov	r0, r5
 800108a:	e70b      	b.n	8000ea4 <__udivmoddi4+0xa0>
 800108c:	4606      	mov	r6, r0
 800108e:	e6e9      	b.n	8000e64 <__udivmoddi4+0x60>
 8001090:	4618      	mov	r0, r3
 8001092:	e6fd      	b.n	8000e90 <__udivmoddi4+0x8c>
 8001094:	4543      	cmp	r3, r8
 8001096:	d2e5      	bcs.n	8001064 <__udivmoddi4+0x260>
 8001098:	ebb8 0e02 	subs.w	lr, r8, r2
 800109c:	eb69 0104 	sbc.w	r1, r9, r4
 80010a0:	3801      	subs	r0, #1
 80010a2:	e7df      	b.n	8001064 <__udivmoddi4+0x260>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e7d2      	b.n	800104e <__udivmoddi4+0x24a>
 80010a8:	4660      	mov	r0, ip
 80010aa:	e78d      	b.n	8000fc8 <__udivmoddi4+0x1c4>
 80010ac:	4681      	mov	r9, r0
 80010ae:	e7b9      	b.n	8001024 <__udivmoddi4+0x220>
 80010b0:	4666      	mov	r6, ip
 80010b2:	e775      	b.n	8000fa0 <__udivmoddi4+0x19c>
 80010b4:	4630      	mov	r0, r6
 80010b6:	e74a      	b.n	8000f4e <__udivmoddi4+0x14a>
 80010b8:	f1ac 0c02 	sub.w	ip, ip, #2
 80010bc:	4439      	add	r1, r7
 80010be:	e713      	b.n	8000ee8 <__udivmoddi4+0xe4>
 80010c0:	3802      	subs	r0, #2
 80010c2:	443c      	add	r4, r7
 80010c4:	e724      	b.n	8000f10 <__udivmoddi4+0x10c>
 80010c6:	bf00      	nop

080010c8 <__aeabi_idiv0>:
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop

080010cc <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b088      	sub	sp, #32
 80010d0:	af04      	add	r7, sp, #16
 80010d2:	60f8      	str	r0, [r7, #12]
 80010d4:	607a      	str	r2, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	460b      	mov	r3, r1
 80010da:	72fb      	strb	r3, [r7, #11]
 80010dc:	4613      	mov	r3, r2
 80010de:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 80010e0:	7afb      	ldrb	r3, [r7, #11]
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010e8:	9302      	str	r3, [sp, #8]
 80010ea:	893b      	ldrh	r3, [r7, #8]
 80010ec:	9301      	str	r3, [sp, #4]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	9300      	str	r3, [sp, #0]
 80010f2:	2301      	movs	r3, #1
 80010f4:	21d5      	movs	r1, #213	; 0xd5
 80010f6:	68f8      	ldr	r0, [r7, #12]
 80010f8:	f008 fc94 	bl	8009a24 <HAL_I2C_Mem_Write>
  return 0;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3710      	adds	r7, #16
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}

08001106 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b088      	sub	sp, #32
 800110a:	af04      	add	r7, sp, #16
 800110c:	60f8      	str	r0, [r7, #12]
 800110e:	607a      	str	r2, [r7, #4]
 8001110:	461a      	mov	r2, r3
 8001112:	460b      	mov	r3, r1
 8001114:	72fb      	strb	r3, [r7, #11]
 8001116:	4613      	mov	r3, r2
 8001118:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800111a:	7afb      	ldrb	r3, [r7, #11]
 800111c:	b29a      	uxth	r2, r3
 800111e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001122:	9302      	str	r3, [sp, #8]
 8001124:	893b      	ldrh	r3, [r7, #8]
 8001126:	9301      	str	r3, [sp, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	9300      	str	r3, [sp, #0]
 800112c:	2301      	movs	r3, #1
 800112e:	21d5      	movs	r1, #213	; 0xd5
 8001130:	68f8      	ldr	r0, [r7, #12]
 8001132:	f008 fd71 	bl	8009c18 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001136:	2300      	movs	r3, #0
}
 8001138:	4618      	mov	r0, r3
 800113a:	3710      	adds	r7, #16
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 8001140:	b590      	push	{r4, r7, lr}
 8001142:	b08b      	sub	sp, #44	; 0x2c
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 800114c:	4a53      	ldr	r2, [pc, #332]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 8001152:	4b52      	ldr	r3, [pc, #328]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001154:	6818      	ldr	r0, [r3, #0]
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	2216      	movs	r2, #22
 800115c:	4950      	ldr	r1, [pc, #320]	; (80012a0 <MRT_LSM6DSR_Setup+0x160>)
 800115e:	f00d fdb6 	bl	800ecce <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 8001162:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <MRT_LSM6DSR_Setup+0x164>)
 8001164:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 8001166:	4b50      	ldr	r3, [pc, #320]	; (80012a8 <MRT_LSM6DSR_Setup+0x168>)
 8001168:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 800116a:	68bb      	ldr	r3, [r7, #8]
 800116c:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800116e:	2064      	movs	r0, #100	; 0x64
 8001170:	f007 fbd6 	bl	8008920 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 8001174:	f107 031c 	add.w	r3, r7, #28
 8001178:	494c      	ldr	r1, [pc, #304]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 800117a:	4618      	mov	r0, r3
 800117c:	f006 fe0e 	bl	8007d9c <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 8001180:	4b46      	ldr	r3, [pc, #280]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001182:	6818      	ldr	r0, [r3, #0]
 8001184:	f04f 33ff 	mov.w	r3, #4294967295
 8001188:	2215      	movs	r2, #21
 800118a:	4949      	ldr	r1, [pc, #292]	; (80012b0 <MRT_LSM6DSR_Setup+0x170>)
 800118c:	f00d fd9f 	bl	800ecce <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 8001190:	4b46      	ldr	r3, [pc, #280]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 8001192:	781b      	ldrb	r3, [r3, #0]
 8001194:	2b6a      	cmp	r3, #106	; 0x6a
 8001196:	d032      	beq.n	80011fe <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 8001198:	4b40      	ldr	r3, [pc, #256]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	f04f 33ff 	mov.w	r3, #4294967295
 80011a0:	2208      	movs	r2, #8
 80011a2:	4944      	ldr	r1, [pc, #272]	; (80012b4 <MRT_LSM6DSR_Setup+0x174>)
 80011a4:	f00d fd93 	bl	800ecce <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80011a8:	4b3c      	ldr	r3, [pc, #240]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011aa:	6818      	ldr	r0, [r3, #0]
 80011ac:	f04f 33ff 	mov.w	r3, #4294967295
 80011b0:	2210      	movs	r2, #16
 80011b2:	4941      	ldr	r1, [pc, #260]	; (80012b8 <MRT_LSM6DSR_Setup+0x178>)
 80011b4:	f00d fd8b 	bl	800ecce <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 80011b8:	4b3c      	ldr	r3, [pc, #240]	; (80012ac <MRT_LSM6DSR_Setup+0x16c>)
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	461a      	mov	r2, r3
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	493e      	ldr	r1, [pc, #248]	; (80012bc <MRT_LSM6DSR_Setup+0x17c>)
 80011c4:	4618      	mov	r0, r3
 80011c6:	f01b fc2b 	bl	801ca20 <siprintf>

			__BKPT();
 80011ca:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80011cc:	4b33      	ldr	r3, [pc, #204]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ce:	681c      	ldr	r4, [r3, #0]
 80011d0:	f107 0310 	add.w	r3, r7, #16
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff f815 	bl	8000204 <strlen>
 80011da:	4603      	mov	r3, r0
 80011dc:	b29a      	uxth	r2, r3
 80011de:	f107 0110 	add.w	r1, r7, #16
 80011e2:	f04f 33ff 	mov.w	r3, #4294967295
 80011e6:	4620      	mov	r0, r4
 80011e8:	f00d fd71 	bl	800ecce <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80011ec:	4b2b      	ldr	r3, [pc, #172]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 80011ee:	6818      	ldr	r0, [r3, #0]
 80011f0:	f04f 33ff 	mov.w	r3, #4294967295
 80011f4:	2216      	movs	r2, #22
 80011f6:	4932      	ldr	r1, [pc, #200]	; (80012c0 <MRT_LSM6DSR_Setup+0x180>)
 80011f8:	f00d fd69 	bl	800ecce <HAL_UART_Transmit>
		  while(1);
 80011fc:	e7fe      	b.n	80011fc <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 80011fe:	4b27      	ldr	r3, [pc, #156]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001200:	6818      	ldr	r0, [r3, #0]
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	2206      	movs	r2, #6
 8001208:	492e      	ldr	r1, [pc, #184]	; (80012c4 <MRT_LSM6DSR_Setup+0x184>)
 800120a:	f00d fd60 	bl	800ecce <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800120e:	f107 031c 	add.w	r3, r7, #28
 8001212:	2101      	movs	r1, #1
 8001214:	4618      	mov	r0, r3
 8001216:	f006 fdd2 	bl	8007dbe <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800121a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800121e:	f007 fb7f 	bl	8008920 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001222:	f107 031c 	add.w	r3, r7, #28
 8001226:	4928      	ldr	r1, [pc, #160]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001228:	4618      	mov	r0, r3
 800122a:	f006 fdee 	bl	8007e0a <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800122e:	4b26      	ldr	r3, [pc, #152]	; (80012c8 <MRT_LSM6DSR_Setup+0x188>)
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d1f5      	bne.n	8001222 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2101      	movs	r1, #1
 800123c:	4618      	mov	r0, r3
 800123e:	f006 fc5d 	bl	8007afc <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 8001242:	f107 031c 	add.w	r3, r7, #28
 8001246:	2101      	movs	r1, #1
 8001248:	4618      	mov	r0, r3
 800124a:	f006 fa39 	bl	80076c0 <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	2101      	movs	r1, #1
 8001254:	4618      	mov	r0, r3
 8001256:	f006 fb55 	bl	8007904 <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	2100      	movs	r1, #0
 8001260:	4618      	mov	r0, r3
 8001262:	f006 fa07 	bl	8007674 <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 8001266:	f107 031c 	add.w	r3, r7, #28
 800126a:	210c      	movs	r1, #12
 800126c:	4618      	mov	r0, r3
 800126e:	f006 fb23 	bl	80078b8 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <MRT_LSM6DSR_Setup+0x15c>)
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f04f 33ff 	mov.w	r3, #4294967295
 800127a:	2219      	movs	r2, #25
 800127c:	4913      	ldr	r1, [pc, #76]	; (80012cc <MRT_LSM6DSR_Setup+0x18c>)
 800127e:	f00d fd26 	bl	800ecce <HAL_UART_Transmit>

	  return lsm_ctx;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	461c      	mov	r4, r3
 8001286:	f107 031c 	add.w	r3, r7, #28
 800128a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800128e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 8001292:	68f8      	ldr	r0, [r7, #12]
 8001294:	372c      	adds	r7, #44	; 0x2c
 8001296:	46bd      	mov	sp, r7
 8001298:	bd90      	pop	{r4, r7, pc}
 800129a:	bf00      	nop
 800129c:	20005f1c 	.word	0x20005f1c
 80012a0:	080210d0 	.word	0x080210d0
 80012a4:	080010cd 	.word	0x080010cd
 80012a8:	08001107 	.word	0x08001107
 80012ac:	2000045c 	.word	0x2000045c
 80012b0:	080210e8 	.word	0x080210e8
 80012b4:	08021100 	.word	0x08021100
 80012b8:	0802110c 	.word	0x0802110c
 80012bc:	08021120 	.word	0x08021120
 80012c0:	08021128 	.word	0x08021128
 80012c4:	08021140 	.word	0x08021140
 80012c8:	2000045d 	.word	0x2000045d
 80012cc:	08021148 	.word	0x08021148

080012d0 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	1d3c      	adds	r4, r7, #4
 80012d8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012dc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 80012de:	f107 0217 	add.w	r2, r7, #23
 80012e2:	1d3b      	adds	r3, r7, #4
 80012e4:	4611      	mov	r1, r2
 80012e6:	4618      	mov	r0, r3
 80012e8:	f006 fc2e 	bl	8007b48 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d02d      	beq.n	800134e <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 80012f2:	2206      	movs	r2, #6
 80012f4:	2100      	movs	r1, #0
 80012f6:	4818      	ldr	r0, [pc, #96]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 80012f8:	f01a f896 	bl	801b428 <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	4916      	ldr	r1, [pc, #88]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001300:	4618      	mov	r0, r3
 8001302:	f006 fcda 	bl	8007cba <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001306:	4b14      	ldr	r3, [pc, #80]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001308:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130c:	4618      	mov	r0, r3
 800130e:	f006 f965 	bl	80075dc <lsm6dsr_from_fs2g_to_mg>
 8001312:	eef0 7a40 	vmov.f32	s15, s0
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800131c:	4b0e      	ldr	r3, [pc, #56]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 800131e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	1d1c      	adds	r4, r3, #4
 8001326:	4610      	mov	r0, r2
 8001328:	f006 f958 	bl	80075dc <lsm6dsr_from_fs2g_to_mg>
 800132c:	eef0 7a40 	vmov.f32	s15, s0
 8001330:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001336:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	f103 0408 	add.w	r4, r3, #8
 8001340:	4610      	mov	r0, r2
 8001342:	f006 f94b 	bl	80075dc <lsm6dsr_from_fs2g_to_mg>
 8001346:	eef0 7a40 	vmov.f32	s15, s0
 800134a:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 800134e:	bf00      	nop
 8001350:	371c      	adds	r7, #28
 8001352:	46bd      	mov	sp, r7
 8001354:	bd90      	pop	{r4, r7, pc}
 8001356:	bf00      	nop
 8001358:	2000044c 	.word	0x2000044c

0800135c <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b087      	sub	sp, #28
 8001360:	af00      	add	r7, sp, #0
 8001362:	1d3c      	adds	r4, r7, #4
 8001364:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001368:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 800136a:	f107 0217 	add.w	r2, r7, #23
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4611      	mov	r1, r2
 8001372:	4618      	mov	r0, r3
 8001374:	f006 fc1a 	bl	8007bac <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 8001378:	7dfb      	ldrb	r3, [r7, #23]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d012      	beq.n	80013a4 <MRT_LSM6DSR_getTemperature+0x48>
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001380:	2200      	movs	r2, #0
 8001382:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 8001384:	1d3b      	adds	r3, r7, #4
 8001386:	4909      	ldr	r1, [pc, #36]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001388:	4618      	mov	r0, r3
 800138a:	f006 fc28 	bl	8007bde <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <MRT_LSM6DSR_getTemperature+0x50>)
 8001390:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001394:	4618      	mov	r0, r3
 8001396:	f006 f951 	bl	800763c <lsm6dsr_from_lsb_to_celsius>
 800139a:	eef0 7a40 	vmov.f32	s15, s0
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	edc3 7a00 	vstr	s15, [r3]

	}
}
 80013a4:	bf00      	nop
 80013a6:	371c      	adds	r7, #28
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd90      	pop	{r4, r7, pc}
 80013ac:	2000045a 	.word	0x2000045a

080013b0 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 80013b0:	b590      	push	{r4, r7, lr}
 80013b2:	b087      	sub	sp, #28
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	1d3c      	adds	r4, r7, #4
 80013b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80013bc:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 80013be:	f107 0217 	add.w	r2, r7, #23
 80013c2:	1d3b      	adds	r3, r7, #4
 80013c4:	4611      	mov	r1, r2
 80013c6:	4618      	mov	r0, r3
 80013c8:	f006 fbd7 	bl	8007b7a <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 80013cc:	7dfb      	ldrb	r3, [r7, #23]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d02d      	beq.n	800142e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 80013d2:	2206      	movs	r2, #6
 80013d4:	2100      	movs	r1, #0
 80013d6:	4818      	ldr	r0, [pc, #96]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013d8:	f01a f826 	bl	801b428 <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 80013dc:	1d3b      	adds	r3, r7, #4
 80013de:	4916      	ldr	r1, [pc, #88]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e0:	4618      	mov	r0, r3
 80013e2:	f006 fc1f 	bl	8007c24 <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 80013e6:	4b14      	ldr	r3, [pc, #80]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013ec:	4618      	mov	r0, r3
 80013ee:	f006 f90d 	bl	800760c <lsm6dsr_from_fs2000dps_to_mdps>
 80013f2:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 80013fc:	4b0e      	ldr	r3, [pc, #56]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 80013fe:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001406:	4610      	mov	r0, r2
 8001408:	f006 f900 	bl	800760c <lsm6dsr_from_fs2000dps_to_mdps>
 800140c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001410:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001414:	4b08      	ldr	r3, [pc, #32]	; (8001438 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001416:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001420:	4610      	mov	r0, r2
 8001422:	f006 f8f3 	bl	800760c <lsm6dsr_from_fs2000dps_to_mdps>
 8001426:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800142a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800142e:	bf00      	nop
 8001430:	371c      	adds	r7, #28
 8001432:	46bd      	mov	sp, r7
 8001434:	bd90      	pop	{r4, r7, pc}
 8001436:	bf00      	nop
 8001438:	20000454 	.word	0x20000454

0800143c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b08d      	sub	sp, #52	; 0x34
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 8001448:	4a4b      	ldr	r2, [pc, #300]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 800144e:	4b4a      	ldr	r3, [pc, #296]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001450:	6818      	ldr	r0, [r3, #0]
 8001452:	f04f 33ff 	mov.w	r3, #4294967295
 8001456:	2216      	movs	r2, #22
 8001458:	4948      	ldr	r1, [pc, #288]	; (800157c <MRT_LPS22HH_Setup+0x140>)
 800145a:	f00d fc38 	bl	800ecce <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 800145e:	4b48      	ldr	r3, [pc, #288]	; (8001580 <MRT_LPS22HH_Setup+0x144>)
 8001460:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 8001462:	4b48      	ldr	r3, [pc, #288]	; (8001584 <MRT_LPS22HH_Setup+0x148>)
 8001464:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 800146a:	2064      	movs	r0, #100	; 0x64
 800146c:	f007 fa58 	bl	8008920 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 8001470:	4b45      	ldr	r3, [pc, #276]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001472:	2200      	movs	r2, #0
 8001474:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 8001476:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800147a:	4943      	ldr	r1, [pc, #268]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 800147c:	4618      	mov	r0, r3
 800147e:	f006 f82c 	bl	80074da <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 8001482:	4b3d      	ldr	r3, [pc, #244]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001484:	6818      	ldr	r0, [r3, #0]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	2216      	movs	r2, #22
 800148c:	493f      	ldr	r1, [pc, #252]	; (800158c <MRT_LPS22HH_Setup+0x150>)
 800148e:	f00d fc1e 	bl	800ecce <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 8001492:	4b3d      	ldr	r3, [pc, #244]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2bb3      	cmp	r3, #179	; 0xb3
 8001498:	d031      	beq.n	80014fe <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 800149a:	4b37      	ldr	r3, [pc, #220]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 800149c:	6818      	ldr	r0, [r3, #0]
 800149e:	f04f 33ff 	mov.w	r3, #4294967295
 80014a2:	2208      	movs	r2, #8
 80014a4:	493a      	ldr	r1, [pc, #232]	; (8001590 <MRT_LPS22HH_Setup+0x154>)
 80014a6:	f00d fc12 	bl	800ecce <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 80014aa:	4b33      	ldr	r3, [pc, #204]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	f04f 33ff 	mov.w	r3, #4294967295
 80014b2:	2210      	movs	r2, #16
 80014b4:	4937      	ldr	r1, [pc, #220]	; (8001594 <MRT_LPS22HH_Setup+0x158>)
 80014b6:	f00d fc0a 	bl	800ecce <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 80014ba:	4b33      	ldr	r3, [pc, #204]	; (8001588 <MRT_LPS22HH_Setup+0x14c>)
 80014bc:	781b      	ldrb	r3, [r3, #0]
 80014be:	461a      	mov	r2, r3
 80014c0:	f107 0314 	add.w	r3, r7, #20
 80014c4:	4934      	ldr	r1, [pc, #208]	; (8001598 <MRT_LPS22HH_Setup+0x15c>)
 80014c6:	4618      	mov	r0, r3
 80014c8:	f01b faaa 	bl	801ca20 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 80014cc:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ce:	681c      	ldr	r4, [r3, #0]
 80014d0:	f107 0314 	add.w	r3, r7, #20
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7fe fe95 	bl	8000204 <strlen>
 80014da:	4603      	mov	r3, r0
 80014dc:	b29a      	uxth	r2, r3
 80014de:	f107 0114 	add.w	r1, r7, #20
 80014e2:	f04f 33ff 	mov.w	r3, #4294967295
 80014e6:	4620      	mov	r0, r4
 80014e8:	f00d fbf1 	bl	800ecce <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 80014ec:	4b22      	ldr	r3, [pc, #136]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 80014ee:	6818      	ldr	r0, [r3, #0]
 80014f0:	f04f 33ff 	mov.w	r3, #4294967295
 80014f4:	2216      	movs	r2, #22
 80014f6:	4929      	ldr	r1, [pc, #164]	; (800159c <MRT_LPS22HH_Setup+0x160>)
 80014f8:	f00d fbe9 	bl	800ecce <HAL_UART_Transmit>
		  while(1);
 80014fc:	e7fe      	b.n	80014fc <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f04f 33ff 	mov.w	r3, #4294967295
 8001506:	2204      	movs	r2, #4
 8001508:	4925      	ldr	r1, [pc, #148]	; (80015a0 <MRT_LPS22HH_Setup+0x164>)
 800150a:	f00d fbe0 	bl	800ecce <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800150e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001512:	2101      	movs	r1, #1
 8001514:	4618      	mov	r0, r3
 8001516:	f005 fff1 	bl	80074fc <lps22hh_reset_set>

	  HAL_Delay(1000);
 800151a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800151e:	f007 f9ff 	bl	8008920 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001522:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001526:	491f      	ldr	r1, [pc, #124]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001528:	4618      	mov	r0, r3
 800152a:	f006 f80d 	bl	8007548 <lps22hh_reset_get>
	  } while (lps_rst);
 800152e:	4b1d      	ldr	r3, [pc, #116]	; (80015a4 <MRT_LPS22HH_Setup+0x168>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d1f5      	bne.n	8001522 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001536:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153a:	2101      	movs	r1, #1
 800153c:	4618      	mov	r0, r3
 800153e:	f005 fef3 	bl	8007328 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 8001542:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001546:	2115      	movs	r1, #21
 8001548:	4618      	mov	r0, r3
 800154a:	f005 ff13 	bl	8007374 <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 800154e:	4b0a      	ldr	r3, [pc, #40]	; (8001578 <MRT_LPS22HH_Setup+0x13c>)
 8001550:	6818      	ldr	r0, [r3, #0]
 8001552:	f04f 33ff 	mov.w	r3, #4294967295
 8001556:	2218      	movs	r2, #24
 8001558:	4913      	ldr	r1, [pc, #76]	; (80015a8 <MRT_LPS22HH_Setup+0x16c>)
 800155a:	f00d fbb8 	bl	800ecce <HAL_UART_Transmit>

	  return lps_ctx;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	461c      	mov	r4, r3
 8001562:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001566:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800156a:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 800156e:	68f8      	ldr	r0, [r7, #12]
 8001570:	3734      	adds	r7, #52	; 0x34
 8001572:	46bd      	mov	sp, r7
 8001574:	bd90      	pop	{r4, r7, pc}
 8001576:	bf00      	nop
 8001578:	20005f1c 	.word	0x20005f1c
 800157c:	08021160 	.word	0x08021160
 8001580:	08001659 	.word	0x08001659
 8001584:	08001693 	.word	0x08001693
 8001588:	20000466 	.word	0x20000466
 800158c:	080210e8 	.word	0x080210e8
 8001590:	08021100 	.word	0x08021100
 8001594:	0802110c 	.word	0x0802110c
 8001598:	08021120 	.word	0x08021120
 800159c:	08021128 	.word	0x08021128
 80015a0:	08021140 	.word	0x08021140
 80015a4:	20000467 	.word	0x20000467
 80015a8:	08021178 	.word	0x08021178

080015ac <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b087      	sub	sp, #28
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	1d3c      	adds	r4, r7, #4
 80015b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80015b8:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 80015ba:	f107 0214 	add.w	r2, r7, #20
 80015be:	1d38      	adds	r0, r7, #4
 80015c0:	2301      	movs	r3, #1
 80015c2:	2127      	movs	r1, #39	; 0x27
 80015c4:	f005 fe4e 	bl	8007264 <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 80015c8:	7d3b      	ldrb	r3, [r7, #20]
 80015ca:	f003 0301 	and.w	r3, r3, #1
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d011      	beq.n	80015f8 <MRT_LPS22HH_getPressure+0x4c>
 80015d4:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 80015da:	1d3b      	adds	r3, r7, #4
 80015dc:	4908      	ldr	r1, [pc, #32]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015de:	4618      	mov	r0, r3
 80015e0:	f005 ff2f 	bl	8007442 <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 80015e4:	4b06      	ldr	r3, [pc, #24]	; (8001600 <MRT_LPS22HH_getPressure+0x54>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4618      	mov	r0, r3
 80015ea:	f005 fe6b 	bl	80072c4 <lps22hh_from_lsb_to_hpa>
 80015ee:	eef0 7a40 	vmov.f32	s15, s0
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015f8:	bf00      	nop
 80015fa:	371c      	adds	r7, #28
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd90      	pop	{r4, r7, pc}
 8001600:	20000460 	.word	0x20000460

08001604 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	1d3c      	adds	r4, r7, #4
 800160c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001610:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001612:	f107 0217 	add.w	r2, r7, #23
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4611      	mov	r1, r2
 800161a:	4618      	mov	r0, r3
 800161c:	f005 fef8 	bl	8007410 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001620:	7dfb      	ldrb	r3, [r7, #23]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d012      	beq.n	800164c <MRT_LPS22HH_getTemperature+0x48>
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001628:	2200      	movs	r2, #0
 800162a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800162c:	1d3b      	adds	r3, r7, #4
 800162e:	4909      	ldr	r1, [pc, #36]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001630:	4618      	mov	r0, r3
 8001632:	f005 ff2f 	bl	8007494 <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001636:	4b07      	ldr	r3, [pc, #28]	; (8001654 <MRT_LPS22HH_getTemperature+0x50>)
 8001638:	f9b3 3000 	ldrsh.w	r3, [r3]
 800163c:	4618      	mov	r0, r3
 800163e:	f005 fe59 	bl	80072f4 <lps22hh_from_lsb_to_celsius>
 8001642:	eef0 7a40 	vmov.f32	s15, s0
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	edc3 7a00 	vstr	s15, [r3]
	}
}
 800164c:	bf00      	nop
 800164e:	371c      	adds	r7, #28
 8001650:	46bd      	mov	sp, r7
 8001652:	bd90      	pop	{r4, r7, pc}
 8001654:	20000464 	.word	0x20000464

08001658 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af04      	add	r7, sp, #16
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	607a      	str	r2, [r7, #4]
 8001662:	461a      	mov	r2, r3
 8001664:	460b      	mov	r3, r1
 8001666:	72fb      	strb	r3, [r7, #11]
 8001668:	4613      	mov	r3, r2
 800166a:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 800166c:	7afb      	ldrb	r3, [r7, #11]
 800166e:	b29a      	uxth	r2, r3
 8001670:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001674:	9302      	str	r3, [sp, #8]
 8001676:	893b      	ldrh	r3, [r7, #8]
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	9300      	str	r3, [sp, #0]
 800167e:	2301      	movs	r3, #1
 8001680:	21b9      	movs	r1, #185	; 0xb9
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f008 f9ce 	bl	8009a24 <HAL_I2C_Mem_Write>
  return 0;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3710      	adds	r7, #16
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b088      	sub	sp, #32
 8001696:	af04      	add	r7, sp, #16
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	607a      	str	r2, [r7, #4]
 800169c:	461a      	mov	r2, r3
 800169e:	460b      	mov	r3, r1
 80016a0:	72fb      	strb	r3, [r7, #11]
 80016a2:	4613      	mov	r3, r2
 80016a4:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80016a6:	7afb      	ldrb	r3, [r7, #11]
 80016a8:	b29a      	uxth	r2, r3
 80016aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ae:	9302      	str	r3, [sp, #8]
 80016b0:	893b      	ldrh	r3, [r7, #8]
 80016b2:	9301      	str	r3, [sp, #4]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	9300      	str	r3, [sp, #0]
 80016b8:	2301      	movs	r3, #1
 80016ba:	21b9      	movs	r1, #185	; 0xb9
 80016bc:	68f8      	ldr	r0, [r7, #12]
 80016be:	f008 faab 	bl	8009c18 <HAL_I2C_Mem_Read>
  return 0;
 80016c2:	2300      	movs	r3, #0
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	3710      	adds	r7, #16
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}

080016cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80016d0:	f3bf 8f4f 	dsb	sy
}
 80016d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80016d6:	4b06      	ldr	r3, [pc, #24]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80016de:	4904      	ldr	r1, [pc, #16]	; (80016f0 <__NVIC_SystemReset+0x24>)
 80016e0:	4b04      	ldr	r3, [pc, #16]	; (80016f4 <__NVIC_SystemReset+0x28>)
 80016e2:	4313      	orrs	r3, r2
 80016e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80016e6:	f3bf 8f4f 	dsb	sy
}
 80016ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <__NVIC_SystemReset+0x20>
 80016f0:	e000ed00 	.word	0xe000ed00
 80016f4:	05fa0004 	.word	0x05fa0004

080016f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016fa:	b097      	sub	sp, #92	; 0x5c
 80016fc:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016fe:	f007 f8cd 	bl	800889c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001702:	f000 f981 	bl	8001a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001706:	f000 fd1b 	bl	8002140 <MX_GPIO_Init>
  MX_ADC1_Init();
 800170a:	f000 f9e9 	bl	8001ae0 <MX_ADC1_Init>
  MX_I2C1_Init();
 800170e:	f000 fa39 	bl	8001b84 <MX_I2C1_Init>
  MX_I2C2_Init();
 8001712:	f000 fa77 	bl	8001c04 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001716:	f000 fab5 	bl	8001c84 <MX_I2C3_Init>
  MX_SPI2_Init();
 800171a:	f000 fb99 	bl	8001e50 <MX_SPI2_Init>
  MX_SPI4_Init();
 800171e:	f000 fbcd 	bl	8001ebc <MX_SPI4_Init>
  MX_SPI5_Init();
 8001722:	f000 fc01 	bl	8001f28 <MX_SPI5_Init>
  MX_TIM2_Init();
 8001726:	f000 fc35 	bl	8001f94 <MX_TIM2_Init>
  MX_UART8_Init();
 800172a:	f000 fc8b 	bl	8002044 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800172e:	f000 fcb3 	bl	8002098 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 8001732:	f000 fcdb 	bl	80020ec <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001736:	f000 faff 	bl	8001d38 <MX_RTC_Init>
  //MX_IWDG_Init(); TODO remove
  MX_FATFS_Init();
 800173a:	f00f f9ad 	bl	8010a98 <MX_FATFS_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800173e:	2200      	movs	r2, #0
 8001740:	2102      	movs	r1, #2
 8001742:	488b      	ldr	r0, [pc, #556]	; (8001970 <main+0x278>)
 8001744:	f007 fff8 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8001748:	2200      	movs	r2, #0
 800174a:	2104      	movs	r1, #4
 800174c:	4888      	ldr	r0, [pc, #544]	; (8001970 <main+0x278>)
 800174e:	f007 fff3 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001752:	2200      	movs	r2, #0
 8001754:	2108      	movs	r1, #8
 8001756:	4886      	ldr	r0, [pc, #536]	; (8001970 <main+0x278>)
 8001758:	f007 ffee 	bl	8009738 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 800175c:	2201      	movs	r2, #1
 800175e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001762:	4884      	ldr	r0, [pc, #528]	; (8001974 <main+0x27c>)
 8001764:	f007 ffe8 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 8001768:	2200      	movs	r2, #0
 800176a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800176e:	4881      	ldr	r0, [pc, #516]	; (8001974 <main+0x27c>)
 8001770:	f007 ffe2 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 8001774:	2200      	movs	r2, #0
 8001776:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800177a:	487e      	ldr	r0, [pc, #504]	; (8001974 <main+0x27c>)
 800177c:	f007 ffdc 	bl	8009738 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 8001780:	2201      	movs	r2, #1
 8001782:	2102      	movs	r1, #2
 8001784:	487b      	ldr	r0, [pc, #492]	; (8001974 <main+0x27c>)
 8001786:	f007 ffd7 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 800178a:	2200      	movs	r2, #0
 800178c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001790:	4879      	ldr	r0, [pc, #484]	; (8001978 <main+0x280>)
 8001792:	f007 ffd1 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 8001796:	2200      	movs	r2, #0
 8001798:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800179c:	4876      	ldr	r0, [pc, #472]	; (8001978 <main+0x280>)
 800179e:	f007 ffcb 	bl	8009738 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80017a2:	2200      	movs	r2, #0
 80017a4:	2104      	movs	r1, #4
 80017a6:	4875      	ldr	r0, [pc, #468]	; (800197c <main+0x284>)
 80017a8:	f007 ffc6 	bl	8009738 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 80017ac:	2200      	movs	r2, #0
 80017ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017b2:	4872      	ldr	r0, [pc, #456]	; (800197c <main+0x284>)
 80017b4:	f007 ffc0 	bl	8009738 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 80017b8:	2200      	movs	r2, #0
 80017ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80017be:	486d      	ldr	r0, [pc, #436]	; (8001974 <main+0x27c>)
 80017c0:	f007 ffba 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 80017c4:	2200      	movs	r2, #0
 80017c6:	2180      	movs	r1, #128	; 0x80
 80017c8:	486d      	ldr	r0, [pc, #436]	; (8001980 <main+0x288>)
 80017ca:	f007 ffb5 	bl	8009738 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 80017ce:	2201      	movs	r2, #1
 80017d0:	2140      	movs	r1, #64	; 0x40
 80017d2:	486b      	ldr	r0, [pc, #428]	; (8001980 <main+0x288>)
 80017d4:	f007 ffb0 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 80017d8:	2201      	movs	r2, #1
 80017da:	2120      	movs	r1, #32
 80017dc:	4868      	ldr	r0, [pc, #416]	; (8001980 <main+0x288>)
 80017de:	f007 ffab 	bl	8009738 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 80017e2:	2201      	movs	r2, #1
 80017e4:	2110      	movs	r1, #16
 80017e6:	4866      	ldr	r0, [pc, #408]	; (8001980 <main+0x288>)
 80017e8:	f007 ffa6 	bl	8009738 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	2213      	movs	r2, #19
 80017f2:	4964      	ldr	r1, [pc, #400]	; (8001984 <main+0x28c>)
 80017f4:	4864      	ldr	r0, [pc, #400]	; (8001988 <main+0x290>)
 80017f6:	f00d fa6a 	bl	800ecce <HAL_UART_Transmit>

  /*
   * For external FLASH memory
   *-Put before RTOS setup because you need the external flash in its setup
   */
    MRT_SetupRTOS(&hrtc, DEBUG_UART,SLEEP_TIME); //Put here so we can pass the uart value to the setup
 80017fa:	4e63      	ldr	r6, [pc, #396]	; (8001988 <main+0x290>)
 80017fc:	23a0      	movs	r3, #160	; 0xa0
 80017fe:	930e      	str	r3, [sp, #56]	; 0x38
 8001800:	466d      	mov	r5, sp
 8001802:	f106 040c 	add.w	r4, r6, #12
 8001806:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001808:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800180c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800180e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001810:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001812:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001816:	e885 0003 	stmia.w	r5, {r0, r1}
 800181a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800181e:	485b      	ldr	r0, [pc, #364]	; (800198c <main+0x294>)
 8001820:	f006 fb98 	bl	8007f54 <MRT_SetupRTOS>
	MRT_externalFlashSetup(&DEBUG_UART);
 8001824:	4858      	ldr	r0, [pc, #352]	; (8001988 <main+0x290>)
 8001826:	f002 f953 	bl	8003ad0 <MRT_externalFlashSetup>
	   * Watch dog
	   * -Remove the MX_IWDG_Init() that is auto-generated and add it just before the osKernelStart
	   * -Need to be put after RTOS setup
	   */
	#if IWDG_ACTIVE
	MX_IWDG_Init();
 800182a:	f000 fa6b 	bl	8001d04 <MX_IWDG_Init>
	#endif

  //RTC
  MRT_setRTC(prev_hours,prev_min,prev_sec);
 800182e:	4b58      	ldr	r3, [pc, #352]	; (8001990 <main+0x298>)
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	4a58      	ldr	r2, [pc, #352]	; (8001994 <main+0x29c>)
 8001834:	7811      	ldrb	r1, [r2, #0]
 8001836:	4a58      	ldr	r2, [pc, #352]	; (8001998 <main+0x2a0>)
 8001838:	7812      	ldrb	r2, [r2, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f006 fd08 	bl	8008250 <MRT_setRTC>
  HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 8001840:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001844:	f007 f86c 	bl	8008920 <HAL_Delay>
  #if ALARM_A_ACTIVE
    if (wu_flag == 0){
 8001848:	4b54      	ldr	r3, [pc, #336]	; (800199c <main+0x2a4>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d105      	bne.n	800185c <main+0x164>
    	MRT_setAlarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 8001850:	2200      	movs	r2, #0
 8001852:	211e      	movs	r1, #30
 8001854:	2004      	movs	r0, #4
 8001856:	f006 fcb3 	bl	80081c0 <MRT_setAlarmA>
 800185a:	e004      	b.n	8001866 <main+0x16e>
    }
    else{
    	MRT_setAlarmA(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 800185c:	2200      	movs	r2, #0
 800185e:	2100      	movs	r1, #0
 8001860:	200e      	movs	r0, #14
 8001862:	f006 fcad 	bl	80081c0 <MRT_setAlarmA>

	  //**************************************************//
	  //MEMORY THREAD
#if MEMORY_THREAD
	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 8001866:	484e      	ldr	r0, [pc, #312]	; (80019a0 <main+0x2a8>)
 8001868:	f009 f84a 	bl	800a900 <HAL_IWDG_Refresh>
	  #endif

		//SD card
		sd_init_dynamic_filename("FC", "", filename);
 800186c:	4a4d      	ldr	r2, [pc, #308]	; (80019a4 <main+0x2ac>)
 800186e:	494e      	ldr	r1, [pc, #312]	; (80019a8 <main+0x2b0>)
 8001870:	484e      	ldr	r0, [pc, #312]	; (80019ac <main+0x2b4>)
 8001872:	f006 fded 	bl	8008450 <sd_init_dynamic_filename>
	 * -6 DOF IMU (LSM6DSR): 0x6A
	 * -LPS22HH: 0x5C
	 */

	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 8001876:	484a      	ldr	r0, [pc, #296]	; (80019a0 <main+0x2a8>)
 8001878:	f009 f842 	bl	800a900 <HAL_IWDG_Refresh>
	  #endif
	  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 800187c:	4c4c      	ldr	r4, [pc, #304]	; (80019b0 <main+0x2b8>)
 800187e:	463b      	mov	r3, r7
 8001880:	4a41      	ldr	r2, [pc, #260]	; (8001988 <main+0x290>)
 8001882:	494c      	ldr	r1, [pc, #304]	; (80019b4 <main+0x2bc>)
 8001884:	4618      	mov	r0, r3
 8001886:	f7ff fc5b 	bl	8001140 <MRT_LSM6DSR_Setup>
 800188a:	463b      	mov	r3, r7
 800188c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001890:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 8001894:	4842      	ldr	r0, [pc, #264]	; (80019a0 <main+0x2a8>)
 8001896:	f009 f833 	bl	800a900 <HAL_IWDG_Refresh>
	  #endif
	  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 800189a:	4c47      	ldr	r4, [pc, #284]	; (80019b8 <main+0x2c0>)
 800189c:	463b      	mov	r3, r7
 800189e:	4a3a      	ldr	r2, [pc, #232]	; (8001988 <main+0x290>)
 80018a0:	4944      	ldr	r1, [pc, #272]	; (80019b4 <main+0x2bc>)
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fdca 	bl	800143c <MRT_LPS22HH_Setup>
 80018a8:	463b      	mov	r3, r7
 80018aa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80018ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  GPS_init(&GPS_UART, &DEBUG_UART);
 80018b2:	4935      	ldr	r1, [pc, #212]	; (8001988 <main+0x290>)
 80018b4:	4841      	ldr	r0, [pc, #260]	; (80019bc <main+0x2c4>)
 80018b6:	f002 f8d7 	bl	8003a68 <GPS_init>

	  //**************************************************//
	  //TELEMETRY_THREAD
#if TELEMETRY_THREAD
	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 80018ba:	4839      	ldr	r0, [pc, #228]	; (80019a0 <main+0x2a8>)
 80018bc:	f009 f820 	bl	800a900 <HAL_IWDG_Refresh>
   	  #endif

	  #if XTEND_
	   HAL_GPIO_WritePin(XTend_CTS_Pin, GPIO_PIN_10, GPIO_PIN_RESET); //TODO is it necessary?
 80018c0:	2200      	movs	r2, #0
 80018c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018c6:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80018ca:	f007 ff35 	bl	8009738 <HAL_GPIO_WritePin>
	  set_DIO1_pin(SX_DIO_GPIO_Port, SX_DIO_Pin);
	  Tx_setup();
	  #endif

	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 80018ce:	4834      	ldr	r0, [pc, #208]	; (80019a0 <main+0x2a8>)
 80018d0:	f009 f816 	bl	800a900 <HAL_IWDG_Refresh>
	  #endif

	  #if IRIDIUM_
	  HAL_GPIO_WritePin(Iridium_RST_GPIO_Port, Iridium_RST_Pin, SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018da:	4828      	ldr	r0, [pc, #160]	; (800197c <main+0x284>)
 80018dc:	f007 ff2c 	bl	8009738 <HAL_GPIO_WritePin>
	  uint8_t lol = MRT_Static_Iridium_Setup(DEBUG_UART); //TODO remove lol?
 80018e0:	4e29      	ldr	r6, [pc, #164]	; (8001988 <main+0x290>)
 80018e2:	466d      	mov	r5, sp
 80018e4:	f106 0410 	add.w	r4, r6, #16
 80018e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018ee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80018f2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80018f4:	6823      	ldr	r3, [r4, #0]
 80018f6:	602b      	str	r3, [r5, #0]
 80018f8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80018fc:	f004 ff06 	bl	800670c <MRT_Static_Iridium_Setup>
 8001900:	4603      	mov	r3, r0
 8001902:	75fb      	strb	r3, [r7, #23]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001904:	f014 f966 	bl	8015bd4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 8001908:	4a2d      	ldr	r2, [pc, #180]	; (80019c0 <main+0x2c8>)
 800190a:	2100      	movs	r1, #0
 800190c:	482d      	ldr	r0, [pc, #180]	; (80019c4 <main+0x2cc>)
 800190e:	f014 f9ab 	bl	8015c68 <osThreadNew>
 8001912:	4603      	mov	r3, r0
 8001914:	4a2c      	ldr	r2, [pc, #176]	; (80019c8 <main+0x2d0>)
 8001916:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 8001918:	4a2c      	ldr	r2, [pc, #176]	; (80019cc <main+0x2d4>)
 800191a:	2100      	movs	r1, #0
 800191c:	482c      	ldr	r0, [pc, #176]	; (80019d0 <main+0x2d8>)
 800191e:	f014 f9a3 	bl	8015c68 <osThreadNew>
 8001922:	4603      	mov	r3, r0
 8001924:	4a2b      	ldr	r2, [pc, #172]	; (80019d4 <main+0x2dc>)
 8001926:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 8001928:	4a2b      	ldr	r2, [pc, #172]	; (80019d8 <main+0x2e0>)
 800192a:	2100      	movs	r1, #0
 800192c:	482b      	ldr	r0, [pc, #172]	; (80019dc <main+0x2e4>)
 800192e:	f014 f99b 	bl	8015c68 <osThreadNew>
 8001932:	4603      	mov	r3, r0
 8001934:	4a2a      	ldr	r2, [pc, #168]	; (80019e0 <main+0x2e8>)
 8001936:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 8001938:	4a2a      	ldr	r2, [pc, #168]	; (80019e4 <main+0x2ec>)
 800193a:	2100      	movs	r1, #0
 800193c:	482a      	ldr	r0, [pc, #168]	; (80019e8 <main+0x2f0>)
 800193e:	f014 f993 	bl	8015c68 <osThreadNew>
 8001942:	4603      	mov	r3, r0
 8001944:	4a29      	ldr	r2, [pc, #164]	; (80019ec <main+0x2f4>)
 8001946:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 8001948:	4a29      	ldr	r2, [pc, #164]	; (80019f0 <main+0x2f8>)
 800194a:	2100      	movs	r1, #0
 800194c:	4829      	ldr	r0, [pc, #164]	; (80019f4 <main+0x2fc>)
 800194e:	f014 f98b 	bl	8015c68 <osThreadNew>
 8001952:	4603      	mov	r3, r0
 8001954:	4a28      	ldr	r2, [pc, #160]	; (80019f8 <main+0x300>)
 8001956:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001958:	4a28      	ldr	r2, [pc, #160]	; (80019fc <main+0x304>)
 800195a:	2100      	movs	r1, #0
 800195c:	4828      	ldr	r0, [pc, #160]	; (8001a00 <main+0x308>)
 800195e:	f014 f983 	bl	8015c68 <osThreadNew>
 8001962:	4603      	mov	r3, r0
 8001964:	4a27      	ldr	r2, [pc, #156]	; (8001a04 <main+0x30c>)
 8001966:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001968:	f014 f958 	bl	8015c1c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800196c:	e7fe      	b.n	800196c <main+0x274>
 800196e:	bf00      	nop
 8001970:	40020800 	.word	0x40020800
 8001974:	40021800 	.word	0x40021800
 8001978:	40021400 	.word	0x40021400
 800197c:	40021000 	.word	0x40021000
 8001980:	40020c00 	.word	0x40020c00
 8001984:	080211d4 	.word	0x080211d4
 8001988:	20005ed8 	.word	0x20005ed8
 800198c:	2000693c 	.word	0x2000693c
 8001990:	2000049c 	.word	0x2000049c
 8001994:	2000049d 	.word	0x2000049d
 8001998:	2000049e 	.word	0x2000049e
 800199c:	20000711 	.word	0x20000711
 80019a0:	20006308 	.word	0x20006308
 80019a4:	20006388 	.word	0x20006388
 80019a8:	080211e8 	.word	0x080211e8
 80019ac:	080211ec 	.word	0x080211ec
 80019b0:	20006a80 	.word	0x20006a80
 80019b4:	20005f20 	.word	0x20005f20
 80019b8:	20006a70 	.word	0x20006a70
 80019bc:	200069d8 	.word	0x200069d8
 80019c0:	08022cc0 	.word	0x08022cc0
 80019c4:	08002491 	.word	0x08002491
 80019c8:	20006380 	.word	0x20006380
 80019cc:	08022ce4 	.word	0x08022ce4
 80019d0:	08002555 	.word	0x08002555
 80019d4:	200069d0 	.word	0x200069d0
 80019d8:	08022d08 	.word	0x08022d08
 80019dc:	08002571 	.word	0x08002571
 80019e0:	200069d4 	.word	0x200069d4
 80019e4:	08022d2c 	.word	0x08022d2c
 80019e8:	08002905 	.word	0x08002905
 80019ec:	20006a6c 	.word	0x20006a6c
 80019f0:	08022d50 	.word	0x08022d50
 80019f4:	080029ed 	.word	0x080029ed
 80019f8:	20006960 	.word	0x20006960
 80019fc:	08022d74 	.word	0x08022d74
 8001a00:	080029fd 	.word	0x080029fd
 8001a04:	2000636c 	.word	0x2000636c

08001a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b094      	sub	sp, #80	; 0x50
 8001a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0e:	f107 0320 	add.w	r3, r7, #32
 8001a12:	2230      	movs	r2, #48	; 0x30
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f019 fd06 	bl	801b428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a1c:	f107 030c 	add.w	r3, r7, #12
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	4b29      	ldr	r3, [pc, #164]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	4a28      	ldr	r2, [pc, #160]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3c:	4b26      	ldr	r3, [pc, #152]	; (8001ad8 <SystemClock_Config+0xd0>)
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a48:	2300      	movs	r3, #0
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	4b23      	ldr	r3, [pc, #140]	; (8001adc <SystemClock_Config+0xd4>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a54:	4a21      	ldr	r2, [pc, #132]	; (8001adc <SystemClock_Config+0xd4>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	4b1f      	ldr	r3, [pc, #124]	; (8001adc <SystemClock_Config+0xd4>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001a68:	2309      	movs	r3, #9
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a72:	2301      	movs	r3, #1
 8001a74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a76:	2302      	movs	r3, #2
 8001a78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a7a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a7e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001a80:	2308      	movs	r3, #8
 8001a82:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8001a84:	2348      	movs	r3, #72	; 0x48
 8001a86:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a88:	2302      	movs	r3, #2
 8001a8a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a90:	f107 0320 	add.w	r3, r7, #32
 8001a94:	4618      	mov	r0, r3
 8001a96:	f00a f905 	bl	800bca4 <HAL_RCC_OscConfig>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001aa0:	f001 f89e 	bl	8002be0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001aa4:	230f      	movs	r3, #15
 8001aa6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ab0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ab4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001aba:	f107 030c 	add.w	r3, r7, #12
 8001abe:	2100      	movs	r1, #0
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f00a fb67 	bl	800c194 <HAL_RCC_ClockConfig>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001acc:	f001 f888 	bl	8002be0 <Error_Handler>
  }
}
 8001ad0:	bf00      	nop
 8001ad2:	3750      	adds	r7, #80	; 0x50
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40007000 	.word	0x40007000

08001ae0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ae6:	463b      	mov	r3, r7
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001af2:	4b21      	ldr	r3, [pc, #132]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001af4:	4a21      	ldr	r2, [pc, #132]	; (8001b7c <MX_ADC1_Init+0x9c>)
 8001af6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001af8:	4b1f      	ldr	r3, [pc, #124]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001afe:	4b1e      	ldr	r3, [pc, #120]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001b04:	4b1c      	ldr	r3, [pc, #112]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b0a:	4b1b      	ldr	r3, [pc, #108]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b10:	4b19      	ldr	r3, [pc, #100]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001b18:	4b17      	ldr	r3, [pc, #92]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b1a:	2200      	movs	r2, #0
 8001b1c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b1e:	4b16      	ldr	r3, [pc, #88]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b20:	4a17      	ldr	r2, [pc, #92]	; (8001b80 <MX_ADC1_Init+0xa0>)
 8001b22:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b24:	4b14      	ldr	r3, [pc, #80]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001b2a:	4b13      	ldr	r3, [pc, #76]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001b30:	4b11      	ldr	r3, [pc, #68]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b38:	4b0f      	ldr	r3, [pc, #60]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001b3e:	480e      	ldr	r0, [pc, #56]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b40:	f006 ff12 	bl	8008968 <HAL_ADC_Init>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001b4a:	f001 f849 	bl	8002be0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001b4e:	2306      	movs	r3, #6
 8001b50:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001b52:	2301      	movs	r3, #1
 8001b54:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001b56:	2300      	movs	r3, #0
 8001b58:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001b5a:	463b      	mov	r3, r7
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4806      	ldr	r0, [pc, #24]	; (8001b78 <MX_ADC1_Init+0x98>)
 8001b60:	f007 f8e4 	bl	8008d2c <HAL_ADC_ConfigChannel>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001b6a:	f001 f839 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001b6e:	bf00      	nop
 8001b70:	3710      	adds	r7, #16
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20006784 	.word	0x20006784
 8001b7c:	40012000 	.word	0x40012000
 8001b80:	0f000001 	.word	0x0f000001

08001b84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b88:	4b1b      	ldr	r3, [pc, #108]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b8a:	4a1c      	ldr	r2, [pc, #112]	; (8001bfc <MX_I2C1_Init+0x78>)
 8001b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b8e:	4b1a      	ldr	r3, [pc, #104]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b90:	4a1b      	ldr	r2, [pc, #108]	; (8001c00 <MX_I2C1_Init+0x7c>)
 8001b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b9a:	4b17      	ldr	r3, [pc, #92]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ba0:	4b15      	ldr	r3, [pc, #84]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001ba2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ba6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ba8:	4b13      	ldr	r3, [pc, #76]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001bae:	4b12      	ldr	r3, [pc, #72]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001bb4:	4b10      	ldr	r3, [pc, #64]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001bba:	4b0f      	ldr	r3, [pc, #60]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001bc0:	480d      	ldr	r0, [pc, #52]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bc2:	f007 fdeb 	bl	800979c <HAL_I2C_Init>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001bcc:	f001 f808 	bl	8002be0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	4809      	ldr	r0, [pc, #36]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001bd4:	f008 fdd7 	bl	800a786 <HAL_I2CEx_ConfigAnalogFilter>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d001      	beq.n	8001be2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001bde:	f000 ffff 	bl	8002be0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001be2:	2100      	movs	r1, #0
 8001be4:	4804      	ldr	r0, [pc, #16]	; (8001bf8 <MX_I2C1_Init+0x74>)
 8001be6:	f008 fe0a 	bl	800a7fe <HAL_I2CEx_ConfigDigitalFilter>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001bf0:	f000 fff6 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bf4:	bf00      	nop
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200062b4 	.word	0x200062b4
 8001bfc:	40005400 	.word	0x40005400
 8001c00:	000186a0 	.word	0x000186a0

08001c04 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c08:	4b1b      	ldr	r3, [pc, #108]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c0a:	4a1c      	ldr	r2, [pc, #112]	; (8001c7c <MX_I2C2_Init+0x78>)
 8001c0c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c10:	4a1b      	ldr	r2, [pc, #108]	; (8001c80 <MX_I2C2_Init+0x7c>)
 8001c12:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c14:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c1a:	4b17      	ldr	r3, [pc, #92]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c20:	4b15      	ldr	r3, [pc, #84]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c22:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c26:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c28:	4b13      	ldr	r3, [pc, #76]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c2e:	4b12      	ldr	r3, [pc, #72]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c34:	4b10      	ldr	r3, [pc, #64]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c3a:	4b0f      	ldr	r3, [pc, #60]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c40:	480d      	ldr	r0, [pc, #52]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c42:	f007 fdab 	bl	800979c <HAL_I2C_Init>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c4c:	f000 ffc8 	bl	8002be0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c50:	2100      	movs	r1, #0
 8001c52:	4809      	ldr	r0, [pc, #36]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c54:	f008 fd97 	bl	800a786 <HAL_I2CEx_ConfigAnalogFilter>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d001      	beq.n	8001c62 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c5e:	f000 ffbf 	bl	8002be0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c62:	2100      	movs	r1, #0
 8001c64:	4804      	ldr	r0, [pc, #16]	; (8001c78 <MX_I2C2_Init+0x74>)
 8001c66:	f008 fdca 	bl	800a7fe <HAL_I2CEx_ConfigDigitalFilter>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001c70:	f000 ffb6 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20006314 	.word	0x20006314
 8001c7c:	40005800 	.word	0x40005800
 8001c80:	000186a0 	.word	0x000186a0

08001c84 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001c88:	4b1b      	ldr	r3, [pc, #108]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c8a:	4a1c      	ldr	r2, [pc, #112]	; (8001cfc <MX_I2C3_Init+0x78>)
 8001c8c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c90:	4a1b      	ldr	r2, [pc, #108]	; (8001d00 <MX_I2C3_Init+0x7c>)
 8001c92:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c94:	4b18      	ldr	r3, [pc, #96]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c96:	2200      	movs	r2, #0
 8001c98:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001c9a:	4b17      	ldr	r3, [pc, #92]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ca0:	4b15      	ldr	r3, [pc, #84]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001ca2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ca6:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ca8:	4b13      	ldr	r3, [pc, #76]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001cae:	4b12      	ldr	r3, [pc, #72]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cb4:	4b10      	ldr	r3, [pc, #64]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cba:	4b0f      	ldr	r3, [pc, #60]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cc0:	480d      	ldr	r0, [pc, #52]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cc2:	f007 fd6b 	bl	800979c <HAL_I2C_Init>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d001      	beq.n	8001cd0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001ccc:	f000 ff88 	bl	8002be0 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	4809      	ldr	r0, [pc, #36]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001cd4:	f008 fd57 	bl	800a786 <HAL_I2CEx_ConfigAnalogFilter>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001cde:	f000 ff7f 	bl	8002be0 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4804      	ldr	r0, [pc, #16]	; (8001cf8 <MX_I2C3_Init+0x74>)
 8001ce6:	f008 fd8a 	bl	800a7fe <HAL_I2CEx_ConfigDigitalFilter>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001cf0:	f000 ff76 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001cf4:	bf00      	nop
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20005f20 	.word	0x20005f20
 8001cfc:	40005c00 	.word	0x40005c00
 8001d00:	000186a0 	.word	0x000186a0

08001d04 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <MX_IWDG_Init+0x30>)
 8001d0c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001d0e:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d10:	2204      	movs	r2, #4
 8001d12:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d16:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001d1a:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001d1c:	4804      	ldr	r0, [pc, #16]	; (8001d30 <MX_IWDG_Init+0x2c>)
 8001d1e:	f008 fdad 	bl	800a87c <HAL_IWDG_Init>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001d28:	f000 ff5a 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001d2c:	bf00      	nop
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	20006308 	.word	0x20006308
 8001d34:	40003000 	.word	0x40003000

08001d38 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b090      	sub	sp, #64	; 0x40
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001d3e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d4e:	2300      	movs	r3, #0
 8001d50:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001d52:	463b      	mov	r3, r7
 8001d54:	2228      	movs	r2, #40	; 0x28
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f019 fb65 	bl	801b428 <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d5e:	4b3a      	ldr	r3, [pc, #232]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d60:	4a3a      	ldr	r2, [pc, #232]	; (8001e4c <MX_RTC_Init+0x114>)
 8001d62:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d64:	4b38      	ldr	r3, [pc, #224]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d6a:	4b37      	ldr	r3, [pc, #220]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d6c:	227f      	movs	r2, #127	; 0x7f
 8001d6e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001d70:	4b35      	ldr	r3, [pc, #212]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d72:	22ff      	movs	r2, #255	; 0xff
 8001d74:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001d76:	4b34      	ldr	r3, [pc, #208]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001d7c:	4b32      	ldr	r3, [pc, #200]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001d82:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001d88:	482f      	ldr	r0, [pc, #188]	; (8001e48 <MX_RTC_Init+0x110>)
 8001d8a:	f00a fded 	bl	800c968 <HAL_RTC_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001d94:	f000 ff24 	bl	8002be0 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001da4:	2300      	movs	r3, #0
 8001da6:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001dae:	2300      	movs	r3, #0
 8001db0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001db2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001db6:	2201      	movs	r2, #1
 8001db8:	4619      	mov	r1, r3
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <MX_RTC_Init+0x110>)
 8001dbc:	f00a fe65 	bl	800ca8a <HAL_RTC_SetTime>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001dc6:	f000 ff0b 	bl	8002be0 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001ddc:	2300      	movs	r3, #0
 8001dde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001de2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001de6:	2201      	movs	r2, #1
 8001de8:	4619      	mov	r1, r3
 8001dea:	4817      	ldr	r0, [pc, #92]	; (8001e48 <MX_RTC_Init+0x110>)
 8001dec:	f00a ff68 	bl	800ccc0 <HAL_RTC_SetDate>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001df6:	f000 fef3 	bl	8002be0 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e12:	2300      	movs	r3, #0
 8001e14:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e24:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001e2a:	463b      	mov	r3, r7
 8001e2c:	2201      	movs	r2, #1
 8001e2e:	4619      	mov	r1, r3
 8001e30:	4805      	ldr	r0, [pc, #20]	; (8001e48 <MX_RTC_Init+0x110>)
 8001e32:	f00b f83b 	bl	800ceac <HAL_RTC_SetAlarm_IT>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001e3c:	f000 fed0 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e40:	bf00      	nop
 8001e42:	3740      	adds	r7, #64	; 0x40
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}
 8001e48:	2000693c 	.word	0x2000693c
 8001e4c:	40002800 	.word	0x40002800

08001e50 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e54:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e56:	4a18      	ldr	r2, [pc, #96]	; (8001eb8 <MX_SPI2_Init+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e5a:	4b16      	ldr	r3, [pc, #88]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e5c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e60:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e62:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e68:	4b12      	ldr	r3, [pc, #72]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e74:	4b0f      	ldr	r3, [pc, #60]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e7c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e80:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e82:	4b0c      	ldr	r3, [pc, #48]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e88:	4b0a      	ldr	r3, [pc, #40]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e8e:	4b09      	ldr	r3, [pc, #36]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e94:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001e9c:	220a      	movs	r2, #10
 8001e9e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ea0:	4804      	ldr	r0, [pc, #16]	; (8001eb4 <MX_SPI2_Init+0x64>)
 8001ea2:	f00b fb33 	bl	800d50c <HAL_SPI_Init>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d001      	beq.n	8001eb0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001eac:	f000 fe98 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001eb0:	bf00      	nop
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20005f74 	.word	0x20005f74
 8001eb8:	40003800 	.word	0x40003800

08001ebc <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001ec0:	4b17      	ldr	r3, [pc, #92]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ec2:	4a18      	ldr	r2, [pc, #96]	; (8001f24 <MX_SPI4_Init+0x68>)
 8001ec4:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001ec6:	4b16      	ldr	r3, [pc, #88]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ec8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001ecc:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001ece:	4b14      	ldr	r3, [pc, #80]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ed4:	4b12      	ldr	r3, [pc, #72]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001eda:	4b11      	ldr	r3, [pc, #68]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ee0:	4b0f      	ldr	r3, [pc, #60]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001ee6:	4b0e      	ldr	r3, [pc, #56]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ee8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eec:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eee:	4b0c      	ldr	r3, [pc, #48]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ef4:	4b0a      	ldr	r3, [pc, #40]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001efa:	4b09      	ldr	r3, [pc, #36]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f00:	4b07      	ldr	r3, [pc, #28]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f08:	220a      	movs	r2, #10
 8001f0a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001f0c:	4804      	ldr	r0, [pc, #16]	; (8001f20 <MX_SPI4_Init+0x64>)
 8001f0e:	f00b fafd 	bl	800d50c <HAL_SPI_Init>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001f18:	f000 fe62 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001f1c:	bf00      	nop
 8001f1e:	bd80      	pop	{r7, pc}
 8001f20:	200068e0 	.word	0x200068e0
 8001f24:	40013400 	.word	0x40013400

08001f28 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f2c:	4b17      	ldr	r3, [pc, #92]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f2e:	4a18      	ldr	r2, [pc, #96]	; (8001f90 <MX_SPI5_Init+0x68>)
 8001f30:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f32:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f34:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f38:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f3a:	4b14      	ldr	r3, [pc, #80]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f40:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f46:	4b11      	ldr	r3, [pc, #68]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f4c:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f52:	4b0e      	ldr	r3, [pc, #56]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f54:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f58:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f5a:	4b0c      	ldr	r3, [pc, #48]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f60:	4b0a      	ldr	r3, [pc, #40]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f66:	4b09      	ldr	r3, [pc, #36]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f6c:	4b07      	ldr	r3, [pc, #28]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001f72:	4b06      	ldr	r3, [pc, #24]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f74:	220a      	movs	r2, #10
 8001f76:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f78:	4804      	ldr	r0, [pc, #16]	; (8001f8c <MX_SPI5_Init+0x64>)
 8001f7a:	f00b fac7 	bl	800d50c <HAL_SPI_Init>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001f84:	f000 fe2c 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001f88:	bf00      	nop
 8001f8a:	bd80      	pop	{r7, pc}
 8001f8c:	20005fd0 	.word	0x20005fd0
 8001f90:	40015000 	.word	0x40015000

08001f94 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	; 0x28
 8001f98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f9a:	f107 0320 	add.w	r3, r7, #32
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	601a      	str	r2, [r3, #0]
 8001fa2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	609a      	str	r2, [r3, #8]
 8001fae:	60da      	str	r2, [r3, #12]
 8001fb0:	611a      	str	r2, [r3, #16]
 8001fb2:	615a      	str	r2, [r3, #20]
 8001fb4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fb6:	4b22      	ldr	r3, [pc, #136]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fb8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fbc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001fbe:	4b20      	ldr	r3, [pc, #128]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc4:	4b1e      	ldr	r3, [pc, #120]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001fca:	4b1d      	ldr	r3, [pc, #116]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8001fd0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd2:	4b1b      	ldr	r3, [pc, #108]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd8:	4b19      	ldr	r3, [pc, #100]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fde:	4818      	ldr	r0, [pc, #96]	; (8002040 <MX_TIM2_Init+0xac>)
 8001fe0:	f00c f906 	bl	800e1f0 <HAL_TIM_PWM_Init>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001fea:	f000 fdf9 	bl	8002be0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ff6:	f107 0320 	add.w	r3, r7, #32
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	4810      	ldr	r0, [pc, #64]	; (8002040 <MX_TIM2_Init+0xac>)
 8001ffe:	f00c fd89 	bl	800eb14 <HAL_TIMEx_MasterConfigSynchronization>
 8002002:	4603      	mov	r3, r0
 8002004:	2b00      	cmp	r3, #0
 8002006:	d001      	beq.n	800200c <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002008:	f000 fdea 	bl	8002be0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200c:	2360      	movs	r3, #96	; 0x60
 800200e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002010:	2300      	movs	r3, #0
 8002012:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	2208      	movs	r2, #8
 8002020:	4619      	mov	r1, r3
 8002022:	4807      	ldr	r0, [pc, #28]	; (8002040 <MX_TIM2_Init+0xac>)
 8002024:	f00c fa3c 	bl	800e4a0 <HAL_TIM_PWM_ConfigChannel>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 800202e:	f000 fdd7 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002032:	4803      	ldr	r0, [pc, #12]	; (8002040 <MX_TIM2_Init+0xac>)
 8002034:	f001 f82a 	bl	800308c <HAL_TIM_MspPostInit>

}
 8002038:	bf00      	nop
 800203a:	3728      	adds	r7, #40	; 0x28
 800203c:	46bd      	mov	sp, r7
 800203e:	bd80      	pop	{r7, pc}
 8002040:	20006a24 	.word	0x20006a24

08002044 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 8002048:	4b11      	ldr	r3, [pc, #68]	; (8002090 <MX_UART8_Init+0x4c>)
 800204a:	4a12      	ldr	r2, [pc, #72]	; (8002094 <MX_UART8_Init+0x50>)
 800204c:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 800204e:	4b10      	ldr	r3, [pc, #64]	; (8002090 <MX_UART8_Init+0x4c>)
 8002050:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002054:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 8002056:	4b0e      	ldr	r3, [pc, #56]	; (8002090 <MX_UART8_Init+0x4c>)
 8002058:	2200      	movs	r2, #0
 800205a:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 800205c:	4b0c      	ldr	r3, [pc, #48]	; (8002090 <MX_UART8_Init+0x4c>)
 800205e:	2200      	movs	r2, #0
 8002060:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <MX_UART8_Init+0x4c>)
 8002064:	2200      	movs	r2, #0
 8002066:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <MX_UART8_Init+0x4c>)
 800206a:	220c      	movs	r2, #12
 800206c:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800206e:	4b08      	ldr	r3, [pc, #32]	; (8002090 <MX_UART8_Init+0x4c>)
 8002070:	2200      	movs	r2, #0
 8002072:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 8002074:	4b06      	ldr	r3, [pc, #24]	; (8002090 <MX_UART8_Init+0x4c>)
 8002076:	2200      	movs	r2, #0
 8002078:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 800207a:	4805      	ldr	r0, [pc, #20]	; (8002090 <MX_UART8_Init+0x4c>)
 800207c:	f00c fdda 	bl	800ec34 <HAL_UART_Init>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d001      	beq.n	800208a <MX_UART8_Init+0x46>
  {
    Error_Handler();
 8002086:	f000 fdab 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20005ed8 	.word	0x20005ed8
 8002094:	40007c00 	.word	0x40007c00

08002098 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800209c:	4b11      	ldr	r3, [pc, #68]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 800209e:	4a12      	ldr	r2, [pc, #72]	; (80020e8 <MX_USART3_UART_Init+0x50>)
 80020a0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80020a2:	4b10      	ldr	r3, [pc, #64]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020a4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020a8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020ac:	2200      	movs	r2, #0
 80020ae:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80020b0:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020b2:	2200      	movs	r2, #0
 80020b4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80020b6:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020b8:	2200      	movs	r2, #0
 80020ba:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80020bc:	4b09      	ldr	r3, [pc, #36]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020be:	220c      	movs	r2, #12
 80020c0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020c2:	4b08      	ldr	r3, [pc, #32]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020c4:	2200      	movs	r2, #0
 80020c6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80020c8:	4b06      	ldr	r3, [pc, #24]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80020ce:	4805      	ldr	r0, [pc, #20]	; (80020e4 <MX_USART3_UART_Init+0x4c>)
 80020d0:	f00c fdb0 	bl	800ec34 <HAL_UART_Init>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80020da:	f000 fd81 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20006028 	.word	0x20006028
 80020e8:	40004800 	.word	0x40004800

080020ec <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80020f0:	4b11      	ldr	r3, [pc, #68]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 80020f2:	4a12      	ldr	r2, [pc, #72]	; (800213c <MX_USART6_UART_Init+0x50>)
 80020f4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 80020f6:	4b10      	ldr	r3, [pc, #64]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 80020f8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80020fc:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80020fe:	4b0e      	ldr	r3, [pc, #56]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002104:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800210a:	4b0b      	ldr	r3, [pc, #44]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002110:	4b09      	ldr	r3, [pc, #36]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002112:	220c      	movs	r2, #12
 8002114:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002116:	4b08      	ldr	r3, [pc, #32]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002118:	2200      	movs	r2, #0
 800211a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800211c:	4b06      	ldr	r3, [pc, #24]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 800211e:	2200      	movs	r2, #0
 8002120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002122:	4805      	ldr	r0, [pc, #20]	; (8002138 <MX_USART6_UART_Init+0x4c>)
 8002124:	f00c fd86 	bl	800ec34 <HAL_UART_Init>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800212e:	f000 fd57 	bl	8002be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}
 8002136:	bf00      	nop
 8002138:	200069d8 	.word	0x200069d8
 800213c:	40011400 	.word	0x40011400

08002140 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08e      	sub	sp, #56	; 0x38
 8002144:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002146:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214a:	2200      	movs	r2, #0
 800214c:	601a      	str	r2, [r3, #0]
 800214e:	605a      	str	r2, [r3, #4]
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	60da      	str	r2, [r3, #12]
 8002154:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	623b      	str	r3, [r7, #32]
 800215a:	4bb5      	ldr	r3, [pc, #724]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	4ab4      	ldr	r2, [pc, #720]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002160:	f043 0310 	orr.w	r3, r3, #16
 8002164:	6313      	str	r3, [r2, #48]	; 0x30
 8002166:	4bb2      	ldr	r3, [pc, #712]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	f003 0310 	and.w	r3, r3, #16
 800216e:	623b      	str	r3, [r7, #32]
 8002170:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002172:	2300      	movs	r3, #0
 8002174:	61fb      	str	r3, [r7, #28]
 8002176:	4bae      	ldr	r3, [pc, #696]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800217a:	4aad      	ldr	r2, [pc, #692]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800217c:	f043 0304 	orr.w	r3, r3, #4
 8002180:	6313      	str	r3, [r2, #48]	; 0x30
 8002182:	4bab      	ldr	r3, [pc, #684]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	f003 0304 	and.w	r3, r3, #4
 800218a:	61fb      	str	r3, [r7, #28]
 800218c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800218e:	2300      	movs	r3, #0
 8002190:	61bb      	str	r3, [r7, #24]
 8002192:	4ba7      	ldr	r3, [pc, #668]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002196:	4aa6      	ldr	r2, [pc, #664]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002198:	f043 0320 	orr.w	r3, r3, #32
 800219c:	6313      	str	r3, [r2, #48]	; 0x30
 800219e:	4ba4      	ldr	r3, [pc, #656]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	f003 0320 	and.w	r3, r3, #32
 80021a6:	61bb      	str	r3, [r7, #24]
 80021a8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	617b      	str	r3, [r7, #20]
 80021ae:	4ba0      	ldr	r3, [pc, #640]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021b2:	4a9f      	ldr	r2, [pc, #636]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021b8:	6313      	str	r3, [r2, #48]	; 0x30
 80021ba:	4b9d      	ldr	r3, [pc, #628]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021c2:	617b      	str	r3, [r7, #20]
 80021c4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	613b      	str	r3, [r7, #16]
 80021ca:	4b99      	ldr	r3, [pc, #612]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a98      	ldr	r2, [pc, #608]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b96      	ldr	r3, [pc, #600]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	613b      	str	r3, [r7, #16]
 80021e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b92      	ldr	r3, [pc, #584]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a91      	ldr	r2, [pc, #580]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021ec:	f043 0302 	orr.w	r3, r3, #2
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b8f      	ldr	r3, [pc, #572]	; (8002430 <MX_GPIO_Init+0x2f0>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0302 	and.w	r3, r3, #2
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
 8002202:	4b8b      	ldr	r3, [pc, #556]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a8a      	ldr	r2, [pc, #552]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b88      	ldr	r3, [pc, #544]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002216:	60bb      	str	r3, [r7, #8]
 8002218:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	607b      	str	r3, [r7, #4]
 800221e:	4b84      	ldr	r3, [pc, #528]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a83      	ldr	r2, [pc, #524]	; (8002430 <MX_GPIO_Init+0x2f0>)
 8002224:	f043 0308 	orr.w	r3, r3, #8
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b81      	ldr	r3, [pc, #516]	; (8002430 <MX_GPIO_Init+0x2f0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	607b      	str	r3, [r7, #4]
 8002234:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 8002236:	2200      	movs	r2, #0
 8002238:	f248 4184 	movw	r1, #33924	; 0x8484
 800223c:	487d      	ldr	r0, [pc, #500]	; (8002434 <MX_GPIO_Init+0x2f4>)
 800223e:	f007 fa7b 	bl	8009738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 8002242:	2200      	movs	r2, #0
 8002244:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 8002248:	487b      	ldr	r0, [pc, #492]	; (8002438 <MX_GPIO_Init+0x2f8>)
 800224a:	f007 fa75 	bl	8009738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 800224e:	2200      	movs	r2, #0
 8002250:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8002254:	4879      	ldr	r0, [pc, #484]	; (800243c <MX_GPIO_Init+0x2fc>)
 8002256:	f007 fa6f 	bl	8009738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 800225a:	2200      	movs	r2, #0
 800225c:	2108      	movs	r1, #8
 800225e:	4878      	ldr	r0, [pc, #480]	; (8002440 <MX_GPIO_Init+0x300>)
 8002260:	f007 fa6a 	bl	8009738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 8002264:	2200      	movs	r2, #0
 8002266:	f645 2126 	movw	r1, #23078	; 0x5a26
 800226a:	4876      	ldr	r0, [pc, #472]	; (8002444 <MX_GPIO_Init+0x304>)
 800226c:	f007 fa64 	bl	8009738 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_SX_CS_GPIO_Port, SPI2_SX_CS_Pin, GPIO_PIN_RESET);
 8002270:	2200      	movs	r2, #0
 8002272:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002276:	4874      	ldr	r0, [pc, #464]	; (8002448 <MX_GPIO_Init+0x308>)
 8002278:	f007 fa5e 	bl	8009738 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 800227c:	2200      	movs	r2, #0
 800227e:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 8002282:	4872      	ldr	r0, [pc, #456]	; (800244c <MX_GPIO_Init+0x30c>)
 8002284:	f007 fa58 	bl	8009738 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 8002288:	f248 4384 	movw	r3, #33924	; 0x8484
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800228e:	2301      	movs	r3, #1
 8002290:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002292:	2300      	movs	r3, #0
 8002294:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002296:	2300      	movs	r3, #0
 8002298:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800229a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800229e:	4619      	mov	r1, r3
 80022a0:	4864      	ldr	r0, [pc, #400]	; (8002434 <MX_GPIO_Init+0x2f4>)
 80022a2:	f007 f885 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 80022a6:	f44f 4344 	mov.w	r3, #50176	; 0xc400
 80022aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ac:	2301      	movs	r3, #1
 80022ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022b0:	2300      	movs	r3, #0
 80022b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022b4:	2300      	movs	r3, #0
 80022b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80022b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022bc:	4619      	mov	r1, r3
 80022be:	485e      	ldr	r0, [pc, #376]	; (8002438 <MX_GPIO_Init+0x2f8>)
 80022c0:	f007 f876 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 80022c4:	2301      	movs	r3, #1
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80022c8:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80022cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ce:	2300      	movs	r3, #0
 80022d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 80022d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022d6:	4619      	mov	r1, r3
 80022d8:	4858      	ldr	r0, [pc, #352]	; (800243c <MX_GPIO_Init+0x2fc>)
 80022da:	f007 f869 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 80022de:	f44f 7387 	mov.w	r3, #270	; 0x10e
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022e4:	2301      	movs	r3, #1
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022ec:	2300      	movs	r3, #0
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f4:	4619      	mov	r1, r3
 80022f6:	4851      	ldr	r0, [pc, #324]	; (800243c <MX_GPIO_Init+0x2fc>)
 80022f8:	f007 f85a 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 80022fc:	2308      	movs	r3, #8
 80022fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002300:	2301      	movs	r3, #1
 8002302:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 800230c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002310:	4619      	mov	r1, r3
 8002312:	484b      	ldr	r0, [pc, #300]	; (8002440 <MX_GPIO_Init+0x300>)
 8002314:	f007 f84c 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_Prop_PyroTurboValve_LimitSwitch_Pin IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin|IN_SD_CARD_DETECT_Pin;
 8002318:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800231e:	2300      	movs	r3, #0
 8002320:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002326:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800232a:	4619      	mov	r1, r3
 800232c:	4843      	ldr	r0, [pc, #268]	; (800243c <MX_GPIO_Init+0x2fc>)
 800232e:	f007 f83f 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 8002332:	2302      	movs	r3, #2
 8002334:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002336:	2300      	movs	r3, #0
 8002338:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233a:	2300      	movs	r3, #0
 800233c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 800233e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002342:	4619      	mov	r1, r3
 8002344:	4840      	ldr	r0, [pc, #256]	; (8002448 <MX_GPIO_Init+0x308>)
 8002346:	f007 f833 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 800234a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002350:	2300      	movs	r3, #0
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002354:	2300      	movs	r3, #0
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 8002358:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800235c:	4619      	mov	r1, r3
 800235e:	4836      	ldr	r0, [pc, #216]	; (8002438 <MX_GPIO_Init+0x2f8>)
 8002360:	f007 f826 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin SX_BUSY_Pin SX_DIO_Pin IN_EJ_Main_Cont_Pin
                           IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 8002364:	f242 4319 	movw	r3, #9241	; 0x2419
 8002368:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800236a:	2300      	movs	r3, #0
 800236c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002372:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002376:	4619      	mov	r1, r3
 8002378:	4832      	ldr	r0, [pc, #200]	; (8002444 <MX_GPIO_Init+0x304>)
 800237a:	f007 f819 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_RF_SW_Pin OUT_VR_PWR_Pin
                           OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 800237e:	f645 2326 	movw	r3, #23078	; 0x5a26
 8002382:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002384:	2301      	movs	r3, #1
 8002386:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002388:	2300      	movs	r3, #0
 800238a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238c:	2300      	movs	r3, #0
 800238e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002390:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002394:	4619      	mov	r1, r3
 8002396:	482b      	ldr	r0, [pc, #172]	; (8002444 <MX_GPIO_Init+0x304>)
 8002398:	f007 f80a 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 800239c:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80023a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a2:	2300      	movs	r3, #0
 80023a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ae:	4619      	mov	r1, r3
 80023b0:	4820      	ldr	r0, [pc, #128]	; (8002434 <MX_GPIO_Init+0x2f4>)
 80023b2:	f006 fffd 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_SX_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin;
 80023b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SPI2_SX_CS_GPIO_Port, &GPIO_InitStruct);
 80023c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023cc:	4619      	mov	r1, r3
 80023ce:	481e      	ldr	r0, [pc, #120]	; (8002448 <MX_GPIO_Init+0x308>)
 80023d0:	f006 ffee 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80023d4:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 80023d8:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023da:	2301      	movs	r3, #1
 80023dc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023de:	2300      	movs	r3, #0
 80023e0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ea:	4619      	mov	r1, r3
 80023ec:	4817      	ldr	r0, [pc, #92]	; (800244c <MX_GPIO_Init+0x30c>)
 80023ee:	f006 ffdf 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 80023f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80023f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f8:	2300      	movs	r3, #0
 80023fa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 8002400:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002404:	4619      	mov	r1, r3
 8002406:	4811      	ldr	r0, [pc, #68]	; (800244c <MX_GPIO_Init+0x30c>)
 8002408:	f006 ffd2 	bl	80093b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 800240c:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002410:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002412:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002416:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800241c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002420:	4619      	mov	r1, r3
 8002422:	4808      	ldr	r0, [pc, #32]	; (8002444 <MX_GPIO_Init+0x304>)
 8002424:	f006 ffc4 	bl	80093b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8002428:	2200      	movs	r2, #0
 800242a:	2105      	movs	r1, #5
 800242c:	2006      	movs	r0, #6
 800242e:	e00f      	b.n	8002450 <MX_GPIO_Init+0x310>
 8002430:	40023800 	.word	0x40023800
 8002434:	40021000 	.word	0x40021000
 8002438:	40021400 	.word	0x40021400
 800243c:	40020800 	.word	0x40020800
 8002440:	40020000 	.word	0x40020000
 8002444:	40021800 	.word	0x40021800
 8002448:	40020400 	.word	0x40020400
 800244c:	40020c00 	.word	0x40020c00
 8002450:	f006 ff76 	bl	8009340 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002454:	2006      	movs	r0, #6
 8002456:	f006 ff8f 	bl	8009378 <HAL_NVIC_EnableIRQ>

}
 800245a:	bf00      	nop
 800245c:	3738      	adds	r7, #56	; 0x38
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop

08002464 <XTend_Transmit>:

/**
 * @brief   Function to transmit message to XTend
 * @param  Msg : char array (range 1-800)
 */
static void XTend_Transmit(char* Msg){
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&XTEND_UART, Msg, strlen(Msg), HAL_Delay);
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f7fd fec9 	bl	8000204 <strlen>
 8002472:	4603      	mov	r3, r0
 8002474:	b29a      	uxth	r2, r3
 8002476:	4b04      	ldr	r3, [pc, #16]	; (8002488 <XTend_Transmit+0x24>)
 8002478:	6879      	ldr	r1, [r7, #4]
 800247a:	4804      	ldr	r0, [pc, #16]	; (800248c <XTend_Transmit+0x28>)
 800247c:	f00c fc27 	bl	800ecce <HAL_UART_Transmit>
}
 8002480:	bf00      	nop
 8002482:	3708      	adds	r7, #8
 8002484:	46bd      	mov	sp, r7
 8002486:	bd80      	pop	{r7, pc}
 8002488:	08008921 	.word	0x08008921
 800248c:	20006028 	.word	0x20006028

08002490 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002494:	b08a      	sub	sp, #40	; 0x28
 8002496:	af06      	add	r7, sp, #24
 8002498:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 800249a:	f017 f85f 	bl	801955c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 800249e:	f013 fc75 	bl	8015d8c <osThreadGetId>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4a22      	ldr	r2, [pc, #136]	; (8002530 <StartMemory0+0xa0>)
 80024a6:	6013      	str	r3, [r2, #0]

	#if !MEMORY_THREAD
    osThreadExit();
	#endif

	uint8_t counter = 0;
 80024a8:	2300      	movs	r3, #0
 80024aa:	73fb      	strb	r3, [r7, #15]

	  /* Infinite loop */
	  for(;;)
	  {
		  //Write data to sd and flash
		  if(counter==0) sd_open_file(&filename);
 80024ac:	7bfb      	ldrb	r3, [r7, #15]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d102      	bne.n	80024b8 <StartMemory0+0x28>
 80024b2:	4820      	ldr	r0, [pc, #128]	; (8002534 <StartMemory0+0xa4>)
 80024b4:	f006 f84a 	bl	800854c <sd_open_file>
		  sprintf((char*)writeBuf, "Data: %f, %f, %f, %f\r\n", PRESSURE, MIN, SEC, SUBSEC);
 80024b8:	4b1f      	ldr	r3, [pc, #124]	; (8002538 <StartMemory0+0xa8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	4618      	mov	r0, r3
 80024be:	f7fe f863 	bl	8000588 <__aeabi_f2d>
 80024c2:	4682      	mov	sl, r0
 80024c4:	468b      	mov	fp, r1
 80024c6:	4b1d      	ldr	r3, [pc, #116]	; (800253c <StartMemory0+0xac>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7fe f85c 	bl	8000588 <__aeabi_f2d>
 80024d0:	4604      	mov	r4, r0
 80024d2:	460d      	mov	r5, r1
 80024d4:	4b1a      	ldr	r3, [pc, #104]	; (8002540 <StartMemory0+0xb0>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f7fe f855 	bl	8000588 <__aeabi_f2d>
 80024de:	4680      	mov	r8, r0
 80024e0:	4689      	mov	r9, r1
 80024e2:	4b18      	ldr	r3, [pc, #96]	; (8002544 <StartMemory0+0xb4>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7fe f84e 	bl	8000588 <__aeabi_f2d>
 80024ec:	4602      	mov	r2, r0
 80024ee:	460b      	mov	r3, r1
 80024f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80024f4:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80024f8:	e9cd 4500 	strd	r4, r5, [sp]
 80024fc:	4652      	mov	r2, sl
 80024fe:	465b      	mov	r3, fp
 8002500:	4911      	ldr	r1, [pc, #68]	; (8002548 <StartMemory0+0xb8>)
 8002502:	4812      	ldr	r0, [pc, #72]	; (800254c <StartMemory0+0xbc>)
 8002504:	f01a fa8c 	bl	801ca20 <siprintf>
		  sd_write(&fil, writeBuf);
 8002508:	4910      	ldr	r1, [pc, #64]	; (800254c <StartMemory0+0xbc>)
 800250a:	4811      	ldr	r0, [pc, #68]	; (8002550 <StartMemory0+0xc0>)
 800250c:	f006 f836 	bl	800857c <sd_write>
		  if (counter == 50) {
 8002510:	7bfb      	ldrb	r3, [r7, #15]
 8002512:	2b32      	cmp	r3, #50	; 0x32
 8002514:	d104      	bne.n	8002520 <StartMemory0+0x90>
			  f_close(&fil);
 8002516:	480e      	ldr	r0, [pc, #56]	; (8002550 <StartMemory0+0xc0>)
 8002518:	f012 ff0c 	bl	8015334 <f_close>
			  counter = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	73fb      	strb	r3, [r7, #15]
		  }
		  counter++;
 8002520:	7bfb      	ldrb	r3, [r7, #15]
 8002522:	3301      	adds	r3, #1
 8002524:	73fb      	strb	r3, [r7, #15]

		  osDelay(1000/DATA_FREQ);
 8002526:	2064      	movs	r0, #100	; 0x64
 8002528:	f013 fc9f 	bl	8015e6a <osDelay>
	  {
 800252c:	e7be      	b.n	80024ac <StartMemory0+0x1c>
 800252e:	bf00      	nop
 8002530:	20006070 	.word	0x20006070
 8002534:	20006388 	.word	0x20006388
 8002538:	20006374 	.word	0x20006374
 800253c:	20006cc4 	.word	0x20006cc4
 8002540:	2000637c 	.word	0x2000637c
 8002544:	20006cc0 	.word	0x20006cc0
 8002548:	080211f0 	.word	0x080211f0
 800254c:	2000639c 	.word	0x2000639c
 8002550:	20006a90 	.word	0x20006a90

08002554 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b0c2      	sub	sp, #264	; 0x108
 8002558:	af00      	add	r7, sp, #0
 800255a:	1d3b      	adds	r3, r7, #4
 800255c:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartEjection1 */

	//Add thread id to the list
	threadID[1]=osThreadGetId();
 800255e:	f013 fc15 	bl	8015d8c <osThreadGetId>
 8002562:	4603      	mov	r3, r0
 8002564:	4a01      	ldr	r2, [pc, #4]	; (800256c <StartEjection1+0x18>)
 8002566:	6053      	str	r3, [r2, #4]

	#if !EJECTION_THREAD
	osThreadExit();
 8002568:	f013 fc79 	bl	8015e5e <osThreadExit>
 800256c:	20006070 	.word	0x20006070

08002570 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8002570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002574:	b0b0      	sub	sp, #192	; 0xc0
 8002576:	af1a      	add	r7, sp, #104	; 0x68
 8002578:	64f8      	str	r0, [r7, #76]	; 0x4c
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 800257a:	f013 fc07 	bl	8015d8c <osThreadGetId>
 800257e:	4603      	mov	r3, r0
 8002580:	4ab0      	ldr	r2, [pc, #704]	; (8002844 <StartTelemetry2+0x2d4>)
 8002582:	6093      	str	r3, [r2, #8]

	#if !TELEMETRY_THREAD
	osThreadExit();
	#endif

	uint8_t counter = 0;
 8002584:	2300      	movs	r3, #0
 8002586:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	osDelay(1000);
 800258a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800258e:	f013 fc6c 	bl	8015e6a <osDelay>

  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8002592:	2201      	movs	r2, #1
 8002594:	2108      	movs	r1, #8
 8002596:	48ac      	ldr	r0, [pc, #688]	; (8002848 <StartTelemetry2+0x2d8>)
 8002598:	f007 f8ce 	bl	8009738 <HAL_GPIO_WritePin>

	  //Get propulsion data TODO
	  TANK_PRESSURE = transducer_pressure;
 800259c:	4bab      	ldr	r3, [pc, #684]	; (800284c <StartTelemetry2+0x2dc>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4aab      	ldr	r2, [pc, #684]	; (8002850 <StartTelemetry2+0x2e0>)
 80025a2:	6013      	str	r3, [r2, #0]
	  THERMO_TEMPERATURE = THERMO_TEMP;
 80025a4:	4bab      	ldr	r3, [pc, #684]	; (8002854 <StartTelemetry2+0x2e4>)
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4aab      	ldr	r2, [pc, #684]	; (8002858 <StartTelemetry2+0x2e8>)
 80025aa:	6013      	str	r3, [r2, #0]
	  VALVE_STATUS = 0;
 80025ac:	4bab      	ldr	r3, [pc, #684]	; (800285c <StartTelemetry2+0x2ec>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	701a      	strb	r2, [r3, #0]

	  //Send propulsion data
	  #if XTEND_ //Xtend send
  		memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 80025b2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80025b6:	2100      	movs	r1, #0
 80025b8:	48a9      	ldr	r0, [pc, #676]	; (8002860 <StartTelemetry2+0x2f0>)
 80025ba:	f018 ff35 	bl	801b428 <memset>
  		sprintf(xtend_tx_buffer,"P,%.2f,%.2f, %i,E",TANK_PRESSURE,THERMO_TEMPERATURE,VALVE_STATUS);
 80025be:	4ba4      	ldr	r3, [pc, #656]	; (8002850 <StartTelemetry2+0x2e0>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd ffe0 	bl	8000588 <__aeabi_f2d>
 80025c8:	4604      	mov	r4, r0
 80025ca:	460d      	mov	r5, r1
 80025cc:	4ba2      	ldr	r3, [pc, #648]	; (8002858 <StartTelemetry2+0x2e8>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4618      	mov	r0, r3
 80025d2:	f7fd ffd9 	bl	8000588 <__aeabi_f2d>
 80025d6:	4602      	mov	r2, r0
 80025d8:	460b      	mov	r3, r1
 80025da:	49a0      	ldr	r1, [pc, #640]	; (800285c <StartTelemetry2+0x2ec>)
 80025dc:	7809      	ldrb	r1, [r1, #0]
 80025de:	9102      	str	r1, [sp, #8]
 80025e0:	e9cd 2300 	strd	r2, r3, [sp]
 80025e4:	4622      	mov	r2, r4
 80025e6:	462b      	mov	r3, r5
 80025e8:	499e      	ldr	r1, [pc, #632]	; (8002864 <StartTelemetry2+0x2f4>)
 80025ea:	489d      	ldr	r0, [pc, #628]	; (8002860 <StartTelemetry2+0x2f0>)
 80025ec:	f01a fa18 	bl	801ca20 <siprintf>
  		XTend_Transmit(xtend_tx_buffer);
 80025f0:	489b      	ldr	r0, [pc, #620]	; (8002860 <StartTelemetry2+0x2f0>)
 80025f2:	f7ff ff37 	bl	8002464 <XTend_Transmit>
    	sprintf(sradio_tx_buffer,"P,%.2f,%.2f, %i,E",TANK_PRESSURE,THERMO_TEMPERATURE,VALVE_STATUS);
    	TxProtocol(sradio_tx_buffer, strlen(sradio_tx_buffer));
	  #endif


	  if (counter == 10){
 80025f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80025fa:	2b0a      	cmp	r3, #10
 80025fc:	f040 816d 	bne.w	80028da <StartTelemetry2+0x36a>
		  counter = 0;
 8002600:	2300      	movs	r3, #0
 8002602:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		  //Get sensors data
		  //TODO Need to verify these six to make sure they are in the right order
	  	  ACCx = acceleration_mg[0];
 8002606:	4b98      	ldr	r3, [pc, #608]	; (8002868 <StartTelemetry2+0x2f8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a98      	ldr	r2, [pc, #608]	; (800286c <StartTelemetry2+0x2fc>)
 800260c:	6013      	str	r3, [r2, #0]
	  	  ACCy = acceleration_mg[1];
 800260e:	4b96      	ldr	r3, [pc, #600]	; (8002868 <StartTelemetry2+0x2f8>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a97      	ldr	r2, [pc, #604]	; (8002870 <StartTelemetry2+0x300>)
 8002614:	6013      	str	r3, [r2, #0]
	  	  ACCz = acceleration_mg[2];
 8002616:	4b94      	ldr	r3, [pc, #592]	; (8002868 <StartTelemetry2+0x2f8>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	4a96      	ldr	r2, [pc, #600]	; (8002874 <StartTelemetry2+0x304>)
 800261c:	6013      	str	r3, [r2, #0]
	  	  GYROx = angular_rate_mdps[0];
 800261e:	4b96      	ldr	r3, [pc, #600]	; (8002878 <StartTelemetry2+0x308>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a96      	ldr	r2, [pc, #600]	; (800287c <StartTelemetry2+0x30c>)
 8002624:	6013      	str	r3, [r2, #0]
	  	  GYROy = angular_rate_mdps[1];
 8002626:	4b94      	ldr	r3, [pc, #592]	; (8002878 <StartTelemetry2+0x308>)
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4a95      	ldr	r2, [pc, #596]	; (8002880 <StartTelemetry2+0x310>)
 800262c:	6013      	str	r3, [r2, #0]
	  	  GYROz = angular_rate_mdps[2];
 800262e:	4b92      	ldr	r3, [pc, #584]	; (8002878 <StartTelemetry2+0x308>)
 8002630:	689b      	ldr	r3, [r3, #8]
 8002632:	4a94      	ldr	r2, [pc, #592]	; (8002884 <StartTelemetry2+0x314>)
 8002634:	6013      	str	r3, [r2, #0]
	  	  PRESSURE = pressure_hPa;
 8002636:	4b94      	ldr	r3, [pc, #592]	; (8002888 <StartTelemetry2+0x318>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	4a94      	ldr	r2, [pc, #592]	; (800288c <StartTelemetry2+0x31c>)
 800263c:	6013      	str	r3, [r2, #0]
		  MIN = t.tm_min;
		  SEC = t.tm_sec;
		  */

		  //From the GPS time value
		  MIN = ((uint8_t) time % 3600) / 60.0; sprintf(&MIN, "%.0f",MIN);
 800263e:	4b94      	ldr	r3, [pc, #592]	; (8002890 <StartTelemetry2+0x320>)
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002648:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 800264c:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002650:	b2db      	uxtb	r3, r3
 8002652:	4a90      	ldr	r2, [pc, #576]	; (8002894 <StartTelemetry2+0x324>)
 8002654:	fb82 1203 	smull	r1, r2, r2, r3
 8002658:	441a      	add	r2, r3
 800265a:	12d1      	asrs	r1, r2, #11
 800265c:	17da      	asrs	r2, r3, #31
 800265e:	1a8a      	subs	r2, r1, r2
 8002660:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8002664:	fb01 f202 	mul.w	r2, r1, r2
 8002668:	1a9a      	subs	r2, r3, r2
 800266a:	4610      	mov	r0, r2
 800266c:	f7fd ff7a 	bl	8000564 <__aeabi_i2d>
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	4b88      	ldr	r3, [pc, #544]	; (8002898 <StartTelemetry2+0x328>)
 8002676:	f7fe f909 	bl	800088c <__aeabi_ddiv>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4610      	mov	r0, r2
 8002680:	4619      	mov	r1, r3
 8002682:	f7fe fad1 	bl	8000c28 <__aeabi_d2f>
 8002686:	4603      	mov	r3, r0
 8002688:	4a84      	ldr	r2, [pc, #528]	; (800289c <StartTelemetry2+0x32c>)
 800268a:	6013      	str	r3, [r2, #0]
 800268c:	4b83      	ldr	r3, [pc, #524]	; (800289c <StartTelemetry2+0x32c>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4618      	mov	r0, r3
 8002692:	f7fd ff79 	bl	8000588 <__aeabi_f2d>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4981      	ldr	r1, [pc, #516]	; (80028a0 <StartTelemetry2+0x330>)
 800269c:	487f      	ldr	r0, [pc, #508]	; (800289c <StartTelemetry2+0x32c>)
 800269e:	f01a f9bf 	bl	801ca20 <siprintf>
		  SEC = (uint8_t) time % 60; sprintf(&SEC,"%.0f",SEC);
 80026a2:	4b7b      	ldr	r3, [pc, #492]	; (8002890 <StartTelemetry2+0x320>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80026ac:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
 80026b0:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	4b7b      	ldr	r3, [pc, #492]	; (80028a4 <StartTelemetry2+0x334>)
 80026b8:	fba3 1302 	umull	r1, r3, r3, r2
 80026bc:	0959      	lsrs	r1, r3, #5
 80026be:	460b      	mov	r3, r1
 80026c0:	011b      	lsls	r3, r3, #4
 80026c2:	1a5b      	subs	r3, r3, r1
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	1ad3      	subs	r3, r2, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	ee07 3a90 	vmov	s15, r3
 80026ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026d2:	4b75      	ldr	r3, [pc, #468]	; (80028a8 <StartTelemetry2+0x338>)
 80026d4:	edc3 7a00 	vstr	s15, [r3]
 80026d8:	4b73      	ldr	r3, [pc, #460]	; (80028a8 <StartTelemetry2+0x338>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4618      	mov	r0, r3
 80026de:	f7fd ff53 	bl	8000588 <__aeabi_f2d>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	496e      	ldr	r1, [pc, #440]	; (80028a0 <StartTelemetry2+0x330>)
 80026e8:	486f      	ldr	r0, [pc, #444]	; (80028a8 <StartTelemetry2+0x338>)
 80026ea:	f01a f999 	bl	801ca20 <siprintf>
		  SUBSEC = time / 3600.0; sprintf(&SUBSEC,"%.0f",SUBSEC);
 80026ee:	4b68      	ldr	r3, [pc, #416]	; (8002890 <StartTelemetry2+0x320>)
 80026f0:	ed93 7a00 	vldr	s14, [r3]
 80026f4:	eddf 6a6d 	vldr	s13, [pc, #436]	; 80028ac <StartTelemetry2+0x33c>
 80026f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026fc:	4b6c      	ldr	r3, [pc, #432]	; (80028b0 <StartTelemetry2+0x340>)
 80026fe:	edc3 7a00 	vstr	s15, [r3]
 8002702:	4b6b      	ldr	r3, [pc, #428]	; (80028b0 <StartTelemetry2+0x340>)
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4618      	mov	r0, r3
 8002708:	f7fd ff3e 	bl	8000588 <__aeabi_f2d>
 800270c:	4602      	mov	r2, r0
 800270e:	460b      	mov	r3, r1
 8002710:	4963      	ldr	r1, [pc, #396]	; (80028a0 <StartTelemetry2+0x330>)
 8002712:	4867      	ldr	r0, [pc, #412]	; (80028b0 <StartTelemetry2+0x340>)
 8002714:	f01a f984 	bl	801ca20 <siprintf>
	  	  STATE = 0; //TODO not the right value
 8002718:	4b66      	ldr	r3, [pc, #408]	; (80028b4 <StartTelemetry2+0x344>)
 800271a:	f04f 0200 	mov.w	r2, #0
 800271e:	601a      	str	r2, [r3, #0]
	  	  CONT = MRT_getContinuity();
 8002720:	f001 fc26 	bl	8003f70 <MRT_getContinuity>
 8002724:	4603      	mov	r3, r0
 8002726:	461a      	mov	r2, r3
 8002728:	4b63      	ldr	r3, [pc, #396]	; (80028b8 <StartTelemetry2+0x348>)
 800272a:	701a      	strb	r2, [r3, #0]

	  	  //Send sensors data
		  #if XTEND_ //Xtend send
			memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 800272c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002730:	2100      	movs	r1, #0
 8002732:	484b      	ldr	r0, [pc, #300]	; (8002860 <StartTelemetry2+0x2f0>)
 8002734:	f018 fe78 	bl	801b428 <memset>
			sprintf(xtend_tx_buffer,"S,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.2f,%.7f,%.7f,%.1f,%.1f,%.1f,%.2f,%i,E",
 8002738:	4b4c      	ldr	r3, [pc, #304]	; (800286c <StartTelemetry2+0x2fc>)
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd ff23 	bl	8000588 <__aeabi_f2d>
 8002742:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
 8002746:	4b4a      	ldr	r3, [pc, #296]	; (8002870 <StartTelemetry2+0x300>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4618      	mov	r0, r3
 800274c:	f7fd ff1c 	bl	8000588 <__aeabi_f2d>
 8002750:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
 8002754:	4b47      	ldr	r3, [pc, #284]	; (8002874 <StartTelemetry2+0x304>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7fd ff15 	bl	8000588 <__aeabi_f2d>
 800275e:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
 8002762:	4b46      	ldr	r3, [pc, #280]	; (800287c <StartTelemetry2+0x30c>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4618      	mov	r0, r3
 8002768:	f7fd ff0e 	bl	8000588 <__aeabi_f2d>
 800276c:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
 8002770:	4b43      	ldr	r3, [pc, #268]	; (8002880 <StartTelemetry2+0x310>)
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	4618      	mov	r0, r3
 8002776:	f7fd ff07 	bl	8000588 <__aeabi_f2d>
 800277a:	e9c7 0108 	strd	r0, r1, [r7, #32]
 800277e:	4b41      	ldr	r3, [pc, #260]	; (8002884 <StartTelemetry2+0x314>)
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	4618      	mov	r0, r3
 8002784:	f7fd ff00 	bl	8000588 <__aeabi_f2d>
 8002788:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800278c:	4b3f      	ldr	r3, [pc, #252]	; (800288c <StartTelemetry2+0x31c>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4618      	mov	r0, r3
 8002792:	f7fd fef9 	bl	8000588 <__aeabi_f2d>
 8002796:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800279a:	4b48      	ldr	r3, [pc, #288]	; (80028bc <StartTelemetry2+0x34c>)
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	4618      	mov	r0, r3
 80027a0:	f7fd fef2 	bl	8000588 <__aeabi_f2d>
 80027a4:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80027a8:	4b45      	ldr	r3, [pc, #276]	; (80028c0 <StartTelemetry2+0x350>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7fd feeb 	bl	8000588 <__aeabi_f2d>
 80027b2:	e9c7 0100 	strd	r0, r1, [r7]
 80027b6:	4b39      	ldr	r3, [pc, #228]	; (800289c <StartTelemetry2+0x32c>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f7fd fee4 	bl	8000588 <__aeabi_f2d>
 80027c0:	4682      	mov	sl, r0
 80027c2:	468b      	mov	fp, r1
 80027c4:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <StartTelemetry2+0x338>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7fd fedd 	bl	8000588 <__aeabi_f2d>
 80027ce:	4680      	mov	r8, r0
 80027d0:	4689      	mov	r9, r1
 80027d2:	4b37      	ldr	r3, [pc, #220]	; (80028b0 <StartTelemetry2+0x340>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7fd fed6 	bl	8000588 <__aeabi_f2d>
 80027dc:	4604      	mov	r4, r0
 80027de:	460d      	mov	r5, r1
 80027e0:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <StartTelemetry2+0x344>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fecf 	bl	8000588 <__aeabi_f2d>
 80027ea:	4b33      	ldr	r3, [pc, #204]	; (80028b8 <StartTelemetry2+0x348>)
 80027ec:	781b      	ldrb	r3, [r3, #0]
 80027ee:	9318      	str	r3, [sp, #96]	; 0x60
 80027f0:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 80027f4:	e9cd 4514 	strd	r4, r5, [sp, #80]	; 0x50
 80027f8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80027fc:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8002800:	ed97 7b00 	vldr	d7, [r7]
 8002804:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8002808:	ed97 7b02 	vldr	d7, [r7, #8]
 800280c:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8002810:	ed97 7b04 	vldr	d7, [r7, #16]
 8002814:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8002818:	ed97 7b06 	vldr	d7, [r7, #24]
 800281c:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002820:	ed97 7b08 	vldr	d7, [r7, #32]
 8002824:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002828:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 800282c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8002830:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8002834:	ed8d 7b02 	vstr	d7, [sp, #8]
 8002838:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 800283c:	ed8d 7b00 	vstr	d7, [sp]
 8002840:	e040      	b.n	80028c4 <StartTelemetry2+0x354>
 8002842:	bf00      	nop
 8002844:	20006070 	.word	0x20006070
 8002848:	40020800 	.word	0x40020800
 800284c:	2000695c 	.word	0x2000695c
 8002850:	20006384 	.word	0x20006384
 8002854:	20006a20 	.word	0x20006a20
 8002858:	200068d8 	.word	0x200068d8
 800285c:	20006368 	.word	0x20006368
 8002860:	200067d8 	.word	0x200067d8
 8002864:	08021208 	.word	0x08021208
 8002868:	20000470 	.word	0x20000470
 800286c:	200069cc 	.word	0x200069cc
 8002870:	20006a1c 	.word	0x20006a1c
 8002874:	20006398 	.word	0x20006398
 8002878:	2000047c 	.word	0x2000047c
 800287c:	20006378 	.word	0x20006378
 8002880:	20006370 	.word	0x20006370
 8002884:	200067d4 	.word	0x200067d4
 8002888:	20000468 	.word	0x20000468
 800288c:	20006374 	.word	0x20006374
 8002890:	200069c8 	.word	0x200069c8
 8002894:	91a2b3c5 	.word	0x91a2b3c5
 8002898:	404e0000 	.word	0x404e0000
 800289c:	20006cc4 	.word	0x20006cc4
 80028a0:	0802121c 	.word	0x0802121c
 80028a4:	88888889 	.word	0x88888889
 80028a8:	2000637c 	.word	0x2000637c
 80028ac:	45610000 	.word	0x45610000
 80028b0:	20006cc0 	.word	0x20006cc0
 80028b4:	200068dc 	.word	0x200068dc
 80028b8:	20006a8c 	.word	0x20006a8c
 80028bc:	20006938 	.word	0x20006938
 80028c0:	200067cc 	.word	0x200067cc
 80028c4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80028c8:	490b      	ldr	r1, [pc, #44]	; (80028f8 <StartTelemetry2+0x388>)
 80028ca:	480c      	ldr	r0, [pc, #48]	; (80028fc <StartTelemetry2+0x38c>)
 80028cc:	f01a f8a8 	bl	801ca20 <siprintf>
										ACCx,ACCy,ACCz,GYROx,GYROy,GYROz,PRESSURE,LATITUDE,LONGITUDE,MIN,SEC,SUBSEC,STATE,CONT);
			XTend_Transmit(xtend_tx_buffer);
 80028d0:	480a      	ldr	r0, [pc, #40]	; (80028fc <StartTelemetry2+0x38c>)
 80028d2:	f7ff fdc7 	bl	8002464 <XTend_Transmit>
		  #endif


		  #if IRIDIUM_ //Iridium send
		    //TODO Can get stuck for some time (SHOULD CHANGE TIMEOUT)
		    MRT_Static_Iridium_getTime(); //TODO doesn't cost anything
 80028d6:	f003 ff5b 	bl	8006790 <MRT_Static_Iridium_getTime>
		    //MRT_Static_Iridium_sendMessage(msg); TODO IT COSTS CREDITS WATCH OUT
		  #endif
	  }
	  counter++;
 80028da:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80028de:	3301      	adds	r3, #1
 80028e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57


	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80028e4:	2200      	movs	r2, #0
 80028e6:	2108      	movs	r1, #8
 80028e8:	4805      	ldr	r0, [pc, #20]	; (8002900 <StartTelemetry2+0x390>)
 80028ea:	f006 ff25 	bl	8009738 <HAL_GPIO_WritePin>


      osDelay(1000/SEND_FREQ);
 80028ee:	2032      	movs	r0, #50	; 0x32
 80028f0:	f013 fabb 	bl	8015e6a <osDelay>
	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 80028f4:	e64d      	b.n	8002592 <StartTelemetry2+0x22>
 80028f6:	bf00      	nop
 80028f8:	08021224 	.word	0x08021224
 80028fc:	200067d8 	.word	0x200067d8
 8002900:	40020800 	.word	0x40020800

08002904 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 800290c:	f013 fa3e 	bl	8015d8c <osThreadGetId>
 8002910:	4603      	mov	r3, r0
 8002912:	4a27      	ldr	r2, [pc, #156]	; (80029b0 <StartSensors3+0xac>)
 8002914:	60d3      	str	r3, [r2, #12]

	#if !SENSORS_THREAD
	osThreadExit();
	#endif

	uint8_t counter = 0;
 8002916:	2300      	movs	r3, #0
 8002918:	73fb      	strb	r3, [r7, #15]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 800291a:	2201      	movs	r2, #1
 800291c:	2102      	movs	r1, #2
 800291e:	4825      	ldr	r0, [pc, #148]	; (80029b4 <StartSensors3+0xb0>)
 8002920:	f006 ff0a 	bl	8009738 <HAL_GPIO_WritePin>

	  if (counter == 10){
 8002924:	7bfb      	ldrb	r3, [r7, #15]
 8002926:	2b0a      	cmp	r3, #10
 8002928:	d12b      	bne.n	8002982 <StartSensors3+0x7e>
		  counter=0;
 800292a:	2300      	movs	r3, #0
 800292c:	73fb      	strb	r3, [r7, #15]

		  //GPS
		  GPS_Poll(&LATITUDE, &LONGITUDE, &time);
 800292e:	4a22      	ldr	r2, [pc, #136]	; (80029b8 <StartSensors3+0xb4>)
 8002930:	4922      	ldr	r1, [pc, #136]	; (80029bc <StartSensors3+0xb8>)
 8002932:	4823      	ldr	r0, [pc, #140]	; (80029c0 <StartSensors3+0xbc>)
 8002934:	f000 fe36 	bl	80035a4 <GPS_Poll>

	  	  //LSM6DSR
	  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 8002938:	4a22      	ldr	r2, [pc, #136]	; (80029c4 <StartSensors3+0xc0>)
 800293a:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <StartSensors3+0xc4>)
 800293c:	ca07      	ldmia	r2, {r0, r1, r2}
 800293e:	f7fe fcc7 	bl	80012d0 <MRT_LSM6DSR_getAcceleration>
	  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 8002942:	4a20      	ldr	r2, [pc, #128]	; (80029c4 <StartSensors3+0xc0>)
 8002944:	4b21      	ldr	r3, [pc, #132]	; (80029cc <StartSensors3+0xc8>)
 8002946:	ca07      	ldmia	r2, {r0, r1, r2}
 8002948:	f7fe fd32 	bl	80013b0 <MRT_LSM6DSR_getAngularRate>
		  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 800294c:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <StartSensors3+0xc0>)
 800294e:	4b20      	ldr	r3, [pc, #128]	; (80029d0 <StartSensors3+0xcc>)
 8002950:	ca07      	ldmia	r2, {r0, r1, r2}
 8002952:	f7fe fd03 	bl	800135c <MRT_LSM6DSR_getTemperature>

		  //LPS22HH
		  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 8002956:	4a1f      	ldr	r2, [pc, #124]	; (80029d4 <StartSensors3+0xd0>)
 8002958:	4b1f      	ldr	r3, [pc, #124]	; (80029d8 <StartSensors3+0xd4>)
 800295a:	ca07      	ldmia	r2, {r0, r1, r2}
 800295c:	f7fe fe52 	bl	8001604 <MRT_LPS22HH_getTemperature>
		  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 8002960:	4a1c      	ldr	r2, [pc, #112]	; (80029d4 <StartSensors3+0xd0>)
 8002962:	4b1e      	ldr	r3, [pc, #120]	; (80029dc <StartSensors3+0xd8>)
 8002964:	ca07      	ldmia	r2, {r0, r1, r2}
 8002966:	f7fe fe21 	bl	80015ac <MRT_LPS22HH_getPressure>
		  altitude_m = MRT_getAltitude(pressure_hPa); //Update altitude
 800296a:	4b1c      	ldr	r3, [pc, #112]	; (80029dc <StartSensors3+0xd8>)
 800296c:	edd3 7a00 	vldr	s15, [r3]
 8002970:	eeb0 0a67 	vmov.f32	s0, s15
 8002974:	f001 fb74 	bl	8004060 <MRT_getAltitude>
 8002978:	eef0 7a40 	vmov.f32	s15, s0
 800297c:	4b18      	ldr	r3, [pc, #96]	; (80029e0 <StartSensors3+0xdc>)
 800297e:	edc3 7a00 	vstr	s15, [r3]
	  }
	  counter++;
 8002982:	7bfb      	ldrb	r3, [r7, #15]
 8002984:	3301      	adds	r3, #1
 8002986:	73fb      	strb	r3, [r7, #15]


	  //Poll propulsion sensors

	  //Thermocouple
	  Max31855_Read_Temp();
 8002988:	f005 fcaa 	bl	80082e0 <Max31855_Read_Temp>

	  //Pressure tank
	  transducer_pressure = MRT_prop_poll_pressure_transducer(&hadc1);
 800298c:	4815      	ldr	r0, [pc, #84]	; (80029e4 <StartSensors3+0xe0>)
 800298e:	f001 fb23 	bl	8003fd8 <MRT_prop_poll_pressure_transducer>
 8002992:	eef0 7a40 	vmov.f32	s15, s0
 8002996:	4b14      	ldr	r3, [pc, #80]	; (80029e8 <StartSensors3+0xe4>)
 8002998:	edc3 7a00 	vstr	s15, [r3]


	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800299c:	2200      	movs	r2, #0
 800299e:	2102      	movs	r1, #2
 80029a0:	4804      	ldr	r0, [pc, #16]	; (80029b4 <StartSensors3+0xb0>)
 80029a2:	f006 fec9 	bl	8009738 <HAL_GPIO_WritePin>

	  osDelay(1000/POLL_FREQ);
 80029a6:	2032      	movs	r0, #50	; 0x32
 80029a8:	f013 fa5f 	bl	8015e6a <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80029ac:	e7b5      	b.n	800291a <StartSensors3+0x16>
 80029ae:	bf00      	nop
 80029b0:	20006070 	.word	0x20006070
 80029b4:	40020800 	.word	0x40020800
 80029b8:	200069c8 	.word	0x200069c8
 80029bc:	200067cc 	.word	0x200067cc
 80029c0:	20006938 	.word	0x20006938
 80029c4:	20006a80 	.word	0x20006a80
 80029c8:	20000470 	.word	0x20000470
 80029cc:	2000047c 	.word	0x2000047c
 80029d0:	20000488 	.word	0x20000488
 80029d4:	20006a70 	.word	0x20006a70
 80029d8:	2000046c 	.word	0x2000046c
 80029dc:	20000468 	.word	0x20000468
 80029e0:	2000048c 	.word	0x2000048c
 80029e4:	20006784 	.word	0x20006784
 80029e8:	2000695c 	.word	0x2000695c

080029ec <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b0c2      	sub	sp, #264	; 0x108
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	1d3b      	adds	r3, r7, #4
 80029f4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartPrinting */

	#if !PRINTING_THREAD
	osThreadExit();
 80029f6:	f013 fa32 	bl	8015e5e <osThreadExit>
	...

080029fc <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 80029fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029fe:	b0cb      	sub	sp, #300	; 0x12c
 8002a00:	af04      	add	r7, sp, #16
 8002a02:	1d3b      	adds	r3, r7, #4
 8002a04:	6018      	str	r0, [r3, #0]
	osThreadState_t thread_state;

  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002a06:	2201      	movs	r2, #1
 8002a08:	2104      	movs	r1, #4
 8002a0a:	485d      	ldr	r0, [pc, #372]	; (8002b80 <StartWatchDog+0x184>)
 8002a0c:	f006 fe94 	bl	8009738 <HAL_GPIO_WritePin>

	#if IWDG_ACTIVE
	HAL_IWDG_Refresh(&hiwdg);
 8002a10:	485c      	ldr	r0, [pc, #368]	; (8002b84 <StartWatchDog+0x188>)
 8002a12:	f007 ff75 	bl	800a900 <HAL_IWDG_Refresh>
	#endif

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002a16:	2200      	movs	r2, #0
 8002a18:	495b      	ldr	r1, [pc, #364]	; (8002b88 <StartWatchDog+0x18c>)
 8002a1a:	485c      	ldr	r0, [pc, #368]	; (8002b8c <StartWatchDog+0x190>)
 8002a1c:	f00a f8f2 	bl	800cc04 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002a20:	2200      	movs	r2, #0
 8002a22:	495b      	ldr	r1, [pc, #364]	; (8002b90 <StartWatchDog+0x194>)
 8002a24:	4859      	ldr	r0, [pc, #356]	; (8002b8c <StartWatchDog+0x190>)
 8002a26:	f00a f9f2 	bl	800ce0e <HAL_RTC_GetDate>

	 prev_hours = sTime.Hours;
 8002a2a:	4b57      	ldr	r3, [pc, #348]	; (8002b88 <StartWatchDog+0x18c>)
 8002a2c:	781a      	ldrb	r2, [r3, #0]
 8002a2e:	4b59      	ldr	r3, [pc, #356]	; (8002b94 <StartWatchDog+0x198>)
 8002a30:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 8002a32:	4b55      	ldr	r3, [pc, #340]	; (8002b88 <StartWatchDog+0x18c>)
 8002a34:	785a      	ldrb	r2, [r3, #1]
 8002a36:	4b58      	ldr	r3, [pc, #352]	; (8002b98 <StartWatchDog+0x19c>)
 8002a38:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 8002a3a:	4b53      	ldr	r3, [pc, #332]	; (8002b88 <StartWatchDog+0x18c>)
 8002a3c:	789a      	ldrb	r2, [r3, #2]
 8002a3e:	4b57      	ldr	r3, [pc, #348]	; (8002b9c <StartWatchDog+0x1a0>)
 8002a40:	701a      	strb	r2, [r3, #0]

	 memset(buffer, 0, TX_BUF_DIM);
 8002a42:	f107 030c 	add.w	r3, r7, #12
 8002a46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f018 fceb 	bl	801b428 <memset>
	 sprintf(buffer, "Time: %i:%i:%i	Date: \r\n %f\r\n", prev_hours,prev_min,prev_sec, altitude_m);
 8002a52:	4b50      	ldr	r3, [pc, #320]	; (8002b94 <StartWatchDog+0x198>)
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	461d      	mov	r5, r3
 8002a58:	4b4f      	ldr	r3, [pc, #316]	; (8002b98 <StartWatchDog+0x19c>)
 8002a5a:	781b      	ldrb	r3, [r3, #0]
 8002a5c:	461e      	mov	r6, r3
 8002a5e:	4b4f      	ldr	r3, [pc, #316]	; (8002b9c <StartWatchDog+0x1a0>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	461c      	mov	r4, r3
 8002a64:	4b4e      	ldr	r3, [pc, #312]	; (8002ba0 <StartWatchDog+0x1a4>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4618      	mov	r0, r3
 8002a6a:	f7fd fd8d 	bl	8000588 <__aeabi_f2d>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	f107 000c 	add.w	r0, r7, #12
 8002a76:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a7a:	9400      	str	r4, [sp, #0]
 8002a7c:	4633      	mov	r3, r6
 8002a7e:	462a      	mov	r2, r5
 8002a80:	4948      	ldr	r1, [pc, #288]	; (8002ba4 <StartWatchDog+0x1a8>)
 8002a82:	f019 ffcd 	bl	801ca20 <siprintf>
	 HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002a86:	f107 030c 	add.w	r3, r7, #12
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7fd fbba 	bl	8000204 <strlen>
 8002a90:	4603      	mov	r3, r0
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	f107 010c 	add.w	r1, r7, #12
 8002a98:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9c:	4842      	ldr	r0, [pc, #264]	; (8002ba8 <StartWatchDog+0x1ac>)
 8002a9e:	f00c f916 	bl	800ecce <HAL_UART_Transmit>
	   * does it at the same time or it's a hardfault crash
	   *
	   * Moved the other code where we write to external flash to this thread (when going to sleep)
	   */
	  //Save the time
	  MRT_saveRTCTime();
 8002aa2:	f001 fa53 	bl	8003f4c <MRT_saveRTCTime>

	  //Check if it's sleep time
	  if (flagA==1){
 8002aa6:	4b41      	ldr	r3, [pc, #260]	; (8002bac <StartWatchDog+0x1b0>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d111      	bne.n	8002ad2 <StartWatchDog+0xd6>
		//Update iwdg_flag
		iwdg_flag = 1;
 8002aae:	4b40      	ldr	r3, [pc, #256]	; (8002bb0 <StartWatchDog+0x1b4>)
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002ab4:	4b3e      	ldr	r3, [pc, #248]	; (8002bb0 <StartWatchDog+0x1b4>)
 8002ab6:	781a      	ldrb	r2, [r3, #0]
 8002ab8:	4b3e      	ldr	r3, [pc, #248]	; (8002bb4 <StartWatchDog+0x1b8>)
 8002aba:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8002abc:	2001      	movs	r0, #1
 8002abe:	f001 fd77 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	2101      	movs	r1, #1
 8002ac8:	483a      	ldr	r0, [pc, #232]	; (8002bb4 <StartWatchDog+0x1b8>)
 8002aca:	f001 febb 	bl	8004844 <W25qxx_WriteSector>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8002ace:	f7fe fdfd 	bl	80016cc <__NVIC_SystemReset>
	  }


	  //Check each thread state
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002ad8:	e043      	b.n	8002b62 <StartWatchDog+0x166>
		  thread_state = osThreadGetState(threadID[i]);
 8002ada:	4a37      	ldr	r2, [pc, #220]	; (8002bb8 <StartWatchDog+0x1bc>)
 8002adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002ae0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f013 f95d 	bl	8015da4 <osThreadGetState>
 8002aea:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

		  if (thread_state == osThreadInactive ||
 8002aee:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d007      	beq.n	8002b06 <StartWatchDog+0x10a>
 8002af6:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002afa:	2b03      	cmp	r3, #3
 8002afc:	d003      	beq.n	8002b06 <StartWatchDog+0x10a>
		      thread_state == osThreadBlocked  ||
 8002afe:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b02:	2b04      	cmp	r3, #4
 8002b04:	d120      	bne.n	8002b48 <StartWatchDog+0x14c>
		      thread_state == osThreadTerminated){
			  uint8_t ejection_stage = 5; //TODO invented a random variable with a random value
 8002b06:	2305      	movs	r3, #5
 8002b08:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
			  if (i==1 && ejection_stage < 5){
 8002b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	d10c      	bne.n	8002b2e <StartWatchDog+0x132>
 8002b14:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002b18:	2b04      	cmp	r3, #4
 8002b1a:	d808      	bhi.n	8002b2e <StartWatchDog+0x132>
				 osThreadResume(threadID[i]);
 8002b1c:	4a26      	ldr	r2, [pc, #152]	; (8002bb8 <StartWatchDog+0x1bc>)
 8002b1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f013 f978 	bl	8015e1c <osThreadResume>
		      thread_state == osThreadTerminated){
 8002b2c:	e013      	b.n	8002b56 <StartWatchDog+0x15a>
			  }
			  else if (i!=1){
 8002b2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d00f      	beq.n	8002b56 <StartWatchDog+0x15a>
				 osThreadResume(threadID[i]);
 8002b36:	4a20      	ldr	r2, [pc, #128]	; (8002bb8 <StartWatchDog+0x1bc>)
 8002b38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b40:	4618      	mov	r0, r3
 8002b42:	f013 f96b 	bl	8015e1c <osThreadResume>
		      thread_state == osThreadTerminated){
 8002b46:	e006      	b.n	8002b56 <StartWatchDog+0x15a>
			  }
		  }

		  else if (thread_state == osThreadError){
 8002b48:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b50:	d102      	bne.n	8002b58 <StartWatchDog+0x15c>
			  NVIC_SystemReset();
 8002b52:	f7fe fdbb 	bl	80016cc <__NVIC_SystemReset>
		      thread_state == osThreadTerminated){
 8002b56:	bf00      	nop
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8002b58:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8002b62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	ddb7      	ble.n	8002ada <StartWatchDog+0xde>
		  else if (thread_state == osThreadReserved){ TODO not sure what is this state
		  }
		  */
	  }

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2104      	movs	r1, #4
 8002b6e:	4804      	ldr	r0, [pc, #16]	; (8002b80 <StartWatchDog+0x184>)
 8002b70:	f006 fde2 	bl	8009738 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8002b74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002b78:	f013 f977 	bl	8015e6a <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002b7c:	e743      	b.n	8002a06 <StartWatchDog+0xa>
 8002b7e:	bf00      	nop
 8002b80:	40020800 	.word	0x40020800
 8002b84:	20006308 	.word	0x20006308
 8002b88:	200006d0 	.word	0x200006d0
 8002b8c:	2000693c 	.word	0x2000693c
 8002b90:	200006e4 	.word	0x200006e4
 8002b94:	2000049c 	.word	0x2000049c
 8002b98:	2000049d 	.word	0x2000049d
 8002b9c:	2000049e 	.word	0x2000049e
 8002ba0:	2000048c 	.word	0x2000048c
 8002ba4:	0802126c 	.word	0x0802126c
 8002ba8:	20005ed8 	.word	0x20005ed8
 8002bac:	20000710 	.word	0x20000710
 8002bb0:	2000049b 	.word	0x2000049b
 8002bb4:	2000606c 	.word	0x2000606c
 8002bb8:	20006070 	.word	0x20006070

08002bbc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d101      	bne.n	8002bd2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002bce:	f005 fe87 	bl	80088e0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40001000 	.word	0x40001000

08002be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002be4:	bf00      	nop
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
	...

08002bf0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	607b      	str	r3, [r7, #4]
 8002bfa:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <HAL_MspInit+0x54>)
 8002bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bfe:	4a11      	ldr	r2, [pc, #68]	; (8002c44 <HAL_MspInit+0x54>)
 8002c00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c04:	6453      	str	r3, [r2, #68]	; 0x44
 8002c06:	4b0f      	ldr	r3, [pc, #60]	; (8002c44 <HAL_MspInit+0x54>)
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c0e:	607b      	str	r3, [r7, #4]
 8002c10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	603b      	str	r3, [r7, #0]
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <HAL_MspInit+0x54>)
 8002c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1a:	4a0a      	ldr	r2, [pc, #40]	; (8002c44 <HAL_MspInit+0x54>)
 8002c1c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c20:	6413      	str	r3, [r2, #64]	; 0x40
 8002c22:	4b08      	ldr	r3, [pc, #32]	; (8002c44 <HAL_MspInit+0x54>)
 8002c24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c2a:	603b      	str	r3, [r7, #0]
 8002c2c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	210f      	movs	r1, #15
 8002c32:	f06f 0001 	mvn.w	r0, #1
 8002c36:	f006 fb83 	bl	8009340 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}
 8002c42:	bf00      	nop
 8002c44:	40023800 	.word	0x40023800

08002c48 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b08a      	sub	sp, #40	; 0x28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	2200      	movs	r2, #0
 8002c56:	601a      	str	r2, [r3, #0]
 8002c58:	605a      	str	r2, [r3, #4]
 8002c5a:	609a      	str	r2, [r3, #8]
 8002c5c:	60da      	str	r2, [r3, #12]
 8002c5e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a17      	ldr	r2, [pc, #92]	; (8002cc4 <HAL_ADC_MspInit+0x7c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d127      	bne.n	8002cba <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
 8002c6e:	4b16      	ldr	r3, [pc, #88]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c72:	4a15      	ldr	r2, [pc, #84]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c78:	6453      	str	r3, [r2, #68]	; 0x44
 8002c7a:	4b13      	ldr	r3, [pc, #76]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c82:	613b      	str	r3, [r7, #16]
 8002c84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
 8002c8a:	4b0f      	ldr	r3, [pc, #60]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c8e:	4a0e      	ldr	r2, [pc, #56]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c90:	f043 0301 	orr.w	r3, r3, #1
 8002c94:	6313      	str	r3, [r2, #48]	; 0x30
 8002c96:	4b0c      	ldr	r3, [pc, #48]	; (8002cc8 <HAL_ADC_MspInit+0x80>)
 8002c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	60fb      	str	r3, [r7, #12]
 8002ca0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8002ca2:	2340      	movs	r3, #64	; 0x40
 8002ca4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ca6:	2303      	movs	r3, #3
 8002ca8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002caa:	2300      	movs	r3, #0
 8002cac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8002cae:	f107 0314 	add.w	r3, r7, #20
 8002cb2:	4619      	mov	r1, r3
 8002cb4:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HAL_ADC_MspInit+0x84>)
 8002cb6:	f006 fb7b 	bl	80093b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002cba:	bf00      	nop
 8002cbc:	3728      	adds	r7, #40	; 0x28
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	40012000 	.word	0x40012000
 8002cc8:	40023800 	.word	0x40023800
 8002ccc:	40020000 	.word	0x40020000

08002cd0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b08e      	sub	sp, #56	; 0x38
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cdc:	2200      	movs	r2, #0
 8002cde:	601a      	str	r2, [r3, #0]
 8002ce0:	605a      	str	r2, [r3, #4]
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	60da      	str	r2, [r3, #12]
 8002ce6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a5c      	ldr	r2, [pc, #368]	; (8002e60 <HAL_I2C_MspInit+0x190>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d12d      	bne.n	8002d4e <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	623b      	str	r3, [r7, #32]
 8002cf6:	4b5b      	ldr	r3, [pc, #364]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002cf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cfa:	4a5a      	ldr	r2, [pc, #360]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002cfc:	f043 0302 	orr.w	r3, r3, #2
 8002d00:	6313      	str	r3, [r2, #48]	; 0x30
 8002d02:	4b58      	ldr	r3, [pc, #352]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	623b      	str	r3, [r7, #32]
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002d0e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d14:	2312      	movs	r3, #18
 8002d16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d20:	2304      	movs	r3, #4
 8002d22:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d28:	4619      	mov	r1, r3
 8002d2a:	484f      	ldr	r0, [pc, #316]	; (8002e68 <HAL_I2C_MspInit+0x198>)
 8002d2c:	f006 fb40 	bl	80093b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d30:	2300      	movs	r3, #0
 8002d32:	61fb      	str	r3, [r7, #28]
 8002d34:	4b4b      	ldr	r3, [pc, #300]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d38:	4a4a      	ldr	r2, [pc, #296]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d3a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002d3e:	6413      	str	r3, [r2, #64]	; 0x40
 8002d40:	4b48      	ldr	r3, [pc, #288]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d48:	61fb      	str	r3, [r7, #28]
 8002d4a:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002d4c:	e083      	b.n	8002e56 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C2)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a46      	ldr	r2, [pc, #280]	; (8002e6c <HAL_I2C_MspInit+0x19c>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d12d      	bne.n	8002db4 <HAL_I2C_MspInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d58:	2300      	movs	r3, #0
 8002d5a:	61bb      	str	r3, [r7, #24]
 8002d5c:	4b41      	ldr	r3, [pc, #260]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d60:	4a40      	ldr	r2, [pc, #256]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d62:	f043 0302 	orr.w	r3, r3, #2
 8002d66:	6313      	str	r3, [r2, #48]	; 0x30
 8002d68:	4b3e      	ldr	r3, [pc, #248]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d6c:	f003 0302 	and.w	r3, r3, #2
 8002d70:	61bb      	str	r3, [r7, #24]
 8002d72:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002d74:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002d78:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d7a:	2312      	movs	r3, #18
 8002d7c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d82:	2303      	movs	r3, #3
 8002d84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002d86:	2304      	movs	r3, #4
 8002d88:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d8a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d8e:	4619      	mov	r1, r3
 8002d90:	4835      	ldr	r0, [pc, #212]	; (8002e68 <HAL_I2C_MspInit+0x198>)
 8002d92:	f006 fb0d 	bl	80093b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002d96:	2300      	movs	r3, #0
 8002d98:	617b      	str	r3, [r7, #20]
 8002d9a:	4b32      	ldr	r3, [pc, #200]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9e:	4a31      	ldr	r2, [pc, #196]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002da0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002da4:	6413      	str	r3, [r2, #64]	; 0x40
 8002da6:	4b2f      	ldr	r3, [pc, #188]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002da8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002daa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dae:	617b      	str	r3, [r7, #20]
 8002db0:	697b      	ldr	r3, [r7, #20]
}
 8002db2:	e050      	b.n	8002e56 <HAL_I2C_MspInit+0x186>
  else if(hi2c->Instance==I2C3)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a2d      	ldr	r2, [pc, #180]	; (8002e70 <HAL_I2C_MspInit+0x1a0>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d14b      	bne.n	8002e56 <HAL_I2C_MspInit+0x186>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	613b      	str	r3, [r7, #16]
 8002dc2:	4b28      	ldr	r3, [pc, #160]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc6:	4a27      	ldr	r2, [pc, #156]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002dc8:	f043 0304 	orr.w	r3, r3, #4
 8002dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8002dce:	4b25      	ldr	r3, [pc, #148]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd2:	f003 0304 	and.w	r3, r3, #4
 8002dd6:	613b      	str	r3, [r7, #16]
 8002dd8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]
 8002dde:	4b21      	ldr	r3, [pc, #132]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de2:	4a20      	ldr	r2, [pc, #128]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dea:	4b1e      	ldr	r3, [pc, #120]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dee:	f003 0301 	and.w	r3, r3, #1
 8002df2:	60fb      	str	r3, [r7, #12]
 8002df4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002df6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dfc:	2312      	movs	r3, #18
 8002dfe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e00:	2301      	movs	r3, #1
 8002e02:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e04:	2303      	movs	r3, #3
 8002e06:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002e08:	2304      	movs	r3, #4
 8002e0a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e10:	4619      	mov	r1, r3
 8002e12:	4818      	ldr	r0, [pc, #96]	; (8002e74 <HAL_I2C_MspInit+0x1a4>)
 8002e14:	f006 facc 	bl	80093b0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e18:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002e1c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002e1e:	2312      	movs	r3, #18
 8002e20:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e22:	2301      	movs	r3, #1
 8002e24:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e26:	2303      	movs	r3, #3
 8002e28:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002e2a:	2304      	movs	r3, #4
 8002e2c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e32:	4619      	mov	r1, r3
 8002e34:	4810      	ldr	r0, [pc, #64]	; (8002e78 <HAL_I2C_MspInit+0x1a8>)
 8002e36:	f006 fabb 	bl	80093b0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	60bb      	str	r3, [r7, #8]
 8002e3e:	4b09      	ldr	r3, [pc, #36]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002e40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e42:	4a08      	ldr	r2, [pc, #32]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002e44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002e48:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4a:	4b06      	ldr	r3, [pc, #24]	; (8002e64 <HAL_I2C_MspInit+0x194>)
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e52:	60bb      	str	r3, [r7, #8]
 8002e54:	68bb      	ldr	r3, [r7, #8]
}
 8002e56:	bf00      	nop
 8002e58:	3738      	adds	r7, #56	; 0x38
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40005400 	.word	0x40005400
 8002e64:	40023800 	.word	0x40023800
 8002e68:	40020400 	.word	0x40020400
 8002e6c:	40005800 	.word	0x40005800
 8002e70:	40005c00 	.word	0x40005c00
 8002e74:	40020800 	.word	0x40020800
 8002e78:	40020000 	.word	0x40020000

08002e7c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b08e      	sub	sp, #56	; 0x38
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002e84:	f107 0308 	add.w	r3, r7, #8
 8002e88:	2230      	movs	r2, #48	; 0x30
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	4618      	mov	r0, r3
 8002e8e:	f018 facb 	bl	801b428 <memset>
  if(hrtc->Instance==RTC)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a10      	ldr	r2, [pc, #64]	; (8002ed8 <HAL_RTC_MspInit+0x5c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d119      	bne.n	8002ed0 <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002e9c:	2320      	movs	r3, #32
 8002e9e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002ea0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ea4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ea6:	f107 0308 	add.w	r3, r7, #8
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f009 fb9e 	bl	800c5ec <HAL_RCCEx_PeriphCLKConfig>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d001      	beq.n	8002eba <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002eb6:	f7ff fe93 	bl	8002be0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002eba:	4b08      	ldr	r3, [pc, #32]	; (8002edc <HAL_RTC_MspInit+0x60>)
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	2105      	movs	r1, #5
 8002ec4:	2029      	movs	r0, #41	; 0x29
 8002ec6:	f006 fa3b 	bl	8009340 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8002eca:	2029      	movs	r0, #41	; 0x29
 8002ecc:	f006 fa54 	bl	8009378 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002ed0:	bf00      	nop
 8002ed2:	3738      	adds	r7, #56	; 0x38
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	40002800 	.word	0x40002800
 8002edc:	42470e3c 	.word	0x42470e3c

08002ee0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b08e      	sub	sp, #56	; 0x38
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ee8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002eec:	2200      	movs	r2, #0
 8002eee:	601a      	str	r2, [r3, #0]
 8002ef0:	605a      	str	r2, [r3, #4]
 8002ef2:	609a      	str	r2, [r3, #8]
 8002ef4:	60da      	str	r2, [r3, #12]
 8002ef6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	4a4c      	ldr	r2, [pc, #304]	; (8003030 <HAL_SPI_MspInit+0x150>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d12d      	bne.n	8002f5e <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002f02:	2300      	movs	r3, #0
 8002f04:	623b      	str	r3, [r7, #32]
 8002f06:	4b4b      	ldr	r3, [pc, #300]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	4a4a      	ldr	r2, [pc, #296]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f10:	6413      	str	r3, [r2, #64]	; 0x40
 8002f12:	4b48      	ldr	r3, [pc, #288]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f1a:	623b      	str	r3, [r7, #32]
 8002f1c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61fb      	str	r3, [r7, #28]
 8002f22:	4b44      	ldr	r3, [pc, #272]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f26:	4a43      	ldr	r2, [pc, #268]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f28:	f043 0302 	orr.w	r3, r3, #2
 8002f2c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f2e:	4b41      	ldr	r3, [pc, #260]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f32:	f003 0302 	and.w	r3, r3, #2
 8002f36:	61fb      	str	r3, [r7, #28]
 8002f38:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002f3a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002f3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f40:	2302      	movs	r3, #2
 8002f42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f48:	2303      	movs	r3, #3
 8002f4a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002f4c:	2305      	movs	r3, #5
 8002f4e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f54:	4619      	mov	r1, r3
 8002f56:	4838      	ldr	r0, [pc, #224]	; (8003038 <HAL_SPI_MspInit+0x158>)
 8002f58:	f006 fa2a 	bl	80093b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002f5c:	e064      	b.n	8003028 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a36      	ldr	r2, [pc, #216]	; (800303c <HAL_SPI_MspInit+0x15c>)
 8002f64:	4293      	cmp	r3, r2
 8002f66:	d12d      	bne.n	8002fc4 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61bb      	str	r3, [r7, #24]
 8002f6c:	4b31      	ldr	r3, [pc, #196]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f6e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f70:	4a30      	ldr	r2, [pc, #192]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f72:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002f76:	6453      	str	r3, [r2, #68]	; 0x44
 8002f78:	4b2e      	ldr	r3, [pc, #184]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f80:	61bb      	str	r3, [r7, #24]
 8002f82:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f84:	2300      	movs	r3, #0
 8002f86:	617b      	str	r3, [r7, #20]
 8002f88:	4b2a      	ldr	r3, [pc, #168]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f8c:	4a29      	ldr	r2, [pc, #164]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f8e:	f043 0310 	orr.w	r3, r3, #16
 8002f92:	6313      	str	r3, [r2, #48]	; 0x30
 8002f94:	4b27      	ldr	r3, [pc, #156]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f98:	f003 0310 	and.w	r3, r3, #16
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8002fa0:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8002fa4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fa6:	2302      	movs	r3, #2
 8002fa8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002faa:	2300      	movs	r3, #0
 8002fac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8002fb2:	2305      	movs	r3, #5
 8002fb4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002fb6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4820      	ldr	r0, [pc, #128]	; (8003040 <HAL_SPI_MspInit+0x160>)
 8002fbe:	f006 f9f7 	bl	80093b0 <HAL_GPIO_Init>
}
 8002fc2:	e031      	b.n	8003028 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a1e      	ldr	r2, [pc, #120]	; (8003044 <HAL_SPI_MspInit+0x164>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d12c      	bne.n	8003028 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002fce:	2300      	movs	r3, #0
 8002fd0:	613b      	str	r3, [r7, #16]
 8002fd2:	4b18      	ldr	r3, [pc, #96]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fd6:	4a17      	ldr	r2, [pc, #92]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002fd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002fdc:	6453      	str	r3, [r2, #68]	; 0x44
 8002fde:	4b15      	ldr	r3, [pc, #84]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002fe0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fe6:	613b      	str	r3, [r7, #16]
 8002fe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002fea:	2300      	movs	r3, #0
 8002fec:	60fb      	str	r3, [r7, #12]
 8002fee:	4b11      	ldr	r3, [pc, #68]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff2:	4a10      	ldr	r2, [pc, #64]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002ff4:	f043 0320 	orr.w	r3, r3, #32
 8002ff8:	6313      	str	r3, [r2, #48]	; 0x30
 8002ffa:	4b0e      	ldr	r3, [pc, #56]	; (8003034 <HAL_SPI_MspInit+0x154>)
 8002ffc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffe:	f003 0320 	and.w	r3, r3, #32
 8003002:	60fb      	str	r3, [r7, #12]
 8003004:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8003006:	f44f 7360 	mov.w	r3, #896	; 0x380
 800300a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800300c:	2302      	movs	r3, #2
 800300e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003010:	2300      	movs	r3, #0
 8003012:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003014:	2303      	movs	r3, #3
 8003016:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003018:	2305      	movs	r3, #5
 800301a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800301c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003020:	4619      	mov	r1, r3
 8003022:	4809      	ldr	r0, [pc, #36]	; (8003048 <HAL_SPI_MspInit+0x168>)
 8003024:	f006 f9c4 	bl	80093b0 <HAL_GPIO_Init>
}
 8003028:	bf00      	nop
 800302a:	3738      	adds	r7, #56	; 0x38
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	40003800 	.word	0x40003800
 8003034:	40023800 	.word	0x40023800
 8003038:	40020400 	.word	0x40020400
 800303c:	40013400 	.word	0x40013400
 8003040:	40021000 	.word	0x40021000
 8003044:	40015000 	.word	0x40015000
 8003048:	40021400 	.word	0x40021400

0800304c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800304c:	b480      	push	{r7}
 800304e:	b085      	sub	sp, #20
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800305c:	d10d      	bne.n	800307a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800305e:	2300      	movs	r3, #0
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	4b09      	ldr	r3, [pc, #36]	; (8003088 <HAL_TIM_PWM_MspInit+0x3c>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	4a08      	ldr	r2, [pc, #32]	; (8003088 <HAL_TIM_PWM_MspInit+0x3c>)
 8003068:	f043 0301 	orr.w	r3, r3, #1
 800306c:	6413      	str	r3, [r2, #64]	; 0x40
 800306e:	4b06      	ldr	r3, [pc, #24]	; (8003088 <HAL_TIM_PWM_MspInit+0x3c>)
 8003070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	60fb      	str	r3, [r7, #12]
 8003078:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800307a:	bf00      	nop
 800307c:	3714      	adds	r7, #20
 800307e:	46bd      	mov	sp, r7
 8003080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop
 8003088:	40023800 	.word	0x40023800

0800308c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b088      	sub	sp, #32
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003094:	f107 030c 	add.w	r3, r7, #12
 8003098:	2200      	movs	r2, #0
 800309a:	601a      	str	r2, [r3, #0]
 800309c:	605a      	str	r2, [r3, #4]
 800309e:	609a      	str	r2, [r3, #8]
 80030a0:	60da      	str	r2, [r3, #12]
 80030a2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80030ac:	d11d      	bne.n	80030ea <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	60bb      	str	r3, [r7, #8]
 80030b2:	4b10      	ldr	r3, [pc, #64]	; (80030f4 <HAL_TIM_MspPostInit+0x68>)
 80030b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030b6:	4a0f      	ldr	r2, [pc, #60]	; (80030f4 <HAL_TIM_MspPostInit+0x68>)
 80030b8:	f043 0301 	orr.w	r3, r3, #1
 80030bc:	6313      	str	r3, [r2, #48]	; 0x30
 80030be:	4b0d      	ldr	r3, [pc, #52]	; (80030f4 <HAL_TIM_MspPostInit+0x68>)
 80030c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	60bb      	str	r3, [r7, #8]
 80030c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 80030ca:	2304      	movs	r3, #4
 80030cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030ce:	2302      	movs	r3, #2
 80030d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d2:	2300      	movs	r3, #0
 80030d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030da:	2301      	movs	r3, #1
 80030dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 80030de:	f107 030c 	add.w	r3, r7, #12
 80030e2:	4619      	mov	r1, r3
 80030e4:	4804      	ldr	r0, [pc, #16]	; (80030f8 <HAL_TIM_MspPostInit+0x6c>)
 80030e6:	f006 f963 	bl	80093b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80030ea:	bf00      	nop
 80030ec:	3720      	adds	r7, #32
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	40023800 	.word	0x40023800
 80030f8:	40020000 	.word	0x40020000

080030fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08e      	sub	sp, #56	; 0x38
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003104:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a4b      	ldr	r2, [pc, #300]	; (8003248 <HAL_UART_MspInit+0x14c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d12c      	bne.n	8003178 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	623b      	str	r3, [r7, #32]
 8003122:	4b4a      	ldr	r3, [pc, #296]	; (800324c <HAL_UART_MspInit+0x150>)
 8003124:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003126:	4a49      	ldr	r2, [pc, #292]	; (800324c <HAL_UART_MspInit+0x150>)
 8003128:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800312c:	6413      	str	r3, [r2, #64]	; 0x40
 800312e:	4b47      	ldr	r3, [pc, #284]	; (800324c <HAL_UART_MspInit+0x150>)
 8003130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003132:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003136:	623b      	str	r3, [r7, #32]
 8003138:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
 800313e:	4b43      	ldr	r3, [pc, #268]	; (800324c <HAL_UART_MspInit+0x150>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003142:	4a42      	ldr	r2, [pc, #264]	; (800324c <HAL_UART_MspInit+0x150>)
 8003144:	f043 0310 	orr.w	r3, r3, #16
 8003148:	6313      	str	r3, [r2, #48]	; 0x30
 800314a:	4b40      	ldr	r3, [pc, #256]	; (800324c <HAL_UART_MspInit+0x150>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314e:	f003 0310 	and.w	r3, r3, #16
 8003152:	61fb      	str	r3, [r7, #28]
 8003154:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 8003156:	2303      	movs	r3, #3
 8003158:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800315a:	2302      	movs	r3, #2
 800315c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2300      	movs	r3, #0
 8003160:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003162:	2303      	movs	r3, #3
 8003164:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8003166:	2308      	movs	r3, #8
 8003168:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800316a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800316e:	4619      	mov	r1, r3
 8003170:	4837      	ldr	r0, [pc, #220]	; (8003250 <HAL_UART_MspInit+0x154>)
 8003172:	f006 f91d 	bl	80093b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003176:	e063      	b.n	8003240 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a35      	ldr	r2, [pc, #212]	; (8003254 <HAL_UART_MspInit+0x158>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d12d      	bne.n	80031de <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	61bb      	str	r3, [r7, #24]
 8003186:	4b31      	ldr	r3, [pc, #196]	; (800324c <HAL_UART_MspInit+0x150>)
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	4a30      	ldr	r2, [pc, #192]	; (800324c <HAL_UART_MspInit+0x150>)
 800318c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003190:	6413      	str	r3, [r2, #64]	; 0x40
 8003192:	4b2e      	ldr	r3, [pc, #184]	; (800324c <HAL_UART_MspInit+0x150>)
 8003194:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003196:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800319a:	61bb      	str	r3, [r7, #24]
 800319c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	617b      	str	r3, [r7, #20]
 80031a2:	4b2a      	ldr	r3, [pc, #168]	; (800324c <HAL_UART_MspInit+0x150>)
 80031a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a6:	4a29      	ldr	r2, [pc, #164]	; (800324c <HAL_UART_MspInit+0x150>)
 80031a8:	f043 0308 	orr.w	r3, r3, #8
 80031ac:	6313      	str	r3, [r2, #48]	; 0x30
 80031ae:	4b27      	ldr	r3, [pc, #156]	; (800324c <HAL_UART_MspInit+0x150>)
 80031b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031b2:	f003 0308 	and.w	r3, r3, #8
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 80031ba:	f44f 7340 	mov.w	r3, #768	; 0x300
 80031be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c0:	2302      	movs	r3, #2
 80031c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031c4:	2300      	movs	r3, #0
 80031c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031c8:	2303      	movs	r3, #3
 80031ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80031cc:	2307      	movs	r3, #7
 80031ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80031d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031d4:	4619      	mov	r1, r3
 80031d6:	4820      	ldr	r0, [pc, #128]	; (8003258 <HAL_UART_MspInit+0x15c>)
 80031d8:	f006 f8ea 	bl	80093b0 <HAL_GPIO_Init>
}
 80031dc:	e030      	b.n	8003240 <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	4a1e      	ldr	r2, [pc, #120]	; (800325c <HAL_UART_MspInit+0x160>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d12b      	bne.n	8003240 <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 80031e8:	2300      	movs	r3, #0
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	4b17      	ldr	r3, [pc, #92]	; (800324c <HAL_UART_MspInit+0x150>)
 80031ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031f0:	4a16      	ldr	r2, [pc, #88]	; (800324c <HAL_UART_MspInit+0x150>)
 80031f2:	f043 0320 	orr.w	r3, r3, #32
 80031f6:	6453      	str	r3, [r2, #68]	; 0x44
 80031f8:	4b14      	ldr	r3, [pc, #80]	; (800324c <HAL_UART_MspInit+0x150>)
 80031fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031fc:	f003 0320 	and.w	r3, r3, #32
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003204:	2300      	movs	r3, #0
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	4b10      	ldr	r3, [pc, #64]	; (800324c <HAL_UART_MspInit+0x150>)
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	4a0f      	ldr	r2, [pc, #60]	; (800324c <HAL_UART_MspInit+0x150>)
 800320e:	f043 0304 	orr.w	r3, r3, #4
 8003212:	6313      	str	r3, [r2, #48]	; 0x30
 8003214:	4b0d      	ldr	r3, [pc, #52]	; (800324c <HAL_UART_MspInit+0x150>)
 8003216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003218:	f003 0304 	and.w	r3, r3, #4
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 8003220:	23c0      	movs	r3, #192	; 0xc0
 8003222:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003224:	2302      	movs	r3, #2
 8003226:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003228:	2300      	movs	r3, #0
 800322a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800322c:	2303      	movs	r3, #3
 800322e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8003230:	2308      	movs	r3, #8
 8003232:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003234:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003238:	4619      	mov	r1, r3
 800323a:	4809      	ldr	r0, [pc, #36]	; (8003260 <HAL_UART_MspInit+0x164>)
 800323c:	f006 f8b8 	bl	80093b0 <HAL_GPIO_Init>
}
 8003240:	bf00      	nop
 8003242:	3738      	adds	r7, #56	; 0x38
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40007c00 	.word	0x40007c00
 800324c:	40023800 	.word	0x40023800
 8003250:	40021000 	.word	0x40021000
 8003254:	40004800 	.word	0x40004800
 8003258:	40020c00 	.word	0x40020c00
 800325c:	40011400 	.word	0x40011400
 8003260:	40020800 	.word	0x40020800

08003264 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b08c      	sub	sp, #48	; 0x30
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 800326c:	2300      	movs	r3, #0
 800326e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8003270:	2300      	movs	r3, #0
 8003272:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003274:	2200      	movs	r2, #0
 8003276:	6879      	ldr	r1, [r7, #4]
 8003278:	2036      	movs	r0, #54	; 0x36
 800327a:	f006 f861 	bl	8009340 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800327e:	2036      	movs	r0, #54	; 0x36
 8003280:	f006 f87a 	bl	8009378 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	4b1f      	ldr	r3, [pc, #124]	; (8003308 <HAL_InitTick+0xa4>)
 800328a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328c:	4a1e      	ldr	r2, [pc, #120]	; (8003308 <HAL_InitTick+0xa4>)
 800328e:	f043 0310 	orr.w	r3, r3, #16
 8003292:	6413      	str	r3, [r2, #64]	; 0x40
 8003294:	4b1c      	ldr	r3, [pc, #112]	; (8003308 <HAL_InitTick+0xa4>)
 8003296:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80032a0:	f107 0210 	add.w	r2, r7, #16
 80032a4:	f107 0314 	add.w	r3, r7, #20
 80032a8:	4611      	mov	r1, r2
 80032aa:	4618      	mov	r0, r3
 80032ac:	f009 f96c 	bl	800c588 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80032b0:	f009 f942 	bl	800c538 <HAL_RCC_GetPCLK1Freq>
 80032b4:	4603      	mov	r3, r0
 80032b6:	005b      	lsls	r3, r3, #1
 80032b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80032ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032bc:	4a13      	ldr	r2, [pc, #76]	; (800330c <HAL_InitTick+0xa8>)
 80032be:	fba2 2303 	umull	r2, r3, r2, r3
 80032c2:	0c9b      	lsrs	r3, r3, #18
 80032c4:	3b01      	subs	r3, #1
 80032c6:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80032c8:	4b11      	ldr	r3, [pc, #68]	; (8003310 <HAL_InitTick+0xac>)
 80032ca:	4a12      	ldr	r2, [pc, #72]	; (8003314 <HAL_InitTick+0xb0>)
 80032cc:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80032ce:	4b10      	ldr	r3, [pc, #64]	; (8003310 <HAL_InitTick+0xac>)
 80032d0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80032d4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80032d6:	4a0e      	ldr	r2, [pc, #56]	; (8003310 <HAL_InitTick+0xac>)
 80032d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032da:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 80032dc:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <HAL_InitTick+0xac>)
 80032de:	2200      	movs	r2, #0
 80032e0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032e2:	4b0b      	ldr	r3, [pc, #44]	; (8003310 <HAL_InitTick+0xac>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 80032e8:	4809      	ldr	r0, [pc, #36]	; (8003310 <HAL_InitTick+0xac>)
 80032ea:	f00a feb7 	bl	800e05c <HAL_TIM_Base_Init>
 80032ee:	4603      	mov	r3, r0
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 80032f4:	4806      	ldr	r0, [pc, #24]	; (8003310 <HAL_InitTick+0xac>)
 80032f6:	f00a ff0b 	bl	800e110 <HAL_TIM_Base_Start_IT>
 80032fa:	4603      	mov	r3, r0
 80032fc:	e000      	b.n	8003300 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
}
 8003300:	4618      	mov	r0, r3
 8003302:	3730      	adds	r7, #48	; 0x30
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	40023800 	.word	0x40023800
 800330c:	431bde83 	.word	0x431bde83
 8003310:	20006cc8 	.word	0x20006cc8
 8003314:	40001000 	.word	0x40001000

08003318 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003318:	b480      	push	{r7}
 800331a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800331c:	bf00      	nop
 800331e:	46bd      	mov	sp, r7
 8003320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003324:	4770      	bx	lr

08003326 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003326:	b480      	push	{r7}
 8003328:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800332a:	e7fe      	b.n	800332a <HardFault_Handler+0x4>

0800332c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003330:	e7fe      	b.n	8003330 <MemManage_Handler+0x4>

08003332 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003336:	e7fe      	b.n	8003336 <BusFault_Handler+0x4>

08003338 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003338:	b480      	push	{r7}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800333c:	e7fe      	b.n	800333c <UsageFault_Handler+0x4>

0800333e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800333e:	b480      	push	{r7}
 8003340:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003342:	bf00      	nop
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003350:	2001      	movs	r0, #1
 8003352:	f006 fa0b 	bl	800976c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
	...

0800335c <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003360:	4802      	ldr	r0, [pc, #8]	; (800336c <RTC_Alarm_IRQHandler+0x10>)
 8003362:	f009 fedb 	bl	800d11c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003366:	bf00      	nop
 8003368:	bd80      	pop	{r7, pc}
 800336a:	bf00      	nop
 800336c:	2000693c 	.word	0x2000693c

08003370 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003374:	4802      	ldr	r0, [pc, #8]	; (8003380 <TIM6_DAC_IRQHandler+0x10>)
 8003376:	f00a ff8a 	bl	800e28e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800337a:	bf00      	nop
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	20006cc8 	.word	0x20006cc8

08003384 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003388:	4802      	ldr	r0, [pc, #8]	; (8003394 <OTG_FS_IRQHandler+0x10>)
 800338a:	f007 fc19 	bl	800abc0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
 8003392:	bf00      	nop
 8003394:	20008bbc 	.word	0x20008bbc

08003398 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003398:	b480      	push	{r7}
 800339a:	af00      	add	r7, sp, #0
	return 1;
 800339c:	2301      	movs	r3, #1
}
 800339e:	4618      	mov	r0, r3
 80033a0:	46bd      	mov	sp, r7
 80033a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a6:	4770      	bx	lr

080033a8 <_kill>:

int _kill(int pid, int sig)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b082      	sub	sp, #8
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
 80033b0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80033b2:	f017 fdbf 	bl	801af34 <__errno>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2216      	movs	r2, #22
 80033ba:	601a      	str	r2, [r3, #0]
	return -1;
 80033bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3708      	adds	r7, #8
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_exit>:

void _exit (int status)
{
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b082      	sub	sp, #8
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80033d0:	f04f 31ff 	mov.w	r1, #4294967295
 80033d4:	6878      	ldr	r0, [r7, #4]
 80033d6:	f7ff ffe7 	bl	80033a8 <_kill>
	while (1) {}		/* Make sure we hang here */
 80033da:	e7fe      	b.n	80033da <_exit+0x12>

080033dc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033e8:	2300      	movs	r3, #0
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	e00a      	b.n	8003404 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80033ee:	f3af 8000 	nop.w
 80033f2:	4601      	mov	r1, r0
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	60ba      	str	r2, [r7, #8]
 80033fa:	b2ca      	uxtb	r2, r1
 80033fc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033fe:	697b      	ldr	r3, [r7, #20]
 8003400:	3301      	adds	r3, #1
 8003402:	617b      	str	r3, [r7, #20]
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	429a      	cmp	r2, r3
 800340a:	dbf0      	blt.n	80033ee <_read+0x12>
	}

return len;
 800340c:	687b      	ldr	r3, [r7, #4]
}
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003416:	b580      	push	{r7, lr}
 8003418:	b086      	sub	sp, #24
 800341a:	af00      	add	r7, sp, #0
 800341c:	60f8      	str	r0, [r7, #12]
 800341e:	60b9      	str	r1, [r7, #8]
 8003420:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
 8003426:	e009      	b.n	800343c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	1c5a      	adds	r2, r3, #1
 800342c:	60ba      	str	r2, [r7, #8]
 800342e:	781b      	ldrb	r3, [r3, #0]
 8003430:	4618      	mov	r0, r3
 8003432:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003436:	697b      	ldr	r3, [r7, #20]
 8003438:	3301      	adds	r3, #1
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	429a      	cmp	r2, r3
 8003442:	dbf1      	blt.n	8003428 <_write+0x12>
	}
	return len;
 8003444:	687b      	ldr	r3, [r7, #4]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3718      	adds	r7, #24
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}

0800344e <_close>:

int _close(int file)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
	return -1;
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
}
 800345a:	4618      	mov	r0, r3
 800345c:	370c      	adds	r7, #12
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr

08003466 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003466:	b480      	push	{r7}
 8003468:	b083      	sub	sp, #12
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
 800346e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003476:	605a      	str	r2, [r3, #4]
	return 0;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <_isatty>:

int _isatty(int file)
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
	return 1;
 800348e:	2301      	movs	r3, #1
}
 8003490:	4618      	mov	r0, r3
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	60f8      	str	r0, [r7, #12]
 80034a4:	60b9      	str	r1, [r7, #8]
 80034a6:	607a      	str	r2, [r7, #4]
	return 0;
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3714      	adds	r7, #20
 80034ae:	46bd      	mov	sp, r7
 80034b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b4:	4770      	bx	lr
	...

080034b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b086      	sub	sp, #24
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80034c0:	4a14      	ldr	r2, [pc, #80]	; (8003514 <_sbrk+0x5c>)
 80034c2:	4b15      	ldr	r3, [pc, #84]	; (8003518 <_sbrk+0x60>)
 80034c4:	1ad3      	subs	r3, r2, r3
 80034c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80034cc:	4b13      	ldr	r3, [pc, #76]	; (800351c <_sbrk+0x64>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d102      	bne.n	80034da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80034d4:	4b11      	ldr	r3, [pc, #68]	; (800351c <_sbrk+0x64>)
 80034d6:	4a12      	ldr	r2, [pc, #72]	; (8003520 <_sbrk+0x68>)
 80034d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80034da:	4b10      	ldr	r3, [pc, #64]	; (800351c <_sbrk+0x64>)
 80034dc:	681a      	ldr	r2, [r3, #0]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4413      	add	r3, r2
 80034e2:	693a      	ldr	r2, [r7, #16]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d207      	bcs.n	80034f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80034e8:	f017 fd24 	bl	801af34 <__errno>
 80034ec:	4603      	mov	r3, r0
 80034ee:	220c      	movs	r2, #12
 80034f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80034f2:	f04f 33ff 	mov.w	r3, #4294967295
 80034f6:	e009      	b.n	800350c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034f8:	4b08      	ldr	r3, [pc, #32]	; (800351c <_sbrk+0x64>)
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034fe:	4b07      	ldr	r3, [pc, #28]	; (800351c <_sbrk+0x64>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4413      	add	r3, r2
 8003506:	4a05      	ldr	r2, [pc, #20]	; (800351c <_sbrk+0x64>)
 8003508:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800350a:	68fb      	ldr	r3, [r7, #12]
}
 800350c:	4618      	mov	r0, r3
 800350e:	3718      	adds	r7, #24
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}
 8003514:	20030000 	.word	0x20030000
 8003518:	00000400 	.word	0x00000400
 800351c:	20000494 	.word	0x20000494
 8003520:	20008fd8 	.word	0x20008fd8

08003524 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003524:	b480      	push	{r7}
 8003526:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003528:	4b08      	ldr	r3, [pc, #32]	; (800354c <SystemInit+0x28>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800352e:	4a07      	ldr	r2, [pc, #28]	; (800354c <SystemInit+0x28>)
 8003530:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003534:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003538:	4b04      	ldr	r3, [pc, #16]	; (800354c <SystemInit+0x28>)
 800353a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800353e:	609a      	str	r2, [r3, #8]
#endif
}
 8003540:	bf00      	nop
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr
 800354a:	bf00      	nop
 800354c:	e000ed00 	.word	0xe000ed00

08003550 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003550:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003588 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003554:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003556:	e003      	b.n	8003560 <LoopCopyDataInit>

08003558 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003558:	4b0c      	ldr	r3, [pc, #48]	; (800358c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800355a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800355c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800355e:	3104      	adds	r1, #4

08003560 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003560:	480b      	ldr	r0, [pc, #44]	; (8003590 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003562:	4b0c      	ldr	r3, [pc, #48]	; (8003594 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003564:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003566:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003568:	d3f6      	bcc.n	8003558 <CopyDataInit>
  ldr  r2, =_sbss
 800356a:	4a0b      	ldr	r2, [pc, #44]	; (8003598 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800356c:	e002      	b.n	8003574 <LoopFillZerobss>

0800356e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800356e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003570:	f842 3b04 	str.w	r3, [r2], #4

08003574 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003574:	4b09      	ldr	r3, [pc, #36]	; (800359c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003576:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003578:	d3f9      	bcc.n	800356e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800357a:	f7ff ffd3 	bl	8003524 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800357e:	f017 fdd5 	bl	801b12c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003582:	f7fe f8b9 	bl	80016f8 <main>
  bx  lr    
 8003586:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003588:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800358c:	0802350c 	.word	0x0802350c
  ldr  r0, =_sdata
 8003590:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003594:	20000430 	.word	0x20000430
  ldr  r2, =_sbss
 8003598:	20000430 	.word	0x20000430
  ldr  r3, = _ebss
 800359c:	20008fd4 	.word	0x20008fd4

080035a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80035a0:	e7fe      	b.n	80035a0 <ADC_IRQHandler>
	...

080035a4 <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b08c      	sub	sp, #48	; 0x30
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	60f8      	str	r0, [r7, #12]
 80035ac:	60b9      	str	r1, [r7, #8]
 80035ae:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 80035b0:	2364      	movs	r3, #100	; 0x64
 80035b2:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 80035b8:	2300      	movs	r3, #0
 80035ba:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 80035bc:	e073      	b.n	80036a6 <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 80035be:	4b3f      	ldr	r3, [pc, #252]	; (80036bc <GPS_Poll+0x118>)
 80035c0:	6818      	ldr	r0, [r3, #0]
 80035c2:	2364      	movs	r3, #100	; 0x64
 80035c4:	2201      	movs	r2, #1
 80035c6:	493e      	ldr	r1, [pc, #248]	; (80036c0 <GPS_Poll+0x11c>)
 80035c8:	f00b fc13 	bl	800edf2 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 80035cc:	4b3c      	ldr	r3, [pc, #240]	; (80036c0 <GPS_Poll+0x11c>)
 80035ce:	781b      	ldrb	r3, [r3, #0]
 80035d0:	2b0a      	cmp	r3, #10
 80035d2:	d00f      	beq.n	80035f4 <GPS_Poll+0x50>
 80035d4:	4b3b      	ldr	r3, [pc, #236]	; (80036c4 <GPS_Poll+0x120>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	2b63      	cmp	r3, #99	; 0x63
 80035da:	d80b      	bhi.n	80035f4 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80035dc:	4b39      	ldr	r3, [pc, #228]	; (80036c4 <GPS_Poll+0x120>)
 80035de:	781b      	ldrb	r3, [r3, #0]
 80035e0:	1c5a      	adds	r2, r3, #1
 80035e2:	b2d1      	uxtb	r1, r2
 80035e4:	4a37      	ldr	r2, [pc, #220]	; (80036c4 <GPS_Poll+0x120>)
 80035e6:	7011      	strb	r1, [r2, #0]
 80035e8:	461a      	mov	r2, r3
 80035ea:	4b35      	ldr	r3, [pc, #212]	; (80036c0 <GPS_Poll+0x11c>)
 80035ec:	7819      	ldrb	r1, [r3, #0]
 80035ee:	4b36      	ldr	r3, [pc, #216]	; (80036c8 <GPS_Poll+0x124>)
 80035f0:	5499      	strb	r1, [r3, r2]
 80035f2:	e021      	b.n	8003638 <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80035f4:	4834      	ldr	r0, [pc, #208]	; (80036c8 <GPS_Poll+0x124>)
 80035f6:	f000 f86b 	bl	80036d0 <GPS_validate>
 80035fa:	4603      	mov	r3, r0
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d013      	beq.n	8003628 <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 8003600:	4831      	ldr	r0, [pc, #196]	; (80036c8 <GPS_Poll+0x124>)
 8003602:	f000 f8c7 	bl	8003794 <GPS_parse>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00d      	beq.n	8003628 <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 800360c:	4b2f      	ldr	r3, [pc, #188]	; (80036cc <GPS_Poll+0x128>)
 800360e:	685a      	ldr	r2, [r3, #4]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 8003614:	4b2d      	ldr	r3, [pc, #180]	; (80036cc <GPS_Poll+0x128>)
 8003616:	681a      	ldr	r2, [r3, #0]
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 800361c:	4b2b      	ldr	r3, [pc, #172]	; (80036cc <GPS_Poll+0x128>)
 800361e:	695a      	ldr	r2, [r3, #20]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	601a      	str	r2, [r3, #0]
					done = 1;
 8003624:	2301      	movs	r3, #1
 8003626:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 8003628:	4b26      	ldr	r3, [pc, #152]	; (80036c4 <GPS_Poll+0x120>)
 800362a:	2200      	movs	r2, #0
 800362c:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 800362e:	2264      	movs	r2, #100	; 0x64
 8003630:	2100      	movs	r1, #0
 8003632:	4825      	ldr	r0, [pc, #148]	; (80036c8 <GPS_Poll+0x124>)
 8003634:	f017 fef8 	bl	801b428 <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 8003638:	2300      	movs	r3, #0
 800363a:	623b      	str	r3, [r7, #32]
 800363c:	4b1f      	ldr	r3, [pc, #124]	; (80036bc <GPS_Poll+0x118>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	623b      	str	r3, [r7, #32]
 8003646:	4b1d      	ldr	r3, [pc, #116]	; (80036bc <GPS_Poll+0x118>)
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	623b      	str	r3, [r7, #32]
 8003650:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 8003652:	2300      	movs	r3, #0
 8003654:	61fb      	str	r3, [r7, #28]
 8003656:	4b19      	ldr	r3, [pc, #100]	; (80036bc <GPS_Poll+0x118>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	61fb      	str	r3, [r7, #28]
 8003660:	4b16      	ldr	r3, [pc, #88]	; (80036bc <GPS_Poll+0x118>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	61fb      	str	r3, [r7, #28]
 800366a:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 800366c:	2300      	movs	r3, #0
 800366e:	61bb      	str	r3, [r7, #24]
 8003670:	4b12      	ldr	r3, [pc, #72]	; (80036bc <GPS_Poll+0x118>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	61bb      	str	r3, [r7, #24]
 800367a:	4b10      	ldr	r3, [pc, #64]	; (80036bc <GPS_Poll+0x118>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	61bb      	str	r3, [r7, #24]
 8003684:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 8003686:	2300      	movs	r3, #0
 8003688:	617b      	str	r3, [r7, #20]
 800368a:	4b0c      	ldr	r3, [pc, #48]	; (80036bc <GPS_Poll+0x118>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	617b      	str	r3, [r7, #20]
 8003694:	4b09      	ldr	r3, [pc, #36]	; (80036bc <GPS_Poll+0x118>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	617b      	str	r3, [r7, #20]
 800369e:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 80036a0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80036a2:	3301      	adds	r3, #1
 80036a4:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 80036a6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80036a8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d202      	bcs.n	80036b4 <GPS_Poll+0x110>
 80036ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d084      	beq.n	80035be <GPS_Poll+0x1a>
	}
}
 80036b4:	bf00      	nop
 80036b6:	3730      	adds	r7, #48	; 0x30
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	20005fcc 	.word	0x20005fcc
 80036c0:	20000498 	.word	0x20000498
 80036c4:	20000499 	.word	0x20000499
 80036c8:	20006d68 	.word	0x20006d68
 80036cc:	20006d10 	.word	0x20006d10

080036d0 <GPS_validate>:

int GPS_validate(char *nmeastr){
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b086      	sub	sp, #24
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80036d8:	2300      	movs	r3, #0
 80036da:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80036dc:	2300      	movs	r3, #0
 80036de:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80036e0:	697b      	ldr	r3, [r7, #20]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	4413      	add	r3, r2
 80036e6:	781b      	ldrb	r3, [r3, #0]
 80036e8:	2b24      	cmp	r3, #36	; 0x24
 80036ea:	d103      	bne.n	80036f4 <GPS_validate+0x24>
        i++;
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	3301      	adds	r3, #1
 80036f0:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80036f2:	e00c      	b.n	800370e <GPS_validate+0x3e>
        return 0;
 80036f4:	2300      	movs	r3, #0
 80036f6:	e047      	b.n	8003788 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	4413      	add	r3, r2
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	461a      	mov	r2, r3
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	4053      	eors	r3, r2
 8003706:	613b      	str	r3, [r7, #16]
        i++;
 8003708:	697b      	ldr	r3, [r7, #20]
 800370a:	3301      	adds	r3, #1
 800370c:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	687a      	ldr	r2, [r7, #4]
 8003712:	4413      	add	r3, r2
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <GPS_validate+0x5c>
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	687a      	ldr	r2, [r7, #4]
 800371e:	4413      	add	r3, r2
 8003720:	781b      	ldrb	r3, [r3, #0]
 8003722:	2b2a      	cmp	r3, #42	; 0x2a
 8003724:	d002      	beq.n	800372c <GPS_validate+0x5c>
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b4a      	cmp	r3, #74	; 0x4a
 800372a:	dde5      	ble.n	80036f8 <GPS_validate+0x28>
    }

    if(i >= 75){
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	2b4a      	cmp	r3, #74	; 0x4a
 8003730:	dd01      	ble.n	8003736 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8003732:	2300      	movs	r3, #0
 8003734:	e028      	b.n	8003788 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	4413      	add	r3, r2
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b2a      	cmp	r3, #42	; 0x2a
 8003740:	d119      	bne.n	8003776 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	3301      	adds	r3, #1
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	4413      	add	r3, r2
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	3302      	adds	r3, #2
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	4413      	add	r3, r2
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 800375a:	2300      	movs	r3, #0
 800375c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 800375e:	f107 0308 	add.w	r3, r7, #8
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	490a      	ldr	r1, [pc, #40]	; (8003790 <GPS_validate+0xc0>)
 8003766:	4618      	mov	r0, r3
 8003768:	f019 f95a 	bl	801ca20 <siprintf>
    return((checkcalcstr[0] == check[0])
 800376c:	7a3a      	ldrb	r2, [r7, #8]
 800376e:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003770:	429a      	cmp	r2, r3
 8003772:	d108      	bne.n	8003786 <GPS_validate+0xb6>
 8003774:	e001      	b.n	800377a <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8003776:	2300      	movs	r3, #0
 8003778:	e006      	b.n	8003788 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 800377a:	7a7a      	ldrb	r2, [r7, #9]
 800377c:	7b7b      	ldrb	r3, [r7, #13]
 800377e:	429a      	cmp	r2, r3
 8003780:	d101      	bne.n	8003786 <GPS_validate+0xb6>
 8003782:	2301      	movs	r3, #1
 8003784:	e000      	b.n	8003788 <GPS_validate+0xb8>
 8003786:	2300      	movs	r3, #0
}
 8003788:	4618      	mov	r0, r3
 800378a:	3718      	adds	r7, #24
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}
 8003790:	0802128c 	.word	0x0802128c

08003794 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8003794:	b580      	push	{r7, lr}
 8003796:	b08a      	sub	sp, #40	; 0x28
 8003798:	af08      	add	r7, sp, #32
 800379a:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 800379c:	2206      	movs	r2, #6
 800379e:	496d      	ldr	r1, [pc, #436]	; (8003954 <GPS_parse+0x1c0>)
 80037a0:	6878      	ldr	r0, [r7, #4]
 80037a2:	f019 f9d6 	bl	801cb52 <strncmp>
 80037a6:	4603      	mov	r3, r0
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d139      	bne.n	8003820 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 80037ac:	4b6a      	ldr	r3, [pc, #424]	; (8003958 <GPS_parse+0x1c4>)
 80037ae:	9307      	str	r3, [sp, #28]
 80037b0:	4b6a      	ldr	r3, [pc, #424]	; (800395c <GPS_parse+0x1c8>)
 80037b2:	9306      	str	r3, [sp, #24]
 80037b4:	4b6a      	ldr	r3, [pc, #424]	; (8003960 <GPS_parse+0x1cc>)
 80037b6:	9305      	str	r3, [sp, #20]
 80037b8:	4b6a      	ldr	r3, [pc, #424]	; (8003964 <GPS_parse+0x1d0>)
 80037ba:	9304      	str	r3, [sp, #16]
 80037bc:	4b6a      	ldr	r3, [pc, #424]	; (8003968 <GPS_parse+0x1d4>)
 80037be:	9303      	str	r3, [sp, #12]
 80037c0:	4b6a      	ldr	r3, [pc, #424]	; (800396c <GPS_parse+0x1d8>)
 80037c2:	9302      	str	r3, [sp, #8]
 80037c4:	4b6a      	ldr	r3, [pc, #424]	; (8003970 <GPS_parse+0x1dc>)
 80037c6:	9301      	str	r3, [sp, #4]
 80037c8:	4b6a      	ldr	r3, [pc, #424]	; (8003974 <GPS_parse+0x1e0>)
 80037ca:	9300      	str	r3, [sp, #0]
 80037cc:	4b6a      	ldr	r3, [pc, #424]	; (8003978 <GPS_parse+0x1e4>)
 80037ce:	4a6b      	ldr	r2, [pc, #428]	; (800397c <GPS_parse+0x1e8>)
 80037d0:	496b      	ldr	r1, [pc, #428]	; (8003980 <GPS_parse+0x1ec>)
 80037d2:	6878      	ldr	r0, [r7, #4]
 80037d4:	f019 f944 	bl	801ca60 <siscanf>
 80037d8:	4603      	mov	r3, r0
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f340 80b5 	ble.w	800394a <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80037e0:	4b68      	ldr	r3, [pc, #416]	; (8003984 <GPS_parse+0x1f0>)
 80037e2:	edd3 7a04 	vldr	s15, [r3, #16]
 80037e6:	4b67      	ldr	r3, [pc, #412]	; (8003984 <GPS_parse+0x1f0>)
 80037e8:	7e1b      	ldrb	r3, [r3, #24]
 80037ea:	4618      	mov	r0, r3
 80037ec:	eeb0 0a67 	vmov.f32	s0, s15
 80037f0:	f000 f8ec 	bl	80039cc <GPS_nmea_to_dec>
 80037f4:	eef0 7a40 	vmov.f32	s15, s0
 80037f8:	4b62      	ldr	r3, [pc, #392]	; (8003984 <GPS_parse+0x1f0>)
 80037fa:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80037fe:	4b61      	ldr	r3, [pc, #388]	; (8003984 <GPS_parse+0x1f0>)
 8003800:	edd3 7a03 	vldr	s15, [r3, #12]
 8003804:	4b5f      	ldr	r3, [pc, #380]	; (8003984 <GPS_parse+0x1f0>)
 8003806:	7e5b      	ldrb	r3, [r3, #25]
 8003808:	4618      	mov	r0, r3
 800380a:	eeb0 0a67 	vmov.f32	s0, s15
 800380e:	f000 f8dd 	bl	80039cc <GPS_nmea_to_dec>
 8003812:	eef0 7a40 	vmov.f32	s15, s0
 8003816:	4b5b      	ldr	r3, [pc, #364]	; (8003984 <GPS_parse+0x1f0>)
 8003818:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 800381c:	2301      	movs	r3, #1
 800381e:	e095      	b.n	800394c <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8003820:	2206      	movs	r2, #6
 8003822:	4959      	ldr	r1, [pc, #356]	; (8003988 <GPS_parse+0x1f4>)
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f019 f994 	bl	801cb52 <strncmp>
 800382a:	4603      	mov	r3, r0
 800382c:	2b00      	cmp	r3, #0
 800382e:	d134      	bne.n	800389a <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8003830:	4b56      	ldr	r3, [pc, #344]	; (800398c <GPS_parse+0x1f8>)
 8003832:	9305      	str	r3, [sp, #20]
 8003834:	4b56      	ldr	r3, [pc, #344]	; (8003990 <GPS_parse+0x1fc>)
 8003836:	9304      	str	r3, [sp, #16]
 8003838:	4b56      	ldr	r3, [pc, #344]	; (8003994 <GPS_parse+0x200>)
 800383a:	9303      	str	r3, [sp, #12]
 800383c:	4b4b      	ldr	r3, [pc, #300]	; (800396c <GPS_parse+0x1d8>)
 800383e:	9302      	str	r3, [sp, #8]
 8003840:	4b4b      	ldr	r3, [pc, #300]	; (8003970 <GPS_parse+0x1dc>)
 8003842:	9301      	str	r3, [sp, #4]
 8003844:	4b4b      	ldr	r3, [pc, #300]	; (8003974 <GPS_parse+0x1e0>)
 8003846:	9300      	str	r3, [sp, #0]
 8003848:	4b4b      	ldr	r3, [pc, #300]	; (8003978 <GPS_parse+0x1e4>)
 800384a:	4a4c      	ldr	r2, [pc, #304]	; (800397c <GPS_parse+0x1e8>)
 800384c:	4952      	ldr	r1, [pc, #328]	; (8003998 <GPS_parse+0x204>)
 800384e:	6878      	ldr	r0, [r7, #4]
 8003850:	f019 f906 	bl	801ca60 <siscanf>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	dd77      	ble.n	800394a <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 800385a:	4b4a      	ldr	r3, [pc, #296]	; (8003984 <GPS_parse+0x1f0>)
 800385c:	edd3 7a04 	vldr	s15, [r3, #16]
 8003860:	4b48      	ldr	r3, [pc, #288]	; (8003984 <GPS_parse+0x1f0>)
 8003862:	7e1b      	ldrb	r3, [r3, #24]
 8003864:	4618      	mov	r0, r3
 8003866:	eeb0 0a67 	vmov.f32	s0, s15
 800386a:	f000 f8af 	bl	80039cc <GPS_nmea_to_dec>
 800386e:	eef0 7a40 	vmov.f32	s15, s0
 8003872:	4b44      	ldr	r3, [pc, #272]	; (8003984 <GPS_parse+0x1f0>)
 8003874:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003878:	4b42      	ldr	r3, [pc, #264]	; (8003984 <GPS_parse+0x1f0>)
 800387a:	edd3 7a03 	vldr	s15, [r3, #12]
 800387e:	4b41      	ldr	r3, [pc, #260]	; (8003984 <GPS_parse+0x1f0>)
 8003880:	7e5b      	ldrb	r3, [r3, #25]
 8003882:	4618      	mov	r0, r3
 8003884:	eeb0 0a67 	vmov.f32	s0, s15
 8003888:	f000 f8a0 	bl	80039cc <GPS_nmea_to_dec>
 800388c:	eef0 7a40 	vmov.f32	s15, s0
 8003890:	4b3c      	ldr	r3, [pc, #240]	; (8003984 <GPS_parse+0x1f0>)
 8003892:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003896:	2301      	movs	r3, #1
 8003898:	e058      	b.n	800394c <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 800389a:	2206      	movs	r2, #6
 800389c:	493f      	ldr	r1, [pc, #252]	; (800399c <GPS_parse+0x208>)
 800389e:	6878      	ldr	r0, [r7, #4]
 80038a0:	f019 f957 	bl	801cb52 <strncmp>
 80038a4:	4603      	mov	r3, r0
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d130      	bne.n	800390c <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 80038aa:	4b3d      	ldr	r3, [pc, #244]	; (80039a0 <GPS_parse+0x20c>)
 80038ac:	9303      	str	r3, [sp, #12]
 80038ae:	4b33      	ldr	r3, [pc, #204]	; (800397c <GPS_parse+0x1e8>)
 80038b0:	9302      	str	r3, [sp, #8]
 80038b2:	4b2e      	ldr	r3, [pc, #184]	; (800396c <GPS_parse+0x1d8>)
 80038b4:	9301      	str	r3, [sp, #4]
 80038b6:	4b2e      	ldr	r3, [pc, #184]	; (8003970 <GPS_parse+0x1dc>)
 80038b8:	9300      	str	r3, [sp, #0]
 80038ba:	4b2e      	ldr	r3, [pc, #184]	; (8003974 <GPS_parse+0x1e0>)
 80038bc:	4a2e      	ldr	r2, [pc, #184]	; (8003978 <GPS_parse+0x1e4>)
 80038be:	4939      	ldr	r1, [pc, #228]	; (80039a4 <GPS_parse+0x210>)
 80038c0:	6878      	ldr	r0, [r7, #4]
 80038c2:	f019 f8cd 	bl	801ca60 <siscanf>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	dd3e      	ble.n	800394a <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 80038cc:	4b2d      	ldr	r3, [pc, #180]	; (8003984 <GPS_parse+0x1f0>)
 80038ce:	edd3 7a04 	vldr	s15, [r3, #16]
 80038d2:	4b2c      	ldr	r3, [pc, #176]	; (8003984 <GPS_parse+0x1f0>)
 80038d4:	7e1b      	ldrb	r3, [r3, #24]
 80038d6:	4618      	mov	r0, r3
 80038d8:	eeb0 0a67 	vmov.f32	s0, s15
 80038dc:	f000 f876 	bl	80039cc <GPS_nmea_to_dec>
 80038e0:	eef0 7a40 	vmov.f32	s15, s0
 80038e4:	4b27      	ldr	r3, [pc, #156]	; (8003984 <GPS_parse+0x1f0>)
 80038e6:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 80038ea:	4b26      	ldr	r3, [pc, #152]	; (8003984 <GPS_parse+0x1f0>)
 80038ec:	edd3 7a03 	vldr	s15, [r3, #12]
 80038f0:	4b24      	ldr	r3, [pc, #144]	; (8003984 <GPS_parse+0x1f0>)
 80038f2:	7e5b      	ldrb	r3, [r3, #25]
 80038f4:	4618      	mov	r0, r3
 80038f6:	eeb0 0a67 	vmov.f32	s0, s15
 80038fa:	f000 f867 	bl	80039cc <GPS_nmea_to_dec>
 80038fe:	eef0 7a40 	vmov.f32	s15, s0
 8003902:	4b20      	ldr	r3, [pc, #128]	; (8003984 <GPS_parse+0x1f0>)
 8003904:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 8003908:	2301      	movs	r3, #1
 800390a:	e01f      	b.n	800394c <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 800390c:	2206      	movs	r2, #6
 800390e:	4926      	ldr	r1, [pc, #152]	; (80039a8 <GPS_parse+0x214>)
 8003910:	6878      	ldr	r0, [r7, #4]
 8003912:	f019 f91e 	bl	801cb52 <strncmp>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d116      	bne.n	800394a <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 800391c:	4b23      	ldr	r3, [pc, #140]	; (80039ac <GPS_parse+0x218>)
 800391e:	9305      	str	r3, [sp, #20]
 8003920:	4b23      	ldr	r3, [pc, #140]	; (80039b0 <GPS_parse+0x21c>)
 8003922:	9304      	str	r3, [sp, #16]
 8003924:	4b23      	ldr	r3, [pc, #140]	; (80039b4 <GPS_parse+0x220>)
 8003926:	9303      	str	r3, [sp, #12]
 8003928:	4b1a      	ldr	r3, [pc, #104]	; (8003994 <GPS_parse+0x200>)
 800392a:	9302      	str	r3, [sp, #8]
 800392c:	4b22      	ldr	r3, [pc, #136]	; (80039b8 <GPS_parse+0x224>)
 800392e:	9301      	str	r3, [sp, #4]
 8003930:	4b22      	ldr	r3, [pc, #136]	; (80039bc <GPS_parse+0x228>)
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	4b22      	ldr	r3, [pc, #136]	; (80039c0 <GPS_parse+0x22c>)
 8003936:	4a23      	ldr	r2, [pc, #140]	; (80039c4 <GPS_parse+0x230>)
 8003938:	4923      	ldr	r1, [pc, #140]	; (80039c8 <GPS_parse+0x234>)
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f019 f890 	bl	801ca60 <siscanf>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	dd01      	ble.n	800394a <GPS_parse+0x1b6>
            return 0;
 8003946:	2300      	movs	r3, #0
 8003948:	e000      	b.n	800394c <GPS_parse+0x1b8>
    }
    return 0;
 800394a:	2300      	movs	r3, #0
}
 800394c:	4618      	mov	r0, r3
 800394e:	3708      	adds	r7, #8
 8003950:	46bd      	mov	sp, r7
 8003952:	bd80      	pop	{r7, pc}
 8003954:	08021294 	.word	0x08021294
 8003958:	20006d3c 	.word	0x20006d3c
 800395c:	20006d38 	.word	0x20006d38
 8003960:	20006d34 	.word	0x20006d34
 8003964:	20006d30 	.word	0x20006d30
 8003968:	20006d2c 	.word	0x20006d2c
 800396c:	20006d29 	.word	0x20006d29
 8003970:	20006d1c 	.word	0x20006d1c
 8003974:	20006d28 	.word	0x20006d28
 8003978:	20006d20 	.word	0x20006d20
 800397c:	20006d24 	.word	0x20006d24
 8003980:	0802129c 	.word	0x0802129c
 8003984:	20006d10 	.word	0x20006d10
 8003988:	080212c4 	.word	0x080212c4
 800398c:	20006d48 	.word	0x20006d48
 8003990:	20006d44 	.word	0x20006d44
 8003994:	20006d40 	.word	0x20006d40
 8003998:	080212cc 	.word	0x080212cc
 800399c:	080212ec 	.word	0x080212ec
 80039a0:	20006d4c 	.word	0x20006d4c
 80039a4:	080212f4 	.word	0x080212f4
 80039a8:	08021310 	.word	0x08021310
 80039ac:	20006d64 	.word	0x20006d64
 80039b0:	20006d60 	.word	0x20006d60
 80039b4:	20006d5d 	.word	0x20006d5d
 80039b8:	20006d5c 	.word	0x20006d5c
 80039bc:	20006d58 	.word	0x20006d58
 80039c0:	20006d54 	.word	0x20006d54
 80039c4:	20006d50 	.word	0x20006d50
 80039c8:	08021318 	.word	0x08021318

080039cc <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 80039cc:	b480      	push	{r7}
 80039ce:	b087      	sub	sp, #28
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	ed87 0a01 	vstr	s0, [r7, #4]
 80039d6:	4603      	mov	r3, r0
 80039d8:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 80039da:	ed97 7a01 	vldr	s14, [r7, #4]
 80039de:	eddf 6a20 	vldr	s13, [pc, #128]	; 8003a60 <GPS_nmea_to_dec+0x94>
 80039e2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80039e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80039ea:	ee17 3a90 	vmov	r3, s15
 80039ee:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	2264      	movs	r2, #100	; 0x64
 80039f4:	fb02 f303 	mul.w	r3, r2, r3
 80039f8:	ee07 3a90 	vmov	s15, r3
 80039fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a00:	ed97 7a01 	vldr	s14, [r7, #4]
 8003a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a08:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8003a0c:	ed97 7a03 	vldr	s14, [r7, #12]
 8003a10:	eddf 6a14 	vldr	s13, [pc, #80]	; 8003a64 <GPS_nmea_to_dec+0x98>
 8003a14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a18:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	ee07 3a90 	vmov	s15, r3
 8003a22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003a26:	ed97 7a02 	vldr	s14, [r7, #8]
 8003a2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003a2e:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8003a32:	78fb      	ldrb	r3, [r7, #3]
 8003a34:	2b53      	cmp	r3, #83	; 0x53
 8003a36:	d002      	beq.n	8003a3e <GPS_nmea_to_dec+0x72>
 8003a38:	78fb      	ldrb	r3, [r7, #3]
 8003a3a:	2b57      	cmp	r3, #87	; 0x57
 8003a3c:	d105      	bne.n	8003a4a <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8003a3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003a42:	eef1 7a67 	vneg.f32	s15, s15
 8003a46:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	ee07 3a90 	vmov	s15, r3
}
 8003a50:	eeb0 0a67 	vmov.f32	s0, s15
 8003a54:	371c      	adds	r7, #28
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	42c80000 	.word	0x42c80000
 8003a64:	42700000 	.word	0x42700000

08003a68 <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b082      	sub	sp, #8
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
 8003a70:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 8003a72:	4a09      	ldr	r2, [pc, #36]	; (8003a98 <GPS_init+0x30>)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 8003a78:	4a08      	ldr	r2, [pc, #32]	; (8003a9c <GPS_init+0x34>)
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 8003a7e:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <GPS_init+0x34>)
 8003a80:	6818      	ldr	r0, [r3, #0]
 8003a82:	f04f 33ff 	mov.w	r3, #4294967295
 8003a86:	2210      	movs	r2, #16
 8003a88:	4905      	ldr	r1, [pc, #20]	; (8003aa0 <GPS_init+0x38>)
 8003a8a:	f00b f920 	bl	800ecce <HAL_UART_Transmit>
}
 8003a8e:	bf00      	nop
 8003a90:	3708      	adds	r7, #8
 8003a92:	46bd      	mov	sp, r7
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	20005fcc 	.word	0x20005fcc
 8003a9c:	20006dcc 	.word	0x20006dcc
 8003aa0:	08021338 	.word	0x08021338

08003aa4 <__NVIC_SystemReset>:
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003aa8:	f3bf 8f4f 	dsb	sy
}
 8003aac:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003aae:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <__NVIC_SystemReset+0x24>)
 8003ab0:	68db      	ldr	r3, [r3, #12]
 8003ab2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003ab6:	4904      	ldr	r1, [pc, #16]	; (8003ac8 <__NVIC_SystemReset+0x24>)
 8003ab8:	4b04      	ldr	r3, [pc, #16]	; (8003acc <__NVIC_SystemReset+0x28>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003abe:	f3bf 8f4f 	dsb	sy
}
 8003ac2:	bf00      	nop
    __NOP();
 8003ac4:	bf00      	nop
 8003ac6:	e7fd      	b.n	8003ac4 <__NVIC_SystemReset+0x20>
 8003ac8:	e000ed00 	.word	0xe000ed00
 8003acc:	05fa0004 	.word	0x05fa0004

08003ad0 <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b084      	sub	sp, #16
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ad8:	2300      	movs	r3, #0
 8003ada:	60fb      	str	r3, [r7, #12]
 8003adc:	e007      	b.n	8003aee <MRT_externalFlashSetup+0x1e>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 8003ade:	4a10      	ldr	r2, [pc, #64]	; (8003b20 <MRT_externalFlashSetup+0x50>)
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	4413      	add	r3, r2
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	3301      	adds	r3, #1
 8003aec:	60fb      	str	r3, [r7, #12]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	ddf4      	ble.n	8003ade <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 8003af4:	f000 fc0a 	bl	800430c <W25qxx_Init>
 8003af8:	4603      	mov	r3, r0
 8003afa:	f083 0301 	eor.w	r3, r3, #1
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d001      	beq.n	8003b08 <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 8003b04:	f7ff f86c 	bl	8002be0 <Error_Handler>
	}
	MRT_WUProcedure(); //Needs to be called before getFlags() and after the W25xx_Init()
 8003b08:	f004 fa52 	bl	8007fb0 <MRT_WUProcedure>
	MRT_getFlags();
 8003b0c:	f000 f86c 	bl	8003be8 <MRT_getFlags>
	MRT_resetInfo(uart);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f94f 	bl	8003db4 <MRT_resetInfo>
}
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	20006dd0 	.word	0x20006dd0

08003b24 <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b082      	sub	sp, #8
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	4603      	mov	r3, r0
 8003b2c:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 8003b2e:	88fb      	ldrh	r3, [r7, #6]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d101      	bne.n	8003b38 <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset from external button
		MRT_resetFromStart();
 8003b34:	f000 f804 	bl	8003b40 <MRT_resetFromStart>
	}

}
 8003b38:	bf00      	nop
 8003b3a:	3708      	adds	r7, #8
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}

08003b40 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003b40:	b580      	push	{r7, lr}
 8003b42:	af00      	add	r7, sp, #0
	//Clear wakeup and reset flags
	W25qxx_EraseSector(1);
 8003b44:	2001      	movs	r0, #1
 8003b46:	f000 fd33 	bl	80045b0 <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	2101      	movs	r1, #1
 8003b50:	4807      	ldr	r0, [pc, #28]	; (8003b70 <MRT_resetFromStart+0x30>)
 8003b52:	f000 fe77 	bl	8004844 <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(2);
 8003b56:	2002      	movs	r0, #2
 8003b58:	f000 fd2a 	bl	80045b0 <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	2200      	movs	r2, #0
 8003b60:	2102      	movs	r1, #2
 8003b62:	4804      	ldr	r0, [pc, #16]	; (8003b74 <MRT_resetFromStart+0x34>)
 8003b64:	f000 fe6e 	bl	8004844 <W25qxx_WriteSector>

	//Clear all saved data of ejection stages
	//TODO

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 8003b68:	f002 fdfa 	bl	8006760 <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 8003b6c:	f7ff ff9a 	bl	8003aa4 <__NVIC_SystemReset>
 8003b70:	20006dd0 	.word	0x20006dd0
 8003b74:	200004a0 	.word	0x200004a0

08003b78 <MRT_updateExternalFlashBuffers>:
}


void MRT_updateExternalFlashBuffers(void){
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003b7e:	2300      	movs	r3, #0
 8003b80:	607b      	str	r3, [r7, #4]
 8003b82:	e00c      	b.n	8003b9e <MRT_updateExternalFlashBuffers+0x26>
		flash_flags_buffer[i] = *flash_flags[i];
 8003b84:	4a14      	ldr	r2, [pc, #80]	; (8003bd8 <MRT_updateExternalFlashBuffers+0x60>)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b8c:	7819      	ldrb	r1, [r3, #0]
 8003b8e:	4a13      	ldr	r2, [pc, #76]	; (8003bdc <MRT_updateExternalFlashBuffers+0x64>)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4413      	add	r3, r2
 8003b94:	460a      	mov	r2, r1
 8003b96:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3301      	adds	r3, #1
 8003b9c:	607b      	str	r3, [r7, #4]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	2b02      	cmp	r3, #2
 8003ba2:	ddef      	ble.n	8003b84 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < 3; i++){
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	603b      	str	r3, [r7, #0]
 8003ba8:	e00c      	b.n	8003bc4 <MRT_updateExternalFlashBuffers+0x4c>
		flash_time_buffer[i] = *flash_time[i];
 8003baa:	4a0d      	ldr	r2, [pc, #52]	; (8003be0 <MRT_updateExternalFlashBuffers+0x68>)
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb2:	7819      	ldrb	r1, [r3, #0]
 8003bb4:	4a0b      	ldr	r2, [pc, #44]	; (8003be4 <MRT_updateExternalFlashBuffers+0x6c>)
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	4413      	add	r3, r2
 8003bba:	460a      	mov	r2, r1
 8003bbc:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	ddef      	ble.n	8003baa <MRT_updateExternalFlashBuffers+0x32>
	}
}
 8003bca:	bf00      	nop
 8003bcc:	bf00      	nop
 8003bce:	370c      	adds	r7, #12
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	20000008 	.word	0x20000008
 8003bdc:	2000606c 	.word	0x2000606c
 8003be0:	20000014 	.word	0x20000014
 8003be4:	200067d0 	.word	0x200067d0

08003be8 <MRT_getFlags>:


void MRT_getFlags(void){
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003bee:	2303      	movs	r3, #3
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	2101      	movs	r1, #1
 8003bf4:	4865      	ldr	r0, [pc, #404]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003bf6:	f000 ff63 	bl	8004ac0 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2102      	movs	r1, #2
 8003c00:	4863      	ldr	r0, [pc, #396]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003c02:	f000 ff5d 	bl	8004ac0 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 8003c06:	4b63      	ldr	r3, [pc, #396]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003c08:	781b      	ldrb	r3, [r3, #0]
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10e      	bne.n	8003c2c <MRT_getFlags+0x44>
		//Write the new number of wake up to external flash
		flash_flags_buffer[WU_FLAG_OFFSET] = flash_flags_buffer[WU_FLAG_OFFSET] + 1; //Update number of wake up
 8003c0e:	4b5f      	ldr	r3, [pc, #380]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003c10:	785b      	ldrb	r3, [r3, #1]
 8003c12:	3301      	adds	r3, #1
 8003c14:	b2da      	uxtb	r2, r3
 8003c16:	4b5d      	ldr	r3, [pc, #372]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003c18:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003c1a:	2001      	movs	r0, #1
 8003c1c:	f000 fcc8 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c20:	2303      	movs	r3, #3
 8003c22:	2200      	movs	r2, #0
 8003c24:	2101      	movs	r1, #1
 8003c26:	4859      	ldr	r0, [pc, #356]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003c28:	f000 fe0c 	bl	8004844 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	607b      	str	r3, [r7, #4]
 8003c30:	e00b      	b.n	8003c4a <MRT_getFlags+0x62>
		*flash_flags[i] = flash_flags_buffer[i];
 8003c32:	4a59      	ldr	r2, [pc, #356]	; (8003d98 <MRT_getFlags+0x1b0>)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c3a:	4954      	ldr	r1, [pc, #336]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	440a      	add	r2, r1
 8003c40:	7812      	ldrb	r2, [r2, #0]
 8003c42:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	3301      	adds	r3, #1
 8003c48:	607b      	str	r3, [r7, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b02      	cmp	r3, #2
 8003c4e:	ddf0      	ble.n	8003c32 <MRT_getFlags+0x4a>
	}
	for (int i = 0; i < 3; i++){
 8003c50:	2300      	movs	r3, #0
 8003c52:	603b      	str	r3, [r7, #0]
 8003c54:	e00b      	b.n	8003c6e <MRT_getFlags+0x86>
		*flash_time[i] = flash_time_buffer[i];
 8003c56:	4a51      	ldr	r2, [pc, #324]	; (8003d9c <MRT_getFlags+0x1b4>)
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c5e:	494c      	ldr	r1, [pc, #304]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003c60:	683a      	ldr	r2, [r7, #0]
 8003c62:	440a      	add	r2, r1
 8003c64:	7812      	ldrb	r2, [r2, #0]
 8003c66:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 3; i++){
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	ddf0      	ble.n	8003c56 <MRT_getFlags+0x6e>
	}


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003c74:	4b4a      	ldr	r3, [pc, #296]	; (8003da0 <MRT_getFlags+0x1b8>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <MRT_getFlags+0xbc>
 8003c7c:	4b48      	ldr	r3, [pc, #288]	; (8003da0 <MRT_getFlags+0x1b8>)
 8003c7e:	781b      	ldrb	r3, [r3, #0]
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	d00f      	beq.n	8003ca4 <MRT_getFlags+0xbc>
		reset_flag = 0;
 8003c84:	4b46      	ldr	r3, [pc, #280]	; (8003da0 <MRT_getFlags+0x1b8>)
 8003c86:	2200      	movs	r2, #0
 8003c88:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003c8a:	4b45      	ldr	r3, [pc, #276]	; (8003da0 <MRT_getFlags+0x1b8>)
 8003c8c:	781a      	ldrb	r2, [r3, #0]
 8003c8e:	4b3f      	ldr	r3, [pc, #252]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003c90:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003c92:	2001      	movs	r0, #1
 8003c94:	f000 fc8c 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003c98:	2303      	movs	r3, #3
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	2101      	movs	r1, #1
 8003c9e:	483b      	ldr	r0, [pc, #236]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003ca0:	f000 fdd0 	bl	8004844 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1 && wu_flag !=2){ //If random value (none was written)
 8003ca4:	4b3b      	ldr	r3, [pc, #236]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d017      	beq.n	8003cdc <MRT_getFlags+0xf4>
 8003cac:	4b39      	ldr	r3, [pc, #228]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d013      	beq.n	8003cdc <MRT_getFlags+0xf4>
 8003cb4:	4b37      	ldr	r3, [pc, #220]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003cb6:	781b      	ldrb	r3, [r3, #0]
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d00f      	beq.n	8003cdc <MRT_getFlags+0xf4>
		wu_flag = 0;
 8003cbc:	4b35      	ldr	r3, [pc, #212]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 8003cc2:	4b34      	ldr	r3, [pc, #208]	; (8003d94 <MRT_getFlags+0x1ac>)
 8003cc4:	781a      	ldrb	r2, [r3, #0]
 8003cc6:	4b31      	ldr	r3, [pc, #196]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003cc8:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003cca:	2001      	movs	r0, #1
 8003ccc:	f000 fc70 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003cd0:	2303      	movs	r3, #3
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	482d      	ldr	r0, [pc, #180]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003cd8:	f000 fdb4 	bl	8004844 <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003cdc:	4b31      	ldr	r3, [pc, #196]	; (8003da4 <MRT_getFlags+0x1bc>)
 8003cde:	781b      	ldrb	r3, [r3, #0]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d013      	beq.n	8003d0c <MRT_getFlags+0x124>
 8003ce4:	4b2f      	ldr	r3, [pc, #188]	; (8003da4 <MRT_getFlags+0x1bc>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d00f      	beq.n	8003d0c <MRT_getFlags+0x124>
		iwdg_flag = 0;
 8003cec:	4b2d      	ldr	r3, [pc, #180]	; (8003da4 <MRT_getFlags+0x1bc>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003cf2:	4b2c      	ldr	r3, [pc, #176]	; (8003da4 <MRT_getFlags+0x1bc>)
 8003cf4:	781a      	ldrb	r2, [r3, #0]
 8003cf6:	4b25      	ldr	r3, [pc, #148]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003cf8:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8003cfa:	2001      	movs	r0, #1
 8003cfc:	f000 fc58 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003d00:	2303      	movs	r3, #3
 8003d02:	2200      	movs	r2, #0
 8003d04:	2101      	movs	r1, #1
 8003d06:	4821      	ldr	r0, [pc, #132]	; (8003d8c <MRT_getFlags+0x1a4>)
 8003d08:	f000 fd9c 	bl	8004844 <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours >= 0 && prev_hours < 24)){ //If random value (none was written)
 8003d0c:	4b26      	ldr	r3, [pc, #152]	; (8003da8 <MRT_getFlags+0x1c0>)
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	2b17      	cmp	r3, #23
 8003d12:	d90f      	bls.n	8003d34 <MRT_getFlags+0x14c>
		prev_hours = 0;
 8003d14:	4b24      	ldr	r3, [pc, #144]	; (8003da8 <MRT_getFlags+0x1c0>)
 8003d16:	2200      	movs	r2, #0
 8003d18:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 8003d1a:	4b23      	ldr	r3, [pc, #140]	; (8003da8 <MRT_getFlags+0x1c0>)
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	4b1c      	ldr	r3, [pc, #112]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d20:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 8003d22:	2002      	movs	r0, #2
 8003d24:	f000 fc44 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003d28:	2303      	movs	r3, #3
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	2102      	movs	r1, #2
 8003d2e:	4818      	ldr	r0, [pc, #96]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d30:	f000 fd88 	bl	8004844 <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min >= 0 && prev_min < 60)){ //If random value (none was written)
 8003d34:	4b1d      	ldr	r3, [pc, #116]	; (8003dac <MRT_getFlags+0x1c4>)
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	2b3b      	cmp	r3, #59	; 0x3b
 8003d3a:	d90f      	bls.n	8003d5c <MRT_getFlags+0x174>
		prev_min = 0;
 8003d3c:	4b1b      	ldr	r3, [pc, #108]	; (8003dac <MRT_getFlags+0x1c4>)
 8003d3e:	2200      	movs	r2, #0
 8003d40:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 8003d42:	4b1a      	ldr	r3, [pc, #104]	; (8003dac <MRT_getFlags+0x1c4>)
 8003d44:	781a      	ldrb	r2, [r3, #0]
 8003d46:	4b12      	ldr	r3, [pc, #72]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d48:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 8003d4a:	2002      	movs	r0, #2
 8003d4c:	f000 fc30 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003d50:	2303      	movs	r3, #3
 8003d52:	2200      	movs	r2, #0
 8003d54:	2102      	movs	r1, #2
 8003d56:	480e      	ldr	r0, [pc, #56]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d58:	f000 fd74 	bl	8004844 <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec >= 0 && prev_sec < 60)){ //If random value (none was written)
 8003d5c:	4b14      	ldr	r3, [pc, #80]	; (8003db0 <MRT_getFlags+0x1c8>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b3b      	cmp	r3, #59	; 0x3b
 8003d62:	d90f      	bls.n	8003d84 <MRT_getFlags+0x19c>
		prev_sec = 0;
 8003d64:	4b12      	ldr	r3, [pc, #72]	; (8003db0 <MRT_getFlags+0x1c8>)
 8003d66:	2200      	movs	r2, #0
 8003d68:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 8003d6a:	4b11      	ldr	r3, [pc, #68]	; (8003db0 <MRT_getFlags+0x1c8>)
 8003d6c:	781a      	ldrb	r2, [r3, #0]
 8003d6e:	4b08      	ldr	r3, [pc, #32]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d70:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 8003d72:	2002      	movs	r0, #2
 8003d74:	f000 fc1c 	bl	80045b0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003d78:	2303      	movs	r3, #3
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	2102      	movs	r1, #2
 8003d7e:	4804      	ldr	r0, [pc, #16]	; (8003d90 <MRT_getFlags+0x1a8>)
 8003d80:	f000 fd60 	bl	8004844 <W25qxx_WriteSector>
	}
}
 8003d84:	bf00      	nop
 8003d86:	3708      	adds	r7, #8
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	2000606c 	.word	0x2000606c
 8003d90:	200067d0 	.word	0x200067d0
 8003d94:	20000711 	.word	0x20000711
 8003d98:	20000008 	.word	0x20000008
 8003d9c:	20000014 	.word	0x20000014
 8003da0:	2000049a 	.word	0x2000049a
 8003da4:	2000049b 	.word	0x2000049b
 8003da8:	2000049c 	.word	0x2000049c
 8003dac:	2000049d 	.word	0x2000049d
 8003db0:	2000049e 	.word	0x2000049e

08003db4 <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 8003db4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003db6:	b0a7      	sub	sp, #156	; 0x9c
 8003db8:	af04      	add	r7, sp, #16
 8003dba:	6078      	str	r0, [r7, #4]

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i\r\n",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec);
 8003dbc:	4b55      	ldr	r3, [pc, #340]	; (8003f14 <MRT_resetInfo+0x160>)
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461d      	mov	r5, r3
 8003dc2:	4b55      	ldr	r3, [pc, #340]	; (8003f18 <MRT_resetInfo+0x164>)
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	461e      	mov	r6, r3
 8003dc8:	4b54      	ldr	r3, [pc, #336]	; (8003f1c <MRT_resetInfo+0x168>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	461a      	mov	r2, r3
 8003dce:	4b54      	ldr	r3, [pc, #336]	; (8003f20 <MRT_resetInfo+0x16c>)
 8003dd0:	781b      	ldrb	r3, [r3, #0]
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	4b53      	ldr	r3, [pc, #332]	; (8003f24 <MRT_resetInfo+0x170>)
 8003dd6:	781b      	ldrb	r3, [r3, #0]
 8003dd8:	461c      	mov	r4, r3
 8003dda:	4b53      	ldr	r3, [pc, #332]	; (8003f28 <MRT_resetInfo+0x174>)
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	f107 0020 	add.w	r0, r7, #32
 8003de2:	9303      	str	r3, [sp, #12]
 8003de4:	9402      	str	r4, [sp, #8]
 8003de6:	9101      	str	r1, [sp, #4]
 8003de8:	9200      	str	r2, [sp, #0]
 8003dea:	4633      	mov	r3, r6
 8003dec:	462a      	mov	r2, r5
 8003dee:	494f      	ldr	r1, [pc, #316]	; (8003f2c <MRT_resetInfo+0x178>)
 8003df0:	f018 fe16 	bl	801ca20 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8003df4:	f107 0320 	add.w	r3, r7, #32
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7fc fa03 	bl	8000204 <strlen>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	b29a      	uxth	r2, r3
 8003e02:	f107 0120 	add.w	r1, r7, #32
 8003e06:	f04f 33ff 	mov.w	r3, #4294967295
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f00a ff5f 	bl	800ecce <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 8003e10:	4b42      	ldr	r3, [pc, #264]	; (8003f1c <MRT_resetInfo+0x168>)
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d11e      	bne.n	8003e56 <MRT_resetInfo+0xa2>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 8003e18:	f04f 33ff 	mov.w	r3, #4294967295
 8003e1c:	2213      	movs	r2, #19
 8003e1e:	4944      	ldr	r1, [pc, #272]	; (8003f30 <MRT_resetInfo+0x17c>)
 8003e20:	6878      	ldr	r0, [r7, #4]
 8003e22:	f00a ff54 	bl	800ecce <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 8003e26:	4b3d      	ldr	r3, [pc, #244]	; (8003f1c <MRT_resetInfo+0x168>)
 8003e28:	2200      	movs	r2, #0
 8003e2a:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8003e2c:	4b3b      	ldr	r3, [pc, #236]	; (8003f1c <MRT_resetInfo+0x168>)
 8003e2e:	781a      	ldrb	r2, [r3, #0]
 8003e30:	4b40      	ldr	r3, [pc, #256]	; (8003f34 <MRT_resetInfo+0x180>)
 8003e32:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 8003e34:	2001      	movs	r0, #1
 8003e36:	f000 fbbb 	bl	80045b0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2101      	movs	r1, #1
 8003e40:	483c      	ldr	r0, [pc, #240]	; (8003f34 <MRT_resetInfo+0x180>)
 8003e42:	f000 fcff 	bl	8004844 <W25qxx_WriteSector>

		  HAL_Delay(1000);
 8003e46:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e4a:	f004 fd69 	bl	8008920 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 8003e4e:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 8003e52:	f004 f96b 	bl	800812c <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag>0){
 8003e56:	4b30      	ldr	r3, [pc, #192]	; (8003f18 <MRT_resetInfo+0x164>)
 8003e58:	781b      	ldrb	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d03a      	beq.n	8003ed4 <MRT_resetInfo+0x120>
		  char buf[20];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8003e5e:	4b2e      	ldr	r3, [pc, #184]	; (8003f18 <MRT_resetInfo+0x164>)
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	f107 030c 	add.w	r3, r7, #12
 8003e68:	4933      	ldr	r1, [pc, #204]	; (8003f38 <MRT_resetInfo+0x184>)
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f018 fdd8 	bl	801ca20 <siprintf>
		  HAL_UART_Transmit(uart, buf, strlen(buf), HAL_MAX_DELAY);
 8003e70:	f107 030c 	add.w	r3, r7, #12
 8003e74:	4618      	mov	r0, r3
 8003e76:	f7fc f9c5 	bl	8000204 <strlen>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	b29a      	uxth	r2, r3
 8003e7e:	f107 010c 	add.w	r1, r7, #12
 8003e82:	f04f 33ff 	mov.w	r3, #4294967295
 8003e86:	6878      	ldr	r0, [r7, #4]
 8003e88:	f00a ff21 	bl	800ecce <HAL_UART_Transmit>

		  HAL_UART_Transmit(uart, "Resetting RTC time\r\n", 20, HAL_MAX_DELAY);
 8003e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8003e90:	2214      	movs	r2, #20
 8003e92:	492a      	ldr	r1, [pc, #168]	; (8003f3c <MRT_resetInfo+0x188>)
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f00a ff1a 	bl	800ecce <HAL_UART_Transmit>


		  //Clear RTC time (last recorded)
		  W25qxx_EraseSector(2);
 8003e9a:	2002      	movs	r0, #2
 8003e9c:	f000 fb88 	bl	80045b0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	2102      	movs	r1, #2
 8003ea6:	4826      	ldr	r0, [pc, #152]	; (8003f40 <MRT_resetInfo+0x18c>)
 8003ea8:	f000 fccc 	bl	8004844 <W25qxx_WriteSector>

		  //Update variables (to 0)
		  for (int i = 0; i < 3; i++){
 8003eac:	2300      	movs	r3, #0
 8003eae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003eb2:	e00b      	b.n	8003ecc <MRT_resetInfo+0x118>
			  *flash_time[i] = 0x0;
 8003eb4:	4a23      	ldr	r2, [pc, #140]	; (8003f44 <MRT_resetInfo+0x190>)
 8003eb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 3; i++){
 8003ec2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ec6:	3301      	adds	r3, #1
 8003ec8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003ecc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	ddef      	ble.n	8003eb4 <MRT_resetInfo+0x100>

	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 8003ed4:	4b0f      	ldr	r3, [pc, #60]	; (8003f14 <MRT_resetInfo+0x160>)
 8003ed6:	781b      	ldrb	r3, [r3, #0]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d116      	bne.n	8003f0a <MRT_resetInfo+0x156>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8003edc:	f04f 33ff 	mov.w	r3, #4294967295
 8003ee0:	220e      	movs	r2, #14
 8003ee2:	4919      	ldr	r1, [pc, #100]	; (8003f48 <MRT_resetInfo+0x194>)
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f00a fef2 	bl	800ecce <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 8003eea:	4b0a      	ldr	r3, [pc, #40]	; (8003f14 <MRT_resetInfo+0x160>)
 8003eec:	2201      	movs	r2, #1
 8003eee:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003ef0:	4b08      	ldr	r3, [pc, #32]	; (8003f14 <MRT_resetInfo+0x160>)
 8003ef2:	781a      	ldrb	r2, [r3, #0]
 8003ef4:	4b0f      	ldr	r3, [pc, #60]	; (8003f34 <MRT_resetInfo+0x180>)
 8003ef6:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 8003ef8:	2001      	movs	r0, #1
 8003efa:	f000 fb59 	bl	80045b0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003efe:	2303      	movs	r3, #3
 8003f00:	2200      	movs	r2, #0
 8003f02:	2101      	movs	r1, #1
 8003f04:	480b      	ldr	r0, [pc, #44]	; (8003f34 <MRT_resetInfo+0x180>)
 8003f06:	f000 fc9d 	bl	8004844 <W25qxx_WriteSector>
	  }
}
 8003f0a:	bf00      	nop
 8003f0c:	378c      	adds	r7, #140	; 0x8c
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f12:	bf00      	nop
 8003f14:	2000049a 	.word	0x2000049a
 8003f18:	20000711 	.word	0x20000711
 8003f1c:	2000049b 	.word	0x2000049b
 8003f20:	2000049c 	.word	0x2000049c
 8003f24:	2000049d 	.word	0x2000049d
 8003f28:	2000049e 	.word	0x2000049e
 8003f2c:	0802137c 	.word	0x0802137c
 8003f30:	080213bc 	.word	0x080213bc
 8003f34:	2000606c 	.word	0x2000606c
 8003f38:	080213d0 	.word	0x080213d0
 8003f3c:	080213e0 	.word	0x080213e0
 8003f40:	200004a0 	.word	0x200004a0
 8003f44:	20000014 	.word	0x20000014
 8003f48:	080213f8 	.word	0x080213f8

08003f4c <MRT_saveRTCTime>:


/*
 * Update and save the RTC time in external flash memory
 */
void MRT_saveRTCTime(void){
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	af00      	add	r7, sp, #0
	MRT_updateExternalFlashBuffers();
 8003f50:	f7ff fe12 	bl	8003b78 <MRT_updateExternalFlashBuffers>

	//Write new RTC time to flash memory
	W25qxx_EraseSector(2);
 8003f54:	2002      	movs	r0, #2
 8003f56:	f000 fb2b 	bl	80045b0 <W25qxx_EraseSector>
	W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, 3);
 8003f5a:	2303      	movs	r3, #3
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	2102      	movs	r1, #2
 8003f60:	4802      	ldr	r0, [pc, #8]	; (8003f6c <MRT_saveRTCTime+0x20>)
 8003f62:	f000 fc6f 	bl	8004844 <W25qxx_WriteSector>
}
 8003f66:	bf00      	nop
 8003f68:	bd80      	pop	{r7, pc}
 8003f6a:	bf00      	nop
 8003f6c:	200067d0 	.word	0x200067d0

08003f70 <MRT_getContinuity>:
 * Checks the continuity of the gates
 *
 * returns a binary number in its decimal form. Each bit is the state of a gate.
 * bit3 bit2 bit1 bit0 = drogue1 drogue2 prop1 prop2
 */
uint8_t MRT_getContinuity(void){
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
	uint8_t drogue1 = HAL_GPIO_ReadPin(IN_EJ_Drogue_Cont_GPIO_Port, IN_EJ_Drogue_Cont_Pin);
 8003f76:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003f7a:	4815      	ldr	r0, [pc, #84]	; (8003fd0 <MRT_getContinuity+0x60>)
 8003f7c:	f005 fbc4 	bl	8009708 <HAL_GPIO_ReadPin>
 8003f80:	4603      	mov	r3, r0
 8003f82:	71fb      	strb	r3, [r7, #7]
	uint8_t drogue2 = HAL_GPIO_ReadPin(IN_EJ_Main_Cont_GPIO_Port, IN_EJ_Main_Cont_Pin);
 8003f84:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003f88:	4811      	ldr	r0, [pc, #68]	; (8003fd0 <MRT_getContinuity+0x60>)
 8003f8a:	f005 fbbd 	bl	8009708 <HAL_GPIO_ReadPin>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	71bb      	strb	r3, [r7, #6]
	uint8_t prop1 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_1_GPIO_Port, IN_PyroValve_Cont_1_Pin);
 8003f92:	2101      	movs	r1, #1
 8003f94:	480e      	ldr	r0, [pc, #56]	; (8003fd0 <MRT_getContinuity+0x60>)
 8003f96:	f005 fbb7 	bl	8009708 <HAL_GPIO_ReadPin>
 8003f9a:	4603      	mov	r3, r0
 8003f9c:	717b      	strb	r3, [r7, #5]
	uint8_t prop2 = HAL_GPIO_ReadPin(IN_PyroValve_Cont_2_GPIO_Port, IN_PyroValve_Cont_2_Pin);
 8003f9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fa2:	480c      	ldr	r0, [pc, #48]	; (8003fd4 <MRT_getContinuity+0x64>)
 8003fa4:	f005 fbb0 	bl	8009708 <HAL_GPIO_ReadPin>
 8003fa8:	4603      	mov	r3, r0
 8003faa:	713b      	strb	r3, [r7, #4]
	uint8_t continuity = 8*drogue1 + 4*drogue2 + 2*prop1 + prop2;
 8003fac:	79fb      	ldrb	r3, [r7, #7]
 8003fae:	005a      	lsls	r2, r3, #1
 8003fb0:	79bb      	ldrb	r3, [r7, #6]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	005a      	lsls	r2, r3, #1
 8003fb6:	797b      	ldrb	r3, [r7, #5]
 8003fb8:	4413      	add	r3, r2
 8003fba:	b2db      	uxtb	r3, r3
 8003fbc:	005b      	lsls	r3, r3, #1
 8003fbe:	b2da      	uxtb	r2, r3
 8003fc0:	793b      	ldrb	r3, [r7, #4]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	70fb      	strb	r3, [r7, #3]
	return continuity;
 8003fc6:	78fb      	ldrb	r3, [r7, #3]
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40021800 	.word	0x40021800
 8003fd4:	40021400 	.word	0x40021400

08003fd8 <MRT_prop_poll_pressure_transducer>:


/*
 * Get the pressure transducer voltage (poll ADC)
 */
float MRT_prop_poll_pressure_transducer(ADC_HandleTypeDef* hadc) {
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b084      	sub	sp, #16
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
	// reading adc
	HAL_ADC_Start(hadc);
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f004 fd05 	bl	80089f0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 8003fe6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f004 fe05 	bl	8008bfa <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(hadc);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f004 fe8d 	bl	8008d10 <HAL_ADC_GetValue>
 8003ff6:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(hadc);
 8003ff8:	6878      	ldr	r0, [r7, #4]
 8003ffa:	f004 fdcb 	bl	8008b94 <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0) * 3.3; // assuming 12 bits
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f7fc faa0 	bl	8000544 <__aeabi_ui2d>
 8004004:	a312      	add	r3, pc, #72	; (adr r3, 8004050 <MRT_prop_poll_pressure_transducer+0x78>)
 8004006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800400a:	f7fc fc3f 	bl	800088c <__aeabi_ddiv>
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	4610      	mov	r0, r2
 8004014:	4619      	mov	r1, r3
 8004016:	f7fc fe07 	bl	8000c28 <__aeabi_d2f>
 800401a:	4603      	mov	r3, r0
 800401c:	4618      	mov	r0, r3
 800401e:	f7fc fab3 	bl	8000588 <__aeabi_f2d>
 8004022:	a30d      	add	r3, pc, #52	; (adr r3, 8004058 <MRT_prop_poll_pressure_transducer+0x80>)
 8004024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004028:	f7fc fb06 	bl	8000638 <__aeabi_dmul>
 800402c:	4602      	mov	r2, r0
 800402e:	460b      	mov	r3, r1
 8004030:	4610      	mov	r0, r2
 8004032:	4619      	mov	r1, r3
 8004034:	f7fc fdf8 	bl	8000c28 <__aeabi_d2f>
 8004038:	4603      	mov	r3, r0
 800403a:	60bb      	str	r3, [r7, #8]

	// convert using transfer function
	// TODO

	return voltage;
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	ee07 3a90 	vmov	s15, r3
}
 8004042:	eeb0 0a67 	vmov.f32	s0, s15
 8004046:	3710      	adds	r7, #16
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	f3af 8000 	nop.w
 8004050:	00000000 	.word	0x00000000
 8004054:	40affe00 	.word	0x40affe00
 8004058:	66666666 	.word	0x66666666
 800405c:	400a6666 	.word	0x400a6666

08004060 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 8004060:	b580      	push	{r7, lr}
 8004062:	b082      	sub	sp, #8
 8004064:	af00      	add	r7, sp, #0
 8004066:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,(-R*-0.0065/(go*M)))-1);
 800406a:	edd7 7a01 	vldr	s15, [r7, #4]
 800406e:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80040f0 <MRT_getAltitude+0x90>
 8004072:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004076:	ee16 0a90 	vmov	r0, s13
 800407a:	f7fc fa85 	bl	8000588 <__aeabi_f2d>
 800407e:	4602      	mov	r2, r0
 8004080:	460b      	mov	r3, r1
 8004082:	ed9f 1b17 	vldr	d1, [pc, #92]	; 80040e0 <MRT_getAltitude+0x80>
 8004086:	ec43 2b10 	vmov	d0, r2, r3
 800408a:	f015 ff97 	bl	8019fbc <pow>
 800408e:	ec51 0b10 	vmov	r0, r1, d0
 8004092:	f04f 0200 	mov.w	r2, #0
 8004096:	4b17      	ldr	r3, [pc, #92]	; (80040f4 <MRT_getAltitude+0x94>)
 8004098:	f7fc f916 	bl	80002c8 <__aeabi_dsub>
 800409c:	4602      	mov	r2, r0
 800409e:	460b      	mov	r3, r1
 80040a0:	4610      	mov	r0, r2
 80040a2:	4619      	mov	r1, r3
 80040a4:	a310      	add	r3, pc, #64	; (adr r3, 80040e8 <MRT_getAltitude+0x88>)
 80040a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040aa:	f7fc fac5 	bl	8000638 <__aeabi_dmul>
 80040ae:	4602      	mov	r2, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	4610      	mov	r0, r2
 80040b4:	4619      	mov	r1, r3
 80040b6:	f04f 0200 	mov.w	r2, #0
 80040ba:	4b0f      	ldr	r3, [pc, #60]	; (80040f8 <MRT_getAltitude+0x98>)
 80040bc:	f7fc f906 	bl	80002cc <__adddf3>
 80040c0:	4602      	mov	r2, r0
 80040c2:	460b      	mov	r3, r1
 80040c4:	4610      	mov	r0, r2
 80040c6:	4619      	mov	r1, r3
 80040c8:	f7fc fdae 	bl	8000c28 <__aeabi_d2f>
 80040cc:	4603      	mov	r3, r0
 80040ce:	ee07 3a90 	vmov	s15, r3
}
 80040d2:	eeb0 0a67 	vmov.f32	s0, s15
 80040d6:	3708      	adds	r7, #8
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	f3af 8000 	nop.w
 80040e0:	b537afba 	.word	0xb537afba
 80040e4:	3fc85a8b 	.word	0x3fc85a8b
 80040e8:	76276276 	.word	0x76276276
 80040ec:	c0e481c2 	.word	0xc0e481c2
 80040f0:	447d8000 	.word	0x447d8000
 80040f4:	3ff00000 	.word	0x3ff00000
 80040f8:	40590000 	.word	0x40590000

080040fc <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b086      	sub	sp, #24
 8004100:	af02      	add	r7, sp, #8
 8004102:	4603      	mov	r3, r0
 8004104:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 8004106:	f107 020f 	add.w	r2, r7, #15
 800410a:	1df9      	adds	r1, r7, #7
 800410c:	2364      	movs	r3, #100	; 0x64
 800410e:	9300      	str	r3, [sp, #0]
 8004110:	2301      	movs	r3, #1
 8004112:	4804      	ldr	r0, [pc, #16]	; (8004124 <W25qxx_Spi+0x28>)
 8004114:	f009 fcd0 	bl	800dab8 <HAL_SPI_TransmitReceive>
	return ret;
 8004118:	7bfb      	ldrb	r3, [r7, #15]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20005fd0 	.word	0x20005fd0

08004128 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004128:	b580      	push	{r7, lr}
 800412a:	b084      	sub	sp, #16
 800412c:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800412e:	2300      	movs	r3, #0
 8004130:	60fb      	str	r3, [r7, #12]
 8004132:	2300      	movs	r3, #0
 8004134:	60bb      	str	r3, [r7, #8]
 8004136:	2300      	movs	r3, #0
 8004138:	607b      	str	r3, [r7, #4]
 800413a:	2300      	movs	r3, #0
 800413c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800413e:	2200      	movs	r2, #0
 8004140:	2140      	movs	r1, #64	; 0x40
 8004142:	4813      	ldr	r0, [pc, #76]	; (8004190 <W25qxx_ReadID+0x68>)
 8004144:	f005 faf8 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8004148:	209f      	movs	r0, #159	; 0x9f
 800414a:	f7ff ffd7 	bl	80040fc <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800414e:	20a5      	movs	r0, #165	; 0xa5
 8004150:	f7ff ffd4 	bl	80040fc <W25qxx_Spi>
 8004154:	4603      	mov	r3, r0
 8004156:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004158:	20a5      	movs	r0, #165	; 0xa5
 800415a:	f7ff ffcf 	bl	80040fc <W25qxx_Spi>
 800415e:	4603      	mov	r3, r0
 8004160:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004162:	20a5      	movs	r0, #165	; 0xa5
 8004164:	f7ff ffca 	bl	80040fc <W25qxx_Spi>
 8004168:	4603      	mov	r3, r0
 800416a:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800416c:	2201      	movs	r2, #1
 800416e:	2140      	movs	r1, #64	; 0x40
 8004170:	4807      	ldr	r0, [pc, #28]	; (8004190 <W25qxx_ReadID+0x68>)
 8004172:	f005 fae1 	bl	8009738 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8004176:	68bb      	ldr	r3, [r7, #8]
 8004178:	041a      	lsls	r2, r3, #16
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	021b      	lsls	r3, r3, #8
 800417e:	4313      	orrs	r3, r2
 8004180:	683a      	ldr	r2, [r7, #0]
 8004182:	4313      	orrs	r3, r2
 8004184:	60fb      	str	r3, [r7, #12]
	return Temp;
 8004186:	68fb      	ldr	r3, [r7, #12]
}
 8004188:	4618      	mov	r0, r3
 800418a:	3710      	adds	r7, #16
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40020c00 	.word	0x40020c00

08004194 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8004194:	b590      	push	{r4, r7, lr}
 8004196:	b083      	sub	sp, #12
 8004198:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800419a:	2200      	movs	r2, #0
 800419c:	2140      	movs	r1, #64	; 0x40
 800419e:	4816      	ldr	r0, [pc, #88]	; (80041f8 <W25qxx_ReadUniqID+0x64>)
 80041a0:	f005 faca 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 80041a4:	204b      	movs	r0, #75	; 0x4b
 80041a6:	f7ff ffa9 	bl	80040fc <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80041aa:	2300      	movs	r3, #0
 80041ac:	71fb      	strb	r3, [r7, #7]
 80041ae:	e005      	b.n	80041bc <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80041b0:	20a5      	movs	r0, #165	; 0xa5
 80041b2:	f7ff ffa3 	bl	80040fc <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80041b6:	79fb      	ldrb	r3, [r7, #7]
 80041b8:	3301      	adds	r3, #1
 80041ba:	71fb      	strb	r3, [r7, #7]
 80041bc:	79fb      	ldrb	r3, [r7, #7]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	d9f6      	bls.n	80041b0 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80041c2:	2300      	movs	r3, #0
 80041c4:	71bb      	strb	r3, [r7, #6]
 80041c6:	e00b      	b.n	80041e0 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80041c8:	79bc      	ldrb	r4, [r7, #6]
 80041ca:	20a5      	movs	r0, #165	; 0xa5
 80041cc:	f7ff ff96 	bl	80040fc <W25qxx_Spi>
 80041d0:	4603      	mov	r3, r0
 80041d2:	461a      	mov	r2, r3
 80041d4:	4b09      	ldr	r3, [pc, #36]	; (80041fc <W25qxx_ReadUniqID+0x68>)
 80041d6:	4423      	add	r3, r4
 80041d8:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80041da:	79bb      	ldrb	r3, [r7, #6]
 80041dc:	3301      	adds	r3, #1
 80041de:	71bb      	strb	r3, [r7, #6]
 80041e0:	79bb      	ldrb	r3, [r7, #6]
 80041e2:	2b07      	cmp	r3, #7
 80041e4:	d9f0      	bls.n	80041c8 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80041e6:	2201      	movs	r2, #1
 80041e8:	2140      	movs	r1, #64	; 0x40
 80041ea:	4803      	ldr	r0, [pc, #12]	; (80041f8 <W25qxx_ReadUniqID+0x64>)
 80041ec:	f005 faa4 	bl	8009738 <HAL_GPIO_WritePin>
}
 80041f0:	bf00      	nop
 80041f2:	370c      	adds	r7, #12
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd90      	pop	{r4, r7, pc}
 80041f8:	40020c00 	.word	0x40020c00
 80041fc:	20006dd4 	.word	0x20006dd4

08004200 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004204:	2200      	movs	r2, #0
 8004206:	2140      	movs	r1, #64	; 0x40
 8004208:	4807      	ldr	r0, [pc, #28]	; (8004228 <W25qxx_WriteEnable+0x28>)
 800420a:	f005 fa95 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 800420e:	2006      	movs	r0, #6
 8004210:	f7ff ff74 	bl	80040fc <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004214:	2201      	movs	r2, #1
 8004216:	2140      	movs	r1, #64	; 0x40
 8004218:	4803      	ldr	r0, [pc, #12]	; (8004228 <W25qxx_WriteEnable+0x28>)
 800421a:	f005 fa8d 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800421e:	2001      	movs	r0, #1
 8004220:	f011 fe23 	bl	8015e6a <osDelay>
}
 8004224:	bf00      	nop
 8004226:	bd80      	pop	{r7, pc}
 8004228:	40020c00 	.word	0x40020c00

0800422c <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b084      	sub	sp, #16
 8004230:	af00      	add	r7, sp, #0
 8004232:	4603      	mov	r3, r0
 8004234:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004236:	2300      	movs	r3, #0
 8004238:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800423a:	2200      	movs	r2, #0
 800423c:	2140      	movs	r1, #64	; 0x40
 800423e:	481c      	ldr	r0, [pc, #112]	; (80042b0 <W25qxx_ReadStatusRegister+0x84>)
 8004240:	f005 fa7a 	bl	8009738 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8004244:	79fb      	ldrb	r3, [r7, #7]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d10c      	bne.n	8004264 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800424a:	2005      	movs	r0, #5
 800424c:	f7ff ff56 	bl	80040fc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004250:	20a5      	movs	r0, #165	; 0xa5
 8004252:	f7ff ff53 	bl	80040fc <W25qxx_Spi>
 8004256:	4603      	mov	r3, r0
 8004258:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800425a:	4a16      	ldr	r2, [pc, #88]	; (80042b4 <W25qxx_ReadStatusRegister+0x88>)
 800425c:	7bfb      	ldrb	r3, [r7, #15]
 800425e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8004262:	e01b      	b.n	800429c <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	2b02      	cmp	r3, #2
 8004268:	d10c      	bne.n	8004284 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800426a:	2035      	movs	r0, #53	; 0x35
 800426c:	f7ff ff46 	bl	80040fc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004270:	20a5      	movs	r0, #165	; 0xa5
 8004272:	f7ff ff43 	bl	80040fc <W25qxx_Spi>
 8004276:	4603      	mov	r3, r0
 8004278:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 800427a:	4a0e      	ldr	r2, [pc, #56]	; (80042b4 <W25qxx_ReadStatusRegister+0x88>)
 800427c:	7bfb      	ldrb	r3, [r7, #15]
 800427e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004282:	e00b      	b.n	800429c <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004284:	2015      	movs	r0, #21
 8004286:	f7ff ff39 	bl	80040fc <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800428a:	20a5      	movs	r0, #165	; 0xa5
 800428c:	f7ff ff36 	bl	80040fc <W25qxx_Spi>
 8004290:	4603      	mov	r3, r0
 8004292:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004294:	4a07      	ldr	r2, [pc, #28]	; (80042b4 <W25qxx_ReadStatusRegister+0x88>)
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800429c:	2201      	movs	r2, #1
 800429e:	2140      	movs	r1, #64	; 0x40
 80042a0:	4803      	ldr	r0, [pc, #12]	; (80042b0 <W25qxx_ReadStatusRegister+0x84>)
 80042a2:	f005 fa49 	bl	8009738 <HAL_GPIO_WritePin>
	return status;
 80042a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3710      	adds	r7, #16
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	40020c00 	.word	0x40020c00
 80042b4:	20006dd4 	.word	0x20006dd4

080042b8 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80042bc:	2001      	movs	r0, #1
 80042be:	f011 fdd4 	bl	8015e6a <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80042c2:	2200      	movs	r2, #0
 80042c4:	2140      	movs	r1, #64	; 0x40
 80042c6:	480f      	ldr	r0, [pc, #60]	; (8004304 <W25qxx_WaitForWriteEnd+0x4c>)
 80042c8:	f005 fa36 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80042cc:	2005      	movs	r0, #5
 80042ce:	f7ff ff15 	bl	80040fc <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80042d2:	20a5      	movs	r0, #165	; 0xa5
 80042d4:	f7ff ff12 	bl	80040fc <W25qxx_Spi>
 80042d8:	4603      	mov	r3, r0
 80042da:	461a      	mov	r2, r3
 80042dc:	4b0a      	ldr	r3, [pc, #40]	; (8004308 <W25qxx_WaitForWriteEnd+0x50>)
 80042de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80042e2:	2001      	movs	r0, #1
 80042e4:	f011 fdc1 	bl	8015e6a <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80042e8:	4b07      	ldr	r3, [pc, #28]	; (8004308 <W25qxx_WaitForWriteEnd+0x50>)
 80042ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80042ee:	f003 0301 	and.w	r3, r3, #1
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d1ed      	bne.n	80042d2 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80042f6:	2201      	movs	r2, #1
 80042f8:	2140      	movs	r1, #64	; 0x40
 80042fa:	4802      	ldr	r0, [pc, #8]	; (8004304 <W25qxx_WaitForWriteEnd+0x4c>)
 80042fc:	f005 fa1c 	bl	8009738 <HAL_GPIO_WritePin>
}
 8004300:	bf00      	nop
 8004302:	bd80      	pop	{r7, pc}
 8004304:	40020c00 	.word	0x40020c00
 8004308:	20006dd4 	.word	0x20006dd4

0800430c <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004312:	4b90      	ldr	r3, [pc, #576]	; (8004554 <W25qxx_Init+0x248>)
 8004314:	2201      	movs	r2, #1
 8004316:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800431a:	e002      	b.n	8004322 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800431c:	2001      	movs	r0, #1
 800431e:	f011 fda4 	bl	8015e6a <osDelay>
	while (HAL_GetTick() < 100)
 8004322:	f004 faf1 	bl	8008908 <HAL_GetTick>
 8004326:	4603      	mov	r3, r0
 8004328:	2b63      	cmp	r3, #99	; 0x63
 800432a:	d9f7      	bls.n	800431c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800432c:	2201      	movs	r2, #1
 800432e:	2140      	movs	r1, #64	; 0x40
 8004330:	4889      	ldr	r0, [pc, #548]	; (8004558 <W25qxx_Init+0x24c>)
 8004332:	f005 fa01 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8004336:	2064      	movs	r0, #100	; 0x64
 8004338:	f011 fd97 	bl	8015e6a <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 800433c:	4887      	ldr	r0, [pc, #540]	; (800455c <W25qxx_Init+0x250>)
 800433e:	f018 faa3 	bl	801c888 <puts>
#endif
	id = W25qxx_ReadID();
 8004342:	f7ff fef1 	bl	8004128 <W25qxx_ReadID>
 8004346:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	4885      	ldr	r0, [pc, #532]	; (8004560 <W25qxx_Init+0x254>)
 800434c:	f018 fa16 	bl	801c77c <iprintf>
#endif
	switch (id & 0x000000FF)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	b2db      	uxtb	r3, r3
 8004354:	3b11      	subs	r3, #17
 8004356:	2b0f      	cmp	r3, #15
 8004358:	f200 808b 	bhi.w	8004472 <W25qxx_Init+0x166>
 800435c:	a201      	add	r2, pc, #4	; (adr r2, 8004364 <W25qxx_Init+0x58>)
 800435e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004362:	bf00      	nop
 8004364:	0800445f 	.word	0x0800445f
 8004368:	0800444b 	.word	0x0800444b
 800436c:	08004437 	.word	0x08004437
 8004370:	08004423 	.word	0x08004423
 8004374:	0800440f 	.word	0x0800440f
 8004378:	080043fb 	.word	0x080043fb
 800437c:	080043e7 	.word	0x080043e7
 8004380:	080043d1 	.word	0x080043d1
 8004384:	080043bb 	.word	0x080043bb
 8004388:	08004473 	.word	0x08004473
 800438c:	08004473 	.word	0x08004473
 8004390:	08004473 	.word	0x08004473
 8004394:	08004473 	.word	0x08004473
 8004398:	08004473 	.word	0x08004473
 800439c:	08004473 	.word	0x08004473
 80043a0:	080043a5 	.word	0x080043a5
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 80043a4:	4b6b      	ldr	r3, [pc, #428]	; (8004554 <W25qxx_Init+0x248>)
 80043a6:	220a      	movs	r2, #10
 80043a8:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 80043aa:	4b6a      	ldr	r3, [pc, #424]	; (8004554 <W25qxx_Init+0x248>)
 80043ac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80043b0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 80043b2:	486c      	ldr	r0, [pc, #432]	; (8004564 <W25qxx_Init+0x258>)
 80043b4:	f018 fa68 	bl	801c888 <puts>
#endif
		break;
 80043b8:	e064      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80043ba:	4b66      	ldr	r3, [pc, #408]	; (8004554 <W25qxx_Init+0x248>)
 80043bc:	2209      	movs	r2, #9
 80043be:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80043c0:	4b64      	ldr	r3, [pc, #400]	; (8004554 <W25qxx_Init+0x248>)
 80043c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043c6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 80043c8:	4867      	ldr	r0, [pc, #412]	; (8004568 <W25qxx_Init+0x25c>)
 80043ca:	f018 fa5d 	bl	801c888 <puts>
#endif
		break;
 80043ce:	e059      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80043d0:	4b60      	ldr	r3, [pc, #384]	; (8004554 <W25qxx_Init+0x248>)
 80043d2:	2208      	movs	r2, #8
 80043d4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80043d6:	4b5f      	ldr	r3, [pc, #380]	; (8004554 <W25qxx_Init+0x248>)
 80043d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80043dc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 80043de:	4863      	ldr	r0, [pc, #396]	; (800456c <W25qxx_Init+0x260>)
 80043e0:	f018 fa52 	bl	801c888 <puts>
#endif
		break;
 80043e4:	e04e      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80043e6:	4b5b      	ldr	r3, [pc, #364]	; (8004554 <W25qxx_Init+0x248>)
 80043e8:	2207      	movs	r2, #7
 80043ea:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80043ec:	4b59      	ldr	r3, [pc, #356]	; (8004554 <W25qxx_Init+0x248>)
 80043ee:	2280      	movs	r2, #128	; 0x80
 80043f0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 80043f2:	485f      	ldr	r0, [pc, #380]	; (8004570 <W25qxx_Init+0x264>)
 80043f4:	f018 fa48 	bl	801c888 <puts>
#endif
		break;
 80043f8:	e044      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80043fa:	4b56      	ldr	r3, [pc, #344]	; (8004554 <W25qxx_Init+0x248>)
 80043fc:	2206      	movs	r2, #6
 80043fe:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 8004400:	4b54      	ldr	r3, [pc, #336]	; (8004554 <W25qxx_Init+0x248>)
 8004402:	2240      	movs	r2, #64	; 0x40
 8004404:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 8004406:	485b      	ldr	r0, [pc, #364]	; (8004574 <W25qxx_Init+0x268>)
 8004408:	f018 fa3e 	bl	801c888 <puts>
#endif
		break;
 800440c:	e03a      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 800440e:	4b51      	ldr	r3, [pc, #324]	; (8004554 <W25qxx_Init+0x248>)
 8004410:	2205      	movs	r2, #5
 8004412:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8004414:	4b4f      	ldr	r3, [pc, #316]	; (8004554 <W25qxx_Init+0x248>)
 8004416:	2220      	movs	r2, #32
 8004418:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 800441a:	4857      	ldr	r0, [pc, #348]	; (8004578 <W25qxx_Init+0x26c>)
 800441c:	f018 fa34 	bl	801c888 <puts>
#endif
		break;
 8004420:	e030      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8004422:	4b4c      	ldr	r3, [pc, #304]	; (8004554 <W25qxx_Init+0x248>)
 8004424:	2204      	movs	r2, #4
 8004426:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004428:	4b4a      	ldr	r3, [pc, #296]	; (8004554 <W25qxx_Init+0x248>)
 800442a:	2210      	movs	r2, #16
 800442c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 800442e:	4853      	ldr	r0, [pc, #332]	; (800457c <W25qxx_Init+0x270>)
 8004430:	f018 fa2a 	bl	801c888 <puts>
#endif
		break;
 8004434:	e026      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8004436:	4b47      	ldr	r3, [pc, #284]	; (8004554 <W25qxx_Init+0x248>)
 8004438:	2203      	movs	r2, #3
 800443a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800443c:	4b45      	ldr	r3, [pc, #276]	; (8004554 <W25qxx_Init+0x248>)
 800443e:	2208      	movs	r2, #8
 8004440:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8004442:	484f      	ldr	r0, [pc, #316]	; (8004580 <W25qxx_Init+0x274>)
 8004444:	f018 fa20 	bl	801c888 <puts>
#endif
		break;
 8004448:	e01c      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800444a:	4b42      	ldr	r3, [pc, #264]	; (8004554 <W25qxx_Init+0x248>)
 800444c:	2202      	movs	r2, #2
 800444e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8004450:	4b40      	ldr	r3, [pc, #256]	; (8004554 <W25qxx_Init+0x248>)
 8004452:	2204      	movs	r2, #4
 8004454:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8004456:	484b      	ldr	r0, [pc, #300]	; (8004584 <W25qxx_Init+0x278>)
 8004458:	f018 fa16 	bl	801c888 <puts>
#endif
		break;
 800445c:	e012      	b.n	8004484 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800445e:	4b3d      	ldr	r3, [pc, #244]	; (8004554 <W25qxx_Init+0x248>)
 8004460:	2201      	movs	r2, #1
 8004462:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8004464:	4b3b      	ldr	r3, [pc, #236]	; (8004554 <W25qxx_Init+0x248>)
 8004466:	2202      	movs	r2, #2
 8004468:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 800446a:	4847      	ldr	r0, [pc, #284]	; (8004588 <W25qxx_Init+0x27c>)
 800446c:	f018 fa0c 	bl	801c888 <puts>
#endif
		break;
 8004470:	e008      	b.n	8004484 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8004472:	4846      	ldr	r0, [pc, #280]	; (800458c <W25qxx_Init+0x280>)
 8004474:	f018 fa08 	bl	801c888 <puts>
#endif
		w25qxx.Lock = 0;
 8004478:	4b36      	ldr	r3, [pc, #216]	; (8004554 <W25qxx_Init+0x248>)
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8004480:	2300      	movs	r3, #0
 8004482:	e063      	b.n	800454c <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8004484:	4b33      	ldr	r3, [pc, #204]	; (8004554 <W25qxx_Init+0x248>)
 8004486:	f44f 7280 	mov.w	r2, #256	; 0x100
 800448a:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800448c:	4b31      	ldr	r3, [pc, #196]	; (8004554 <W25qxx_Init+0x248>)
 800448e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004492:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8004494:	4b2f      	ldr	r3, [pc, #188]	; (8004554 <W25qxx_Init+0x248>)
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	011b      	lsls	r3, r3, #4
 800449a:	4a2e      	ldr	r2, [pc, #184]	; (8004554 <W25qxx_Init+0x248>)
 800449c:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800449e:	4b2d      	ldr	r3, [pc, #180]	; (8004554 <W25qxx_Init+0x248>)
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	4a2c      	ldr	r2, [pc, #176]	; (8004554 <W25qxx_Init+0x248>)
 80044a4:	6912      	ldr	r2, [r2, #16]
 80044a6:	fb02 f303 	mul.w	r3, r2, r3
 80044aa:	4a2a      	ldr	r2, [pc, #168]	; (8004554 <W25qxx_Init+0x248>)
 80044ac:	8952      	ldrh	r2, [r2, #10]
 80044ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80044b2:	4a28      	ldr	r2, [pc, #160]	; (8004554 <W25qxx_Init+0x248>)
 80044b4:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80044b6:	4b27      	ldr	r3, [pc, #156]	; (8004554 <W25qxx_Init+0x248>)
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	011b      	lsls	r3, r3, #4
 80044bc:	4a25      	ldr	r2, [pc, #148]	; (8004554 <W25qxx_Init+0x248>)
 80044be:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80044c0:	4b24      	ldr	r3, [pc, #144]	; (8004554 <W25qxx_Init+0x248>)
 80044c2:	695b      	ldr	r3, [r3, #20]
 80044c4:	4a23      	ldr	r2, [pc, #140]	; (8004554 <W25qxx_Init+0x248>)
 80044c6:	6912      	ldr	r2, [r2, #16]
 80044c8:	fb02 f303 	mul.w	r3, r2, r3
 80044cc:	0a9b      	lsrs	r3, r3, #10
 80044ce:	4a21      	ldr	r2, [pc, #132]	; (8004554 <W25qxx_Init+0x248>)
 80044d0:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80044d2:	f7ff fe5f 	bl	8004194 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80044d6:	2001      	movs	r0, #1
 80044d8:	f7ff fea8 	bl	800422c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80044dc:	2002      	movs	r0, #2
 80044de:	f7ff fea5 	bl	800422c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80044e2:	2003      	movs	r0, #3
 80044e4:	f7ff fea2 	bl	800422c <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 80044e8:	4b1a      	ldr	r3, [pc, #104]	; (8004554 <W25qxx_Init+0x248>)
 80044ea:	895b      	ldrh	r3, [r3, #10]
 80044ec:	4619      	mov	r1, r3
 80044ee:	4828      	ldr	r0, [pc, #160]	; (8004590 <W25qxx_Init+0x284>)
 80044f0:	f018 f944 	bl	801c77c <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 80044f4:	4b17      	ldr	r3, [pc, #92]	; (8004554 <W25qxx_Init+0x248>)
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	4619      	mov	r1, r3
 80044fa:	4826      	ldr	r0, [pc, #152]	; (8004594 <W25qxx_Init+0x288>)
 80044fc:	f018 f93e 	bl	801c77c <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 8004500:	4b14      	ldr	r3, [pc, #80]	; (8004554 <W25qxx_Init+0x248>)
 8004502:	691b      	ldr	r3, [r3, #16]
 8004504:	4619      	mov	r1, r3
 8004506:	4824      	ldr	r0, [pc, #144]	; (8004598 <W25qxx_Init+0x28c>)
 8004508:	f018 f938 	bl	801c77c <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 800450c:	4b11      	ldr	r3, [pc, #68]	; (8004554 <W25qxx_Init+0x248>)
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	4619      	mov	r1, r3
 8004512:	4822      	ldr	r0, [pc, #136]	; (800459c <W25qxx_Init+0x290>)
 8004514:	f018 f932 	bl	801c77c <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004518:	4b0e      	ldr	r3, [pc, #56]	; (8004554 <W25qxx_Init+0x248>)
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	4619      	mov	r1, r3
 800451e:	4820      	ldr	r0, [pc, #128]	; (80045a0 <W25qxx_Init+0x294>)
 8004520:	f018 f92c 	bl	801c77c <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8004524:	4b0b      	ldr	r3, [pc, #44]	; (8004554 <W25qxx_Init+0x248>)
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	4619      	mov	r1, r3
 800452a:	481e      	ldr	r0, [pc, #120]	; (80045a4 <W25qxx_Init+0x298>)
 800452c:	f018 f926 	bl	801c77c <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8004530:	4b08      	ldr	r3, [pc, #32]	; (8004554 <W25qxx_Init+0x248>)
 8004532:	6a1b      	ldr	r3, [r3, #32]
 8004534:	4619      	mov	r1, r3
 8004536:	481c      	ldr	r0, [pc, #112]	; (80045a8 <W25qxx_Init+0x29c>)
 8004538:	f018 f920 	bl	801c77c <iprintf>
	printf("w25qxx Init Done\r\n");
 800453c:	481b      	ldr	r0, [pc, #108]	; (80045ac <W25qxx_Init+0x2a0>)
 800453e:	f018 f9a3 	bl	801c888 <puts>
#endif
	w25qxx.Lock = 0;
 8004542:	4b04      	ldr	r3, [pc, #16]	; (8004554 <W25qxx_Init+0x248>)
 8004544:	2200      	movs	r2, #0
 8004546:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 800454a:	2301      	movs	r3, #1
}
 800454c:	4618      	mov	r0, r3
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	20006dd4 	.word	0x20006dd4
 8004558:	40020c00 	.word	0x40020c00
 800455c:	08021408 	.word	0x08021408
 8004560:	08021420 	.word	0x08021420
 8004564:	08021434 	.word	0x08021434
 8004568:	0802144c 	.word	0x0802144c
 800456c:	08021464 	.word	0x08021464
 8004570:	0802147c 	.word	0x0802147c
 8004574:	08021494 	.word	0x08021494
 8004578:	080214ac 	.word	0x080214ac
 800457c:	080214c4 	.word	0x080214c4
 8004580:	080214dc 	.word	0x080214dc
 8004584:	080214f4 	.word	0x080214f4
 8004588:	0802150c 	.word	0x0802150c
 800458c:	08021524 	.word	0x08021524
 8004590:	08021538 	.word	0x08021538
 8004594:	08021558 	.word	0x08021558
 8004598:	08021570 	.word	0x08021570
 800459c:	08021590 	.word	0x08021590
 80045a0:	080215ac 	.word	0x080215ac
 80045a4:	080215cc 	.word	0x080215cc
 80045a8:	080215e8 	.word	0x080215e8
 80045ac:	08021608 	.word	0x08021608

080045b0 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 80045b8:	e002      	b.n	80045c0 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 80045ba:	2001      	movs	r0, #1
 80045bc:	f011 fc55 	bl	8015e6a <osDelay>
	while (w25qxx.Lock == 1)
 80045c0:	4b2d      	ldr	r3, [pc, #180]	; (8004678 <W25qxx_EraseSector+0xc8>)
 80045c2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d0f7      	beq.n	80045ba <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 80045ca:	4b2b      	ldr	r3, [pc, #172]	; (8004678 <W25qxx_EraseSector+0xc8>)
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 80045d2:	f004 f999 	bl	8008908 <HAL_GetTick>
 80045d6:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 80045d8:	6879      	ldr	r1, [r7, #4]
 80045da:	4828      	ldr	r0, [pc, #160]	; (800467c <W25qxx_EraseSector+0xcc>)
 80045dc:	f018 f8ce 	bl	801c77c <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 80045e0:	f7ff fe6a 	bl	80042b8 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 80045e4:	4b24      	ldr	r3, [pc, #144]	; (8004678 <W25qxx_EraseSector+0xc8>)
 80045e6:	691a      	ldr	r2, [r3, #16]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	fb02 f303 	mul.w	r3, r2, r3
 80045ee:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 80045f0:	f7ff fe06 	bl	8004200 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80045f4:	2200      	movs	r2, #0
 80045f6:	2140      	movs	r1, #64	; 0x40
 80045f8:	4821      	ldr	r0, [pc, #132]	; (8004680 <W25qxx_EraseSector+0xd0>)
 80045fa:	f005 f89d 	bl	8009738 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80045fe:	4b1e      	ldr	r3, [pc, #120]	; (8004678 <W25qxx_EraseSector+0xc8>)
 8004600:	781b      	ldrb	r3, [r3, #0]
 8004602:	2b08      	cmp	r3, #8
 8004604:	d909      	bls.n	800461a <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8004606:	2021      	movs	r0, #33	; 0x21
 8004608:	f7ff fd78 	bl	80040fc <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	0e1b      	lsrs	r3, r3, #24
 8004610:	b2db      	uxtb	r3, r3
 8004612:	4618      	mov	r0, r3
 8004614:	f7ff fd72 	bl	80040fc <W25qxx_Spi>
 8004618:	e002      	b.n	8004620 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 800461a:	2020      	movs	r0, #32
 800461c:	f7ff fd6e 	bl	80040fc <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	0c1b      	lsrs	r3, r3, #16
 8004624:	b2db      	uxtb	r3, r3
 8004626:	4618      	mov	r0, r3
 8004628:	f7ff fd68 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	0a1b      	lsrs	r3, r3, #8
 8004630:	b2db      	uxtb	r3, r3
 8004632:	4618      	mov	r0, r3
 8004634:	f7ff fd62 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	b2db      	uxtb	r3, r3
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff fd5d 	bl	80040fc <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004642:	2201      	movs	r2, #1
 8004644:	2140      	movs	r1, #64	; 0x40
 8004646:	480e      	ldr	r0, [pc, #56]	; (8004680 <W25qxx_EraseSector+0xd0>)
 8004648:	f005 f876 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 800464c:	f7ff fe34 	bl	80042b8 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8004650:	f004 f95a 	bl	8008908 <HAL_GetTick>
 8004654:	4602      	mov	r2, r0
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	1ad3      	subs	r3, r2, r3
 800465a:	4619      	mov	r1, r3
 800465c:	4809      	ldr	r0, [pc, #36]	; (8004684 <W25qxx_EraseSector+0xd4>)
 800465e:	f018 f88d 	bl	801c77c <iprintf>
#endif
	W25qxx_Delay(1);
 8004662:	2001      	movs	r0, #1
 8004664:	f011 fc01 	bl	8015e6a <osDelay>
	w25qxx.Lock = 0;
 8004668:	4b03      	ldr	r3, [pc, #12]	; (8004678 <W25qxx_EraseSector+0xc8>)
 800466a:	2200      	movs	r2, #0
 800466c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004670:	bf00      	nop
 8004672:	3710      	adds	r7, #16
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	20006dd4 	.word	0x20006dd4
 800467c:	08021660 	.word	0x08021660
 8004680:	40020c00 	.word	0x40020c00
 8004684:	08021684 	.word	0x08021684

08004688 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004688:	b480      	push	{r7}
 800468a:	b083      	sub	sp, #12
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8004690:	4b07      	ldr	r3, [pc, #28]	; (80046b0 <W25qxx_SectorToPage+0x28>)
 8004692:	691b      	ldr	r3, [r3, #16]
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	fb02 f303 	mul.w	r3, r2, r3
 800469a:	4a05      	ldr	r2, [pc, #20]	; (80046b0 <W25qxx_SectorToPage+0x28>)
 800469c:	8952      	ldrh	r2, [r2, #10]
 800469e:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80046a2:	4618      	mov	r0, r3
 80046a4:	370c      	adds	r7, #12
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20006dd4 	.word	0x20006dd4

080046b4 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b086      	sub	sp, #24
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
 80046c0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 80046c2:	e002      	b.n	80046ca <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 80046c4:	2001      	movs	r0, #1
 80046c6:	f011 fbd0 	bl	8015e6a <osDelay>
	while (w25qxx.Lock == 1)
 80046ca:	4b57      	ldr	r3, [pc, #348]	; (8004828 <W25qxx_WritePage+0x174>)
 80046cc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d0f7      	beq.n	80046c4 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 80046d4:	4b54      	ldr	r3, [pc, #336]	; (8004828 <W25qxx_WritePage+0x174>)
 80046d6:	2201      	movs	r2, #1
 80046d8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	4413      	add	r3, r2
 80046e2:	4a51      	ldr	r2, [pc, #324]	; (8004828 <W25qxx_WritePage+0x174>)
 80046e4:	8952      	ldrh	r2, [r2, #10]
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d802      	bhi.n	80046f0 <W25qxx_WritePage+0x3c>
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d105      	bne.n	80046fc <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 80046f0:	4b4d      	ldr	r3, [pc, #308]	; (8004828 <W25qxx_WritePage+0x174>)
 80046f2:	895b      	ldrh	r3, [r3, #10]
 80046f4:	461a      	mov	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	1ad3      	subs	r3, r2, r3
 80046fa:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	4413      	add	r3, r2
 8004702:	4a49      	ldr	r2, [pc, #292]	; (8004828 <W25qxx_WritePage+0x174>)
 8004704:	8952      	ldrh	r2, [r2, #10]
 8004706:	4293      	cmp	r3, r2
 8004708:	d905      	bls.n	8004716 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800470a:	4b47      	ldr	r3, [pc, #284]	; (8004828 <W25qxx_WritePage+0x174>)
 800470c:	895b      	ldrh	r3, [r3, #10]
 800470e:	461a      	mov	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	687a      	ldr	r2, [r7, #4]
 800471a:	68b9      	ldr	r1, [r7, #8]
 800471c:	4843      	ldr	r0, [pc, #268]	; (800482c <W25qxx_WritePage+0x178>)
 800471e:	f018 f82d 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 8004722:	2064      	movs	r0, #100	; 0x64
 8004724:	f011 fba1 	bl	8015e6a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004728:	f004 f8ee 	bl	8008908 <HAL_GetTick>
 800472c:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 800472e:	f7ff fdc3 	bl	80042b8 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8004732:	f7ff fd65 	bl	8004200 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004736:	2200      	movs	r2, #0
 8004738:	2140      	movs	r1, #64	; 0x40
 800473a:	483d      	ldr	r0, [pc, #244]	; (8004830 <W25qxx_WritePage+0x17c>)
 800473c:	f004 fffc 	bl	8009738 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8004740:	4b39      	ldr	r3, [pc, #228]	; (8004828 <W25qxx_WritePage+0x174>)
 8004742:	895b      	ldrh	r3, [r3, #10]
 8004744:	461a      	mov	r2, r3
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	fb03 f302 	mul.w	r3, r3, r2
 800474c:	687a      	ldr	r2, [r7, #4]
 800474e:	4413      	add	r3, r2
 8004750:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8004752:	4b35      	ldr	r3, [pc, #212]	; (8004828 <W25qxx_WritePage+0x174>)
 8004754:	781b      	ldrb	r3, [r3, #0]
 8004756:	2b08      	cmp	r3, #8
 8004758:	d909      	bls.n	800476e <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 800475a:	2012      	movs	r0, #18
 800475c:	f7ff fcce 	bl	80040fc <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004760:	68bb      	ldr	r3, [r7, #8]
 8004762:	0e1b      	lsrs	r3, r3, #24
 8004764:	b2db      	uxtb	r3, r3
 8004766:	4618      	mov	r0, r3
 8004768:	f7ff fcc8 	bl	80040fc <W25qxx_Spi>
 800476c:	e002      	b.n	8004774 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 800476e:	2002      	movs	r0, #2
 8004770:	f7ff fcc4 	bl	80040fc <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	0c1b      	lsrs	r3, r3, #16
 8004778:	b2db      	uxtb	r3, r3
 800477a:	4618      	mov	r0, r3
 800477c:	f7ff fcbe 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	0a1b      	lsrs	r3, r3, #8
 8004784:	b2db      	uxtb	r3, r3
 8004786:	4618      	mov	r0, r3
 8004788:	f7ff fcb8 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	b2db      	uxtb	r3, r3
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff fcb3 	bl	80040fc <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	b29a      	uxth	r2, r3
 800479a:	2364      	movs	r3, #100	; 0x64
 800479c:	68f9      	ldr	r1, [r7, #12]
 800479e:	4825      	ldr	r0, [pc, #148]	; (8004834 <W25qxx_WritePage+0x180>)
 80047a0:	f008 ff3d 	bl	800d61e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80047a4:	2201      	movs	r2, #1
 80047a6:	2140      	movs	r1, #64	; 0x40
 80047a8:	4821      	ldr	r0, [pc, #132]	; (8004830 <W25qxx_WritePage+0x17c>)
 80047aa:	f004 ffc5 	bl	8009738 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 80047ae:	f7ff fd83 	bl	80042b8 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 80047b2:	f004 f8a9 	bl	8008908 <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80047be:	2300      	movs	r3, #0
 80047c0:	617b      	str	r3, [r7, #20]
 80047c2:	e018      	b.n	80047f6 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f003 0307 	and.w	r3, r3, #7
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d108      	bne.n	80047e0 <W25qxx_WritePage+0x12c>
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d905      	bls.n	80047e0 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 80047d4:	4818      	ldr	r0, [pc, #96]	; (8004838 <W25qxx_WritePage+0x184>)
 80047d6:	f018 f857 	bl	801c888 <puts>
			W25qxx_Delay(10);
 80047da:	200a      	movs	r0, #10
 80047dc:	f011 fb45 	bl	8015e6a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 80047e0:	68fa      	ldr	r2, [r7, #12]
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	4413      	add	r3, r2
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	4619      	mov	r1, r3
 80047ea:	4814      	ldr	r0, [pc, #80]	; (800483c <W25qxx_WritePage+0x188>)
 80047ec:	f017 ffc6 	bl	801c77c <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	3301      	adds	r3, #1
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d3e2      	bcc.n	80047c4 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 80047fe:	480e      	ldr	r0, [pc, #56]	; (8004838 <W25qxx_WritePage+0x184>)
 8004800:	f018 f842 	bl	801c888 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004804:	6939      	ldr	r1, [r7, #16]
 8004806:	480e      	ldr	r0, [pc, #56]	; (8004840 <W25qxx_WritePage+0x18c>)
 8004808:	f017 ffb8 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 800480c:	2064      	movs	r0, #100	; 0x64
 800480e:	f011 fb2c 	bl	8015e6a <osDelay>
#endif
	W25qxx_Delay(1);
 8004812:	2001      	movs	r0, #1
 8004814:	f011 fb29 	bl	8015e6a <osDelay>
	w25qxx.Lock = 0;
 8004818:	4b03      	ldr	r3, [pc, #12]	; (8004828 <W25qxx_WritePage+0x174>)
 800481a:	2200      	movs	r2, #0
 800481c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004820:	bf00      	nop
 8004822:	3718      	adds	r7, #24
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	20006dd4 	.word	0x20006dd4
 800482c:	080218e8 	.word	0x080218e8
 8004830:	40020c00 	.word	0x40020c00
 8004834:	20005fd0 	.word	0x20005fd0
 8004838:	08021924 	.word	0x08021924
 800483c:	08021928 	.word	0x08021928
 8004840:	08021930 	.word	0x08021930

08004844 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b088      	sub	sp, #32
 8004848:	af00      	add	r7, sp, #0
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	607a      	str	r2, [r7, #4]
 8004850:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8004852:	4b36      	ldr	r3, [pc, #216]	; (800492c <W25qxx_WriteSector+0xe8>)
 8004854:	691b      	ldr	r3, [r3, #16]
 8004856:	683a      	ldr	r2, [r7, #0]
 8004858:	429a      	cmp	r2, r3
 800485a:	d802      	bhi.n	8004862 <W25qxx_WriteSector+0x1e>
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d102      	bne.n	8004868 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8004862:	4b32      	ldr	r3, [pc, #200]	; (800492c <W25qxx_WriteSector+0xe8>)
 8004864:	691b      	ldr	r3, [r3, #16]
 8004866:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	687a      	ldr	r2, [r7, #4]
 800486c:	68b9      	ldr	r1, [r7, #8]
 800486e:	4830      	ldr	r0, [pc, #192]	; (8004930 <W25qxx_WriteSector+0xec>)
 8004870:	f017 ff84 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 8004874:	2064      	movs	r0, #100	; 0x64
 8004876:	f011 faf8 	bl	8015e6a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 800487a:	4b2c      	ldr	r3, [pc, #176]	; (800492c <W25qxx_WriteSector+0xe8>)
 800487c:	691b      	ldr	r3, [r3, #16]
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	429a      	cmp	r2, r3
 8004882:	d306      	bcc.n	8004892 <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004884:	482b      	ldr	r0, [pc, #172]	; (8004934 <W25qxx_WriteSector+0xf0>)
 8004886:	f017 ffff 	bl	801c888 <puts>
		W25qxx_Delay(100);
 800488a:	2064      	movs	r0, #100	; 0x64
 800488c:	f011 faed 	bl	8015e6a <osDelay>
#endif
		return;
 8004890:	e048      	b.n	8004924 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	441a      	add	r2, r3
 8004898:	4b24      	ldr	r3, [pc, #144]	; (800492c <W25qxx_WriteSector+0xe8>)
 800489a:	691b      	ldr	r3, [r3, #16]
 800489c:	429a      	cmp	r2, r3
 800489e:	d905      	bls.n	80048ac <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80048a0:	4b22      	ldr	r3, [pc, #136]	; (800492c <W25qxx_WriteSector+0xe8>)
 80048a2:	691a      	ldr	r2, [r3, #16]
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	61bb      	str	r3, [r7, #24]
 80048aa:	e001      	b.n	80048b0 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80048b0:	68b8      	ldr	r0, [r7, #8]
 80048b2:	f7ff fee9 	bl	8004688 <W25qxx_SectorToPage>
 80048b6:	4602      	mov	r2, r0
 80048b8:	4b1c      	ldr	r3, [pc, #112]	; (800492c <W25qxx_WriteSector+0xe8>)
 80048ba:	895b      	ldrh	r3, [r3, #10]
 80048bc:	4619      	mov	r1, r3
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	fbb3 f3f1 	udiv	r3, r3, r1
 80048c4:	4413      	add	r3, r2
 80048c6:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 80048c8:	4b18      	ldr	r3, [pc, #96]	; (800492c <W25qxx_WriteSector+0xe8>)
 80048ca:	895b      	ldrh	r3, [r3, #10]
 80048cc:	461a      	mov	r2, r3
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	fbb3 f1f2 	udiv	r1, r3, r2
 80048d4:	fb02 f201 	mul.w	r2, r2, r1
 80048d8:	1a9b      	subs	r3, r3, r2
 80048da:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	69f9      	ldr	r1, [r7, #28]
 80048e2:	68f8      	ldr	r0, [r7, #12]
 80048e4:	f7ff fee6 	bl	80046b4 <W25qxx_WritePage>
		StartPage++;
 80048e8:	69fb      	ldr	r3, [r7, #28]
 80048ea:	3301      	adds	r3, #1
 80048ec:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 80048ee:	4b0f      	ldr	r3, [pc, #60]	; (800492c <W25qxx_WriteSector+0xe8>)
 80048f0:	895b      	ldrh	r3, [r3, #10]
 80048f2:	461a      	mov	r2, r3
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	1a9a      	subs	r2, r3, r2
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	4413      	add	r3, r2
 80048fc:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 80048fe:	4b0b      	ldr	r3, [pc, #44]	; (800492c <W25qxx_WriteSector+0xe8>)
 8004900:	895b      	ldrh	r3, [r3, #10]
 8004902:	461a      	mov	r2, r3
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	4413      	add	r3, r2
 800490c:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800490e:	2300      	movs	r3, #0
 8004910:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8004912:	69bb      	ldr	r3, [r7, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	dce1      	bgt.n	80048dc <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004918:	4807      	ldr	r0, [pc, #28]	; (8004938 <W25qxx_WriteSector+0xf4>)
 800491a:	f017 ffb5 	bl	801c888 <puts>
	W25qxx_Delay(100);
 800491e:	2064      	movs	r0, #100	; 0x64
 8004920:	f011 faa3 	bl	8015e6a <osDelay>
#endif
}
 8004924:	3720      	adds	r7, #32
 8004926:	46bd      	mov	sp, r7
 8004928:	bd80      	pop	{r7, pc}
 800492a:	bf00      	nop
 800492c:	20006dd4 	.word	0x20006dd4
 8004930:	08021954 	.word	0x08021954
 8004934:	08021994 	.word	0x08021994
 8004938:	080219b4 	.word	0x080219b4

0800493c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	60b9      	str	r1, [r7, #8]
 8004946:	607a      	str	r2, [r7, #4]
 8004948:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 800494a:	e002      	b.n	8004952 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 800494c:	2001      	movs	r0, #1
 800494e:	f011 fa8c 	bl	8015e6a <osDelay>
	while (w25qxx.Lock == 1)
 8004952:	4b54      	ldr	r3, [pc, #336]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 8004954:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004958:	2b01      	cmp	r3, #1
 800495a:	d0f7      	beq.n	800494c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 800495c:	4b51      	ldr	r3, [pc, #324]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 800495e:	2201      	movs	r2, #1
 8004960:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004964:	4b4f      	ldr	r3, [pc, #316]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 8004966:	895b      	ldrh	r3, [r3, #10]
 8004968:	461a      	mov	r2, r3
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	4293      	cmp	r3, r2
 800496e:	d802      	bhi.n	8004976 <W25qxx_ReadPage+0x3a>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	2b00      	cmp	r3, #0
 8004974:	d102      	bne.n	800497c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8004976:	4b4b      	ldr	r3, [pc, #300]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 8004978:	895b      	ldrh	r3, [r3, #10]
 800497a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 800497c:	687a      	ldr	r2, [r7, #4]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	4413      	add	r3, r2
 8004982:	4a48      	ldr	r2, [pc, #288]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 8004984:	8952      	ldrh	r2, [r2, #10]
 8004986:	4293      	cmp	r3, r2
 8004988:	d905      	bls.n	8004996 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 800498a:	4b46      	ldr	r3, [pc, #280]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 800498c:	895b      	ldrh	r3, [r3, #10]
 800498e:	461a      	mov	r2, r3
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	1ad3      	subs	r3, r2, r3
 8004994:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	687a      	ldr	r2, [r7, #4]
 800499a:	68b9      	ldr	r1, [r7, #8]
 800499c:	4842      	ldr	r0, [pc, #264]	; (8004aa8 <W25qxx_ReadPage+0x16c>)
 800499e:	f017 feed 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 80049a2:	2064      	movs	r0, #100	; 0x64
 80049a4:	f011 fa61 	bl	8015e6a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 80049a8:	f003 ffae 	bl	8008908 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 80049ae:	4b3d      	ldr	r3, [pc, #244]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 80049b0:	895b      	ldrh	r3, [r3, #10]
 80049b2:	461a      	mov	r2, r3
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	fb03 f302 	mul.w	r3, r3, r2
 80049ba:	687a      	ldr	r2, [r7, #4]
 80049bc:	4413      	add	r3, r2
 80049be:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80049c0:	2200      	movs	r2, #0
 80049c2:	2140      	movs	r1, #64	; 0x40
 80049c4:	4839      	ldr	r0, [pc, #228]	; (8004aac <W25qxx_ReadPage+0x170>)
 80049c6:	f004 feb7 	bl	8009738 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 80049ca:	4b36      	ldr	r3, [pc, #216]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	2b08      	cmp	r3, #8
 80049d0:	d909      	bls.n	80049e6 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 80049d2:	200c      	movs	r0, #12
 80049d4:	f7ff fb92 	bl	80040fc <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	0e1b      	lsrs	r3, r3, #24
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff fb8c 	bl	80040fc <W25qxx_Spi>
 80049e4:	e002      	b.n	80049ec <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 80049e6:	200b      	movs	r0, #11
 80049e8:	f7ff fb88 	bl	80040fc <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	0c1b      	lsrs	r3, r3, #16
 80049f0:	b2db      	uxtb	r3, r3
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fb82 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	0a1b      	lsrs	r3, r3, #8
 80049fc:	b2db      	uxtb	r3, r3
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7ff fb7c 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	b2db      	uxtb	r3, r3
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7ff fb77 	bl	80040fc <W25qxx_Spi>
	W25qxx_Spi(0);
 8004a0e:	2000      	movs	r0, #0
 8004a10:	f7ff fb74 	bl	80040fc <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	b29a      	uxth	r2, r3
 8004a18:	2364      	movs	r3, #100	; 0x64
 8004a1a:	68f9      	ldr	r1, [r7, #12]
 8004a1c:	4824      	ldr	r0, [pc, #144]	; (8004ab0 <W25qxx_ReadPage+0x174>)
 8004a1e:	f008 ff3a 	bl	800d896 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004a22:	2201      	movs	r2, #1
 8004a24:	2140      	movs	r1, #64	; 0x40
 8004a26:	4821      	ldr	r0, [pc, #132]	; (8004aac <W25qxx_ReadPage+0x170>)
 8004a28:	f004 fe86 	bl	8009738 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004a2c:	f003 ff6c 	bl	8008908 <HAL_GetTick>
 8004a30:	4602      	mov	r2, r0
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	1ad3      	subs	r3, r2, r3
 8004a36:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004a38:	2300      	movs	r3, #0
 8004a3a:	617b      	str	r3, [r7, #20]
 8004a3c:	e018      	b.n	8004a70 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f003 0307 	and.w	r3, r3, #7
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d108      	bne.n	8004a5a <W25qxx_ReadPage+0x11e>
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d905      	bls.n	8004a5a <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8004a4e:	4819      	ldr	r0, [pc, #100]	; (8004ab4 <W25qxx_ReadPage+0x178>)
 8004a50:	f017 ff1a 	bl	801c888 <puts>
			W25qxx_Delay(10);
 8004a54:	200a      	movs	r0, #10
 8004a56:	f011 fa08 	bl	8015e6a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	697b      	ldr	r3, [r7, #20]
 8004a5e:	4413      	add	r3, r2
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	4619      	mov	r1, r3
 8004a64:	4814      	ldr	r0, [pc, #80]	; (8004ab8 <W25qxx_ReadPage+0x17c>)
 8004a66:	f017 fe89 	bl	801c77c <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	617b      	str	r3, [r7, #20]
 8004a70:	697a      	ldr	r2, [r7, #20]
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	429a      	cmp	r2, r3
 8004a76:	d3e2      	bcc.n	8004a3e <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8004a78:	480e      	ldr	r0, [pc, #56]	; (8004ab4 <W25qxx_ReadPage+0x178>)
 8004a7a:	f017 ff05 	bl	801c888 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 8004a7e:	6939      	ldr	r1, [r7, #16]
 8004a80:	480e      	ldr	r0, [pc, #56]	; (8004abc <W25qxx_ReadPage+0x180>)
 8004a82:	f017 fe7b 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 8004a86:	2064      	movs	r0, #100	; 0x64
 8004a88:	f011 f9ef 	bl	8015e6a <osDelay>
#endif
	W25qxx_Delay(1);
 8004a8c:	2001      	movs	r0, #1
 8004a8e:	f011 f9ec 	bl	8015e6a <osDelay>
	w25qxx.Lock = 0;
 8004a92:	4b04      	ldr	r3, [pc, #16]	; (8004aa4 <W25qxx_ReadPage+0x168>)
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004a9a:	bf00      	nop
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
 8004aa2:	bf00      	nop
 8004aa4:	20006dd4 	.word	0x20006dd4
 8004aa8:	08021b00 	.word	0x08021b00
 8004aac:	40020c00 	.word	0x40020c00
 8004ab0:	20005fd0 	.word	0x20005fd0
 8004ab4:	08021924 	.word	0x08021924
 8004ab8:	08021928 	.word	0x08021928
 8004abc:	08021b3c 	.word	0x08021b3c

08004ac0 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b088      	sub	sp, #32
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	60f8      	str	r0, [r7, #12]
 8004ac8:	60b9      	str	r1, [r7, #8]
 8004aca:	607a      	str	r2, [r7, #4]
 8004acc:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004ace:	4b36      	ldr	r3, [pc, #216]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	429a      	cmp	r2, r3
 8004ad6:	d802      	bhi.n	8004ade <W25qxx_ReadSector+0x1e>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d102      	bne.n	8004ae4 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8004ade:	4b32      	ldr	r3, [pc, #200]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	68b9      	ldr	r1, [r7, #8]
 8004aea:	4830      	ldr	r0, [pc, #192]	; (8004bac <W25qxx_ReadSector+0xec>)
 8004aec:	f017 fe46 	bl	801c77c <iprintf>
	W25qxx_Delay(100);
 8004af0:	2064      	movs	r0, #100	; 0x64
 8004af2:	f011 f9ba 	bl	8015e6a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004af6:	4b2c      	ldr	r3, [pc, #176]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d306      	bcc.n	8004b0e <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 8004b00:	482b      	ldr	r0, [pc, #172]	; (8004bb0 <W25qxx_ReadSector+0xf0>)
 8004b02:	f017 fec1 	bl	801c888 <puts>
		W25qxx_Delay(100);
 8004b06:	2064      	movs	r0, #100	; 0x64
 8004b08:	f011 f9af 	bl	8015e6a <osDelay>
#endif
		return;
 8004b0c:	e048      	b.n	8004ba0 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8004b0e:	687a      	ldr	r2, [r7, #4]
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	441a      	add	r2, r3
 8004b14:	4b24      	ldr	r3, [pc, #144]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d905      	bls.n	8004b28 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004b1c:	4b22      	ldr	r3, [pc, #136]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	61bb      	str	r3, [r7, #24]
 8004b26:	e001      	b.n	8004b2c <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004b28:	683b      	ldr	r3, [r7, #0]
 8004b2a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004b2c:	68b8      	ldr	r0, [r7, #8]
 8004b2e:	f7ff fdab 	bl	8004688 <W25qxx_SectorToPage>
 8004b32:	4602      	mov	r2, r0
 8004b34:	4b1c      	ldr	r3, [pc, #112]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b36:	895b      	ldrh	r3, [r3, #10]
 8004b38:	4619      	mov	r1, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b40:	4413      	add	r3, r2
 8004b42:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004b44:	4b18      	ldr	r3, [pc, #96]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b46:	895b      	ldrh	r3, [r3, #10]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004b50:	fb02 f201 	mul.w	r2, r2, r1
 8004b54:	1a9b      	subs	r3, r3, r2
 8004b56:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	697a      	ldr	r2, [r7, #20]
 8004b5c:	69f9      	ldr	r1, [r7, #28]
 8004b5e:	68f8      	ldr	r0, [r7, #12]
 8004b60:	f7ff feec 	bl	800493c <W25qxx_ReadPage>
		StartPage++;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	3301      	adds	r3, #1
 8004b68:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8004b6a:	4b0f      	ldr	r3, [pc, #60]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b6c:	895b      	ldrh	r3, [r3, #10]
 8004b6e:	461a      	mov	r2, r3
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	1a9a      	subs	r2, r3, r2
 8004b74:	69bb      	ldr	r3, [r7, #24]
 8004b76:	4413      	add	r3, r2
 8004b78:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004b7a:	4b0b      	ldr	r3, [pc, #44]	; (8004ba8 <W25qxx_ReadSector+0xe8>)
 8004b7c:	895b      	ldrh	r3, [r3, #10]
 8004b7e:	461a      	mov	r2, r3
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	68fa      	ldr	r2, [r7, #12]
 8004b86:	4413      	add	r3, r2
 8004b88:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8004b8e:	69bb      	ldr	r3, [r7, #24]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	dce1      	bgt.n	8004b58 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8004b94:	4807      	ldr	r0, [pc, #28]	; (8004bb4 <W25qxx_ReadSector+0xf4>)
 8004b96:	f017 fe77 	bl	801c888 <puts>
	W25qxx_Delay(100);
 8004b9a:	2064      	movs	r0, #100	; 0x64
 8004b9c:	f011 f965 	bl	8015e6a <osDelay>
#endif
}
 8004ba0:	3720      	adds	r7, #32
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
 8004ba6:	bf00      	nop
 8004ba8:	20006dd4 	.word	0x20006dd4
 8004bac:	08021b60 	.word	0x08021b60
 8004bb0:	08021ba0 	.word	0x08021ba0
 8004bb4:	08021bc0 	.word	0x08021bc0

08004bb8 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b082      	sub	sp, #8
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	b2d2      	uxtb	r2, r2
 8004bcc:	4611      	mov	r1, r2
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	4798      	blx	r3
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	3708      	adds	r7, #8
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <_Z12ISBDCallbackv>:

bool ISBDCallback() __attribute__((weak));
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
 8004bdc:	b480      	push	{r7}
 8004bde:	af00      	add	r7, sp, #0
 8004be0:	2301      	movs	r3, #1
 8004be2:	4618      	mov	r0, r3
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <_Z19ISBDConsoleCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	70fb      	strb	r3, [r7, #3]
 8004bf8:	bf00      	nop
 8004bfa:	370c      	adds	r7, #12
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c02:	4770      	bx	lr

08004c04 <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 8004c04:	b480      	push	{r7}
 8004c06:	b083      	sub	sp, #12
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	460b      	mov	r3, r1
 8004c0e:	70fb      	strb	r3, [r7, #3]
 8004c10:	bf00      	nop
 8004c12:	370c      	adds	r7, #12
 8004c14:	46bd      	mov	sp, r7
 8004c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1a:	4770      	bx	lr

08004c1c <_ZN10IridiumSBD5beginEv>:



// Power on the RockBLOCK or return from sleep
int IridiumSBD::begin()
{
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <_ZN10IridiumSBD5beginEv+0x16>
      return ISBD_REENTRANT;
 8004c2e:	2309      	movs	r3, #9
 8004c30:	e01b      	b.n	8004c6a <_ZN10IridiumSBD5beginEv+0x4e>

   this->reentrant = true;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2201      	movs	r2, #1
 8004c36:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalBegin();
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fa76 	bl	800512c <_ZN10IridiumSBD13internalBeginEv>
 8004c40:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   // Absent a successful startup, keep the device turned off
   if (ret != ISBD_SUCCESS)
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00b      	beq.n	8004c68 <_ZN10IridiumSBD5beginEv+0x4c>
   {
      if (this->useSerial)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d002      	beq.n	8004c60 <_ZN10IridiumSBD5beginEv+0x44>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 fdac 	bl	80057b8 <_ZN10IridiumSBD13endSerialPortEv>
      power(false);
 8004c60:	2100      	movs	r1, #0
 8004c62:	6878      	ldr	r0, [r7, #4]
 8004c64:	f000 fcf6 	bl	8005654 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004c68:	68fb      	ldr	r3, [r7, #12]
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3710      	adds	r7, #16
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	bd80      	pop	{r7, pc}

08004c72 <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 8004c72:	b580      	push	{r7, lr}
 8004c74:	b084      	sub	sp, #16
 8004c76:	af00      	add	r7, sp, #0
 8004c78:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d001      	beq.n	8004c88 <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 8004c84:	2309      	movs	r3, #9
 8004c86:	e028      	b.n	8004cda <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d007      	beq.n	8004ca2 <_ZN10IridiumSBD5sleepEv+0x30>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c9c:	d101      	bne.n	8004ca2 <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 8004c9e:	230b      	movs	r3, #11
 8004ca0:	e01b      	b.n	8004cda <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2201      	movs	r2, #1
 8004ca6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f000 fbc8 	bl	8005440 <_ZN10IridiumSBD13internalSleepEv>
 8004cb0:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10b      	bne.n	8004cd8 <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 fd74 	bl	80057b8 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 8004cd0:	2100      	movs	r1, #0
 8004cd2:	6878      	ldr	r0, [r7, #4]
 8004cd4:	f000 fcbe 	bl	8005654 <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <_ZN10IridiumSBD16enableRingAlertsEb>:
{
   this->msstmWorkaroundRequested = useWorkAround;
}

void IridiumSBD::enableRingAlerts(bool enable) // true to enable SBDRING alerts and RING signal pin
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b082      	sub	sp, #8
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	460b      	mov	r3, r1
 8004cec:	70fb      	strb	r3, [r7, #3]
   this->ringAlertsEnabled = enable;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	78fa      	ldrb	r2, [r7, #3]
 8004cf2:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
   if (enable)
 8004cf6:	78fb      	ldrb	r3, [r7, #3]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d00e      	beq.n	8004d1a <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
   {
      this->ringAsserted = false;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      if (!this->useSerial) // If we are using I2C, clear the ring indicator flag
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d0a:	f083 0301 	eor.w	r3, r3, #1
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d002      	beq.n	8004d1a <_ZN10IridiumSBD16enableRingAlertsEb+0x38>
      {
        clearRingIndicator();
 8004d14:	6878      	ldr	r0, [r7, #4]
 8004d16:	f000 f9b3 	bl	8005080 <_ZN10IridiumSBD18clearRingIndicatorEv>
      }
   }
}
 8004d1a:	bf00      	nop
 8004d1c:	3708      	adds	r7, #8
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
	...

08004d24 <_ZN10IridiumSBD13getSystemTimeER2tm>:

   return ret;
}

int IridiumSBD::getSystemTime(struct tm &tm)
{
 8004d24:	b5b0      	push	{r4, r5, r7, lr}
 8004d26:	b09c      	sub	sp, #112	; 0x70
 8004d28:	af02      	add	r7, sp, #8
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
   char msstmResponseBuf[24];

   send(F("AT-MSSTM\r"));
 8004d2e:	2301      	movs	r3, #1
 8004d30:	2201      	movs	r2, #1
 8004d32:	493f      	ldr	r1, [pc, #252]	; (8004e30 <_ZN10IridiumSBD13getSystemTimeER2tm+0x10c>)
 8004d34:	6878      	ldr	r0, [r7, #4]
 8004d36:	f000 fd4d 	bl	80057d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(msstmResponseBuf, sizeof(msstmResponseBuf), "-MSSTM: "))
 8004d3a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8004d3e:	4b3d      	ldr	r3, [pc, #244]	; (8004e34 <_ZN10IridiumSBD13getSystemTimeER2tm+0x110>)
 8004d40:	9300      	str	r3, [sp, #0]
 8004d42:	4b3d      	ldr	r3, [pc, #244]	; (8004e38 <_ZN10IridiumSBD13getSystemTimeER2tm+0x114>)
 8004d44:	2218      	movs	r2, #24
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f000 fb8c 	bl	8005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004d4c:	4603      	mov	r3, r0
 8004d4e:	f083 0301 	eor.w	r3, r3, #1
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d009      	beq.n	8004d6c <_ZN10IridiumSBD13getSystemTimeER2tm+0x48>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004d58:	6878      	ldr	r0, [r7, #4]
 8004d5a:	f000 fc49 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 8004d5e:	4603      	mov	r3, r0
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <_ZN10IridiumSBD13getSystemTimeER2tm+0x44>
 8004d64:	2304      	movs	r3, #4
 8004d66:	e05e      	b.n	8004e26 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e05c      	b.n	8004e26 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   if (!isxdigit(msstmResponseBuf[0]))
 8004d6c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004d70:	4618      	mov	r0, r3
 8004d72:	f016 f9ff 	bl	801b174 <isxdigit>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <_ZN10IridiumSBD13getSystemTimeER2tm+0x5c>
      return ISBD_NO_NETWORK;
 8004d7c:	230c      	movs	r3, #12
 8004d7e:	e052      	b.n	8004e26 <_ZN10IridiumSBD13getSystemTimeER2tm+0x102>

   // Latest epoch began at May 11, 2014, at 14:23:55 UTC.
   struct tm epoch_start;
   epoch_start.tm_year = 2014 - 1900;
 8004d80:	2372      	movs	r3, #114	; 0x72
 8004d82:	62bb      	str	r3, [r7, #40]	; 0x28
   epoch_start.tm_mon = 5 - 1;
 8004d84:	2304      	movs	r3, #4
 8004d86:	627b      	str	r3, [r7, #36]	; 0x24
   epoch_start.tm_mday = 11;
 8004d88:	230b      	movs	r3, #11
 8004d8a:	623b      	str	r3, [r7, #32]
   epoch_start.tm_hour = 14;
 8004d8c:	230e      	movs	r3, #14
 8004d8e:	61fb      	str	r3, [r7, #28]
   epoch_start.tm_min = 23;
 8004d90:	2317      	movs	r3, #23
 8004d92:	61bb      	str	r3, [r7, #24]
   epoch_start.tm_sec = 55;
 8004d94:	2337      	movs	r3, #55	; 0x37
 8004d96:	617b      	str	r3, [r7, #20]

   unsigned long ticks_since_epoch = strtoul(msstmResponseBuf, NULL, 16);
 8004d98:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004d9c:	2210      	movs	r2, #16
 8004d9e:	2100      	movs	r1, #0
 8004da0:	4618      	mov	r0, r3
 8004da2:	f018 fe23 	bl	801d9ec <strtoul>
 8004da6:	6678      	str	r0, [r7, #100]	; 0x64
      seconds less than the equivalent ticks_since_epoch. Subtract that away and
      we'll be left with a small number that won't overflow when we scale by 90/1000.

      Many thanks to Scott Weldon for this suggestion.
   */
   unsigned long secs_since_epoch = (ticks_since_epoch / 1000) * 90;
 8004da8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004daa:	4a24      	ldr	r2, [pc, #144]	; (8004e3c <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8004dac:	fba2 2303 	umull	r2, r3, r2, r3
 8004db0:	099b      	lsrs	r3, r3, #6
 8004db2:	225a      	movs	r2, #90	; 0x5a
 8004db4:	fb02 f303 	mul.w	r3, r2, r3
 8004db8:	663b      	str	r3, [r7, #96]	; 0x60
   unsigned long small_ticks = ticks_since_epoch - (secs_since_epoch / 90) * 1000;
 8004dba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dbc:	085b      	lsrs	r3, r3, #1
 8004dbe:	4a20      	ldr	r2, [pc, #128]	; (8004e40 <_ZN10IridiumSBD13getSystemTimeER2tm+0x11c>)
 8004dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8004dc4:	095b      	lsrs	r3, r3, #5
 8004dc6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004dca:	fb02 f303 	mul.w	r3, r2, r3
 8004dce:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004dd0:	1ad3      	subs	r3, r2, r3
 8004dd2:	65fb      	str	r3, [r7, #92]	; 0x5c
   secs_since_epoch += small_ticks * 90 / 1000;
 8004dd4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dd6:	225a      	movs	r2, #90	; 0x5a
 8004dd8:	fb02 f303 	mul.w	r3, r2, r3
 8004ddc:	4a17      	ldr	r2, [pc, #92]	; (8004e3c <_ZN10IridiumSBD13getSystemTimeER2tm+0x118>)
 8004dde:	fba2 2303 	umull	r2, r3, r2, r3
 8004de2:	099b      	lsrs	r3, r3, #6
 8004de4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004de6:	4413      	add	r3, r2
 8004de8:	663b      	str	r3, [r7, #96]	; 0x60

   time_t epoch_time = mktime(&epoch_start);
 8004dea:	f107 0314 	add.w	r3, r7, #20
 8004dee:	4618      	mov	r0, r3
 8004df0:	f016 fbfa 	bl	801b5e8 <mktime>
 8004df4:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
   time_t now = epoch_time + secs_since_epoch;
 8004df8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f04f 0100 	mov.w	r1, #0
 8004e00:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004e04:	1884      	adds	r4, r0, r2
 8004e06:	eb41 0503 	adc.w	r5, r1, r3
 8004e0a:	e9c7 4502 	strd	r4, r5, [r7, #8]
   memcpy(&tm, localtime(&now), sizeof tm);
 8004e0e:	f107 0308 	add.w	r3, r7, #8
 8004e12:	4618      	mov	r0, r3
 8004e14:	f016 f9b6 	bl	801b184 <localtime>
 8004e18:	4603      	mov	r3, r0
 8004e1a:	2224      	movs	r2, #36	; 0x24
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	6838      	ldr	r0, [r7, #0]
 8004e20:	f016 fada 	bl	801b3d8 <memcpy>
   return ISBD_SUCCESS;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3768      	adds	r7, #104	; 0x68
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bdb0      	pop	{r4, r5, r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	08021c7c 	.word	0x08021c7c
 8004e34:	08021c94 	.word	0x08021c94
 8004e38:	08021c88 	.word	0x08021c88
 8004e3c:	10624dd3 	.word	0x10624dd3
 8004e40:	b60b60b7 	.word	0xb60b60b7

08004e44 <_ZN10IridiumSBD18getFirmwareVersionEPcj>:

int IridiumSBD::getFirmwareVersion(char *version, size_t bufferSize)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b086      	sub	sp, #24
 8004e48:	af02      	add	r7, sp, #8
 8004e4a:	60f8      	str	r0, [r7, #12]
 8004e4c:	60b9      	str	r1, [r7, #8]
 8004e4e:	607a      	str	r2, [r7, #4]
   if (bufferSize < 8)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2b07      	cmp	r3, #7
 8004e54:	d801      	bhi.n	8004e5a <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x16>
      return ISBD_RX_OVERFLOW;
 8004e56:	2308      	movs	r3, #8
 8004e58:	e01e      	b.n	8004e98 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   send(F("AT+CGMR\r"));
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	4910      	ldr	r1, [pc, #64]	; (8004ea0 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x5c>)
 8004e60:	68f8      	ldr	r0, [r7, #12]
 8004e62:	f000 fcb7 	bl	80057d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse(version, bufferSize, "Call Processor Version: "))
 8004e66:	687a      	ldr	r2, [r7, #4]
 8004e68:	4b0e      	ldr	r3, [pc, #56]	; (8004ea4 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x60>)
 8004e6a:	9300      	str	r3, [sp, #0]
 8004e6c:	4b0e      	ldr	r3, [pc, #56]	; (8004ea8 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x64>)
 8004e6e:	68b9      	ldr	r1, [r7, #8]
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 faf7 	bl	8005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8004e76:	4603      	mov	r3, r0
 8004e78:	f083 0301 	eor.w	r3, r3, #1
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d009      	beq.n	8004e96 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x52>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fbb4 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x4e>
 8004e8e:	2304      	movs	r3, #4
 8004e90:	e002      	b.n	8004e98 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>
 8004e92:	2303      	movs	r3, #3
 8004e94:	e000      	b.n	8004e98 <_ZN10IridiumSBD18getFirmwareVersionEPcj+0x54>

   return ISBD_SUCCESS;
 8004e96:	2300      	movs	r3, #0
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}
 8004ea0:	08021c9c 	.word	0x08021c9c
 8004ea4:	08021c94 	.word	0x08021c94
 8004ea8:	08021ca8 	.word	0x08021ca8

08004eac <_ZN10IridiumSBD21enableSuperCapChargerEb>:

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d004      	beq.n	8004ecc <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004ec2:	4918      	ldr	r1, [pc, #96]	; (8004f24 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 8004ec4:	6878      	ldr	r0, [r7, #4]
 8004ec6:	f000 fd2d 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004eca:	e028      	b.n	8004f1e <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8004ecc:	6878      	ldr	r0, [r7, #4]
 8004ece:	f001 f80b 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004ed2:	78fb      	ldrb	r3, [r7, #3]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d00b      	beq.n	8004ef0 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	b2da      	uxtb	r2, r3
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004eee:	e00f      	b.n	8004f10 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004ef6:	b25a      	sxtb	r2, r3
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 8004efe:	b25b      	sxtb	r3, r3
 8004f00:	43db      	mvns	r3, r3
 8004f02:	b25b      	sxtb	r3, r3
 8004f04:	4013      	ands	r3, r2
 8004f06:	b25b      	sxtb	r3, r3
 8004f08:	b2da      	uxtb	r2, r3
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004f16:	4619      	mov	r1, r3
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f001 f820 	bl	8005f5e <_ZN10IridiumSBD11set9603pinsEh>
}
 8004f1e:	3708      	adds	r7, #8
 8004f20:	46bd      	mov	sp, r7
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	08021cc4 	.word	0x08021cc4

08004f28 <_ZN10IridiumSBD20checkSuperCapChargerEv>:

bool IridiumSBD::checkSuperCapCharger()
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial (the user will have to check PGOOD manually)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d005      	beq.n	8004f46 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x1e>
  {
    diagprint(F("checkSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004f3a:	4912      	ldr	r1, [pc, #72]	; (8004f84 <_ZN10IridiumSBD20checkSuperCapChargerEv+0x5c>)
 8004f3c:	6878      	ldr	r0, [r7, #4]
 8004f3e:	f000 fcf1 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return(false);
 8004f42:	2300      	movs	r3, #0
 8004f44:	e01a      	b.n	8004f7c <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }

  // Check the status of the supercapacitor charger PGOOD pin
  check9603pins(); // Update IO_REGISTER
 8004f46:	6878      	ldr	r0, [r7, #4]
 8004f48:	f000 ffce 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
  if (IO_REGISTER &= IO_PGOOD) // If the PGOOD bit is set, return true
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8004f58:	4013      	ands	r3, r2
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	bf14      	ite	ne
 8004f6c:	2301      	movne	r3, #1
 8004f6e:	2300      	moveq	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <_ZN10IridiumSBD20checkSuperCapChargerEv+0x52>
  {
    return(true);
 8004f76:	2301      	movs	r3, #1
 8004f78:	e000      	b.n	8004f7c <_ZN10IridiumSBD20checkSuperCapChargerEv+0x54>
  }
  else
  {
    return(false);
 8004f7a:	2300      	movs	r3, #0
  }
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3708      	adds	r7, #8
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}
 8004f84:	08021d10 	.word	0x08021d10

08004f88 <_ZN10IridiumSBD16enable9603NpowerEb>:

void IridiumSBD::enable9603Npower(bool enable)
{
 8004f88:	b580      	push	{r7, lr}
 8004f8a:	b082      	sub	sp, #8
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
 8004f90:	460b      	mov	r3, r1
 8004f92:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d004      	beq.n	8004fa8 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 8004f9e:	4918      	ldr	r1, [pc, #96]	; (8005000 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 8004fa0:	6878      	ldr	r0, [r7, #4]
 8004fa2:	f000 fcbf 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8004fa6:	e028      	b.n	8004ffa <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 8004fa8:	6878      	ldr	r0, [r7, #4]
 8004faa:	f000 ff9d 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8004fae:	78fb      	ldrb	r3, [r7, #3]
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00b      	beq.n	8004fcc <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	b2da      	uxtb	r2, r3
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8004fca:	e00f      	b.n	8004fec <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004fd2:	b25a      	sxtb	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8004fda:	b25b      	sxtb	r3, r3
 8004fdc:	43db      	mvns	r3, r3
 8004fde:	b25b      	sxtb	r3, r3
 8004fe0:	4013      	ands	r3, r2
 8004fe2:	b25b      	sxtb	r3, r3
 8004fe4:	b2da      	uxtb	r2, r3
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8004ff2:	4619      	mov	r1, r3
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 ffb2 	bl	8005f5e <_ZN10IridiumSBD11set9603pinsEh>
}
 8004ffa:	3708      	adds	r7, #8
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	08021d5c 	.word	0x08021d5c

08005004 <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 8005004:	b580      	push	{r7, lr}
 8005006:	b082      	sub	sp, #8
 8005008:	af00      	add	r7, sp, #0
 800500a:	6078      	str	r0, [r7, #4]
 800500c:	460b      	mov	r3, r1
 800500e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005016:	2b00      	cmp	r3, #0
 8005018:	d004      	beq.n	8005024 <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 800501a:	4918      	ldr	r1, [pc, #96]	; (800507c <_ZN10IridiumSBD10enable9603Eb+0x78>)
 800501c:	6878      	ldr	r0, [r7, #4]
 800501e:	f000 fc81 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8005022:	e028      	b.n	8005076 <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 8005024:	6878      	ldr	r0, [r7, #4]
 8005026:	f000 ff5f 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 800502a:	78fb      	ldrb	r3, [r7, #3]
 800502c:	2b00      	cmp	r3, #0
 800502e:	d00b      	beq.n	8005048 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800503c:	4313      	orrs	r3, r2
 800503e:	b2da      	uxtb	r2, r3
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8005046:	e00f      	b.n	8005068 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800504e:	b25a      	sxtb	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8005056:	b25b      	sxtb	r3, r3
 8005058:	43db      	mvns	r3, r3
 800505a:	b25b      	sxtb	r3, r3
 800505c:	4013      	ands	r3, r2
 800505e:	b25b      	sxtb	r3, r3
 8005060:	b2da      	uxtb	r2, r3
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800506e:	4619      	mov	r1, r3
 8005070:	6878      	ldr	r0, [r7, #4]
 8005072:	f000 ff74 	bl	8005f5e <_ZN10IridiumSBD11set9603pinsEh>
}
 8005076:	3708      	adds	r7, #8
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}
 800507c:	08021da4 	.word	0x08021da4

08005080 <_ZN10IridiumSBD18clearRingIndicatorEv>:
    return(false);
  }
}

void IridiumSBD::clearRingIndicator()
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  if (useSerial) // Do nothing if we are using serial
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800508e:	2b00      	cmp	r3, #0
 8005090:	d004      	beq.n	800509c <_ZN10IridiumSBD18clearRingIndicatorEv+0x1c>
  {
    diagprint(F("clearRingIndicator is only valid when using I2C on the Qwiic Iridium\r\n"));
 8005092:	4913      	ldr	r1, [pc, #76]	; (80050e0 <_ZN10IridiumSBD18clearRingIndicatorEv+0x60>)
 8005094:	6878      	ldr	r0, [r7, #4]
 8005096:	f000 fc45 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 800509a:	e01d      	b.n	80050d8 <_ZN10IridiumSBD18clearRingIndicatorEv+0x58>
  }

  // Clear the 9603 RI flag
  check9603pins(); // Update IO_REGISTER
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f000 ff23 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
  IO_REGISTER &= ~IO_RI; // Clear the RI bit
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80050a8:	b25a      	sxtb	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 80050b0:	b25b      	sxtb	r3, r3
 80050b2:	43db      	mvns	r3, r3
 80050b4:	b25b      	sxtb	r3, r3
 80050b6:	4013      	ands	r3, r2
 80050b8:	b25b      	sxtb	r3, r3
 80050ba:	b2da      	uxtb	r2, r3
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  set9603pins(IO_REGISTER); // Update the pins
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80050c8:	4619      	mov	r1, r3
 80050ca:	6878      	ldr	r0, [r7, #4]
 80050cc:	f000 ff47 	bl	8005f5e <_ZN10IridiumSBD11set9603pinsEh>
  this->ringAsserted = false; // Also clear the ringAsserted flag
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	2200      	movs	r2, #0
 80050d4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
}
 80050d8:	3708      	adds	r7, #8
 80050da:	46bd      	mov	sp, r7
 80050dc:	bd80      	pop	{r7, pc}
 80050de:	bf00      	nop
 80050e0:	08021e74 	.word	0x08021e74

080050e4 <_ZN10IridiumSBD11isConnectedEv>:

//Returns true if the I2C device is connected
//Always returns true for serial
//boolean IridiumSBD::isConnected() TODO
bool IridiumSBD::isConnected()
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b082      	sub	sp, #8
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
   if (this->useSerial) // If we are using Serial
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <_ZN10IridiumSBD11isConnectedEv+0x16>
   {
		return true;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e013      	b.n	8005122 <_ZN10IridiumSBD11isConnectedEv+0x3e>
   }
   else
   {
		wireport->beginTransmission((uint8_t)deviceaddress);
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005104:	4619      	mov	r1, r3
 8005106:	4610      	mov	r0, r2
 8005108:	f001 fc62 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
		return (wireport->endTransmission() == 0); // Check that the device ack's
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005110:	4618      	mov	r0, r3
 8005112:	f001 fca7 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	bf0c      	ite	eq
 800511c:	2301      	moveq	r3, #1
 800511e:	2300      	movne	r3, #0
 8005120:	b2db      	uxtb	r3, r3
   }
}
 8005122:	4618      	mov	r0, r3
 8005124:	3708      	adds	r7, #8
 8005126:	46bd      	mov	sp, r7
 8005128:	bd80      	pop	{r7, pc}
	...

0800512c <_ZN10IridiumSBD13internalBeginEv>:
/*
Private interface
*/

int IridiumSBD::internalBegin()
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b090      	sub	sp, #64	; 0x40
 8005130:	af02      	add	r7, sp, #8
 8005132:	6078      	str	r0, [r7, #4]
   diagprint(F("Calling internalBegin\r\n"));
 8005134:	49b1      	ldr	r1, [pc, #708]	; (80053fc <_ZN10IridiumSBD13internalBeginEv+0x2d0>)
 8005136:	6878      	ldr	r0, [r7, #4]
 8005138:	f000 fbf4 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (!this->asleep)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8005142:	f083 0301 	eor.w	r3, r3, #1
 8005146:	b2db      	uxtb	r3, r3
 8005148:	2b00      	cmp	r3, #0
 800514a:	d001      	beq.n	8005150 <_ZN10IridiumSBD13internalBeginEv+0x24>
      return ISBD_ALREADY_AWAKE;
 800514c:	2301      	movs	r3, #1
 800514e:	e150      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (!this->useSerial) // If we are using I2C
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005156:	f083 0301 	eor.w	r3, r3, #1
 800515a:	b2db      	uxtb	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d005      	beq.n	800516c <_ZN10IridiumSBD13internalBeginEv+0x40>
   {
      check9603pins(); // Update IO_REGISTER with the status of the 9603 pins
 8005160:	6878      	ldr	r0, [r7, #4]
 8005162:	f000 fec1 	bl	8005ee8 <_ZN10IridiumSBD13check9603pinsEv>
      check9603data(); // Get any waiting 9603 serial data
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f000 fde6 	bl	8005d38 <_ZN10IridiumSBD13check9603dataEv>
   }

   power(true); // power on
 800516c:	2101      	movs	r1, #1
 800516e:	6878      	ldr	r0, [r7, #4]
 8005170:	f000 fa70 	bl	8005654 <_ZN10IridiumSBD5powerEb>

   bool modemAlive = false;
 8005174:	2300      	movs	r3, #0
 8005176:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

   unsigned long startupTime = 500; //ms
 800517a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800517e:	62fb      	str	r3, [r7, #44]	; 0x2c
   for (unsigned long start = millis(); millis() - start < startupTime;)
 8005180:	f003 fbc2 	bl	8008908 <HAL_GetTick>
 8005184:	62b8      	str	r0, [r7, #40]	; 0x28
 8005186:	f003 fbbf 	bl	8008908 <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005192:	429a      	cmp	r2, r3
 8005194:	bf8c      	ite	hi
 8005196:	2301      	movhi	r3, #1
 8005198:	2300      	movls	r3, #0
 800519a:	b2db      	uxtb	r3, r3
 800519c:	2b00      	cmp	r3, #0
 800519e:	d007      	beq.n	80051b0 <_ZN10IridiumSBD13internalBeginEv+0x84>
      if (cancelled())
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f000 fa25 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d0ec      	beq.n	8005186 <_ZN10IridiumSBD13internalBeginEv+0x5a>
         return ISBD_CANCELLED;
 80051ac:	2304      	movs	r3, #4
 80051ae:	e120      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   if (this->useSerial) // If we are using Serial
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d002      	beq.n	80051c0 <_ZN10IridiumSBD13internalBeginEv+0x94>
      beginSerialPort(); // Apollo3 v2.1 Serial fix - begin the Serial port 500ms after power(true)
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f000 faee 	bl	800579c <_ZN10IridiumSBD15beginSerialPortEv>

   // Turn on modem and wait for a response from "AT" command to begin
   for (unsigned long start = millis(); !modemAlive && millis() - start < 1000UL * this->startupTimeout;)
 80051c0:	f003 fba2 	bl	8008908 <HAL_GetTick>
 80051c4:	6278      	str	r0, [r7, #36]	; 0x24
 80051c6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80051ca:	f083 0301 	eor.w	r3, r3, #1
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d010      	beq.n	80051f6 <_ZN10IridiumSBD13internalBeginEv+0xca>
 80051d4:	f003 fb98 	bl	8008908 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051dc:	1ad2      	subs	r2, r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 80051e4:	4619      	mov	r1, r3
 80051e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051ea:	fb03 f301 	mul.w	r3, r3, r1
 80051ee:	429a      	cmp	r2, r3
 80051f0:	d201      	bcs.n	80051f6 <_ZN10IridiumSBD13internalBeginEv+0xca>
 80051f2:	2301      	movs	r3, #1
 80051f4:	e000      	b.n	80051f8 <_ZN10IridiumSBD13internalBeginEv+0xcc>
 80051f6:	2300      	movs	r3, #0
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d018      	beq.n	800522e <_ZN10IridiumSBD13internalBeginEv+0x102>
   {
      send(F("AT\r"));
 80051fc:	2301      	movs	r3, #1
 80051fe:	2201      	movs	r2, #1
 8005200:	497f      	ldr	r1, [pc, #508]	; (8005400 <_ZN10IridiumSBD13internalBeginEv+0x2d4>)
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 fae6 	bl	80057d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
      modemAlive = waitForATResponse();
 8005208:	4b7e      	ldr	r3, [pc, #504]	; (8005404 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 800520a:	9300      	str	r3, [sp, #0]
 800520c:	2300      	movs	r3, #0
 800520e:	2200      	movs	r2, #0
 8005210:	2100      	movs	r1, #0
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f926 	bl	8005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8005218:	4603      	mov	r3, r0
 800521a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
      if (cancelled())
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f9e6 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 8005224:	4603      	mov	r3, r0
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0cd      	beq.n	80051c6 <_ZN10IridiumSBD13internalBeginEv+0x9a>
         return ISBD_CANCELLED;
 800522a:	2304      	movs	r3, #4
 800522c:	e0e1      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   if (!modemAlive)
 800522e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8005232:	f083 0301 	eor.w	r3, r3, #1
 8005236:	b2db      	uxtb	r3, r3
 8005238:	2b00      	cmp	r3, #0
 800523a:	d005      	beq.n	8005248 <_ZN10IridiumSBD13internalBeginEv+0x11c>
   {
      diagprint(F("No modem detected.\r\n"));
 800523c:	4972      	ldr	r1, [pc, #456]	; (8005408 <_ZN10IridiumSBD13internalBeginEv+0x2dc>)
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 fb70 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      return ISBD_NO_MODEM_DETECTED;
 8005244:	2305      	movs	r3, #5
 8005246:	e0d4      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   }

   // The usual initialization sequence
   const char *strings[3] = { "ATE1\r", "AT&D0\r", "AT&K0\r" };
 8005248:	4a70      	ldr	r2, [pc, #448]	; (800540c <_ZN10IridiumSBD13internalBeginEv+0x2e0>)
 800524a:	f107 0310 	add.w	r3, r7, #16
 800524e:	ca07      	ldmia	r2, {r0, r1, r2}
 8005250:	e883 0007 	stmia.w	r3, {r0, r1, r2}
   for (int i=0; i<3; ++i)
 8005254:	2300      	movs	r3, #0
 8005256:	633b      	str	r3, [r7, #48]	; 0x30
 8005258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800525a:	2b02      	cmp	r3, #2
 800525c:	dc26      	bgt.n	80052ac <_ZN10IridiumSBD13internalBeginEv+0x180>
   {
      send(strings[i]);
 800525e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005260:	009b      	lsls	r3, r3, #2
 8005262:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005266:	4413      	add	r3, r2
 8005268:	f853 3c28 	ldr.w	r3, [r3, #-40]
 800526c:	4619      	mov	r1, r3
 800526e:	6878      	ldr	r0, [r7, #4]
 8005270:	f000 fb0a 	bl	8005888 <_ZN10IridiumSBD4sendEPKc>
      if (!waitForATResponse())
 8005274:	4b63      	ldr	r3, [pc, #396]	; (8005404 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	2300      	movs	r3, #0
 800527a:	2200      	movs	r2, #0
 800527c:	2100      	movs	r1, #0
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f8f0 	bl	8005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8005284:	4603      	mov	r3, r0
 8005286:	f083 0301 	eor.w	r3, r3, #1
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	d009      	beq.n	80052a4 <_ZN10IridiumSBD13internalBeginEv+0x178>
         return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f9ad 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d001      	beq.n	80052a0 <_ZN10IridiumSBD13internalBeginEv+0x174>
 800529c:	2304      	movs	r3, #4
 800529e:	e0a8      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 80052a0:	2303      	movs	r3, #3
 80052a2:	e0a6      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
   for (int i=0; i<3; ++i)
 80052a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a6:	3301      	adds	r3, #1
 80052a8:	633b      	str	r3, [r7, #48]	; 0x30
 80052aa:	e7d5      	b.n	8005258 <_ZN10IridiumSBD13internalBeginEv+0x12c>
   }

   // Enable or disable RING alerts as requested by user
   // By default they are on if a RING pin was supplied on constructor
   diagprint(F("Ring alerts are")); diagprint(ringAlertsEnabled ? F("") : F(" NOT")); diagprint(F(" enabled.\r\n"));
 80052ac:	4958      	ldr	r1, [pc, #352]	; (8005410 <_ZN10IridiumSBD13internalBeginEv+0x2e4>)
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f000 fb38 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d001      	beq.n	80052c2 <_ZN10IridiumSBD13internalBeginEv+0x196>
 80052be:	4b55      	ldr	r3, [pc, #340]	; (8005414 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 80052c0:	e000      	b.n	80052c4 <_ZN10IridiumSBD13internalBeginEv+0x198>
 80052c2:	4b55      	ldr	r3, [pc, #340]	; (8005418 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 80052c4:	4619      	mov	r1, r3
 80052c6:	6878      	ldr	r0, [r7, #4]
 80052c8:	f000 fb2c 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 80052cc:	4953      	ldr	r1, [pc, #332]	; (800541c <_ZN10IridiumSBD13internalBeginEv+0x2f0>)
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 fb28 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (ringAlertsEnabled) enableRingAlerts(true); // This will clear ringAsserted and the Ring Indicator flag
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d004      	beq.n	80052e8 <_ZN10IridiumSBD13internalBeginEv+0x1bc>
 80052de:	2101      	movs	r1, #1
 80052e0:	6878      	ldr	r0, [r7, #4]
 80052e2:	f7ff fcfe 	bl	8004ce2 <_ZN10IridiumSBD16enableRingAlertsEb>
 80052e6:	e00a      	b.n	80052fe <_ZN10IridiumSBD13internalBeginEv+0x1d2>
   else {
	   if (!this->useSerial) clearRingIndicator(); // If ring alerts are not enabled and using I2C, make sure the Ring Indicator flag is clear
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80052ee:	f083 0301 	eor.w	r3, r3, #1
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d002      	beq.n	80052fe <_ZN10IridiumSBD13internalBeginEv+0x1d2>
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f7ff fec1 	bl	8005080 <_ZN10IridiumSBD18clearRingIndicatorEv>
   }

   send(ringAlertsEnabled ? F("AT+SBDMTA=1\r") : F("AT+SBDMTA=0\r"));
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 8005304:	2b00      	cmp	r3, #0
 8005306:	d001      	beq.n	800530c <_ZN10IridiumSBD13internalBeginEv+0x1e0>
 8005308:	4945      	ldr	r1, [pc, #276]	; (8005420 <_ZN10IridiumSBD13internalBeginEv+0x2f4>)
 800530a:	e000      	b.n	800530e <_ZN10IridiumSBD13internalBeginEv+0x1e2>
 800530c:	4945      	ldr	r1, [pc, #276]	; (8005424 <_ZN10IridiumSBD13internalBeginEv+0x2f8>)
 800530e:	2301      	movs	r3, #1
 8005310:	2201      	movs	r2, #1
 8005312:	6878      	ldr	r0, [r7, #4]
 8005314:	f000 fa5e 	bl	80057d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>
   if (!waitForATResponse())
 8005318:	4b3a      	ldr	r3, [pc, #232]	; (8005404 <_ZN10IridiumSBD13internalBeginEv+0x2d8>)
 800531a:	9300      	str	r3, [sp, #0]
 800531c:	2300      	movs	r3, #0
 800531e:	2200      	movs	r2, #0
 8005320:	2100      	movs	r1, #0
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f000 f89e 	bl	8005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>
 8005328:	4603      	mov	r3, r0
 800532a:	f083 0301 	eor.w	r3, r3, #1
 800532e:	b2db      	uxtb	r3, r3
 8005330:	2b00      	cmp	r3, #0
 8005332:	d009      	beq.n	8005348 <_ZN10IridiumSBD13internalBeginEv+0x21c>
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 f95b 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d001      	beq.n	8005344 <_ZN10IridiumSBD13internalBeginEv+0x218>
 8005340:	2304      	movs	r3, #4
 8005342:	e056      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>
 8005344:	2303      	movs	r3, #3
 8005346:	e054      	b.n	80053f2 <_ZN10IridiumSBD13internalBeginEv+0x2c6>

   // Decide whether the internal MSSTM workaround should be enforced on TX/RX
   // By default it is unless the firmware rev is >= TA13001
   char version[8];
   int ret = getFirmwareVersion(version, sizeof(version));
 8005348:	f107 0308 	add.w	r3, r7, #8
 800534c:	2208      	movs	r2, #8
 800534e:	4619      	mov	r1, r3
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f7ff fd77 	bl	8004e44 <_ZN10IridiumSBD18getFirmwareVersionEPcj>
 8005356:	6238      	str	r0, [r7, #32]
   if (ret != ISBD_SUCCESS)
 8005358:	6a3b      	ldr	r3, [r7, #32]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d008      	beq.n	8005370 <_ZN10IridiumSBD13internalBeginEv+0x244>
   {
      diagprint(F("Unknown FW version\r\n"));
 800535e:	4932      	ldr	r1, [pc, #200]	; (8005428 <_ZN10IridiumSBD13internalBeginEv+0x2fc>)
 8005360:	6878      	ldr	r0, [r7, #4]
 8005362:	f000 fadf 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      msstmWorkaroundRequested = true;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
 800536e:	e027      	b.n	80053c0 <_ZN10IridiumSBD13internalBeginEv+0x294>
   }
   else
   {
      diagprint(F("Firmware version is ")); diagprint(version); diagprint(F("\r\n"));
 8005370:	492e      	ldr	r1, [pc, #184]	; (800542c <_ZN10IridiumSBD13internalBeginEv+0x300>)
 8005372:	6878      	ldr	r0, [r7, #4]
 8005374:	f000 fad6 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 8005378:	f107 0308 	add.w	r3, r7, #8
 800537c:	4619      	mov	r1, r3
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f000 faf6 	bl	8005970 <_ZN10IridiumSBD9diagprintEPKc>
 8005384:	492a      	ldr	r1, [pc, #168]	; (8005430 <_ZN10IridiumSBD13internalBeginEv+0x304>)
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 facc 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (version[0] == 'T' && version[1] == 'A')
 800538c:	7a3b      	ldrb	r3, [r7, #8]
 800538e:	2b54      	cmp	r3, #84	; 0x54
 8005390:	d116      	bne.n	80053c0 <_ZN10IridiumSBD13internalBeginEv+0x294>
 8005392:	7a7b      	ldrb	r3, [r7, #9]
 8005394:	2b41      	cmp	r3, #65	; 0x41
 8005396:	d113      	bne.n	80053c0 <_ZN10IridiumSBD13internalBeginEv+0x294>
      {
         unsigned long ver = strtoul(version + 2, NULL, 10);
 8005398:	f107 0308 	add.w	r3, r7, #8
 800539c:	3302      	adds	r3, #2
 800539e:	220a      	movs	r2, #10
 80053a0:	2100      	movs	r1, #0
 80053a2:	4618      	mov	r0, r3
 80053a4:	f018 fb22 	bl	801d9ec <strtoul>
 80053a8:	61f8      	str	r0, [r7, #28]
         msstmWorkaroundRequested = ver < ISBD_MSSTM_WORKAROUND_FW_VER;
 80053aa:	69fb      	ldr	r3, [r7, #28]
 80053ac:	f243 22c8 	movw	r2, #13000	; 0x32c8
 80053b0:	4293      	cmp	r3, r2
 80053b2:	bf94      	ite	ls
 80053b4:	2301      	movls	r3, #1
 80053b6:	2300      	movhi	r3, #0
 80053b8:	b2da      	uxtb	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      }
   }
   diagprint(F("MSSTM workaround is")); diagprint(msstmWorkaroundRequested ? F("") : F(" NOT")); diagprint(F(" enforced.\r\n"));
 80053c0:	491c      	ldr	r1, [pc, #112]	; (8005434 <_ZN10IridiumSBD13internalBeginEv+0x308>)
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f000 faae 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d001      	beq.n	80053d6 <_ZN10IridiumSBD13internalBeginEv+0x2aa>
 80053d2:	4b10      	ldr	r3, [pc, #64]	; (8005414 <_ZN10IridiumSBD13internalBeginEv+0x2e8>)
 80053d4:	e000      	b.n	80053d8 <_ZN10IridiumSBD13internalBeginEv+0x2ac>
 80053d6:	4b10      	ldr	r3, [pc, #64]	; (8005418 <_ZN10IridiumSBD13internalBeginEv+0x2ec>)
 80053d8:	4619      	mov	r1, r3
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f000 faa2 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
 80053e0:	4915      	ldr	r1, [pc, #84]	; (8005438 <_ZN10IridiumSBD13internalBeginEv+0x30c>)
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fa9e 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   // Done!
   diagprint(F("InternalBegin: success!\r\n"));
 80053e8:	4914      	ldr	r1, [pc, #80]	; (800543c <_ZN10IridiumSBD13internalBeginEv+0x310>)
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 fa9a 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   return ISBD_SUCCESS;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3738      	adds	r7, #56	; 0x38
 80053f6:	46bd      	mov	sp, r7
 80053f8:	bd80      	pop	{r7, pc}
 80053fa:	bf00      	nop
 80053fc:	08021f94 	.word	0x08021f94
 8005400:	08021fac 	.word	0x08021fac
 8005404:	08021c94 	.word	0x08021c94
 8005408:	08021fb0 	.word	0x08021fb0
 800540c:	08022084 	.word	0x08022084
 8005410:	08021fc8 	.word	0x08021fc8
 8005414:	08021fd8 	.word	0x08021fd8
 8005418:	08021fdc 	.word	0x08021fdc
 800541c:	08021fe4 	.word	0x08021fe4
 8005420:	08021ff0 	.word	0x08021ff0
 8005424:	08022000 	.word	0x08022000
 8005428:	08022010 	.word	0x08022010
 800542c:	08022028 	.word	0x08022028
 8005430:	08022040 	.word	0x08022040
 8005434:	08022044 	.word	0x08022044
 8005438:	08022058 	.word	0x08022058
 800543c:	08022068 	.word	0x08022068

08005440 <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d001      	beq.n	8005456 <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 8005452:	230a      	movs	r3, #10
 8005454:	e000      	b.n	8005458 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 8005456:	2300      	movs	r3, #0
}
 8005458:	4618      	mov	r0, r3
 800545a:	370c      	adds	r7, #12
 800545c:	46bd      	mov	sp, r7
 800545e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005462:	4770      	bx	lr

08005464 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_>:

// Wait for response from previous AT command.  This process terminates when "terminator" string is seen or upon timeout.
// If "prompt" string is provided (example "+CSQ:"), then all characters following prompt up to the next CRLF are
// stored in response buffer for later parsing by caller.
bool IridiumSBD::waitForATResponse(char *response, int responseSize, const char *prompt, const char *terminator)
{
 8005464:	b590      	push	{r4, r7, lr}
 8005466:	b08b      	sub	sp, #44	; 0x2c
 8005468:	af00      	add	r7, sp, #0
 800546a:	60f8      	str	r0, [r7, #12]
 800546c:	60b9      	str	r1, [r7, #8]
 800546e:	607a      	str	r2, [r7, #4]
 8005470:	603b      	str	r3, [r7, #0]
   diagprint(F("Waiting for response "));
 8005472:	495d      	ldr	r1, [pc, #372]	; (80055e8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x184>)
 8005474:	68f8      	ldr	r0, [r7, #12]
 8005476:	f000 fa55 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   diagprint(terminator);
 800547a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800547c:	68f8      	ldr	r0, [r7, #12]
 800547e:	f000 fa77 	bl	8005970 <_ZN10IridiumSBD9diagprintEPKc>
   HAL_UART_Transmit(&(this->uart),(uint8_t*) terminator, strlen(terminator), HAL_MAX_DELAY); //TODO doesn't print otherwise
 8005482:	68fc      	ldr	r4, [r7, #12]
 8005484:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8005486:	f7fa febd 	bl	8000204 <strlen>
 800548a:	4603      	mov	r3, r0
 800548c:	b29a      	uxth	r2, r3
 800548e:	f04f 33ff 	mov.w	r3, #4294967295
 8005492:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8005494:	4620      	mov	r0, r4
 8005496:	f009 fc1a 	bl	800ecce <HAL_UART_Transmit>
   diagprint(F("\r\n"));
 800549a:	4954      	ldr	r1, [pc, #336]	; (80055ec <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x188>)
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 fa41 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>

   if (response)
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d005      	beq.n	80054b4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x50>
      memset(response, 0, responseSize);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	461a      	mov	r2, r3
 80054ac:	2100      	movs	r1, #0
 80054ae:	68b8      	ldr	r0, [r7, #8]
 80054b0:	f015 ffba 	bl	801b428 <memset>

   int matchPromptPos = 0; // Matches chars in prompt
 80054b4:	2300      	movs	r3, #0
 80054b6:	627b      	str	r3, [r7, #36]	; 0x24
   int matchTerminatorPos = 0; // Matches chars in terminator
 80054b8:	2300      	movs	r3, #0
 80054ba:	623b      	str	r3, [r7, #32]
   enum {LOOKING_FOR_PROMPT, GATHERING_RESPONSE, LOOKING_FOR_TERMINATOR};
   int promptState = prompt ? LOOKING_FOR_PROMPT : LOOKING_FOR_TERMINATOR;
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x62>
 80054c2:	2300      	movs	r3, #0
 80054c4:	e000      	b.n	80054c8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x64>
 80054c6:	2302      	movs	r3, #2
 80054c8:	61fb      	str	r3, [r7, #28]
   //consoleprint(F("<< ")); //TODO If we comment out this it looks cleaner in the serial
   for (unsigned long start=millis(); millis() - start < 1000UL * atTimeout;)
 80054ca:	f003 fa1d 	bl	8008908 <HAL_GetTick>
 80054ce:	61b8      	str	r0, [r7, #24]
 80054d0:	f003 fa1a 	bl	8008908 <HAL_GetTick>
 80054d4:	4602      	mov	r2, r0
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	1ad2      	subs	r2, r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80054e0:	4619      	mov	r1, r3
 80054e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054e6:	fb03 f301 	mul.w	r3, r3, r1
 80054ea:	429a      	cmp	r2, r3
 80054ec:	bf34      	ite	cc
 80054ee:	2301      	movcc	r3, #1
 80054f0:	2300      	movcs	r3, #0
 80054f2:	b2db      	uxtb	r3, r3
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d072      	beq.n	80055de <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17a>
   {
      if (cancelled())
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f000 f879 	bl	80055f0 <_ZN10IridiumSBD9cancelledEv>
 80054fe:	4603      	mov	r3, r0
 8005500:	2b00      	cmp	r3, #0
 8005502:	d001      	beq.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         return false;
 8005504:	2300      	movs	r3, #0
 8005506:	e06b      	b.n	80055e0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>

      while (filteredavailable() > 0)
 8005508:	68f8      	ldr	r0, [r7, #12]
 800550a:	f000 fbb3 	bl	8005c74 <_ZN10IridiumSBD17filteredavailableEv>
 800550e:	4603      	mov	r3, r0
 8005510:	2b00      	cmp	r3, #0
 8005512:	bfcc      	ite	gt
 8005514:	2301      	movgt	r3, #1
 8005516:	2300      	movle	r3, #0
 8005518:	b2db      	uxtb	r3, r3
 800551a:	2b00      	cmp	r3, #0
 800551c:	d0d8      	beq.n	80054d0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x6c>
      {
         char c = filteredread();
 800551e:	68f8      	ldr	r0, [r7, #12]
 8005520:	f000 fbc4 	bl	8005cac <_ZN10IridiumSBD12filteredreadEv>
 8005524:	4603      	mov	r3, r0
 8005526:	75fb      	strb	r3, [r7, #23]
         if (prompt)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d03b      	beq.n	80055a6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
         {
            switch (promptState)
 800552e:	69fb      	ldr	r3, [r7, #28]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d003      	beq.n	800553c <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xd8>
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	2b01      	cmp	r3, #1
 8005538:	d01d      	beq.n	8005576 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x112>
 800553a:	e034      	b.n	80055a6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
            {
            case LOOKING_FOR_PROMPT:
               if (c == prompt[matchPromptPos])
 800553c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	4413      	add	r3, r2
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	7dfa      	ldrb	r2, [r7, #23]
 8005546:	429a      	cmp	r2, r3
 8005548:	d10b      	bne.n	8005562 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xfe>
               {
                  ++matchPromptPos;
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	3301      	adds	r3, #1
 800554e:	627b      	str	r3, [r7, #36]	; 0x24
                  if (prompt[matchPromptPos] == '\0')
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	683a      	ldr	r2, [r7, #0]
 8005554:	4413      	add	r3, r2
 8005556:	781b      	ldrb	r3, [r3, #0]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d121      	bne.n	80055a0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                     promptState = GATHERING_RESPONSE;
 800555c:	2301      	movs	r3, #1
 800555e:	61fb      	str	r3, [r7, #28]
               else
               {
                  matchPromptPos = c == prompt[0] ? 1 : 0;
               }

               break;
 8005560:	e01e      	b.n	80055a0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
                  matchPromptPos = c == prompt[0] ? 1 : 0;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	781b      	ldrb	r3, [r3, #0]
 8005566:	7dfa      	ldrb	r2, [r7, #23]
 8005568:	429a      	cmp	r2, r3
 800556a:	d101      	bne.n	8005570 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10c>
 800556c:	2301      	movs	r3, #1
 800556e:	e000      	b.n	8005572 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x10e>
 8005570:	2300      	movs	r3, #0
 8005572:	627b      	str	r3, [r7, #36]	; 0x24
               break;
 8005574:	e014      	b.n	80055a0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x13c>
            case GATHERING_RESPONSE: // gathering response from end of prompt to first \r
               if (response)
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d013      	beq.n	80055a4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               {
                  if (c == '\r' || responseSize < 2)
 800557c:	7dfb      	ldrb	r3, [r7, #23]
 800557e:	2b0d      	cmp	r3, #13
 8005580:	d002      	beq.n	8005588 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x124>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b01      	cmp	r3, #1
 8005586:	dc02      	bgt.n	800558e <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x12a>
                  {
                     promptState = LOOKING_FOR_TERMINATOR;
 8005588:	2302      	movs	r3, #2
 800558a:	61fb      	str	r3, [r7, #28]
                  {
                     *response++ = c;
                     responseSize--;
                  }
               }
               break;
 800558c:	e00a      	b.n	80055a4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
                     *response++ = c;
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	1c5a      	adds	r2, r3, #1
 8005592:	60ba      	str	r2, [r7, #8]
 8005594:	7dfa      	ldrb	r2, [r7, #23]
 8005596:	701a      	strb	r2, [r3, #0]
                     responseSize--;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	3b01      	subs	r3, #1
 800559c:	607b      	str	r3, [r7, #4]
               break;
 800559e:	e001      	b.n	80055a4 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x140>
               break;
 80055a0:	bf00      	nop
 80055a2:	e000      	b.n	80055a6 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x142>
               break;
 80055a4:	bf00      	nop
            }
         }

         if (c == terminator[matchTerminatorPos])
 80055a6:	6a3b      	ldr	r3, [r7, #32]
 80055a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055aa:	4413      	add	r3, r2
 80055ac:	781b      	ldrb	r3, [r3, #0]
 80055ae:	7dfa      	ldrb	r2, [r7, #23]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d10a      	bne.n	80055ca <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x166>
         {
            ++matchTerminatorPos;
 80055b4:	6a3b      	ldr	r3, [r7, #32]
 80055b6:	3301      	adds	r3, #1
 80055b8:	623b      	str	r3, [r7, #32]
            if (terminator[matchTerminatorPos] == '\0')
 80055ba:	6a3b      	ldr	r3, [r7, #32]
 80055bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80055be:	4413      	add	r3, r2
 80055c0:	781b      	ldrb	r3, [r3, #0]
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d1a0      	bne.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
               return true;
 80055c6:	2301      	movs	r3, #1
 80055c8:	e00a      	b.n	80055e0 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x17c>
         }
         else
         {
            matchTerminatorPos = c == terminator[0] ? 1 : 0;
 80055ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	7dfa      	ldrb	r2, [r7, #23]
 80055d0:	429a      	cmp	r2, r3
 80055d2:	d101      	bne.n	80055d8 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x174>
 80055d4:	2301      	movs	r3, #1
 80055d6:	e000      	b.n	80055da <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0x176>
 80055d8:	2300      	movs	r3, #0
 80055da:	623b      	str	r3, [r7, #32]
      while (filteredavailable() > 0)
 80055dc:	e794      	b.n	8005508 <_ZN10IridiumSBD17waitForATResponseEPciPKcS2_+0xa4>
         }
      } // while (filteredavailable() > 0)
   } // timer loop
   return false;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	372c      	adds	r7, #44	; 0x2c
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd90      	pop	{r4, r7, pc}
 80055e8:	080221c8 	.word	0x080221c8
 80055ec:	08022040 	.word	0x08022040

080055f0 <_ZN10IridiumSBD9cancelledEv>:

bool IridiumSBD::cancelled()
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b082      	sub	sp, #8
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
   if (this->useSerial)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d019      	beq.n	8005636 <_ZN10IridiumSBD9cancelledEv+0x46>
   {
	   //TODO For some reason when using digitalRead here it didn't work so simply replaced with HAL function
	   //if ((ringPin != -1) && digitalRead(ringPin) == LOW)
	     if ((ringPin != -1) && HAL_GPIO_ReadPin(ringPin_GPIO_Port,ringPin_Pin) == LOW)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d008      	beq.n	8005620 <_ZN10IridiumSBD9cancelledEv+0x30>
 800560e:	2110      	movs	r1, #16
 8005610:	480e      	ldr	r0, [pc, #56]	; (800564c <_ZN10IridiumSBD9cancelledEv+0x5c>)
 8005612:	f004 f879 	bl	8009708 <HAL_GPIO_ReadPin>
 8005616:	4603      	mov	r3, r0
 8005618:	2b00      	cmp	r3, #0
 800561a:	d101      	bne.n	8005620 <_ZN10IridiumSBD9cancelledEv+0x30>
 800561c:	2301      	movs	r3, #1
 800561e:	e000      	b.n	8005622 <_ZN10IridiumSBD9cancelledEv+0x32>
 8005620:	2300      	movs	r3, #0
 8005622:	2b00      	cmp	r3, #0
 8005624:	d007      	beq.n	8005636 <_ZN10IridiumSBD9cancelledEv+0x46>
	  {
         ringAsserted = true;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2201      	movs	r2, #1
 800562a:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
		 diagprint(F("ringPin seen!\r\n"));
 800562e:	4908      	ldr	r1, [pc, #32]	; (8005650 <_ZN10IridiumSBD9cancelledEv+0x60>)
 8005630:	6878      	ldr	r0, [r7, #4]
 8005632:	f000 f977 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
	  }
   }

   return !ISBDCallback();
 8005636:	f7ff fad1 	bl	8004bdc <_Z12ISBDCallbackv>
 800563a:	4603      	mov	r3, r0
 800563c:	f083 0301 	eor.w	r3, r3, #1
 8005640:	b2db      	uxtb	r3, r3
}
 8005642:	4618      	mov	r0, r3
 8005644:	3708      	adds	r7, #8
 8005646:	46bd      	mov	sp, r7
 8005648:	bd80      	pop	{r7, pc}
 800564a:	bf00      	nop
 800564c:	40020800 	.word	0x40020800
 8005650:	080221e0 	.word	0x080221e0

08005654 <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	b084      	sub	sp, #16
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
 800565c:	460b      	mov	r3, r1
 800565e:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 8005660:	78fb      	ldrb	r3, [r7, #3]
 8005662:	f083 0301 	eor.w	r3, r3, #1
 8005666:	b2da      	uxtb	r2, r3
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005674:	2b00      	cmp	r3, #0
 8005676:	d011      	beq.n	800569c <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800567e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005682:	d04c      	beq.n	800571e <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800568a:	2b00      	cmp	r3, #0
 800568c:	d106      	bne.n	800569c <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f84e 	bl	8005730 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 800569c:	78fb      	ldrb	r3, [r7, #3]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d018      	beq.n	80056d4 <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 80056a2:	4921      	ldr	r1, [pc, #132]	; (8005728 <_ZN10IridiumSBD5powerEb+0xd4>)
 80056a4:	6878      	ldr	r0, [r7, #4]
 80056a6:	f000 f93d 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d004      	beq.n	80056be <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 80056b4:	2101      	movs	r1, #1
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f848 	bl	800574c <_ZN10IridiumSBD11setSleepPinEh>
 80056bc:	e003      	b.n	80056c6 <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 80056be:	2101      	movs	r1, #1
 80056c0:	6878      	ldr	r0, [r7, #4]
 80056c2:	f7ff fc9f 	bl	8005004 <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 80056c6:	f003 f91f 	bl	8008908 <HAL_GetTick>
 80056ca:	4602      	mov	r2, r0
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 80056d2:	e025      	b.n	8005720 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 80056d4:	f003 f918 	bl	8008908 <HAL_GetTick>
 80056d8:	4602      	mov	r2, r0
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80056ea:	d205      	bcs.n	80056f8 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 80056f2:	4618      	mov	r0, r3
 80056f4:	f003 f914 	bl	8008920 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 80056f8:	490c      	ldr	r1, [pc, #48]	; (800572c <_ZN10IridiumSBD5powerEb+0xd8>)
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f912 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005706:	2b00      	cmp	r3, #0
 8005708:	d004      	beq.n	8005714 <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 800570a:	2100      	movs	r1, #0
 800570c:	6878      	ldr	r0, [r7, #4]
 800570e:	f000 f81d 	bl	800574c <_ZN10IridiumSBD11setSleepPinEh>
 8005712:	e005      	b.n	8005720 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 8005714:	2100      	movs	r1, #0
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	f7ff fc74 	bl	8005004 <_ZN10IridiumSBD10enable9603Eb>
 800571c:	e000      	b.n	8005720 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 800571e:	bf00      	nop
      }
   }
}
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	08022234 	.word	0x08022234
 800572c:	0802224c 	.word	0x0802224c

08005730 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 8005730:	b580      	push	{r7, lr}
 8005732:	b082      	sub	sp, #8
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 8005738:	4903      	ldr	r1, [pc, #12]	; (8005748 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 800573a:	6878      	ldr	r0, [r7, #4]
 800573c:	f000 f8f2 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005740:	bf00      	nop
 8005742:	3708      	adds	r7, #8
 8005744:	46bd      	mov	sp, r7
 8005746:	bd80      	pop	{r7, pc}
 8005748:	08022264 	.word	0x08022264

0800574c <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b082      	sub	sp, #8
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
 8005754:	460b      	mov	r3, r1
 8005756:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 8005758:	2201      	movs	r2, #1
 800575a:	2108      	movs	r1, #8
 800575c:	480b      	ldr	r0, [pc, #44]	; (800578c <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 800575e:	f003 ffeb 	bl	8009738 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 8005762:	490b      	ldr	r1, [pc, #44]	; (8005790 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f000 f8dd 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 800576a:	78fb      	ldrb	r3, [r7, #3]
 800576c:	2b01      	cmp	r3, #1
 800576e:	d104      	bne.n	800577a <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 8005770:	4908      	ldr	r1, [pc, #32]	; (8005794 <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f8d6 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 8005778:	e003      	b.n	8005782 <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 800577a:	4907      	ldr	r1, [pc, #28]	; (8005798 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f8d1 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005782:	bf00      	nop
 8005784:	3708      	adds	r7, #8
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}
 800578a:	bf00      	nop
 800578c:	40020800 	.word	0x40020800
 8005790:	08022290 	.word	0x08022290
 8005794:	080222ac 	.word	0x080222ac
 8005798:	080222b4 	.word	0x080222b4

0800579c <_ZN10IridiumSBD15beginSerialPortEv>:

void IridiumSBD::beginSerialPort()
{
 800579c:	b580      	push	{r7, lr}
 800579e:	b082      	sub	sp, #8
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
 80057a4:	4903      	ldr	r1, [pc, #12]	; (80057b4 <_ZN10IridiumSBD15beginSerialPortEv+0x18>)
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f8bc 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80057ac:	bf00      	nop
 80057ae:	3708      	adds	r7, #8
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}
 80057b4:	080222bc 	.word	0x080222bc

080057b8 <_ZN10IridiumSBD13endSerialPortEv>:

void IridiumSBD::endSerialPort()
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 80057c0:	4903      	ldr	r1, [pc, #12]	; (80057d0 <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 f8ae 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80057c8:	bf00      	nop
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	080222dc 	.word	0x080222dc

080057d4 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb>:

void IridiumSBD::send(FlashString str, bool beginLine, bool endLine)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	4611      	mov	r1, r2
 80057e0:	461a      	mov	r2, r3
 80057e2:	460b      	mov	r3, r1
 80057e4:	71fb      	strb	r3, [r7, #7]
 80057e6:	4613      	mov	r3, r2
 80057e8:	71bb      	strb	r3, [r7, #6]
   if (beginLine)
 80057ea:	79fb      	ldrb	r3, [r7, #7]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x24>
      consoleprint(F(">> "));
 80057f0:	4922      	ldr	r1, [pc, #136]	; (800587c <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xa8>)
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 f8de 	bl	80059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 80057f8:	68b9      	ldr	r1, [r7, #8]
 80057fa:	68f8      	ldr	r0, [r7, #12]
 80057fc:	f000 f8da 	bl	80059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (endLine)
 8005800:	79bb      	ldrb	r3, [r7, #6]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x3a>
      consoleprint(F("\r\n"));
 8005806:	491e      	ldr	r1, [pc, #120]	; (8005880 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xac>)
 8005808:	68f8      	ldr	r0, [r7, #12]
 800580a:	f000 f8d3 	bl	80059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005814:	2b00      	cmp	r3, #0
 8005816:	d006      	beq.n	8005826 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x52>
   {
      stream->print(str);
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800581c:	68b9      	ldr	r1, [r7, #8]
 800581e:	4618      	mov	r0, r3
 8005820:	f001 f80a 	bl	8006838 <_ZN5Print5printEPK19__FlashStringHelper>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 8005824:	e025      	b.n	8005872 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
      wireport->beginTransmission((uint8_t)deviceaddress);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005830:	4619      	mov	r1, r3
 8005832:	4610      	mov	r0, r2
 8005834:	f001 f8cc 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800583c:	21ff      	movs	r1, #255	; 0xff
 800583e:	4618      	mov	r0, r3
 8005840:	f7ff f9ba 	bl	8004bb8 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005848:	68b9      	ldr	r1, [r7, #8]
 800584a:	4618      	mov	r0, r3
 800584c:	f000 fff4 	bl	8006838 <_ZN5Print5printEPK19__FlashStringHelper>
      if (wireport->endTransmission() != 0) //Release bus
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005854:	4618      	mov	r0, r3
 8005856:	f001 f905 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
 800585a:	4603      	mov	r3, r0
 800585c:	2b00      	cmp	r3, #0
 800585e:	bf14      	ite	ne
 8005860:	2301      	movne	r3, #1
 8005862:	2300      	moveq	r3, #0
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d003      	beq.n	8005872 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0x9e>
         diagprint(F("I2C write was not successful!\r\n"));
 800586a:	4906      	ldr	r1, [pc, #24]	; (8005884 <_ZN10IridiumSBD4sendEPK19__FlashStringHelperbb+0xb0>)
 800586c:	68f8      	ldr	r0, [r7, #12]
 800586e:	f000 f859 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005872:	bf00      	nop
 8005874:	3710      	adds	r7, #16
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
 800587a:	bf00      	nop
 800587c:	080222f8 	.word	0x080222f8
 8005880:	08022040 	.word	0x08022040
 8005884:	080220c0 	.word	0x080220c0

08005888 <_ZN10IridiumSBD4sendEPKc>:

void IridiumSBD::send(const char *str)
{
 8005888:	b580      	push	{r7, lr}
 800588a:	b082      	sub	sp, #8
 800588c:	af00      	add	r7, sp, #0
 800588e:	6078      	str	r0, [r7, #4]
 8005890:	6039      	str	r1, [r7, #0]
   consoleprint(F(">> "));
 8005892:	4921      	ldr	r1, [pc, #132]	; (8005918 <_ZN10IridiumSBD4sendEPKc+0x90>)
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f88d 	bl	80059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   consoleprint(str);
 800589a:	6839      	ldr	r1, [r7, #0]
 800589c:	6878      	ldr	r0, [r7, #4]
 800589e:	f000 f8af 	bl	8005a00 <_ZN10IridiumSBD12consoleprintEPKc>
   consoleprint(F("\r\n"));
 80058a2:	491e      	ldr	r1, [pc, #120]	; (800591c <_ZN10IridiumSBD4sendEPKc+0x94>)
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f000 f885 	bl	80059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>
   if (this->useSerial)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d006      	beq.n	80058c2 <_ZN10IridiumSBD4sendEPKc+0x3a>
   {
      stream->print(str);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80058b8:	6839      	ldr	r1, [r7, #0]
 80058ba:	4618      	mov	r0, r3
 80058bc:	f000 ffca 	bl	8006854 <_ZN5Print5printEPKc>
      wireport->write(DATA_REG); // Point to the 'serial register'
      wireport->print(str);
      if (wireport->endTransmission() != 0) //Release bus
         diagprint(F("I2C write was not successful!\r\n"));
   }
}
 80058c0:	e025      	b.n	800590e <_ZN10IridiumSBD4sendEPKc+0x86>
      wireport->beginTransmission((uint8_t)deviceaddress);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80058cc:	4619      	mov	r1, r3
 80058ce:	4610      	mov	r0, r2
 80058d0:	f001 f87e 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the 'serial register'
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058d8:	21ff      	movs	r1, #255	; 0xff
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff f96c 	bl	8004bb8 <_ZN7TwoWire5writeEi>
      wireport->print(str);
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058e4:	6839      	ldr	r1, [r7, #0]
 80058e6:	4618      	mov	r0, r3
 80058e8:	f000 ffb4 	bl	8006854 <_ZN5Print5printEPKc>
      if (wireport->endTransmission() != 0) //Release bus
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80058f0:	4618      	mov	r0, r3
 80058f2:	f001 f8b7 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
 80058f6:	4603      	mov	r3, r0
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	bf14      	ite	ne
 80058fc:	2301      	movne	r3, #1
 80058fe:	2300      	moveq	r3, #0
 8005900:	b2db      	uxtb	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <_ZN10IridiumSBD4sendEPKc+0x86>
         diagprint(F("I2C write was not successful!\r\n"));
 8005906:	4906      	ldr	r1, [pc, #24]	; (8005920 <_ZN10IridiumSBD4sendEPKc+0x98>)
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f80b 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800590e:	bf00      	nop
 8005910:	3708      	adds	r7, #8
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}
 8005916:	bf00      	nop
 8005918:	080222f8 	.word	0x080222f8
 800591c:	08022040 	.word	0x08022040
 8005920:	080220c0 	.word	0x080220c0

08005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8005924:	b590      	push	{r4, r7, lr}
 8005926:	b085      	sub	sp, #20
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	1c5a      	adds	r2, r3, #1
 8005936:	60fa      	str	r2, [r7, #12]
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 800593c:	7afb      	ldrb	r3, [r7, #11]
 800593e:	2b00      	cmp	r3, #0
 8005940:	d005      	beq.n	800594e <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 8005942:	7afb      	ldrb	r3, [r7, #11]
 8005944:	4619      	mov	r1, r3
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f7ff f95c 	bl	8004c04 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 800594c:	e7f1      	b.n	8005932 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800594e:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 8005950:	687c      	ldr	r4, [r7, #4]
 8005952:	6838      	ldr	r0, [r7, #0]
 8005954:	f7fa fc56 	bl	8000204 <strlen>
 8005958:	4603      	mov	r3, r0
 800595a:	b29a      	uxth	r2, r3
 800595c:	f04f 33ff 	mov.w	r3, #4294967295
 8005960:	6839      	ldr	r1, [r7, #0]
 8005962:	4620      	mov	r0, r4
 8005964:	f009 f9b3 	bl	800ecce <HAL_UART_Transmit>
}
 8005968:	bf00      	nop
 800596a:	3714      	adds	r7, #20
 800596c:	46bd      	mov	sp, r7
 800596e:	bd90      	pop	{r4, r7, pc}

08005970 <_ZN10IridiumSBD9diagprintEPKc>:

void IridiumSBD::diagprint(const char *str)
{
 8005970:	b590      	push	{r4, r7, lr}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
 8005978:	6039      	str	r1, [r7, #0]
   while (*str)
 800597a:	683b      	ldr	r3, [r7, #0]
 800597c:	781b      	ldrb	r3, [r3, #0]
 800597e:	2b00      	cmp	r3, #0
 8005980:	d008      	beq.n	8005994 <_ZN10IridiumSBD9diagprintEPKc+0x24>
      ISBDDiagsCallback(this, *str++);
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	1c5a      	adds	r2, r3, #1
 8005986:	603a      	str	r2, [r7, #0]
 8005988:	781b      	ldrb	r3, [r3, #0]
 800598a:	4619      	mov	r1, r3
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f7ff f939 	bl	8004c04 <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   while (*str)
 8005992:	e7f2      	b.n	800597a <_ZN10IridiumSBD9diagprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005994:	687c      	ldr	r4, [r7, #4]
 8005996:	6838      	ldr	r0, [r7, #0]
 8005998:	f7fa fc34 	bl	8000204 <strlen>
 800599c:	4603      	mov	r3, r0
 800599e:	b29a      	uxth	r2, r3
 80059a0:	f04f 33ff 	mov.w	r3, #4294967295
 80059a4:	6839      	ldr	r1, [r7, #0]
 80059a6:	4620      	mov	r0, r4
 80059a8:	f009 f991 	bl	800ecce <HAL_UART_Transmit>
}
 80059ac:	bf00      	nop
 80059ae:	370c      	adds	r7, #12
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd90      	pop	{r4, r7, pc}

080059b4 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper>:
   diagprint(str); //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(FlashString str)
{
 80059b4:	b590      	push	{r4, r7, lr}
 80059b6:	b085      	sub	sp, #20
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
 80059bc:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 80059be:	683b      	ldr	r3, [r7, #0]
 80059c0:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	60fa      	str	r2, [r7, #12]
 80059c8:	781b      	ldrb	r3, [r3, #0]
 80059ca:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 80059cc:	7afb      	ldrb	r3, [r7, #11]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d005      	beq.n	80059de <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0x2a>
      ISBDConsoleCallback(this, c);
 80059d2:	7afb      	ldrb	r3, [r7, #11]
 80059d4:	4619      	mov	r1, r3
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	f7ff f908 	bl	8004bec <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   }
 80059dc:	e7f1      	b.n	80059c2 <_ZN10IridiumSBD12consoleprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 80059de:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*) str), HAL_MAX_DELAY);
 80059e0:	687c      	ldr	r4, [r7, #4]
 80059e2:	6838      	ldr	r0, [r7, #0]
 80059e4:	f7fa fc0e 	bl	8000204 <strlen>
 80059e8:	4603      	mov	r3, r0
 80059ea:	b29a      	uxth	r2, r3
 80059ec:	f04f 33ff 	mov.w	r3, #4294967295
 80059f0:	6839      	ldr	r1, [r7, #0]
 80059f2:	4620      	mov	r0, r4
 80059f4:	f009 f96b 	bl	800ecce <HAL_UART_Transmit>
}
 80059f8:	bf00      	nop
 80059fa:	3714      	adds	r7, #20
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd90      	pop	{r4, r7, pc}

08005a00 <_ZN10IridiumSBD12consoleprintEPKc>:

void IridiumSBD::consoleprint(const char *str)
{
 8005a00:	b590      	push	{r4, r7, lr}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
   while (*str)
 8005a0a:	683b      	ldr	r3, [r7, #0]
 8005a0c:	781b      	ldrb	r3, [r3, #0]
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d008      	beq.n	8005a24 <_ZN10IridiumSBD12consoleprintEPKc+0x24>
      ISBDConsoleCallback(this, *str++);
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	1c5a      	adds	r2, r3, #1
 8005a16:	603a      	str	r2, [r7, #0]
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f7ff f8e5 	bl	8004bec <_Z19ISBDConsoleCallbackP10IridiumSBDc>
   while (*str)
 8005a22:	e7f2      	b.n	8005a0a <_ZN10IridiumSBD12consoleprintEPKc+0xa>

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 8005a24:	687c      	ldr	r4, [r7, #4]
 8005a26:	6838      	ldr	r0, [r7, #0]
 8005a28:	f7fa fbec 	bl	8000204 <strlen>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	b29a      	uxth	r2, r3
 8005a30:	f04f 33ff 	mov.w	r3, #4294967295
 8005a34:	6839      	ldr	r1, [r7, #0]
 8005a36:	4620      	mov	r0, r4
 8005a38:	f009 f949 	bl	800ecce <HAL_UART_Transmit>
}
 8005a3c:	bf00      	nop
 8005a3e:	370c      	adds	r7, #12
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd90      	pop	{r4, r7, pc}

08005a44 <_ZN10IridiumSBD12consoleprintEc>:
   //consoleprint((const char*) str);
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
}

void IridiumSBD::consoleprint(char c)
{
 8005a44:	b580      	push	{r7, lr}
 8005a46:	b082      	sub	sp, #8
 8005a48:	af00      	add	r7, sp, #0
 8005a4a:	6078      	str	r0, [r7, #4]
 8005a4c:	460b      	mov	r3, r1
 8005a4e:	70fb      	strb	r3, [r7, #3]
   ISBDConsoleCallback(this, c);
 8005a50:	78fb      	ldrb	r3, [r7, #3]
 8005a52:	4619      	mov	r1, r3
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7ff f8c9 	bl	8004bec <_Z19ISBDConsoleCallbackP10IridiumSBDc>
}
 8005a5a:	bf00      	nop
 8005a5c:	3708      	adds	r7, #8
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bd80      	pop	{r7, pc}
	...

08005a64 <_ZN10IridiumSBD11SBDRINGSeenEv>:

void IridiumSBD::SBDRINGSeen()
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b082      	sub	sp, #8
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
   ringAsserted = true;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
   diagprint(F("SBDRING alert seen!\r\n"));
 8005a74:	4903      	ldr	r1, [pc, #12]	; (8005a84 <_ZN10IridiumSBD11SBDRINGSeenEv+0x20>)
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f7ff ff54 	bl	8005924 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005a7c:	bf00      	nop
 8005a7e:	3708      	adds	r7, #8
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bd80      	pop	{r7, pc}
 8005a84:	08022300 	.word	0x08022300

08005a88 <_ZN10IridiumSBD13filterSBDRINGEv>:
// Read characters until we find one that doesn't match SBDRING
// If nextChar is -1 it means we are still entertaining a possible
// match with SBDRING\r\n.  Once we find a mismatch, stuff it into
// nextChar.
void IridiumSBD::filterSBDRING()
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
   if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a96:	f083 0301 	eor.w	r3, r3, #1
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d002      	beq.n	8005aa6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f949 	bl	8005d38 <_ZN10IridiumSBD13check9603dataEv>
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <_ZN10IridiumSBD13filterSBDRINGEv+0x40>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	3308      	adds	r3, #8
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4610      	mov	r0, r2
 8005ac0:	4798      	blx	r3
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	dc0d      	bgt.n	8005ae4 <_ZN10IridiumSBD13filterSBDRINGEv+0x5c>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ace:	f083 0301 	eor.w	r3, r3, #1
 8005ad2:	b2db      	uxtb	r3, r3
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00d      	beq.n	8005af4 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005ad8:	6878      	ldr	r0, [r7, #4]
 8005ada:	f000 fa67 	bl	8005fac <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	dd07      	ble.n	8005af4 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005aea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aee:	d101      	bne.n	8005af4 <_ZN10IridiumSBD13filterSBDRINGEv+0x6c>
 8005af0:	2301      	movs	r3, #1
 8005af2:	e000      	b.n	8005af6 <_ZN10IridiumSBD13filterSBDRINGEv+0x6e>
 8005af4:	2300      	movs	r3, #0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	f000 80b6 	beq.w	8005c68 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e0>
   {
      char c;
      if (this->useSerial)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00b      	beq.n	8005b1e <_ZN10IridiumSBD13filterSBDRINGEv+0x96>
      {
         c = stream->read();
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	330c      	adds	r3, #12
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4610      	mov	r0, r2
 8005b16:	4798      	blx	r3
 8005b18:	4603      	mov	r3, r0
 8005b1a:	73fb      	strb	r3, [r7, #15]
 8005b1c:	e004      	b.n	8005b28 <_ZN10IridiumSBD13filterSBDRINGEv+0xa0>
      }
      else
      {
         c = i2cSerRead();
 8005b1e:	6878      	ldr	r0, [r7, #4]
 8005b20:	f000 fa5e 	bl	8005fe0 <_ZN10IridiumSBD10i2cSerReadEv>
 8005b24:	4603      	mov	r3, r0
 8005b26:	73fb      	strb	r3, [r7, #15]
      }
      consoleprint(c);
 8005b28:	7bfb      	ldrb	r3, [r7, #15]
 8005b2a:	4619      	mov	r1, r3
 8005b2c:	6878      	ldr	r0, [r7, #4]
 8005b2e:	f7ff ff89 	bl	8005a44 <_ZN10IridiumSBD12consoleprintEc>
      if (*head != 0 && c == *head)
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	f000 808d 	beq.w	8005c5a <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	7bfa      	ldrb	r2, [r7, #15]
 8005b4a:	429a      	cmp	r2, r3
 8005b4c:	f040 8085 	bne.w	8005c5a <_ZN10IridiumSBD13filterSBDRINGEv+0x1d2>
      {
         ++head;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b56:	1c5a      	adds	r2, r3, #1
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
         if (*head == 0)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005b64:	781b      	ldrb	r3, [r3, #0]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d10d      	bne.n	8005b86 <_ZN10IridiumSBD13filterSBDRINGEv+0xfe>
         {
            SBDRINGSeen();
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f7ff ff7a 	bl	8005a64 <_ZN10IridiumSBD11SBDRINGSeenEv>
            head = tail = SBDRING;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	4a3f      	ldr	r2, [pc, #252]	; (8005c70 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e8>)
 8005b74:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
            {
               --head;
               nextChar = c;
            }
         }
 8005b84:	e06e      	b.n	8005c64 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
            for (unsigned long start = millis(); ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) && millis() - start < FILTERTIMEOUT; );
 8005b86:	f002 febf 	bl	8008908 <HAL_GetTick>
 8005b8a:	60b8      	str	r0, [r7, #8]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d00b      	beq.n	8005bae <_ZN10IridiumSBD13filterSBDRINGEv+0x126>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	3308      	adds	r3, #8
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	4798      	blx	r3
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00d      	beq.n	8005bca <_ZN10IridiumSBD13filterSBDRINGEv+0x142>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bb4:	f083 0301 	eor.w	r3, r3, #1
 8005bb8:	b2db      	uxtb	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d00e      	beq.n	8005bdc <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f9f4 	bl	8005fac <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d108      	bne.n	8005bdc <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005bca:	f002 fe9d 	bl	8008908 <HAL_GetTick>
 8005bce:	4602      	mov	r2, r0
 8005bd0:	68bb      	ldr	r3, [r7, #8]
 8005bd2:	1ad3      	subs	r3, r2, r3
 8005bd4:	2b09      	cmp	r3, #9
 8005bd6:	d801      	bhi.n	8005bdc <_ZN10IridiumSBD13filterSBDRINGEv+0x154>
 8005bd8:	2301      	movs	r3, #1
 8005bda:	e000      	b.n	8005bde <_ZN10IridiumSBD13filterSBDRINGEv+0x156>
 8005bdc:	2300      	movs	r3, #0
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d000      	beq.n	8005be4 <_ZN10IridiumSBD13filterSBDRINGEv+0x15c>
 8005be2:	e7d3      	b.n	8005b8c <_ZN10IridiumSBD13filterSBDRINGEv+0x104>
            if(!this->useSerial) check9603data(); // Check for new 9603 serial data
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bea:	f083 0301 	eor.w	r3, r3, #1
 8005bee:	b2db      	uxtb	r3, r3
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d002      	beq.n	8005bfa <_ZN10IridiumSBD13filterSBDRINGEv+0x172>
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f89f 	bl	8005d38 <_ZN10IridiumSBD13check9603dataEv>
            if ((this->useSerial && (stream->available() == 0)) || ((!this->useSerial) && (i2cSerAvailable() == 0))) // pop the character back into nextChar
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d00b      	beq.n	8005c1c <_ZN10IridiumSBD13filterSBDRINGEv+0x194>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	3308      	adds	r3, #8
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4610      	mov	r0, r2
 8005c14:	4798      	blx	r3
 8005c16:	4603      	mov	r3, r0
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d00d      	beq.n	8005c38 <_ZN10IridiumSBD13filterSBDRINGEv+0x1b0>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005c22:	f083 0301 	eor.w	r3, r3, #1
 8005c26:	b2db      	uxtb	r3, r3
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f000 f9bd 	bl	8005fac <_ZN10IridiumSBD15i2cSerAvailableEv>
 8005c32:	4603      	mov	r3, r0
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <_ZN10IridiumSBD13filterSBDRINGEv+0x1b4>
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e000      	b.n	8005c3e <_ZN10IridiumSBD13filterSBDRINGEv+0x1b6>
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d010      	beq.n	8005c64 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
               --head;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
 8005c48:	1e5a      	subs	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
               nextChar = c;
 8005c50:	7bfa      	ldrb	r2, [r7, #15]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
         }
 8005c58:	e004      	b.n	8005c64 <_ZN10IridiumSBD13filterSBDRINGEv+0x1dc>
      }
      else
      {
         nextChar = c;
 8005c5a:	7bfa      	ldrb	r2, [r7, #15]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
 8005c62:	e720      	b.n	8005aa6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
         }
 8005c64:	bf00      	nop
   while (((this->useSerial && (stream->available() > 0)) || ((!this->useSerial) && (i2cSerAvailable() > 0))) && nextChar == -1)
 8005c66:	e71e      	b.n	8005aa6 <_ZN10IridiumSBD13filterSBDRINGEv+0x1e>
      }
   }
}
 8005c68:	bf00      	nop
 8005c6a:	3710      	adds	r7, #16
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}
 8005c70:	08022db0 	.word	0x08022db0

08005c74 <_ZN10IridiumSBD17filteredavailableEv>:

const char IridiumSBD::SBDRING[] = "SBDRING\r\n";

int IridiumSBD::filteredavailable()
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005c7c:	6878      	ldr	r0, [r7, #4]
 8005c7e:	f7ff ff03 	bl	8005a88 <_ZN10IridiumSBD13filterSBDRINGEv>
   return head - tail + (nextChar != -1 ? 1 : 0);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	f8d2 20d8 	ldr.w	r2, [r2, #216]	; 0xd8
 8005c96:	f1b2 3fff 	cmp.w	r2, #4294967295
 8005c9a:	d001      	beq.n	8005ca0 <_ZN10IridiumSBD17filteredavailableEv+0x2c>
 8005c9c:	2201      	movs	r2, #1
 8005c9e:	e000      	b.n	8005ca2 <_ZN10IridiumSBD17filteredavailableEv+0x2e>
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	4413      	add	r3, r2
}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3708      	adds	r7, #8
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <_ZN10IridiumSBD12filteredreadEv>:

int IridiumSBD::filteredread()
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b084      	sub	sp, #16
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
   filterSBDRING();
 8005cb4:	6878      	ldr	r0, [r7, #4]
 8005cb6:	f7ff fee7 	bl	8005a88 <_ZN10IridiumSBD13filterSBDRINGEv>

   // Use up the queue first
   if (head > tail)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d91c      	bls.n	8005d04 <_ZN10IridiumSBD12filteredreadEv+0x58>
   {
      char c = *tail++;
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005cd0:	1c59      	adds	r1, r3, #1
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	f8c2 10d4 	str.w	r1, [r2, #212]	; 0xd4
 8005cd8:	781b      	ldrb	r3, [r3, #0]
 8005cda:	73bb      	strb	r3, [r7, #14]
      if (head == tail)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8005ce8:	429a      	cmp	r2, r3
 8005cea:	d109      	bne.n	8005d00 <_ZN10IridiumSBD12filteredreadEv+0x54>
         head = tail = SBDRING;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4a11      	ldr	r2, [pc, #68]	; (8005d34 <_ZN10IridiumSBD12filteredreadEv+0x88>)
 8005cf0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	; 0xd4
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      return c;
 8005d00:	7bbb      	ldrb	r3, [r7, #14]
 8005d02:	e012      	b.n	8005d2a <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   // Then the "extra" char
   else if (nextChar != -1)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005d0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0e:	d00a      	beq.n	8005d26 <_ZN10IridiumSBD12filteredreadEv+0x7a>
   {
      char c = (char)nextChar;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8005d16:	73fb      	strb	r3, [r7, #15]
      nextChar = -1;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8005d1e:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      return c;
 8005d22:	7bfb      	ldrb	r3, [r7, #15]
 8005d24:	e001      	b.n	8005d2a <_ZN10IridiumSBD12filteredreadEv+0x7e>
   }

   return -1;
 8005d26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3710      	adds	r7, #16
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	08022db0 	.word	0x08022db0

08005d38 <_ZN10IridiumSBD13check9603dataEv>:

//Checks the number of available serial bytes
//Reads the available serial bytes (if any) and stores them in i2c_ser_buffer
void IridiumSBD::check9603data()
{
 8005d38:	b580      	push	{r7, lr}
 8005d3a:	b084      	sub	sp, #16
 8005d3c:	af00      	add	r7, sp, #0
 8005d3e:	6078      	str	r0, [r7, #4]
  if (millis() - lastCheck >= I2C_POLLING_WAIT_MS)
 8005d40:	f002 fde2 	bl	8008908 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	f892 20b0 	ldrb.w	r2, [r2, #176]	; 0xb0
 8005d54:	4293      	cmp	r3, r2
 8005d56:	bf2c      	ite	cs
 8005d58:	2301      	movcs	r3, #1
 8005d5a:	2300      	movcc	r3, #0
 8005d5c:	b2db      	uxtb	r3, r3
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f000 80be 	beq.w	8005ee0 <_ZN10IridiumSBD13check9603dataEv+0x1a8>
  {
    //Check how many serial bytes are waiting to be read
    uint16_t bytesAvailable = 0;
 8005d64:	2300      	movs	r3, #0
 8005d66:	81fb      	strh	r3, [r7, #14]
    wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d72:	4619      	mov	r1, r3
 8005d74:	4610      	mov	r0, r2
 8005d76:	f000 fe2b 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
    wireport->write(LEN_REG); // Point to the serial buffer length
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d7e:	21fd      	movs	r1, #253	; 0xfd
 8005d80:	4618      	mov	r0, r3
 8005d82:	f7fe ff19 	bl	8004bb8 <_ZN7TwoWire5writeEi>
    wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 fe6a 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
    if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)2) == 2) // Request two bytes
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d9a:	2202      	movs	r2, #2
 8005d9c:	4619      	mov	r1, r3
 8005d9e:	f000 fe04 	bl	80069aa <_ZN7TwoWire11requestFromEhh>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	bf0c      	ite	eq
 8005da8:	2301      	moveq	r3, #1
 8005daa:	2300      	movne	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d01d      	beq.n	8005dee <_ZN10IridiumSBD13check9603dataEv+0xb6>
    {
      uint8_t msb = wireport->read();
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	330c      	adds	r3, #12
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4610      	mov	r0, r2
 8005dc2:	4798      	blx	r3
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	737b      	strb	r3, [r7, #13]
      uint8_t lsb = wireport->read();
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	330c      	adds	r3, #12
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4610      	mov	r0, r2
 8005dd8:	4798      	blx	r3
 8005dda:	4603      	mov	r3, r0
 8005ddc:	733b      	strb	r3, [r7, #12]
      bytesAvailable = (((uint16_t)msb) << 8) | lsb;
 8005dde:	7b7b      	ldrb	r3, [r7, #13]
 8005de0:	021b      	lsls	r3, r3, #8
 8005de2:	b21a      	sxth	r2, r3
 8005de4:	7b3b      	ldrb	r3, [r7, #12]
 8005de6:	b21b      	sxth	r3, r3
 8005de8:	4313      	orrs	r3, r2
 8005dea:	b21b      	sxth	r3, r3
 8005dec:	81fb      	strh	r3, [r7, #14]
    }

    //Now read the serial bytes (if any)
    if (bytesAvailable > 0)
 8005dee:	89fb      	ldrh	r3, [r7, #14]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d06f      	beq.n	8005ed4 <_ZN10IridiumSBD13check9603dataEv+0x19c>
    {
      // Request the bytes
      // Poke them into the i2c_serial buffer
      // Release the bus afterwards
      wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005dfe:	4619      	mov	r1, r3
 8005e00:	4610      	mov	r0, r2
 8005e02:	f000 fde5 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
      wireport->write(DATA_REG); // Point to the serial buffer
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e0a:	21ff      	movs	r1, #255	; 0xff
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f7fe fed3 	bl	8004bb8 <_ZN7TwoWire5writeEi>
      wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e16:	4618      	mov	r0, r3
 8005e18:	f000 fe24 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005e1c:	89fb      	ldrh	r3, [r7, #14]
 8005e1e:	2b08      	cmp	r3, #8
 8005e20:	d92d      	bls.n	8005e7e <_ZN10IridiumSBD13check9603dataEv+0x146>
      {
        wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)SER_PACKET_SIZE, (uint8_t)false); // Request SER_PACKET_SIZE bytes, don't release the bus
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 1050 	ldrb.w	r1, [r3, #80]	; 0x50
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	2208      	movs	r2, #8
 8005e30:	f000 fd80 	bl	8006934 <_ZN7TwoWire11requestFromEhhh>
        while (wireport->available())
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	3308      	adds	r3, #8
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4610      	mov	r0, r2
 8005e44:	4798      	blx	r3
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	bf14      	ite	ne
 8005e4c:	2301      	movne	r3, #1
 8005e4e:	2300      	moveq	r3, #0
 8005e50:	b2db      	uxtb	r3, r3
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d00f      	beq.n	8005e76 <_ZN10IridiumSBD13check9603dataEv+0x13e>
        {
          i2cSerPoke(wireport->read()); // Read and store each byte
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	330c      	adds	r3, #12
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4610      	mov	r0, r2
 8005e66:	4798      	blx	r3
 8005e68:	4603      	mov	r3, r0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	4619      	mov	r1, r3
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 f8e2 	bl	8006038 <_ZN10IridiumSBD10i2cSerPokeEc>
        while (wireport->available())
 8005e74:	e7de      	b.n	8005e34 <_ZN10IridiumSBD13check9603dataEv+0xfc>
        }
        bytesAvailable -= SER_PACKET_SIZE; // Decrease the number of bytes available by SER_PACKET_SIZE
 8005e76:	89fb      	ldrh	r3, [r7, #14]
 8005e78:	3b08      	subs	r3, #8
 8005e7a:	81fb      	strh	r3, [r7, #14]
      while (bytesAvailable > SER_PACKET_SIZE) // If there are _more_ than SER_PACKET_SIZE bytes to be read
 8005e7c:	e7ce      	b.n	8005e1c <_ZN10IridiumSBD13check9603dataEv+0xe4>
      }
      wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)bytesAvailable); // Request remaining bytes, release the bus
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e88:	89fa      	ldrh	r2, [r7, #14]
 8005e8a:	b2d2      	uxtb	r2, r2
 8005e8c:	4619      	mov	r1, r3
 8005e8e:	f000 fd8c 	bl	80069aa <_ZN7TwoWire11requestFromEhh>
      while (wireport->available())
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	3308      	adds	r3, #8
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4610      	mov	r0, r2
 8005ea2:	4798      	blx	r3
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	bf14      	ite	ne
 8005eaa:	2301      	movne	r3, #1
 8005eac:	2300      	moveq	r3, #0
 8005eae:	b2db      	uxtb	r3, r3
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00f      	beq.n	8005ed4 <_ZN10IridiumSBD13check9603dataEv+0x19c>
      {
        i2cSerPoke(wireport->read()); // Read and store each byte
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	330c      	adds	r3, #12
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	4610      	mov	r0, r2
 8005ec4:	4798      	blx	r3
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	b2db      	uxtb	r3, r3
 8005eca:	4619      	mov	r1, r3
 8005ecc:	6878      	ldr	r0, [r7, #4]
 8005ece:	f000 f8b3 	bl	8006038 <_ZN10IridiumSBD10i2cSerPokeEc>
      while (wireport->available())
 8005ed2:	e7de      	b.n	8005e92 <_ZN10IridiumSBD13check9603dataEv+0x15a>
      }
    }

    lastCheck = millis(); //Put off checking to avoid excessive I2C bus traffic
 8005ed4:	f002 fd18 	bl	8008908 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  }
}
 8005ee0:	bf00      	nop
 8005ee2:	3710      	adds	r7, #16
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <_ZN10IridiumSBD13check9603pinsEv>:

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005efa:	4619      	mov	r1, r3
 8005efc:	4610      	mov	r0, r2
 8005efe:	f000 fd67 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f06:	2110      	movs	r1, #16
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f7fe fe55 	bl	8004bb8 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f12:	4618      	mov	r0, r3
 8005f14:	f000 fda6 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f22:	2201      	movs	r2, #1
 8005f24:	4619      	mov	r1, r3
 8005f26:	f000 fd40 	bl	80069aa <_ZN7TwoWire11requestFromEhh>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b01      	cmp	r3, #1
 8005f2e:	bf0c      	ite	eq
 8005f30:	2301      	moveq	r3, #1
 8005f32:	2300      	movne	r3, #0
 8005f34:	b2db      	uxtb	r3, r3
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00d      	beq.n	8005f56 <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	330c      	adds	r3, #12
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4610      	mov	r0, r2
 8005f4a:	4798      	blx	r3
 8005f4c:	4603      	mov	r3, r0
 8005f4e:	b2da      	uxtb	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 8005f56:	bf00      	nop
 8005f58:	3708      	adds	r7, #8
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}

08005f5e <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8005f5e:	b580      	push	{r7, lr}
 8005f60:	b082      	sub	sp, #8
 8005f62:	af00      	add	r7, sp, #0
 8005f64:	6078      	str	r0, [r7, #4]
 8005f66:	460b      	mov	r3, r1
 8005f68:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f74:	4619      	mov	r1, r3
 8005f76:	4610      	mov	r0, r2
 8005f78:	f000 fd2a 	bl	80069d0 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f80:	2110      	movs	r1, #16
 8005f82:	4618      	mov	r0, r3
 8005f84:	f7fe fe18 	bl	8004bb8 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	78f9      	ldrb	r1, [r7, #3]
 8005f96:	4610      	mov	r0, r2
 8005f98:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f9e:	4618      	mov	r0, r3
 8005fa0:	f000 fd60 	bl	8006a64 <_ZN7TwoWire15endTransmissionEv>
}
 8005fa4:	bf00      	nop
 8005fa6:	3708      	adds	r7, #8
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	bd80      	pop	{r7, pc}

08005fac <_ZN10IridiumSBD15i2cSerAvailableEv>:
    return(ISBD_SUCCESS);
}

// I2C_SER functions
int IridiumSBD::i2cSerAvailable()
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  return (i2c_ser_buffer_tail + I2C_SER_MAX_BUFF - i2c_ser_buffer_head) % I2C_SER_MAX_BUFF;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005fba:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	425a      	negs	r2, r3
 8005fc8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005fcc:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8005fd0:	bf58      	it	pl
 8005fd2:	4253      	negpl	r3, r2
}
 8005fd4:	4618      	mov	r0, r3
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <_ZN10IridiumSBD10i2cSerReadEv>:

int IridiumSBD::i2cSerRead()
{
 8005fe0:	b480      	push	{r7}
 8005fe2:	b085      	sub	sp, #20
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  // Empty buffer?
  if (i2c_ser_buffer_head == i2c_ser_buffer_tail)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d102      	bne.n	8005ffe <_ZN10IridiumSBD10i2cSerReadEv+0x1e>
    return -1;
 8005ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8005ffc:	e016      	b.n	800602c <_ZN10IridiumSBD10i2cSerReadEv+0x4c>

  // Read from "head"
  uint8_t d = i2c_ser_buffer[i2c_ser_buffer_head]; // grab next byte
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006004:	687a      	ldr	r2, [r7, #4]
 8006006:	4413      	add	r3, r2
 8006008:	f893 3052 	ldrb.w	r3, [r3, #82]	; 0x52
 800600c:	73fb      	strb	r3, [r7, #15]
  i2c_ser_buffer_head = (i2c_ser_buffer_head + 1) % I2C_SER_MAX_BUFF; // update head
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006014:	3301      	adds	r3, #1
 8006016:	425a      	negs	r2, r3
 8006018:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800601c:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8006020:	bf58      	it	pl
 8006022:	4253      	negpl	r3, r2
 8006024:	687a      	ldr	r2, [r7, #4]
 8006026:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98
  return d;
 800602a:	7bfb      	ldrb	r3, [r7, #15]
}
 800602c:	4618      	mov	r0, r3
 800602e:	3714      	adds	r7, #20
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <_ZN10IridiumSBD10i2cSerPokeEc>:

void IridiumSBD::i2cSerPoke(char serChar)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	460b      	mov	r3, r1
 8006042:	70fb      	strb	r3, [r7, #3]
  // Calculate the new value for the tail
  int next = (i2c_ser_buffer_tail + 1) % I2C_SER_MAX_BUFF;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800604a:	3301      	adds	r3, #1
 800604c:	425a      	negs	r2, r3
 800604e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006052:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8006056:	bf58      	it	pl
 8006058:	4253      	negpl	r3, r2
 800605a:	60fb      	str	r3, [r7, #12]
  // If the buffer is not full (i.e. we are not about to overwrite the head byte)
  // If the buffer is full, the byte is lost
  if (next != i2c_ser_buffer_head)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	429a      	cmp	r2, r3
 8006066:	d00b      	beq.n	8006080 <_ZN10IridiumSBD10i2cSerPokeEc+0x48>
  {
    // save new data in buffer: tail points to where byte goes
    i2c_ser_buffer[i2c_ser_buffer_tail] = serChar; // save new byte
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	4413      	add	r3, r2
 8006072:	78fa      	ldrb	r2, [r7, #3]
 8006074:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
    i2c_ser_buffer_tail = next;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	68fa      	ldr	r2, [r7, #12]
 800607c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  }
}
 8006080:	bf00      	nop
 8006082:	3714      	adds	r7, #20
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr

0800608c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>:
	#endif
}


//uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart,POWERPROFILE profile){ TODO
uint8_t IridiumSBD::MRT_Iridium_setup(UART_HandleTypeDef huart){
 800608c:	b084      	sub	sp, #16
 800608e:	b580      	push	{r7, lr}
 8006090:	b084      	sub	sp, #16
 8006092:	af00      	add	r7, sp, #0
 8006094:	6078      	str	r0, [r7, #4]
 8006096:	f107 001c 	add.w	r0, r7, #28
 800609a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->uart = huart;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	4618      	mov	r0, r3
 80060a2:	f107 031c 	add.w	r3, r7, #28
 80060a6:	2244      	movs	r2, #68	; 0x44
 80060a8:	4619      	mov	r1, r3
 80060aa:	f015 f995 	bl	801b3d8 <memcpy>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nSetting up the Iridium 9603N\r\n", 32, HAL_MAX_DELAY);
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	f04f 33ff 	mov.w	r3, #4294967295
 80060b4:	2220      	movs	r2, #32
 80060b6:	4962      	ldr	r1, [pc, #392]	; (8006240 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b4>)
 80060b8:	f008 fe09 	bl	800ecce <HAL_UART_Transmit>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Checking for the device...", 28, HAL_MAX_DELAY);
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	f04f 33ff 	mov.w	r3, #4294967295
 80060c2:	221c      	movs	r2, #28
 80060c4:	495f      	ldr	r1, [pc, #380]	; (8006244 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1b8>)
 80060c6:	f008 fe02 	bl	800ecce <HAL_UART_Transmit>
	while(!this->isConnected()){
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7ff f80a 	bl	80050e4 <_ZN10IridiumSBD11isConnectedEv>
 80060d0:	4603      	mov	r3, r0
 80060d2:	f083 0301 	eor.w	r3, r3, #1
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d02c      	beq.n	8006136 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xaa>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Check if the device is connected. Trying again in\r\n", 53, HAL_MAX_DELAY);
 80060dc:	6878      	ldr	r0, [r7, #4]
 80060de:	f04f 33ff 	mov.w	r3, #4294967295
 80060e2:	2235      	movs	r2, #53	; 0x35
 80060e4:	4958      	ldr	r1, [pc, #352]	; (8006248 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1bc>)
 80060e6:	f008 fdf2 	bl	800ecce <HAL_UART_Transmit>
		HAL_Delay(500);
 80060ea:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80060ee:	f002 fc17 	bl	8008920 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r3", 3, HAL_MAX_DELAY);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f04f 33ff 	mov.w	r3, #4294967295
 80060f8:	2203      	movs	r2, #3
 80060fa:	4954      	ldr	r1, [pc, #336]	; (800624c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c0>)
 80060fc:	f008 fde7 	bl	800ecce <HAL_UART_Transmit>
		HAL_Delay(1000);
 8006100:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006104:	f002 fc0c 	bl	8008920 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r2", 3, HAL_MAX_DELAY);
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f04f 33ff 	mov.w	r3, #4294967295
 800610e:	2203      	movs	r2, #3
 8006110:	494f      	ldr	r1, [pc, #316]	; (8006250 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c4>)
 8006112:	f008 fddc 	bl	800ecce <HAL_UART_Transmit>
		HAL_Delay(1000);
 8006116:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800611a:	f002 fc01 	bl	8008920 <HAL_Delay>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r1\r\n", 7, HAL_MAX_DELAY);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f04f 33ff 	mov.w	r3, #4294967295
 8006124:	2207      	movs	r2, #7
 8006126:	494b      	ldr	r1, [pc, #300]	; (8006254 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1c8>)
 8006128:	f008 fdd1 	bl	800ecce <HAL_UART_Transmit>
		HAL_Delay(1000);
 800612c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006130:	f002 fbf6 	bl	8008920 <HAL_Delay>
	while(!this->isConnected()){
 8006134:	e7c9      	b.n	80060ca <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x3e>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f04f 33ff 	mov.w	r3, #4294967295
 800613c:	2206      	movs	r2, #6
 800613e:	4946      	ldr	r1, [pc, #280]	; (8006258 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8006140:	f008 fdc5 	bl	800ecce <HAL_UART_Transmit>

	//Activate the superchargers
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Activating the superchargers...", 31, HAL_MAX_DELAY);
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f04f 33ff 	mov.w	r3, #4294967295
 800614a:	221f      	movs	r2, #31
 800614c:	4943      	ldr	r1, [pc, #268]	; (800625c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d0>)
 800614e:	f008 fdbe 	bl	800ecce <HAL_UART_Transmit>
	this->enableSuperCapCharger(true);
 8006152:	2101      	movs	r1, #1
 8006154:	6878      	ldr	r0, [r7, #4]
 8006156:	f7fe fea9 	bl	8004eac <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f04f 33ff 	mov.w	r3, #4294967295
 8006160:	2206      	movs	r2, #6
 8006162:	493d      	ldr	r1, [pc, #244]	; (8006258 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 8006164:	f008 fdb3 	bl	800ecce <HAL_UART_Transmit>


	//Wait for the supercapacitors to charge
	//int start=millis();
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Waiting for the supercapacitors to charge...", 44, HAL_MAX_DELAY);
 8006168:	6878      	ldr	r0, [r7, #4]
 800616a:	f04f 33ff 	mov.w	r3, #4294967295
 800616e:	222c      	movs	r2, #44	; 0x2c
 8006170:	493b      	ldr	r1, [pc, #236]	; (8006260 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d4>)
 8006172:	f008 fdac 	bl	800ecce <HAL_UART_Transmit>
	while (!this->checkSuperCapCharger()){
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fe fed6 	bl	8004f28 <_ZN10IridiumSBD20checkSuperCapChargerEv>
 800617c:	4603      	mov	r3, r0
 800617e:	f083 0301 	eor.w	r3, r3, #1
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b00      	cmp	r3, #0
 8006186:	d004      	beq.n	8006192 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x106>
		HAL_Delay(333);
 8006188:	f240 104d 	movw	r0, #333	; 0x14d
 800618c:	f002 fbc8 	bl	8008920 <HAL_Delay>
	while (!this->checkSuperCapCharger()){
 8006190:	e7f1      	b.n	8006176 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0xea>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f04f 33ff 	mov.w	r3, #4294967295
 8006198:	2206      	movs	r2, #6
 800619a:	492f      	ldr	r1, [pc, #188]	; (8006258 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 800619c:	f008 fd97 	bl	800ecce <HAL_UART_Transmit>


	//Enable power for the 9603N
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Enabling 9603N power...", 23, HAL_MAX_DELAY);
 80061a0:	6878      	ldr	r0, [r7, #4]
 80061a2:	f04f 33ff 	mov.w	r3, #4294967295
 80061a6:	2217      	movs	r2, #23
 80061a8:	492e      	ldr	r1, [pc, #184]	; (8006264 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1d8>)
 80061aa:	f008 fd90 	bl	800ecce <HAL_UART_Transmit>
	this->enable9603Npower(true);
 80061ae:	2101      	movs	r1, #1
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7fe fee9 	bl	8004f88 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 6, HAL_MAX_DELAY);
 80061b6:	6878      	ldr	r0, [r7, #4]
 80061b8:	f04f 33ff 	mov.w	r3, #4294967295
 80061bc:	2206      	movs	r2, #6
 80061be:	4926      	ldr	r1, [pc, #152]	; (8006258 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1cc>)
 80061c0:	f008 fd85 	bl	800ecce <HAL_UART_Transmit>
	/*
	 * Begin satellite modem operation
	 */

	//Power on the rockblock
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Starting Modem...", 17, HAL_MAX_DELAY);
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f04f 33ff 	mov.w	r3, #4294967295
 80061ca:	2211      	movs	r2, #17
 80061cc:	4926      	ldr	r1, [pc, #152]	; (8006268 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1dc>)
 80061ce:	f008 fd7e 	bl	800ecce <HAL_UART_Transmit>
	//this->setPowerProfile(profile);
	int err = this->begin();
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f7fe fd22 	bl	8004c1c <_ZN10IridiumSBD5beginEv>
 80061d8:	60f8      	str	r0, [r7, #12]
	if (err != ISBD_SUCCESS)
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d015      	beq.n	800620c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x180>
	  {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Failed: ", 8, HAL_MAX_DELAY);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f04f 33ff 	mov.w	r3, #4294967295
 80061e6:	2208      	movs	r2, #8
 80061e8:	4920      	ldr	r1, [pc, #128]	; (800626c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e0>)
 80061ea:	f008 fd70 	bl	800ecce <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) err, 4, HAL_MAX_DELAY);
 80061ee:	6878      	ldr	r0, [r7, #4]
 80061f0:	68f9      	ldr	r1, [r7, #12]
 80061f2:	f04f 33ff 	mov.w	r3, #4294967295
 80061f6:	2204      	movs	r2, #4
 80061f8:	f008 fd69 	bl	800ecce <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	b2db      	uxtb	r3, r3
 8006200:	4619      	mov	r1, r3
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f8b0 	bl	8006368 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>

	    return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e011      	b.n	8006230 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1a4>
	  }
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "...OK\r\n", 7, HAL_MAX_DELAY);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f04f 33ff 	mov.w	r3, #4294967295
 8006212:	2207      	movs	r2, #7
 8006214:	4916      	ldr	r1, [pc, #88]	; (8006270 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e4>)
 8006216:	f008 fd5a 	bl	800ecce <HAL_UART_Transmit>

	//Setup default IMEI to 000000000000000 (no IMEI)
	IMEI="000000000000000";
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	4a15      	ldr	r2, [pc, #84]	; (8006274 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1e8>)
 800621e:	645a      	str	r2, [r3, #68]	; 0x44

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "End of setup\r\n\r\n", 16, HAL_MAX_DELAY);
 8006220:	6878      	ldr	r0, [r7, #4]
 8006222:	f04f 33ff 	mov.w	r3, #4294967295
 8006226:	2210      	movs	r2, #16
 8006228:	4913      	ldr	r1, [pc, #76]	; (8006278 <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef+0x1ec>)
 800622a:	f008 fd50 	bl	800ecce <HAL_UART_Transmit>

	return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3710      	adds	r7, #16
 8006234:	46bd      	mov	sp, r7
 8006236:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800623a:	b004      	add	sp, #16
 800623c:	4770      	bx	lr
 800623e:	bf00      	nop
 8006240:	08022380 	.word	0x08022380
 8006244:	080223a4 	.word	0x080223a4
 8006248:	080223c0 	.word	0x080223c0
 800624c:	080223f4 	.word	0x080223f4
 8006250:	080223f8 	.word	0x080223f8
 8006254:	080223fc 	.word	0x080223fc
 8006258:	08021c94 	.word	0x08021c94
 800625c:	08022404 	.word	0x08022404
 8006260:	08022424 	.word	0x08022424
 8006264:	08022454 	.word	0x08022454
 8006268:	0802246c 	.word	0x0802246c
 800626c:	08022480 	.word	0x08022480
 8006270:	0802248c 	.word	0x0802248c
 8006274:	08022494 	.word	0x08022494
 8006278:	080224a4 	.word	0x080224a4

0800627c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 800627c:	b590      	push	{r4, r7, lr}
 800627e:	b08b      	sub	sp, #44	; 0x2c
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f04f 33ff 	mov.w	r3, #4294967295
 800628a:	221d      	movs	r2, #29
 800628c:	492f      	ldr	r1, [pc, #188]	; (800634c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 800628e:	f008 fd1e 	bl	800ecce <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 8006292:	6878      	ldr	r0, [r7, #4]
 8006294:	f04f 33ff 	mov.w	r3, #4294967295
 8006298:	221d      	movs	r2, #29
 800629a:	492d      	ldr	r1, [pc, #180]	; (8006350 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 800629c:	f008 fd17 	bl	800ecce <HAL_UART_Transmit>
	int err = this->sleep();
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f7fe fce6 	bl	8004c72 <_ZN10IridiumSBD5sleepEv>
 80062a6:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 80062a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d017      	beq.n	80062de <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 80062ae:	f107 0308 	add.w	r3, r7, #8
 80062b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062b4:	4927      	ldr	r1, [pc, #156]	; (8006354 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 80062b6:	4618      	mov	r0, r3
 80062b8:	f016 fbb2 	bl	801ca20 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80062bc:	687c      	ldr	r4, [r7, #4]
 80062be:	f107 0308 	add.w	r3, r7, #8
 80062c2:	4618      	mov	r0, r3
 80062c4:	f7f9 ff9e 	bl	8000204 <strlen>
 80062c8:	4603      	mov	r3, r0
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	f107 0108 	add.w	r1, r7, #8
 80062d0:	f04f 33ff 	mov.w	r3, #4294967295
 80062d4:	4620      	mov	r0, r4
 80062d6:	f008 fcfa 	bl	800ecce <HAL_UART_Transmit>
		return false;
 80062da:	2300      	movs	r3, #0
 80062dc:	e032      	b.n	8006344 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f04f 33ff 	mov.w	r3, #4294967295
 80062e4:	2204      	movs	r2, #4
 80062e6:	491c      	ldr	r1, [pc, #112]	; (8006358 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 80062e8:	f008 fcf1 	bl	800ecce <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 80062ec:	6878      	ldr	r0, [r7, #4]
 80062ee:	f04f 33ff 	mov.w	r3, #4294967295
 80062f2:	2218      	movs	r2, #24
 80062f4:	4919      	ldr	r1, [pc, #100]	; (800635c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 80062f6:	f008 fcea 	bl	800ecce <HAL_UART_Transmit>
	this->enable9603Npower(false);
 80062fa:	2100      	movs	r1, #0
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f7fe fe43 	bl	8004f88 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f04f 33ff 	mov.w	r3, #4294967295
 8006308:	2204      	movs	r2, #4
 800630a:	4913      	ldr	r1, [pc, #76]	; (8006358 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 800630c:	f008 fcdf 	bl	800ecce <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f04f 33ff 	mov.w	r3, #4294967295
 8006316:	2227      	movs	r2, #39	; 0x27
 8006318:	4911      	ldr	r1, [pc, #68]	; (8006360 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 800631a:	f008 fcd8 	bl	800ecce <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 800631e:	2100      	movs	r1, #0
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f7fe fdc3 	bl	8004eac <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 8006326:	6878      	ldr	r0, [r7, #4]
 8006328:	f04f 33ff 	mov.w	r3, #4294967295
 800632c:	2204      	movs	r2, #4
 800632e:	490a      	ldr	r1, [pc, #40]	; (8006358 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8006330:	f008 fccd 	bl	800ecce <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 8006334:	6878      	ldr	r0, [r7, #4]
 8006336:	f04f 33ff 	mov.w	r3, #4294967295
 800633a:	2220      	movs	r2, #32
 800633c:	4909      	ldr	r1, [pc, #36]	; (8006364 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 800633e:	f008 fcc6 	bl	800ecce <HAL_UART_Transmit>
	return true;
 8006342:	2301      	movs	r3, #1
}
 8006344:	4618      	mov	r0, r3
 8006346:	372c      	adds	r7, #44	; 0x2c
 8006348:	46bd      	mov	sp, r7
 800634a:	bd90      	pop	{r4, r7, pc}
 800634c:	080224b8 	.word	0x080224b8
 8006350:	080224d8 	.word	0x080224d8
 8006354:	080224f8 	.word	0x080224f8
 8006358:	08021c94 	.word	0x08021c94
 800635c:	08022514 	.word	0x08022514
 8006360:	08022530 	.word	0x08022530
 8006364:	08022558 	.word	0x08022558

08006368 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>:



void IridiumSBD::MRT_Iridium_ErrorMessage(uint8_t error){
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	460b      	mov	r3, r1
 8006372:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nError:\t", 12, HAL_MAX_DELAY);
 8006374:	6878      	ldr	r0, [r7, #4]
 8006376:	f04f 33ff 	mov.w	r3, #4294967295
 800637a:	220c      	movs	r2, #12
 800637c:	4948      	ldr	r1, [pc, #288]	; (80064a0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x138>)
 800637e:	f008 fca6 	bl	800ecce <HAL_UART_Transmit>
	if (error == ISBD_ALREADY_AWAKE){
 8006382:	78fb      	ldrb	r3, [r7, #3]
 8006384:	2b01      	cmp	r3, #1
 8006386:	d107      	bne.n	8006398 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x30>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Already Awake\r\n", 17, HAL_MAX_DELAY);
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f04f 33ff 	mov.w	r3, #4294967295
 800638e:	2211      	movs	r2, #17
 8006390:	4944      	ldr	r1, [pc, #272]	; (80064a4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x13c>)
 8006392:	f008 fc9c 	bl	800ecce <HAL_UART_Transmit>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
	}
	else{
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
	}
}
 8006396:	e07f      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SERIAL_FAILURE){
 8006398:	78fb      	ldrb	r3, [r7, #3]
 800639a:	2b02      	cmp	r3, #2
 800639c:	d107      	bne.n	80063ae <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x46>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Serial Failure\r\n", 18, HAL_MAX_DELAY);
 800639e:	6878      	ldr	r0, [r7, #4]
 80063a0:	f04f 33ff 	mov.w	r3, #4294967295
 80063a4:	2212      	movs	r2, #18
 80063a6:	4940      	ldr	r1, [pc, #256]	; (80064a8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x140>)
 80063a8:	f008 fc91 	bl	800ecce <HAL_UART_Transmit>
}
 80063ac:	e074      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_PROTOCOL_ERROR){
 80063ae:	78fb      	ldrb	r3, [r7, #3]
 80063b0:	2b03      	cmp	r3, #3
 80063b2:	d107      	bne.n	80063c4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x5c>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "Protocol Error\r\n", 18, HAL_MAX_DELAY);
 80063b4:	6878      	ldr	r0, [r7, #4]
 80063b6:	f04f 33ff 	mov.w	r3, #4294967295
 80063ba:	2212      	movs	r2, #18
 80063bc:	493b      	ldr	r1, [pc, #236]	; (80064ac <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x144>)
 80063be:	f008 fc86 	bl	800ecce <HAL_UART_Transmit>
}
 80063c2:	e069      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_CANCELLED){
 80063c4:	78fb      	ldrb	r3, [r7, #3]
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d107      	bne.n	80063da <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x72>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nCancelled", 13, HAL_MAX_DELAY);
 80063ca:	6878      	ldr	r0, [r7, #4]
 80063cc:	f04f 33ff 	mov.w	r3, #4294967295
 80063d0:	220d      	movs	r2, #13
 80063d2:	4937      	ldr	r1, [pc, #220]	; (80064b0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x148>)
 80063d4:	f008 fc7b 	bl	800ecce <HAL_UART_Transmit>
}
 80063d8:	e05e      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_MODEM_DETECTED){
 80063da:	78fb      	ldrb	r3, [r7, #3]
 80063dc:	2b05      	cmp	r3, #5
 80063de:	d107      	bne.n	80063f0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x88>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo modem detected: check wiring.", 36, HAL_MAX_DELAY);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f04f 33ff 	mov.w	r3, #4294967295
 80063e6:	2224      	movs	r2, #36	; 0x24
 80063e8:	4932      	ldr	r1, [pc, #200]	; (80064b4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x14c>)
 80063ea:	f008 fc70 	bl	800ecce <HAL_UART_Transmit>
}
 80063ee:	e053      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SBDIX_FATAL_ERROR){
 80063f0:	78fb      	ldrb	r3, [r7, #3]
 80063f2:	2b06      	cmp	r3, #6
 80063f4:	d107      	bne.n	8006406 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x9e>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "SDBIX Fatal Error\r\n", 21, HAL_MAX_DELAY);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f04f 33ff 	mov.w	r3, #4294967295
 80063fc:	2215      	movs	r2, #21
 80063fe:	492e      	ldr	r1, [pc, #184]	; (80064b8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x150>)
 8006400:	f008 fc65 	bl	800ecce <HAL_UART_Transmit>
}
 8006404:	e048      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_SENDRECEIVE_TIMEOUT){
 8006406:	78fb      	ldrb	r3, [r7, #3]
 8006408:	2b07      	cmp	r3, #7
 800640a:	d107      	bne.n	800641c <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xb4>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Send-Receive Timeout\r\n", 24, HAL_MAX_DELAY);
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f04f 33ff 	mov.w	r3, #4294967295
 8006412:	2218      	movs	r2, #24
 8006414:	4929      	ldr	r1, [pc, #164]	; (80064bc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x154>)
 8006416:	f008 fc5a 	bl	800ecce <HAL_UART_Transmit>
}
 800641a:	e03d      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_RX_OVERFLOW){
 800641c:	78fb      	ldrb	r3, [r7, #3]
 800641e:	2b08      	cmp	r3, #8
 8006420:	d107      	bne.n	8006432 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xca>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "RX Overflow\r\n", 15, HAL_MAX_DELAY);
 8006422:	6878      	ldr	r0, [r7, #4]
 8006424:	f04f 33ff 	mov.w	r3, #4294967295
 8006428:	220f      	movs	r2, #15
 800642a:	4925      	ldr	r1, [pc, #148]	; (80064c0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x158>)
 800642c:	f008 fc4f 	bl	800ecce <HAL_UART_Transmit>
}
 8006430:	e032      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_REENTRANT){
 8006432:	78fb      	ldrb	r3, [r7, #3]
 8006434:	2b09      	cmp	r3, #9
 8006436:	d107      	bne.n	8006448 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xe0>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "REENTRANT\r\n", 13, HAL_MAX_DELAY);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f04f 33ff 	mov.w	r3, #4294967295
 800643e:	220d      	movs	r2, #13
 8006440:	4920      	ldr	r1, [pc, #128]	; (80064c4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x15c>)
 8006442:	f008 fc44 	bl	800ecce <HAL_UART_Transmit>
}
 8006446:	e027      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_IS_ASLEEP){
 8006448:	78fb      	ldrb	r3, [r7, #3]
 800644a:	2b0a      	cmp	r3, #10
 800644c:	d107      	bne.n	800645e <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0xf6>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Is Asleep\r\n", 13, HAL_MAX_DELAY);
 800644e:	6878      	ldr	r0, [r7, #4]
 8006450:	f04f 33ff 	mov.w	r3, #4294967295
 8006454:	220d      	movs	r2, #13
 8006456:	491c      	ldr	r1, [pc, #112]	; (80064c8 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x160>)
 8006458:	f008 fc39 	bl	800ecce <HAL_UART_Transmit>
}
 800645c:	e01c      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if (error == ISBD_NO_SLEEP_PIN){
 800645e:	78fb      	ldrb	r3, [r7, #3]
 8006460:	2b0b      	cmp	r3, #11
 8006462:	d107      	bne.n	8006474 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x10c>
	   	HAL_UART_Transmit(&(this->uart),(uint8_t*) "No Sleep Pin\r\n", 16, HAL_MAX_DELAY);
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f04f 33ff 	mov.w	r3, #4294967295
 800646a:	2210      	movs	r2, #16
 800646c:	4917      	ldr	r1, [pc, #92]	; (80064cc <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x164>)
 800646e:	f008 fc2e 	bl	800ecce <HAL_UART_Transmit>
}
 8006472:	e011      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
	else if(error == 20){
 8006474:	78fb      	ldrb	r3, [r7, #3]
 8006476:	2b14      	cmp	r3, #20
 8006478:	d107      	bne.n	800648a <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x122>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "DEBUG LINE REACHED\r\n", 22, HAL_MAX_DELAY);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f04f 33ff 	mov.w	r3, #4294967295
 8006480:	2216      	movs	r2, #22
 8006482:	4913      	ldr	r1, [pc, #76]	; (80064d0 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x168>)
 8006484:	f008 fc23 	bl	800ecce <HAL_UART_Transmit>
}
 8006488:	e006      	b.n	8006498 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x130>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "UNKNOWN\r\n", 11, HAL_MAX_DELAY);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f04f 33ff 	mov.w	r3, #4294967295
 8006490:	220b      	movs	r2, #11
 8006492:	4910      	ldr	r1, [pc, #64]	; (80064d4 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh+0x16c>)
 8006494:	f008 fc1b 	bl	800ecce <HAL_UART_Transmit>
}
 8006498:	bf00      	nop
 800649a:	3708      	adds	r7, #8
 800649c:	46bd      	mov	sp, r7
 800649e:	bd80      	pop	{r7, pc}
 80064a0:	08022578 	.word	0x08022578
 80064a4:	08022584 	.word	0x08022584
 80064a8:	08022594 	.word	0x08022594
 80064ac:	080225a8 	.word	0x080225a8
 80064b0:	080225bc 	.word	0x080225bc
 80064b4:	080225c8 	.word	0x080225c8
 80064b8:	080225ec 	.word	0x080225ec
 80064bc:	08022600 	.word	0x08022600
 80064c0:	08022618 	.word	0x08022618
 80064c4:	08022628 	.word	0x08022628
 80064c8:	08022634 	.word	0x08022634
 80064cc:	08022640 	.word	0x08022640
 80064d0:	08022650 	.word	0x08022650
 80064d4:	08022668 	.word	0x08022668

080064d8 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>:


/*
 * This function requests the time
 */
boolean IridiumSBD::MRT_Iridium_getTime(void){
 80064d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064da:	b0a1      	sub	sp, #132	; 0x84
 80064dc:	af04      	add	r7, sp, #16
 80064de:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nRetrieving time\r\n", 20, HAL_MAX_DELAY);
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f04f 33ff 	mov.w	r3, #4294967295
 80064e6:	2214      	movs	r2, #20
 80064e8:	4928      	ldr	r1, [pc, #160]	; (800658c <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb4>)
 80064ea:	f008 fbf0 	bl	800ecce <HAL_UART_Transmit>
	struct tm t; // struct tm is defined in time.h
	int err = this->getSystemTime(t); // Ask the 9603N for the system time
 80064ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f7fe fc15 	bl	8004d24 <_ZN10IridiumSBD13getSystemTimeER2tm>
 80064fa:	66f8      	str	r0, [r7, #108]	; 0x6c
	if (err == ISBD_SUCCESS) // Was it successful?
 80064fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d125      	bne.n	800654e <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x76>
	    {
		char buf[61];
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8006502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 8006504:	f203 756c 	addw	r5, r3, #1900	; 0x76c
				t.tm_year + 1900, t.tm_mon + 1, t.tm_mday, t.tm_hour, t.tm_min, t.tm_sec);
 8006508:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		sprintf(buf, "\r\n<< Iridium date/time is %d-%02d-%02d %02d:%02d:%02d\r\n",
 800650a:	1c5e      	adds	r6, r3, #1
 800650c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800650e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8006510:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8006512:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8006514:	f107 0408 	add.w	r4, r7, #8
 8006518:	9003      	str	r0, [sp, #12]
 800651a:	9102      	str	r1, [sp, #8]
 800651c:	9201      	str	r2, [sp, #4]
 800651e:	9300      	str	r3, [sp, #0]
 8006520:	4633      	mov	r3, r6
 8006522:	462a      	mov	r2, r5
 8006524:	491a      	ldr	r1, [pc, #104]	; (8006590 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xb8>)
 8006526:	4620      	mov	r0, r4
 8006528:	f016 fa7a 	bl	801ca20 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) buf, strlen(buf), HAL_MAX_DELAY);
 800652c:	687c      	ldr	r4, [r7, #4]
 800652e:	f107 0308 	add.w	r3, r7, #8
 8006532:	4618      	mov	r0, r3
 8006534:	f7f9 fe66 	bl	8000204 <strlen>
 8006538:	4603      	mov	r3, r0
 800653a:	b29a      	uxth	r2, r3
 800653c:	f107 0108 	add.w	r1, r7, #8
 8006540:	f04f 33ff 	mov.w	r3, #4294967295
 8006544:	4620      	mov	r0, r4
 8006546:	f008 fbc2 	bl	800ecce <HAL_UART_Transmit>
		return true;
 800654a:	2301      	movs	r3, #1
 800654c:	e019      	b.n	8006582 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else if (err == ISBD_NO_NETWORK) // Did it fail because the 9603N has not yet seen the network?
 800654e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006550:	2b0c      	cmp	r3, #12
 8006552:	d108      	bne.n	8006566 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0x8e>
	     {
	  	 HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nNo network detected.\r\n", 28, HAL_MAX_DELAY);
 8006554:	6878      	ldr	r0, [r7, #4]
 8006556:	f04f 33ff 	mov.w	r3, #4294967295
 800655a:	221c      	movs	r2, #28
 800655c:	490d      	ldr	r1, [pc, #52]	; (8006594 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xbc>)
 800655e:	f008 fbb6 	bl	800ecce <HAL_UART_Transmit>
	   	 return false;
 8006562:	2300      	movs	r3, #0
 8006564:	e00d      	b.n	8006582 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xaa>
	}

	else
	    {
		HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nUnexpected Error ", 21, HAL_MAX_DELAY);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f04f 33ff 	mov.w	r3, #4294967295
 800656c:	2215      	movs	r2, #21
 800656e:	490a      	ldr	r1, [pc, #40]	; (8006598 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv+0xc0>)
 8006570:	f008 fbad 	bl	800ecce <HAL_UART_Transmit>
		this->MRT_Iridium_ErrorMessage(err);
 8006574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006576:	b2db      	uxtb	r3, r3
 8006578:	4619      	mov	r1, r3
 800657a:	6878      	ldr	r0, [r7, #4]
 800657c:	f7ff fef4 	bl	8006368 <_ZN10IridiumSBD24MRT_Iridium_ErrorMessageEh>
		return false;
 8006580:	2300      	movs	r3, #0
	}
}
 8006582:	4618      	mov	r0, r3
 8006584:	3774      	adds	r7, #116	; 0x74
 8006586:	46bd      	mov	sp, r7
 8006588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800658a:	bf00      	nop
 800658c:	08022788 	.word	0x08022788
 8006590:	0802279c 	.word	0x0802279c
 8006594:	080227d4 	.word	0x080227d4
 8006598:	080227f0 	.word	0x080227f0

0800659c <_ZN10IridiumSBDC1ER7TwoWireh>:
      if (ringPin != -1)
         pinMode(ringPin, INPUT);
   }
   */

IridiumSBD(TwoWire &wirePort = MRT_IRIDIUM_I2C, uint8_t deviceAddress = 0x63)
 800659c:	b480      	push	{r7}
 800659e:	b085      	sub	sp, #20
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	4613      	mov	r3, r2
 80065a8:	71fb      	strb	r3, [r7, #7]
   {
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2200      	movs	r2, #0
 80065ae:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2205      	movs	r2, #5
 80065b6:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2202      	movs	r2, #2
 80065c6:	f883 20de 	strb.w	r2, [r3, #222]	; 0xde
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	2204      	movs	r2, #4
 80065ce:	f883 20df 	strb.w	r2, [r3, #223]	; 0xdf
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	2208      	movs	r2, #8
 80065d6:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	2210      	movs	r2, #16
 80065de:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2240      	movs	r2, #64	; 0x40
 80065ee:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3
      useSerial = false;
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	2200      	movs	r2, #0
 80065f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      wireport = &wirePort;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	68ba      	ldr	r2, [r7, #8]
 80065fe:	64da      	str	r2, [r3, #76]	; 0x4c
      deviceaddress = deviceAddress;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	79fa      	ldrb	r2, [r7, #7]
 8006604:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      sbdixInterval = ISBD_USB_SBDIX_INTERVAL;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	221e      	movs	r2, #30
 800660c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
      atTimeout = ISBD_DEFAULT_AT_TIMEOUT;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	221e      	movs	r2, #30
 8006614:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
      sendReceiveTimeout = ISBD_DEFAULT_SENDRECEIVE_TIME;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800661e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
      startupTimeout = ISBD_STARTUP_MAX_TIME;
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	22f0      	movs	r2, #240	; 0xf0
 8006626:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
      remainingMessages = -1;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	f04f 32ff 	mov.w	r2, #4294967295
 8006630:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
      asleep = true;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	2201      	movs	r2, #1
 8006638:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
      reentrant = false;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	2200      	movs	r2, #0
 8006640:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
      sleepPin = -1;
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f04f 32ff 	mov.w	r2, #4294967295
 800664a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
      sleepPinConfigured = false;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2200      	movs	r2, #0
 8006652:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
      ringPin = -1;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	f04f 32ff 	mov.w	r2, #4294967295
 800665c:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
      msstmWorkaroundRequested = false;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	2200      	movs	r2, #0
 8006664:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
      ringAlertsEnabled = true;
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2201      	movs	r2, #1
 800666c:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
      ringAsserted = false;
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	2200      	movs	r2, #0
 8006674:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
      lastPowerOnTime = 0UL;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2200      	movs	r2, #0
 800667c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
      head = SBDRING;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	4a0d      	ldr	r2, [pc, #52]	; (80066b8 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 8006684:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
      tail = SBDRING;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4a0b      	ldr	r2, [pc, #44]	; (80066b8 <_ZN10IridiumSBDC1ER7TwoWireh+0x11c>)
 800668c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
      nextChar = -1;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
      i2c_ser_buffer_tail = 0;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2200      	movs	r2, #0
 800669e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      i2c_ser_buffer_head = 0;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	2200      	movs	r2, #0
 80066a6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
   }
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	4618      	mov	r0, r3
 80066ae:	3714      	adds	r7, #20
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr
 80066b8:	08022db0 	.word	0x08022db0

080066bc <MRT_Static_Iridium_Constructor>:
#endif

static IridiumSBD *E_T = NULL;


void MRT_Static_Iridium_Constructor(){
 80066bc:	b598      	push	{r3, r4, r7, lr}
 80066be:	af00      	add	r7, sp, #0
	if (E_T==NULL){
 80066c0:	4b08      	ldr	r3, [pc, #32]	; (80066e4 <MRT_Static_Iridium_Constructor+0x28>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d10b      	bne.n	80066e0 <MRT_Static_Iridium_Constructor+0x24>
		E_T = new IridiumSBD();
 80066c8:	20e4      	movs	r0, #228	; 0xe4
 80066ca:	f013 fc49 	bl	8019f60 <_Znwj>
 80066ce:	4603      	mov	r3, r0
 80066d0:	461c      	mov	r4, r3
 80066d2:	2263      	movs	r2, #99	; 0x63
 80066d4:	4904      	ldr	r1, [pc, #16]	; (80066e8 <MRT_Static_Iridium_Constructor+0x2c>)
 80066d6:	4620      	mov	r0, r4
 80066d8:	f7ff ff60 	bl	800659c <_ZN10IridiumSBDC1ER7TwoWireh>
 80066dc:	4b01      	ldr	r3, [pc, #4]	; (80066e4 <MRT_Static_Iridium_Constructor+0x28>)
 80066de:	601c      	str	r4, [r3, #0]
	}
}
 80066e0:	bf00      	nop
 80066e2:	bd98      	pop	{r3, r4, r7, pc}
 80066e4:	200004a4 	.word	0x200004a4
 80066e8:	20000560 	.word	0x20000560

080066ec <MRT_Static_Iridium_Destructor>:

void MRT_Static_Iridium_Destructor(){
 80066ec:	b480      	push	{r7}
 80066ee:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 80066f0:	4b05      	ldr	r3, [pc, #20]	; (8006708 <MRT_Static_Iridium_Destructor+0x1c>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d002      	beq.n	80066fe <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 80066f8:	4b03      	ldr	r3, [pc, #12]	; (8006708 <MRT_Static_Iridium_Destructor+0x1c>)
 80066fa:	2200      	movs	r2, #0
 80066fc:	601a      	str	r2, [r3, #0]
	}
}
 80066fe:	bf00      	nop
 8006700:	46bd      	mov	sp, r7
 8006702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006706:	4770      	bx	lr
 8006708:	200004a4 	.word	0x200004a4

0800670c <MRT_Static_Iridium_Setup>:


uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart){
 800670c:	b084      	sub	sp, #16
 800670e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006710:	b08f      	sub	sp, #60	; 0x3c
 8006712:	af0e      	add	r7, sp, #56	; 0x38
 8006714:	f107 0418 	add.w	r4, r7, #24
 8006718:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	MRT_Static_Iridium_Constructor();
 800671c:	f7ff ffce 	bl	80066bc <MRT_Static_Iridium_Constructor>
	return E_T->MRT_Iridium_setup(huart);
 8006720:	4b0e      	ldr	r3, [pc, #56]	; (800675c <MRT_Static_Iridium_Setup+0x50>)
 8006722:	681e      	ldr	r6, [r3, #0]
 8006724:	466d      	mov	r5, sp
 8006726:	f107 0424 	add.w	r4, r7, #36	; 0x24
 800672a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800672c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800672e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006730:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006732:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006734:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006736:	e894 0003 	ldmia.w	r4, {r0, r1}
 800673a:	e885 0003 	stmia.w	r5, {r0, r1}
 800673e:	f107 0318 	add.w	r3, r7, #24
 8006742:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006744:	4630      	mov	r0, r6
 8006746:	f7ff fca1 	bl	800608c <_ZN10IridiumSBD17MRT_Iridium_setupE20__UART_HandleTypeDef>
 800674a:	4603      	mov	r3, r0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3704      	adds	r7, #4
 8006750:	46bd      	mov	sp, r7
 8006752:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8006756:	b004      	add	sp, #16
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	200004a4 	.word	0x200004a4

08006760 <MRT_Static_Iridium_Shutdown>:

bool MRT_Static_Iridium_Shutdown(void){
 8006760:	b580      	push	{r7, lr}
 8006762:	b082      	sub	sp, #8
 8006764:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 8006766:	4b09      	ldr	r3, [pc, #36]	; (800678c <MRT_Static_Iridium_Shutdown+0x2c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4618      	mov	r0, r3
 800676c:	f7ff fd86 	bl	800627c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 8006770:	4603      	mov	r3, r0
 8006772:	2b00      	cmp	r3, #0
 8006774:	bf14      	ite	ne
 8006776:	2301      	movne	r3, #1
 8006778:	2300      	moveq	r3, #0
 800677a:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 800677c:	f7ff ffb6 	bl	80066ec <MRT_Static_Iridium_Destructor>
	return b;
 8006780:	79fb      	ldrb	r3, [r7, #7]
}
 8006782:	4618      	mov	r0, r3
 8006784:	3708      	adds	r7, #8
 8006786:	46bd      	mov	sp, r7
 8006788:	bd80      	pop	{r7, pc}
 800678a:	bf00      	nop
 800678c:	200004a4 	.word	0x200004a4

08006790 <MRT_Static_Iridium_getTime>:
bool MRT_Static_Iridium_NetworkAvailability(){
	return E_T->MRT_Iridium_NetworkAvailability();
}


bool MRT_Static_Iridium_getTime(void){
 8006790:	b580      	push	{r7, lr}
 8006792:	af00      	add	r7, sp, #0
	return E_T->MRT_Iridium_getTime();
 8006794:	4b06      	ldr	r3, [pc, #24]	; (80067b0 <MRT_Static_Iridium_getTime+0x20>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4618      	mov	r0, r3
 800679a:	f7ff fe9d 	bl	80064d8 <_ZN10IridiumSBD19MRT_Iridium_getTimeEv>
 800679e:	4603      	mov	r3, r0
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	bf14      	ite	ne
 80067a4:	2301      	movne	r3, #1
 80067a6:	2300      	moveq	r3, #0
 80067a8:	b2db      	uxtb	r3, r3
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	200004a4 	.word	0x200004a4

080067b4 <_ZN5Print5writeEPKc>:
  
    int getWriteError() { return write_error; }
    void clearWriteError() { setWriteError(0); }
  
    virtual size_t write(uint8_t) = 0;
    size_t write(const char *str) {
 80067b4:	b590      	push	{r4, r7, lr}
 80067b6:	b083      	sub	sp, #12
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
 80067bc:	6039      	str	r1, [r7, #0]
      if (str == NULL) return 0;
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d101      	bne.n	80067c8 <_ZN5Print5writeEPKc+0x14>
 80067c4:	2300      	movs	r3, #0
 80067c6:	e00d      	b.n	80067e4 <_ZN5Print5writeEPKc+0x30>
      return write((const uint8_t *)str, strlen(str));
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3304      	adds	r3, #4
 80067ce:	681c      	ldr	r4, [r3, #0]
 80067d0:	6838      	ldr	r0, [r7, #0]
 80067d2:	f7f9 fd17 	bl	8000204 <strlen>
 80067d6:	4603      	mov	r3, r0
 80067d8:	461a      	mov	r2, r3
 80067da:	6839      	ldr	r1, [r7, #0]
 80067dc:	6878      	ldr	r0, [r7, #4]
 80067de:	47a0      	blx	r4
 80067e0:	4603      	mov	r3, r0
 80067e2:	bf00      	nop
    }
 80067e4:	4618      	mov	r0, r3
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd90      	pop	{r4, r7, pc}

080067ec <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b086      	sub	sp, #24
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	60f8      	str	r0, [r7, #12]
 80067f4:	60b9      	str	r1, [r7, #8]
 80067f6:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 80067f8:	2300      	movs	r3, #0
 80067fa:	617b      	str	r3, [r7, #20]
  while (size--) {
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	1e5a      	subs	r2, r3, #1
 8006800:	607a      	str	r2, [r7, #4]
 8006802:	2b00      	cmp	r3, #0
 8006804:	bf14      	ite	ne
 8006806:	2301      	movne	r3, #1
 8006808:	2300      	moveq	r3, #0
 800680a:	b2db      	uxtb	r3, r3
 800680c:	2b00      	cmp	r3, #0
 800680e:	d00e      	beq.n	800682e <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	681a      	ldr	r2, [r3, #0]
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	1c59      	adds	r1, r3, #1
 800681a:	60b9      	str	r1, [r7, #8]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	4619      	mov	r1, r3
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	4790      	blx	r2
 8006824:	4602      	mov	r2, r0
 8006826:	697b      	ldr	r3, [r7, #20]
 8006828:	4413      	add	r3, r2
 800682a:	617b      	str	r3, [r7, #20]
  while (size--) {
 800682c:	e7e6      	b.n	80067fc <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 800682e:	697b      	ldr	r3, [r7, #20]
}
 8006830:	4618      	mov	r0, r3
 8006832:	3718      	adds	r7, #24
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <_ZN5Print5printEPK19__FlashStringHelper>:

size_t Print::print(const __FlashStringHelper *ifsh)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	b082      	sub	sp, #8
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
 8006840:	6039      	str	r1, [r7, #0]
  return print(reinterpret_cast<const char *>(ifsh));
 8006842:	6839      	ldr	r1, [r7, #0]
 8006844:	6878      	ldr	r0, [r7, #4]
 8006846:	f000 f805 	bl	8006854 <_ZN5Print5printEPKc>
 800684a:	4603      	mov	r3, r0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <_ZN5Print5printEPKc>:
{
  return write(s.c_str(), s.length());
}

size_t Print::print(const char str[])
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b082      	sub	sp, #8
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  return write(str);
 800685e:	6839      	ldr	r1, [r7, #0]
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff ffa7 	bl	80067b4 <_ZN5Print5writeEPKc>
 8006866:	4603      	mov	r3, r0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <_ZN5PrintC1Ev>:
    Print() : write_error(0) {}
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	4a06      	ldr	r2, [pc, #24]	; (8006894 <_ZN5PrintC1Ev+0x24>)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	2200      	movs	r2, #0
 8006882:	605a      	str	r2, [r3, #4]
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	4618      	mov	r0, r3
 8006888:	370c      	adds	r7, #12
 800688a:	46bd      	mov	sp, r7
 800688c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006890:	4770      	bx	lr
 8006892:	bf00      	nop
 8006894:	08022dc4 	.word	0x08022dc4

08006898 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8006898:	b580      	push	{r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f7ff ffe4 	bl	8006870 <_ZN5PrintC1Ev>
 80068a8:	4a05      	ldr	r2, [pc, #20]	; (80068c0 <_ZN6StreamC1Ev+0x28>)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	601a      	str	r2, [r3, #0]
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80068b4:	609a      	str	r2, [r3, #8]
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	4618      	mov	r0, r3
 80068ba:	3708      	adds	r7, #8
 80068bc:	46bd      	mov	sp, r7
 80068be:	bd80      	pop	{r7, pc}
 80068c0:	08022df4 	.word	0x08022df4

080068c4 <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b082      	sub	sp, #8
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4618      	mov	r0, r3
 80068d2:	f7ff ffe1 	bl	8006898 <_ZN6StreamC1Ev>
 80068d6:	4a16      	ldr	r2, [pc, #88]	; (8006930 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	683a      	ldr	r2, [r7, #0]
 80068e0:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	3390      	adds	r3, #144	; 0x90
 80068e6:	2220      	movs	r2, #32
 80068e8:	2100      	movs	r1, #0
 80068ea:	4618      	mov	r0, r3
 80068ec:	f014 fd9c 	bl	801b428 <memset>
  rxBufferIndex = 0;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2200      	movs	r2, #0
 80068f4:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2200      	movs	r2, #0
 8006904:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2200      	movs	r2, #0
 800690a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2200      	movs	r2, #0
 8006912:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2200      	movs	r2, #0
 8006922:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4618      	mov	r0, r3
 800692a:	3708      	adds	r7, #8
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	08022dd4 	.word	0x08022dd4

08006934 <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 8006934:	b580      	push	{r7, lr}
 8006936:	b086      	sub	sp, #24
 8006938:	af02      	add	r7, sp, #8
 800693a:	6078      	str	r0, [r7, #4]
 800693c:	4608      	mov	r0, r1
 800693e:	4611      	mov	r1, r2
 8006940:	461a      	mov	r2, r3
 8006942:	4603      	mov	r3, r0
 8006944:	70fb      	strb	r3, [r7, #3]
 8006946:	460b      	mov	r3, r1
 8006948:	70bb      	strb	r3, [r7, #2]
 800694a:	4613      	mov	r3, r2
 800694c:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 800694e:	6878      	ldr	r0, [r7, #4]
 8006950:	f000 fc24 	bl	800719c <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 8006954:	78bb      	ldrb	r3, [r7, #2]
 8006956:	2b20      	cmp	r3, #32
 8006958:	d901      	bls.n	800695e <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 800695a:	2320      	movs	r3, #32
 800695c:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 800695e:	78fb      	ldrb	r3, [r7, #3]
 8006960:	005b      	lsls	r3, r3, #1
 8006962:	b2d9      	uxtb	r1, r3
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f103 0290 	add.w	r2, r3, #144	; 0x90
 800696a:	78b8      	ldrb	r0, [r7, #2]
 800696c:	787b      	ldrb	r3, [r7, #1]
 800696e:	9300      	str	r3, [sp, #0]
 8006970:	4603      	mov	r3, r0
 8006972:	6878      	ldr	r0, [r7, #4]
 8006974:	f000 f9cf 	bl	8006d16 <_ZN7TwoWire15i2c_master_readEhPchh>
 8006978:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	2b00      	cmp	r3, #0
 800697e:	da02      	bge.n	8006986 <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 8006980:	2300      	movs	r3, #0
 8006982:	73fb      	strb	r3, [r7, #15]
 8006984:	e001      	b.n	800698a <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	7bfa      	ldrb	r2, [r7, #15]
 8006996:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f000 fbcc 	bl	8007138 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 80069a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}

080069aa <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b082      	sub	sp, #8
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
 80069b2:	460b      	mov	r3, r1
 80069b4:	70fb      	strb	r3, [r7, #3]
 80069b6:	4613      	mov	r3, r2
 80069b8:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 80069ba:	78ba      	ldrb	r2, [r7, #2]
 80069bc:	78f9      	ldrb	r1, [r7, #3]
 80069be:	2301      	movs	r3, #1
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f7ff ffb7 	bl	8006934 <_ZN7TwoWire11requestFromEhhh>
 80069c6:	4603      	mov	r3, r0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3708      	adds	r7, #8
 80069cc:	46bd      	mov	sp, r7
 80069ce:	bd80      	pop	{r7, pc}

080069d0 <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	78fa      	ldrb	r2, [r7, #3]
 80069e8:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 80069fa:	bf00      	nop
 80069fc:	370c      	adds	r7, #12
 80069fe:	46bd      	mov	sp, r7
 8006a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a04:	4770      	bx	lr

08006a06 <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b086      	sub	sp, #24
 8006a0a:	af02      	add	r7, sp, #8
 8006a0c:	6078      	str	r0, [r7, #4]
 8006a0e:	460b      	mov	r3, r1
 8006a10:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fbc2 	bl	800719c <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	7c1b      	ldrb	r3, [r3, #16]
 8006a1c:	0059      	lsls	r1, r3, #1
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f103 0211 	add.w	r2, r3, #17
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006a2a:	4618      	mov	r0, r3
 8006a2c:	78fb      	ldrb	r3, [r7, #3]
 8006a2e:	9300      	str	r3, [sp, #0]
 8006a30:	4603      	mov	r3, r0
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fa00 	bl	8006e38 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 8006a54:	6878      	ldr	r0, [r7, #4]
 8006a56:	f000 fb6f 	bl	8007138 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 8006a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3710      	adds	r7, #16
 8006a60:	46bd      	mov	sp, r7
 8006a62:	bd80      	pop	{r7, pc}

08006a64 <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 8006a64:	b580      	push	{r7, lr}
 8006a66:	b082      	sub	sp, #8
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	6878      	ldr	r0, [r7, #4]
 8006a70:	f7ff ffc9 	bl	8006a06 <_ZN7TwoWire15endTransmissionEh>
 8006a74:	4603      	mov	r3, r0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3708      	adds	r7, #8
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b082      	sub	sp, #8
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
 8006a86:	460b      	mov	r3, r1
 8006a88:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	d01d      	beq.n	8006ad0 <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006a9a:	2b1f      	cmp	r3, #31
 8006a9c:	d901      	bls.n	8006aa2 <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8006a9e:	2300      	movs	r3, #0
 8006aa0:	e028      	b.n	8006af4 <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006aa8:	4619      	mov	r1, r3
 8006aaa:	78fa      	ldrb	r2, [r7, #3]
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	440b      	add	r3, r1
 8006ab0:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006ab8:	3301      	adds	r3, #1
 8006aba:	b2da      	uxtb	r2, r3
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8006ace:	e010      	b.n	8006af2 <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f000 fb63 	bl	800719c <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 8006ad6:	1cfb      	adds	r3, r7, #3
 8006ad8:	2201      	movs	r2, #1
 8006ada:	4619      	mov	r1, r3
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f000 fa95 	bl	800700c <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006ae2:	6878      	ldr	r0, [r7, #4]
 8006ae4:	f000 fb28 	bl	8007138 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	333c      	adds	r3, #60	; 0x3c
 8006aec:	4618      	mov	r0, r3
 8006aee:	f003 fab9 	bl	800a064 <HAL_I2C_EnableListen_IT>
  }
  return 1;
 8006af2:	2301      	movs	r3, #1
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b086      	sub	sp, #24
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	60f8      	str	r0, [r7, #12]
 8006b04:	60b9      	str	r1, [r7, #8]
 8006b06:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d013      	beq.n	8006b3a <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 8006b12:	2300      	movs	r3, #0
 8006b14:	617b      	str	r3, [r7, #20]
 8006b16:	697a      	ldr	r2, [r7, #20]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d21e      	bcs.n	8006b5c <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	697a      	ldr	r2, [r7, #20]
 8006b28:	440a      	add	r2, r1
 8006b2a:	7812      	ldrb	r2, [r2, #0]
 8006b2c:	4611      	mov	r1, r2
 8006b2e:	68f8      	ldr	r0, [r7, #12]
 8006b30:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 8006b32:	697b      	ldr	r3, [r7, #20]
 8006b34:	3301      	adds	r3, #1
 8006b36:	617b      	str	r3, [r7, #20]
 8006b38:	e7ed      	b.n	8006b16 <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 8006b3a:	68f8      	ldr	r0, [r7, #12]
 8006b3c:	f000 fb2e 	bl	800719c <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	461a      	mov	r2, r3
 8006b44:	68b9      	ldr	r1, [r7, #8]
 8006b46:	68f8      	ldr	r0, [r7, #12]
 8006b48:	f000 fa60 	bl	800700c <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 8006b4c:	68f8      	ldr	r0, [r7, #12]
 8006b4e:	f000 faf3 	bl	8007138 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	333c      	adds	r3, #60	; 0x3c
 8006b56:	4618      	mov	r0, r3
 8006b58:	f003 fa84 	bl	800a064 <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 8006b5c:	687b      	ldr	r3, [r7, #4]
}
 8006b5e:	4618      	mov	r0, r3
 8006b60:	3718      	adds	r7, #24
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b083      	sub	sp, #12
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	461a      	mov	r2, r3
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006b7e:	b2db      	uxtb	r3, r3
 8006b80:	1ad3      	subs	r3, r2, r3
}
 8006b82:	4618      	mov	r0, r3
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b085      	sub	sp, #20
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006b96:	f04f 33ff 	mov.w	r3, #4294967295
 8006b9a:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	429a      	cmp	r2, r3
 8006bae:	bf34      	ite	cc
 8006bb0:	2301      	movcc	r3, #1
 8006bb2:	2300      	movcs	r3, #0
 8006bb4:	b2db      	uxtb	r3, r3
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d012      	beq.n	8006be0 <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006bc0:	b2db      	uxtb	r3, r3
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	4413      	add	r3, r2
 8006bc8:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006bcc:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006bd4:	b2db      	uxtb	r3, r3
 8006bd6:	3301      	adds	r3, #1
 8006bd8:	b2da      	uxtb	r2, r3
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 8006be0:	68fb      	ldr	r3, [r7, #12]
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3714      	adds	r7, #20
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b085      	sub	sp, #20
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  int value = -1;
 8006bf6:	f04f 33ff 	mov.w	r3, #4294967295
 8006bfa:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006c02:	b2da      	uxtb	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8006c0a:	b2db      	uxtb	r3, r3
 8006c0c:	429a      	cmp	r2, r3
 8006c0e:	bf34      	ite	cc
 8006c10:	2301      	movcc	r3, #1
 8006c12:	2300      	movcs	r3, #0
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d009      	beq.n	8006c2e <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8006c20:	b2db      	uxtb	r3, r3
 8006c22:	461a      	mov	r2, r3
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4413      	add	r3, r2
 8006c28:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8006c2c:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8006c2e:	68fb      	ldr	r3, [r7, #12]
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	3714      	adds	r7, #20
 8006c34:	46bd      	mov	sp, r7
 8006c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3a:	4770      	bx	lr

08006c3c <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8006c44:	bf00      	nop
 8006c46:	370c      	adds	r7, #12
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4e:	4770      	bx	lr

08006c50 <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 8006c50:	b480      	push	{r7}
 8006c52:	b085      	sub	sp, #20
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c5c:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c62:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006c66:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 8006c68:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006c6c:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c76:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c7a:	bf0c      	ite	eq
 8006c7c:	2301      	moveq	r3, #1
 8006c7e:	2300      	movne	r3, #0
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d00b      	beq.n	8006c9e <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1e5a      	subs	r2, r3, #1
 8006c8a:	60fa      	str	r2, [r7, #12]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	bf0c      	ite	eq
 8006c90:	2301      	moveq	r3, #1
 8006c92:	2300      	movne	r3, #0
 8006c94:	b2db      	uxtb	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d0e9      	beq.n	8006c6e <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e021      	b.n	8006ce2 <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 8006c9e:	68bb      	ldr	r3, [r7, #8]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8006caa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cae:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cb4:	695b      	ldr	r3, [r3, #20]
 8006cb6:	f003 0301 	and.w	r3, r3, #1
 8006cba:	2b01      	cmp	r3, #1
 8006cbc:	bf14      	ite	ne
 8006cbe:	2301      	movne	r3, #1
 8006cc0:	2300      	moveq	r3, #0
 8006cc2:	b2db      	uxtb	r3, r3
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d00b      	beq.n	8006ce0 <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	1e5a      	subs	r2, r3, #1
 8006ccc:	60fa      	str	r2, [r7, #12]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	bf0c      	ite	eq
 8006cd2:	2301      	moveq	r3, #1
 8006cd4:	2300      	movne	r3, #0
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0e9      	beq.n	8006cb0 <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e000      	b.n	8006ce2 <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 8006ce0:	2300      	movs	r3, #0
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3714      	adds	r7, #20
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr

08006cee <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 8006cee:	b480      	push	{r7}
 8006cf0:	b085      	sub	sp, #20
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfa:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	601a      	str	r2, [r3, #0]

    return 0;
 8006d08:	2300      	movs	r3, #0
}
 8006d0a:	4618      	mov	r0, r3
 8006d0c:	3714      	adds	r7, #20
 8006d0e:	46bd      	mov	sp, r7
 8006d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d14:	4770      	bx	lr

08006d16 <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8006d16:	b580      	push	{r7, lr}
 8006d18:	b08a      	sub	sp, #40	; 0x28
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	60f8      	str	r0, [r7, #12]
 8006d1e:	607a      	str	r2, [r7, #4]
 8006d20:	461a      	mov	r2, r3
 8006d22:	460b      	mov	r3, r1
 8006d24:	72fb      	strb	r3, [r7, #11]
 8006d26:	4613      	mov	r3, r2
 8006d28:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d2e:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f7ff ff8d 	bl	8006c50 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d3a:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d40:	695b      	ldr	r3, [r3, #20]
 8006d42:	f003 0301 	and.w	r3, r3, #1
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	bf14      	ite	ne
 8006d4a:	2301      	movne	r3, #1
 8006d4c:	2300      	moveq	r3, #0
 8006d4e:	b2db      	uxtb	r3, r3
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d008      	beq.n	8006d66 <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	3b01      	subs	r3, #1
 8006d58:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d1ed      	bne.n	8006d3c <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 8006d60:	f04f 33ff 	mov.w	r3, #4294967295
 8006d64:	e064      	b.n	8006e30 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 8006d66:	7afb      	ldrb	r3, [r7, #11]
 8006d68:	f043 0301 	orr.w	r3, r3, #1
 8006d6c:	b2db      	uxtb	r3, r3
 8006d6e:	461a      	mov	r2, r3
 8006d70:	69fb      	ldr	r3, [r7, #28]
 8006d72:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006d74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006d78:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d7e:	695b      	ldr	r3, [r3, #20]
 8006d80:	f003 0302 	and.w	r3, r3, #2
 8006d84:	2b02      	cmp	r3, #2
 8006d86:	bf14      	ite	ne
 8006d88:	2301      	movne	r3, #1
 8006d8a:	2300      	moveq	r3, #0
 8006d8c:	b2db      	uxtb	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d008      	beq.n	8006da4 <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 8006d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d94:	3b01      	subs	r3, #1
 8006d96:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8006d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1ed      	bne.n	8006d7a <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 8006d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006da2:	e045      	b.n	8006e30 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006da4:	2300      	movs	r3, #0
 8006da6:	613b      	str	r3, [r7, #16]
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006dac:	695b      	ldr	r3, [r3, #20]
 8006dae:	613b      	str	r3, [r7, #16]
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006db4:	699b      	ldr	r3, [r3, #24]
 8006db6:	613b      	str	r3, [r7, #16]
 8006db8:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8006dba:	2300      	movs	r3, #0
 8006dbc:	623b      	str	r3, [r7, #32]
 8006dbe:	7abb      	ldrb	r3, [r7, #10]
 8006dc0:	3b01      	subs	r3, #1
 8006dc2:	6a3a      	ldr	r2, [r7, #32]
 8006dc4:	429a      	cmp	r2, r3
 8006dc6:	da17      	bge.n	8006df8 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8006dc8:	f107 0314 	add.w	r3, r7, #20
 8006dcc:	2200      	movs	r2, #0
 8006dce:	4619      	mov	r1, r3
 8006dd0:	68f8      	ldr	r0, [r7, #12]
 8006dd2:	f000 f8a4 	bl	8006f1e <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006dd6:	61b8      	str	r0, [r7, #24]
        if(ret)
 8006dd8:	69bb      	ldr	r3, [r7, #24]
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d002      	beq.n	8006de4 <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 8006dde:	f04f 33ff 	mov.w	r3, #4294967295
 8006de2:	e025      	b.n	8006e30 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 8006de4:	6979      	ldr	r1, [r7, #20]
 8006de6:	6a3b      	ldr	r3, [r7, #32]
 8006de8:	687a      	ldr	r2, [r7, #4]
 8006dea:	4413      	add	r3, r2
 8006dec:	b2ca      	uxtb	r2, r1
 8006dee:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 8006df0:	6a3b      	ldr	r3, [r7, #32]
 8006df2:	3301      	adds	r3, #1
 8006df4:	623b      	str	r3, [r7, #32]
 8006df6:	e7e2      	b.n	8006dbe <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8006df8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 8006e00:	68f8      	ldr	r0, [r7, #12]
 8006e02:	f7ff ff74 	bl	8006cee <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 8006e06:	f107 0314 	add.w	r3, r7, #20
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	4619      	mov	r1, r3
 8006e0e:	68f8      	ldr	r0, [r7, #12]
 8006e10:	f000 f885 	bl	8006f1e <_ZN7TwoWire20i2c_master_byte_readEPii>
 8006e14:	61b8      	str	r0, [r7, #24]
    if(ret)
 8006e16:	69bb      	ldr	r3, [r7, #24]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d002      	beq.n	8006e22 <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8006e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006e20:	e006      	b.n	8006e30 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 8006e22:	6979      	ldr	r1, [r7, #20]
 8006e24:	6a3b      	ldr	r3, [r7, #32]
 8006e26:	687a      	ldr	r2, [r7, #4]
 8006e28:	4413      	add	r3, r2
 8006e2a:	b2ca      	uxtb	r2, r1
 8006e2c:	701a      	strb	r2, [r3, #0]

    return length;
 8006e2e:	7abb      	ldrb	r3, [r7, #10]
}
 8006e30:	4618      	mov	r0, r3
 8006e32:	3728      	adds	r7, #40	; 0x28
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}

08006e38 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8006e38:	b580      	push	{r7, lr}
 8006e3a:	b088      	sub	sp, #32
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	60f8      	str	r0, [r7, #12]
 8006e40:	60b9      	str	r1, [r7, #8]
 8006e42:	607a      	str	r2, [r7, #4]
 8006e44:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e4a:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8006e4c:	68f8      	ldr	r0, [r7, #12]
 8006e4e:	f7ff feff 	bl	8006c50 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8006e52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e56:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e5c:	695b      	ldr	r3, [r3, #20]
 8006e5e:	f003 0301 	and.w	r3, r3, #1
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	bf14      	ite	ne
 8006e66:	2301      	movne	r3, #1
 8006e68:	2300      	moveq	r3, #0
 8006e6a:	b2db      	uxtb	r3, r3
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	3b01      	subs	r3, #1
 8006e74:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1ed      	bne.n	8006e58 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 8006e7c:	2304      	movs	r3, #4
 8006e7e:	e04a      	b.n	8006f16 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8006e8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006e90:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006e96:	695b      	ldr	r3, [r3, #20]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b02      	cmp	r3, #2
 8006e9e:	bf14      	ite	ne
 8006ea0:	2301      	movne	r3, #1
 8006ea2:	2300      	moveq	r3, #0
 8006ea4:	b2db      	uxtb	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d007      	beq.n	8006eba <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d1ed      	bne.n	8006e92 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8006eb6:	2302      	movs	r3, #2
 8006eb8:	e02d      	b.n	8006f16 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8006eba:	2300      	movs	r3, #0
 8006ebc:	613b      	str	r3, [r7, #16]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ec2:	695b      	ldr	r3, [r3, #20]
 8006ec4:	613b      	str	r3, [r7, #16]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006eca:	699b      	ldr	r3, [r3, #24]
 8006ecc:	613b      	str	r3, [r7, #16]
 8006ece:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	61bb      	str	r3, [r7, #24]
 8006ed4:	69ba      	ldr	r2, [r7, #24]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	429a      	cmp	r2, r3
 8006eda:	da15      	bge.n	8006f08 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8006edc:	69bb      	ldr	r3, [r7, #24]
 8006ede:	687a      	ldr	r2, [r7, #4]
 8006ee0:	4413      	add	r3, r2
 8006ee2:	781b      	ldrb	r3, [r3, #0]
 8006ee4:	4619      	mov	r1, r3
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 f85a 	bl	8006fa0 <_ZN7TwoWire21i2c_master_byte_writeEi>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b01      	cmp	r3, #1
 8006ef0:	bf14      	ite	ne
 8006ef2:	2301      	movne	r3, #1
 8006ef4:	2300      	moveq	r3, #0
 8006ef6:	b2db      	uxtb	r3, r3
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d001      	beq.n	8006f00 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8006efc:	2303      	movs	r3, #3
 8006efe:	e00a      	b.n	8006f16 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 8006f00:	69bb      	ldr	r3, [r7, #24]
 8006f02:	3301      	adds	r3, #1
 8006f04:	61bb      	str	r3, [r7, #24]
 8006f06:	e7e5      	b.n	8006ed4 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8006f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 8006f0e:	68f8      	ldr	r0, [r7, #12]
 8006f10:	f7ff feed 	bl	8006cee <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8006f14:	2300      	movs	r3, #0
}
 8006f16:	4618      	mov	r0, r3
 8006f18:	3720      	adds	r7, #32
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bd80      	pop	{r7, pc}

08006f1e <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8006f1e:	b480      	push	{r7}
 8006f20:	b087      	sub	sp, #28
 8006f22:	af00      	add	r7, sp, #0
 8006f24:	60f8      	str	r0, [r7, #12]
 8006f26:	60b9      	str	r1, [r7, #8]
 8006f28:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f2e:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d006      	beq.n	8006f44 <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8006f36:	693b      	ldr	r3, [r7, #16]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	601a      	str	r2, [r3, #0]
 8006f42:	e005      	b.n	8006f50 <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8006f44:	693b      	ldr	r3, [r7, #16]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8006f50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006f54:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f5a:	695b      	ldr	r3, [r3, #20]
 8006f5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f60:	2b40      	cmp	r3, #64	; 0x40
 8006f62:	bf14      	ite	ne
 8006f64:	2301      	movne	r3, #1
 8006f66:	2300      	moveq	r3, #0
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d00c      	beq.n	8006f88 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	1e5a      	subs	r2, r3, #1
 8006f72:	617a      	str	r2, [r7, #20]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	bf0c      	ite	eq
 8006f78:	2301      	moveq	r3, #1
 8006f7a:	2300      	movne	r3, #0
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0e9      	beq.n	8006f56 <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 8006f82:	f04f 33ff 	mov.w	r3, #4294967295
 8006f86:	e005      	b.n	8006f94 <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	691b      	ldr	r3, [r3, #16]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	601a      	str	r2, [r3, #0]

    return 0;
 8006f92:	2300      	movs	r3, #0
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	371c      	adds	r7, #28
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fae:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	461a      	mov	r2, r3
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8006fba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006fbe:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc4:	695b      	ldr	r3, [r3, #20]
 8006fc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006fca:	2b80      	cmp	r3, #128	; 0x80
 8006fcc:	d008      	beq.n	8006fe0 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd2:	695b      	ldr	r3, [r3, #20]
 8006fd4:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8006fd8:	2b04      	cmp	r3, #4
 8006fda:	d001      	beq.n	8006fe0 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8006fdc:	2301      	movs	r3, #1
 8006fde:	e000      	b.n	8006fe2 <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d00b      	beq.n	8006ffe <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	1e5a      	subs	r2, r3, #1
 8006fea:	60fa      	str	r2, [r7, #12]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	bf0c      	ite	eq
 8006ff0:	2301      	moveq	r3, #1
 8006ff2:	2300      	movne	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d0e2      	beq.n	8006fc0 <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	e000      	b.n	8007000 <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8006ffe:	2301      	movs	r3, #1
}
 8007000:	4618      	mov	r0, r3
 8007002:	3714      	adds	r7, #20
 8007004:	46bd      	mov	sp, r7
 8007006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800700a:	4770      	bx	lr

0800700c <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 800700c:	b480      	push	{r7}
 800700e:	b089      	sub	sp, #36	; 0x24
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8007018:	2300      	movs	r3, #0
 800701a:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007020:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	dd41      	ble.n	80070ac <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8007028:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800702c:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007032:	695b      	ldr	r3, [r3, #20]
 8007034:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007038:	2b80      	cmp	r3, #128	; 0x80
 800703a:	bf14      	ite	ne
 800703c:	2301      	movne	r3, #1
 800703e:	2300      	moveq	r3, #0
 8007040:	b2db      	uxtb	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d008      	beq.n	8007058 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8007046:	69fb      	ldr	r3, [r7, #28]
 8007048:	3b01      	subs	r3, #1
 800704a:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 800704c:	69fb      	ldr	r3, [r7, #28]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d1ed      	bne.n	800702e <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8007052:	f04f 33ff 	mov.w	r3, #4294967295
 8007056:	e068      	b.n	800712a <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	1c5a      	adds	r2, r3, #1
 800705c:	60ba      	str	r2, [r7, #8]
 800705e:	781b      	ldrb	r3, [r3, #0]
 8007060:	461a      	mov	r2, r3
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	611a      	str	r2, [r3, #16]
        length--;
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	3b01      	subs	r3, #1
 800706a:	607b      	str	r3, [r7, #4]
        size++;
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	3301      	adds	r3, #1
 8007070:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	f003 0304 	and.w	r3, r3, #4
 800707c:	2b04      	cmp	r3, #4
 800707e:	d104      	bne.n	800708a <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d001      	beq.n	800708a <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8007086:	2301      	movs	r3, #1
 8007088:	e000      	b.n	800708c <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 800708a:	2300      	movs	r3, #0
 800708c:	2b00      	cmp	r3, #0
 800708e:	d0c8      	beq.n	8007022 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	1c5a      	adds	r2, r3, #1
 8007094:	60ba      	str	r2, [r7, #8]
 8007096:	781b      	ldrb	r3, [r3, #0]
 8007098:	461a      	mov	r2, r3
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	611a      	str	r2, [r3, #16]
            length--;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	3b01      	subs	r3, #1
 80070a2:	607b      	str	r3, [r7, #4]
            size++;
 80070a4:	69bb      	ldr	r3, [r7, #24]
 80070a6:	3301      	adds	r3, #1
 80070a8:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 80070aa:	e7ba      	b.n	8007022 <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 80070ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070b0:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070b6:	695b      	ldr	r3, [r3, #20]
 80070b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070c0:	bf14      	ite	ne
 80070c2:	2301      	movne	r3, #1
 80070c4:	2300      	moveq	r3, #0
 80070c6:	b2db      	uxtb	r3, r3
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d008      	beq.n	80070de <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 80070cc:	69fb      	ldr	r3, [r7, #28]
 80070ce:	3b01      	subs	r3, #1
 80070d0:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 80070d2:	69fb      	ldr	r3, [r7, #28]
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d1ec      	bne.n	80070b2 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 80070d8:	f04f 33ff 	mov.w	r3, #4294967295
 80070dc:	e025      	b.n	800712a <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80070e6:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 80070e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80070ec:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f2:	699b      	ldr	r3, [r3, #24]
 80070f4:	f003 0302 	and.w	r3, r3, #2
 80070f8:	2b02      	cmp	r3, #2
 80070fa:	bf0c      	ite	eq
 80070fc:	2301      	moveq	r3, #1
 80070fe:	2300      	movne	r3, #0
 8007100:	b2db      	uxtb	r3, r3
 8007102:	2b00      	cmp	r3, #0
 8007104:	d008      	beq.n	8007118 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	3b01      	subs	r3, #1
 800710a:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d1ed      	bne.n	80070ee <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8007112:	f04f 33ff 	mov.w	r3, #4294967295
 8007116:	e008      	b.n	800712a <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	2220      	movs	r2, #32
 800711c:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8007128:	69bb      	ldr	r3, [r7, #24]
}
 800712a:	4618      	mov	r0, r3
 800712c:	3724      	adds	r7, #36	; 0x24
 800712e:	46bd      	mov	sp, r7
 8007130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007134:	4770      	bx	lr
	...

08007138 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007144:	4a12      	ldr	r2, [pc, #72]	; (8007190 <_ZN7TwoWire15enableInterruptEv+0x58>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d106      	bne.n	8007158 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 800714a:	2049      	movs	r0, #73	; 0x49
 800714c:	f002 f914 	bl	8009378 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8007150:	2048      	movs	r0, #72	; 0x48
 8007152:	f002 f911 	bl	8009378 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8007156:	e016      	b.n	8007186 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800715c:	4a0d      	ldr	r2, [pc, #52]	; (8007194 <_ZN7TwoWire15enableInterruptEv+0x5c>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d106      	bne.n	8007170 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8007162:	2022      	movs	r0, #34	; 0x22
 8007164:	f002 f908 	bl	8009378 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8007168:	2021      	movs	r0, #33	; 0x21
 800716a:	f002 f905 	bl	8009378 <HAL_NVIC_EnableIRQ>
}
 800716e:	e00a      	b.n	8007186 <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007174:	4a08      	ldr	r2, [pc, #32]	; (8007198 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8007176:	4293      	cmp	r3, r2
 8007178:	d105      	bne.n	8007186 <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800717a:	2020      	movs	r0, #32
 800717c:	f002 f8fc 	bl	8009378 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8007180:	201f      	movs	r0, #31
 8007182:	f002 f8f9 	bl	8009378 <HAL_NVIC_EnableIRQ>
}
 8007186:	bf00      	nop
 8007188:	3708      	adds	r7, #8
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}
 800718e:	bf00      	nop
 8007190:	40005c00 	.word	0x40005c00
 8007194:	40005800 	.word	0x40005800
 8007198:	40005400 	.word	0x40005400

0800719c <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 800719c:	b580      	push	{r7, lr}
 800719e:	b082      	sub	sp, #8
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071a8:	4a12      	ldr	r2, [pc, #72]	; (80071f4 <_ZN7TwoWire16disableInterruptEv+0x58>)
 80071aa:	4293      	cmp	r3, r2
 80071ac:	d106      	bne.n	80071bc <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 80071ae:	2049      	movs	r0, #73	; 0x49
 80071b0:	f002 f8f0 	bl	8009394 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 80071b4:	2048      	movs	r0, #72	; 0x48
 80071b6:	f002 f8ed 	bl	8009394 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 80071ba:	e016      	b.n	80071ea <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071c0:	4a0d      	ldr	r2, [pc, #52]	; (80071f8 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 80071c2:	4293      	cmp	r3, r2
 80071c4:	d106      	bne.n	80071d4 <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 80071c6:	2022      	movs	r0, #34	; 0x22
 80071c8:	f002 f8e4 	bl	8009394 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 80071cc:	2021      	movs	r0, #33	; 0x21
 80071ce:	f002 f8e1 	bl	8009394 <HAL_NVIC_DisableIRQ>
}
 80071d2:	e00a      	b.n	80071ea <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80071d8:	4a08      	ldr	r2, [pc, #32]	; (80071fc <_ZN7TwoWire16disableInterruptEv+0x60>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d105      	bne.n	80071ea <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 80071de:	2020      	movs	r0, #32
 80071e0:	f002 f8d8 	bl	8009394 <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 80071e4:	201f      	movs	r0, #31
 80071e6:	f002 f8d5 	bl	8009394 <HAL_NVIC_DisableIRQ>
}
 80071ea:	bf00      	nop
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	40005c00 	.word	0x40005c00
 80071f8:	40005800 	.word	0x40005800
 80071fc:	40005400 	.word	0x40005400

08007200 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8007200:	b580      	push	{r7, lr}
 8007202:	b082      	sub	sp, #8
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	6039      	str	r1, [r7, #0]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d110      	bne.n	8007232 <_Z41__static_initialization_and_destruction_0ii+0x32>
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007216:	4293      	cmp	r3, r2
 8007218:	d10b      	bne.n	8007232 <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 800721a:	4908      	ldr	r1, [pc, #32]	; (800723c <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 800721c:	4808      	ldr	r0, [pc, #32]	; (8007240 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 800721e:	f7ff fb51 	bl	80068c4 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 8007222:	4908      	ldr	r1, [pc, #32]	; (8007244 <_Z41__static_initialization_and_destruction_0ii+0x44>)
 8007224:	4808      	ldr	r0, [pc, #32]	; (8007248 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 8007226:	f7ff fb4d 	bl	80068c4 <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 800722a:	4908      	ldr	r1, [pc, #32]	; (800724c <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 800722c:	4808      	ldr	r0, [pc, #32]	; (8007250 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 800722e:	f7ff fb49 	bl	80068c4 <_ZN7TwoWireC1EP11I2C_TypeDef>
 8007232:	bf00      	nop
 8007234:	3708      	adds	r7, #8
 8007236:	46bd      	mov	sp, r7
 8007238:	bd80      	pop	{r7, pc}
 800723a:	bf00      	nop
 800723c:	40005400 	.word	0x40005400
 8007240:	200004a8 	.word	0x200004a8
 8007244:	40005800 	.word	0x40005800
 8007248:	20000560 	.word	0x20000560
 800724c:	40005c00 	.word	0x40005c00
 8007250:	20000618 	.word	0x20000618

08007254 <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 8007254:	b580      	push	{r7, lr}
 8007256:	af00      	add	r7, sp, #0
 8007258:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800725c:	2001      	movs	r0, #1
 800725e:	f7ff ffcf 	bl	8007200 <_Z41__static_initialization_and_destruction_0ii>
 8007262:	bd80      	pop	{r7, pc}

08007264 <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 8007264:	b590      	push	{r4, r7, lr}
 8007266:	b087      	sub	sp, #28
 8007268:	af00      	add	r7, sp, #0
 800726a:	60f8      	str	r0, [r7, #12]
 800726c:	607a      	str	r2, [r7, #4]
 800726e:	461a      	mov	r2, r3
 8007270:	460b      	mov	r3, r1
 8007272:	72fb      	strb	r3, [r7, #11]
 8007274:	4613      	mov	r3, r2
 8007276:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	685c      	ldr	r4, [r3, #4]
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	6898      	ldr	r0, [r3, #8]
 8007280:	893b      	ldrh	r3, [r7, #8]
 8007282:	7af9      	ldrb	r1, [r7, #11]
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	47a0      	blx	r4
 8007288:	6178      	str	r0, [r7, #20]

  return ret;
 800728a:	697b      	ldr	r3, [r7, #20]
}
 800728c:	4618      	mov	r0, r3
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	bd90      	pop	{r4, r7, pc}

08007294 <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8007294:	b590      	push	{r4, r7, lr}
 8007296:	b087      	sub	sp, #28
 8007298:	af00      	add	r7, sp, #0
 800729a:	60f8      	str	r0, [r7, #12]
 800729c:	607a      	str	r2, [r7, #4]
 800729e:	461a      	mov	r2, r3
 80072a0:	460b      	mov	r3, r1
 80072a2:	72fb      	strb	r3, [r7, #11]
 80072a4:	4613      	mov	r3, r2
 80072a6:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681c      	ldr	r4, [r3, #0]
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6898      	ldr	r0, [r3, #8]
 80072b0:	893b      	ldrh	r3, [r7, #8]
 80072b2:	7af9      	ldrb	r1, [r7, #11]
 80072b4:	687a      	ldr	r2, [r7, #4]
 80072b6:	47a0      	blx	r4
 80072b8:	6178      	str	r0, [r7, #20]

  return ret;
 80072ba:	697b      	ldr	r3, [r7, #20]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	371c      	adds	r7, #28
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd90      	pop	{r4, r7, pc}

080072c4 <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 80072c4:	b480      	push	{r7}
 80072c6:	b083      	sub	sp, #12
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	ee07 3a90 	vmov	s15, r3
 80072d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80072d6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80072f0 <lps22hh_from_lsb_to_hpa+0x2c>
 80072da:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80072de:	eef0 7a66 	vmov.f32	s15, s13
}
 80072e2:	eeb0 0a67 	vmov.f32	s0, s15
 80072e6:	370c      	adds	r7, #12
 80072e8:	46bd      	mov	sp, r7
 80072ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ee:	4770      	bx	lr
 80072f0:	49800000 	.word	0x49800000

080072f4 <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 80072f4:	b480      	push	{r7}
 80072f6:	b083      	sub	sp, #12
 80072f8:	af00      	add	r7, sp, #0
 80072fa:	4603      	mov	r3, r0
 80072fc:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 80072fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007302:	ee07 3a90 	vmov	s15, r3
 8007306:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800730a:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8007324 <lps22hh_from_lsb_to_celsius+0x30>
 800730e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8007312:	eef0 7a66 	vmov.f32	s15, s13
}
 8007316:	eeb0 0a67 	vmov.f32	s0, s15
 800731a:	370c      	adds	r7, #12
 800731c:	46bd      	mov	sp, r7
 800731e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007322:	4770      	bx	lr
 8007324:	42c80000 	.word	0x42c80000

08007328 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b084      	sub	sp, #16
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
 8007330:	460b      	mov	r3, r1
 8007332:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 8007334:	f107 0208 	add.w	r2, r7, #8
 8007338:	2301      	movs	r3, #1
 800733a:	2110      	movs	r1, #16
 800733c:	6878      	ldr	r0, [r7, #4]
 800733e:	f7ff ff91 	bl	8007264 <lps22hh_read_reg>
 8007342:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d10f      	bne.n	800736a <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 800734a:	78fb      	ldrb	r3, [r7, #3]
 800734c:	f003 0301 	and.w	r3, r3, #1
 8007350:	b2da      	uxtb	r2, r3
 8007352:	7a3b      	ldrb	r3, [r7, #8]
 8007354:	f362 0341 	bfi	r3, r2, #1, #1
 8007358:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 800735a:	f107 0208 	add.w	r2, r7, #8
 800735e:	2301      	movs	r3, #1
 8007360:	2110      	movs	r1, #16
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7ff ff96 	bl	8007294 <lps22hh_write_reg>
 8007368:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800736a:	68fb      	ldr	r3, [r7, #12]
}
 800736c:	4618      	mov	r0, r3
 800736e:	3710      	adds	r7, #16
 8007370:	46bd      	mov	sp, r7
 8007372:	bd80      	pop	{r7, pc}

08007374 <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
 800737c:	460b      	mov	r3, r1
 800737e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8007380:	f107 0210 	add.w	r2, r7, #16
 8007384:	2301      	movs	r3, #1
 8007386:	2110      	movs	r1, #16
 8007388:	6878      	ldr	r0, [r7, #4]
 800738a:	f7ff ff6b 	bl	8007264 <lps22hh_read_reg>
 800738e:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8007390:	697b      	ldr	r3, [r7, #20]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d107      	bne.n	80073a6 <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 8007396:	f107 020c 	add.w	r2, r7, #12
 800739a:	2301      	movs	r3, #1
 800739c:	2111      	movs	r1, #17
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f7ff ff60 	bl	8007264 <lps22hh_read_reg>
 80073a4:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d10f      	bne.n	80073cc <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	f003 0307 	and.w	r3, r3, #7
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	7c3b      	ldrb	r3, [r7, #16]
 80073b6:	f362 1306 	bfi	r3, r2, #4, #3
 80073ba:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80073bc:	f107 0210 	add.w	r2, r7, #16
 80073c0:	2301      	movs	r3, #1
 80073c2:	2110      	movs	r1, #16
 80073c4:	6878      	ldr	r0, [r7, #4]
 80073c6:	f7ff ff65 	bl	8007294 <lps22hh_write_reg>
 80073ca:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 80073cc:	697b      	ldr	r3, [r7, #20]
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d119      	bne.n	8007406 <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 80073d2:	78fb      	ldrb	r3, [r7, #3]
 80073d4:	091b      	lsrs	r3, r3, #4
 80073d6:	f003 0301 	and.w	r3, r3, #1
 80073da:	b2da      	uxtb	r2, r3
 80073dc:	7b3b      	ldrb	r3, [r7, #12]
 80073de:	f362 0341 	bfi	r3, r2, #1, #1
 80073e2:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 80073e4:	78fb      	ldrb	r3, [r7, #3]
 80073e6:	08db      	lsrs	r3, r3, #3
 80073e8:	f003 0301 	and.w	r3, r3, #1
 80073ec:	b2da      	uxtb	r2, r3
 80073ee:	7b3b      	ldrb	r3, [r7, #12]
 80073f0:	f362 0300 	bfi	r3, r2, #0, #1
 80073f4:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 80073f6:	f107 020c 	add.w	r2, r7, #12
 80073fa:	2301      	movs	r3, #1
 80073fc:	2111      	movs	r1, #17
 80073fe:	6878      	ldr	r0, [r7, #4]
 8007400:	f7ff ff48 	bl	8007294 <lps22hh_write_reg>
 8007404:	6178      	str	r0, [r7, #20]
  }

  return ret;
 8007406:	697b      	ldr	r3, [r7, #20]
}
 8007408:	4618      	mov	r0, r3
 800740a:	3718      	adds	r7, #24
 800740c:	46bd      	mov	sp, r7
 800740e:	bd80      	pop	{r7, pc}

08007410 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	6078      	str	r0, [r7, #4]
 8007418:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 800741a:	f107 0208 	add.w	r2, r7, #8
 800741e:	2301      	movs	r3, #1
 8007420:	2127      	movs	r1, #39	; 0x27
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f7ff ff1e 	bl	8007264 <lps22hh_read_reg>
 8007428:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 800742a:	7a3b      	ldrb	r3, [r7, #8]
 800742c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007430:	b2db      	uxtb	r3, r3
 8007432:	461a      	mov	r2, r3
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	701a      	strb	r2, [r3, #0]

  return ret;
 8007438:	68fb      	ldr	r3, [r7, #12]
}
 800743a:	4618      	mov	r0, r3
 800743c:	3710      	adds	r7, #16
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}

08007442 <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 8007442:	b580      	push	{r7, lr}
 8007444:	b084      	sub	sp, #16
 8007446:	af00      	add	r7, sp, #0
 8007448:	6078      	str	r0, [r7, #4]
 800744a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 800744c:	f107 0208 	add.w	r2, r7, #8
 8007450:	2303      	movs	r3, #3
 8007452:	2128      	movs	r1, #40	; 0x28
 8007454:	6878      	ldr	r0, [r7, #4]
 8007456:	f7ff ff05 	bl	8007264 <lps22hh_read_reg>
 800745a:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 800745c:	7abb      	ldrb	r3, [r7, #10]
 800745e:	461a      	mov	r2, r3
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	021b      	lsls	r3, r3, #8
 800746a:	7a7a      	ldrb	r2, [r7, #9]
 800746c:	441a      	add	r2, r3
 800746e:	683b      	ldr	r3, [r7, #0]
 8007470:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	021b      	lsls	r3, r3, #8
 8007478:	7a3a      	ldrb	r2, [r7, #8]
 800747a:	441a      	add	r2, r3
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	021a      	lsls	r2, r3, #8
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	601a      	str	r2, [r3, #0]

  return ret;
 800748a:	68fb      	ldr	r3, [r7, #12]
}
 800748c:	4618      	mov	r0, r3
 800748e:	3710      	adds	r7, #16
 8007490:	46bd      	mov	sp, r7
 8007492:	bd80      	pop	{r7, pc}

08007494 <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b084      	sub	sp, #16
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 800749e:	f107 0208 	add.w	r2, r7, #8
 80074a2:	2302      	movs	r3, #2
 80074a4:	212b      	movs	r1, #43	; 0x2b
 80074a6:	6878      	ldr	r0, [r7, #4]
 80074a8:	f7ff fedc 	bl	8007264 <lps22hh_read_reg>
 80074ac:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 80074ae:	7a7b      	ldrb	r3, [r7, #9]
 80074b0:	b21a      	sxth	r2, r3
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80074bc:	b29b      	uxth	r3, r3
 80074be:	021b      	lsls	r3, r3, #8
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	7a3b      	ldrb	r3, [r7, #8]
 80074c4:	b29b      	uxth	r3, r3
 80074c6:	4413      	add	r3, r2
 80074c8:	b29b      	uxth	r3, r3
 80074ca:	b21a      	sxth	r2, r3
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	801a      	strh	r2, [r3, #0]

  return ret;
 80074d0:	68fb      	ldr	r3, [r7, #12]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3710      	adds	r7, #16
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}

080074da <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 80074da:	b580      	push	{r7, lr}
 80074dc:	b084      	sub	sp, #16
 80074de:	af00      	add	r7, sp, #0
 80074e0:	6078      	str	r0, [r7, #4]
 80074e2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 80074e4:	2301      	movs	r3, #1
 80074e6:	683a      	ldr	r2, [r7, #0]
 80074e8:	210f      	movs	r1, #15
 80074ea:	6878      	ldr	r0, [r7, #4]
 80074ec:	f7ff feba 	bl	8007264 <lps22hh_read_reg>
 80074f0:	60f8      	str	r0, [r7, #12]

  return ret;
 80074f2:	68fb      	ldr	r3, [r7, #12]
}
 80074f4:	4618      	mov	r0, r3
 80074f6:	3710      	adds	r7, #16
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b084      	sub	sp, #16
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	460b      	mov	r3, r1
 8007506:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007508:	f107 0208 	add.w	r2, r7, #8
 800750c:	2301      	movs	r3, #1
 800750e:	2111      	movs	r1, #17
 8007510:	6878      	ldr	r0, [r7, #4]
 8007512:	f7ff fea7 	bl	8007264 <lps22hh_read_reg>
 8007516:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d10f      	bne.n	800753e <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 800751e:	78fb      	ldrb	r3, [r7, #3]
 8007520:	f003 0301 	and.w	r3, r3, #1
 8007524:	b2da      	uxtb	r2, r3
 8007526:	7a3b      	ldrb	r3, [r7, #8]
 8007528:	f362 0382 	bfi	r3, r2, #2, #1
 800752c:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 800752e:	f107 0208 	add.w	r2, r7, #8
 8007532:	2301      	movs	r3, #1
 8007534:	2111      	movs	r1, #17
 8007536:	6878      	ldr	r0, [r7, #4]
 8007538:	f7ff feac 	bl	8007294 <lps22hh_write_reg>
 800753c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800753e:	68fb      	ldr	r3, [r7, #12]
}
 8007540:	4618      	mov	r0, r3
 8007542:	3710      	adds	r7, #16
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b084      	sub	sp, #16
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
 8007550:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8007552:	f107 0208 	add.w	r2, r7, #8
 8007556:	2301      	movs	r3, #1
 8007558:	2111      	movs	r1, #17
 800755a:	6878      	ldr	r0, [r7, #4]
 800755c:	f7ff fe82 	bl	8007264 <lps22hh_read_reg>
 8007560:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 8007562:	7a3b      	ldrb	r3, [r7, #8]
 8007564:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007568:	b2db      	uxtb	r3, r3
 800756a:	461a      	mov	r2, r3
 800756c:	683b      	ldr	r3, [r7, #0]
 800756e:	701a      	strb	r2, [r3, #0]

  return ret;
 8007570:	68fb      	ldr	r3, [r7, #12]
}
 8007572:	4618      	mov	r0, r3
 8007574:	3710      	adds	r7, #16
 8007576:	46bd      	mov	sp, r7
 8007578:	bd80      	pop	{r7, pc}

0800757a <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 800757a:	b590      	push	{r4, r7, lr}
 800757c:	b087      	sub	sp, #28
 800757e:	af00      	add	r7, sp, #0
 8007580:	60f8      	str	r0, [r7, #12]
 8007582:	607a      	str	r2, [r7, #4]
 8007584:	461a      	mov	r2, r3
 8007586:	460b      	mov	r3, r1
 8007588:	72fb      	strb	r3, [r7, #11]
 800758a:	4613      	mov	r3, r2
 800758c:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	685c      	ldr	r4, [r3, #4]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	6898      	ldr	r0, [r3, #8]
 8007596:	893b      	ldrh	r3, [r7, #8]
 8007598:	7af9      	ldrb	r1, [r7, #11]
 800759a:	687a      	ldr	r2, [r7, #4]
 800759c:	47a0      	blx	r4
 800759e:	6178      	str	r0, [r7, #20]

  return ret;
 80075a0:	697b      	ldr	r3, [r7, #20]
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	371c      	adds	r7, #28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd90      	pop	{r4, r7, pc}

080075aa <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 80075aa:	b590      	push	{r4, r7, lr}
 80075ac:	b087      	sub	sp, #28
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	60f8      	str	r0, [r7, #12]
 80075b2:	607a      	str	r2, [r7, #4]
 80075b4:	461a      	mov	r2, r3
 80075b6:	460b      	mov	r3, r1
 80075b8:	72fb      	strb	r3, [r7, #11]
 80075ba:	4613      	mov	r3, r2
 80075bc:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681c      	ldr	r4, [r3, #0]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6898      	ldr	r0, [r3, #8]
 80075c6:	893b      	ldrh	r3, [r7, #8]
 80075c8:	7af9      	ldrb	r1, [r7, #11]
 80075ca:	687a      	ldr	r2, [r7, #4]
 80075cc:	47a0      	blx	r4
 80075ce:	6178      	str	r0, [r7, #20]

  return ret;
 80075d0:	697b      	ldr	r3, [r7, #20]
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	371c      	adds	r7, #28
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd90      	pop	{r4, r7, pc}
	...

080075dc <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	4603      	mov	r3, r0
 80075e4:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 80075e6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80075ea:	ee07 3a90 	vmov	s15, r3
 80075ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80075f2:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007608 <lsm6dsr_from_fs2g_to_mg+0x2c>
 80075f6:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80075fa:	eeb0 0a67 	vmov.f32	s0, s15
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr
 8007608:	3d79db23 	.word	0x3d79db23

0800760c <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 800760c:	b480      	push	{r7}
 800760e:	b083      	sub	sp, #12
 8007610:	af00      	add	r7, sp, #0
 8007612:	4603      	mov	r3, r0
 8007614:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 8007616:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800761a:	ee07 3a90 	vmov	s15, r3
 800761e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007622:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8007638 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 8007626:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800762a:	eeb0 0a67 	vmov.f32	s0, s15
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr
 8007638:	428c0000 	.word	0x428c0000

0800763c <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 800763c:	b480      	push	{r7}
 800763e:	b083      	sub	sp, #12
 8007640:	af00      	add	r7, sp, #0
 8007642:	4603      	mov	r3, r0
 8007644:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8007646:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800764a:	ee07 3a90 	vmov	s15, r3
 800764e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007652:	eddf 6a07 	vldr	s13, [pc, #28]	; 8007670 <lsm6dsr_from_lsb_to_celsius+0x34>
 8007656:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800765a:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800765e:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8007662:	eeb0 0a67 	vmov.f32	s0, s15
 8007666:	370c      	adds	r7, #12
 8007668:	46bd      	mov	sp, r7
 800766a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766e:	4770      	bx	lr
 8007670:	43800000 	.word	0x43800000

08007674 <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 8007674:	b580      	push	{r7, lr}
 8007676:	b084      	sub	sp, #16
 8007678:	af00      	add	r7, sp, #0
 800767a:	6078      	str	r0, [r7, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8007680:	f107 0208 	add.w	r2, r7, #8
 8007684:	2301      	movs	r3, #1
 8007686:	2110      	movs	r1, #16
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f7ff ff76 	bl	800757a <lsm6dsr_read_reg>
 800768e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10f      	bne.n	80076b6 <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 8007696:	78fb      	ldrb	r3, [r7, #3]
 8007698:	f003 0303 	and.w	r3, r3, #3
 800769c:	b2da      	uxtb	r2, r3
 800769e:	7a3b      	ldrb	r3, [r7, #8]
 80076a0:	f362 0383 	bfi	r3, r2, #2, #2
 80076a4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 80076a6:	f107 0208 	add.w	r2, r7, #8
 80076aa:	2301      	movs	r3, #1
 80076ac:	2110      	movs	r1, #16
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff ff7b 	bl	80075aa <lsm6dsr_write_reg>
 80076b4:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80076b6:	68fb      	ldr	r3, [r7, #12]
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b086      	sub	sp, #24
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	6078      	str	r0, [r7, #4]
 80076c8:	460b      	mov	r3, r1
 80076ca:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 80076cc:	78fb      	ldrb	r3, [r7, #3]
 80076ce:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 80076d0:	f107 030c 	add.w	r3, r7, #12
 80076d4:	4619      	mov	r1, r3
 80076d6:	6878      	ldr	r0, [r7, #4]
 80076d8:	f000 fbb0 	bl	8007e3c <lsm6dsr_fsm_enable_get>
 80076dc:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	f040 80c4 	bne.w	800786e <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80076e6:	7b3b      	ldrb	r3, [r7, #12]
 80076e8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80076ec:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80076ee:	7b3b      	ldrb	r3, [r7, #12]
 80076f0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80076f4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80076f6:	4313      	orrs	r3, r2
 80076f8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80076fa:	7b3b      	ldrb	r3, [r7, #12]
 80076fc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007700:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007702:	4313      	orrs	r3, r2
 8007704:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8007706:	7b3b      	ldrb	r3, [r7, #12]
 8007708:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800770c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800770e:	4313      	orrs	r3, r2
 8007710:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007712:	7b3b      	ldrb	r3, [r7, #12]
 8007714:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007718:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800771a:	4313      	orrs	r3, r2
 800771c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 800771e:	7b3b      	ldrb	r3, [r7, #12]
 8007720:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007724:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007726:	4313      	orrs	r3, r2
 8007728:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800772a:	7b3b      	ldrb	r3, [r7, #12]
 800772c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007730:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007732:	4313      	orrs	r3, r2
 8007734:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8007736:	7b3b      	ldrb	r3, [r7, #12]
 8007738:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800773c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800773e:	4313      	orrs	r3, r2
 8007740:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007742:	7b7b      	ldrb	r3, [r7, #13]
 8007744:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007748:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800774a:	4313      	orrs	r3, r2
 800774c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800774e:	7b7b      	ldrb	r3, [r7, #13]
 8007750:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007754:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007756:	4313      	orrs	r3, r2
 8007758:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800775a:	7b7b      	ldrb	r3, [r7, #13]
 800775c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007760:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8007762:	4313      	orrs	r3, r2
 8007764:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8007766:	7b7b      	ldrb	r3, [r7, #13]
 8007768:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800776c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800776e:	4313      	orrs	r3, r2
 8007770:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007772:	7b7b      	ldrb	r3, [r7, #13]
 8007774:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8007778:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 800777a:	4313      	orrs	r3, r2
 800777c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800777e:	7b7b      	ldrb	r3, [r7, #13]
 8007780:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007784:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8007786:	4313      	orrs	r3, r2
 8007788:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800778a:	7b7b      	ldrb	r3, [r7, #13]
 800778c:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007790:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 8007792:	4313      	orrs	r3, r2
 8007794:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8007796:	7b7b      	ldrb	r3, [r7, #13]
 8007798:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800779c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800779e:	4313      	orrs	r3, r2
 80077a0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d163      	bne.n	800786e <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80077a6:	f107 030b 	add.w	r3, r7, #11
 80077aa:	4619      	mov	r1, r3
 80077ac:	6878      	ldr	r0, [r7, #4]
 80077ae:	f000 fb71 	bl	8007e94 <lsm6dsr_fsm_data_rate_get>
 80077b2:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d159      	bne.n	800786e <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80077ba:	7afb      	ldrb	r3, [r7, #11]
 80077bc:	2b03      	cmp	r3, #3
 80077be:	d853      	bhi.n	8007868 <lsm6dsr_xl_data_rate_set+0x1a8>
 80077c0:	a201      	add	r2, pc, #4	; (adr r2, 80077c8 <lsm6dsr_xl_data_rate_set+0x108>)
 80077c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077c6:	bf00      	nop
 80077c8:	080077d9 	.word	0x080077d9
 80077cc:	080077eb 	.word	0x080077eb
 80077d0:	08007809 	.word	0x08007809
 80077d4:	08007833 	.word	0x08007833
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 80077d8:	78fb      	ldrb	r3, [r7, #3]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d102      	bne.n	80077e4 <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 80077de:	2301      	movs	r3, #1
 80077e0:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80077e2:	e045      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80077e4:	78fb      	ldrb	r3, [r7, #3]
 80077e6:	75fb      	strb	r3, [r7, #23]
            break;
 80077e8:	e042      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80077ea:	78fb      	ldrb	r3, [r7, #3]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d102      	bne.n	80077f6 <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80077f0:	2302      	movs	r3, #2
 80077f2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80077f4:	e03c      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80077f6:	78fb      	ldrb	r3, [r7, #3]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d102      	bne.n	8007802 <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 80077fc:	2302      	movs	r3, #2
 80077fe:	75fb      	strb	r3, [r7, #23]
            break;
 8007800:	e036      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007802:	78fb      	ldrb	r3, [r7, #3]
 8007804:	75fb      	strb	r3, [r7, #23]
            break;
 8007806:	e033      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007808:	78fb      	ldrb	r3, [r7, #3]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d102      	bne.n	8007814 <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800780e:	2303      	movs	r3, #3
 8007810:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 8007812:	e02d      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 8007814:	78fb      	ldrb	r3, [r7, #3]
 8007816:	2b01      	cmp	r3, #1
 8007818:	d102      	bne.n	8007820 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800781a:	2303      	movs	r3, #3
 800781c:	75fb      	strb	r3, [r7, #23]
            break;
 800781e:	e027      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8007820:	78fb      	ldrb	r3, [r7, #3]
 8007822:	2b02      	cmp	r3, #2
 8007824:	d102      	bne.n	800782c <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8007826:	2303      	movs	r3, #3
 8007828:	75fb      	strb	r3, [r7, #23]
            break;
 800782a:	e021      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800782c:	78fb      	ldrb	r3, [r7, #3]
 800782e:	75fb      	strb	r3, [r7, #23]
            break;
 8007830:	e01e      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8007832:	78fb      	ldrb	r3, [r7, #3]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d102      	bne.n	800783e <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007838:	2304      	movs	r3, #4
 800783a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800783c:	e018      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800783e:	78fb      	ldrb	r3, [r7, #3]
 8007840:	2b01      	cmp	r3, #1
 8007842:	d102      	bne.n	800784a <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007844:	2304      	movs	r3, #4
 8007846:	75fb      	strb	r3, [r7, #23]
            break;
 8007848:	e012      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 800784a:	78fb      	ldrb	r3, [r7, #3]
 800784c:	2b02      	cmp	r3, #2
 800784e:	d102      	bne.n	8007856 <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 8007850:	2304      	movs	r3, #4
 8007852:	75fb      	strb	r3, [r7, #23]
            break;
 8007854:	e00c      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 8007856:	78fb      	ldrb	r3, [r7, #3]
 8007858:	2b03      	cmp	r3, #3
 800785a:	d102      	bne.n	8007862 <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 800785c:	2304      	movs	r3, #4
 800785e:	75fb      	strb	r3, [r7, #23]
            break;
 8007860:	e006      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 8007862:	78fb      	ldrb	r3, [r7, #3]
 8007864:	75fb      	strb	r3, [r7, #23]
            break;
 8007866:	e003      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 8007868:	78fb      	ldrb	r3, [r7, #3]
 800786a:	75fb      	strb	r3, [r7, #23]
            break;
 800786c:	e000      	b.n	8007870 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 800786e:	bf00      	nop
    }
  }

  if (ret == 0)
 8007870:	693b      	ldr	r3, [r7, #16]
 8007872:	2b00      	cmp	r3, #0
 8007874:	d107      	bne.n	8007886 <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8007876:	f107 0208 	add.w	r2, r7, #8
 800787a:	2301      	movs	r3, #1
 800787c:	2110      	movs	r1, #16
 800787e:	6878      	ldr	r0, [r7, #4]
 8007880:	f7ff fe7b 	bl	800757a <lsm6dsr_read_reg>
 8007884:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d10f      	bne.n	80078ac <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 800788c:	7dfb      	ldrb	r3, [r7, #23]
 800788e:	f003 030f 	and.w	r3, r3, #15
 8007892:	b2da      	uxtb	r2, r3
 8007894:	7a3b      	ldrb	r3, [r7, #8]
 8007896:	f362 1307 	bfi	r3, r2, #4, #4
 800789a:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800789c:	f107 0208 	add.w	r2, r7, #8
 80078a0:	2301      	movs	r3, #1
 80078a2:	2110      	movs	r1, #16
 80078a4:	6878      	ldr	r0, [r7, #4]
 80078a6:	f7ff fe80 	bl	80075aa <lsm6dsr_write_reg>
 80078aa:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 80078ac:	693b      	ldr	r3, [r7, #16]
}
 80078ae:	4618      	mov	r0, r3
 80078b0:	3718      	adds	r7, #24
 80078b2:	46bd      	mov	sp, r7
 80078b4:	bd80      	pop	{r7, pc}
 80078b6:	bf00      	nop

080078b8 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b084      	sub	sp, #16
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
 80078c0:	460b      	mov	r3, r1
 80078c2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80078c4:	f107 0208 	add.w	r2, r7, #8
 80078c8:	2301      	movs	r3, #1
 80078ca:	2111      	movs	r1, #17
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f7ff fe54 	bl	800757a <lsm6dsr_read_reg>
 80078d2:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10f      	bne.n	80078fa <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 80078da:	78fb      	ldrb	r3, [r7, #3]
 80078dc:	f003 030f 	and.w	r3, r3, #15
 80078e0:	b2da      	uxtb	r2, r3
 80078e2:	7a3b      	ldrb	r3, [r7, #8]
 80078e4:	f362 0303 	bfi	r3, r2, #0, #4
 80078e8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 80078ea:	f107 0208 	add.w	r2, r7, #8
 80078ee:	2301      	movs	r3, #1
 80078f0:	2111      	movs	r1, #17
 80078f2:	6878      	ldr	r0, [r7, #4]
 80078f4:	f7ff fe59 	bl	80075aa <lsm6dsr_write_reg>
 80078f8:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80078fa:	68fb      	ldr	r3, [r7, #12]
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b086      	sub	sp, #24
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	460b      	mov	r3, r1
 800790e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8007910:	78fb      	ldrb	r3, [r7, #3]
 8007912:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8007914:	f107 030c 	add.w	r3, r7, #12
 8007918:	4619      	mov	r1, r3
 800791a:	6878      	ldr	r0, [r7, #4]
 800791c:	f000 fa8e 	bl	8007e3c <lsm6dsr_fsm_enable_get>
 8007920:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	2b00      	cmp	r3, #0
 8007926:	f040 80c4 	bne.w	8007ab2 <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800792a:	7b3b      	ldrb	r3, [r7, #12]
 800792c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007930:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007932:	7b3b      	ldrb	r3, [r7, #12]
 8007934:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007938:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800793a:	4313      	orrs	r3, r2
 800793c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 800793e:	7b3b      	ldrb	r3, [r7, #12]
 8007940:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007944:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8007946:	4313      	orrs	r3, r2
 8007948:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800794a:	7b3b      	ldrb	r3, [r7, #12]
 800794c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8007950:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8007952:	4313      	orrs	r3, r2
 8007954:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 8007956:	7b3b      	ldrb	r3, [r7, #12]
 8007958:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800795c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800795e:	4313      	orrs	r3, r2
 8007960:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007962:	7b3b      	ldrb	r3, [r7, #12]
 8007964:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8007968:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800796a:	4313      	orrs	r3, r2
 800796c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 800796e:	7b3b      	ldrb	r3, [r7, #12]
 8007970:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8007974:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8007976:	4313      	orrs	r3, r2
 8007978:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800797a:	7b3b      	ldrb	r3, [r7, #12]
 800797c:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8007980:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 8007982:	4313      	orrs	r3, r2
 8007984:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8007986:	7b7b      	ldrb	r3, [r7, #13]
 8007988:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800798c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 800798e:	4313      	orrs	r3, r2
 8007990:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 8007992:	7b7b      	ldrb	r3, [r7, #13]
 8007994:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007998:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 800799a:	4313      	orrs	r3, r2
 800799c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800799e:	7b7b      	ldrb	r3, [r7, #13]
 80079a0:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80079a4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80079a6:	4313      	orrs	r3, r2
 80079a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80079aa:	7b7b      	ldrb	r3, [r7, #13]
 80079ac:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80079b0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80079b2:	4313      	orrs	r3, r2
 80079b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80079b6:	7b7b      	ldrb	r3, [r7, #13]
 80079b8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80079bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80079be:	4313      	orrs	r3, r2
 80079c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80079c2:	7b7b      	ldrb	r3, [r7, #13]
 80079c4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80079c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80079ca:	4313      	orrs	r3, r2
 80079cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80079ce:	7b7b      	ldrb	r3, [r7, #13]
 80079d0:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80079d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80079d6:	4313      	orrs	r3, r2
 80079d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 80079da:	7b7b      	ldrb	r3, [r7, #13]
 80079dc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80079e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 80079e2:	4313      	orrs	r3, r2
 80079e4:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80079e6:	2b01      	cmp	r3, #1
 80079e8:	d163      	bne.n	8007ab2 <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 80079ea:	f107 030b 	add.w	r3, r7, #11
 80079ee:	4619      	mov	r1, r3
 80079f0:	6878      	ldr	r0, [r7, #4]
 80079f2:	f000 fa4f 	bl	8007e94 <lsm6dsr_fsm_data_rate_get>
 80079f6:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 80079f8:	693b      	ldr	r3, [r7, #16]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d159      	bne.n	8007ab2 <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 80079fe:	7afb      	ldrb	r3, [r7, #11]
 8007a00:	2b03      	cmp	r3, #3
 8007a02:	d853      	bhi.n	8007aac <lsm6dsr_gy_data_rate_set+0x1a8>
 8007a04:	a201      	add	r2, pc, #4	; (adr r2, 8007a0c <lsm6dsr_gy_data_rate_set+0x108>)
 8007a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a0a:	bf00      	nop
 8007a0c:	08007a1d 	.word	0x08007a1d
 8007a10:	08007a2f 	.word	0x08007a2f
 8007a14:	08007a4d 	.word	0x08007a4d
 8007a18:	08007a77 	.word	0x08007a77
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007a1c:	78fb      	ldrb	r3, [r7, #3]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d102      	bne.n	8007a28 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 8007a22:	2301      	movs	r3, #1
 8007a24:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007a26:	e045      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007a28:	78fb      	ldrb	r3, [r7, #3]
 8007a2a:	75fb      	strb	r3, [r7, #23]
            break;
 8007a2c:	e042      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007a2e:	78fb      	ldrb	r3, [r7, #3]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d102      	bne.n	8007a3a <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8007a34:	2302      	movs	r3, #2
 8007a36:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007a38:	e03c      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007a3a:	78fb      	ldrb	r3, [r7, #3]
 8007a3c:	2b01      	cmp	r3, #1
 8007a3e:	d102      	bne.n	8007a46 <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 8007a40:	2302      	movs	r3, #2
 8007a42:	75fb      	strb	r3, [r7, #23]
            break;
 8007a44:	e036      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007a46:	78fb      	ldrb	r3, [r7, #3]
 8007a48:	75fb      	strb	r3, [r7, #23]
            break;
 8007a4a:	e033      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007a4c:	78fb      	ldrb	r3, [r7, #3]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d102      	bne.n	8007a58 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8007a52:	2303      	movs	r3, #3
 8007a54:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007a56:	e02d      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007a58:	78fb      	ldrb	r3, [r7, #3]
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	d102      	bne.n	8007a64 <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8007a5e:	2303      	movs	r3, #3
 8007a60:	75fb      	strb	r3, [r7, #23]
            break;
 8007a62:	e027      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8007a64:	78fb      	ldrb	r3, [r7, #3]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d102      	bne.n	8007a70 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 8007a6a:	2303      	movs	r3, #3
 8007a6c:	75fb      	strb	r3, [r7, #23]
            break;
 8007a6e:	e021      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007a70:	78fb      	ldrb	r3, [r7, #3]
 8007a72:	75fb      	strb	r3, [r7, #23]
            break;
 8007a74:	e01e      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 8007a76:	78fb      	ldrb	r3, [r7, #3]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	d102      	bne.n	8007a82 <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007a7c:	2304      	movs	r3, #4
 8007a7e:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 8007a80:	e018      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 8007a82:	78fb      	ldrb	r3, [r7, #3]
 8007a84:	2b01      	cmp	r3, #1
 8007a86:	d102      	bne.n	8007a8e <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007a88:	2304      	movs	r3, #4
 8007a8a:	75fb      	strb	r3, [r7, #23]
            break;
 8007a8c:	e012      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8007a8e:	78fb      	ldrb	r3, [r7, #3]
 8007a90:	2b02      	cmp	r3, #2
 8007a92:	d102      	bne.n	8007a9a <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007a94:	2304      	movs	r3, #4
 8007a96:	75fb      	strb	r3, [r7, #23]
            break;
 8007a98:	e00c      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8007a9a:	78fb      	ldrb	r3, [r7, #3]
 8007a9c:	2b03      	cmp	r3, #3
 8007a9e:	d102      	bne.n	8007aa6 <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8007aa0:	2304      	movs	r3, #4
 8007aa2:	75fb      	strb	r3, [r7, #23]
            break;
 8007aa4:	e006      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 8007aa6:	78fb      	ldrb	r3, [r7, #3]
 8007aa8:	75fb      	strb	r3, [r7, #23]
            break;
 8007aaa:	e003      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8007aac:	78fb      	ldrb	r3, [r7, #3]
 8007aae:	75fb      	strb	r3, [r7, #23]
            break;
 8007ab0:	e000      	b.n	8007ab4 <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 8007ab2:	bf00      	nop
    }
  }

  if (ret == 0)
 8007ab4:	693b      	ldr	r3, [r7, #16]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d107      	bne.n	8007aca <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007aba:	f107 0208 	add.w	r2, r7, #8
 8007abe:	2301      	movs	r3, #1
 8007ac0:	2111      	movs	r1, #17
 8007ac2:	6878      	ldr	r0, [r7, #4]
 8007ac4:	f7ff fd59 	bl	800757a <lsm6dsr_read_reg>
 8007ac8:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d10f      	bne.n	8007af0 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8007ad0:	7dfb      	ldrb	r3, [r7, #23]
 8007ad2:	f003 030f 	and.w	r3, r3, #15
 8007ad6:	b2da      	uxtb	r2, r3
 8007ad8:	7a3b      	ldrb	r3, [r7, #8]
 8007ada:	f362 1307 	bfi	r3, r2, #4, #4
 8007ade:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8007ae0:	f107 0208 	add.w	r2, r7, #8
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	2111      	movs	r1, #17
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff fd5e 	bl	80075aa <lsm6dsr_write_reg>
 8007aee:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8007af0:	693b      	ldr	r3, [r7, #16]
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop

08007afc <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	460b      	mov	r3, r1
 8007b06:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007b08:	f107 0208 	add.w	r2, r7, #8
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	2112      	movs	r1, #18
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	f7ff fd32 	bl	800757a <lsm6dsr_read_reg>
 8007b16:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d10f      	bne.n	8007b3e <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8007b1e:	78fb      	ldrb	r3, [r7, #3]
 8007b20:	f003 0301 	and.w	r3, r3, #1
 8007b24:	b2da      	uxtb	r2, r3
 8007b26:	7a3b      	ldrb	r3, [r7, #8]
 8007b28:	f362 1386 	bfi	r3, r2, #6, #1
 8007b2c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007b2e:	f107 0208 	add.w	r2, r7, #8
 8007b32:	2301      	movs	r3, #1
 8007b34:	2112      	movs	r1, #18
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7ff fd37 	bl	80075aa <lsm6dsr_write_reg>
 8007b3c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	3710      	adds	r7, #16
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007b52:	f107 0208 	add.w	r2, r7, #8
 8007b56:	2301      	movs	r3, #1
 8007b58:	211e      	movs	r1, #30
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f7ff fd0d 	bl	800757a <lsm6dsr_read_reg>
 8007b60:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 8007b62:	7a3b      	ldrb	r3, [r7, #8]
 8007b64:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	461a      	mov	r2, r3
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	701a      	strb	r2, [r3, #0]

  return ret;
 8007b70:	68fb      	ldr	r3, [r7, #12]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3710      	adds	r7, #16
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}

08007b7a <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 8007b7a:	b580      	push	{r7, lr}
 8007b7c:	b084      	sub	sp, #16
 8007b7e:	af00      	add	r7, sp, #0
 8007b80:	6078      	str	r0, [r7, #4]
 8007b82:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007b84:	f107 0208 	add.w	r2, r7, #8
 8007b88:	2301      	movs	r3, #1
 8007b8a:	211e      	movs	r1, #30
 8007b8c:	6878      	ldr	r0, [r7, #4]
 8007b8e:	f7ff fcf4 	bl	800757a <lsm6dsr_read_reg>
 8007b92:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8007b94:	7a3b      	ldrb	r3, [r7, #8]
 8007b96:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8007b9a:	b2db      	uxtb	r3, r3
 8007b9c:	461a      	mov	r2, r3
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	701a      	strb	r2, [r3, #0]

  return ret;
 8007ba2:	68fb      	ldr	r3, [r7, #12]
}
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	3710      	adds	r7, #16
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}

08007bac <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b084      	sub	sp, #16
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	6078      	str	r0, [r7, #4]
 8007bb4:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8007bb6:	f107 0208 	add.w	r2, r7, #8
 8007bba:	2301      	movs	r3, #1
 8007bbc:	211e      	movs	r1, #30
 8007bbe:	6878      	ldr	r0, [r7, #4]
 8007bc0:	f7ff fcdb 	bl	800757a <lsm6dsr_read_reg>
 8007bc4:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8007bc6:	7a3b      	ldrb	r3, [r7, #8]
 8007bc8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8007bcc:	b2db      	uxtb	r3, r3
 8007bce:	461a      	mov	r2, r3
 8007bd0:	683b      	ldr	r3, [r7, #0]
 8007bd2:	701a      	strb	r2, [r3, #0]

  return ret;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
}
 8007bd6:	4618      	mov	r0, r3
 8007bd8:	3710      	adds	r7, #16
 8007bda:	46bd      	mov	sp, r7
 8007bdc:	bd80      	pop	{r7, pc}

08007bde <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007bde:	b580      	push	{r7, lr}
 8007be0:	b084      	sub	sp, #16
 8007be2:	af00      	add	r7, sp, #0
 8007be4:	6078      	str	r0, [r7, #4]
 8007be6:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8007be8:	f107 0208 	add.w	r2, r7, #8
 8007bec:	2302      	movs	r3, #2
 8007bee:	2120      	movs	r1, #32
 8007bf0:	6878      	ldr	r0, [r7, #4]
 8007bf2:	f7ff fcc2 	bl	800757a <lsm6dsr_read_reg>
 8007bf6:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8007bf8:	7a7b      	ldrb	r3, [r7, #9]
 8007bfa:	b21a      	sxth	r2, r3
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c06:	b29b      	uxth	r3, r3
 8007c08:	021b      	lsls	r3, r3, #8
 8007c0a:	b29a      	uxth	r2, r3
 8007c0c:	7a3b      	ldrb	r3, [r7, #8]
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	4413      	add	r3, r2
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	b21a      	sxth	r2, r3
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	801a      	strh	r2, [r3, #0]

  return ret;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
}
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	3710      	adds	r7, #16
 8007c20:	46bd      	mov	sp, r7
 8007c22:	bd80      	pop	{r7, pc}

08007c24 <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b086      	sub	sp, #24
 8007c28:	af00      	add	r7, sp, #0
 8007c2a:	6078      	str	r0, [r7, #4]
 8007c2c:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8007c2e:	f107 020c 	add.w	r2, r7, #12
 8007c32:	2306      	movs	r3, #6
 8007c34:	2122      	movs	r1, #34	; 0x22
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f7ff fc9f 	bl	800757a <lsm6dsr_read_reg>
 8007c3c:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007c3e:	7b7b      	ldrb	r3, [r7, #13]
 8007c40:	b21a      	sxth	r2, r3
 8007c42:	683b      	ldr	r3, [r7, #0]
 8007c44:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	021b      	lsls	r3, r3, #8
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	7b3b      	ldrb	r3, [r7, #12]
 8007c54:	b29b      	uxth	r3, r3
 8007c56:	4413      	add	r3, r2
 8007c58:	b29b      	uxth	r3, r3
 8007c5a:	b21a      	sxth	r2, r3
 8007c5c:	683b      	ldr	r3, [r7, #0]
 8007c5e:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007c60:	7bfa      	ldrb	r2, [r7, #15]
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	3302      	adds	r3, #2
 8007c66:	b212      	sxth	r2, r2
 8007c68:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	3302      	adds	r3, #2
 8007c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	021b      	lsls	r3, r3, #8
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	7bbb      	ldrb	r3, [r7, #14]
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	4413      	add	r3, r2
 8007c7e:	b29a      	uxth	r2, r3
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	3302      	adds	r3, #2
 8007c84:	b212      	sxth	r2, r2
 8007c86:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007c88:	7c7a      	ldrb	r2, [r7, #17]
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	3304      	adds	r3, #4
 8007c8e:	b212      	sxth	r2, r2
 8007c90:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	3304      	adds	r3, #4
 8007c96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	021b      	lsls	r3, r3, #8
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	7c3b      	ldrb	r3, [r7, #16]
 8007ca2:	b29b      	uxth	r3, r3
 8007ca4:	4413      	add	r3, r2
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	683b      	ldr	r3, [r7, #0]
 8007caa:	3304      	adds	r3, #4
 8007cac:	b212      	sxth	r2, r2
 8007cae:	801a      	strh	r2, [r3, #0]

  return ret;
 8007cb0:	697b      	ldr	r3, [r7, #20]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3718      	adds	r7, #24
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}

08007cba <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8007cba:	b580      	push	{r7, lr}
 8007cbc:	b086      	sub	sp, #24
 8007cbe:	af00      	add	r7, sp, #0
 8007cc0:	6078      	str	r0, [r7, #4]
 8007cc2:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8007cc4:	f107 020c 	add.w	r2, r7, #12
 8007cc8:	2306      	movs	r3, #6
 8007cca:	2128      	movs	r1, #40	; 0x28
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	f7ff fc54 	bl	800757a <lsm6dsr_read_reg>
 8007cd2:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8007cd4:	7b7b      	ldrb	r3, [r7, #13]
 8007cd6:	b21a      	sxth	r2, r3
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	021b      	lsls	r3, r3, #8
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	7b3b      	ldrb	r3, [r7, #12]
 8007cea:	b29b      	uxth	r3, r3
 8007cec:	4413      	add	r3, r2
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	b21a      	sxth	r2, r3
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8007cf6:	7bfa      	ldrb	r2, [r7, #15]
 8007cf8:	683b      	ldr	r3, [r7, #0]
 8007cfa:	3302      	adds	r3, #2
 8007cfc:	b212      	sxth	r2, r2
 8007cfe:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	3302      	adds	r3, #2
 8007d04:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	021b      	lsls	r3, r3, #8
 8007d0c:	b29a      	uxth	r2, r3
 8007d0e:	7bbb      	ldrb	r3, [r7, #14]
 8007d10:	b29b      	uxth	r3, r3
 8007d12:	4413      	add	r3, r2
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	3302      	adds	r3, #2
 8007d1a:	b212      	sxth	r2, r2
 8007d1c:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8007d1e:	7c7a      	ldrb	r2, [r7, #17]
 8007d20:	683b      	ldr	r3, [r7, #0]
 8007d22:	3304      	adds	r3, #4
 8007d24:	b212      	sxth	r2, r2
 8007d26:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	3304      	adds	r3, #4
 8007d2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007d30:	b29b      	uxth	r3, r3
 8007d32:	021b      	lsls	r3, r3, #8
 8007d34:	b29a      	uxth	r2, r3
 8007d36:	7c3b      	ldrb	r3, [r7, #16]
 8007d38:	b29b      	uxth	r3, r3
 8007d3a:	4413      	add	r3, r2
 8007d3c:	b29a      	uxth	r2, r3
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	3304      	adds	r3, #4
 8007d42:	b212      	sxth	r2, r2
 8007d44:	801a      	strh	r2, [r3, #0]

  return ret;
 8007d46:	697b      	ldr	r3, [r7, #20]
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3718      	adds	r7, #24
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	460b      	mov	r3, r1
 8007d5a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8007d5c:	f107 0208 	add.w	r2, r7, #8
 8007d60:	2301      	movs	r3, #1
 8007d62:	2101      	movs	r1, #1
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f7ff fc08 	bl	800757a <lsm6dsr_read_reg>
 8007d6a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	d10f      	bne.n	8007d92 <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8007d72:	78fb      	ldrb	r3, [r7, #3]
 8007d74:	f003 0303 	and.w	r3, r3, #3
 8007d78:	b2da      	uxtb	r2, r3
 8007d7a:	7a3b      	ldrb	r3, [r7, #8]
 8007d7c:	f362 1387 	bfi	r3, r2, #6, #2
 8007d80:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8007d82:	f107 0208 	add.w	r2, r7, #8
 8007d86:	2301      	movs	r3, #1
 8007d88:	2101      	movs	r1, #1
 8007d8a:	6878      	ldr	r0, [r7, #4]
 8007d8c:	f7ff fc0d 	bl	80075aa <lsm6dsr_write_reg>
 8007d90:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8007d92:	68fb      	ldr	r3, [r7, #12]
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3710      	adds	r7, #16
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	6078      	str	r0, [r7, #4]
 8007da4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8007da6:	2301      	movs	r3, #1
 8007da8:	683a      	ldr	r2, [r7, #0]
 8007daa:	210f      	movs	r1, #15
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	f7ff fbe4 	bl	800757a <lsm6dsr_read_reg>
 8007db2:	60f8      	str	r0, [r7, #12]

  return ret;
 8007db4:	68fb      	ldr	r3, [r7, #12]
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3710      	adds	r7, #16
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bd80      	pop	{r7, pc}

08007dbe <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8007dbe:	b580      	push	{r7, lr}
 8007dc0:	b084      	sub	sp, #16
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
 8007dc6:	460b      	mov	r3, r1
 8007dc8:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007dca:	f107 0208 	add.w	r2, r7, #8
 8007dce:	2301      	movs	r3, #1
 8007dd0:	2112      	movs	r1, #18
 8007dd2:	6878      	ldr	r0, [r7, #4]
 8007dd4:	f7ff fbd1 	bl	800757a <lsm6dsr_read_reg>
 8007dd8:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d10f      	bne.n	8007e00 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8007de0:	78fb      	ldrb	r3, [r7, #3]
 8007de2:	f003 0301 	and.w	r3, r3, #1
 8007de6:	b2da      	uxtb	r2, r3
 8007de8:	7a3b      	ldrb	r3, [r7, #8]
 8007dea:	f362 0300 	bfi	r3, r2, #0, #1
 8007dee:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007df0:	f107 0208 	add.w	r2, r7, #8
 8007df4:	2301      	movs	r3, #1
 8007df6:	2112      	movs	r1, #18
 8007df8:	6878      	ldr	r0, [r7, #4]
 8007dfa:	f7ff fbd6 	bl	80075aa <lsm6dsr_write_reg>
 8007dfe:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007e00:	68fb      	ldr	r3, [r7, #12]
}
 8007e02:	4618      	mov	r0, r3
 8007e04:	3710      	adds	r7, #16
 8007e06:	46bd      	mov	sp, r7
 8007e08:	bd80      	pop	{r7, pc}

08007e0a <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8007e0a:	b580      	push	{r7, lr}
 8007e0c:	b084      	sub	sp, #16
 8007e0e:	af00      	add	r7, sp, #0
 8007e10:	6078      	str	r0, [r7, #4]
 8007e12:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8007e14:	f107 0208 	add.w	r2, r7, #8
 8007e18:	2301      	movs	r3, #1
 8007e1a:	2112      	movs	r1, #18
 8007e1c:	6878      	ldr	r0, [r7, #4]
 8007e1e:	f7ff fbac 	bl	800757a <lsm6dsr_read_reg>
 8007e22:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8007e24:	7a3b      	ldrb	r3, [r7, #8]
 8007e26:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8007e2a:	b2db      	uxtb	r3, r3
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	701a      	strb	r2, [r3, #0]

  return ret;
 8007e32:	68fb      	ldr	r3, [r7, #12]
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8007e3c:	b580      	push	{r7, lr}
 8007e3e:	b084      	sub	sp, #16
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007e46:	2102      	movs	r1, #2
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f7ff ff81 	bl	8007d50 <lsm6dsr_mem_bank_set>
 8007e4e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d106      	bne.n	8007e64 <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8007e56:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8007e58:	2301      	movs	r3, #1
 8007e5a:	2146      	movs	r1, #70	; 0x46
 8007e5c:	6878      	ldr	r0, [r7, #4]
 8007e5e:	f7ff fb8c 	bl	800757a <lsm6dsr_read_reg>
 8007e62:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d107      	bne.n	8007e7a <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8007e6a:	683b      	ldr	r3, [r7, #0]
 8007e6c:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8007e6e:	2301      	movs	r3, #1
 8007e70:	2147      	movs	r1, #71	; 0x47
 8007e72:	6878      	ldr	r0, [r7, #4]
 8007e74:	f7ff fb81 	bl	800757a <lsm6dsr_read_reg>
 8007e78:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d104      	bne.n	8007e8a <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007e80:	2100      	movs	r1, #0
 8007e82:	6878      	ldr	r0, [r7, #4]
 8007e84:	f7ff ff64 	bl	8007d50 <lsm6dsr_mem_bank_set>
 8007e88:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}

08007e94 <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8007e94:	b580      	push	{r7, lr}
 8007e96:	b084      	sub	sp, #16
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
 8007e9c:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8007e9e:	2102      	movs	r1, #2
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f7ff ff55 	bl	8007d50 <lsm6dsr_mem_bank_set>
 8007ea6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d107      	bne.n	8007ebe <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8007eae:	f107 0208 	add.w	r2, r7, #8
 8007eb2:	2301      	movs	r3, #1
 8007eb4:	215f      	movs	r1, #95	; 0x5f
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f7ff fb5f 	bl	800757a <lsm6dsr_read_reg>
 8007ebc:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d104      	bne.n	8007ece <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8007ec4:	2100      	movs	r1, #0
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f7ff ff42 	bl	8007d50 <lsm6dsr_mem_bank_set>
 8007ecc:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8007ece:	7a3b      	ldrb	r3, [r7, #8]
 8007ed0:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8007ed4:	b2db      	uxtb	r3, r3
 8007ed6:	2b03      	cmp	r3, #3
 8007ed8:	d81a      	bhi.n	8007f10 <lsm6dsr_fsm_data_rate_get+0x7c>
 8007eda:	a201      	add	r2, pc, #4	; (adr r2, 8007ee0 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8007edc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ee0:	08007ef1 	.word	0x08007ef1
 8007ee4:	08007ef9 	.word	0x08007ef9
 8007ee8:	08007f01 	.word	0x08007f01
 8007eec:	08007f09 	.word	0x08007f09
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	701a      	strb	r2, [r3, #0]
      break;
 8007ef6:	e00f      	b.n	8007f18 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	2201      	movs	r2, #1
 8007efc:	701a      	strb	r2, [r3, #0]
      break;
 8007efe:	e00b      	b.n	8007f18 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	2202      	movs	r2, #2
 8007f04:	701a      	strb	r2, [r3, #0]
      break;
 8007f06:	e007      	b.n	8007f18 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	2203      	movs	r2, #3
 8007f0c:	701a      	strb	r2, [r3, #0]
      break;
 8007f0e:	e003      	b.n	8007f18 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	2200      	movs	r2, #0
 8007f14:	701a      	strb	r2, [r3, #0]
      break;
 8007f16:	bf00      	nop
  }

  return ret;
 8007f18:	68fb      	ldr	r3, [r7, #12]
}
 8007f1a:	4618      	mov	r0, r3
 8007f1c:	3710      	adds	r7, #16
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bd80      	pop	{r7, pc}
 8007f22:	bf00      	nop

08007f24 <HAL_RTC_AlarmAEventCallback>:
								0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39,
								0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49,
								0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b082      	sub	sp, #8
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8007f2c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f30:	2208      	movs	r2, #8
 8007f32:	4905      	ldr	r1, [pc, #20]	; (8007f48 <HAL_RTC_AlarmAEventCallback+0x24>)
 8007f34:	4805      	ldr	r0, [pc, #20]	; (8007f4c <HAL_RTC_AlarmAEventCallback+0x28>)
 8007f36:	f006 feca 	bl	800ecce <HAL_UART_Transmit>
	flagA = 1;
 8007f3a:	4b05      	ldr	r3, [pc, #20]	; (8007f50 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	701a      	strb	r2, [r3, #0]
}
 8007f40:	bf00      	nop
 8007f42:	3708      	adds	r7, #8
 8007f44:	46bd      	mov	sp, r7
 8007f46:	bd80      	pop	{r7, pc}
 8007f48:	08022a70 	.word	0x08022a70
 8007f4c:	20006dfc 	.word	0x20006dfc
 8007f50:	20000710 	.word	0x20000710

08007f54 <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(RTC_HandleTypeDef* hrtc, UART_HandleTypeDef uart,uint8_t sleepT){
 8007f54:	b084      	sub	sp, #16
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b082      	sub	sp, #8
 8007f5a:	af00      	add	r7, sp, #0
 8007f5c:	6078      	str	r0, [r7, #4]
 8007f5e:	f107 0014 	add.w	r0, r7, #20
 8007f62:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	rtc = hrtc;
 8007f66:	4a0f      	ldr	r2, [pc, #60]	; (8007fa4 <MRT_SetupRTOS+0x50>)
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6013      	str	r3, [r2, #0]
	rtos.huart = uart;
 8007f6c:	4b0e      	ldr	r3, [pc, #56]	; (8007fa8 <MRT_SetupRTOS+0x54>)
 8007f6e:	4618      	mov	r0, r3
 8007f70:	f107 0314 	add.w	r3, r7, #20
 8007f74:	2244      	movs	r2, #68	; 0x44
 8007f76:	4619      	mov	r1, r3
 8007f78:	f013 fa2e 	bl	801b3d8 <memcpy>
	rtos.sleepTime = sleepT;
 8007f7c:	4a0a      	ldr	r2, [pc, #40]	; (8007fa8 <MRT_SetupRTOS+0x54>)
 8007f7e:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8007f82:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8007f86:	f04f 33ff 	mov.w	r3, #4294967295
 8007f8a:	2211      	movs	r2, #17
 8007f8c:	4907      	ldr	r1, [pc, #28]	; (8007fac <MRT_SetupRTOS+0x58>)
 8007f8e:	4806      	ldr	r0, [pc, #24]	; (8007fa8 <MRT_SetupRTOS+0x54>)
 8007f90:	f006 fe9d 	bl	800ecce <HAL_UART_Transmit>
}
 8007f94:	bf00      	nop
 8007f96:	3708      	adds	r7, #8
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007f9e:	b004      	add	sp, #16
 8007fa0:	4770      	bx	lr
 8007fa2:	bf00      	nop
 8007fa4:	20006e44 	.word	0x20006e44
 8007fa8:	20006dfc 	.word	0x20006dfc
 8007fac:	08022a88 	.word	0x08022a88

08007fb0 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8007fb0:	b580      	push	{r7, lr}
 8007fb2:	b082      	sub	sp, #8
 8007fb4:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8007fb6:	4b15      	ldr	r3, [pc, #84]	; (800800c <MRT_WUProcedure+0x5c>)
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	f003 0302 	and.w	r3, r3, #2
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d11e      	bne.n	8008000 <MRT_WUProcedure+0x50>
	{

		wu_flag = 1;
 8007fc2:	4b13      	ldr	r3, [pc, #76]	; (8008010 <MRT_WUProcedure+0x60>)
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8007fc8:	4b10      	ldr	r3, [pc, #64]	; (800800c <MRT_WUProcedure+0x5c>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a0f      	ldr	r2, [pc, #60]	; (800800c <MRT_WUProcedure+0x5c>)
 8007fce:	f043 0308 	orr.w	r3, r3, #8
 8007fd2:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8007fd4:	4b0f      	ldr	r3, [pc, #60]	; (8008014 <MRT_WUProcedure+0x64>)
 8007fd6:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7f8 f913 	bl	8000204 <strlen>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	b29a      	uxth	r2, r3
 8007fe2:	f04f 33ff 	mov.w	r3, #4294967295
 8007fe6:	6879      	ldr	r1, [r7, #4]
 8007fe8:	480b      	ldr	r0, [pc, #44]	; (8008018 <MRT_WUProcedure+0x68>)
 8007fea:	f006 fe70 	bl	800ecce <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8007fee:	f44f 7080 	mov.w	r0, #256	; 0x100
 8007ff2:	f003 fe2b 	bl	800bc4c <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(rtc);
 8007ff6:	4b09      	ldr	r3, [pc, #36]	; (800801c <MRT_WUProcedure+0x6c>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	f005 fa24 	bl	800d448 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8008000:	f000 f80e 	bl	8008020 <MRT_ClearFlags>
}
 8008004:	bf00      	nop
 8008006:	3708      	adds	r7, #8
 8008008:	46bd      	mov	sp, r7
 800800a:	bd80      	pop	{r7, pc}
 800800c:	40007000 	.word	0x40007000
 8008010:	20000711 	.word	0x20000711
 8008014:	08022a9c 	.word	0x08022a9c
 8008018:	20006dfc 	.word	0x20006dfc
 800801c:	20006e44 	.word	0x20006e44

08008020 <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 8008020:	b580      	push	{r7, lr}
 8008022:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8008024:	f04f 33ff 	mov.w	r3, #4294967295
 8008028:	2214      	movs	r2, #20
 800802a:	4939      	ldr	r1, [pc, #228]	; (8008110 <MRT_ClearFlags+0xf0>)
 800802c:	4839      	ldr	r0, [pc, #228]	; (8008114 <MRT_ClearFlags+0xf4>)
 800802e:	f006 fe4e 	bl	800ecce <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8008032:	4b39      	ldr	r3, [pc, #228]	; (8008118 <MRT_ClearFlags+0xf8>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	22ca      	movs	r2, #202	; 0xca
 800803a:	625a      	str	r2, [r3, #36]	; 0x24
 800803c:	4b36      	ldr	r3, [pc, #216]	; (8008118 <MRT_ClearFlags+0xf8>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2253      	movs	r2, #83	; 0x53
 8008044:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8008046:	e011      	b.n	800806c <MRT_ClearFlags+0x4c>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8008048:	f04f 33ff 	mov.w	r3, #4294967295
 800804c:	2217      	movs	r2, #23
 800804e:	4933      	ldr	r1, [pc, #204]	; (800811c <MRT_ClearFlags+0xfc>)
 8008050:	4830      	ldr	r0, [pc, #192]	; (8008114 <MRT_ClearFlags+0xf4>)
 8008052:	f006 fe3c 	bl	800ecce <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRAF);
 8008056:	4b30      	ldr	r3, [pc, #192]	; (8008118 <MRT_ClearFlags+0xf8>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	b2da      	uxtb	r2, r3
 8008060:	4b2d      	ldr	r3, [pc, #180]	; (8008118 <MRT_ClearFlags+0xf8>)
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800806a:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 800806c:	4b2a      	ldr	r3, [pc, #168]	; (8008118 <MRT_ClearFlags+0xf8>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	68db      	ldr	r3, [r3, #12]
 8008074:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008078:	2b00      	cmp	r3, #0
 800807a:	d1e5      	bne.n	8008048 <MRT_ClearFlags+0x28>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 800807c:	4b26      	ldr	r3, [pc, #152]	; (8008118 <MRT_ClearFlags+0xf8>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	22ff      	movs	r2, #255	; 0xff
 8008084:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8008086:	4b26      	ldr	r3, [pc, #152]	; (8008120 <MRT_ClearFlags+0x100>)
 8008088:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800808c:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 800808e:	4b22      	ldr	r3, [pc, #136]	; (8008118 <MRT_ClearFlags+0xf8>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	22ca      	movs	r2, #202	; 0xca
 8008096:	625a      	str	r2, [r3, #36]	; 0x24
 8008098:	4b1f      	ldr	r3, [pc, #124]	; (8008118 <MRT_ClearFlags+0xf8>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2253      	movs	r2, #83	; 0x53
 80080a0:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 80080a2:	e011      	b.n	80080c8 <MRT_ClearFlags+0xa8>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 80080a4:	f04f 33ff 	mov.w	r3, #4294967295
 80080a8:	2217      	movs	r2, #23
 80080aa:	491e      	ldr	r1, [pc, #120]	; (8008124 <MRT_ClearFlags+0x104>)
 80080ac:	4819      	ldr	r0, [pc, #100]	; (8008114 <MRT_ClearFlags+0xf4>)
 80080ae:	f006 fe0e 	bl	800ecce <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRBF);
 80080b2:	4b19      	ldr	r3, [pc, #100]	; (8008118 <MRT_ClearFlags+0xf8>)
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	68db      	ldr	r3, [r3, #12]
 80080ba:	b2da      	uxtb	r2, r3
 80080bc:	4b16      	ldr	r3, [pc, #88]	; (8008118 <MRT_ClearFlags+0xf8>)
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f462 7220 	orn	r2, r2, #640	; 0x280
 80080c6:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 80080c8:	4b13      	ldr	r3, [pc, #76]	; (8008118 <MRT_ClearFlags+0xf8>)
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d1e5      	bne.n	80080a4 <MRT_ClearFlags+0x84>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 80080d8:	4b0f      	ldr	r3, [pc, #60]	; (8008118 <MRT_ClearFlags+0xf8>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	22ff      	movs	r2, #255	; 0xff
 80080e0:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80080e2:	4b0f      	ldr	r3, [pc, #60]	; (8008120 <MRT_ClearFlags+0x100>)
 80080e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80080e8:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80080ea:	4b0f      	ldr	r3, [pc, #60]	; (8008128 <MRT_ClearFlags+0x108>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	4a0e      	ldr	r2, [pc, #56]	; (8008128 <MRT_ClearFlags+0x108>)
 80080f0:	f043 0304 	orr.w	r3, r3, #4
 80080f4:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(rtc, RTC_FLAG_WUTF);
 80080f6:	4b08      	ldr	r3, [pc, #32]	; (8008118 <MRT_ClearFlags+0xf8>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	68db      	ldr	r3, [r3, #12]
 80080fe:	b2da      	uxtb	r2, r3
 8008100:	4b05      	ldr	r3, [pc, #20]	; (8008118 <MRT_ClearFlags+0xf8>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800810a:	60da      	str	r2, [r3, #12]
}
 800810c:	bf00      	nop
 800810e:	bd80      	pop	{r7, pc}
 8008110:	08022abc 	.word	0x08022abc
 8008114:	20006dfc 	.word	0x20006dfc
 8008118:	20006e44 	.word	0x20006e44
 800811c:	08022ad4 	.word	0x08022ad4
 8008120:	40013c00 	.word	0x40013c00
 8008124:	08022aec 	.word	0x08022aec
 8008128:	40007000 	.word	0x40007000

0800812c <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 800812c:	b580      	push	{r7, lr}
 800812e:	b0a4      	sub	sp, #144	; 0x90
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 8008134:	f04f 33ff 	mov.w	r3, #4294967295
 8008138:	220f      	movs	r2, #15
 800813a:	491c      	ldr	r1, [pc, #112]	; (80081ac <MRT_StandByMode+0x80>)
 800813c:	481c      	ldr	r0, [pc, #112]	; (80081b0 <MRT_StandByMode+0x84>)
 800813e:	f006 fdc6 	bl	800ecce <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8008142:	f44f 7080 	mov.w	r0, #256	; 0x100
 8008146:	f003 fd6f 	bl	800bc28 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 800814a:	f7ff ff69 	bl	8008020 <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 800814e:	f04f 33ff 	mov.w	r3, #4294967295
 8008152:	2211      	movs	r2, #17
 8008154:	4917      	ldr	r1, [pc, #92]	; (80081b4 <MRT_StandByMode+0x88>)
 8008156:	4816      	ldr	r0, [pc, #88]	; (80081b0 <MRT_StandByMode+0x84>)
 8008158:	f006 fdb9 	bl	800ecce <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 800815c:	f107 0308 	add.w	r3, r7, #8
 8008160:	687a      	ldr	r2, [r7, #4]
 8008162:	4915      	ldr	r1, [pc, #84]	; (80081b8 <MRT_StandByMode+0x8c>)
 8008164:	4618      	mov	r0, r3
 8008166:	f014 fc5b 	bl	801ca20 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 800816a:	f107 0308 	add.w	r3, r7, #8
 800816e:	4618      	mov	r0, r3
 8008170:	f7f8 f848 	bl	8000204 <strlen>
 8008174:	4603      	mov	r3, r0
 8008176:	b29a      	uxth	r2, r3
 8008178:	f107 0108 	add.w	r1, r7, #8
 800817c:	f04f 33ff 	mov.w	r3, #4294967295
 8008180:	480b      	ldr	r0, [pc, #44]	; (80081b0 <MRT_StandByMode+0x84>)
 8008182:	f006 fda4 	bl	800ecce <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(rtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8008186:	4b0d      	ldr	r3, [pc, #52]	; (80081bc <MRT_StandByMode+0x90>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2204      	movs	r2, #4
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	4618      	mov	r0, r3
 8008190:	f005 f89a 	bl	800d2c8 <HAL_RTCEx_SetWakeUpTimer_IT>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <MRT_StandByMode+0x72>
	{
	  Error_Handler();
 800819a:	f7fa fd21 	bl	8002be0 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 800819e:	f003 fd69 	bl	800bc74 <HAL_PWR_EnterSTANDBYMode>
}
 80081a2:	bf00      	nop
 80081a4:	3790      	adds	r7, #144	; 0x90
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	08022b04 	.word	0x08022b04
 80081b0:	20006dfc 	.word	0x20006dfc
 80081b4:	08022b14 	.word	0x08022b14
 80081b8:	08022b28 	.word	0x08022b28
 80081bc:	20006e44 	.word	0x20006e44

080081c0 <MRT_setAlarmA>:


void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 80081c0:	b580      	push	{r7, lr}
 80081c2:	b082      	sub	sp, #8
 80081c4:	af00      	add	r7, sp, #0
 80081c6:	4603      	mov	r3, r0
 80081c8:	71fb      	strb	r3, [r7, #7]
 80081ca:	460b      	mov	r3, r1
 80081cc:	71bb      	strb	r3, [r7, #6]
 80081ce:	4613      	mov	r3, r2
 80081d0:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 80081d2:	79fb      	ldrb	r3, [r7, #7]
 80081d4:	4a1b      	ldr	r2, [pc, #108]	; (8008244 <MRT_setAlarmA+0x84>)
 80081d6:	5cd2      	ldrb	r2, [r2, r3]
 80081d8:	4b1b      	ldr	r3, [pc, #108]	; (8008248 <MRT_setAlarmA+0x88>)
 80081da:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 80081dc:	79bb      	ldrb	r3, [r7, #6]
 80081de:	4a19      	ldr	r2, [pc, #100]	; (8008244 <MRT_setAlarmA+0x84>)
 80081e0:	5cd2      	ldrb	r2, [r2, r3]
 80081e2:	4b19      	ldr	r3, [pc, #100]	; (8008248 <MRT_setAlarmA+0x88>)
 80081e4:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 80081e6:	797b      	ldrb	r3, [r7, #5]
 80081e8:	4a16      	ldr	r2, [pc, #88]	; (8008244 <MRT_setAlarmA+0x84>)
 80081ea:	5cd2      	ldrb	r2, [r2, r3]
 80081ec:	4b16      	ldr	r3, [pc, #88]	; (8008248 <MRT_setAlarmA+0x88>)
 80081ee:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 80081f0:	4b15      	ldr	r3, [pc, #84]	; (8008248 <MRT_setAlarmA+0x88>)
 80081f2:	2200      	movs	r2, #0
 80081f4:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80081f6:	4b14      	ldr	r3, [pc, #80]	; (8008248 <MRT_setAlarmA+0x88>)
 80081f8:	2200      	movs	r2, #0
 80081fa:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80081fc:	4b12      	ldr	r3, [pc, #72]	; (8008248 <MRT_setAlarmA+0x88>)
 80081fe:	2200      	movs	r2, #0
 8008200:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8008202:	4b11      	ldr	r3, [pc, #68]	; (8008248 <MRT_setAlarmA+0x88>)
 8008204:	2200      	movs	r2, #0
 8008206:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8008208:	4b0f      	ldr	r3, [pc, #60]	; (8008248 <MRT_setAlarmA+0x88>)
 800820a:	2200      	movs	r2, #0
 800820c:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800820e:	4b0e      	ldr	r3, [pc, #56]	; (8008248 <MRT_setAlarmA+0x88>)
 8008210:	2200      	movs	r2, #0
 8008212:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 8008214:	4b0c      	ldr	r3, [pc, #48]	; (8008248 <MRT_setAlarmA+0x88>)
 8008216:	2201      	movs	r2, #1
 8008218:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 800821c:	4b0a      	ldr	r3, [pc, #40]	; (8008248 <MRT_setAlarmA+0x88>)
 800821e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008222:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(rtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8008224:	4b09      	ldr	r3, [pc, #36]	; (800824c <MRT_setAlarmA+0x8c>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	2201      	movs	r2, #1
 800822a:	4907      	ldr	r1, [pc, #28]	; (8008248 <MRT_setAlarmA+0x88>)
 800822c:	4618      	mov	r0, r3
 800822e:	f004 fe3d 	bl	800ceac <HAL_RTC_SetAlarm_IT>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d001      	beq.n	800823c <MRT_setAlarmA+0x7c>
	  {
	    Error_Handler();
 8008238:	f7fa fcd2 	bl	8002be0 <Error_Handler>
	  }
}
 800823c:	bf00      	nop
 800823e:	3708      	adds	r7, #8
 8008240:	46bd      	mov	sp, r7
 8008242:	bd80      	pop	{r7, pc}
 8008244:	20000020 	.word	0x20000020
 8008248:	200006e8 	.word	0x200006e8
 800824c:	20006e44 	.word	0x20006e44

08008250 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 8008250:	b580      	push	{r7, lr}
 8008252:	b088      	sub	sp, #32
 8008254:	af00      	add	r7, sp, #0
 8008256:	4603      	mov	r3, r0
 8008258:	71fb      	strb	r3, [r7, #7]
 800825a:	460b      	mov	r3, r1
 800825c:	71bb      	strb	r3, [r7, #6]
 800825e:	4613      	mov	r3, r2
 8008260:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 8008262:	79fb      	ldrb	r3, [r7, #7]
 8008264:	4a1b      	ldr	r2, [pc, #108]	; (80082d4 <MRT_setRTC+0x84>)
 8008266:	5cd3      	ldrb	r3, [r2, r3]
 8008268:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 800826a:	79bb      	ldrb	r3, [r7, #6]
 800826c:	4a19      	ldr	r2, [pc, #100]	; (80082d4 <MRT_setRTC+0x84>)
 800826e:	5cd3      	ldrb	r3, [r2, r3]
 8008270:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 8008272:	797b      	ldrb	r3, [r7, #5]
 8008274:	4a17      	ldr	r2, [pc, #92]	; (80082d4 <MRT_setRTC+0x84>)
 8008276:	5cd3      	ldrb	r3, [r2, r3]
 8008278:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800827a:	2300      	movs	r3, #0
 800827c:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800827e:	2300      	movs	r3, #0
 8008280:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(rtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8008282:	4b15      	ldr	r3, [pc, #84]	; (80082d8 <MRT_setRTC+0x88>)
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	f107 010c 	add.w	r1, r7, #12
 800828a:	2201      	movs	r2, #1
 800828c:	4618      	mov	r0, r3
 800828e:	f004 fbfc 	bl	800ca8a <HAL_RTC_SetTime>
 8008292:	4603      	mov	r3, r0
 8008294:	2b00      	cmp	r3, #0
 8008296:	d001      	beq.n	800829c <MRT_setRTC+0x4c>
	  {
	    Error_Handler();
 8008298:	f7fa fca2 	bl	8002be0 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800829c:	4b0f      	ldr	r3, [pc, #60]	; (80082dc <MRT_setRTC+0x8c>)
 800829e:	2201      	movs	r2, #1
 80082a0:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 80082a2:	4b0e      	ldr	r3, [pc, #56]	; (80082dc <MRT_setRTC+0x8c>)
 80082a4:	2201      	movs	r2, #1
 80082a6:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 80082a8:	4b0c      	ldr	r3, [pc, #48]	; (80082dc <MRT_setRTC+0x8c>)
 80082aa:	2201      	movs	r2, #1
 80082ac:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 80082ae:	4b0b      	ldr	r3, [pc, #44]	; (80082dc <MRT_setRTC+0x8c>)
 80082b0:	2200      	movs	r2, #0
 80082b2:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(rtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80082b4:	4b08      	ldr	r3, [pc, #32]	; (80082d8 <MRT_setRTC+0x88>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	2201      	movs	r2, #1
 80082ba:	4908      	ldr	r1, [pc, #32]	; (80082dc <MRT_setRTC+0x8c>)
 80082bc:	4618      	mov	r0, r3
 80082be:	f004 fcff 	bl	800ccc0 <HAL_RTC_SetDate>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d001      	beq.n	80082cc <MRT_setRTC+0x7c>
	  {
	    Error_Handler();
 80082c8:	f7fa fc8a 	bl	8002be0 <Error_Handler>
	  }
}
 80082cc:	bf00      	nop
 80082ce:	3720      	adds	r7, #32
 80082d0:	46bd      	mov	sp, r7
 80082d2:	bd80      	pop	{r7, pc}
 80082d4:	20000020 	.word	0x20000020
 80082d8:	20006e44 	.word	0x20006e44
 80082dc:	200006e4 	.word	0x200006e4

080082e0 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b082      	sub	sp, #8
 80082e4:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 80082e6:	2300      	movs	r3, #0
 80082e8:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 80082ea:	2200      	movs	r2, #0
 80082ec:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80082f0:	483f      	ldr	r0, [pc, #252]	; (80083f0 <Max31855_Read_Temp+0x110>)
 80082f2:	f001 fa21 	bl	8009738 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 80082f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80082fa:	2204      	movs	r2, #4
 80082fc:	493d      	ldr	r1, [pc, #244]	; (80083f4 <Max31855_Read_Temp+0x114>)
 80082fe:	483e      	ldr	r0, [pc, #248]	; (80083f8 <Max31855_Read_Temp+0x118>)
 8008300:	f005 fac9 	bl	800d896 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 8008304:	2201      	movs	r2, #1
 8008306:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800830a:	4839      	ldr	r0, [pc, #228]	; (80083f0 <Max31855_Read_Temp+0x110>)
 800830c:	f001 fa14 	bl	8009738 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8008310:	4b38      	ldr	r3, [pc, #224]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008312:	78db      	ldrb	r3, [r3, #3]
 8008314:	461a      	mov	r2, r3
 8008316:	4b37      	ldr	r3, [pc, #220]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008318:	789b      	ldrb	r3, [r3, #2]
 800831a:	021b      	lsls	r3, r3, #8
 800831c:	431a      	orrs	r2, r3
 800831e:	4b35      	ldr	r3, [pc, #212]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008320:	785b      	ldrb	r3, [r3, #1]
 8008322:	041b      	lsls	r3, r3, #16
 8008324:	431a      	orrs	r2, r3
 8008326:	4b33      	ldr	r3, [pc, #204]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008328:	781b      	ldrb	r3, [r3, #0]
 800832a:	061b      	lsls	r3, r3, #24
 800832c:	4313      	orrs	r3, r2
 800832e:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	b2db      	uxtb	r3, r3
 8008334:	f003 0307 	and.w	r3, r3, #7
 8008338:	b2da      	uxtb	r2, r3
 800833a:	4b30      	ldr	r3, [pc, #192]	; (80083fc <Max31855_Read_Temp+0x11c>)
 800833c:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 800833e:	4b2d      	ldr	r3, [pc, #180]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	09db      	lsrs	r3, r3, #7
 8008344:	b2db      	uxtb	r3, r3
 8008346:	461a      	mov	r2, r3
 8008348:	4b2d      	ldr	r3, [pc, #180]	; (8008400 <Max31855_Read_Temp+0x120>)
 800834a:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 800834c:	4b29      	ldr	r3, [pc, #164]	; (80083f4 <Max31855_Read_Temp+0x114>)
 800834e:	78db      	ldrb	r3, [r3, #3]
 8008350:	f003 0307 	and.w	r3, r3, #7
 8008354:	2b00      	cmp	r3, #0
 8008356:	d00c      	beq.n	8008372 <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 8008358:	4b26      	ldr	r3, [pc, #152]	; (80083f4 <Max31855_Read_Temp+0x114>)
 800835a:	78db      	ldrb	r3, [r3, #3]
 800835c:	f003 0307 	and.w	r3, r3, #7
 8008360:	425b      	negs	r3, r3
 8008362:	ee07 3a90 	vmov	s15, r3
 8008366:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800836a:	4b26      	ldr	r3, [pc, #152]	; (8008404 <Max31855_Read_Temp+0x124>)
 800836c:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 8008370:	e039      	b.n	80083e6 <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 8008372:	4b23      	ldr	r3, [pc, #140]	; (8008400 <Max31855_Read_Temp+0x120>)
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	2b01      	cmp	r3, #1
 8008378:	d120      	bne.n	80083bc <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 800837a:	4b1e      	ldr	r3, [pc, #120]	; (80083f4 <Max31855_Read_Temp+0x114>)
 800837c:	781b      	ldrb	r3, [r3, #0]
 800837e:	019b      	lsls	r3, r3, #6
 8008380:	4a1c      	ldr	r2, [pc, #112]	; (80083f4 <Max31855_Read_Temp+0x114>)
 8008382:	7852      	ldrb	r2, [r2, #1]
 8008384:	0892      	lsrs	r2, r2, #2
 8008386:	b2d2      	uxtb	r2, r2
 8008388:	4313      	orrs	r3, r2
 800838a:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008392:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 800839a:	f083 031f 	eor.w	r3, r3, #31
 800839e:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	425b      	negs	r3, r3
 80083a4:	ee07 3a90 	vmov	s15, r3
 80083a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80083ac:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80083b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80083b4:	4b13      	ldr	r3, [pc, #76]	; (8008404 <Max31855_Read_Temp+0x124>)
 80083b6:	edc3 7a00 	vstr	s15, [r3]
}
 80083ba:	e014      	b.n	80083e6 <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80083bc:	4b0d      	ldr	r3, [pc, #52]	; (80083f4 <Max31855_Read_Temp+0x114>)
 80083be:	781b      	ldrb	r3, [r3, #0]
 80083c0:	019b      	lsls	r3, r3, #6
 80083c2:	4a0c      	ldr	r2, [pc, #48]	; (80083f4 <Max31855_Read_Temp+0x114>)
 80083c4:	7852      	ldrb	r2, [r2, #1]
 80083c6:	0892      	lsrs	r2, r2, #2
 80083c8:	b2d2      	uxtb	r2, r2
 80083ca:	4313      	orrs	r3, r2
 80083cc:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	ee07 3a90 	vmov	s15, r3
 80083d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80083d8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80083dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80083e0:	4b08      	ldr	r3, [pc, #32]	; (8008404 <Max31855_Read_Temp+0x124>)
 80083e2:	edc3 7a00 	vstr	s15, [r3]
}
 80083e6:	bf00      	nop
 80083e8:	3708      	adds	r7, #8
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}
 80083ee:	bf00      	nop
 80083f0:	40021000 	.word	0x40021000
 80083f4:	20006e48 	.word	0x20006e48
 80083f8:	200068e0 	.word	0x200068e0
 80083fc:	20000712 	.word	0x20000712
 8008400:	20000714 	.word	0x20000714
 8008404:	20006a20 	.word	0x20006a20

08008408 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8008408:	b40f      	push	{r0, r1, r2, r3}
 800840a:	b580      	push	{r7, lr}
 800840c:	b082      	sub	sp, #8
 800840e:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8008410:	f107 0314 	add.w	r3, r7, #20
 8008414:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	693a      	ldr	r2, [r7, #16]
 800841a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800841e:	480a      	ldr	r0, [pc, #40]	; (8008448 <myprintf+0x40>)
 8008420:	f015 fd50 	bl	801dec4 <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)buffer, strlen(buffer), -1);
 8008424:	4808      	ldr	r0, [pc, #32]	; (8008448 <myprintf+0x40>)
 8008426:	f7f7 feed 	bl	8000204 <strlen>
 800842a:	4603      	mov	r3, r0
 800842c:	b29a      	uxth	r2, r3
 800842e:	f04f 33ff 	mov.w	r3, #4294967295
 8008432:	4905      	ldr	r1, [pc, #20]	; (8008448 <myprintf+0x40>)
 8008434:	4805      	ldr	r0, [pc, #20]	; (800844c <myprintf+0x44>)
 8008436:	f006 fc4a 	bl	800ecce <HAL_UART_Transmit>

}
 800843a:	bf00      	nop
 800843c:	3708      	adds	r7, #8
 800843e:	46bd      	mov	sp, r7
 8008440:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008444:	b004      	add	sp, #16
 8008446:	4770      	bx	lr
 8008448:	20000718 	.word	0x20000718
 800844c:	20005ed8 	.word	0x20005ed8

08008450 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b08a      	sub	sp, #40	; 0x28
 8008454:	af00      	add	r7, sp, #0
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 800845c:	2201      	movs	r2, #1
 800845e:	4932      	ldr	r1, [pc, #200]	; (8008528 <sd_init_dynamic_filename+0xd8>)
 8008460:	4832      	ldr	r0, [pc, #200]	; (800852c <sd_init_dynamic_filename+0xdc>)
 8008462:	f00c fb11 	bl	8014a88 <f_mount>
 8008466:	4603      	mov	r3, r0
 8008468:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 800846c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008470:	2b00      	cmp	r3, #0
 8008472:	d008      	beq.n	8008486 <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 8008474:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008478:	4619      	mov	r1, r3
 800847a:	482d      	ldr	r0, [pc, #180]	; (8008530 <sd_init_dynamic_filename+0xe0>)
 800847c:	f7ff ffc4 	bl	8008408 <myprintf>
		return fres;
 8008480:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008484:	e04b      	b.n	800851e <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 8008486:	2300      	movs	r3, #0
 8008488:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 800848a:	f107 0320 	add.w	r3, r7, #32
 800848e:	461a      	mov	r2, r3
 8008490:	68f9      	ldr	r1, [r7, #12]
 8008492:	4825      	ldr	r0, [pc, #148]	; (8008528 <sd_init_dynamic_filename+0xd8>)
 8008494:	f000 f89c 	bl	80085d0 <scan_files>
 8008498:	4603      	mov	r3, r0
 800849a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 800849e:	6a3b      	ldr	r3, [r7, #32]
 80084a0:	1c5a      	adds	r2, r3, #1
 80084a2:	f107 0310 	add.w	r3, r7, #16
 80084a6:	4923      	ldr	r1, [pc, #140]	; (8008534 <sd_init_dynamic_filename+0xe4>)
 80084a8:	4618      	mov	r0, r3
 80084aa:	f014 fab9 	bl	801ca20 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 80084ae:	f107 0310 	add.w	r3, r7, #16
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f014 fb44 	bl	801cb42 <strcpy>
 80084ba:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 80084bc:	f107 0310 	add.w	r3, r7, #16
 80084c0:	221a      	movs	r2, #26
 80084c2:	4619      	mov	r1, r3
 80084c4:	481c      	ldr	r0, [pc, #112]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 80084c6:	f00c fb43 	bl	8014b50 <f_open>
 80084ca:	4603      	mov	r3, r0
 80084cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 80084d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d11a      	bne.n	800850e <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 80084d8:	4818      	ldr	r0, [pc, #96]	; (800853c <sd_init_dynamic_filename+0xec>)
 80084da:	f7ff ff95 	bl	8008408 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80084de:	4b16      	ldr	r3, [pc, #88]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	4619      	mov	r1, r3
 80084e4:	4814      	ldr	r0, [pc, #80]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 80084e6:	f00c ff54 	bl	8015392 <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 80084ea:	4915      	ldr	r1, [pc, #84]	; (8008540 <sd_init_dynamic_filename+0xf0>)
 80084ec:	4815      	ldr	r0, [pc, #84]	; (8008544 <sd_init_dynamic_filename+0xf4>)
 80084ee:	f014 fa97 	bl	801ca20 <siprintf>
	sd_write(&fil, msg_buffer);
 80084f2:	4914      	ldr	r1, [pc, #80]	; (8008544 <sd_init_dynamic_filename+0xf4>)
 80084f4:	4810      	ldr	r0, [pc, #64]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 80084f6:	f000 f841 	bl	800857c <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 80084fa:	68b9      	ldr	r1, [r7, #8]
 80084fc:	480e      	ldr	r0, [pc, #56]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 80084fe:	f000 f83d 	bl	800857c <sd_write>
	f_close(&fil);
 8008502:	480d      	ldr	r0, [pc, #52]	; (8008538 <sd_init_dynamic_filename+0xe8>)
 8008504:	f00c ff16 	bl	8015334 <f_close>

	return fres;
 8008508:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800850c:	e007      	b.n	800851e <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 800850e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008512:	4619      	mov	r1, r3
 8008514:	480c      	ldr	r0, [pc, #48]	; (8008548 <sd_init_dynamic_filename+0xf8>)
 8008516:	f7ff ff77 	bl	8008408 <myprintf>
		return fres;
 800851a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800851e:	4618      	mov	r0, r3
 8008520:	3728      	adds	r7, #40	; 0x28
 8008522:	46bd      	mov	sp, r7
 8008524:	bd80      	pop	{r7, pc}
 8008526:	bf00      	nop
 8008528:	08022b48 	.word	0x08022b48
 800852c:	20006080 	.word	0x20006080
 8008530:	08022b4c 	.word	0x08022b4c
 8008534:	08022bc8 	.word	0x08022bc8
 8008538:	20006a90 	.word	0x20006a90
 800853c:	08022b64 	.word	0x08022b64
 8008540:	08022ba8 	.word	0x08022ba8
 8008544:	20006e4c 	.word	0x20006e4c
 8008548:	08022b94 	.word	0x08022b94

0800854c <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b084      	sub	sp, #16
 8008550:	af00      	add	r7, sp, #0
 8008552:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 8008554:	2212      	movs	r2, #18
 8008556:	6879      	ldr	r1, [r7, #4]
 8008558:	4807      	ldr	r0, [pc, #28]	; (8008578 <sd_open_file+0x2c>)
 800855a:	f00c faf9 	bl	8014b50 <f_open>
 800855e:	4603      	mov	r3, r0
 8008560:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8008562:	4b05      	ldr	r3, [pc, #20]	; (8008578 <sd_open_file+0x2c>)
 8008564:	68db      	ldr	r3, [r3, #12]
 8008566:	4619      	mov	r1, r3
 8008568:	4803      	ldr	r0, [pc, #12]	; (8008578 <sd_open_file+0x2c>)
 800856a:	f00c ff12 	bl	8015392 <f_lseek>

	return fres;
 800856e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008570:	4618      	mov	r0, r3
 8008572:	3710      	adds	r7, #16
 8008574:	46bd      	mov	sp, r7
 8008576:	bd80      	pop	{r7, pc}
 8008578:	20006a90 	.word	0x20006a90

0800857c <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b084      	sub	sp, #16
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 8008586:	6838      	ldr	r0, [r7, #0]
 8008588:	f7f7 fe3c 	bl	8000204 <strlen>
 800858c:	4602      	mov	r2, r0
 800858e:	f107 0308 	add.w	r3, r7, #8
 8008592:	6839      	ldr	r1, [r7, #0]
 8008594:	6878      	ldr	r0, [r7, #4]
 8008596:	f00c fca0 	bl	8014eda <f_write>
 800859a:	4603      	mov	r3, r0
 800859c:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d107      	bne.n	80085b4 <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	4619      	mov	r1, r3
 80085a8:	4807      	ldr	r0, [pc, #28]	; (80085c8 <sd_write+0x4c>)
 80085aa:	f7ff ff2d 	bl	8008408 <myprintf>
		return bytesWrote;
 80085ae:	68bb      	ldr	r3, [r7, #8]
 80085b0:	b25b      	sxtb	r3, r3
 80085b2:	e004      	b.n	80085be <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 80085b4:	4805      	ldr	r0, [pc, #20]	; (80085cc <sd_write+0x50>)
 80085b6:	f7ff ff27 	bl	8008408 <myprintf>
		return -1;
 80085ba:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 80085be:	4618      	mov	r0, r3
 80085c0:	3710      	adds	r7, #16
 80085c2:	46bd      	mov	sp, r7
 80085c4:	bd80      	pop	{r7, pc}
 80085c6:	bf00      	nop
 80085c8:	08022bd4 	.word	0x08022bd4
 80085cc:	08022bf8 	.word	0x08022bf8

080085d0 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 80085d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80085d2:	b099      	sub	sp, #100	; 0x64
 80085d4:	af00      	add	r7, sp, #0
 80085d6:	60f8      	str	r0, [r7, #12]
 80085d8:	60b9      	str	r1, [r7, #8]
 80085da:	607a      	str	r2, [r7, #4]
 80085dc:	466b      	mov	r3, sp
 80085de:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 80085e0:	68b8      	ldr	r0, [r7, #8]
 80085e2:	f7f7 fe0f 	bl	8000204 <strlen>
 80085e6:	4603      	mov	r3, r0
 80085e8:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 80085ec:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 80085f0:	4623      	mov	r3, r4
 80085f2:	3b01      	subs	r3, #1
 80085f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80085f6:	b2e0      	uxtb	r0, r4
 80085f8:	f04f 0100 	mov.w	r1, #0
 80085fc:	f04f 0200 	mov.w	r2, #0
 8008600:	f04f 0300 	mov.w	r3, #0
 8008604:	00cb      	lsls	r3, r1, #3
 8008606:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800860a:	00c2      	lsls	r2, r0, #3
 800860c:	b2e0      	uxtb	r0, r4
 800860e:	f04f 0100 	mov.w	r1, #0
 8008612:	f04f 0200 	mov.w	r2, #0
 8008616:	f04f 0300 	mov.w	r3, #0
 800861a:	00cb      	lsls	r3, r1, #3
 800861c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008620:	00c2      	lsls	r2, r0, #3
 8008622:	4623      	mov	r3, r4
 8008624:	3307      	adds	r3, #7
 8008626:	08db      	lsrs	r3, r3, #3
 8008628:	00db      	lsls	r3, r3, #3
 800862a:	ebad 0d03 	sub.w	sp, sp, r3
 800862e:	466b      	mov	r3, sp
 8008630:	3300      	adds	r3, #0
 8008632:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 8008634:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008636:	4619      	mov	r1, r3
 8008638:	68b8      	ldr	r0, [r7, #8]
 800863a:	f000 f8ff 	bl	800883c <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	2200      	movs	r2, #0
 8008642:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 8008644:	2300      	movs	r3, #0
 8008646:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 8008648:	f107 0318 	add.w	r3, r7, #24
 800864c:	68f9      	ldr	r1, [r7, #12]
 800864e:	4618      	mov	r0, r3
 8008650:	f00d f8f2 	bl	8015838 <f_opendir>
 8008654:	4603      	mov	r3, r0
 8008656:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 800865a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800865e:	2b00      	cmp	r3, #0
 8008660:	d16c      	bne.n	800873c <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8008662:	f107 0318 	add.w	r3, r7, #24
 8008666:	4939      	ldr	r1, [pc, #228]	; (800874c <scan_files+0x17c>)
 8008668:	4618      	mov	r0, r3
 800866a:	f00d f989 	bl	8015980 <f_readdir>
 800866e:	4603      	mov	r3, r0
 8008670:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 8008674:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008678:	2b00      	cmp	r3, #0
 800867a:	d15a      	bne.n	8008732 <scan_files+0x162>
 800867c:	4b33      	ldr	r3, [pc, #204]	; (800874c <scan_files+0x17c>)
 800867e:	7a5b      	ldrb	r3, [r3, #9]
 8008680:	2b00      	cmp	r3, #0
 8008682:	d056      	beq.n	8008732 <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 8008684:	4b31      	ldr	r3, [pc, #196]	; (800874c <scan_files+0x17c>)
 8008686:	7a1b      	ldrb	r3, [r3, #8]
 8008688:	f003 0310 	and.w	r3, r3, #16
 800868c:	2b00      	cmp	r3, #0
 800868e:	d14e      	bne.n	800872e <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 8008690:	466b      	mov	r3, sp
 8008692:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 8008694:	482e      	ldr	r0, [pc, #184]	; (8008750 <scan_files+0x180>)
 8008696:	f7f7 fdb5 	bl	8000204 <strlen>
 800869a:	4604      	mov	r4, r0
 800869c:	4623      	mov	r3, r4
 800869e:	3b01      	subs	r3, #1
 80086a0:	653b      	str	r3, [r7, #80]	; 0x50
 80086a2:	4620      	mov	r0, r4
 80086a4:	f04f 0100 	mov.w	r1, #0
 80086a8:	f04f 0200 	mov.w	r2, #0
 80086ac:	f04f 0300 	mov.w	r3, #0
 80086b0:	00cb      	lsls	r3, r1, #3
 80086b2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80086b6:	00c2      	lsls	r2, r0, #3
 80086b8:	4620      	mov	r0, r4
 80086ba:	f04f 0100 	mov.w	r1, #0
 80086be:	f04f 0200 	mov.w	r2, #0
 80086c2:	f04f 0300 	mov.w	r3, #0
 80086c6:	00cb      	lsls	r3, r1, #3
 80086c8:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80086cc:	00c2      	lsls	r2, r0, #3
 80086ce:	1de3      	adds	r3, r4, #7
 80086d0:	08db      	lsrs	r3, r3, #3
 80086d2:	00db      	lsls	r3, r3, #3
 80086d4:	ebad 0d03 	sub.w	sp, sp, r3
 80086d8:	466b      	mov	r3, sp
 80086da:	3300      	adds	r3, #0
 80086dc:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 80086de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086e0:	4619      	mov	r1, r3
 80086e2:	481b      	ldr	r0, [pc, #108]	; (8008750 <scan_files+0x180>)
 80086e4:	f000 f8aa 	bl	800883c <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 80086e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80086ea:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 80086ee:	4619      	mov	r1, r3
 80086f0:	4817      	ldr	r0, [pc, #92]	; (8008750 <scan_files+0x180>)
 80086f2:	f014 fa2e 	bl	801cb52 <strncmp>
 80086f6:	4603      	mov	r3, r0
 80086f8:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 80086fc:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8008700:	2b00      	cmp	r3, #0
 8008702:	d112      	bne.n	800872a <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 8008704:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008706:	f107 0214 	add.w	r2, r7, #20
 800870a:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 800870e:	4618      	mov	r0, r3
 8008710:	f000 f820 	bl	8008754 <extract_filename_suffix>
 8008714:	4603      	mov	r3, r0
 8008716:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681a      	ldr	r2, [r3, #0]
 800871e:	697b      	ldr	r3, [r7, #20]
 8008720:	429a      	cmp	r2, r3
 8008722:	d202      	bcs.n	800872a <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 8008724:	697a      	ldr	r2, [r7, #20]
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	601a      	str	r2, [r3, #0]
 800872a:	46b5      	mov	sp, r6
 800872c:	e799      	b.n	8008662 <scan_files+0x92>
            	continue; // don't enter directory
 800872e:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 8008730:	e797      	b.n	8008662 <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 8008732:	f107 0318 	add.w	r3, r7, #24
 8008736:	4618      	mov	r0, r3
 8008738:	f00d f8f7 	bl	801592a <f_closedir>
    }

    return res;
 800873c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008740:	46ad      	mov	sp, r5
}
 8008742:	4618      	mov	r0, r3
 8008744:	3764      	adds	r7, #100	; 0x64
 8008746:	46bd      	mov	sp, r7
 8008748:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800874a:	bf00      	nop
 800874c:	20000818 	.word	0x20000818
 8008750:	20000821 	.word	0x20000821

08008754 <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 8008754:	b5b0      	push	{r4, r5, r7, lr}
 8008756:	b088      	sub	sp, #32
 8008758:	af00      	add	r7, sp, #0
 800875a:	60f8      	str	r0, [r7, #12]
 800875c:	460b      	mov	r3, r1
 800875e:	607a      	str	r2, [r7, #4]
 8008760:	72fb      	strb	r3, [r7, #11]
 8008762:	466b      	mov	r3, sp
 8008764:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f7f7 fd4c 	bl	8000204 <strlen>
 800876c:	4603      	mov	r3, r0
 800876e:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 8008770:	2308      	movs	r3, #8
 8008772:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 8008774:	7f7c      	ldrb	r4, [r7, #29]
 8008776:	4623      	mov	r3, r4
 8008778:	3b01      	subs	r3, #1
 800877a:	61bb      	str	r3, [r7, #24]
 800877c:	b2e0      	uxtb	r0, r4
 800877e:	f04f 0100 	mov.w	r1, #0
 8008782:	f04f 0200 	mov.w	r2, #0
 8008786:	f04f 0300 	mov.w	r3, #0
 800878a:	00cb      	lsls	r3, r1, #3
 800878c:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8008790:	00c2      	lsls	r2, r0, #3
 8008792:	b2e0      	uxtb	r0, r4
 8008794:	f04f 0100 	mov.w	r1, #0
 8008798:	f04f 0200 	mov.w	r2, #0
 800879c:	f04f 0300 	mov.w	r3, #0
 80087a0:	00cb      	lsls	r3, r1, #3
 80087a2:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80087a6:	00c2      	lsls	r2, r0, #3
 80087a8:	4623      	mov	r3, r4
 80087aa:	3307      	adds	r3, #7
 80087ac:	08db      	lsrs	r3, r3, #3
 80087ae:	00db      	lsls	r3, r3, #3
 80087b0:	ebad 0d03 	sub.w	sp, sp, r3
 80087b4:	466b      	mov	r3, sp
 80087b6:	3300      	adds	r3, #0
 80087b8:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 80087ba:	2300      	movs	r3, #0
 80087bc:	77fb      	strb	r3, [r7, #31]
 80087be:	e014      	b.n	80087ea <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 80087c0:	7afb      	ldrb	r3, [r7, #11]
 80087c2:	1e5a      	subs	r2, r3, #1
 80087c4:	7ffb      	ldrb	r3, [r7, #31]
 80087c6:	441a      	add	r2, r3
 80087c8:	7fbb      	ldrb	r3, [r7, #30]
 80087ca:	3b01      	subs	r3, #1
 80087cc:	429a      	cmp	r2, r3
 80087ce:	da11      	bge.n	80087f4 <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 80087d0:	7afa      	ldrb	r2, [r7, #11]
 80087d2:	7ffb      	ldrb	r3, [r7, #31]
 80087d4:	4413      	add	r3, r2
 80087d6:	461a      	mov	r2, r3
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	441a      	add	r2, r3
 80087dc:	7ffb      	ldrb	r3, [r7, #31]
 80087de:	7811      	ldrb	r1, [r2, #0]
 80087e0:	697a      	ldr	r2, [r7, #20]
 80087e2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 80087e4:	7ffb      	ldrb	r3, [r7, #31]
 80087e6:	3301      	adds	r3, #1
 80087e8:	77fb      	strb	r3, [r7, #31]
 80087ea:	7ffa      	ldrb	r2, [r7, #31]
 80087ec:	7f7b      	ldrb	r3, [r7, #29]
 80087ee:	429a      	cmp	r2, r3
 80087f0:	d3e6      	bcc.n	80087c0 <extract_filename_suffix+0x6c>
 80087f2:	e000      	b.n	80087f6 <extract_filename_suffix+0xa2>
		}
		else break;
 80087f4:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	f107 0110 	add.w	r1, r7, #16
 80087fc:	220a      	movs	r2, #10
 80087fe:	4618      	mov	r0, r3
 8008800:	f015 f86c 	bl	801d8dc <strtol>
 8008804:	4603      	mov	r3, r0
 8008806:	461a      	mov	r2, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	429a      	cmp	r2, r3
 8008812:	d00a      	beq.n	800882a <extract_filename_suffix+0xd6>
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800881c:	d005      	beq.n	800882a <extract_filename_suffix+0xd6>
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8008826:	4293      	cmp	r3, r2
 8008828:	d101      	bne.n	800882e <extract_filename_suffix+0xda>
	{
		return 1;
 800882a:	2301      	movs	r3, #1
 800882c:	e000      	b.n	8008830 <extract_filename_suffix+0xdc>
	}

	return 0;
 800882e:	2300      	movs	r3, #0
 8008830:	46ad      	mov	sp, r5
}
 8008832:	4618      	mov	r0, r3
 8008834:	3720      	adds	r7, #32
 8008836:	46bd      	mov	sp, r7
 8008838:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800883c <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 800883c:	b590      	push	{r4, r7, lr}
 800883e:	b085      	sub	sp, #20
 8008840:	af00      	add	r7, sp, #0
 8008842:	6078      	str	r0, [r7, #4]
 8008844:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 8008846:	2300      	movs	r3, #0
 8008848:	73fb      	strb	r3, [r7, #15]
 800884a:	e019      	b.n	8008880 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 800884c:	7bfb      	ldrb	r3, [r7, #15]
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	4413      	add	r3, r2
 8008852:	781b      	ldrb	r3, [r3, #0]
 8008854:	73bb      	strb	r3, [r7, #14]
 8008856:	7bbb      	ldrb	r3, [r7, #14]
 8008858:	3301      	adds	r3, #1
 800885a:	4a0f      	ldr	r2, [pc, #60]	; (8008898 <str2upper+0x5c>)
 800885c:	4413      	add	r3, r2
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	f003 0303 	and.w	r3, r3, #3
 8008864:	2b02      	cmp	r3, #2
 8008866:	d102      	bne.n	800886e <str2upper+0x32>
 8008868:	7bbb      	ldrb	r3, [r7, #14]
 800886a:	3b20      	subs	r3, #32
 800886c:	e000      	b.n	8008870 <str2upper+0x34>
 800886e:	7bbb      	ldrb	r3, [r7, #14]
 8008870:	7bfa      	ldrb	r2, [r7, #15]
 8008872:	6839      	ldr	r1, [r7, #0]
 8008874:	440a      	add	r2, r1
 8008876:	b2db      	uxtb	r3, r3
 8008878:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 800887a:	7bfb      	ldrb	r3, [r7, #15]
 800887c:	3301      	adds	r3, #1
 800887e:	73fb      	strb	r3, [r7, #15]
 8008880:	7bfc      	ldrb	r4, [r7, #15]
 8008882:	6878      	ldr	r0, [r7, #4]
 8008884:	f7f7 fcbe 	bl	8000204 <strlen>
 8008888:	4603      	mov	r3, r0
 800888a:	429c      	cmp	r4, r3
 800888c:	d3de      	bcc.n	800884c <str2upper+0x10>
	}
}
 800888e:	bf00      	nop
 8008890:	bf00      	nop
 8008892:	3714      	adds	r7, #20
 8008894:	46bd      	mov	sp, r7
 8008896:	bd90      	pop	{r4, r7, pc}
 8008898:	08022ed0 	.word	0x08022ed0

0800889c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80088a0:	4b0e      	ldr	r3, [pc, #56]	; (80088dc <HAL_Init+0x40>)
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a0d      	ldr	r2, [pc, #52]	; (80088dc <HAL_Init+0x40>)
 80088a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80088aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80088ac:	4b0b      	ldr	r3, [pc, #44]	; (80088dc <HAL_Init+0x40>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	4a0a      	ldr	r2, [pc, #40]	; (80088dc <HAL_Init+0x40>)
 80088b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80088b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80088b8:	4b08      	ldr	r3, [pc, #32]	; (80088dc <HAL_Init+0x40>)
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	4a07      	ldr	r2, [pc, #28]	; (80088dc <HAL_Init+0x40>)
 80088be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80088c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80088c4:	2003      	movs	r0, #3
 80088c6:	f000 fd30 	bl	800932a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80088ca:	2000      	movs	r0, #0
 80088cc:	f7fa fcca 	bl	8003264 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80088d0:	f7fa f98e 	bl	8002bf0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80088d4:	2300      	movs	r3, #0
}
 80088d6:	4618      	mov	r0, r3
 80088d8:	bd80      	pop	{r7, pc}
 80088da:	bf00      	nop
 80088dc:	40023c00 	.word	0x40023c00

080088e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80088e0:	b480      	push	{r7}
 80088e2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80088e4:	4b06      	ldr	r3, [pc, #24]	; (8008900 <HAL_IncTick+0x20>)
 80088e6:	781b      	ldrb	r3, [r3, #0]
 80088e8:	461a      	mov	r2, r3
 80088ea:	4b06      	ldr	r3, [pc, #24]	; (8008904 <HAL_IncTick+0x24>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4413      	add	r3, r2
 80088f0:	4a04      	ldr	r2, [pc, #16]	; (8008904 <HAL_IncTick+0x24>)
 80088f2:	6013      	str	r3, [r2, #0]
}
 80088f4:	bf00      	nop
 80088f6:	46bd      	mov	sp, r7
 80088f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fc:	4770      	bx	lr
 80088fe:	bf00      	nop
 8008900:	20000060 	.word	0x20000060
 8008904:	20007234 	.word	0x20007234

08008908 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008908:	b480      	push	{r7}
 800890a:	af00      	add	r7, sp, #0
  return uwTick;
 800890c:	4b03      	ldr	r3, [pc, #12]	; (800891c <HAL_GetTick+0x14>)
 800890e:	681b      	ldr	r3, [r3, #0]
}
 8008910:	4618      	mov	r0, r3
 8008912:	46bd      	mov	sp, r7
 8008914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008918:	4770      	bx	lr
 800891a:	bf00      	nop
 800891c:	20007234 	.word	0x20007234

08008920 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b084      	sub	sp, #16
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008928:	f7ff ffee 	bl	8008908 <HAL_GetTick>
 800892c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008938:	d005      	beq.n	8008946 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800893a:	4b0a      	ldr	r3, [pc, #40]	; (8008964 <HAL_Delay+0x44>)
 800893c:	781b      	ldrb	r3, [r3, #0]
 800893e:	461a      	mov	r2, r3
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	4413      	add	r3, r2
 8008944:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008946:	bf00      	nop
 8008948:	f7ff ffde 	bl	8008908 <HAL_GetTick>
 800894c:	4602      	mov	r2, r0
 800894e:	68bb      	ldr	r3, [r7, #8]
 8008950:	1ad3      	subs	r3, r2, r3
 8008952:	68fa      	ldr	r2, [r7, #12]
 8008954:	429a      	cmp	r2, r3
 8008956:	d8f7      	bhi.n	8008948 <HAL_Delay+0x28>
  {
  }
}
 8008958:	bf00      	nop
 800895a:	bf00      	nop
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	20000060 	.word	0x20000060

08008968 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008970:	2300      	movs	r3, #0
 8008972:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d101      	bne.n	800897e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800897a:	2301      	movs	r3, #1
 800897c:	e033      	b.n	80089e6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008982:	2b00      	cmp	r3, #0
 8008984:	d109      	bne.n	800899a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f7fa f95e 	bl	8002c48 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2200      	movs	r2, #0
 8008990:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2200      	movs	r2, #0
 8008996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800899e:	f003 0310 	and.w	r3, r3, #16
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d118      	bne.n	80089d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80089ae:	f023 0302 	bic.w	r3, r3, #2
 80089b2:	f043 0202 	orr.w	r2, r3, #2
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80089ba:	6878      	ldr	r0, [r7, #4]
 80089bc:	f000 fae8 	bl	8008f90 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	2200      	movs	r2, #0
 80089c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ca:	f023 0303 	bic.w	r3, r3, #3
 80089ce:	f043 0201 	orr.w	r2, r3, #1
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	641a      	str	r2, [r3, #64]	; 0x40
 80089d6:	e001      	b.n	80089dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80089d8:	2301      	movs	r3, #1
 80089da:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}
	...

080089f0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80089f0:	b480      	push	{r7}
 80089f2:	b085      	sub	sp, #20
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80089f8:	2300      	movs	r3, #0
 80089fa:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a02:	2b01      	cmp	r3, #1
 8008a04:	d101      	bne.n	8008a0a <HAL_ADC_Start+0x1a>
 8008a06:	2302      	movs	r3, #2
 8008a08:	e0b2      	b.n	8008b70 <HAL_ADC_Start+0x180>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	2201      	movs	r2, #1
 8008a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	689b      	ldr	r3, [r3, #8]
 8008a18:	f003 0301 	and.w	r3, r3, #1
 8008a1c:	2b01      	cmp	r3, #1
 8008a1e:	d018      	beq.n	8008a52 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	689a      	ldr	r2, [r3, #8]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	f042 0201 	orr.w	r2, r2, #1
 8008a2e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008a30:	4b52      	ldr	r3, [pc, #328]	; (8008b7c <HAL_ADC_Start+0x18c>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a52      	ldr	r2, [pc, #328]	; (8008b80 <HAL_ADC_Start+0x190>)
 8008a36:	fba2 2303 	umull	r2, r3, r2, r3
 8008a3a:	0c9a      	lsrs	r2, r3, #18
 8008a3c:	4613      	mov	r3, r2
 8008a3e:	005b      	lsls	r3, r3, #1
 8008a40:	4413      	add	r3, r2
 8008a42:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8008a44:	e002      	b.n	8008a4c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8008a46:	68bb      	ldr	r3, [r7, #8]
 8008a48:	3b01      	subs	r3, #1
 8008a4a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d1f9      	bne.n	8008a46 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	2b01      	cmp	r3, #1
 8008a5e:	d17a      	bne.n	8008b56 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a64:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008a68:	f023 0301 	bic.w	r3, r3, #1
 8008a6c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	685b      	ldr	r3, [r3, #4]
 8008a7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d007      	beq.n	8008a92 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a86:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008a8a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a9e:	d106      	bne.n	8008aae <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008aa4:	f023 0206 	bic.w	r2, r3, #6
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	645a      	str	r2, [r3, #68]	; 0x44
 8008aac:	e002      	b.n	8008ab4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008abc:	4b31      	ldr	r3, [pc, #196]	; (8008b84 <HAL_ADC_Start+0x194>)
 8008abe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8008ac8:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	685b      	ldr	r3, [r3, #4]
 8008ace:	f003 031f 	and.w	r3, r3, #31
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d12a      	bne.n	8008b2c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	4a2b      	ldr	r2, [pc, #172]	; (8008b88 <HAL_ADC_Start+0x198>)
 8008adc:	4293      	cmp	r3, r2
 8008ade:	d015      	beq.n	8008b0c <HAL_ADC_Start+0x11c>
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	4a29      	ldr	r2, [pc, #164]	; (8008b8c <HAL_ADC_Start+0x19c>)
 8008ae6:	4293      	cmp	r3, r2
 8008ae8:	d105      	bne.n	8008af6 <HAL_ADC_Start+0x106>
 8008aea:	4b26      	ldr	r3, [pc, #152]	; (8008b84 <HAL_ADC_Start+0x194>)
 8008aec:	685b      	ldr	r3, [r3, #4]
 8008aee:	f003 031f 	and.w	r3, r3, #31
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00a      	beq.n	8008b0c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a25      	ldr	r2, [pc, #148]	; (8008b90 <HAL_ADC_Start+0x1a0>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d136      	bne.n	8008b6e <HAL_ADC_Start+0x17e>
 8008b00:	4b20      	ldr	r3, [pc, #128]	; (8008b84 <HAL_ADC_Start+0x194>)
 8008b02:	685b      	ldr	r3, [r3, #4]
 8008b04:	f003 0310 	and.w	r3, r3, #16
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d130      	bne.n	8008b6e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d129      	bne.n	8008b6e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	689a      	ldr	r2, [r3, #8]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008b28:	609a      	str	r2, [r3, #8]
 8008b2a:	e020      	b.n	8008b6e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4a15      	ldr	r2, [pc, #84]	; (8008b88 <HAL_ADC_Start+0x198>)
 8008b32:	4293      	cmp	r3, r2
 8008b34:	d11b      	bne.n	8008b6e <HAL_ADC_Start+0x17e>
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	689b      	ldr	r3, [r3, #8]
 8008b3c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d114      	bne.n	8008b6e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	689a      	ldr	r2, [r3, #8]
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8008b52:	609a      	str	r2, [r3, #8]
 8008b54:	e00b      	b.n	8008b6e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b5a:	f043 0210 	orr.w	r2, r3, #16
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b66:	f043 0201 	orr.w	r2, r3, #1
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8008b6e:	2300      	movs	r3, #0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr
 8008b7c:	20000004 	.word	0x20000004
 8008b80:	431bde83 	.word	0x431bde83
 8008b84:	40012300 	.word	0x40012300
 8008b88:	40012000 	.word	0x40012000
 8008b8c:	40012100 	.word	0x40012100
 8008b90:	40012200 	.word	0x40012200

08008b94 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8008b94:	b480      	push	{r7}
 8008b96:	b083      	sub	sp, #12
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d101      	bne.n	8008baa <HAL_ADC_Stop+0x16>
 8008ba6:	2302      	movs	r3, #2
 8008ba8:	e021      	b.n	8008bee <HAL_ADC_Stop+0x5a>
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2201      	movs	r2, #1
 8008bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	689a      	ldr	r2, [r3, #8]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f022 0201 	bic.w	r2, r2, #1
 8008bc0:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	f003 0301 	and.w	r3, r3, #1
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d109      	bne.n	8008be4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008bd4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008bd8:	f023 0301 	bic.w	r3, r3, #1
 8008bdc:	f043 0201 	orr.w	r2, r3, #1
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008bec:	2300      	movs	r3, #0
}
 8008bee:	4618      	mov	r0, r3
 8008bf0:	370c      	adds	r7, #12
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr

08008bfa <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8008bfa:	b580      	push	{r7, lr}
 8008bfc:	b084      	sub	sp, #16
 8008bfe:	af00      	add	r7, sp, #0
 8008c00:	6078      	str	r0, [r7, #4]
 8008c02:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008c04:	2300      	movs	r3, #0
 8008c06:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	689b      	ldr	r3, [r3, #8]
 8008c0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c16:	d113      	bne.n	8008c40 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	689b      	ldr	r3, [r3, #8]
 8008c1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8008c22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c26:	d10b      	bne.n	8008c40 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c2c:	f043 0220 	orr.w	r2, r3, #32
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	2200      	movs	r2, #0
 8008c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	e063      	b.n	8008d08 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8008c40:	f7ff fe62 	bl	8008908 <HAL_GetTick>
 8008c44:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008c46:	e021      	b.n	8008c8c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8008c48:	683b      	ldr	r3, [r7, #0]
 8008c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c4e:	d01d      	beq.n	8008c8c <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d007      	beq.n	8008c66 <HAL_ADC_PollForConversion+0x6c>
 8008c56:	f7ff fe57 	bl	8008908 <HAL_GetTick>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	1ad3      	subs	r3, r2, r3
 8008c60:	683a      	ldr	r2, [r7, #0]
 8008c62:	429a      	cmp	r2, r3
 8008c64:	d212      	bcs.n	8008c8c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	d00b      	beq.n	8008c8c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c78:	f043 0204 	orr.w	r2, r3, #4
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2200      	movs	r2, #0
 8008c84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8008c88:	2303      	movs	r3, #3
 8008c8a:	e03d      	b.n	8008d08 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	f003 0302 	and.w	r3, r3, #2
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	d1d6      	bne.n	8008c48 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f06f 0212 	mvn.w	r2, #18
 8008ca2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d123      	bne.n	8008d06 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d11f      	bne.n	8008d06 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ccc:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d006      	beq.n	8008ce2 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d111      	bne.n	8008d06 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cf2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d105      	bne.n	8008d06 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfe:	f043 0201 	orr.w	r2, r3, #1
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8008d06:	2300      	movs	r3, #0
}
 8008d08:	4618      	mov	r0, r3
 8008d0a:	3710      	adds	r7, #16
 8008d0c:	46bd      	mov	sp, r7
 8008d0e:	bd80      	pop	{r7, pc}

08008d10 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8008d10:	b480      	push	{r7}
 8008d12:	b083      	sub	sp, #12
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8008d1e:	4618      	mov	r0, r3
 8008d20:	370c      	adds	r7, #12
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
	...

08008d2c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008d36:	2300      	movs	r3, #0
 8008d38:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d40:	2b01      	cmp	r3, #1
 8008d42:	d101      	bne.n	8008d48 <HAL_ADC_ConfigChannel+0x1c>
 8008d44:	2302      	movs	r3, #2
 8008d46:	e113      	b.n	8008f70 <HAL_ADC_ConfigChannel+0x244>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	2201      	movs	r2, #1
 8008d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	2b09      	cmp	r3, #9
 8008d56:	d925      	bls.n	8008da4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	68d9      	ldr	r1, [r3, #12]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	461a      	mov	r2, r3
 8008d66:	4613      	mov	r3, r2
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	4413      	add	r3, r2
 8008d6c:	3b1e      	subs	r3, #30
 8008d6e:	2207      	movs	r2, #7
 8008d70:	fa02 f303 	lsl.w	r3, r2, r3
 8008d74:	43da      	mvns	r2, r3
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	400a      	ands	r2, r1
 8008d7c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	68d9      	ldr	r1, [r3, #12]
 8008d84:	683b      	ldr	r3, [r7, #0]
 8008d86:	689a      	ldr	r2, [r3, #8]
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	b29b      	uxth	r3, r3
 8008d8e:	4618      	mov	r0, r3
 8008d90:	4603      	mov	r3, r0
 8008d92:	005b      	lsls	r3, r3, #1
 8008d94:	4403      	add	r3, r0
 8008d96:	3b1e      	subs	r3, #30
 8008d98:	409a      	lsls	r2, r3
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	430a      	orrs	r2, r1
 8008da0:	60da      	str	r2, [r3, #12]
 8008da2:	e022      	b.n	8008dea <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	6919      	ldr	r1, [r3, #16]
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	b29b      	uxth	r3, r3
 8008db0:	461a      	mov	r2, r3
 8008db2:	4613      	mov	r3, r2
 8008db4:	005b      	lsls	r3, r3, #1
 8008db6:	4413      	add	r3, r2
 8008db8:	2207      	movs	r2, #7
 8008dba:	fa02 f303 	lsl.w	r3, r2, r3
 8008dbe:	43da      	mvns	r2, r3
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	400a      	ands	r2, r1
 8008dc6:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6919      	ldr	r1, [r3, #16]
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	689a      	ldr	r2, [r3, #8]
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	b29b      	uxth	r3, r3
 8008dd8:	4618      	mov	r0, r3
 8008dda:	4603      	mov	r3, r0
 8008ddc:	005b      	lsls	r3, r3, #1
 8008dde:	4403      	add	r3, r0
 8008de0:	409a      	lsls	r2, r3
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	430a      	orrs	r2, r1
 8008de8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	685b      	ldr	r3, [r3, #4]
 8008dee:	2b06      	cmp	r3, #6
 8008df0:	d824      	bhi.n	8008e3c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008df8:	683b      	ldr	r3, [r7, #0]
 8008dfa:	685a      	ldr	r2, [r3, #4]
 8008dfc:	4613      	mov	r3, r2
 8008dfe:	009b      	lsls	r3, r3, #2
 8008e00:	4413      	add	r3, r2
 8008e02:	3b05      	subs	r3, #5
 8008e04:	221f      	movs	r2, #31
 8008e06:	fa02 f303 	lsl.w	r3, r2, r3
 8008e0a:	43da      	mvns	r2, r3
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	400a      	ands	r2, r1
 8008e12:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	4618      	mov	r0, r3
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	685a      	ldr	r2, [r3, #4]
 8008e26:	4613      	mov	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	4413      	add	r3, r2
 8008e2c:	3b05      	subs	r3, #5
 8008e2e:	fa00 f203 	lsl.w	r2, r0, r3
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	430a      	orrs	r2, r1
 8008e38:	635a      	str	r2, [r3, #52]	; 0x34
 8008e3a:	e04c      	b.n	8008ed6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	685b      	ldr	r3, [r3, #4]
 8008e40:	2b0c      	cmp	r3, #12
 8008e42:	d824      	bhi.n	8008e8e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	685a      	ldr	r2, [r3, #4]
 8008e4e:	4613      	mov	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	4413      	add	r3, r2
 8008e54:	3b23      	subs	r3, #35	; 0x23
 8008e56:	221f      	movs	r2, #31
 8008e58:	fa02 f303 	lsl.w	r3, r2, r3
 8008e5c:	43da      	mvns	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	400a      	ands	r2, r1
 8008e64:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	b29b      	uxth	r3, r3
 8008e72:	4618      	mov	r0, r3
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	009b      	lsls	r3, r3, #2
 8008e7c:	4413      	add	r3, r2
 8008e7e:	3b23      	subs	r3, #35	; 0x23
 8008e80:	fa00 f203 	lsl.w	r2, r0, r3
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	631a      	str	r2, [r3, #48]	; 0x30
 8008e8c:	e023      	b.n	8008ed6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	685a      	ldr	r2, [r3, #4]
 8008e98:	4613      	mov	r3, r2
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	4413      	add	r3, r2
 8008e9e:	3b41      	subs	r3, #65	; 0x41
 8008ea0:	221f      	movs	r2, #31
 8008ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea6:	43da      	mvns	r2, r3
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	400a      	ands	r2, r1
 8008eae:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	4613      	mov	r3, r2
 8008ec4:	009b      	lsls	r3, r3, #2
 8008ec6:	4413      	add	r3, r2
 8008ec8:	3b41      	subs	r3, #65	; 0x41
 8008eca:	fa00 f203 	lsl.w	r2, r0, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	430a      	orrs	r2, r1
 8008ed4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008ed6:	4b29      	ldr	r3, [pc, #164]	; (8008f7c <HAL_ADC_ConfigChannel+0x250>)
 8008ed8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	4a28      	ldr	r2, [pc, #160]	; (8008f80 <HAL_ADC_ConfigChannel+0x254>)
 8008ee0:	4293      	cmp	r3, r2
 8008ee2:	d10f      	bne.n	8008f04 <HAL_ADC_ConfigChannel+0x1d8>
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	2b12      	cmp	r3, #18
 8008eea:	d10b      	bne.n	8008f04 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	685b      	ldr	r3, [r3, #4]
 8008ef0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	685b      	ldr	r3, [r3, #4]
 8008efc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a1d      	ldr	r2, [pc, #116]	; (8008f80 <HAL_ADC_ConfigChannel+0x254>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d12b      	bne.n	8008f66 <HAL_ADC_ConfigChannel+0x23a>
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a1c      	ldr	r2, [pc, #112]	; (8008f84 <HAL_ADC_ConfigChannel+0x258>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d003      	beq.n	8008f20 <HAL_ADC_ConfigChannel+0x1f4>
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	2b11      	cmp	r3, #17
 8008f1e:	d122      	bne.n	8008f66 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	685b      	ldr	r3, [r3, #4]
 8008f24:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	4a11      	ldr	r2, [pc, #68]	; (8008f84 <HAL_ADC_ConfigChannel+0x258>)
 8008f3e:	4293      	cmp	r3, r2
 8008f40:	d111      	bne.n	8008f66 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008f42:	4b11      	ldr	r3, [pc, #68]	; (8008f88 <HAL_ADC_ConfigChannel+0x25c>)
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	4a11      	ldr	r2, [pc, #68]	; (8008f8c <HAL_ADC_ConfigChannel+0x260>)
 8008f48:	fba2 2303 	umull	r2, r3, r2, r3
 8008f4c:	0c9a      	lsrs	r2, r3, #18
 8008f4e:	4613      	mov	r3, r2
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	4413      	add	r3, r2
 8008f54:	005b      	lsls	r3, r3, #1
 8008f56:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008f58:	e002      	b.n	8008f60 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	3b01      	subs	r3, #1
 8008f5e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d1f9      	bne.n	8008f5a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	2200      	movs	r2, #0
 8008f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8008f6e:	2300      	movs	r3, #0
}
 8008f70:	4618      	mov	r0, r3
 8008f72:	3714      	adds	r7, #20
 8008f74:	46bd      	mov	sp, r7
 8008f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f7a:	4770      	bx	lr
 8008f7c:	40012300 	.word	0x40012300
 8008f80:	40012000 	.word	0x40012000
 8008f84:	10000012 	.word	0x10000012
 8008f88:	20000004 	.word	0x20000004
 8008f8c:	431bde83 	.word	0x431bde83

08008f90 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008f90:	b480      	push	{r7}
 8008f92:	b085      	sub	sp, #20
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008f98:	4b79      	ldr	r3, [pc, #484]	; (8009180 <ADC_Init+0x1f0>)
 8008f9a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	685a      	ldr	r2, [r3, #4]
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	431a      	orrs	r2, r3
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	685a      	ldr	r2, [r3, #4]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008fc4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	6859      	ldr	r1, [r3, #4]
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	691b      	ldr	r3, [r3, #16]
 8008fd0:	021a      	lsls	r2, r3, #8
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	430a      	orrs	r2, r1
 8008fd8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	685a      	ldr	r2, [r3, #4]
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008fe8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	6859      	ldr	r1, [r3, #4]
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	689a      	ldr	r2, [r3, #8]
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	430a      	orrs	r2, r1
 8008ffa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	689a      	ldr	r2, [r3, #8]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800900a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	6899      	ldr	r1, [r3, #8]
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	68da      	ldr	r2, [r3, #12]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	430a      	orrs	r2, r1
 800901c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009022:	4a58      	ldr	r2, [pc, #352]	; (8009184 <ADC_Init+0x1f4>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d022      	beq.n	800906e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	689a      	ldr	r2, [r3, #8]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009036:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	6899      	ldr	r1, [r3, #8]
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	430a      	orrs	r2, r1
 8009048:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689a      	ldr	r2, [r3, #8]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009058:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	6899      	ldr	r1, [r3, #8]
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	430a      	orrs	r2, r1
 800906a:	609a      	str	r2, [r3, #8]
 800906c:	e00f      	b.n	800908e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	689a      	ldr	r2, [r3, #8]
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800907c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	689a      	ldr	r2, [r3, #8]
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800908c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	689a      	ldr	r2, [r3, #8]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f022 0202 	bic.w	r2, r2, #2
 800909c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	6899      	ldr	r1, [r3, #8]
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	7e1b      	ldrb	r3, [r3, #24]
 80090a8:	005a      	lsls	r2, r3, #1
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	430a      	orrs	r2, r1
 80090b0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d01b      	beq.n	80090f4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	685a      	ldr	r2, [r3, #4]
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80090ca:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80090da:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	6859      	ldr	r1, [r3, #4]
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090e6:	3b01      	subs	r3, #1
 80090e8:	035a      	lsls	r2, r3, #13
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	430a      	orrs	r2, r1
 80090f0:	605a      	str	r2, [r3, #4]
 80090f2:	e007      	b.n	8009104 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	685a      	ldr	r2, [r3, #4]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009102:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8009112:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	69db      	ldr	r3, [r3, #28]
 800911e:	3b01      	subs	r3, #1
 8009120:	051a      	lsls	r2, r3, #20
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	430a      	orrs	r2, r1
 8009128:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	689a      	ldr	r2, [r3, #8]
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009138:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	6899      	ldr	r1, [r3, #8]
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009146:	025a      	lsls	r2, r3, #9
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	430a      	orrs	r2, r1
 800914e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	689a      	ldr	r2, [r3, #8]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800915e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	6899      	ldr	r1, [r3, #8]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	695b      	ldr	r3, [r3, #20]
 800916a:	029a      	lsls	r2, r3, #10
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	430a      	orrs	r2, r1
 8009172:	609a      	str	r2, [r3, #8]
}
 8009174:	bf00      	nop
 8009176:	3714      	adds	r7, #20
 8009178:	46bd      	mov	sp, r7
 800917a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800917e:	4770      	bx	lr
 8009180:	40012300 	.word	0x40012300
 8009184:	0f000001 	.word	0x0f000001

08009188 <__NVIC_SetPriorityGrouping>:
{
 8009188:	b480      	push	{r7}
 800918a:	b085      	sub	sp, #20
 800918c:	af00      	add	r7, sp, #0
 800918e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	f003 0307 	and.w	r3, r3, #7
 8009196:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009198:	4b0c      	ldr	r3, [pc, #48]	; (80091cc <__NVIC_SetPriorityGrouping+0x44>)
 800919a:	68db      	ldr	r3, [r3, #12]
 800919c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800919e:	68ba      	ldr	r2, [r7, #8]
 80091a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80091a4:	4013      	ands	r3, r2
 80091a6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80091ac:	68bb      	ldr	r3, [r7, #8]
 80091ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80091b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80091b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80091b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80091ba:	4a04      	ldr	r2, [pc, #16]	; (80091cc <__NVIC_SetPriorityGrouping+0x44>)
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	60d3      	str	r3, [r2, #12]
}
 80091c0:	bf00      	nop
 80091c2:	3714      	adds	r7, #20
 80091c4:	46bd      	mov	sp, r7
 80091c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ca:	4770      	bx	lr
 80091cc:	e000ed00 	.word	0xe000ed00

080091d0 <__NVIC_GetPriorityGrouping>:
{
 80091d0:	b480      	push	{r7}
 80091d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80091d4:	4b04      	ldr	r3, [pc, #16]	; (80091e8 <__NVIC_GetPriorityGrouping+0x18>)
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	0a1b      	lsrs	r3, r3, #8
 80091da:	f003 0307 	and.w	r3, r3, #7
}
 80091de:	4618      	mov	r0, r3
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	e000ed00 	.word	0xe000ed00

080091ec <__NVIC_EnableIRQ>:
{
 80091ec:	b480      	push	{r7}
 80091ee:	b083      	sub	sp, #12
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80091f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	db0b      	blt.n	8009216 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80091fe:	79fb      	ldrb	r3, [r7, #7]
 8009200:	f003 021f 	and.w	r2, r3, #31
 8009204:	4907      	ldr	r1, [pc, #28]	; (8009224 <__NVIC_EnableIRQ+0x38>)
 8009206:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800920a:	095b      	lsrs	r3, r3, #5
 800920c:	2001      	movs	r0, #1
 800920e:	fa00 f202 	lsl.w	r2, r0, r2
 8009212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009216:	bf00      	nop
 8009218:	370c      	adds	r7, #12
 800921a:	46bd      	mov	sp, r7
 800921c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009220:	4770      	bx	lr
 8009222:	bf00      	nop
 8009224:	e000e100 	.word	0xe000e100

08009228 <__NVIC_DisableIRQ>:
{
 8009228:	b480      	push	{r7}
 800922a:	b083      	sub	sp, #12
 800922c:	af00      	add	r7, sp, #0
 800922e:	4603      	mov	r3, r0
 8009230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009236:	2b00      	cmp	r3, #0
 8009238:	db12      	blt.n	8009260 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800923a:	79fb      	ldrb	r3, [r7, #7]
 800923c:	f003 021f 	and.w	r2, r3, #31
 8009240:	490a      	ldr	r1, [pc, #40]	; (800926c <__NVIC_DisableIRQ+0x44>)
 8009242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009246:	095b      	lsrs	r3, r3, #5
 8009248:	2001      	movs	r0, #1
 800924a:	fa00 f202 	lsl.w	r2, r0, r2
 800924e:	3320      	adds	r3, #32
 8009250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009254:	f3bf 8f4f 	dsb	sy
}
 8009258:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800925a:	f3bf 8f6f 	isb	sy
}
 800925e:	bf00      	nop
}
 8009260:	bf00      	nop
 8009262:	370c      	adds	r7, #12
 8009264:	46bd      	mov	sp, r7
 8009266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800926a:	4770      	bx	lr
 800926c:	e000e100 	.word	0xe000e100

08009270 <__NVIC_SetPriority>:
{
 8009270:	b480      	push	{r7}
 8009272:	b083      	sub	sp, #12
 8009274:	af00      	add	r7, sp, #0
 8009276:	4603      	mov	r3, r0
 8009278:	6039      	str	r1, [r7, #0]
 800927a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800927c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009280:	2b00      	cmp	r3, #0
 8009282:	db0a      	blt.n	800929a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	b2da      	uxtb	r2, r3
 8009288:	490c      	ldr	r1, [pc, #48]	; (80092bc <__NVIC_SetPriority+0x4c>)
 800928a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800928e:	0112      	lsls	r2, r2, #4
 8009290:	b2d2      	uxtb	r2, r2
 8009292:	440b      	add	r3, r1
 8009294:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009298:	e00a      	b.n	80092b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	b2da      	uxtb	r2, r3
 800929e:	4908      	ldr	r1, [pc, #32]	; (80092c0 <__NVIC_SetPriority+0x50>)
 80092a0:	79fb      	ldrb	r3, [r7, #7]
 80092a2:	f003 030f 	and.w	r3, r3, #15
 80092a6:	3b04      	subs	r3, #4
 80092a8:	0112      	lsls	r2, r2, #4
 80092aa:	b2d2      	uxtb	r2, r2
 80092ac:	440b      	add	r3, r1
 80092ae:	761a      	strb	r2, [r3, #24]
}
 80092b0:	bf00      	nop
 80092b2:	370c      	adds	r7, #12
 80092b4:	46bd      	mov	sp, r7
 80092b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ba:	4770      	bx	lr
 80092bc:	e000e100 	.word	0xe000e100
 80092c0:	e000ed00 	.word	0xe000ed00

080092c4 <NVIC_EncodePriority>:
{
 80092c4:	b480      	push	{r7}
 80092c6:	b089      	sub	sp, #36	; 0x24
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	60f8      	str	r0, [r7, #12]
 80092cc:	60b9      	str	r1, [r7, #8]
 80092ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	f003 0307 	and.w	r3, r3, #7
 80092d6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80092d8:	69fb      	ldr	r3, [r7, #28]
 80092da:	f1c3 0307 	rsb	r3, r3, #7
 80092de:	2b04      	cmp	r3, #4
 80092e0:	bf28      	it	cs
 80092e2:	2304      	movcs	r3, #4
 80092e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80092e6:	69fb      	ldr	r3, [r7, #28]
 80092e8:	3304      	adds	r3, #4
 80092ea:	2b06      	cmp	r3, #6
 80092ec:	d902      	bls.n	80092f4 <NVIC_EncodePriority+0x30>
 80092ee:	69fb      	ldr	r3, [r7, #28]
 80092f0:	3b03      	subs	r3, #3
 80092f2:	e000      	b.n	80092f6 <NVIC_EncodePriority+0x32>
 80092f4:	2300      	movs	r3, #0
 80092f6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80092f8:	f04f 32ff 	mov.w	r2, #4294967295
 80092fc:	69bb      	ldr	r3, [r7, #24]
 80092fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009302:	43da      	mvns	r2, r3
 8009304:	68bb      	ldr	r3, [r7, #8]
 8009306:	401a      	ands	r2, r3
 8009308:	697b      	ldr	r3, [r7, #20]
 800930a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800930c:	f04f 31ff 	mov.w	r1, #4294967295
 8009310:	697b      	ldr	r3, [r7, #20]
 8009312:	fa01 f303 	lsl.w	r3, r1, r3
 8009316:	43d9      	mvns	r1, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800931c:	4313      	orrs	r3, r2
}
 800931e:	4618      	mov	r0, r3
 8009320:	3724      	adds	r7, #36	; 0x24
 8009322:	46bd      	mov	sp, r7
 8009324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009328:	4770      	bx	lr

0800932a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800932a:	b580      	push	{r7, lr}
 800932c:	b082      	sub	sp, #8
 800932e:	af00      	add	r7, sp, #0
 8009330:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f7ff ff28 	bl	8009188 <__NVIC_SetPriorityGrouping>
}
 8009338:	bf00      	nop
 800933a:	3708      	adds	r7, #8
 800933c:	46bd      	mov	sp, r7
 800933e:	bd80      	pop	{r7, pc}

08009340 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af00      	add	r7, sp, #0
 8009346:	4603      	mov	r3, r0
 8009348:	60b9      	str	r1, [r7, #8]
 800934a:	607a      	str	r2, [r7, #4]
 800934c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800934e:	2300      	movs	r3, #0
 8009350:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009352:	f7ff ff3d 	bl	80091d0 <__NVIC_GetPriorityGrouping>
 8009356:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009358:	687a      	ldr	r2, [r7, #4]
 800935a:	68b9      	ldr	r1, [r7, #8]
 800935c:	6978      	ldr	r0, [r7, #20]
 800935e:	f7ff ffb1 	bl	80092c4 <NVIC_EncodePriority>
 8009362:	4602      	mov	r2, r0
 8009364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009368:	4611      	mov	r1, r2
 800936a:	4618      	mov	r0, r3
 800936c:	f7ff ff80 	bl	8009270 <__NVIC_SetPriority>
}
 8009370:	bf00      	nop
 8009372:	3718      	adds	r7, #24
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b082      	sub	sp, #8
 800937c:	af00      	add	r7, sp, #0
 800937e:	4603      	mov	r3, r0
 8009380:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009386:	4618      	mov	r0, r3
 8009388:	f7ff ff30 	bl	80091ec <__NVIC_EnableIRQ>
}
 800938c:	bf00      	nop
 800938e:	3708      	adds	r7, #8
 8009390:	46bd      	mov	sp, r7
 8009392:	bd80      	pop	{r7, pc}

08009394 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b082      	sub	sp, #8
 8009398:	af00      	add	r7, sp, #0
 800939a:	4603      	mov	r3, r0
 800939c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800939e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7ff ff40 	bl	8009228 <__NVIC_DisableIRQ>
}
 80093a8:	bf00      	nop
 80093aa:	3708      	adds	r7, #8
 80093ac:	46bd      	mov	sp, r7
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b089      	sub	sp, #36	; 0x24
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80093ba:	2300      	movs	r3, #0
 80093bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80093be:	2300      	movs	r3, #0
 80093c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80093c2:	2300      	movs	r3, #0
 80093c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80093c6:	2300      	movs	r3, #0
 80093c8:	61fb      	str	r3, [r7, #28]
 80093ca:	e177      	b.n	80096bc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80093cc:	2201      	movs	r2, #1
 80093ce:	69fb      	ldr	r3, [r7, #28]
 80093d0:	fa02 f303 	lsl.w	r3, r2, r3
 80093d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	697a      	ldr	r2, [r7, #20]
 80093dc:	4013      	ands	r3, r2
 80093de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80093e0:	693a      	ldr	r2, [r7, #16]
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	429a      	cmp	r2, r3
 80093e6:	f040 8166 	bne.w	80096b6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	685b      	ldr	r3, [r3, #4]
 80093ee:	f003 0303 	and.w	r3, r3, #3
 80093f2:	2b01      	cmp	r3, #1
 80093f4:	d005      	beq.n	8009402 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80093fe:	2b02      	cmp	r3, #2
 8009400:	d130      	bne.n	8009464 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	689b      	ldr	r3, [r3, #8]
 8009406:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	005b      	lsls	r3, r3, #1
 800940c:	2203      	movs	r2, #3
 800940e:	fa02 f303 	lsl.w	r3, r2, r3
 8009412:	43db      	mvns	r3, r3
 8009414:	69ba      	ldr	r2, [r7, #24]
 8009416:	4013      	ands	r3, r2
 8009418:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800941a:	683b      	ldr	r3, [r7, #0]
 800941c:	68da      	ldr	r2, [r3, #12]
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	005b      	lsls	r3, r3, #1
 8009422:	fa02 f303 	lsl.w	r3, r2, r3
 8009426:	69ba      	ldr	r2, [r7, #24]
 8009428:	4313      	orrs	r3, r2
 800942a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	69ba      	ldr	r2, [r7, #24]
 8009430:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	685b      	ldr	r3, [r3, #4]
 8009436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009438:	2201      	movs	r2, #1
 800943a:	69fb      	ldr	r3, [r7, #28]
 800943c:	fa02 f303 	lsl.w	r3, r2, r3
 8009440:	43db      	mvns	r3, r3
 8009442:	69ba      	ldr	r2, [r7, #24]
 8009444:	4013      	ands	r3, r2
 8009446:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	685b      	ldr	r3, [r3, #4]
 800944c:	091b      	lsrs	r3, r3, #4
 800944e:	f003 0201 	and.w	r2, r3, #1
 8009452:	69fb      	ldr	r3, [r7, #28]
 8009454:	fa02 f303 	lsl.w	r3, r2, r3
 8009458:	69ba      	ldr	r2, [r7, #24]
 800945a:	4313      	orrs	r3, r2
 800945c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	69ba      	ldr	r2, [r7, #24]
 8009462:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	685b      	ldr	r3, [r3, #4]
 8009468:	f003 0303 	and.w	r3, r3, #3
 800946c:	2b03      	cmp	r3, #3
 800946e:	d017      	beq.n	80094a0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	68db      	ldr	r3, [r3, #12]
 8009474:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8009476:	69fb      	ldr	r3, [r7, #28]
 8009478:	005b      	lsls	r3, r3, #1
 800947a:	2203      	movs	r2, #3
 800947c:	fa02 f303 	lsl.w	r3, r2, r3
 8009480:	43db      	mvns	r3, r3
 8009482:	69ba      	ldr	r2, [r7, #24]
 8009484:	4013      	ands	r3, r2
 8009486:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009488:	683b      	ldr	r3, [r7, #0]
 800948a:	689a      	ldr	r2, [r3, #8]
 800948c:	69fb      	ldr	r3, [r7, #28]
 800948e:	005b      	lsls	r3, r3, #1
 8009490:	fa02 f303 	lsl.w	r3, r2, r3
 8009494:	69ba      	ldr	r2, [r7, #24]
 8009496:	4313      	orrs	r3, r2
 8009498:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	69ba      	ldr	r2, [r7, #24]
 800949e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f003 0303 	and.w	r3, r3, #3
 80094a8:	2b02      	cmp	r3, #2
 80094aa:	d123      	bne.n	80094f4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80094ac:	69fb      	ldr	r3, [r7, #28]
 80094ae:	08da      	lsrs	r2, r3, #3
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	3208      	adds	r2, #8
 80094b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80094b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80094ba:	69fb      	ldr	r3, [r7, #28]
 80094bc:	f003 0307 	and.w	r3, r3, #7
 80094c0:	009b      	lsls	r3, r3, #2
 80094c2:	220f      	movs	r2, #15
 80094c4:	fa02 f303 	lsl.w	r3, r2, r3
 80094c8:	43db      	mvns	r3, r3
 80094ca:	69ba      	ldr	r2, [r7, #24]
 80094cc:	4013      	ands	r3, r2
 80094ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	691a      	ldr	r2, [r3, #16]
 80094d4:	69fb      	ldr	r3, [r7, #28]
 80094d6:	f003 0307 	and.w	r3, r3, #7
 80094da:	009b      	lsls	r3, r3, #2
 80094dc:	fa02 f303 	lsl.w	r3, r2, r3
 80094e0:	69ba      	ldr	r2, [r7, #24]
 80094e2:	4313      	orrs	r3, r2
 80094e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80094e6:	69fb      	ldr	r3, [r7, #28]
 80094e8:	08da      	lsrs	r2, r3, #3
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	3208      	adds	r2, #8
 80094ee:	69b9      	ldr	r1, [r7, #24]
 80094f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80094fa:	69fb      	ldr	r3, [r7, #28]
 80094fc:	005b      	lsls	r3, r3, #1
 80094fe:	2203      	movs	r2, #3
 8009500:	fa02 f303 	lsl.w	r3, r2, r3
 8009504:	43db      	mvns	r3, r3
 8009506:	69ba      	ldr	r2, [r7, #24]
 8009508:	4013      	ands	r3, r2
 800950a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	685b      	ldr	r3, [r3, #4]
 8009510:	f003 0203 	and.w	r2, r3, #3
 8009514:	69fb      	ldr	r3, [r7, #28]
 8009516:	005b      	lsls	r3, r3, #1
 8009518:	fa02 f303 	lsl.w	r3, r2, r3
 800951c:	69ba      	ldr	r2, [r7, #24]
 800951e:	4313      	orrs	r3, r2
 8009520:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	69ba      	ldr	r2, [r7, #24]
 8009526:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009528:	683b      	ldr	r3, [r7, #0]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009530:	2b00      	cmp	r3, #0
 8009532:	f000 80c0 	beq.w	80096b6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009536:	2300      	movs	r3, #0
 8009538:	60fb      	str	r3, [r7, #12]
 800953a:	4b66      	ldr	r3, [pc, #408]	; (80096d4 <HAL_GPIO_Init+0x324>)
 800953c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800953e:	4a65      	ldr	r2, [pc, #404]	; (80096d4 <HAL_GPIO_Init+0x324>)
 8009540:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009544:	6453      	str	r3, [r2, #68]	; 0x44
 8009546:	4b63      	ldr	r3, [pc, #396]	; (80096d4 <HAL_GPIO_Init+0x324>)
 8009548:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800954a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800954e:	60fb      	str	r3, [r7, #12]
 8009550:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009552:	4a61      	ldr	r2, [pc, #388]	; (80096d8 <HAL_GPIO_Init+0x328>)
 8009554:	69fb      	ldr	r3, [r7, #28]
 8009556:	089b      	lsrs	r3, r3, #2
 8009558:	3302      	adds	r3, #2
 800955a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800955e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	f003 0303 	and.w	r3, r3, #3
 8009566:	009b      	lsls	r3, r3, #2
 8009568:	220f      	movs	r2, #15
 800956a:	fa02 f303 	lsl.w	r3, r2, r3
 800956e:	43db      	mvns	r3, r3
 8009570:	69ba      	ldr	r2, [r7, #24]
 8009572:	4013      	ands	r3, r2
 8009574:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	4a58      	ldr	r2, [pc, #352]	; (80096dc <HAL_GPIO_Init+0x32c>)
 800957a:	4293      	cmp	r3, r2
 800957c:	d037      	beq.n	80095ee <HAL_GPIO_Init+0x23e>
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	4a57      	ldr	r2, [pc, #348]	; (80096e0 <HAL_GPIO_Init+0x330>)
 8009582:	4293      	cmp	r3, r2
 8009584:	d031      	beq.n	80095ea <HAL_GPIO_Init+0x23a>
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	4a56      	ldr	r2, [pc, #344]	; (80096e4 <HAL_GPIO_Init+0x334>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d02b      	beq.n	80095e6 <HAL_GPIO_Init+0x236>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	4a55      	ldr	r2, [pc, #340]	; (80096e8 <HAL_GPIO_Init+0x338>)
 8009592:	4293      	cmp	r3, r2
 8009594:	d025      	beq.n	80095e2 <HAL_GPIO_Init+0x232>
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	4a54      	ldr	r2, [pc, #336]	; (80096ec <HAL_GPIO_Init+0x33c>)
 800959a:	4293      	cmp	r3, r2
 800959c:	d01f      	beq.n	80095de <HAL_GPIO_Init+0x22e>
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	4a53      	ldr	r2, [pc, #332]	; (80096f0 <HAL_GPIO_Init+0x340>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d019      	beq.n	80095da <HAL_GPIO_Init+0x22a>
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	4a52      	ldr	r2, [pc, #328]	; (80096f4 <HAL_GPIO_Init+0x344>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d013      	beq.n	80095d6 <HAL_GPIO_Init+0x226>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	4a51      	ldr	r2, [pc, #324]	; (80096f8 <HAL_GPIO_Init+0x348>)
 80095b2:	4293      	cmp	r3, r2
 80095b4:	d00d      	beq.n	80095d2 <HAL_GPIO_Init+0x222>
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	4a50      	ldr	r2, [pc, #320]	; (80096fc <HAL_GPIO_Init+0x34c>)
 80095ba:	4293      	cmp	r3, r2
 80095bc:	d007      	beq.n	80095ce <HAL_GPIO_Init+0x21e>
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	4a4f      	ldr	r2, [pc, #316]	; (8009700 <HAL_GPIO_Init+0x350>)
 80095c2:	4293      	cmp	r3, r2
 80095c4:	d101      	bne.n	80095ca <HAL_GPIO_Init+0x21a>
 80095c6:	2309      	movs	r3, #9
 80095c8:	e012      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095ca:	230a      	movs	r3, #10
 80095cc:	e010      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095ce:	2308      	movs	r3, #8
 80095d0:	e00e      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095d2:	2307      	movs	r3, #7
 80095d4:	e00c      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095d6:	2306      	movs	r3, #6
 80095d8:	e00a      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095da:	2305      	movs	r3, #5
 80095dc:	e008      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095de:	2304      	movs	r3, #4
 80095e0:	e006      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095e2:	2303      	movs	r3, #3
 80095e4:	e004      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095e6:	2302      	movs	r3, #2
 80095e8:	e002      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095ea:	2301      	movs	r3, #1
 80095ec:	e000      	b.n	80095f0 <HAL_GPIO_Init+0x240>
 80095ee:	2300      	movs	r3, #0
 80095f0:	69fa      	ldr	r2, [r7, #28]
 80095f2:	f002 0203 	and.w	r2, r2, #3
 80095f6:	0092      	lsls	r2, r2, #2
 80095f8:	4093      	lsls	r3, r2
 80095fa:	69ba      	ldr	r2, [r7, #24]
 80095fc:	4313      	orrs	r3, r2
 80095fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009600:	4935      	ldr	r1, [pc, #212]	; (80096d8 <HAL_GPIO_Init+0x328>)
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	089b      	lsrs	r3, r3, #2
 8009606:	3302      	adds	r3, #2
 8009608:	69ba      	ldr	r2, [r7, #24]
 800960a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800960e:	4b3d      	ldr	r3, [pc, #244]	; (8009704 <HAL_GPIO_Init+0x354>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009614:	693b      	ldr	r3, [r7, #16]
 8009616:	43db      	mvns	r3, r3
 8009618:	69ba      	ldr	r2, [r7, #24]
 800961a:	4013      	ands	r3, r2
 800961c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800961e:	683b      	ldr	r3, [r7, #0]
 8009620:	685b      	ldr	r3, [r3, #4]
 8009622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009626:	2b00      	cmp	r3, #0
 8009628:	d003      	beq.n	8009632 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800962a:	69ba      	ldr	r2, [r7, #24]
 800962c:	693b      	ldr	r3, [r7, #16]
 800962e:	4313      	orrs	r3, r2
 8009630:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8009632:	4a34      	ldr	r2, [pc, #208]	; (8009704 <HAL_GPIO_Init+0x354>)
 8009634:	69bb      	ldr	r3, [r7, #24]
 8009636:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8009638:	4b32      	ldr	r3, [pc, #200]	; (8009704 <HAL_GPIO_Init+0x354>)
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800963e:	693b      	ldr	r3, [r7, #16]
 8009640:	43db      	mvns	r3, r3
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	4013      	ands	r3, r2
 8009646:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009648:	683b      	ldr	r3, [r7, #0]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009650:	2b00      	cmp	r3, #0
 8009652:	d003      	beq.n	800965c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8009654:	69ba      	ldr	r2, [r7, #24]
 8009656:	693b      	ldr	r3, [r7, #16]
 8009658:	4313      	orrs	r3, r2
 800965a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800965c:	4a29      	ldr	r2, [pc, #164]	; (8009704 <HAL_GPIO_Init+0x354>)
 800965e:	69bb      	ldr	r3, [r7, #24]
 8009660:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8009662:	4b28      	ldr	r3, [pc, #160]	; (8009704 <HAL_GPIO_Init+0x354>)
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	43db      	mvns	r3, r3
 800966c:	69ba      	ldr	r2, [r7, #24]
 800966e:	4013      	ands	r3, r2
 8009670:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009672:	683b      	ldr	r3, [r7, #0]
 8009674:	685b      	ldr	r3, [r3, #4]
 8009676:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800967a:	2b00      	cmp	r3, #0
 800967c:	d003      	beq.n	8009686 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800967e:	69ba      	ldr	r2, [r7, #24]
 8009680:	693b      	ldr	r3, [r7, #16]
 8009682:	4313      	orrs	r3, r2
 8009684:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009686:	4a1f      	ldr	r2, [pc, #124]	; (8009704 <HAL_GPIO_Init+0x354>)
 8009688:	69bb      	ldr	r3, [r7, #24]
 800968a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800968c:	4b1d      	ldr	r3, [pc, #116]	; (8009704 <HAL_GPIO_Init+0x354>)
 800968e:	68db      	ldr	r3, [r3, #12]
 8009690:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009692:	693b      	ldr	r3, [r7, #16]
 8009694:	43db      	mvns	r3, r3
 8009696:	69ba      	ldr	r2, [r7, #24]
 8009698:	4013      	ands	r3, r2
 800969a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	685b      	ldr	r3, [r3, #4]
 80096a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d003      	beq.n	80096b0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80096a8:	69ba      	ldr	r2, [r7, #24]
 80096aa:	693b      	ldr	r3, [r7, #16]
 80096ac:	4313      	orrs	r3, r2
 80096ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80096b0:	4a14      	ldr	r2, [pc, #80]	; (8009704 <HAL_GPIO_Init+0x354>)
 80096b2:	69bb      	ldr	r3, [r7, #24]
 80096b4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80096b6:	69fb      	ldr	r3, [r7, #28]
 80096b8:	3301      	adds	r3, #1
 80096ba:	61fb      	str	r3, [r7, #28]
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	2b0f      	cmp	r3, #15
 80096c0:	f67f ae84 	bls.w	80093cc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80096c4:	bf00      	nop
 80096c6:	bf00      	nop
 80096c8:	3724      	adds	r7, #36	; 0x24
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr
 80096d2:	bf00      	nop
 80096d4:	40023800 	.word	0x40023800
 80096d8:	40013800 	.word	0x40013800
 80096dc:	40020000 	.word	0x40020000
 80096e0:	40020400 	.word	0x40020400
 80096e4:	40020800 	.word	0x40020800
 80096e8:	40020c00 	.word	0x40020c00
 80096ec:	40021000 	.word	0x40021000
 80096f0:	40021400 	.word	0x40021400
 80096f4:	40021800 	.word	0x40021800
 80096f8:	40021c00 	.word	0x40021c00
 80096fc:	40022000 	.word	0x40022000
 8009700:	40022400 	.word	0x40022400
 8009704:	40013c00 	.word	0x40013c00

08009708 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009708:	b480      	push	{r7}
 800970a:	b085      	sub	sp, #20
 800970c:	af00      	add	r7, sp, #0
 800970e:	6078      	str	r0, [r7, #4]
 8009710:	460b      	mov	r3, r1
 8009712:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	691a      	ldr	r2, [r3, #16]
 8009718:	887b      	ldrh	r3, [r7, #2]
 800971a:	4013      	ands	r3, r2
 800971c:	2b00      	cmp	r3, #0
 800971e:	d002      	beq.n	8009726 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009720:	2301      	movs	r3, #1
 8009722:	73fb      	strb	r3, [r7, #15]
 8009724:	e001      	b.n	800972a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009726:	2300      	movs	r3, #0
 8009728:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800972a:	7bfb      	ldrb	r3, [r7, #15]
}
 800972c:	4618      	mov	r0, r3
 800972e:	3714      	adds	r7, #20
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr

08009738 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	807b      	strh	r3, [r7, #2]
 8009744:	4613      	mov	r3, r2
 8009746:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009748:	787b      	ldrb	r3, [r7, #1]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d003      	beq.n	8009756 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800974e:	887a      	ldrh	r2, [r7, #2]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009754:	e003      	b.n	800975e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009756:	887b      	ldrh	r3, [r7, #2]
 8009758:	041a      	lsls	r2, r3, #16
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	619a      	str	r2, [r3, #24]
}
 800975e:	bf00      	nop
 8009760:	370c      	adds	r7, #12
 8009762:	46bd      	mov	sp, r7
 8009764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009768:	4770      	bx	lr
	...

0800976c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b082      	sub	sp, #8
 8009770:	af00      	add	r7, sp, #0
 8009772:	4603      	mov	r3, r0
 8009774:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8009776:	4b08      	ldr	r3, [pc, #32]	; (8009798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009778:	695a      	ldr	r2, [r3, #20]
 800977a:	88fb      	ldrh	r3, [r7, #6]
 800977c:	4013      	ands	r3, r2
 800977e:	2b00      	cmp	r3, #0
 8009780:	d006      	beq.n	8009790 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8009782:	4a05      	ldr	r2, [pc, #20]	; (8009798 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8009784:	88fb      	ldrh	r3, [r7, #6]
 8009786:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	4618      	mov	r0, r3
 800978c:	f7fa f9ca 	bl	8003b24 <HAL_GPIO_EXTI_Callback>
  }
}
 8009790:	bf00      	nop
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}
 8009798:	40013c00 	.word	0x40013c00

0800979c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800979c:	b580      	push	{r7, lr}
 800979e:	b084      	sub	sp, #16
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d101      	bne.n	80097ae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	e12b      	b.n	8009a06 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097b4:	b2db      	uxtb	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d106      	bne.n	80097c8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	2200      	movs	r2, #0
 80097be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f7f9 fa84 	bl	8002cd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2224      	movs	r2, #36	; 0x24
 80097cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	681a      	ldr	r2, [r3, #0]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f022 0201 	bic.w	r2, r2, #1
 80097de:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	681a      	ldr	r2, [r3, #0]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80097ee:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	681a      	ldr	r2, [r3, #0]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80097fe:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009800:	f002 fe9a 	bl	800c538 <HAL_RCC_GetPCLK1Freq>
 8009804:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	685b      	ldr	r3, [r3, #4]
 800980a:	4a81      	ldr	r2, [pc, #516]	; (8009a10 <HAL_I2C_Init+0x274>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d807      	bhi.n	8009820 <HAL_I2C_Init+0x84>
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	4a80      	ldr	r2, [pc, #512]	; (8009a14 <HAL_I2C_Init+0x278>)
 8009814:	4293      	cmp	r3, r2
 8009816:	bf94      	ite	ls
 8009818:	2301      	movls	r3, #1
 800981a:	2300      	movhi	r3, #0
 800981c:	b2db      	uxtb	r3, r3
 800981e:	e006      	b.n	800982e <HAL_I2C_Init+0x92>
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	4a7d      	ldr	r2, [pc, #500]	; (8009a18 <HAL_I2C_Init+0x27c>)
 8009824:	4293      	cmp	r3, r2
 8009826:	bf94      	ite	ls
 8009828:	2301      	movls	r3, #1
 800982a:	2300      	movhi	r3, #0
 800982c:	b2db      	uxtb	r3, r3
 800982e:	2b00      	cmp	r3, #0
 8009830:	d001      	beq.n	8009836 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009832:	2301      	movs	r3, #1
 8009834:	e0e7      	b.n	8009a06 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	4a78      	ldr	r2, [pc, #480]	; (8009a1c <HAL_I2C_Init+0x280>)
 800983a:	fba2 2303 	umull	r2, r3, r2, r3
 800983e:	0c9b      	lsrs	r3, r3, #18
 8009840:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	685b      	ldr	r3, [r3, #4]
 8009848:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	68ba      	ldr	r2, [r7, #8]
 8009852:	430a      	orrs	r2, r1
 8009854:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	6a1b      	ldr	r3, [r3, #32]
 800985c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	685b      	ldr	r3, [r3, #4]
 8009864:	4a6a      	ldr	r2, [pc, #424]	; (8009a10 <HAL_I2C_Init+0x274>)
 8009866:	4293      	cmp	r3, r2
 8009868:	d802      	bhi.n	8009870 <HAL_I2C_Init+0xd4>
 800986a:	68bb      	ldr	r3, [r7, #8]
 800986c:	3301      	adds	r3, #1
 800986e:	e009      	b.n	8009884 <HAL_I2C_Init+0xe8>
 8009870:	68bb      	ldr	r3, [r7, #8]
 8009872:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8009876:	fb02 f303 	mul.w	r3, r2, r3
 800987a:	4a69      	ldr	r2, [pc, #420]	; (8009a20 <HAL_I2C_Init+0x284>)
 800987c:	fba2 2303 	umull	r2, r3, r2, r3
 8009880:	099b      	lsrs	r3, r3, #6
 8009882:	3301      	adds	r3, #1
 8009884:	687a      	ldr	r2, [r7, #4]
 8009886:	6812      	ldr	r2, [r2, #0]
 8009888:	430b      	orrs	r3, r1
 800988a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	69db      	ldr	r3, [r3, #28]
 8009892:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8009896:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	685b      	ldr	r3, [r3, #4]
 800989e:	495c      	ldr	r1, [pc, #368]	; (8009a10 <HAL_I2C_Init+0x274>)
 80098a0:	428b      	cmp	r3, r1
 80098a2:	d819      	bhi.n	80098d8 <HAL_I2C_Init+0x13c>
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	1e59      	subs	r1, r3, #1
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	685b      	ldr	r3, [r3, #4]
 80098ac:	005b      	lsls	r3, r3, #1
 80098ae:	fbb1 f3f3 	udiv	r3, r1, r3
 80098b2:	1c59      	adds	r1, r3, #1
 80098b4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80098b8:	400b      	ands	r3, r1
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d00a      	beq.n	80098d4 <HAL_I2C_Init+0x138>
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	1e59      	subs	r1, r3, #1
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	005b      	lsls	r3, r3, #1
 80098c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80098cc:	3301      	adds	r3, #1
 80098ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098d2:	e051      	b.n	8009978 <HAL_I2C_Init+0x1dc>
 80098d4:	2304      	movs	r3, #4
 80098d6:	e04f      	b.n	8009978 <HAL_I2C_Init+0x1dc>
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	689b      	ldr	r3, [r3, #8]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d111      	bne.n	8009904 <HAL_I2C_Init+0x168>
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	1e58      	subs	r0, r3, #1
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	6859      	ldr	r1, [r3, #4]
 80098e8:	460b      	mov	r3, r1
 80098ea:	005b      	lsls	r3, r3, #1
 80098ec:	440b      	add	r3, r1
 80098ee:	fbb0 f3f3 	udiv	r3, r0, r3
 80098f2:	3301      	adds	r3, #1
 80098f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	bf0c      	ite	eq
 80098fc:	2301      	moveq	r3, #1
 80098fe:	2300      	movne	r3, #0
 8009900:	b2db      	uxtb	r3, r3
 8009902:	e012      	b.n	800992a <HAL_I2C_Init+0x18e>
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	1e58      	subs	r0, r3, #1
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6859      	ldr	r1, [r3, #4]
 800990c:	460b      	mov	r3, r1
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	440b      	add	r3, r1
 8009912:	0099      	lsls	r1, r3, #2
 8009914:	440b      	add	r3, r1
 8009916:	fbb0 f3f3 	udiv	r3, r0, r3
 800991a:	3301      	adds	r3, #1
 800991c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009920:	2b00      	cmp	r3, #0
 8009922:	bf0c      	ite	eq
 8009924:	2301      	moveq	r3, #1
 8009926:	2300      	movne	r3, #0
 8009928:	b2db      	uxtb	r3, r3
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <HAL_I2C_Init+0x196>
 800992e:	2301      	movs	r3, #1
 8009930:	e022      	b.n	8009978 <HAL_I2C_Init+0x1dc>
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d10e      	bne.n	8009958 <HAL_I2C_Init+0x1bc>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	1e58      	subs	r0, r3, #1
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	6859      	ldr	r1, [r3, #4]
 8009942:	460b      	mov	r3, r1
 8009944:	005b      	lsls	r3, r3, #1
 8009946:	440b      	add	r3, r1
 8009948:	fbb0 f3f3 	udiv	r3, r0, r3
 800994c:	3301      	adds	r3, #1
 800994e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009952:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009956:	e00f      	b.n	8009978 <HAL_I2C_Init+0x1dc>
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	1e58      	subs	r0, r3, #1
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	6859      	ldr	r1, [r3, #4]
 8009960:	460b      	mov	r3, r1
 8009962:	009b      	lsls	r3, r3, #2
 8009964:	440b      	add	r3, r1
 8009966:	0099      	lsls	r1, r3, #2
 8009968:	440b      	add	r3, r1
 800996a:	fbb0 f3f3 	udiv	r3, r0, r3
 800996e:	3301      	adds	r3, #1
 8009970:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009974:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009978:	6879      	ldr	r1, [r7, #4]
 800997a:	6809      	ldr	r1, [r1, #0]
 800997c:	4313      	orrs	r3, r2
 800997e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	69da      	ldr	r2, [r3, #28]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a1b      	ldr	r3, [r3, #32]
 8009992:	431a      	orrs	r2, r3
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	430a      	orrs	r2, r1
 800999a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800999c:	687b      	ldr	r3, [r7, #4]
 800999e:	681b      	ldr	r3, [r3, #0]
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80099a6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	6911      	ldr	r1, [r2, #16]
 80099ae:	687a      	ldr	r2, [r7, #4]
 80099b0:	68d2      	ldr	r2, [r2, #12]
 80099b2:	4311      	orrs	r1, r2
 80099b4:	687a      	ldr	r2, [r7, #4]
 80099b6:	6812      	ldr	r2, [r2, #0]
 80099b8:	430b      	orrs	r3, r1
 80099ba:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	68db      	ldr	r3, [r3, #12]
 80099c2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	695a      	ldr	r2, [r3, #20]
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	699b      	ldr	r3, [r3, #24]
 80099ce:	431a      	orrs	r2, r3
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	430a      	orrs	r2, r1
 80099d6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	681a      	ldr	r2, [r3, #0]
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	f042 0201 	orr.w	r2, r2, #1
 80099e6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	2200      	movs	r2, #0
 80099ec:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2220      	movs	r2, #32
 80099f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	2200      	movs	r2, #0
 80099fa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2200      	movs	r2, #0
 8009a00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009a04:	2300      	movs	r3, #0
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}
 8009a0e:	bf00      	nop
 8009a10:	000186a0 	.word	0x000186a0
 8009a14:	001e847f 	.word	0x001e847f
 8009a18:	003d08ff 	.word	0x003d08ff
 8009a1c:	431bde83 	.word	0x431bde83
 8009a20:	10624dd3 	.word	0x10624dd3

08009a24 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009a24:	b580      	push	{r7, lr}
 8009a26:	b088      	sub	sp, #32
 8009a28:	af02      	add	r7, sp, #8
 8009a2a:	60f8      	str	r0, [r7, #12]
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	4611      	mov	r1, r2
 8009a30:	461a      	mov	r2, r3
 8009a32:	4603      	mov	r3, r0
 8009a34:	817b      	strh	r3, [r7, #10]
 8009a36:	460b      	mov	r3, r1
 8009a38:	813b      	strh	r3, [r7, #8]
 8009a3a:	4613      	mov	r3, r2
 8009a3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009a3e:	f7fe ff63 	bl	8008908 <HAL_GetTick>
 8009a42:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009a44:	68fb      	ldr	r3, [r7, #12]
 8009a46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	2b20      	cmp	r3, #32
 8009a4e:	f040 80d9 	bne.w	8009c04 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009a52:	697b      	ldr	r3, [r7, #20]
 8009a54:	9300      	str	r3, [sp, #0]
 8009a56:	2319      	movs	r3, #25
 8009a58:	2201      	movs	r2, #1
 8009a5a:	496d      	ldr	r1, [pc, #436]	; (8009c10 <HAL_I2C_Mem_Write+0x1ec>)
 8009a5c:	68f8      	ldr	r0, [r7, #12]
 8009a5e:	f000 fcb5 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d001      	beq.n	8009a6c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009a68:	2302      	movs	r3, #2
 8009a6a:	e0cc      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a72:	2b01      	cmp	r3, #1
 8009a74:	d101      	bne.n	8009a7a <HAL_I2C_Mem_Write+0x56>
 8009a76:	2302      	movs	r3, #2
 8009a78:	e0c5      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	681b      	ldr	r3, [r3, #0]
 8009a88:	f003 0301 	and.w	r3, r3, #1
 8009a8c:	2b01      	cmp	r3, #1
 8009a8e:	d007      	beq.n	8009aa0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f042 0201 	orr.w	r2, r2, #1
 8009a9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009aae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	2221      	movs	r2, #33	; 0x21
 8009ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	2240      	movs	r2, #64	; 0x40
 8009abc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	6a3a      	ldr	r2, [r7, #32]
 8009aca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009ad0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009ad6:	b29a      	uxth	r2, r3
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	4a4d      	ldr	r2, [pc, #308]	; (8009c14 <HAL_I2C_Mem_Write+0x1f0>)
 8009ae0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009ae2:	88f8      	ldrh	r0, [r7, #6]
 8009ae4:	893a      	ldrh	r2, [r7, #8]
 8009ae6:	8979      	ldrh	r1, [r7, #10]
 8009ae8:	697b      	ldr	r3, [r7, #20]
 8009aea:	9301      	str	r3, [sp, #4]
 8009aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aee:	9300      	str	r3, [sp, #0]
 8009af0:	4603      	mov	r3, r0
 8009af2:	68f8      	ldr	r0, [r7, #12]
 8009af4:	f000 faec 	bl	800a0d0 <I2C_RequestMemoryWrite>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d052      	beq.n	8009ba4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e081      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b02:	697a      	ldr	r2, [r7, #20]
 8009b04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b06:	68f8      	ldr	r0, [r7, #12]
 8009b08:	f000 fd36 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b0c:	4603      	mov	r3, r0
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00d      	beq.n	8009b2e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b16:	2b04      	cmp	r3, #4
 8009b18:	d107      	bne.n	8009b2a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	681a      	ldr	r2, [r3, #0]
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b28:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8009b2a:	2301      	movs	r3, #1
 8009b2c:	e06b      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b32:	781a      	ldrb	r2, [r3, #0]
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3e:	1c5a      	adds	r2, r3, #1
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b48:	3b01      	subs	r3, #1
 8009b4a:	b29a      	uxth	r2, r3
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b54:	b29b      	uxth	r3, r3
 8009b56:	3b01      	subs	r3, #1
 8009b58:	b29a      	uxth	r2, r3
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	695b      	ldr	r3, [r3, #20]
 8009b64:	f003 0304 	and.w	r3, r3, #4
 8009b68:	2b04      	cmp	r3, #4
 8009b6a:	d11b      	bne.n	8009ba4 <HAL_I2C_Mem_Write+0x180>
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d017      	beq.n	8009ba4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b78:	781a      	ldrb	r2, [r3, #0]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b84:	1c5a      	adds	r2, r3, #1
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b8e:	3b01      	subs	r3, #1
 8009b90:	b29a      	uxth	r2, r3
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009b96:	68fb      	ldr	r3, [r7, #12]
 8009b98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b9a:	b29b      	uxth	r3, r3
 8009b9c:	3b01      	subs	r3, #1
 8009b9e:	b29a      	uxth	r2, r3
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d1aa      	bne.n	8009b02 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 fd22 	bl	800a5fa <I2C_WaitOnBTFFlagUntilTimeout>
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	d00d      	beq.n	8009bd8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bc0:	2b04      	cmp	r3, #4
 8009bc2:	d107      	bne.n	8009bd4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009bc4:	68fb      	ldr	r3, [r7, #12]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	681a      	ldr	r2, [r3, #0]
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009bd2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009bd4:	2301      	movs	r3, #1
 8009bd6:	e016      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681a      	ldr	r2, [r3, #0]
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009be6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2220      	movs	r2, #32
 8009bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009c00:	2300      	movs	r3, #0
 8009c02:	e000      	b.n	8009c06 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009c04:	2302      	movs	r3, #2
  }
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3718      	adds	r7, #24
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	bd80      	pop	{r7, pc}
 8009c0e:	bf00      	nop
 8009c10:	00100002 	.word	0x00100002
 8009c14:	ffff0000 	.word	0xffff0000

08009c18 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b08c      	sub	sp, #48	; 0x30
 8009c1c:	af02      	add	r7, sp, #8
 8009c1e:	60f8      	str	r0, [r7, #12]
 8009c20:	4608      	mov	r0, r1
 8009c22:	4611      	mov	r1, r2
 8009c24:	461a      	mov	r2, r3
 8009c26:	4603      	mov	r3, r0
 8009c28:	817b      	strh	r3, [r7, #10]
 8009c2a:	460b      	mov	r3, r1
 8009c2c:	813b      	strh	r3, [r7, #8]
 8009c2e:	4613      	mov	r3, r2
 8009c30:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009c32:	f7fe fe69 	bl	8008908 <HAL_GetTick>
 8009c36:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c3e:	b2db      	uxtb	r3, r3
 8009c40:	2b20      	cmp	r3, #32
 8009c42:	f040 8208 	bne.w	800a056 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	2319      	movs	r3, #25
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	497b      	ldr	r1, [pc, #492]	; (8009e3c <HAL_I2C_Mem_Read+0x224>)
 8009c50:	68f8      	ldr	r0, [r7, #12]
 8009c52:	f000 fbbb 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 8009c56:	4603      	mov	r3, r0
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d001      	beq.n	8009c60 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009c5c:	2302      	movs	r3, #2
 8009c5e:	e1fb      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d101      	bne.n	8009c6e <HAL_I2C_Mem_Read+0x56>
 8009c6a:	2302      	movs	r3, #2
 8009c6c:	e1f4      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2201      	movs	r2, #1
 8009c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009c76:	68fb      	ldr	r3, [r7, #12]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f003 0301 	and.w	r3, r3, #1
 8009c80:	2b01      	cmp	r3, #1
 8009c82:	d007      	beq.n	8009c94 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f042 0201 	orr.w	r2, r2, #1
 8009c92:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	681a      	ldr	r2, [r3, #0]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009ca2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	2222      	movs	r2, #34	; 0x22
 8009ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2240      	movs	r2, #64	; 0x40
 8009cb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	2200      	movs	r2, #0
 8009cb8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009cbe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009cc4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cca:	b29a      	uxth	r2, r3
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	4a5b      	ldr	r2, [pc, #364]	; (8009e40 <HAL_I2C_Mem_Read+0x228>)
 8009cd4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009cd6:	88f8      	ldrh	r0, [r7, #6]
 8009cd8:	893a      	ldrh	r2, [r7, #8]
 8009cda:	8979      	ldrh	r1, [r7, #10]
 8009cdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cde:	9301      	str	r3, [sp, #4]
 8009ce0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	68f8      	ldr	r0, [r7, #12]
 8009ce8:	f000 fa88 	bl	800a1fc <I2C_RequestMemoryRead>
 8009cec:	4603      	mov	r3, r0
 8009cee:	2b00      	cmp	r3, #0
 8009cf0:	d001      	beq.n	8009cf6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	e1b0      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	d113      	bne.n	8009d26 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cfe:	2300      	movs	r3, #0
 8009d00:	623b      	str	r3, [r7, #32]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	695b      	ldr	r3, [r3, #20]
 8009d08:	623b      	str	r3, [r7, #32]
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	699b      	ldr	r3, [r3, #24]
 8009d10:	623b      	str	r3, [r7, #32]
 8009d12:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	681a      	ldr	r2, [r3, #0]
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d22:	601a      	str	r2, [r3, #0]
 8009d24:	e184      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d11b      	bne.n	8009d66 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d3c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d3e:	2300      	movs	r3, #0
 8009d40:	61fb      	str	r3, [r7, #28]
 8009d42:	68fb      	ldr	r3, [r7, #12]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	695b      	ldr	r3, [r3, #20]
 8009d48:	61fb      	str	r3, [r7, #28]
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	699b      	ldr	r3, [r3, #24]
 8009d50:	61fb      	str	r3, [r7, #28]
 8009d52:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	681b      	ldr	r3, [r3, #0]
 8009d58:	681a      	ldr	r2, [r3, #0]
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d62:	601a      	str	r2, [r3, #0]
 8009d64:	e164      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d6a:	2b02      	cmp	r3, #2
 8009d6c:	d11b      	bne.n	8009da6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d7c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	681a      	ldr	r2, [r3, #0]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d8c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009d8e:	2300      	movs	r3, #0
 8009d90:	61bb      	str	r3, [r7, #24]
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	695b      	ldr	r3, [r3, #20]
 8009d98:	61bb      	str	r3, [r7, #24]
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	699b      	ldr	r3, [r3, #24]
 8009da0:	61bb      	str	r3, [r7, #24]
 8009da2:	69bb      	ldr	r3, [r7, #24]
 8009da4:	e144      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009da6:	2300      	movs	r3, #0
 8009da8:	617b      	str	r3, [r7, #20]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	695b      	ldr	r3, [r3, #20]
 8009db0:	617b      	str	r3, [r7, #20]
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	699b      	ldr	r3, [r3, #24]
 8009db8:	617b      	str	r3, [r7, #20]
 8009dba:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009dbc:	e138      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009dc2:	2b03      	cmp	r3, #3
 8009dc4:	f200 80f1 	bhi.w	8009faa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009dcc:	2b01      	cmp	r3, #1
 8009dce:	d123      	bne.n	8009e18 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009dd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009dd2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009dd4:	68f8      	ldr	r0, [r7, #12]
 8009dd6:	f000 fc51 	bl	800a67c <I2C_WaitOnRXNEFlagUntilTimeout>
 8009dda:	4603      	mov	r3, r0
 8009ddc:	2b00      	cmp	r3, #0
 8009dde:	d001      	beq.n	8009de4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009de0:	2301      	movs	r3, #1
 8009de2:	e139      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	691a      	ldr	r2, [r3, #16]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dee:	b2d2      	uxtb	r2, r2
 8009df0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e00:	3b01      	subs	r3, #1
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e0c:	b29b      	uxth	r3, r3
 8009e0e:	3b01      	subs	r3, #1
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009e16:	e10b      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d14e      	bne.n	8009ebe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e22:	9300      	str	r3, [sp, #0]
 8009e24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e26:	2200      	movs	r2, #0
 8009e28:	4906      	ldr	r1, [pc, #24]	; (8009e44 <HAL_I2C_Mem_Read+0x22c>)
 8009e2a:	68f8      	ldr	r0, [r7, #12]
 8009e2c:	f000 face 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 8009e30:	4603      	mov	r3, r0
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d008      	beq.n	8009e48 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009e36:	2301      	movs	r3, #1
 8009e38:	e10e      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
 8009e3a:	bf00      	nop
 8009e3c:	00100002 	.word	0x00100002
 8009e40:	ffff0000 	.word	0xffff0000
 8009e44:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e56:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	691a      	ldr	r2, [r3, #16]
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e62:	b2d2      	uxtb	r2, r2
 8009e64:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e6a:	1c5a      	adds	r2, r3, #1
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009e74:	3b01      	subs	r3, #1
 8009e76:	b29a      	uxth	r2, r3
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	3b01      	subs	r3, #1
 8009e84:	b29a      	uxth	r2, r3
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	691a      	ldr	r2, [r3, #16]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e94:	b2d2      	uxtb	r2, r2
 8009e96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e9c:	1c5a      	adds	r2, r3, #1
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ea6:	3b01      	subs	r3, #1
 8009ea8:	b29a      	uxth	r2, r3
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009eb2:	b29b      	uxth	r3, r3
 8009eb4:	3b01      	subs	r3, #1
 8009eb6:	b29a      	uxth	r2, r3
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009ebc:	e0b8      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009ebe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec0:	9300      	str	r3, [sp, #0]
 8009ec2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	4966      	ldr	r1, [pc, #408]	; (800a060 <HAL_I2C_Mem_Read+0x448>)
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f000 fa7f 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 8009ece:	4603      	mov	r3, r0
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d001      	beq.n	8009ed8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009ed4:	2301      	movs	r3, #1
 8009ed6:	e0bf      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	681a      	ldr	r2, [r3, #0]
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009ee6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	681b      	ldr	r3, [r3, #0]
 8009eec:	691a      	ldr	r2, [r3, #16]
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ef2:	b2d2      	uxtb	r2, r2
 8009ef4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009efa:	1c5a      	adds	r2, r3, #1
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f04:	3b01      	subs	r3, #1
 8009f06:	b29a      	uxth	r2, r3
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	3b01      	subs	r3, #1
 8009f14:	b29a      	uxth	r2, r3
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f1c:	9300      	str	r3, [sp, #0]
 8009f1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f20:	2200      	movs	r2, #0
 8009f22:	494f      	ldr	r1, [pc, #316]	; (800a060 <HAL_I2C_Mem_Read+0x448>)
 8009f24:	68f8      	ldr	r0, [r7, #12]
 8009f26:	f000 fa51 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 8009f2a:	4603      	mov	r3, r0
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d001      	beq.n	8009f34 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009f30:	2301      	movs	r3, #1
 8009f32:	e091      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	681a      	ldr	r2, [r3, #0]
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f42:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	691a      	ldr	r2, [r3, #16]
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4e:	b2d2      	uxtb	r2, r2
 8009f50:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f52:	68fb      	ldr	r3, [r7, #12]
 8009f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f56:	1c5a      	adds	r2, r3, #1
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f60:	3b01      	subs	r3, #1
 8009f62:	b29a      	uxth	r2, r3
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	3b01      	subs	r3, #1
 8009f70:	b29a      	uxth	r2, r3
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	691a      	ldr	r2, [r3, #16]
 8009f7c:	68fb      	ldr	r3, [r7, #12]
 8009f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f80:	b2d2      	uxtb	r2, r2
 8009f82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f88:	1c5a      	adds	r2, r3, #1
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f92:	3b01      	subs	r3, #1
 8009f94:	b29a      	uxth	r2, r3
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f9e:	b29b      	uxth	r3, r3
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009fa8:	e042      	b.n	800a030 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009faa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fac:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009fae:	68f8      	ldr	r0, [r7, #12]
 8009fb0:	f000 fb64 	bl	800a67c <I2C_WaitOnRXNEFlagUntilTimeout>
 8009fb4:	4603      	mov	r3, r0
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d001      	beq.n	8009fbe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009fba:	2301      	movs	r3, #1
 8009fbc:	e04c      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009fbe:	68fb      	ldr	r3, [r7, #12]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	691a      	ldr	r2, [r3, #16]
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fc8:	b2d2      	uxtb	r2, r2
 8009fca:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fd0:	1c5a      	adds	r2, r3, #1
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	b29a      	uxth	r2, r3
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	3b01      	subs	r3, #1
 8009fea:	b29a      	uxth	r2, r3
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	681b      	ldr	r3, [r3, #0]
 8009ff4:	695b      	ldr	r3, [r3, #20]
 8009ff6:	f003 0304 	and.w	r3, r3, #4
 8009ffa:	2b04      	cmp	r3, #4
 8009ffc:	d118      	bne.n	800a030 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	691a      	ldr	r2, [r3, #16]
 800a004:	68fb      	ldr	r3, [r7, #12]
 800a006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a008:	b2d2      	uxtb	r2, r2
 800a00a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a010:	1c5a      	adds	r2, r3, #1
 800a012:	68fb      	ldr	r3, [r7, #12]
 800a014:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a01a:	3b01      	subs	r3, #1
 800a01c:	b29a      	uxth	r2, r3
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a026:	b29b      	uxth	r3, r3
 800a028:	3b01      	subs	r3, #1
 800a02a:	b29a      	uxth	r2, r3
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a034:	2b00      	cmp	r3, #0
 800a036:	f47f aec2 	bne.w	8009dbe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2220      	movs	r2, #32
 800a03e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	2200      	movs	r2, #0
 800a046:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	2200      	movs	r2, #0
 800a04e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800a052:	2300      	movs	r3, #0
 800a054:	e000      	b.n	800a058 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800a056:	2302      	movs	r3, #2
  }
}
 800a058:	4618      	mov	r0, r3
 800a05a:	3728      	adds	r7, #40	; 0x28
 800a05c:	46bd      	mov	sp, r7
 800a05e:	bd80      	pop	{r7, pc}
 800a060:	00010004 	.word	0x00010004

0800a064 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 800a064:	b480      	push	{r7}
 800a066:	b083      	sub	sp, #12
 800a068:	af00      	add	r7, sp, #0
 800a06a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a072:	b2db      	uxtb	r3, r3
 800a074:	2b20      	cmp	r3, #32
 800a076:	d124      	bne.n	800a0c2 <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2228      	movs	r2, #40	; 0x28
 800a07c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f003 0301 	and.w	r3, r3, #1
 800a08a:	2b01      	cmp	r3, #1
 800a08c:	d007      	beq.n	800a09e <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	681a      	ldr	r2, [r3, #0]
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f042 0201 	orr.w	r2, r2, #1
 800a09c:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	681b      	ldr	r3, [r3, #0]
 800a0a8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a0ac:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	685a      	ldr	r2, [r3, #4]
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 800a0bc:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	e000      	b.n	800a0c4 <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a0c2:	2302      	movs	r3, #2
  }
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	370c      	adds	r7, #12
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ce:	4770      	bx	lr

0800a0d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a0d0:	b580      	push	{r7, lr}
 800a0d2:	b088      	sub	sp, #32
 800a0d4:	af02      	add	r7, sp, #8
 800a0d6:	60f8      	str	r0, [r7, #12]
 800a0d8:	4608      	mov	r0, r1
 800a0da:	4611      	mov	r1, r2
 800a0dc:	461a      	mov	r2, r3
 800a0de:	4603      	mov	r3, r0
 800a0e0:	817b      	strh	r3, [r7, #10]
 800a0e2:	460b      	mov	r3, r1
 800a0e4:	813b      	strh	r3, [r7, #8]
 800a0e6:	4613      	mov	r3, r2
 800a0e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681a      	ldr	r2, [r3, #0]
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a0f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a0fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0fc:	9300      	str	r3, [sp, #0]
 800a0fe:	6a3b      	ldr	r3, [r7, #32]
 800a100:	2200      	movs	r2, #0
 800a102:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a106:	68f8      	ldr	r0, [r7, #12]
 800a108:	f000 f960 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 800a10c:	4603      	mov	r3, r0
 800a10e:	2b00      	cmp	r3, #0
 800a110:	d00d      	beq.n	800a12e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a11c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a120:	d103      	bne.n	800a12a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a128:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a12a:	2303      	movs	r3, #3
 800a12c:	e05f      	b.n	800a1ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a12e:	897b      	ldrh	r3, [r7, #10]
 800a130:	b2db      	uxtb	r3, r3
 800a132:	461a      	mov	r2, r3
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a13c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a13e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a140:	6a3a      	ldr	r2, [r7, #32]
 800a142:	492d      	ldr	r1, [pc, #180]	; (800a1f8 <I2C_RequestMemoryWrite+0x128>)
 800a144:	68f8      	ldr	r0, [r7, #12]
 800a146:	f000 f998 	bl	800a47a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a14a:	4603      	mov	r3, r0
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d001      	beq.n	800a154 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 800a150:	2301      	movs	r3, #1
 800a152:	e04c      	b.n	800a1ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a154:	2300      	movs	r3, #0
 800a156:	617b      	str	r3, [r7, #20]
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	695b      	ldr	r3, [r3, #20]
 800a15e:	617b      	str	r3, [r7, #20]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	699b      	ldr	r3, [r3, #24]
 800a166:	617b      	str	r3, [r7, #20]
 800a168:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a16a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a16c:	6a39      	ldr	r1, [r7, #32]
 800a16e:	68f8      	ldr	r0, [r7, #12]
 800a170:	f000 fa02 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 800a174:	4603      	mov	r3, r0
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00d      	beq.n	800a196 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a17a:	68fb      	ldr	r3, [r7, #12]
 800a17c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a17e:	2b04      	cmp	r3, #4
 800a180:	d107      	bne.n	800a192 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	681a      	ldr	r2, [r3, #0]
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a190:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a192:	2301      	movs	r3, #1
 800a194:	e02b      	b.n	800a1ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a196:	88fb      	ldrh	r3, [r7, #6]
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d105      	bne.n	800a1a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a19c:	893b      	ldrh	r3, [r7, #8]
 800a19e:	b2da      	uxtb	r2, r3
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	611a      	str	r2, [r3, #16]
 800a1a6:	e021      	b.n	800a1ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a1a8:	893b      	ldrh	r3, [r7, #8]
 800a1aa:	0a1b      	lsrs	r3, r3, #8
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	b2da      	uxtb	r2, r3
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1b8:	6a39      	ldr	r1, [r7, #32]
 800a1ba:	68f8      	ldr	r0, [r7, #12]
 800a1bc:	f000 f9dc 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 800a1c0:	4603      	mov	r3, r0
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d00d      	beq.n	800a1e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ca:	2b04      	cmp	r3, #4
 800a1cc:	d107      	bne.n	800a1de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	681a      	ldr	r2, [r3, #0]
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	681b      	ldr	r3, [r3, #0]
 800a1d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a1dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a1de:	2301      	movs	r3, #1
 800a1e0:	e005      	b.n	800a1ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a1e2:	893b      	ldrh	r3, [r7, #8]
 800a1e4:	b2da      	uxtb	r2, r3
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	4618      	mov	r0, r3
 800a1f0:	3718      	adds	r7, #24
 800a1f2:	46bd      	mov	sp, r7
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	bf00      	nop
 800a1f8:	00010002 	.word	0x00010002

0800a1fc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b088      	sub	sp, #32
 800a200:	af02      	add	r7, sp, #8
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	4608      	mov	r0, r1
 800a206:	4611      	mov	r1, r2
 800a208:	461a      	mov	r2, r3
 800a20a:	4603      	mov	r3, r0
 800a20c:	817b      	strh	r3, [r7, #10]
 800a20e:	460b      	mov	r3, r1
 800a210:	813b      	strh	r3, [r7, #8]
 800a212:	4613      	mov	r3, r2
 800a214:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	681a      	ldr	r2, [r3, #0]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a224:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	681a      	ldr	r2, [r3, #0]
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a234:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a238:	9300      	str	r3, [sp, #0]
 800a23a:	6a3b      	ldr	r3, [r7, #32]
 800a23c:	2200      	movs	r2, #0
 800a23e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a242:	68f8      	ldr	r0, [r7, #12]
 800a244:	f000 f8c2 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d00d      	beq.n	800a26a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a258:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a25c:	d103      	bne.n	800a266 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a264:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e0aa      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a26a:	897b      	ldrh	r3, [r7, #10]
 800a26c:	b2db      	uxtb	r3, r3
 800a26e:	461a      	mov	r2, r3
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a278:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a27a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a27c:	6a3a      	ldr	r2, [r7, #32]
 800a27e:	4952      	ldr	r1, [pc, #328]	; (800a3c8 <I2C_RequestMemoryRead+0x1cc>)
 800a280:	68f8      	ldr	r0, [r7, #12]
 800a282:	f000 f8fa 	bl	800a47a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a286:	4603      	mov	r3, r0
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d001      	beq.n	800a290 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800a28c:	2301      	movs	r3, #1
 800a28e:	e097      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a290:	2300      	movs	r3, #0
 800a292:	617b      	str	r3, [r7, #20]
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	695b      	ldr	r3, [r3, #20]
 800a29a:	617b      	str	r3, [r7, #20]
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	699b      	ldr	r3, [r3, #24]
 800a2a2:	617b      	str	r3, [r7, #20]
 800a2a4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2a8:	6a39      	ldr	r1, [r7, #32]
 800a2aa:	68f8      	ldr	r0, [r7, #12]
 800a2ac:	f000 f964 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d00d      	beq.n	800a2d2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2ba:	2b04      	cmp	r3, #4
 800a2bc:	d107      	bne.n	800a2ce <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	681a      	ldr	r2, [r3, #0]
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a2cc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	e076      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a2d2:	88fb      	ldrh	r3, [r7, #6]
 800a2d4:	2b01      	cmp	r3, #1
 800a2d6:	d105      	bne.n	800a2e4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a2d8:	893b      	ldrh	r3, [r7, #8]
 800a2da:	b2da      	uxtb	r2, r3
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	611a      	str	r2, [r3, #16]
 800a2e2:	e021      	b.n	800a328 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800a2e4:	893b      	ldrh	r3, [r7, #8]
 800a2e6:	0a1b      	lsrs	r3, r3, #8
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	b2da      	uxtb	r2, r3
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a2f4:	6a39      	ldr	r1, [r7, #32]
 800a2f6:	68f8      	ldr	r0, [r7, #12]
 800a2f8:	f000 f93e 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d00d      	beq.n	800a31e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a306:	2b04      	cmp	r3, #4
 800a308:	d107      	bne.n	800a31a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	681a      	ldr	r2, [r3, #0]
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a318:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800a31a:	2301      	movs	r3, #1
 800a31c:	e050      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800a31e:	893b      	ldrh	r3, [r7, #8]
 800a320:	b2da      	uxtb	r2, r3
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a328:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a32a:	6a39      	ldr	r1, [r7, #32]
 800a32c:	68f8      	ldr	r0, [r7, #12]
 800a32e:	f000 f923 	bl	800a578 <I2C_WaitOnTXEFlagUntilTimeout>
 800a332:	4603      	mov	r3, r0
 800a334:	2b00      	cmp	r3, #0
 800a336:	d00d      	beq.n	800a354 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a33c:	2b04      	cmp	r3, #4
 800a33e:	d107      	bne.n	800a350 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	681a      	ldr	r2, [r3, #0]
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a34e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800a350:	2301      	movs	r3, #1
 800a352:	e035      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	681a      	ldr	r2, [r3, #0]
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a362:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a366:	9300      	str	r3, [sp, #0]
 800a368:	6a3b      	ldr	r3, [r7, #32]
 800a36a:	2200      	movs	r2, #0
 800a36c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a370:	68f8      	ldr	r0, [r7, #12]
 800a372:	f000 f82b 	bl	800a3cc <I2C_WaitOnFlagUntilTimeout>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d00d      	beq.n	800a398 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	681b      	ldr	r3, [r3, #0]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a38a:	d103      	bne.n	800a394 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a392:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a394:	2303      	movs	r3, #3
 800a396:	e013      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a398:	897b      	ldrh	r3, [r7, #10]
 800a39a:	b2db      	uxtb	r3, r3
 800a39c:	f043 0301 	orr.w	r3, r3, #1
 800a3a0:	b2da      	uxtb	r2, r3
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a3a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3aa:	6a3a      	ldr	r2, [r7, #32]
 800a3ac:	4906      	ldr	r1, [pc, #24]	; (800a3c8 <I2C_RequestMemoryRead+0x1cc>)
 800a3ae:	68f8      	ldr	r0, [r7, #12]
 800a3b0:	f000 f863 	bl	800a47a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d001      	beq.n	800a3be <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a3ba:	2301      	movs	r3, #1
 800a3bc:	e000      	b.n	800a3c0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3718      	adds	r7, #24
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}
 800a3c8:	00010002 	.word	0x00010002

0800a3cc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b084      	sub	sp, #16
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	603b      	str	r3, [r7, #0]
 800a3d8:	4613      	mov	r3, r2
 800a3da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a3dc:	e025      	b.n	800a42a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3de:	683b      	ldr	r3, [r7, #0]
 800a3e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e4:	d021      	beq.n	800a42a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3e6:	f7fe fa8f 	bl	8008908 <HAL_GetTick>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	683a      	ldr	r2, [r7, #0]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d302      	bcc.n	800a3fc <I2C_WaitOnFlagUntilTimeout+0x30>
 800a3f6:	683b      	ldr	r3, [r7, #0]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d116      	bne.n	800a42a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2220      	movs	r2, #32
 800a406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a416:	f043 0220 	orr.w	r2, r3, #32
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e023      	b.n	800a472 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	0c1b      	lsrs	r3, r3, #16
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b01      	cmp	r3, #1
 800a432:	d10d      	bne.n	800a450 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	695b      	ldr	r3, [r3, #20]
 800a43a:	43da      	mvns	r2, r3
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4013      	ands	r3, r2
 800a440:	b29b      	uxth	r3, r3
 800a442:	2b00      	cmp	r3, #0
 800a444:	bf0c      	ite	eq
 800a446:	2301      	moveq	r3, #1
 800a448:	2300      	movne	r3, #0
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	461a      	mov	r2, r3
 800a44e:	e00c      	b.n	800a46a <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	699b      	ldr	r3, [r3, #24]
 800a456:	43da      	mvns	r2, r3
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	4013      	ands	r3, r2
 800a45c:	b29b      	uxth	r3, r3
 800a45e:	2b00      	cmp	r3, #0
 800a460:	bf0c      	ite	eq
 800a462:	2301      	moveq	r3, #1
 800a464:	2300      	movne	r3, #0
 800a466:	b2db      	uxtb	r3, r3
 800a468:	461a      	mov	r2, r3
 800a46a:	79fb      	ldrb	r3, [r7, #7]
 800a46c:	429a      	cmp	r2, r3
 800a46e:	d0b6      	beq.n	800a3de <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a470:	2300      	movs	r3, #0
}
 800a472:	4618      	mov	r0, r3
 800a474:	3710      	adds	r7, #16
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}

0800a47a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a47a:	b580      	push	{r7, lr}
 800a47c:	b084      	sub	sp, #16
 800a47e:	af00      	add	r7, sp, #0
 800a480:	60f8      	str	r0, [r7, #12]
 800a482:	60b9      	str	r1, [r7, #8]
 800a484:	607a      	str	r2, [r7, #4]
 800a486:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a488:	e051      	b.n	800a52e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	695b      	ldr	r3, [r3, #20]
 800a490:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a494:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a498:	d123      	bne.n	800a4e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	681a      	ldr	r2, [r3, #0]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a4a8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a4b2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	2200      	movs	r2, #0
 800a4b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	2220      	movs	r2, #32
 800a4be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	2200      	movs	r2, #0
 800a4c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ce:	f043 0204 	orr.w	r2, r3, #4
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	2200      	movs	r2, #0
 800a4da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a4de:	2301      	movs	r3, #1
 800a4e0:	e046      	b.n	800a570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4e8:	d021      	beq.n	800a52e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4ea:	f7fe fa0d 	bl	8008908 <HAL_GetTick>
 800a4ee:	4602      	mov	r2, r0
 800a4f0:	683b      	ldr	r3, [r7, #0]
 800a4f2:	1ad3      	subs	r3, r2, r3
 800a4f4:	687a      	ldr	r2, [r7, #4]
 800a4f6:	429a      	cmp	r2, r3
 800a4f8:	d302      	bcc.n	800a500 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d116      	bne.n	800a52e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	2200      	movs	r2, #0
 800a504:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2220      	movs	r2, #32
 800a50a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a51a:	f043 0220 	orr.w	r2, r3, #32
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2200      	movs	r2, #0
 800a526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a52a:	2301      	movs	r3, #1
 800a52c:	e020      	b.n	800a570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a52e:	68bb      	ldr	r3, [r7, #8]
 800a530:	0c1b      	lsrs	r3, r3, #16
 800a532:	b2db      	uxtb	r3, r3
 800a534:	2b01      	cmp	r3, #1
 800a536:	d10c      	bne.n	800a552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	695b      	ldr	r3, [r3, #20]
 800a53e:	43da      	mvns	r2, r3
 800a540:	68bb      	ldr	r3, [r7, #8]
 800a542:	4013      	ands	r3, r2
 800a544:	b29b      	uxth	r3, r3
 800a546:	2b00      	cmp	r3, #0
 800a548:	bf14      	ite	ne
 800a54a:	2301      	movne	r3, #1
 800a54c:	2300      	moveq	r3, #0
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	e00b      	b.n	800a56a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	699b      	ldr	r3, [r3, #24]
 800a558:	43da      	mvns	r2, r3
 800a55a:	68bb      	ldr	r3, [r7, #8]
 800a55c:	4013      	ands	r3, r2
 800a55e:	b29b      	uxth	r3, r3
 800a560:	2b00      	cmp	r3, #0
 800a562:	bf14      	ite	ne
 800a564:	2301      	movne	r3, #1
 800a566:	2300      	moveq	r3, #0
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	d18d      	bne.n	800a48a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a56e:	2300      	movs	r3, #0
}
 800a570:	4618      	mov	r0, r3
 800a572:	3710      	adds	r7, #16
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a584:	e02d      	b.n	800a5e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a586:	68f8      	ldr	r0, [r7, #12]
 800a588:	f000 f8ce 	bl	800a728 <I2C_IsAcknowledgeFailed>
 800a58c:	4603      	mov	r3, r0
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d001      	beq.n	800a596 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a592:	2301      	movs	r3, #1
 800a594:	e02d      	b.n	800a5f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a596:	68bb      	ldr	r3, [r7, #8]
 800a598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a59c:	d021      	beq.n	800a5e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a59e:	f7fe f9b3 	bl	8008908 <HAL_GetTick>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	1ad3      	subs	r3, r2, r3
 800a5a8:	68ba      	ldr	r2, [r7, #8]
 800a5aa:	429a      	cmp	r2, r3
 800a5ac:	d302      	bcc.n	800a5b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a5ae:	68bb      	ldr	r3, [r7, #8]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d116      	bne.n	800a5e2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	2220      	movs	r2, #32
 800a5be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5c2:	68fb      	ldr	r3, [r7, #12]
 800a5c4:	2200      	movs	r2, #0
 800a5c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5ce:	f043 0220 	orr.w	r2, r3, #32
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	2200      	movs	r2, #0
 800a5da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a5de:	2301      	movs	r3, #1
 800a5e0:	e007      	b.n	800a5f2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	695b      	ldr	r3, [r3, #20]
 800a5e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a5ec:	2b80      	cmp	r3, #128	; 0x80
 800a5ee:	d1ca      	bne.n	800a586 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a5f0:	2300      	movs	r3, #0
}
 800a5f2:	4618      	mov	r0, r3
 800a5f4:	3710      	adds	r7, #16
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bd80      	pop	{r7, pc}

0800a5fa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a5fa:	b580      	push	{r7, lr}
 800a5fc:	b084      	sub	sp, #16
 800a5fe:	af00      	add	r7, sp, #0
 800a600:	60f8      	str	r0, [r7, #12]
 800a602:	60b9      	str	r1, [r7, #8]
 800a604:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a606:	e02d      	b.n	800a664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a608:	68f8      	ldr	r0, [r7, #12]
 800a60a:	f000 f88d 	bl	800a728 <I2C_IsAcknowledgeFailed>
 800a60e:	4603      	mov	r3, r0
 800a610:	2b00      	cmp	r3, #0
 800a612:	d001      	beq.n	800a618 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a614:	2301      	movs	r3, #1
 800a616:	e02d      	b.n	800a674 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a618:	68bb      	ldr	r3, [r7, #8]
 800a61a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a61e:	d021      	beq.n	800a664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a620:	f7fe f972 	bl	8008908 <HAL_GetTick>
 800a624:	4602      	mov	r2, r0
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	1ad3      	subs	r3, r2, r3
 800a62a:	68ba      	ldr	r2, [r7, #8]
 800a62c:	429a      	cmp	r2, r3
 800a62e:	d302      	bcc.n	800a636 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a630:	68bb      	ldr	r3, [r7, #8]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d116      	bne.n	800a664 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2200      	movs	r2, #0
 800a63a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	2220      	movs	r2, #32
 800a640:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2200      	movs	r2, #0
 800a648:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a650:	f043 0220 	orr.w	r2, r3, #32
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a660:	2301      	movs	r3, #1
 800a662:	e007      	b.n	800a674 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	695b      	ldr	r3, [r3, #20]
 800a66a:	f003 0304 	and.w	r3, r3, #4
 800a66e:	2b04      	cmp	r3, #4
 800a670:	d1ca      	bne.n	800a608 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a672:	2300      	movs	r3, #0
}
 800a674:	4618      	mov	r0, r3
 800a676:	3710      	adds	r7, #16
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b084      	sub	sp, #16
 800a680:	af00      	add	r7, sp, #0
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a688:	e042      	b.n	800a710 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	695b      	ldr	r3, [r3, #20]
 800a690:	f003 0310 	and.w	r3, r3, #16
 800a694:	2b10      	cmp	r3, #16
 800a696:	d119      	bne.n	800a6cc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f06f 0210 	mvn.w	r2, #16
 800a6a0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	2220      	movs	r2, #32
 800a6ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	2200      	movs	r2, #0
 800a6b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a6c0:	68fb      	ldr	r3, [r7, #12]
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a6c8:	2301      	movs	r3, #1
 800a6ca:	e029      	b.n	800a720 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a6cc:	f7fe f91c 	bl	8008908 <HAL_GetTick>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	1ad3      	subs	r3, r2, r3
 800a6d6:	68ba      	ldr	r2, [r7, #8]
 800a6d8:	429a      	cmp	r2, r3
 800a6da:	d302      	bcc.n	800a6e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d116      	bne.n	800a710 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	2200      	movs	r2, #0
 800a6e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2220      	movs	r2, #32
 800a6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6fc:	f043 0220 	orr.w	r2, r3, #32
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	2200      	movs	r2, #0
 800a708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a70c:	2301      	movs	r3, #1
 800a70e:	e007      	b.n	800a720 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a71a:	2b40      	cmp	r3, #64	; 0x40
 800a71c:	d1b5      	bne.n	800a68a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a71e:	2300      	movs	r3, #0
}
 800a720:	4618      	mov	r0, r3
 800a722:	3710      	adds	r7, #16
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}

0800a728 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	695b      	ldr	r3, [r3, #20]
 800a736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a73a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a73e:	d11b      	bne.n	800a778 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	681b      	ldr	r3, [r3, #0]
 800a744:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a748:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	2200      	movs	r2, #0
 800a74e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	2220      	movs	r2, #32
 800a754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2200      	movs	r2, #0
 800a75c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a764:	f043 0204 	orr.w	r2, r3, #4
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2200      	movs	r2, #0
 800a770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a774:	2301      	movs	r3, #1
 800a776:	e000      	b.n	800a77a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a778:	2300      	movs	r3, #0
}
 800a77a:	4618      	mov	r0, r3
 800a77c:	370c      	adds	r7, #12
 800a77e:	46bd      	mov	sp, r7
 800a780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a784:	4770      	bx	lr

0800a786 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a786:	b480      	push	{r7}
 800a788:	b083      	sub	sp, #12
 800a78a:	af00      	add	r7, sp, #0
 800a78c:	6078      	str	r0, [r7, #4]
 800a78e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a796:	b2db      	uxtb	r3, r3
 800a798:	2b20      	cmp	r3, #32
 800a79a:	d129      	bne.n	800a7f0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	2224      	movs	r2, #36	; 0x24
 800a7a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	681a      	ldr	r2, [r3, #0]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f022 0201 	bic.w	r2, r2, #1
 800a7b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f022 0210 	bic.w	r2, r2, #16
 800a7c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	683a      	ldr	r2, [r7, #0]
 800a7d0:	430a      	orrs	r2, r1
 800a7d2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	681a      	ldr	r2, [r3, #0]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f042 0201 	orr.w	r2, r2, #1
 800a7e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	2220      	movs	r2, #32
 800a7e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	e000      	b.n	800a7f2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800a7f0:	2302      	movs	r3, #2
  }
}
 800a7f2:	4618      	mov	r0, r3
 800a7f4:	370c      	adds	r7, #12
 800a7f6:	46bd      	mov	sp, r7
 800a7f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fc:	4770      	bx	lr

0800a7fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a7fe:	b480      	push	{r7}
 800a800:	b085      	sub	sp, #20
 800a802:	af00      	add	r7, sp, #0
 800a804:	6078      	str	r0, [r7, #4]
 800a806:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800a808:	2300      	movs	r3, #0
 800a80a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a80c:	687b      	ldr	r3, [r7, #4]
 800a80e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a812:	b2db      	uxtb	r3, r3
 800a814:	2b20      	cmp	r3, #32
 800a816:	d12a      	bne.n	800a86e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2224      	movs	r2, #36	; 0x24
 800a81c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	681b      	ldr	r3, [r3, #0]
 800a82a:	f022 0201 	bic.w	r2, r2, #1
 800a82e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a836:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800a838:	89fb      	ldrh	r3, [r7, #14]
 800a83a:	f023 030f 	bic.w	r3, r3, #15
 800a83e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	b29a      	uxth	r2, r3
 800a844:	89fb      	ldrh	r3, [r7, #14]
 800a846:	4313      	orrs	r3, r2
 800a848:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	89fa      	ldrh	r2, [r7, #14]
 800a850:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	681a      	ldr	r2, [r3, #0]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	f042 0201 	orr.w	r2, r2, #1
 800a860:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2220      	movs	r2, #32
 800a866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800a86a:	2300      	movs	r3, #0
 800a86c:	e000      	b.n	800a870 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800a86e:	2302      	movs	r3, #2
  }
}
 800a870:	4618      	mov	r0, r3
 800a872:	3714      	adds	r7, #20
 800a874:	46bd      	mov	sp, r7
 800a876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 800a87c:	b580      	push	{r7, lr}
 800a87e:	b084      	sub	sp, #16
 800a880:	af00      	add	r7, sp, #0
 800a882:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d101      	bne.n	800a88e <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 800a88a:	2301      	movs	r3, #1
 800a88c:	e034      	b.n	800a8f8 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800a896:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f245 5255 	movw	r2, #21845	; 0x5555
 800a8a0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	6852      	ldr	r2, [r2, #4]
 800a8aa:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	687a      	ldr	r2, [r7, #4]
 800a8b2:	6892      	ldr	r2, [r2, #8]
 800a8b4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800a8b6:	f7fe f827 	bl	8008908 <HAL_GetTick>
 800a8ba:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a8bc:	e00f      	b.n	800a8de <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800a8be:	f7fe f823 	bl	8008908 <HAL_GetTick>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	2b31      	cmp	r3, #49	; 0x31
 800a8ca:	d908      	bls.n	800a8de <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	68db      	ldr	r3, [r3, #12]
 800a8d2:	f003 0303 	and.w	r3, r3, #3
 800a8d6:	2b00      	cmp	r3, #0
 800a8d8:	d001      	beq.n	800a8de <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e00c      	b.n	800a8f8 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	68db      	ldr	r3, [r3, #12]
 800a8e4:	f003 0303 	and.w	r3, r3, #3
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d1e8      	bne.n	800a8be <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a8f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a8f6:	2300      	movs	r3, #0
}
 800a8f8:	4618      	mov	r0, r3
 800a8fa:	3710      	adds	r7, #16
 800a8fc:	46bd      	mov	sp, r7
 800a8fe:	bd80      	pop	{r7, pc}

0800a900 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800a900:	b480      	push	{r7}
 800a902:	b083      	sub	sp, #12
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800a910:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	370c      	adds	r7, #12
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr

0800a920 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800a920:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a922:	b08f      	sub	sp, #60	; 0x3c
 800a924:	af0a      	add	r7, sp, #40	; 0x28
 800a926:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d101      	bne.n	800a932 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800a92e:	2301      	movs	r3, #1
 800a930:	e10f      	b.n	800ab52 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800a93e:	b2db      	uxtb	r3, r3
 800a940:	2b00      	cmp	r3, #0
 800a942:	d106      	bne.n	800a952 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2200      	movs	r2, #0
 800a948:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f00e ffe5 	bl	801991c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	2203      	movs	r2, #3
 800a956:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800a95a:	68bb      	ldr	r3, [r7, #8]
 800a95c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a95e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a962:	2b00      	cmp	r3, #0
 800a964:	d102      	bne.n	800a96c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	4618      	mov	r0, r3
 800a972:	f004 fe2c 	bl	800f5ce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	603b      	str	r3, [r7, #0]
 800a97c:	687e      	ldr	r6, [r7, #4]
 800a97e:	466d      	mov	r5, sp
 800a980:	f106 0410 	add.w	r4, r6, #16
 800a984:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a986:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a988:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800a98a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a98c:	e894 0003 	ldmia.w	r4, {r0, r1}
 800a990:	e885 0003 	stmia.w	r5, {r0, r1}
 800a994:	1d33      	adds	r3, r6, #4
 800a996:	cb0e      	ldmia	r3, {r1, r2, r3}
 800a998:	6838      	ldr	r0, [r7, #0]
 800a99a:	f004 fd03 	bl	800f3a4 <USB_CoreInit>
 800a99e:	4603      	mov	r3, r0
 800a9a0:	2b00      	cmp	r3, #0
 800a9a2:	d005      	beq.n	800a9b0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2202      	movs	r2, #2
 800a9a8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e0d0      	b.n	800ab52 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2100      	movs	r1, #0
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f004 fe1a 	bl	800f5f0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800a9bc:	2300      	movs	r3, #0
 800a9be:	73fb      	strb	r3, [r7, #15]
 800a9c0:	e04a      	b.n	800aa58 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800a9c2:	7bfa      	ldrb	r2, [r7, #15]
 800a9c4:	6879      	ldr	r1, [r7, #4]
 800a9c6:	4613      	mov	r3, r2
 800a9c8:	00db      	lsls	r3, r3, #3
 800a9ca:	1a9b      	subs	r3, r3, r2
 800a9cc:	009b      	lsls	r3, r3, #2
 800a9ce:	440b      	add	r3, r1
 800a9d0:	333d      	adds	r3, #61	; 0x3d
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800a9d6:	7bfa      	ldrb	r2, [r7, #15]
 800a9d8:	6879      	ldr	r1, [r7, #4]
 800a9da:	4613      	mov	r3, r2
 800a9dc:	00db      	lsls	r3, r3, #3
 800a9de:	1a9b      	subs	r3, r3, r2
 800a9e0:	009b      	lsls	r3, r3, #2
 800a9e2:	440b      	add	r3, r1
 800a9e4:	333c      	adds	r3, #60	; 0x3c
 800a9e6:	7bfa      	ldrb	r2, [r7, #15]
 800a9e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800a9ea:	7bfa      	ldrb	r2, [r7, #15]
 800a9ec:	7bfb      	ldrb	r3, [r7, #15]
 800a9ee:	b298      	uxth	r0, r3
 800a9f0:	6879      	ldr	r1, [r7, #4]
 800a9f2:	4613      	mov	r3, r2
 800a9f4:	00db      	lsls	r3, r3, #3
 800a9f6:	1a9b      	subs	r3, r3, r2
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	440b      	add	r3, r1
 800a9fc:	3342      	adds	r3, #66	; 0x42
 800a9fe:	4602      	mov	r2, r0
 800aa00:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800aa02:	7bfa      	ldrb	r2, [r7, #15]
 800aa04:	6879      	ldr	r1, [r7, #4]
 800aa06:	4613      	mov	r3, r2
 800aa08:	00db      	lsls	r3, r3, #3
 800aa0a:	1a9b      	subs	r3, r3, r2
 800aa0c:	009b      	lsls	r3, r3, #2
 800aa0e:	440b      	add	r3, r1
 800aa10:	333f      	adds	r3, #63	; 0x3f
 800aa12:	2200      	movs	r2, #0
 800aa14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800aa16:	7bfa      	ldrb	r2, [r7, #15]
 800aa18:	6879      	ldr	r1, [r7, #4]
 800aa1a:	4613      	mov	r3, r2
 800aa1c:	00db      	lsls	r3, r3, #3
 800aa1e:	1a9b      	subs	r3, r3, r2
 800aa20:	009b      	lsls	r3, r3, #2
 800aa22:	440b      	add	r3, r1
 800aa24:	3344      	adds	r3, #68	; 0x44
 800aa26:	2200      	movs	r2, #0
 800aa28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800aa2a:	7bfa      	ldrb	r2, [r7, #15]
 800aa2c:	6879      	ldr	r1, [r7, #4]
 800aa2e:	4613      	mov	r3, r2
 800aa30:	00db      	lsls	r3, r3, #3
 800aa32:	1a9b      	subs	r3, r3, r2
 800aa34:	009b      	lsls	r3, r3, #2
 800aa36:	440b      	add	r3, r1
 800aa38:	3348      	adds	r3, #72	; 0x48
 800aa3a:	2200      	movs	r2, #0
 800aa3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800aa3e:	7bfa      	ldrb	r2, [r7, #15]
 800aa40:	6879      	ldr	r1, [r7, #4]
 800aa42:	4613      	mov	r3, r2
 800aa44:	00db      	lsls	r3, r3, #3
 800aa46:	1a9b      	subs	r3, r3, r2
 800aa48:	009b      	lsls	r3, r3, #2
 800aa4a:	440b      	add	r3, r1
 800aa4c:	3350      	adds	r3, #80	; 0x50
 800aa4e:	2200      	movs	r2, #0
 800aa50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa52:	7bfb      	ldrb	r3, [r7, #15]
 800aa54:	3301      	adds	r3, #1
 800aa56:	73fb      	strb	r3, [r7, #15]
 800aa58:	7bfa      	ldrb	r2, [r7, #15]
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	685b      	ldr	r3, [r3, #4]
 800aa5e:	429a      	cmp	r2, r3
 800aa60:	d3af      	bcc.n	800a9c2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aa62:	2300      	movs	r3, #0
 800aa64:	73fb      	strb	r3, [r7, #15]
 800aa66:	e044      	b.n	800aaf2 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800aa68:	7bfa      	ldrb	r2, [r7, #15]
 800aa6a:	6879      	ldr	r1, [r7, #4]
 800aa6c:	4613      	mov	r3, r2
 800aa6e:	00db      	lsls	r3, r3, #3
 800aa70:	1a9b      	subs	r3, r3, r2
 800aa72:	009b      	lsls	r3, r3, #2
 800aa74:	440b      	add	r3, r1
 800aa76:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800aa7a:	2200      	movs	r2, #0
 800aa7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800aa7e:	7bfa      	ldrb	r2, [r7, #15]
 800aa80:	6879      	ldr	r1, [r7, #4]
 800aa82:	4613      	mov	r3, r2
 800aa84:	00db      	lsls	r3, r3, #3
 800aa86:	1a9b      	subs	r3, r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	440b      	add	r3, r1
 800aa8c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800aa90:	7bfa      	ldrb	r2, [r7, #15]
 800aa92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800aa94:	7bfa      	ldrb	r2, [r7, #15]
 800aa96:	6879      	ldr	r1, [r7, #4]
 800aa98:	4613      	mov	r3, r2
 800aa9a:	00db      	lsls	r3, r3, #3
 800aa9c:	1a9b      	subs	r3, r3, r2
 800aa9e:	009b      	lsls	r3, r3, #2
 800aaa0:	440b      	add	r3, r1
 800aaa2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800aaaa:	7bfa      	ldrb	r2, [r7, #15]
 800aaac:	6879      	ldr	r1, [r7, #4]
 800aaae:	4613      	mov	r3, r2
 800aab0:	00db      	lsls	r3, r3, #3
 800aab2:	1a9b      	subs	r3, r3, r2
 800aab4:	009b      	lsls	r3, r3, #2
 800aab6:	440b      	add	r3, r1
 800aab8:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800aabc:	2200      	movs	r2, #0
 800aabe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800aac0:	7bfa      	ldrb	r2, [r7, #15]
 800aac2:	6879      	ldr	r1, [r7, #4]
 800aac4:	4613      	mov	r3, r2
 800aac6:	00db      	lsls	r3, r3, #3
 800aac8:	1a9b      	subs	r3, r3, r2
 800aaca:	009b      	lsls	r3, r3, #2
 800aacc:	440b      	add	r3, r1
 800aace:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800aad2:	2200      	movs	r2, #0
 800aad4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800aad6:	7bfa      	ldrb	r2, [r7, #15]
 800aad8:	6879      	ldr	r1, [r7, #4]
 800aada:	4613      	mov	r3, r2
 800aadc:	00db      	lsls	r3, r3, #3
 800aade:	1a9b      	subs	r3, r3, r2
 800aae0:	009b      	lsls	r3, r3, #2
 800aae2:	440b      	add	r3, r1
 800aae4:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800aae8:	2200      	movs	r2, #0
 800aaea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800aaec:	7bfb      	ldrb	r3, [r7, #15]
 800aaee:	3301      	adds	r3, #1
 800aaf0:	73fb      	strb	r3, [r7, #15]
 800aaf2:	7bfa      	ldrb	r2, [r7, #15]
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d3b5      	bcc.n	800aa68 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	603b      	str	r3, [r7, #0]
 800ab02:	687e      	ldr	r6, [r7, #4]
 800ab04:	466d      	mov	r5, sp
 800ab06:	f106 0410 	add.w	r4, r6, #16
 800ab0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800ab10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800ab12:	e894 0003 	ldmia.w	r4, {r0, r1}
 800ab16:	e885 0003 	stmia.w	r5, {r0, r1}
 800ab1a:	1d33      	adds	r3, r6, #4
 800ab1c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ab1e:	6838      	ldr	r0, [r7, #0]
 800ab20:	f004 fdb2 	bl	800f688 <USB_DevInit>
 800ab24:	4603      	mov	r3, r0
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	d005      	beq.n	800ab36 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2202      	movs	r2, #2
 800ab2e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800ab32:	2301      	movs	r3, #1
 800ab34:	e00d      	b.n	800ab52 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2201      	movs	r2, #1
 800ab42:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	f005 fe2e 	bl	80107ac <USB_DevDisconnect>

  return HAL_OK;
 800ab50:	2300      	movs	r3, #0
}
 800ab52:	4618      	mov	r0, r3
 800ab54:	3714      	adds	r7, #20
 800ab56:	46bd      	mov	sp, r7
 800ab58:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ab5a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800ab5a:	b580      	push	{r7, lr}
 800ab5c:	b084      	sub	sp, #16
 800ab5e:	af00      	add	r7, sp, #0
 800ab60:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800ab6e:	2b01      	cmp	r3, #1
 800ab70:	d101      	bne.n	800ab76 <HAL_PCD_Start+0x1c>
 800ab72:	2302      	movs	r3, #2
 800ab74:	e020      	b.n	800abb8 <HAL_PCD_Start+0x5e>
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	2201      	movs	r2, #1
 800ab7a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d109      	bne.n	800ab9a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800ab8a:	2b01      	cmp	r3, #1
 800ab8c:	d005      	beq.n	800ab9a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab92:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	4618      	mov	r0, r3
 800aba0:	f004 fd04 	bl	800f5ac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	4618      	mov	r0, r3
 800abaa:	f005 fdde 	bl	801076a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	2200      	movs	r2, #0
 800abb2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800abb6:	2300      	movs	r3, #0
}
 800abb8:	4618      	mov	r0, r3
 800abba:	3710      	adds	r7, #16
 800abbc:	46bd      	mov	sp, r7
 800abbe:	bd80      	pop	{r7, pc}

0800abc0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800abc0:	b590      	push	{r4, r7, lr}
 800abc2:	b08d      	sub	sp, #52	; 0x34
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800abce:	6a3b      	ldr	r3, [r7, #32]
 800abd0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t temp;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	4618      	mov	r0, r3
 800abd8:	f005 fe9c 	bl	8010914 <USB_GetMode>
 800abdc:	4603      	mov	r3, r0
 800abde:	2b00      	cmp	r3, #0
 800abe0:	f040 839d 	bne.w	800b31e <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	4618      	mov	r0, r3
 800abea:	f005 fe00 	bl	80107ee <USB_ReadInterrupts>
 800abee:	4603      	mov	r3, r0
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	f000 8393 	beq.w	800b31c <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	681b      	ldr	r3, [r3, #0]
 800abfa:	4618      	mov	r0, r3
 800abfc:	f005 fdf7 	bl	80107ee <USB_ReadInterrupts>
 800ac00:	4603      	mov	r3, r0
 800ac02:	f003 0302 	and.w	r3, r3, #2
 800ac06:	2b02      	cmp	r3, #2
 800ac08:	d107      	bne.n	800ac1a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	695a      	ldr	r2, [r3, #20]
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	f002 0202 	and.w	r2, r2, #2
 800ac18:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	4618      	mov	r0, r3
 800ac20:	f005 fde5 	bl	80107ee <USB_ReadInterrupts>
 800ac24:	4603      	mov	r3, r0
 800ac26:	f003 0310 	and.w	r3, r3, #16
 800ac2a:	2b10      	cmp	r3, #16
 800ac2c:	d161      	bne.n	800acf2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	681b      	ldr	r3, [r3, #0]
 800ac32:	699a      	ldr	r2, [r3, #24]
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	f022 0210 	bic.w	r2, r2, #16
 800ac3c:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 800ac3e:	6a3b      	ldr	r3, [r7, #32]
 800ac40:	6a1b      	ldr	r3, [r3, #32]
 800ac42:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800ac44:	69bb      	ldr	r3, [r7, #24]
 800ac46:	f003 020f 	and.w	r2, r3, #15
 800ac4a:	4613      	mov	r3, r2
 800ac4c:	00db      	lsls	r3, r3, #3
 800ac4e:	1a9b      	subs	r3, r3, r2
 800ac50:	009b      	lsls	r3, r3, #2
 800ac52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800ac56:	687a      	ldr	r2, [r7, #4]
 800ac58:	4413      	add	r3, r2
 800ac5a:	3304      	adds	r3, #4
 800ac5c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800ac5e:	69bb      	ldr	r3, [r7, #24]
 800ac60:	0c5b      	lsrs	r3, r3, #17
 800ac62:	f003 030f 	and.w	r3, r3, #15
 800ac66:	2b02      	cmp	r3, #2
 800ac68:	d124      	bne.n	800acb4 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 800ac6a:	69ba      	ldr	r2, [r7, #24]
 800ac6c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 800ac70:	4013      	ands	r3, r2
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d035      	beq.n	800ace2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 800ac7a:	69bb      	ldr	r3, [r7, #24]
 800ac7c:	091b      	lsrs	r3, r3, #4
 800ac7e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800ac80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ac84:	b29b      	uxth	r3, r3
 800ac86:	461a      	mov	r2, r3
 800ac88:	6a38      	ldr	r0, [r7, #32]
 800ac8a:	f005 fc1c 	bl	80104c6 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	68da      	ldr	r2, [r3, #12]
 800ac92:	69bb      	ldr	r3, [r7, #24]
 800ac94:	091b      	lsrs	r3, r3, #4
 800ac96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ac9a:	441a      	add	r2, r3
 800ac9c:	697b      	ldr	r3, [r7, #20]
 800ac9e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	699a      	ldr	r2, [r3, #24]
 800aca4:	69bb      	ldr	r3, [r7, #24]
 800aca6:	091b      	lsrs	r3, r3, #4
 800aca8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800acac:	441a      	add	r2, r3
 800acae:	697b      	ldr	r3, [r7, #20]
 800acb0:	619a      	str	r2, [r3, #24]
 800acb2:	e016      	b.n	800ace2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	0c5b      	lsrs	r3, r3, #17
 800acb8:	f003 030f 	and.w	r3, r3, #15
 800acbc:	2b06      	cmp	r3, #6
 800acbe:	d110      	bne.n	800ace2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800acc6:	2208      	movs	r2, #8
 800acc8:	4619      	mov	r1, r3
 800acca:	6a38      	ldr	r0, [r7, #32]
 800accc:	f005 fbfb 	bl	80104c6 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	699a      	ldr	r2, [r3, #24]
 800acd4:	69bb      	ldr	r3, [r7, #24]
 800acd6:	091b      	lsrs	r3, r3, #4
 800acd8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800acdc:	441a      	add	r2, r3
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	681b      	ldr	r3, [r3, #0]
 800ace6:	699a      	ldr	r2, [r3, #24]
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	f042 0210 	orr.w	r2, r2, #16
 800acf0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	4618      	mov	r0, r3
 800acf8:	f005 fd79 	bl	80107ee <USB_ReadInterrupts>
 800acfc:	4603      	mov	r3, r0
 800acfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ad02:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800ad06:	d16e      	bne.n	800ade6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	681b      	ldr	r3, [r3, #0]
 800ad10:	4618      	mov	r0, r3
 800ad12:	f005 fd7f 	bl	8010814 <USB_ReadDevAllOutEpInterrupt>
 800ad16:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800ad18:	e062      	b.n	800ade0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 800ad1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1c:	f003 0301 	and.w	r3, r3, #1
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	d057      	beq.n	800add4 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ad2a:	b2d2      	uxtb	r2, r2
 800ad2c:	4611      	mov	r1, r2
 800ad2e:	4618      	mov	r0, r3
 800ad30:	f005 fda4 	bl	801087c <USB_ReadDevOutEPInterrupt>
 800ad34:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800ad36:	693b      	ldr	r3, [r7, #16]
 800ad38:	f003 0301 	and.w	r3, r3, #1
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d00c      	beq.n	800ad5a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800ad40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad42:	015a      	lsls	r2, r3, #5
 800ad44:	69fb      	ldr	r3, [r7, #28]
 800ad46:	4413      	add	r3, r2
 800ad48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad4c:	461a      	mov	r2, r3
 800ad4e:	2301      	movs	r3, #1
 800ad50:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800ad52:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 fdb1 	bl	800b8bc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800ad5a:	693b      	ldr	r3, [r7, #16]
 800ad5c:	f003 0308 	and.w	r3, r3, #8
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d00c      	beq.n	800ad7e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800ad64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad66:	015a      	lsls	r2, r3, #5
 800ad68:	69fb      	ldr	r3, [r7, #28]
 800ad6a:	4413      	add	r3, r2
 800ad6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad70:	461a      	mov	r2, r3
 800ad72:	2308      	movs	r3, #8
 800ad74:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800ad76:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800ad78:	6878      	ldr	r0, [r7, #4]
 800ad7a:	f000 feab 	bl	800bad4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800ad7e:	693b      	ldr	r3, [r7, #16]
 800ad80:	f003 0310 	and.w	r3, r3, #16
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d008      	beq.n	800ad9a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800ad88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad8a:	015a      	lsls	r2, r3, #5
 800ad8c:	69fb      	ldr	r3, [r7, #28]
 800ad8e:	4413      	add	r3, r2
 800ad90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad94:	461a      	mov	r2, r3
 800ad96:	2310      	movs	r3, #16
 800ad98:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ad9a:	693b      	ldr	r3, [r7, #16]
 800ad9c:	f003 0320 	and.w	r3, r3, #32
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d008      	beq.n	800adb6 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ada4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ada6:	015a      	lsls	r2, r3, #5
 800ada8:	69fb      	ldr	r3, [r7, #28]
 800adaa:	4413      	add	r3, r2
 800adac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adb0:	461a      	mov	r2, r3
 800adb2:	2320      	movs	r3, #32
 800adb4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	d009      	beq.n	800add4 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800adc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adc2:	015a      	lsls	r2, r3, #5
 800adc4:	69fb      	ldr	r3, [r7, #28]
 800adc6:	4413      	add	r3, r2
 800adc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800adcc:	461a      	mov	r2, r3
 800adce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800add2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800add4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add6:	3301      	adds	r3, #1
 800add8:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800adda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800addc:	085b      	lsrs	r3, r3, #1
 800adde:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800ade0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d199      	bne.n	800ad1a <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	4618      	mov	r0, r3
 800adec:	f005 fcff 	bl	80107ee <USB_ReadInterrupts>
 800adf0:	4603      	mov	r3, r0
 800adf2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800adf6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800adfa:	f040 80c0 	bne.w	800af7e <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4618      	mov	r0, r3
 800ae04:	f005 fd20 	bl	8010848 <USB_ReadDevAllInEpInterrupt>
 800ae08:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800ae0e:	e0b2      	b.n	800af76 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800ae10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae12:	f003 0301 	and.w	r3, r3, #1
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	f000 80a7 	beq.w	800af6a <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae22:	b2d2      	uxtb	r2, r2
 800ae24:	4611      	mov	r1, r2
 800ae26:	4618      	mov	r0, r3
 800ae28:	f005 fd46 	bl	80108b8 <USB_ReadDevInEPInterrupt>
 800ae2c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800ae2e:	693b      	ldr	r3, [r7, #16]
 800ae30:	f003 0301 	and.w	r3, r3, #1
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d057      	beq.n	800aee8 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800ae38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae3a:	f003 030f 	and.w	r3, r3, #15
 800ae3e:	2201      	movs	r2, #1
 800ae40:	fa02 f303 	lsl.w	r3, r2, r3
 800ae44:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800ae46:	69fb      	ldr	r3, [r7, #28]
 800ae48:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	43db      	mvns	r3, r3
 800ae52:	69f9      	ldr	r1, [r7, #28]
 800ae54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ae58:	4013      	ands	r3, r2
 800ae5a:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800ae5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae5e:	015a      	lsls	r2, r3, #5
 800ae60:	69fb      	ldr	r3, [r7, #28]
 800ae62:	4413      	add	r3, r2
 800ae64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae68:	461a      	mov	r2, r3
 800ae6a:	2301      	movs	r3, #1
 800ae6c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	691b      	ldr	r3, [r3, #16]
 800ae72:	2b01      	cmp	r3, #1
 800ae74:	d132      	bne.n	800aedc <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800ae76:	6879      	ldr	r1, [r7, #4]
 800ae78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae7a:	4613      	mov	r3, r2
 800ae7c:	00db      	lsls	r3, r3, #3
 800ae7e:	1a9b      	subs	r3, r3, r2
 800ae80:	009b      	lsls	r3, r3, #2
 800ae82:	440b      	add	r3, r1
 800ae84:	3348      	adds	r3, #72	; 0x48
 800ae86:	6819      	ldr	r1, [r3, #0]
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae8c:	4613      	mov	r3, r2
 800ae8e:	00db      	lsls	r3, r3, #3
 800ae90:	1a9b      	subs	r3, r3, r2
 800ae92:	009b      	lsls	r3, r3, #2
 800ae94:	4403      	add	r3, r0
 800ae96:	3344      	adds	r3, #68	; 0x44
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	4419      	add	r1, r3
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aea0:	4613      	mov	r3, r2
 800aea2:	00db      	lsls	r3, r3, #3
 800aea4:	1a9b      	subs	r3, r3, r2
 800aea6:	009b      	lsls	r3, r3, #2
 800aea8:	4403      	add	r3, r0
 800aeaa:	3348      	adds	r3, #72	; 0x48
 800aeac:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800aeae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d113      	bne.n	800aedc <HAL_PCD_IRQHandler+0x31c>
 800aeb4:	6879      	ldr	r1, [r7, #4]
 800aeb6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800aeb8:	4613      	mov	r3, r2
 800aeba:	00db      	lsls	r3, r3, #3
 800aebc:	1a9b      	subs	r3, r3, r2
 800aebe:	009b      	lsls	r3, r3, #2
 800aec0:	440b      	add	r3, r1
 800aec2:	3350      	adds	r3, #80	; 0x50
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d108      	bne.n	800aedc <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	6818      	ldr	r0, [r3, #0]
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800aed4:	461a      	mov	r2, r3
 800aed6:	2101      	movs	r1, #1
 800aed8:	f005 fd4e 	bl	8010978 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800aedc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aede:	b2db      	uxtb	r3, r3
 800aee0:	4619      	mov	r1, r3
 800aee2:	6878      	ldr	r0, [r7, #4]
 800aee4:	f00e fda9 	bl	8019a3a <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	f003 0308 	and.w	r3, r3, #8
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d008      	beq.n	800af04 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800aef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef4:	015a      	lsls	r2, r3, #5
 800aef6:	69fb      	ldr	r3, [r7, #28]
 800aef8:	4413      	add	r3, r2
 800aefa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aefe:	461a      	mov	r2, r3
 800af00:	2308      	movs	r3, #8
 800af02:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	f003 0310 	and.w	r3, r3, #16
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d008      	beq.n	800af20 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800af0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af10:	015a      	lsls	r2, r3, #5
 800af12:	69fb      	ldr	r3, [r7, #28]
 800af14:	4413      	add	r3, r2
 800af16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af1a:	461a      	mov	r2, r3
 800af1c:	2310      	movs	r3, #16
 800af1e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800af26:	2b00      	cmp	r3, #0
 800af28:	d008      	beq.n	800af3c <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800af2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2c:	015a      	lsls	r2, r3, #5
 800af2e:	69fb      	ldr	r3, [r7, #28]
 800af30:	4413      	add	r3, r2
 800af32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af36:	461a      	mov	r2, r3
 800af38:	2340      	movs	r3, #64	; 0x40
 800af3a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800af3c:	693b      	ldr	r3, [r7, #16]
 800af3e:	f003 0302 	and.w	r3, r3, #2
 800af42:	2b00      	cmp	r3, #0
 800af44:	d008      	beq.n	800af58 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800af46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af48:	015a      	lsls	r2, r3, #5
 800af4a:	69fb      	ldr	r3, [r7, #28]
 800af4c:	4413      	add	r3, r2
 800af4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af52:	461a      	mov	r2, r3
 800af54:	2302      	movs	r3, #2
 800af56:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d003      	beq.n	800af6a <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800af62:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800af64:	6878      	ldr	r0, [r7, #4]
 800af66:	f000 fc1b 	bl	800b7a0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6c:	3301      	adds	r3, #1
 800af6e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800af70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af72:	085b      	lsrs	r3, r3, #1
 800af74:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800af76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af78:	2b00      	cmp	r3, #0
 800af7a:	f47f af49 	bne.w	800ae10 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	4618      	mov	r0, r3
 800af84:	f005 fc33 	bl	80107ee <USB_ReadInterrupts>
 800af88:	4603      	mov	r3, r0
 800af8a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af92:	d122      	bne.n	800afda <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800af94:	69fb      	ldr	r3, [r7, #28]
 800af96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af9a:	685b      	ldr	r3, [r3, #4]
 800af9c:	69fa      	ldr	r2, [r7, #28]
 800af9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800afa2:	f023 0301 	bic.w	r3, r3, #1
 800afa6:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d108      	bne.n	800afc4 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2200      	movs	r2, #0
 800afb6:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800afba:	2100      	movs	r1, #0
 800afbc:	6878      	ldr	r0, [r7, #4]
 800afbe:	f000 fe27 	bl	800bc10 <HAL_PCDEx_LPM_Callback>
 800afc2:	e002      	b.n	800afca <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800afc4:	6878      	ldr	r0, [r7, #4]
 800afc6:	f00e fdaf 	bl	8019b28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	695a      	ldr	r2, [r3, #20]
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800afd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	4618      	mov	r0, r3
 800afe0:	f005 fc05 	bl	80107ee <USB_ReadInterrupts>
 800afe4:	4603      	mov	r3, r0
 800afe6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800afea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800afee:	d112      	bne.n	800b016 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800aff0:	69fb      	ldr	r3, [r7, #28]
 800aff2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	f003 0301 	and.w	r3, r3, #1
 800affc:	2b01      	cmp	r3, #1
 800affe:	d102      	bne.n	800b006 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800b000:	6878      	ldr	r0, [r7, #4]
 800b002:	f00e fd6b 	bl	8019adc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	695a      	ldr	r2, [r3, #20]
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800b014:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4618      	mov	r0, r3
 800b01c:	f005 fbe7 	bl	80107ee <USB_ReadInterrupts>
 800b020:	4603      	mov	r3, r0
 800b022:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b026:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b02a:	f040 80c7 	bne.w	800b1bc <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b034:	685b      	ldr	r3, [r3, #4]
 800b036:	69fa      	ldr	r2, [r7, #28]
 800b038:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b03c:	f023 0301 	bic.w	r3, r3, #1
 800b040:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	2110      	movs	r1, #16
 800b048:	4618      	mov	r0, r3
 800b04a:	f004 fc81 	bl	800f950 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b04e:	2300      	movs	r3, #0
 800b050:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b052:	e056      	b.n	800b102 <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800b054:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b056:	015a      	lsls	r2, r3, #5
 800b058:	69fb      	ldr	r3, [r7, #28]
 800b05a:	4413      	add	r3, r2
 800b05c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b060:	461a      	mov	r2, r3
 800b062:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b066:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b06a:	015a      	lsls	r2, r3, #5
 800b06c:	69fb      	ldr	r3, [r7, #28]
 800b06e:	4413      	add	r3, r2
 800b070:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b078:	0151      	lsls	r1, r2, #5
 800b07a:	69fa      	ldr	r2, [r7, #28]
 800b07c:	440a      	add	r2, r1
 800b07e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b082:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b086:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800b088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b08a:	015a      	lsls	r2, r3, #5
 800b08c:	69fb      	ldr	r3, [r7, #28]
 800b08e:	4413      	add	r3, r2
 800b090:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b098:	0151      	lsls	r1, r2, #5
 800b09a:	69fa      	ldr	r2, [r7, #28]
 800b09c:	440a      	add	r2, r1
 800b09e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b0a2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b0a6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800b0a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0aa:	015a      	lsls	r2, r3, #5
 800b0ac:	69fb      	ldr	r3, [r7, #28]
 800b0ae:	4413      	add	r3, r2
 800b0b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0b4:	461a      	mov	r2, r3
 800b0b6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b0ba:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b0bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0be:	015a      	lsls	r2, r3, #5
 800b0c0:	69fb      	ldr	r3, [r7, #28]
 800b0c2:	4413      	add	r3, r2
 800b0c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0cc:	0151      	lsls	r1, r2, #5
 800b0ce:	69fa      	ldr	r2, [r7, #28]
 800b0d0:	440a      	add	r2, r1
 800b0d2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0d6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b0da:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800b0dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0de:	015a      	lsls	r2, r3, #5
 800b0e0:	69fb      	ldr	r3, [r7, #28]
 800b0e2:	4413      	add	r3, r2
 800b0e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b0ec:	0151      	lsls	r1, r2, #5
 800b0ee:	69fa      	ldr	r2, [r7, #28]
 800b0f0:	440a      	add	r2, r1
 800b0f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b0f6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b0fa:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0fe:	3301      	adds	r3, #1
 800b100:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	685b      	ldr	r3, [r3, #4]
 800b106:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b108:	429a      	cmp	r2, r3
 800b10a:	d3a3      	bcc.n	800b054 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800b10c:	69fb      	ldr	r3, [r7, #28]
 800b10e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b112:	69db      	ldr	r3, [r3, #28]
 800b114:	69fa      	ldr	r2, [r7, #28]
 800b116:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b11a:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800b11e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b124:	2b00      	cmp	r3, #0
 800b126:	d016      	beq.n	800b156 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800b128:	69fb      	ldr	r3, [r7, #28]
 800b12a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b12e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b132:	69fa      	ldr	r2, [r7, #28]
 800b134:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b138:	f043 030b 	orr.w	r3, r3, #11
 800b13c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800b140:	69fb      	ldr	r3, [r7, #28]
 800b142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b146:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b148:	69fa      	ldr	r2, [r7, #28]
 800b14a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b14e:	f043 030b 	orr.w	r3, r3, #11
 800b152:	6453      	str	r3, [r2, #68]	; 0x44
 800b154:	e015      	b.n	800b182 <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800b156:	69fb      	ldr	r3, [r7, #28]
 800b158:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b15c:	695b      	ldr	r3, [r3, #20]
 800b15e:	69fa      	ldr	r2, [r7, #28]
 800b160:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b164:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b168:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800b16c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b174:	691b      	ldr	r3, [r3, #16]
 800b176:	69fa      	ldr	r2, [r7, #28]
 800b178:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b17c:	f043 030b 	orr.w	r3, r3, #11
 800b180:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800b182:	69fb      	ldr	r3, [r7, #28]
 800b184:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	69fa      	ldr	r2, [r7, #28]
 800b18c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b190:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b194:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6818      	ldr	r0, [r3, #0]
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	691b      	ldr	r3, [r3, #16]
 800b19e:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	f005 fbe6 	bl	8010978 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	695a      	ldr	r2, [r3, #20]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800b1ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	f005 fb14 	bl	80107ee <USB_ReadInterrupts>
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b1cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b1d0:	d124      	bne.n	800b21c <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	f005 fbaa 	bl	8010930 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f004 fc12 	bl	800fa0a <USB_GetDevSpeed>
 800b1e6:	4603      	mov	r3, r0
 800b1e8:	461a      	mov	r2, r3
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681c      	ldr	r4, [r3, #0]
 800b1f2:	f001 f995 	bl	800c520 <HAL_RCC_GetHCLKFreq>
 800b1f6:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800b1fc:	b2db      	uxtb	r3, r3
 800b1fe:	461a      	mov	r2, r3
 800b200:	4620      	mov	r0, r4
 800b202:	f004 f931 	bl	800f468 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f00e fc3f 	bl	8019a8a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	695a      	ldr	r2, [r3, #20]
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 800b21a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	4618      	mov	r0, r3
 800b222:	f005 fae4 	bl	80107ee <USB_ReadInterrupts>
 800b226:	4603      	mov	r3, r0
 800b228:	f003 0308 	and.w	r3, r3, #8
 800b22c:	2b08      	cmp	r3, #8
 800b22e:	d10a      	bne.n	800b246 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800b230:	6878      	ldr	r0, [r7, #4]
 800b232:	f00e fc1c 	bl	8019a6e <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	681b      	ldr	r3, [r3, #0]
 800b23a:	695a      	ldr	r2, [r3, #20]
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	f002 0208 	and.w	r2, r2, #8
 800b244:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	4618      	mov	r0, r3
 800b24c:	f005 facf 	bl	80107ee <USB_ReadInterrupts>
 800b250:	4603      	mov	r3, r0
 800b252:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b256:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b25a:	d10f      	bne.n	800b27c <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800b25c:	2300      	movs	r3, #0
 800b25e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800b260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b262:	b2db      	uxtb	r3, r3
 800b264:	4619      	mov	r1, r3
 800b266:	6878      	ldr	r0, [r7, #4]
 800b268:	f00e fc7e 	bl	8019b68 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	695a      	ldr	r2, [r3, #20]
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800b27a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	4618      	mov	r0, r3
 800b282:	f005 fab4 	bl	80107ee <USB_ReadInterrupts>
 800b286:	4603      	mov	r3, r0
 800b288:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b28c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b290:	d10f      	bne.n	800b2b2 <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 800b292:	2300      	movs	r3, #0
 800b294:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800b296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b298:	b2db      	uxtb	r3, r3
 800b29a:	4619      	mov	r1, r3
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f00e fc51 	bl	8019b44 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	695a      	ldr	r2, [r3, #20]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800b2b0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f005 fa99 	bl	80107ee <USB_ReadInterrupts>
 800b2bc:	4603      	mov	r3, r0
 800b2be:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b2c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2c6:	d10a      	bne.n	800b2de <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800b2c8:	6878      	ldr	r0, [r7, #4]
 800b2ca:	f00e fc5f 	bl	8019b8c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800b2ce:	687b      	ldr	r3, [r7, #4]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	695a      	ldr	r2, [r3, #20]
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800b2dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	f005 fa83 	bl	80107ee <USB_ReadInterrupts>
 800b2e8:	4603      	mov	r3, r0
 800b2ea:	f003 0304 	and.w	r3, r3, #4
 800b2ee:	2b04      	cmp	r3, #4
 800b2f0:	d115      	bne.n	800b31e <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800b2fa:	69bb      	ldr	r3, [r7, #24]
 800b2fc:	f003 0304 	and.w	r3, r3, #4
 800b300:	2b00      	cmp	r3, #0
 800b302:	d002      	beq.n	800b30a <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f00e fc4f 	bl	8019ba8 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	6859      	ldr	r1, [r3, #4]
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	69ba      	ldr	r2, [r7, #24]
 800b316:	430a      	orrs	r2, r1
 800b318:	605a      	str	r2, [r3, #4]
 800b31a:	e000      	b.n	800b31e <HAL_PCD_IRQHandler+0x75e>
      return;
 800b31c:	bf00      	nop
    }
  }
}
 800b31e:	3734      	adds	r7, #52	; 0x34
 800b320:	46bd      	mov	sp, r7
 800b322:	bd90      	pop	{r4, r7, pc}

0800b324 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	460b      	mov	r3, r1
 800b32e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b336:	2b01      	cmp	r3, #1
 800b338:	d101      	bne.n	800b33e <HAL_PCD_SetAddress+0x1a>
 800b33a:	2302      	movs	r3, #2
 800b33c:	e013      	b.n	800b366 <HAL_PCD_SetAddress+0x42>
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	2201      	movs	r2, #1
 800b342:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	78fa      	ldrb	r2, [r7, #3]
 800b34a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	78fa      	ldrb	r2, [r7, #3]
 800b354:	4611      	mov	r1, r2
 800b356:	4618      	mov	r0, r3
 800b358:	f005 f9e1 	bl	801071e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	2200      	movs	r2, #0
 800b360:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b364:	2300      	movs	r3, #0
}
 800b366:	4618      	mov	r0, r3
 800b368:	3708      	adds	r7, #8
 800b36a:	46bd      	mov	sp, r7
 800b36c:	bd80      	pop	{r7, pc}

0800b36e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800b36e:	b580      	push	{r7, lr}
 800b370:	b084      	sub	sp, #16
 800b372:	af00      	add	r7, sp, #0
 800b374:	6078      	str	r0, [r7, #4]
 800b376:	4608      	mov	r0, r1
 800b378:	4611      	mov	r1, r2
 800b37a:	461a      	mov	r2, r3
 800b37c:	4603      	mov	r3, r0
 800b37e:	70fb      	strb	r3, [r7, #3]
 800b380:	460b      	mov	r3, r1
 800b382:	803b      	strh	r3, [r7, #0]
 800b384:	4613      	mov	r3, r2
 800b386:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800b388:	2300      	movs	r3, #0
 800b38a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b38c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b390:	2b00      	cmp	r3, #0
 800b392:	da0f      	bge.n	800b3b4 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b394:	78fb      	ldrb	r3, [r7, #3]
 800b396:	f003 020f 	and.w	r2, r3, #15
 800b39a:	4613      	mov	r3, r2
 800b39c:	00db      	lsls	r3, r3, #3
 800b39e:	1a9b      	subs	r3, r3, r2
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	3338      	adds	r3, #56	; 0x38
 800b3a4:	687a      	ldr	r2, [r7, #4]
 800b3a6:	4413      	add	r3, r2
 800b3a8:	3304      	adds	r3, #4
 800b3aa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	705a      	strb	r2, [r3, #1]
 800b3b2:	e00f      	b.n	800b3d4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b3b4:	78fb      	ldrb	r3, [r7, #3]
 800b3b6:	f003 020f 	and.w	r2, r3, #15
 800b3ba:	4613      	mov	r3, r2
 800b3bc:	00db      	lsls	r3, r3, #3
 800b3be:	1a9b      	subs	r3, r3, r2
 800b3c0:	009b      	lsls	r3, r3, #2
 800b3c2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b3c6:	687a      	ldr	r2, [r7, #4]
 800b3c8:	4413      	add	r3, r2
 800b3ca:	3304      	adds	r3, #4
 800b3cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	2200      	movs	r2, #0
 800b3d2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800b3d4:	78fb      	ldrb	r3, [r7, #3]
 800b3d6:	f003 030f 	and.w	r3, r3, #15
 800b3da:	b2da      	uxtb	r2, r3
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800b3e0:	883a      	ldrh	r2, [r7, #0]
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	78ba      	ldrb	r2, [r7, #2]
 800b3ea:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	785b      	ldrb	r3, [r3, #1]
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d004      	beq.n	800b3fe <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800b3f4:	68fb      	ldr	r3, [r7, #12]
 800b3f6:	781b      	ldrb	r3, [r3, #0]
 800b3f8:	b29a      	uxth	r2, r3
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800b3fe:	78bb      	ldrb	r3, [r7, #2]
 800b400:	2b02      	cmp	r3, #2
 800b402:	d102      	bne.n	800b40a <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2200      	movs	r2, #0
 800b408:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b410:	2b01      	cmp	r3, #1
 800b412:	d101      	bne.n	800b418 <HAL_PCD_EP_Open+0xaa>
 800b414:	2302      	movs	r3, #2
 800b416:	e00e      	b.n	800b436 <HAL_PCD_EP_Open+0xc8>
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68f9      	ldr	r1, [r7, #12]
 800b426:	4618      	mov	r0, r3
 800b428:	f004 fb14 	bl	800fa54 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	2200      	movs	r2, #0
 800b430:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800b434:	7afb      	ldrb	r3, [r7, #11]
}
 800b436:	4618      	mov	r0, r3
 800b438:	3710      	adds	r7, #16
 800b43a:	46bd      	mov	sp, r7
 800b43c:	bd80      	pop	{r7, pc}

0800b43e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b43e:	b580      	push	{r7, lr}
 800b440:	b084      	sub	sp, #16
 800b442:	af00      	add	r7, sp, #0
 800b444:	6078      	str	r0, [r7, #4]
 800b446:	460b      	mov	r3, r1
 800b448:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800b44a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b44e:	2b00      	cmp	r3, #0
 800b450:	da0f      	bge.n	800b472 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b452:	78fb      	ldrb	r3, [r7, #3]
 800b454:	f003 020f 	and.w	r2, r3, #15
 800b458:	4613      	mov	r3, r2
 800b45a:	00db      	lsls	r3, r3, #3
 800b45c:	1a9b      	subs	r3, r3, r2
 800b45e:	009b      	lsls	r3, r3, #2
 800b460:	3338      	adds	r3, #56	; 0x38
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	4413      	add	r3, r2
 800b466:	3304      	adds	r3, #4
 800b468:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	2201      	movs	r2, #1
 800b46e:	705a      	strb	r2, [r3, #1]
 800b470:	e00f      	b.n	800b492 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b472:	78fb      	ldrb	r3, [r7, #3]
 800b474:	f003 020f 	and.w	r2, r3, #15
 800b478:	4613      	mov	r3, r2
 800b47a:	00db      	lsls	r3, r3, #3
 800b47c:	1a9b      	subs	r3, r3, r2
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	4413      	add	r3, r2
 800b488:	3304      	adds	r3, #4
 800b48a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2200      	movs	r2, #0
 800b490:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800b492:	78fb      	ldrb	r3, [r7, #3]
 800b494:	f003 030f 	and.w	r3, r3, #15
 800b498:	b2da      	uxtb	r2, r3
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b4a4:	2b01      	cmp	r3, #1
 800b4a6:	d101      	bne.n	800b4ac <HAL_PCD_EP_Close+0x6e>
 800b4a8:	2302      	movs	r3, #2
 800b4aa:	e00e      	b.n	800b4ca <HAL_PCD_EP_Close+0x8c>
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2201      	movs	r2, #1
 800b4b0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	68f9      	ldr	r1, [r7, #12]
 800b4ba:	4618      	mov	r0, r3
 800b4bc:	f004 fb52 	bl	800fb64 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	2200      	movs	r2, #0
 800b4c4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800b4c8:	2300      	movs	r3, #0
}
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	3710      	adds	r7, #16
 800b4ce:	46bd      	mov	sp, r7
 800b4d0:	bd80      	pop	{r7, pc}

0800b4d2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b4d2:	b580      	push	{r7, lr}
 800b4d4:	b086      	sub	sp, #24
 800b4d6:	af00      	add	r7, sp, #0
 800b4d8:	60f8      	str	r0, [r7, #12]
 800b4da:	607a      	str	r2, [r7, #4]
 800b4dc:	603b      	str	r3, [r7, #0]
 800b4de:	460b      	mov	r3, r1
 800b4e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b4e2:	7afb      	ldrb	r3, [r7, #11]
 800b4e4:	f003 020f 	and.w	r2, r3, #15
 800b4e8:	4613      	mov	r3, r2
 800b4ea:	00db      	lsls	r3, r3, #3
 800b4ec:	1a9b      	subs	r3, r3, r2
 800b4ee:	009b      	lsls	r3, r3, #2
 800b4f0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b4f4:	68fa      	ldr	r2, [r7, #12]
 800b4f6:	4413      	add	r3, r2
 800b4f8:	3304      	adds	r3, #4
 800b4fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b4fc:	697b      	ldr	r3, [r7, #20]
 800b4fe:	687a      	ldr	r2, [r7, #4]
 800b500:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b502:	697b      	ldr	r3, [r7, #20]
 800b504:	683a      	ldr	r2, [r7, #0]
 800b506:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800b508:	697b      	ldr	r3, [r7, #20]
 800b50a:	2200      	movs	r2, #0
 800b50c:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800b50e:	697b      	ldr	r3, [r7, #20]
 800b510:	2200      	movs	r2, #0
 800b512:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b514:	7afb      	ldrb	r3, [r7, #11]
 800b516:	f003 030f 	and.w	r3, r3, #15
 800b51a:	b2da      	uxtb	r2, r3
 800b51c:	697b      	ldr	r3, [r7, #20]
 800b51e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	691b      	ldr	r3, [r3, #16]
 800b524:	2b01      	cmp	r3, #1
 800b526:	d102      	bne.n	800b52e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b528:	687a      	ldr	r2, [r7, #4]
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b52e:	7afb      	ldrb	r3, [r7, #11]
 800b530:	f003 030f 	and.w	r3, r3, #15
 800b534:	2b00      	cmp	r3, #0
 800b536:	d109      	bne.n	800b54c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	6818      	ldr	r0, [r3, #0]
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	691b      	ldr	r3, [r3, #16]
 800b540:	b2db      	uxtb	r3, r3
 800b542:	461a      	mov	r2, r3
 800b544:	6979      	ldr	r1, [r7, #20]
 800b546:	f004 fe2d 	bl	80101a4 <USB_EP0StartXfer>
 800b54a:	e008      	b.n	800b55e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6818      	ldr	r0, [r3, #0]
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	b2db      	uxtb	r3, r3
 800b556:	461a      	mov	r2, r3
 800b558:	6979      	ldr	r1, [r7, #20]
 800b55a:	f004 fbdf 	bl	800fd1c <USB_EPStartXfer>
  }

  return HAL_OK;
 800b55e:	2300      	movs	r3, #0
}
 800b560:	4618      	mov	r0, r3
 800b562:	3718      	adds	r7, #24
 800b564:	46bd      	mov	sp, r7
 800b566:	bd80      	pop	{r7, pc}

0800b568 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
 800b56e:	6078      	str	r0, [r7, #4]
 800b570:	460b      	mov	r3, r1
 800b572:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800b574:	78fb      	ldrb	r3, [r7, #3]
 800b576:	f003 020f 	and.w	r2, r3, #15
 800b57a:	6879      	ldr	r1, [r7, #4]
 800b57c:	4613      	mov	r3, r2
 800b57e:	00db      	lsls	r3, r3, #3
 800b580:	1a9b      	subs	r3, r3, r2
 800b582:	009b      	lsls	r3, r3, #2
 800b584:	440b      	add	r3, r1
 800b586:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800b58a:	681b      	ldr	r3, [r3, #0]
}
 800b58c:	4618      	mov	r0, r3
 800b58e:	370c      	adds	r7, #12
 800b590:	46bd      	mov	sp, r7
 800b592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b596:	4770      	bx	lr

0800b598 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b086      	sub	sp, #24
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	60f8      	str	r0, [r7, #12]
 800b5a0:	607a      	str	r2, [r7, #4]
 800b5a2:	603b      	str	r3, [r7, #0]
 800b5a4:	460b      	mov	r3, r1
 800b5a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b5a8:	7afb      	ldrb	r3, [r7, #11]
 800b5aa:	f003 020f 	and.w	r2, r3, #15
 800b5ae:	4613      	mov	r3, r2
 800b5b0:	00db      	lsls	r3, r3, #3
 800b5b2:	1a9b      	subs	r3, r3, r2
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	3338      	adds	r3, #56	; 0x38
 800b5b8:	68fa      	ldr	r2, [r7, #12]
 800b5ba:	4413      	add	r3, r2
 800b5bc:	3304      	adds	r3, #4
 800b5be:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	687a      	ldr	r2, [r7, #4]
 800b5c4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800b5c6:	697b      	ldr	r3, [r7, #20]
 800b5c8:	683a      	ldr	r2, [r7, #0]
 800b5ca:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	2200      	movs	r2, #0
 800b5d0:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800b5d2:	697b      	ldr	r3, [r7, #20]
 800b5d4:	2201      	movs	r2, #1
 800b5d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b5d8:	7afb      	ldrb	r3, [r7, #11]
 800b5da:	f003 030f 	and.w	r3, r3, #15
 800b5de:	b2da      	uxtb	r2, r3
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	691b      	ldr	r3, [r3, #16]
 800b5e8:	2b01      	cmp	r3, #1
 800b5ea:	d102      	bne.n	800b5f2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800b5ec:	687a      	ldr	r2, [r7, #4]
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b5f2:	7afb      	ldrb	r3, [r7, #11]
 800b5f4:	f003 030f 	and.w	r3, r3, #15
 800b5f8:	2b00      	cmp	r3, #0
 800b5fa:	d109      	bne.n	800b610 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	6818      	ldr	r0, [r3, #0]
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	691b      	ldr	r3, [r3, #16]
 800b604:	b2db      	uxtb	r3, r3
 800b606:	461a      	mov	r2, r3
 800b608:	6979      	ldr	r1, [r7, #20]
 800b60a:	f004 fdcb 	bl	80101a4 <USB_EP0StartXfer>
 800b60e:	e008      	b.n	800b622 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800b610:	68fb      	ldr	r3, [r7, #12]
 800b612:	6818      	ldr	r0, [r3, #0]
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	691b      	ldr	r3, [r3, #16]
 800b618:	b2db      	uxtb	r3, r3
 800b61a:	461a      	mov	r2, r3
 800b61c:	6979      	ldr	r1, [r7, #20]
 800b61e:	f004 fb7d 	bl	800fd1c <USB_EPStartXfer>
  }

  return HAL_OK;
 800b622:	2300      	movs	r3, #0
}
 800b624:	4618      	mov	r0, r3
 800b626:	3718      	adds	r7, #24
 800b628:	46bd      	mov	sp, r7
 800b62a:	bd80      	pop	{r7, pc}

0800b62c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b084      	sub	sp, #16
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	460b      	mov	r3, r1
 800b636:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800b638:	78fb      	ldrb	r3, [r7, #3]
 800b63a:	f003 020f 	and.w	r2, r3, #15
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	685b      	ldr	r3, [r3, #4]
 800b642:	429a      	cmp	r2, r3
 800b644:	d901      	bls.n	800b64a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800b646:	2301      	movs	r3, #1
 800b648:	e050      	b.n	800b6ec <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b64a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	da0f      	bge.n	800b672 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b652:	78fb      	ldrb	r3, [r7, #3]
 800b654:	f003 020f 	and.w	r2, r3, #15
 800b658:	4613      	mov	r3, r2
 800b65a:	00db      	lsls	r3, r3, #3
 800b65c:	1a9b      	subs	r3, r3, r2
 800b65e:	009b      	lsls	r3, r3, #2
 800b660:	3338      	adds	r3, #56	; 0x38
 800b662:	687a      	ldr	r2, [r7, #4]
 800b664:	4413      	add	r3, r2
 800b666:	3304      	adds	r3, #4
 800b668:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	2201      	movs	r2, #1
 800b66e:	705a      	strb	r2, [r3, #1]
 800b670:	e00d      	b.n	800b68e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800b672:	78fa      	ldrb	r2, [r7, #3]
 800b674:	4613      	mov	r3, r2
 800b676:	00db      	lsls	r3, r3, #3
 800b678:	1a9b      	subs	r3, r3, r2
 800b67a:	009b      	lsls	r3, r3, #2
 800b67c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b680:	687a      	ldr	r2, [r7, #4]
 800b682:	4413      	add	r3, r2
 800b684:	3304      	adds	r3, #4
 800b686:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	2200      	movs	r2, #0
 800b68c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	2201      	movs	r2, #1
 800b692:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b694:	78fb      	ldrb	r3, [r7, #3]
 800b696:	f003 030f 	and.w	r3, r3, #15
 800b69a:	b2da      	uxtb	r2, r3
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b6a6:	2b01      	cmp	r3, #1
 800b6a8:	d101      	bne.n	800b6ae <HAL_PCD_EP_SetStall+0x82>
 800b6aa:	2302      	movs	r3, #2
 800b6ac:	e01e      	b.n	800b6ec <HAL_PCD_EP_SetStall+0xc0>
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68f9      	ldr	r1, [r7, #12]
 800b6bc:	4618      	mov	r0, r3
 800b6be:	f004 ff5a 	bl	8010576 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800b6c2:	78fb      	ldrb	r3, [r7, #3]
 800b6c4:	f003 030f 	and.w	r3, r3, #15
 800b6c8:	2b00      	cmp	r3, #0
 800b6ca:	d10a      	bne.n	800b6e2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	6818      	ldr	r0, [r3, #0]
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	691b      	ldr	r3, [r3, #16]
 800b6d4:	b2d9      	uxtb	r1, r3
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800b6dc:	461a      	mov	r2, r3
 800b6de:	f005 f94b 	bl	8010978 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b6ea:	2300      	movs	r3, #0
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	3710      	adds	r7, #16
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b084      	sub	sp, #16
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	6078      	str	r0, [r7, #4]
 800b6fc:	460b      	mov	r3, r1
 800b6fe:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800b700:	78fb      	ldrb	r3, [r7, #3]
 800b702:	f003 020f 	and.w	r2, r3, #15
 800b706:	687b      	ldr	r3, [r7, #4]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d901      	bls.n	800b712 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800b70e:	2301      	movs	r3, #1
 800b710:	e042      	b.n	800b798 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800b712:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b716:	2b00      	cmp	r3, #0
 800b718:	da0f      	bge.n	800b73a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800b71a:	78fb      	ldrb	r3, [r7, #3]
 800b71c:	f003 020f 	and.w	r2, r3, #15
 800b720:	4613      	mov	r3, r2
 800b722:	00db      	lsls	r3, r3, #3
 800b724:	1a9b      	subs	r3, r3, r2
 800b726:	009b      	lsls	r3, r3, #2
 800b728:	3338      	adds	r3, #56	; 0x38
 800b72a:	687a      	ldr	r2, [r7, #4]
 800b72c:	4413      	add	r3, r2
 800b72e:	3304      	adds	r3, #4
 800b730:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800b732:	68fb      	ldr	r3, [r7, #12]
 800b734:	2201      	movs	r2, #1
 800b736:	705a      	strb	r2, [r3, #1]
 800b738:	e00f      	b.n	800b75a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800b73a:	78fb      	ldrb	r3, [r7, #3]
 800b73c:	f003 020f 	and.w	r2, r3, #15
 800b740:	4613      	mov	r3, r2
 800b742:	00db      	lsls	r3, r3, #3
 800b744:	1a9b      	subs	r3, r3, r2
 800b746:	009b      	lsls	r3, r3, #2
 800b748:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	4413      	add	r3, r2
 800b750:	3304      	adds	r3, #4
 800b752:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2200      	movs	r2, #0
 800b758:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2200      	movs	r2, #0
 800b75e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800b760:	78fb      	ldrb	r3, [r7, #3]
 800b762:	f003 030f 	and.w	r3, r3, #15
 800b766:	b2da      	uxtb	r2, r3
 800b768:	68fb      	ldr	r3, [r7, #12]
 800b76a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800b772:	2b01      	cmp	r3, #1
 800b774:	d101      	bne.n	800b77a <HAL_PCD_EP_ClrStall+0x86>
 800b776:	2302      	movs	r3, #2
 800b778:	e00e      	b.n	800b798 <HAL_PCD_EP_ClrStall+0xa4>
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	2201      	movs	r2, #1
 800b77e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	681b      	ldr	r3, [r3, #0]
 800b786:	68f9      	ldr	r1, [r7, #12]
 800b788:	4618      	mov	r0, r3
 800b78a:	f004 ff62 	bl	8010652 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	2200      	movs	r2, #0
 800b792:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800b796:	2300      	movs	r3, #0
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3710      	adds	r7, #16
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b7a0:	b580      	push	{r7, lr}
 800b7a2:	b08a      	sub	sp, #40	; 0x28
 800b7a4:	af02      	add	r7, sp, #8
 800b7a6:	6078      	str	r0, [r7, #4]
 800b7a8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7b0:	697b      	ldr	r3, [r7, #20]
 800b7b2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800b7b4:	683a      	ldr	r2, [r7, #0]
 800b7b6:	4613      	mov	r3, r2
 800b7b8:	00db      	lsls	r3, r3, #3
 800b7ba:	1a9b      	subs	r3, r3, r2
 800b7bc:	009b      	lsls	r3, r3, #2
 800b7be:	3338      	adds	r3, #56	; 0x38
 800b7c0:	687a      	ldr	r2, [r7, #4]
 800b7c2:	4413      	add	r3, r2
 800b7c4:	3304      	adds	r3, #4
 800b7c6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	699a      	ldr	r2, [r3, #24]
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	695b      	ldr	r3, [r3, #20]
 800b7d0:	429a      	cmp	r2, r3
 800b7d2:	d901      	bls.n	800b7d8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	e06c      	b.n	800b8b2 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	695a      	ldr	r2, [r3, #20]
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	699b      	ldr	r3, [r3, #24]
 800b7e0:	1ad3      	subs	r3, r2, r3
 800b7e2:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	689b      	ldr	r3, [r3, #8]
 800b7e8:	69fa      	ldr	r2, [r7, #28]
 800b7ea:	429a      	cmp	r2, r3
 800b7ec:	d902      	bls.n	800b7f4 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800b7f4:	69fb      	ldr	r3, [r7, #28]
 800b7f6:	3303      	adds	r3, #3
 800b7f8:	089b      	lsrs	r3, r3, #2
 800b7fa:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b7fc:	e02b      	b.n	800b856 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	695a      	ldr	r2, [r3, #20]
 800b802:	68fb      	ldr	r3, [r7, #12]
 800b804:	699b      	ldr	r3, [r3, #24]
 800b806:	1ad3      	subs	r3, r2, r3
 800b808:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800b80a:	68fb      	ldr	r3, [r7, #12]
 800b80c:	689b      	ldr	r3, [r3, #8]
 800b80e:	69fa      	ldr	r2, [r7, #28]
 800b810:	429a      	cmp	r2, r3
 800b812:	d902      	bls.n	800b81a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	689b      	ldr	r3, [r3, #8]
 800b818:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800b81a:	69fb      	ldr	r3, [r7, #28]
 800b81c:	3303      	adds	r3, #3
 800b81e:	089b      	lsrs	r3, r3, #2
 800b820:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	68d9      	ldr	r1, [r3, #12]
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	69fb      	ldr	r3, [r7, #28]
 800b82c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800b832:	b2db      	uxtb	r3, r3
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	4603      	mov	r3, r0
 800b838:	6978      	ldr	r0, [r7, #20]
 800b83a:	f004 fe06 	bl	801044a <USB_WritePacket>

    ep->xfer_buff  += len;
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	68da      	ldr	r2, [r3, #12]
 800b842:	69fb      	ldr	r3, [r7, #28]
 800b844:	441a      	add	r2, r3
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	699a      	ldr	r2, [r3, #24]
 800b84e:	69fb      	ldr	r3, [r7, #28]
 800b850:	441a      	add	r2, r3
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b856:	683b      	ldr	r3, [r7, #0]
 800b858:	015a      	lsls	r2, r3, #5
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	4413      	add	r3, r2
 800b85e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b862:	699b      	ldr	r3, [r3, #24]
 800b864:	b29b      	uxth	r3, r3
 800b866:	69ba      	ldr	r2, [r7, #24]
 800b868:	429a      	cmp	r2, r3
 800b86a:	d809      	bhi.n	800b880 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	699a      	ldr	r2, [r3, #24]
 800b870:	68fb      	ldr	r3, [r7, #12]
 800b872:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800b874:	429a      	cmp	r2, r3
 800b876:	d203      	bcs.n	800b880 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	695b      	ldr	r3, [r3, #20]
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d1be      	bne.n	800b7fe <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	695a      	ldr	r2, [r3, #20]
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	699b      	ldr	r3, [r3, #24]
 800b888:	429a      	cmp	r2, r3
 800b88a:	d811      	bhi.n	800b8b0 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800b88c:	683b      	ldr	r3, [r7, #0]
 800b88e:	f003 030f 	and.w	r3, r3, #15
 800b892:	2201      	movs	r2, #1
 800b894:	fa02 f303 	lsl.w	r3, r2, r3
 800b898:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800b89a:	693b      	ldr	r3, [r7, #16]
 800b89c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	43db      	mvns	r3, r3
 800b8a6:	6939      	ldr	r1, [r7, #16]
 800b8a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b8ac:	4013      	ands	r3, r2
 800b8ae:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 800b8b0:	2300      	movs	r3, #0
}
 800b8b2:	4618      	mov	r0, r3
 800b8b4:	3720      	adds	r7, #32
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	bd80      	pop	{r7, pc}
	...

0800b8bc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b086      	sub	sp, #24
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8cc:	697b      	ldr	r3, [r7, #20]
 800b8ce:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	333c      	adds	r3, #60	; 0x3c
 800b8d4:	3304      	adds	r3, #4
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	015a      	lsls	r2, r3, #5
 800b8de:	693b      	ldr	r3, [r7, #16]
 800b8e0:	4413      	add	r3, r2
 800b8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b8e6:	689b      	ldr	r3, [r3, #8]
 800b8e8:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	691b      	ldr	r3, [r3, #16]
 800b8ee:	2b01      	cmp	r3, #1
 800b8f0:	f040 80a0 	bne.w	800ba34 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800b8f4:	68bb      	ldr	r3, [r7, #8]
 800b8f6:	f003 0308 	and.w	r3, r3, #8
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d015      	beq.n	800b92a <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	4a72      	ldr	r2, [pc, #456]	; (800bacc <PCD_EP_OutXfrComplete_int+0x210>)
 800b902:	4293      	cmp	r3, r2
 800b904:	f240 80dd 	bls.w	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b90e:	2b00      	cmp	r3, #0
 800b910:	f000 80d7 	beq.w	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b914:	683b      	ldr	r3, [r7, #0]
 800b916:	015a      	lsls	r2, r3, #5
 800b918:	693b      	ldr	r3, [r7, #16]
 800b91a:	4413      	add	r3, r2
 800b91c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b920:	461a      	mov	r2, r3
 800b922:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b926:	6093      	str	r3, [r2, #8]
 800b928:	e0cb      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800b92a:	68bb      	ldr	r3, [r7, #8]
 800b92c:	f003 0320 	and.w	r3, r3, #32
 800b930:	2b00      	cmp	r3, #0
 800b932:	d009      	beq.n	800b948 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800b934:	683b      	ldr	r3, [r7, #0]
 800b936:	015a      	lsls	r2, r3, #5
 800b938:	693b      	ldr	r3, [r7, #16]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b940:	461a      	mov	r2, r3
 800b942:	2320      	movs	r3, #32
 800b944:	6093      	str	r3, [r2, #8]
 800b946:	e0bc      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800b94e:	2b00      	cmp	r3, #0
 800b950:	f040 80b7 	bne.w	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	4a5d      	ldr	r2, [pc, #372]	; (800bacc <PCD_EP_OutXfrComplete_int+0x210>)
 800b958:	4293      	cmp	r3, r2
 800b95a:	d90f      	bls.n	800b97c <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800b95c:	68bb      	ldr	r3, [r7, #8]
 800b95e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800b962:	2b00      	cmp	r3, #0
 800b964:	d00a      	beq.n	800b97c <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	015a      	lsls	r2, r3, #5
 800b96a:	693b      	ldr	r3, [r7, #16]
 800b96c:	4413      	add	r3, r2
 800b96e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b972:	461a      	mov	r2, r3
 800b974:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b978:	6093      	str	r3, [r2, #8]
 800b97a:	e0a2      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 800b97c:	6879      	ldr	r1, [r7, #4]
 800b97e:	683a      	ldr	r2, [r7, #0]
 800b980:	4613      	mov	r3, r2
 800b982:	00db      	lsls	r3, r3, #3
 800b984:	1a9b      	subs	r3, r3, r2
 800b986:	009b      	lsls	r3, r3, #2
 800b988:	440b      	add	r3, r1
 800b98a:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b98e:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800b990:	683b      	ldr	r3, [r7, #0]
 800b992:	0159      	lsls	r1, r3, #5
 800b994:	693b      	ldr	r3, [r7, #16]
 800b996:	440b      	add	r3, r1
 800b998:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b99c:	691b      	ldr	r3, [r3, #16]
 800b99e:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 800b9a2:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800b9a4:	6878      	ldr	r0, [r7, #4]
 800b9a6:	683a      	ldr	r2, [r7, #0]
 800b9a8:	4613      	mov	r3, r2
 800b9aa:	00db      	lsls	r3, r3, #3
 800b9ac:	1a9b      	subs	r3, r3, r2
 800b9ae:	009b      	lsls	r3, r3, #2
 800b9b0:	4403      	add	r3, r0
 800b9b2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800b9b6:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800b9b8:	6879      	ldr	r1, [r7, #4]
 800b9ba:	683a      	ldr	r2, [r7, #0]
 800b9bc:	4613      	mov	r3, r2
 800b9be:	00db      	lsls	r3, r3, #3
 800b9c0:	1a9b      	subs	r3, r3, r2
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	440b      	add	r3, r1
 800b9c6:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b9ca:	6819      	ldr	r1, [r3, #0]
 800b9cc:	6878      	ldr	r0, [r7, #4]
 800b9ce:	683a      	ldr	r2, [r7, #0]
 800b9d0:	4613      	mov	r3, r2
 800b9d2:	00db      	lsls	r3, r3, #3
 800b9d4:	1a9b      	subs	r3, r3, r2
 800b9d6:	009b      	lsls	r3, r3, #2
 800b9d8:	4403      	add	r3, r0
 800b9da:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	4419      	add	r1, r3
 800b9e2:	6878      	ldr	r0, [r7, #4]
 800b9e4:	683a      	ldr	r2, [r7, #0]
 800b9e6:	4613      	mov	r3, r2
 800b9e8:	00db      	lsls	r3, r3, #3
 800b9ea:	1a9b      	subs	r3, r3, r2
 800b9ec:	009b      	lsls	r3, r3, #2
 800b9ee:	4403      	add	r3, r0
 800b9f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800b9f4:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d114      	bne.n	800ba26 <PCD_EP_OutXfrComplete_int+0x16a>
 800b9fc:	6879      	ldr	r1, [r7, #4]
 800b9fe:	683a      	ldr	r2, [r7, #0]
 800ba00:	4613      	mov	r3, r2
 800ba02:	00db      	lsls	r3, r3, #3
 800ba04:	1a9b      	subs	r3, r3, r2
 800ba06:	009b      	lsls	r3, r3, #2
 800ba08:	440b      	add	r3, r1
 800ba0a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d108      	bne.n	800ba26 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	6818      	ldr	r0, [r3, #0]
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800ba1e:	461a      	mov	r2, r3
 800ba20:	2101      	movs	r1, #1
 800ba22:	f004 ffa9 	bl	8010978 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	b2db      	uxtb	r3, r3
 800ba2a:	4619      	mov	r1, r3
 800ba2c:	6878      	ldr	r0, [r7, #4]
 800ba2e:	f00d ffe9 	bl	8019a04 <HAL_PCD_DataOutStageCallback>
 800ba32:	e046      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	4a26      	ldr	r2, [pc, #152]	; (800bad0 <PCD_EP_OutXfrComplete_int+0x214>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d124      	bne.n	800ba86 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800ba3c:	68bb      	ldr	r3, [r7, #8]
 800ba3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d00a      	beq.n	800ba5c <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	015a      	lsls	r2, r3, #5
 800ba4a:	693b      	ldr	r3, [r7, #16]
 800ba4c:	4413      	add	r3, r2
 800ba4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba52:	461a      	mov	r2, r3
 800ba54:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ba58:	6093      	str	r3, [r2, #8]
 800ba5a:	e032      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	f003 0320 	and.w	r3, r3, #32
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d008      	beq.n	800ba78 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	015a      	lsls	r2, r3, #5
 800ba6a:	693b      	ldr	r3, [r7, #16]
 800ba6c:	4413      	add	r3, r2
 800ba6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba72:	461a      	mov	r2, r3
 800ba74:	2320      	movs	r3, #32
 800ba76:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ba78:	683b      	ldr	r3, [r7, #0]
 800ba7a:	b2db      	uxtb	r3, r3
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	6878      	ldr	r0, [r7, #4]
 800ba80:	f00d ffc0 	bl	8019a04 <HAL_PCD_DataOutStageCallback>
 800ba84:	e01d      	b.n	800bac2 <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800ba86:	683b      	ldr	r3, [r7, #0]
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d114      	bne.n	800bab6 <PCD_EP_OutXfrComplete_int+0x1fa>
 800ba8c:	6879      	ldr	r1, [r7, #4]
 800ba8e:	683a      	ldr	r2, [r7, #0]
 800ba90:	4613      	mov	r3, r2
 800ba92:	00db      	lsls	r3, r3, #3
 800ba94:	1a9b      	subs	r3, r3, r2
 800ba96:	009b      	lsls	r3, r3, #2
 800ba98:	440b      	add	r3, r1
 800ba9a:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d108      	bne.n	800bab6 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	6818      	ldr	r0, [r3, #0]
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800baae:	461a      	mov	r2, r3
 800bab0:	2100      	movs	r1, #0
 800bab2:	f004 ff61 	bl	8010978 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	b2db      	uxtb	r3, r3
 800baba:	4619      	mov	r1, r3
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f00d ffa1 	bl	8019a04 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800bac2:	2300      	movs	r3, #0
}
 800bac4:	4618      	mov	r0, r3
 800bac6:	3718      	adds	r7, #24
 800bac8:	46bd      	mov	sp, r7
 800baca:	bd80      	pop	{r7, pc}
 800bacc:	4f54300a 	.word	0x4f54300a
 800bad0:	4f54310a 	.word	0x4f54310a

0800bad4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800bad4:	b580      	push	{r7, lr}
 800bad6:	b086      	sub	sp, #24
 800bad8:	af00      	add	r7, sp, #0
 800bada:	6078      	str	r0, [r7, #4]
 800badc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bade:	687b      	ldr	r3, [r7, #4]
 800bae0:	681b      	ldr	r3, [r3, #0]
 800bae2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bae4:	697b      	ldr	r3, [r7, #20]
 800bae6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	333c      	adds	r3, #60	; 0x3c
 800baec:	3304      	adds	r3, #4
 800baee:	681b      	ldr	r3, [r3, #0]
 800baf0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800baf2:	683b      	ldr	r3, [r7, #0]
 800baf4:	015a      	lsls	r2, r3, #5
 800baf6:	693b      	ldr	r3, [r7, #16]
 800baf8:	4413      	add	r3, r2
 800bafa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bafe:	689b      	ldr	r3, [r3, #8]
 800bb00:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	4a15      	ldr	r2, [pc, #84]	; (800bb5c <PCD_EP_OutSetupPacket_int+0x88>)
 800bb06:	4293      	cmp	r3, r2
 800bb08:	d90e      	bls.n	800bb28 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800bb0a:	68bb      	ldr	r3, [r7, #8]
 800bb0c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d009      	beq.n	800bb28 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800bb14:	683b      	ldr	r3, [r7, #0]
 800bb16:	015a      	lsls	r2, r3, #5
 800bb18:	693b      	ldr	r3, [r7, #16]
 800bb1a:	4413      	add	r3, r2
 800bb1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bb20:	461a      	mov	r2, r3
 800bb22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800bb26:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800bb28:	6878      	ldr	r0, [r7, #4]
 800bb2a:	f00d ff59 	bl	80199e0 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	4a0a      	ldr	r2, [pc, #40]	; (800bb5c <PCD_EP_OutSetupPacket_int+0x88>)
 800bb32:	4293      	cmp	r3, r2
 800bb34:	d90c      	bls.n	800bb50 <PCD_EP_OutSetupPacket_int+0x7c>
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	2b01      	cmp	r3, #1
 800bb3c:	d108      	bne.n	800bb50 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	6818      	ldr	r0, [r3, #0]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800bb48:	461a      	mov	r2, r3
 800bb4a:	2101      	movs	r1, #1
 800bb4c:	f004 ff14 	bl	8010978 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3718      	adds	r7, #24
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bd80      	pop	{r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	4f54300a 	.word	0x4f54300a

0800bb60 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800bb60:	b480      	push	{r7}
 800bb62:	b085      	sub	sp, #20
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
 800bb68:	460b      	mov	r3, r1
 800bb6a:	70fb      	strb	r3, [r7, #3]
 800bb6c:	4613      	mov	r3, r2
 800bb6e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb76:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800bb78:	78fb      	ldrb	r3, [r7, #3]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d107      	bne.n	800bb8e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800bb7e:	883b      	ldrh	r3, [r7, #0]
 800bb80:	0419      	lsls	r1, r3, #16
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	68ba      	ldr	r2, [r7, #8]
 800bb88:	430a      	orrs	r2, r1
 800bb8a:	629a      	str	r2, [r3, #40]	; 0x28
 800bb8c:	e028      	b.n	800bbe0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb94:	0c1b      	lsrs	r3, r3, #16
 800bb96:	68ba      	ldr	r2, [r7, #8]
 800bb98:	4413      	add	r3, r2
 800bb9a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800bb9c:	2300      	movs	r3, #0
 800bb9e:	73fb      	strb	r3, [r7, #15]
 800bba0:	e00d      	b.n	800bbbe <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	681a      	ldr	r2, [r3, #0]
 800bba6:	7bfb      	ldrb	r3, [r7, #15]
 800bba8:	3340      	adds	r3, #64	; 0x40
 800bbaa:	009b      	lsls	r3, r3, #2
 800bbac:	4413      	add	r3, r2
 800bbae:	685b      	ldr	r3, [r3, #4]
 800bbb0:	0c1b      	lsrs	r3, r3, #16
 800bbb2:	68ba      	ldr	r2, [r7, #8]
 800bbb4:	4413      	add	r3, r2
 800bbb6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800bbb8:	7bfb      	ldrb	r3, [r7, #15]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	73fb      	strb	r3, [r7, #15]
 800bbbe:	7bfa      	ldrb	r2, [r7, #15]
 800bbc0:	78fb      	ldrb	r3, [r7, #3]
 800bbc2:	3b01      	subs	r3, #1
 800bbc4:	429a      	cmp	r2, r3
 800bbc6:	d3ec      	bcc.n	800bba2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800bbc8:	883b      	ldrh	r3, [r7, #0]
 800bbca:	0418      	lsls	r0, r3, #16
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	6819      	ldr	r1, [r3, #0]
 800bbd0:	78fb      	ldrb	r3, [r7, #3]
 800bbd2:	3b01      	subs	r3, #1
 800bbd4:	68ba      	ldr	r2, [r7, #8]
 800bbd6:	4302      	orrs	r2, r0
 800bbd8:	3340      	adds	r3, #64	; 0x40
 800bbda:	009b      	lsls	r3, r3, #2
 800bbdc:	440b      	add	r3, r1
 800bbde:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800bbe0:	2300      	movs	r3, #0
}
 800bbe2:	4618      	mov	r0, r3
 800bbe4:	3714      	adds	r7, #20
 800bbe6:	46bd      	mov	sp, r7
 800bbe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbec:	4770      	bx	lr

0800bbee <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800bbee:	b480      	push	{r7}
 800bbf0:	b083      	sub	sp, #12
 800bbf2:	af00      	add	r7, sp, #0
 800bbf4:	6078      	str	r0, [r7, #4]
 800bbf6:	460b      	mov	r3, r1
 800bbf8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	887a      	ldrh	r2, [r7, #2]
 800bc00:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800bc02:	2300      	movs	r3, #0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	370c      	adds	r7, #12
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc0e:	4770      	bx	lr

0800bc10 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800bc10:	b480      	push	{r7}
 800bc12:	b083      	sub	sp, #12
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
 800bc18:	460b      	mov	r3, r1
 800bc1a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800bc1c:	bf00      	nop
 800bc1e:	370c      	adds	r7, #12
 800bc20:	46bd      	mov	sp, r7
 800bc22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc26:	4770      	bx	lr

0800bc28 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 800bc28:	b480      	push	{r7}
 800bc2a:	b083      	sub	sp, #12
 800bc2c:	af00      	add	r7, sp, #0
 800bc2e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 800bc30:	4b05      	ldr	r3, [pc, #20]	; (800bc48 <HAL_PWR_EnableWakeUpPin+0x20>)
 800bc32:	685a      	ldr	r2, [r3, #4]
 800bc34:	4904      	ldr	r1, [pc, #16]	; (800bc48 <HAL_PWR_EnableWakeUpPin+0x20>)
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	604b      	str	r3, [r1, #4]
}
 800bc3c:	bf00      	nop
 800bc3e:	370c      	adds	r7, #12
 800bc40:	46bd      	mov	sp, r7
 800bc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc46:	4770      	bx	lr
 800bc48:	40007000 	.word	0x40007000

0800bc4c <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 800bc4c:	b480      	push	{r7}
 800bc4e:	b083      	sub	sp, #12
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 800bc54:	4b06      	ldr	r3, [pc, #24]	; (800bc70 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bc56:	685a      	ldr	r2, [r3, #4]
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	43db      	mvns	r3, r3
 800bc5c:	4904      	ldr	r1, [pc, #16]	; (800bc70 <HAL_PWR_DisableWakeUpPin+0x24>)
 800bc5e:	4013      	ands	r3, r2
 800bc60:	604b      	str	r3, [r1, #4]
}
 800bc62:	bf00      	nop
 800bc64:	370c      	adds	r7, #12
 800bc66:	46bd      	mov	sp, r7
 800bc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc6c:	4770      	bx	lr
 800bc6e:	bf00      	nop
 800bc70:	40007000 	.word	0x40007000

0800bc74 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800bc74:	b480      	push	{r7}
 800bc76:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800bc78:	4b08      	ldr	r3, [pc, #32]	; (800bc9c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a07      	ldr	r2, [pc, #28]	; (800bc9c <HAL_PWR_EnterSTANDBYMode+0x28>)
 800bc7e:	f043 0302 	orr.w	r3, r3, #2
 800bc82:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800bc84:	4b06      	ldr	r3, [pc, #24]	; (800bca0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bc86:	691b      	ldr	r3, [r3, #16]
 800bc88:	4a05      	ldr	r2, [pc, #20]	; (800bca0 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800bc8a:	f043 0304 	orr.w	r3, r3, #4
 800bc8e:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 800bc90:	bf30      	wfi
}
 800bc92:	bf00      	nop
 800bc94:	46bd      	mov	sp, r7
 800bc96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc9a:	4770      	bx	lr
 800bc9c:	40007000 	.word	0x40007000
 800bca0:	e000ed00 	.word	0xe000ed00

0800bca4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bca4:	b580      	push	{r7, lr}
 800bca6:	b086      	sub	sp, #24
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	2b00      	cmp	r3, #0
 800bcb0:	d101      	bne.n	800bcb6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bcb2:	2301      	movs	r3, #1
 800bcb4:	e264      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	f003 0301 	and.w	r3, r3, #1
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d075      	beq.n	800bdae <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800bcc2:	4ba3      	ldr	r3, [pc, #652]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bcc4:	689b      	ldr	r3, [r3, #8]
 800bcc6:	f003 030c 	and.w	r3, r3, #12
 800bcca:	2b04      	cmp	r3, #4
 800bccc:	d00c      	beq.n	800bce8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800bcce:	4ba0      	ldr	r3, [pc, #640]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800bcd6:	2b08      	cmp	r3, #8
 800bcd8:	d112      	bne.n	800bd00 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800bcda:	4b9d      	ldr	r3, [pc, #628]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bce2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bce6:	d10b      	bne.n	800bd00 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bce8:	4b99      	ldr	r3, [pc, #612]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d05b      	beq.n	800bdac <HAL_RCC_OscConfig+0x108>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	685b      	ldr	r3, [r3, #4]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d157      	bne.n	800bdac <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800bcfc:	2301      	movs	r3, #1
 800bcfe:	e23f      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	685b      	ldr	r3, [r3, #4]
 800bd04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bd08:	d106      	bne.n	800bd18 <HAL_RCC_OscConfig+0x74>
 800bd0a:	4b91      	ldr	r3, [pc, #580]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	4a90      	ldr	r2, [pc, #576]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bd14:	6013      	str	r3, [r2, #0]
 800bd16:	e01d      	b.n	800bd54 <HAL_RCC_OscConfig+0xb0>
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bd20:	d10c      	bne.n	800bd3c <HAL_RCC_OscConfig+0x98>
 800bd22:	4b8b      	ldr	r3, [pc, #556]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	4a8a      	ldr	r2, [pc, #552]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd28:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bd2c:	6013      	str	r3, [r2, #0]
 800bd2e:	4b88      	ldr	r3, [pc, #544]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a87      	ldr	r2, [pc, #540]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd34:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bd38:	6013      	str	r3, [r2, #0]
 800bd3a:	e00b      	b.n	800bd54 <HAL_RCC_OscConfig+0xb0>
 800bd3c:	4b84      	ldr	r3, [pc, #528]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4a83      	ldr	r2, [pc, #524]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd46:	6013      	str	r3, [r2, #0]
 800bd48:	4b81      	ldr	r3, [pc, #516]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd4a:	681b      	ldr	r3, [r3, #0]
 800bd4c:	4a80      	ldr	r2, [pc, #512]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bd52:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800bd54:	687b      	ldr	r3, [r7, #4]
 800bd56:	685b      	ldr	r3, [r3, #4]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d013      	beq.n	800bd84 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bd5c:	f7fc fdd4 	bl	8008908 <HAL_GetTick>
 800bd60:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd62:	e008      	b.n	800bd76 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bd64:	f7fc fdd0 	bl	8008908 <HAL_GetTick>
 800bd68:	4602      	mov	r2, r0
 800bd6a:	693b      	ldr	r3, [r7, #16]
 800bd6c:	1ad3      	subs	r3, r2, r3
 800bd6e:	2b64      	cmp	r3, #100	; 0x64
 800bd70:	d901      	bls.n	800bd76 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800bd72:	2303      	movs	r3, #3
 800bd74:	e204      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd76:	4b76      	ldr	r3, [pc, #472]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bd78:	681b      	ldr	r3, [r3, #0]
 800bd7a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d0f0      	beq.n	800bd64 <HAL_RCC_OscConfig+0xc0>
 800bd82:	e014      	b.n	800bdae <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800bd84:	f7fc fdc0 	bl	8008908 <HAL_GetTick>
 800bd88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bd8a:	e008      	b.n	800bd9e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800bd8c:	f7fc fdbc 	bl	8008908 <HAL_GetTick>
 800bd90:	4602      	mov	r2, r0
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	1ad3      	subs	r3, r2, r3
 800bd96:	2b64      	cmp	r3, #100	; 0x64
 800bd98:	d901      	bls.n	800bd9e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bd9a:	2303      	movs	r3, #3
 800bd9c:	e1f0      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bd9e:	4b6c      	ldr	r3, [pc, #432]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d1f0      	bne.n	800bd8c <HAL_RCC_OscConfig+0xe8>
 800bdaa:	e000      	b.n	800bdae <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bdac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f003 0302 	and.w	r3, r3, #2
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d063      	beq.n	800be82 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bdba:	4b65      	ldr	r3, [pc, #404]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bdbc:	689b      	ldr	r3, [r3, #8]
 800bdbe:	f003 030c 	and.w	r3, r3, #12
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d00b      	beq.n	800bdde <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bdc6:	4b62      	ldr	r3, [pc, #392]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bdc8:	689b      	ldr	r3, [r3, #8]
 800bdca:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800bdce:	2b08      	cmp	r3, #8
 800bdd0:	d11c      	bne.n	800be0c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bdd2:	4b5f      	ldr	r3, [pc, #380]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bdd4:	685b      	ldr	r3, [r3, #4]
 800bdd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bdda:	2b00      	cmp	r3, #0
 800bddc:	d116      	bne.n	800be0c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bdde:	4b5c      	ldr	r3, [pc, #368]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f003 0302 	and.w	r3, r3, #2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d005      	beq.n	800bdf6 <HAL_RCC_OscConfig+0x152>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	68db      	ldr	r3, [r3, #12]
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d001      	beq.n	800bdf6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800bdf2:	2301      	movs	r3, #1
 800bdf4:	e1c4      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bdf6:	4b56      	ldr	r3, [pc, #344]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	691b      	ldr	r3, [r3, #16]
 800be02:	00db      	lsls	r3, r3, #3
 800be04:	4952      	ldr	r1, [pc, #328]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800be06:	4313      	orrs	r3, r2
 800be08:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800be0a:	e03a      	b.n	800be82 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	68db      	ldr	r3, [r3, #12]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d020      	beq.n	800be56 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800be14:	4b4f      	ldr	r3, [pc, #316]	; (800bf54 <HAL_RCC_OscConfig+0x2b0>)
 800be16:	2201      	movs	r2, #1
 800be18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be1a:	f7fc fd75 	bl	8008908 <HAL_GetTick>
 800be1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800be20:	e008      	b.n	800be34 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800be22:	f7fc fd71 	bl	8008908 <HAL_GetTick>
 800be26:	4602      	mov	r2, r0
 800be28:	693b      	ldr	r3, [r7, #16]
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	2b02      	cmp	r3, #2
 800be2e:	d901      	bls.n	800be34 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800be30:	2303      	movs	r3, #3
 800be32:	e1a5      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800be34:	4b46      	ldr	r3, [pc, #280]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	f003 0302 	and.w	r3, r3, #2
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d0f0      	beq.n	800be22 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be40:	4b43      	ldr	r3, [pc, #268]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	691b      	ldr	r3, [r3, #16]
 800be4c:	00db      	lsls	r3, r3, #3
 800be4e:	4940      	ldr	r1, [pc, #256]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800be50:	4313      	orrs	r3, r2
 800be52:	600b      	str	r3, [r1, #0]
 800be54:	e015      	b.n	800be82 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800be56:	4b3f      	ldr	r3, [pc, #252]	; (800bf54 <HAL_RCC_OscConfig+0x2b0>)
 800be58:	2200      	movs	r2, #0
 800be5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be5c:	f7fc fd54 	bl	8008908 <HAL_GetTick>
 800be60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be62:	e008      	b.n	800be76 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800be64:	f7fc fd50 	bl	8008908 <HAL_GetTick>
 800be68:	4602      	mov	r2, r0
 800be6a:	693b      	ldr	r3, [r7, #16]
 800be6c:	1ad3      	subs	r3, r2, r3
 800be6e:	2b02      	cmp	r3, #2
 800be70:	d901      	bls.n	800be76 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800be72:	2303      	movs	r3, #3
 800be74:	e184      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be76:	4b36      	ldr	r3, [pc, #216]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800be78:	681b      	ldr	r3, [r3, #0]
 800be7a:	f003 0302 	and.w	r3, r3, #2
 800be7e:	2b00      	cmp	r3, #0
 800be80:	d1f0      	bne.n	800be64 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	681b      	ldr	r3, [r3, #0]
 800be86:	f003 0308 	and.w	r3, r3, #8
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d030      	beq.n	800bef0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	695b      	ldr	r3, [r3, #20]
 800be92:	2b00      	cmp	r3, #0
 800be94:	d016      	beq.n	800bec4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800be96:	4b30      	ldr	r3, [pc, #192]	; (800bf58 <HAL_RCC_OscConfig+0x2b4>)
 800be98:	2201      	movs	r2, #1
 800be9a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be9c:	f7fc fd34 	bl	8008908 <HAL_GetTick>
 800bea0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bea2:	e008      	b.n	800beb6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bea4:	f7fc fd30 	bl	8008908 <HAL_GetTick>
 800bea8:	4602      	mov	r2, r0
 800beaa:	693b      	ldr	r3, [r7, #16]
 800beac:	1ad3      	subs	r3, r2, r3
 800beae:	2b02      	cmp	r3, #2
 800beb0:	d901      	bls.n	800beb6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800beb2:	2303      	movs	r3, #3
 800beb4:	e164      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800beb6:	4b26      	ldr	r3, [pc, #152]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800beb8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800beba:	f003 0302 	and.w	r3, r3, #2
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d0f0      	beq.n	800bea4 <HAL_RCC_OscConfig+0x200>
 800bec2:	e015      	b.n	800bef0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bec4:	4b24      	ldr	r3, [pc, #144]	; (800bf58 <HAL_RCC_OscConfig+0x2b4>)
 800bec6:	2200      	movs	r2, #0
 800bec8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800beca:	f7fc fd1d 	bl	8008908 <HAL_GetTick>
 800bece:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bed0:	e008      	b.n	800bee4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bed2:	f7fc fd19 	bl	8008908 <HAL_GetTick>
 800bed6:	4602      	mov	r2, r0
 800bed8:	693b      	ldr	r3, [r7, #16]
 800beda:	1ad3      	subs	r3, r2, r3
 800bedc:	2b02      	cmp	r3, #2
 800bede:	d901      	bls.n	800bee4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bee0:	2303      	movs	r3, #3
 800bee2:	e14d      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bee4:	4b1a      	ldr	r3, [pc, #104]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bee6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bee8:	f003 0302 	and.w	r3, r3, #2
 800beec:	2b00      	cmp	r3, #0
 800beee:	d1f0      	bne.n	800bed2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f003 0304 	and.w	r3, r3, #4
 800bef8:	2b00      	cmp	r3, #0
 800befa:	f000 80a0 	beq.w	800c03e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800befe:	2300      	movs	r3, #0
 800bf00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bf02:	4b13      	ldr	r3, [pc, #76]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bf04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d10f      	bne.n	800bf2e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bf0e:	2300      	movs	r3, #0
 800bf10:	60bb      	str	r3, [r7, #8]
 800bf12:	4b0f      	ldr	r3, [pc, #60]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bf14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf16:	4a0e      	ldr	r2, [pc, #56]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bf18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bf1c:	6413      	str	r3, [r2, #64]	; 0x40
 800bf1e:	4b0c      	ldr	r3, [pc, #48]	; (800bf50 <HAL_RCC_OscConfig+0x2ac>)
 800bf20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bf22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bf26:	60bb      	str	r3, [r7, #8]
 800bf28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bf2a:	2301      	movs	r3, #1
 800bf2c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bf2e:	4b0b      	ldr	r3, [pc, #44]	; (800bf5c <HAL_RCC_OscConfig+0x2b8>)
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d121      	bne.n	800bf7e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bf3a:	4b08      	ldr	r3, [pc, #32]	; (800bf5c <HAL_RCC_OscConfig+0x2b8>)
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4a07      	ldr	r2, [pc, #28]	; (800bf5c <HAL_RCC_OscConfig+0x2b8>)
 800bf40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bf44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bf46:	f7fc fcdf 	bl	8008908 <HAL_GetTick>
 800bf4a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bf4c:	e011      	b.n	800bf72 <HAL_RCC_OscConfig+0x2ce>
 800bf4e:	bf00      	nop
 800bf50:	40023800 	.word	0x40023800
 800bf54:	42470000 	.word	0x42470000
 800bf58:	42470e80 	.word	0x42470e80
 800bf5c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bf60:	f7fc fcd2 	bl	8008908 <HAL_GetTick>
 800bf64:	4602      	mov	r2, r0
 800bf66:	693b      	ldr	r3, [r7, #16]
 800bf68:	1ad3      	subs	r3, r2, r3
 800bf6a:	2b02      	cmp	r3, #2
 800bf6c:	d901      	bls.n	800bf72 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800bf6e:	2303      	movs	r3, #3
 800bf70:	e106      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bf72:	4b85      	ldr	r3, [pc, #532]	; (800c188 <HAL_RCC_OscConfig+0x4e4>)
 800bf74:	681b      	ldr	r3, [r3, #0]
 800bf76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d0f0      	beq.n	800bf60 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bf7e:	687b      	ldr	r3, [r7, #4]
 800bf80:	689b      	ldr	r3, [r3, #8]
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d106      	bne.n	800bf94 <HAL_RCC_OscConfig+0x2f0>
 800bf86:	4b81      	ldr	r3, [pc, #516]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bf88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf8a:	4a80      	ldr	r2, [pc, #512]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bf8c:	f043 0301 	orr.w	r3, r3, #1
 800bf90:	6713      	str	r3, [r2, #112]	; 0x70
 800bf92:	e01c      	b.n	800bfce <HAL_RCC_OscConfig+0x32a>
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	689b      	ldr	r3, [r3, #8]
 800bf98:	2b05      	cmp	r3, #5
 800bf9a:	d10c      	bne.n	800bfb6 <HAL_RCC_OscConfig+0x312>
 800bf9c:	4b7b      	ldr	r3, [pc, #492]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bf9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfa0:	4a7a      	ldr	r2, [pc, #488]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfa2:	f043 0304 	orr.w	r3, r3, #4
 800bfa6:	6713      	str	r3, [r2, #112]	; 0x70
 800bfa8:	4b78      	ldr	r3, [pc, #480]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfac:	4a77      	ldr	r2, [pc, #476]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfae:	f043 0301 	orr.w	r3, r3, #1
 800bfb2:	6713      	str	r3, [r2, #112]	; 0x70
 800bfb4:	e00b      	b.n	800bfce <HAL_RCC_OscConfig+0x32a>
 800bfb6:	4b75      	ldr	r3, [pc, #468]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfba:	4a74      	ldr	r2, [pc, #464]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfbc:	f023 0301 	bic.w	r3, r3, #1
 800bfc0:	6713      	str	r3, [r2, #112]	; 0x70
 800bfc2:	4b72      	ldr	r3, [pc, #456]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfc6:	4a71      	ldr	r2, [pc, #452]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bfc8:	f023 0304 	bic.w	r3, r3, #4
 800bfcc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	689b      	ldr	r3, [r3, #8]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d015      	beq.n	800c002 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfd6:	f7fc fc97 	bl	8008908 <HAL_GetTick>
 800bfda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bfdc:	e00a      	b.n	800bff4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bfde:	f7fc fc93 	bl	8008908 <HAL_GetTick>
 800bfe2:	4602      	mov	r2, r0
 800bfe4:	693b      	ldr	r3, [r7, #16]
 800bfe6:	1ad3      	subs	r3, r2, r3
 800bfe8:	f241 3288 	movw	r2, #5000	; 0x1388
 800bfec:	4293      	cmp	r3, r2
 800bfee:	d901      	bls.n	800bff4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800bff0:	2303      	movs	r3, #3
 800bff2:	e0c5      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bff4:	4b65      	ldr	r3, [pc, #404]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800bff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bff8:	f003 0302 	and.w	r3, r3, #2
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d0ee      	beq.n	800bfde <HAL_RCC_OscConfig+0x33a>
 800c000:	e014      	b.n	800c02c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800c002:	f7fc fc81 	bl	8008908 <HAL_GetTick>
 800c006:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c008:	e00a      	b.n	800c020 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c00a:	f7fc fc7d 	bl	8008908 <HAL_GetTick>
 800c00e:	4602      	mov	r2, r0
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	1ad3      	subs	r3, r2, r3
 800c014:	f241 3288 	movw	r2, #5000	; 0x1388
 800c018:	4293      	cmp	r3, r2
 800c01a:	d901      	bls.n	800c020 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800c01c:	2303      	movs	r3, #3
 800c01e:	e0af      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800c020:	4b5a      	ldr	r3, [pc, #360]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c022:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c024:	f003 0302 	and.w	r3, r3, #2
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d1ee      	bne.n	800c00a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c02c:	7dfb      	ldrb	r3, [r7, #23]
 800c02e:	2b01      	cmp	r3, #1
 800c030:	d105      	bne.n	800c03e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c032:	4b56      	ldr	r3, [pc, #344]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c036:	4a55      	ldr	r2, [pc, #340]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c038:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c03c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	699b      	ldr	r3, [r3, #24]
 800c042:	2b00      	cmp	r3, #0
 800c044:	f000 809b 	beq.w	800c17e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800c048:	4b50      	ldr	r3, [pc, #320]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c04a:	689b      	ldr	r3, [r3, #8]
 800c04c:	f003 030c 	and.w	r3, r3, #12
 800c050:	2b08      	cmp	r3, #8
 800c052:	d05c      	beq.n	800c10e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	699b      	ldr	r3, [r3, #24]
 800c058:	2b02      	cmp	r3, #2
 800c05a:	d141      	bne.n	800c0e0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c05c:	4b4c      	ldr	r3, [pc, #304]	; (800c190 <HAL_RCC_OscConfig+0x4ec>)
 800c05e:	2200      	movs	r2, #0
 800c060:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c062:	f7fc fc51 	bl	8008908 <HAL_GetTick>
 800c066:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c068:	e008      	b.n	800c07c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c06a:	f7fc fc4d 	bl	8008908 <HAL_GetTick>
 800c06e:	4602      	mov	r2, r0
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	1ad3      	subs	r3, r2, r3
 800c074:	2b02      	cmp	r3, #2
 800c076:	d901      	bls.n	800c07c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800c078:	2303      	movs	r3, #3
 800c07a:	e081      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c07c:	4b43      	ldr	r3, [pc, #268]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c084:	2b00      	cmp	r3, #0
 800c086:	d1f0      	bne.n	800c06a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	69da      	ldr	r2, [r3, #28]
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	6a1b      	ldr	r3, [r3, #32]
 800c090:	431a      	orrs	r2, r3
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c096:	019b      	lsls	r3, r3, #6
 800c098:	431a      	orrs	r2, r3
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c09e:	085b      	lsrs	r3, r3, #1
 800c0a0:	3b01      	subs	r3, #1
 800c0a2:	041b      	lsls	r3, r3, #16
 800c0a4:	431a      	orrs	r2, r3
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c0aa:	061b      	lsls	r3, r3, #24
 800c0ac:	4937      	ldr	r1, [pc, #220]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c0ae:	4313      	orrs	r3, r2
 800c0b0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c0b2:	4b37      	ldr	r3, [pc, #220]	; (800c190 <HAL_RCC_OscConfig+0x4ec>)
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c0b8:	f7fc fc26 	bl	8008908 <HAL_GetTick>
 800c0bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c0be:	e008      	b.n	800c0d2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c0c0:	f7fc fc22 	bl	8008908 <HAL_GetTick>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	1ad3      	subs	r3, r2, r3
 800c0ca:	2b02      	cmp	r3, #2
 800c0cc:	d901      	bls.n	800c0d2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	e056      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c0d2:	4b2e      	ldr	r3, [pc, #184]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d0f0      	beq.n	800c0c0 <HAL_RCC_OscConfig+0x41c>
 800c0de:	e04e      	b.n	800c17e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c0e0:	4b2b      	ldr	r3, [pc, #172]	; (800c190 <HAL_RCC_OscConfig+0x4ec>)
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800c0e6:	f7fc fc0f 	bl	8008908 <HAL_GetTick>
 800c0ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c0ec:	e008      	b.n	800c100 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800c0ee:	f7fc fc0b 	bl	8008908 <HAL_GetTick>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	693b      	ldr	r3, [r7, #16]
 800c0f6:	1ad3      	subs	r3, r2, r3
 800c0f8:	2b02      	cmp	r3, #2
 800c0fa:	d901      	bls.n	800c100 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800c0fc:	2303      	movs	r3, #3
 800c0fe:	e03f      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c100:	4b22      	ldr	r3, [pc, #136]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d1f0      	bne.n	800c0ee <HAL_RCC_OscConfig+0x44a>
 800c10c:	e037      	b.n	800c17e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800c10e:	687b      	ldr	r3, [r7, #4]
 800c110:	699b      	ldr	r3, [r3, #24]
 800c112:	2b01      	cmp	r3, #1
 800c114:	d101      	bne.n	800c11a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800c116:	2301      	movs	r3, #1
 800c118:	e032      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800c11a:	4b1c      	ldr	r3, [pc, #112]	; (800c18c <HAL_RCC_OscConfig+0x4e8>)
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	699b      	ldr	r3, [r3, #24]
 800c124:	2b01      	cmp	r3, #1
 800c126:	d028      	beq.n	800c17a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c132:	429a      	cmp	r2, r3
 800c134:	d121      	bne.n	800c17a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c140:	429a      	cmp	r2, r3
 800c142:	d11a      	bne.n	800c17a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c144:	68fa      	ldr	r2, [r7, #12]
 800c146:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c14a:	4013      	ands	r3, r2
 800c14c:	687a      	ldr	r2, [r7, #4]
 800c14e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c150:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800c152:	4293      	cmp	r3, r2
 800c154:	d111      	bne.n	800c17a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c160:	085b      	lsrs	r3, r3, #1
 800c162:	3b01      	subs	r3, #1
 800c164:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800c166:	429a      	cmp	r2, r3
 800c168:	d107      	bne.n	800c17a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c174:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800c176:	429a      	cmp	r2, r3
 800c178:	d001      	beq.n	800c17e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800c17a:	2301      	movs	r3, #1
 800c17c:	e000      	b.n	800c180 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800c17e:	2300      	movs	r3, #0
}
 800c180:	4618      	mov	r0, r3
 800c182:	3718      	adds	r7, #24
 800c184:	46bd      	mov	sp, r7
 800c186:	bd80      	pop	{r7, pc}
 800c188:	40007000 	.word	0x40007000
 800c18c:	40023800 	.word	0x40023800
 800c190:	42470060 	.word	0x42470060

0800c194 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b084      	sub	sp, #16
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
 800c19c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d101      	bne.n	800c1a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c1a4:	2301      	movs	r3, #1
 800c1a6:	e0cc      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800c1a8:	4b68      	ldr	r3, [pc, #416]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	f003 030f 	and.w	r3, r3, #15
 800c1b0:	683a      	ldr	r2, [r7, #0]
 800c1b2:	429a      	cmp	r2, r3
 800c1b4:	d90c      	bls.n	800c1d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c1b6:	4b65      	ldr	r3, [pc, #404]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c1b8:	683a      	ldr	r2, [r7, #0]
 800c1ba:	b2d2      	uxtb	r2, r2
 800c1bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1be:	4b63      	ldr	r3, [pc, #396]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f003 030f 	and.w	r3, r3, #15
 800c1c6:	683a      	ldr	r2, [r7, #0]
 800c1c8:	429a      	cmp	r2, r3
 800c1ca:	d001      	beq.n	800c1d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800c1cc:	2301      	movs	r3, #1
 800c1ce:	e0b8      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	f003 0302 	and.w	r3, r3, #2
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d020      	beq.n	800c21e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f003 0304 	and.w	r3, r3, #4
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d005      	beq.n	800c1f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c1e8:	4b59      	ldr	r3, [pc, #356]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	4a58      	ldr	r2, [pc, #352]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c1ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c1f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	681b      	ldr	r3, [r3, #0]
 800c1f8:	f003 0308 	and.w	r3, r3, #8
 800c1fc:	2b00      	cmp	r3, #0
 800c1fe:	d005      	beq.n	800c20c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c200:	4b53      	ldr	r3, [pc, #332]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c202:	689b      	ldr	r3, [r3, #8]
 800c204:	4a52      	ldr	r2, [pc, #328]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c206:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c20a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c20c:	4b50      	ldr	r3, [pc, #320]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c20e:	689b      	ldr	r3, [r3, #8]
 800c210:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	689b      	ldr	r3, [r3, #8]
 800c218:	494d      	ldr	r1, [pc, #308]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c21a:	4313      	orrs	r3, r2
 800c21c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c21e:	687b      	ldr	r3, [r7, #4]
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	f003 0301 	and.w	r3, r3, #1
 800c226:	2b00      	cmp	r3, #0
 800c228:	d044      	beq.n	800c2b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	685b      	ldr	r3, [r3, #4]
 800c22e:	2b01      	cmp	r3, #1
 800c230:	d107      	bne.n	800c242 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c232:	4b47      	ldr	r3, [pc, #284]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d119      	bne.n	800c272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c23e:	2301      	movs	r3, #1
 800c240:	e07f      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	2b02      	cmp	r3, #2
 800c248:	d003      	beq.n	800c252 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800c24e:	2b03      	cmp	r3, #3
 800c250:	d107      	bne.n	800c262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c252:	4b3f      	ldr	r3, [pc, #252]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d109      	bne.n	800c272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c25e:	2301      	movs	r3, #1
 800c260:	e06f      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c262:	4b3b      	ldr	r3, [pc, #236]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	f003 0302 	and.w	r3, r3, #2
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d101      	bne.n	800c272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800c26e:	2301      	movs	r3, #1
 800c270:	e067      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c272:	4b37      	ldr	r3, [pc, #220]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c274:	689b      	ldr	r3, [r3, #8]
 800c276:	f023 0203 	bic.w	r2, r3, #3
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	4934      	ldr	r1, [pc, #208]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c280:	4313      	orrs	r3, r2
 800c282:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800c284:	f7fc fb40 	bl	8008908 <HAL_GetTick>
 800c288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c28a:	e00a      	b.n	800c2a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c28c:	f7fc fb3c 	bl	8008908 <HAL_GetTick>
 800c290:	4602      	mov	r2, r0
 800c292:	68fb      	ldr	r3, [r7, #12]
 800c294:	1ad3      	subs	r3, r2, r3
 800c296:	f241 3288 	movw	r2, #5000	; 0x1388
 800c29a:	4293      	cmp	r3, r2
 800c29c:	d901      	bls.n	800c2a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800c29e:	2303      	movs	r3, #3
 800c2a0:	e04f      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c2a2:	4b2b      	ldr	r3, [pc, #172]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c2a4:	689b      	ldr	r3, [r3, #8]
 800c2a6:	f003 020c 	and.w	r2, r3, #12
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	685b      	ldr	r3, [r3, #4]
 800c2ae:	009b      	lsls	r3, r3, #2
 800c2b0:	429a      	cmp	r2, r3
 800c2b2:	d1eb      	bne.n	800c28c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800c2b4:	4b25      	ldr	r3, [pc, #148]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c2b6:	681b      	ldr	r3, [r3, #0]
 800c2b8:	f003 030f 	and.w	r3, r3, #15
 800c2bc:	683a      	ldr	r2, [r7, #0]
 800c2be:	429a      	cmp	r2, r3
 800c2c0:	d20c      	bcs.n	800c2dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c2c2:	4b22      	ldr	r3, [pc, #136]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c2c4:	683a      	ldr	r2, [r7, #0]
 800c2c6:	b2d2      	uxtb	r2, r2
 800c2c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2ca:	4b20      	ldr	r3, [pc, #128]	; (800c34c <HAL_RCC_ClockConfig+0x1b8>)
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f003 030f 	and.w	r3, r3, #15
 800c2d2:	683a      	ldr	r2, [r7, #0]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d001      	beq.n	800c2dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800c2d8:	2301      	movs	r3, #1
 800c2da:	e032      	b.n	800c342 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f003 0304 	and.w	r3, r3, #4
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d008      	beq.n	800c2fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c2e8:	4b19      	ldr	r3, [pc, #100]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	68db      	ldr	r3, [r3, #12]
 800c2f4:	4916      	ldr	r1, [pc, #88]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c2f6:	4313      	orrs	r3, r2
 800c2f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	f003 0308 	and.w	r3, r3, #8
 800c302:	2b00      	cmp	r3, #0
 800c304:	d009      	beq.n	800c31a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800c306:	4b12      	ldr	r3, [pc, #72]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c308:	689b      	ldr	r3, [r3, #8]
 800c30a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	691b      	ldr	r3, [r3, #16]
 800c312:	00db      	lsls	r3, r3, #3
 800c314:	490e      	ldr	r1, [pc, #56]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c316:	4313      	orrs	r3, r2
 800c318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800c31a:	f000 f821 	bl	800c360 <HAL_RCC_GetSysClockFreq>
 800c31e:	4602      	mov	r2, r0
 800c320:	4b0b      	ldr	r3, [pc, #44]	; (800c350 <HAL_RCC_ClockConfig+0x1bc>)
 800c322:	689b      	ldr	r3, [r3, #8]
 800c324:	091b      	lsrs	r3, r3, #4
 800c326:	f003 030f 	and.w	r3, r3, #15
 800c32a:	490a      	ldr	r1, [pc, #40]	; (800c354 <HAL_RCC_ClockConfig+0x1c0>)
 800c32c:	5ccb      	ldrb	r3, [r1, r3]
 800c32e:	fa22 f303 	lsr.w	r3, r2, r3
 800c332:	4a09      	ldr	r2, [pc, #36]	; (800c358 <HAL_RCC_ClockConfig+0x1c4>)
 800c334:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800c336:	4b09      	ldr	r3, [pc, #36]	; (800c35c <HAL_RCC_ClockConfig+0x1c8>)
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	4618      	mov	r0, r3
 800c33c:	f7f6 ff92 	bl	8003264 <HAL_InitTick>

  return HAL_OK;
 800c340:	2300      	movs	r3, #0
}
 800c342:	4618      	mov	r0, r3
 800c344:	3710      	adds	r7, #16
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}
 800c34a:	bf00      	nop
 800c34c:	40023c00 	.word	0x40023c00
 800c350:	40023800 	.word	0x40023800
 800c354:	08022d98 	.word	0x08022d98
 800c358:	20000004 	.word	0x20000004
 800c35c:	2000005c 	.word	0x2000005c

0800c360 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c360:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800c364:	b084      	sub	sp, #16
 800c366:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800c368:	2300      	movs	r3, #0
 800c36a:	607b      	str	r3, [r7, #4]
 800c36c:	2300      	movs	r3, #0
 800c36e:	60fb      	str	r3, [r7, #12]
 800c370:	2300      	movs	r3, #0
 800c372:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800c374:	2300      	movs	r3, #0
 800c376:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c378:	4b67      	ldr	r3, [pc, #412]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c37a:	689b      	ldr	r3, [r3, #8]
 800c37c:	f003 030c 	and.w	r3, r3, #12
 800c380:	2b08      	cmp	r3, #8
 800c382:	d00d      	beq.n	800c3a0 <HAL_RCC_GetSysClockFreq+0x40>
 800c384:	2b08      	cmp	r3, #8
 800c386:	f200 80bd 	bhi.w	800c504 <HAL_RCC_GetSysClockFreq+0x1a4>
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d002      	beq.n	800c394 <HAL_RCC_GetSysClockFreq+0x34>
 800c38e:	2b04      	cmp	r3, #4
 800c390:	d003      	beq.n	800c39a <HAL_RCC_GetSysClockFreq+0x3a>
 800c392:	e0b7      	b.n	800c504 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c394:	4b61      	ldr	r3, [pc, #388]	; (800c51c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c396:	60bb      	str	r3, [r7, #8]
       break;
 800c398:	e0b7      	b.n	800c50a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c39a:	4b60      	ldr	r3, [pc, #384]	; (800c51c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c39c:	60bb      	str	r3, [r7, #8]
      break;
 800c39e:	e0b4      	b.n	800c50a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c3a0:	4b5d      	ldr	r3, [pc, #372]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c3a2:	685b      	ldr	r3, [r3, #4]
 800c3a4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c3a8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800c3aa:	4b5b      	ldr	r3, [pc, #364]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c3ac:	685b      	ldr	r3, [r3, #4]
 800c3ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d04d      	beq.n	800c452 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c3b6:	4b58      	ldr	r3, [pc, #352]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c3b8:	685b      	ldr	r3, [r3, #4]
 800c3ba:	099b      	lsrs	r3, r3, #6
 800c3bc:	461a      	mov	r2, r3
 800c3be:	f04f 0300 	mov.w	r3, #0
 800c3c2:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c3c6:	f04f 0100 	mov.w	r1, #0
 800c3ca:	ea02 0800 	and.w	r8, r2, r0
 800c3ce:	ea03 0901 	and.w	r9, r3, r1
 800c3d2:	4640      	mov	r0, r8
 800c3d4:	4649      	mov	r1, r9
 800c3d6:	f04f 0200 	mov.w	r2, #0
 800c3da:	f04f 0300 	mov.w	r3, #0
 800c3de:	014b      	lsls	r3, r1, #5
 800c3e0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c3e4:	0142      	lsls	r2, r0, #5
 800c3e6:	4610      	mov	r0, r2
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	ebb0 0008 	subs.w	r0, r0, r8
 800c3ee:	eb61 0109 	sbc.w	r1, r1, r9
 800c3f2:	f04f 0200 	mov.w	r2, #0
 800c3f6:	f04f 0300 	mov.w	r3, #0
 800c3fa:	018b      	lsls	r3, r1, #6
 800c3fc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c400:	0182      	lsls	r2, r0, #6
 800c402:	1a12      	subs	r2, r2, r0
 800c404:	eb63 0301 	sbc.w	r3, r3, r1
 800c408:	f04f 0000 	mov.w	r0, #0
 800c40c:	f04f 0100 	mov.w	r1, #0
 800c410:	00d9      	lsls	r1, r3, #3
 800c412:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c416:	00d0      	lsls	r0, r2, #3
 800c418:	4602      	mov	r2, r0
 800c41a:	460b      	mov	r3, r1
 800c41c:	eb12 0208 	adds.w	r2, r2, r8
 800c420:	eb43 0309 	adc.w	r3, r3, r9
 800c424:	f04f 0000 	mov.w	r0, #0
 800c428:	f04f 0100 	mov.w	r1, #0
 800c42c:	0299      	lsls	r1, r3, #10
 800c42e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c432:	0290      	lsls	r0, r2, #10
 800c434:	4602      	mov	r2, r0
 800c436:	460b      	mov	r3, r1
 800c438:	4610      	mov	r0, r2
 800c43a:	4619      	mov	r1, r3
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	461a      	mov	r2, r3
 800c440:	f04f 0300 	mov.w	r3, #0
 800c444:	f7f4 fc90 	bl	8000d68 <__aeabi_uldivmod>
 800c448:	4602      	mov	r2, r0
 800c44a:	460b      	mov	r3, r1
 800c44c:	4613      	mov	r3, r2
 800c44e:	60fb      	str	r3, [r7, #12]
 800c450:	e04a      	b.n	800c4e8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c452:	4b31      	ldr	r3, [pc, #196]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c454:	685b      	ldr	r3, [r3, #4]
 800c456:	099b      	lsrs	r3, r3, #6
 800c458:	461a      	mov	r2, r3
 800c45a:	f04f 0300 	mov.w	r3, #0
 800c45e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800c462:	f04f 0100 	mov.w	r1, #0
 800c466:	ea02 0400 	and.w	r4, r2, r0
 800c46a:	ea03 0501 	and.w	r5, r3, r1
 800c46e:	4620      	mov	r0, r4
 800c470:	4629      	mov	r1, r5
 800c472:	f04f 0200 	mov.w	r2, #0
 800c476:	f04f 0300 	mov.w	r3, #0
 800c47a:	014b      	lsls	r3, r1, #5
 800c47c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800c480:	0142      	lsls	r2, r0, #5
 800c482:	4610      	mov	r0, r2
 800c484:	4619      	mov	r1, r3
 800c486:	1b00      	subs	r0, r0, r4
 800c488:	eb61 0105 	sbc.w	r1, r1, r5
 800c48c:	f04f 0200 	mov.w	r2, #0
 800c490:	f04f 0300 	mov.w	r3, #0
 800c494:	018b      	lsls	r3, r1, #6
 800c496:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800c49a:	0182      	lsls	r2, r0, #6
 800c49c:	1a12      	subs	r2, r2, r0
 800c49e:	eb63 0301 	sbc.w	r3, r3, r1
 800c4a2:	f04f 0000 	mov.w	r0, #0
 800c4a6:	f04f 0100 	mov.w	r1, #0
 800c4aa:	00d9      	lsls	r1, r3, #3
 800c4ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c4b0:	00d0      	lsls	r0, r2, #3
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	460b      	mov	r3, r1
 800c4b6:	1912      	adds	r2, r2, r4
 800c4b8:	eb45 0303 	adc.w	r3, r5, r3
 800c4bc:	f04f 0000 	mov.w	r0, #0
 800c4c0:	f04f 0100 	mov.w	r1, #0
 800c4c4:	0299      	lsls	r1, r3, #10
 800c4c6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800c4ca:	0290      	lsls	r0, r2, #10
 800c4cc:	4602      	mov	r2, r0
 800c4ce:	460b      	mov	r3, r1
 800c4d0:	4610      	mov	r0, r2
 800c4d2:	4619      	mov	r1, r3
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	461a      	mov	r2, r3
 800c4d8:	f04f 0300 	mov.w	r3, #0
 800c4dc:	f7f4 fc44 	bl	8000d68 <__aeabi_uldivmod>
 800c4e0:	4602      	mov	r2, r0
 800c4e2:	460b      	mov	r3, r1
 800c4e4:	4613      	mov	r3, r2
 800c4e6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800c4e8:	4b0b      	ldr	r3, [pc, #44]	; (800c518 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800c4ea:	685b      	ldr	r3, [r3, #4]
 800c4ec:	0c1b      	lsrs	r3, r3, #16
 800c4ee:	f003 0303 	and.w	r3, r3, #3
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	005b      	lsls	r3, r3, #1
 800c4f6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800c4f8:	68fa      	ldr	r2, [r7, #12]
 800c4fa:	683b      	ldr	r3, [r7, #0]
 800c4fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c500:	60bb      	str	r3, [r7, #8]
      break;
 800c502:	e002      	b.n	800c50a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c504:	4b05      	ldr	r3, [pc, #20]	; (800c51c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800c506:	60bb      	str	r3, [r7, #8]
      break;
 800c508:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c50a:	68bb      	ldr	r3, [r7, #8]
}
 800c50c:	4618      	mov	r0, r3
 800c50e:	3710      	adds	r7, #16
 800c510:	46bd      	mov	sp, r7
 800c512:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800c516:	bf00      	nop
 800c518:	40023800 	.word	0x40023800
 800c51c:	00f42400 	.word	0x00f42400

0800c520 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c520:	b480      	push	{r7}
 800c522:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c524:	4b03      	ldr	r3, [pc, #12]	; (800c534 <HAL_RCC_GetHCLKFreq+0x14>)
 800c526:	681b      	ldr	r3, [r3, #0]
}
 800c528:	4618      	mov	r0, r3
 800c52a:	46bd      	mov	sp, r7
 800c52c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c530:	4770      	bx	lr
 800c532:	bf00      	nop
 800c534:	20000004 	.word	0x20000004

0800c538 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800c53c:	f7ff fff0 	bl	800c520 <HAL_RCC_GetHCLKFreq>
 800c540:	4602      	mov	r2, r0
 800c542:	4b05      	ldr	r3, [pc, #20]	; (800c558 <HAL_RCC_GetPCLK1Freq+0x20>)
 800c544:	689b      	ldr	r3, [r3, #8]
 800c546:	0a9b      	lsrs	r3, r3, #10
 800c548:	f003 0307 	and.w	r3, r3, #7
 800c54c:	4903      	ldr	r1, [pc, #12]	; (800c55c <HAL_RCC_GetPCLK1Freq+0x24>)
 800c54e:	5ccb      	ldrb	r3, [r1, r3]
 800c550:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c554:	4618      	mov	r0, r3
 800c556:	bd80      	pop	{r7, pc}
 800c558:	40023800 	.word	0x40023800
 800c55c:	08022da8 	.word	0x08022da8

0800c560 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800c564:	f7ff ffdc 	bl	800c520 <HAL_RCC_GetHCLKFreq>
 800c568:	4602      	mov	r2, r0
 800c56a:	4b05      	ldr	r3, [pc, #20]	; (800c580 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c56c:	689b      	ldr	r3, [r3, #8]
 800c56e:	0b5b      	lsrs	r3, r3, #13
 800c570:	f003 0307 	and.w	r3, r3, #7
 800c574:	4903      	ldr	r1, [pc, #12]	; (800c584 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c576:	5ccb      	ldrb	r3, [r1, r3]
 800c578:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c57c:	4618      	mov	r0, r3
 800c57e:	bd80      	pop	{r7, pc}
 800c580:	40023800 	.word	0x40023800
 800c584:	08022da8 	.word	0x08022da8

0800c588 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800c588:	b480      	push	{r7}
 800c58a:	b083      	sub	sp, #12
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
 800c590:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	220f      	movs	r2, #15
 800c596:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800c598:	4b12      	ldr	r3, [pc, #72]	; (800c5e4 <HAL_RCC_GetClockConfig+0x5c>)
 800c59a:	689b      	ldr	r3, [r3, #8]
 800c59c:	f003 0203 	and.w	r2, r3, #3
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800c5a4:	4b0f      	ldr	r3, [pc, #60]	; (800c5e4 <HAL_RCC_GetClockConfig+0x5c>)
 800c5a6:	689b      	ldr	r3, [r3, #8]
 800c5a8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800c5b0:	4b0c      	ldr	r3, [pc, #48]	; (800c5e4 <HAL_RCC_GetClockConfig+0x5c>)
 800c5b2:	689b      	ldr	r3, [r3, #8]
 800c5b4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800c5bc:	4b09      	ldr	r3, [pc, #36]	; (800c5e4 <HAL_RCC_GetClockConfig+0x5c>)
 800c5be:	689b      	ldr	r3, [r3, #8]
 800c5c0:	08db      	lsrs	r3, r3, #3
 800c5c2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800c5ca:	4b07      	ldr	r3, [pc, #28]	; (800c5e8 <HAL_RCC_GetClockConfig+0x60>)
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	f003 020f 	and.w	r2, r3, #15
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	601a      	str	r2, [r3, #0]
}
 800c5d6:	bf00      	nop
 800c5d8:	370c      	adds	r7, #12
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e0:	4770      	bx	lr
 800c5e2:	bf00      	nop
 800c5e4:	40023800 	.word	0x40023800
 800c5e8:	40023c00 	.word	0x40023c00

0800c5ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c5ec:	b580      	push	{r7, lr}
 800c5ee:	b086      	sub	sp, #24
 800c5f0:	af00      	add	r7, sp, #0
 800c5f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	681b      	ldr	r3, [r3, #0]
 800c600:	f003 0301 	and.w	r3, r3, #1
 800c604:	2b00      	cmp	r3, #0
 800c606:	d10b      	bne.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800c610:	2b00      	cmp	r3, #0
 800c612:	d105      	bne.n	800c620 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	681b      	ldr	r3, [r3, #0]
 800c618:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d075      	beq.n	800c70c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800c620:	4bad      	ldr	r3, [pc, #692]	; (800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800c622:	2200      	movs	r2, #0
 800c624:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c626:	f7fc f96f 	bl	8008908 <HAL_GetTick>
 800c62a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c62c:	e008      	b.n	800c640 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c62e:	f7fc f96b 	bl	8008908 <HAL_GetTick>
 800c632:	4602      	mov	r2, r0
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	1ad3      	subs	r3, r2, r3
 800c638:	2b02      	cmp	r3, #2
 800c63a:	d901      	bls.n	800c640 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c63c:	2303      	movs	r3, #3
 800c63e:	e18b      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800c640:	4ba6      	ldr	r3, [pc, #664]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d1f0      	bne.n	800c62e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	f003 0301 	and.w	r3, r3, #1
 800c654:	2b00      	cmp	r3, #0
 800c656:	d009      	beq.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	685b      	ldr	r3, [r3, #4]
 800c65c:	019a      	lsls	r2, r3, #6
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	689b      	ldr	r3, [r3, #8]
 800c662:	071b      	lsls	r3, r3, #28
 800c664:	499d      	ldr	r1, [pc, #628]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c666:	4313      	orrs	r3, r2
 800c668:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	f003 0302 	and.w	r3, r3, #2
 800c674:	2b00      	cmp	r3, #0
 800c676:	d01f      	beq.n	800c6b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c678:	4b98      	ldr	r3, [pc, #608]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c67a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c67e:	0f1b      	lsrs	r3, r3, #28
 800c680:	f003 0307 	and.w	r3, r3, #7
 800c684:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	685b      	ldr	r3, [r3, #4]
 800c68a:	019a      	lsls	r2, r3, #6
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	68db      	ldr	r3, [r3, #12]
 800c690:	061b      	lsls	r3, r3, #24
 800c692:	431a      	orrs	r2, r3
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	071b      	lsls	r3, r3, #28
 800c698:	4990      	ldr	r1, [pc, #576]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c69a:	4313      	orrs	r3, r2
 800c69c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800c6a0:	4b8e      	ldr	r3, [pc, #568]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c6a6:	f023 021f 	bic.w	r2, r3, #31
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	69db      	ldr	r3, [r3, #28]
 800c6ae:	3b01      	subs	r3, #1
 800c6b0:	498a      	ldr	r1, [pc, #552]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6b2:	4313      	orrs	r3, r2
 800c6b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6c0:	2b00      	cmp	r3, #0
 800c6c2:	d00d      	beq.n	800c6e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	685b      	ldr	r3, [r3, #4]
 800c6c8:	019a      	lsls	r2, r3, #6
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	68db      	ldr	r3, [r3, #12]
 800c6ce:	061b      	lsls	r3, r3, #24
 800c6d0:	431a      	orrs	r2, r3
 800c6d2:	687b      	ldr	r3, [r7, #4]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	071b      	lsls	r3, r3, #28
 800c6d8:	4980      	ldr	r1, [pc, #512]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c6da:	4313      	orrs	r3, r2
 800c6dc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800c6e0:	4b7d      	ldr	r3, [pc, #500]	; (800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800c6e2:	2201      	movs	r2, #1
 800c6e4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c6e6:	f7fc f90f 	bl	8008908 <HAL_GetTick>
 800c6ea:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c6ec:	e008      	b.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800c6ee:	f7fc f90b 	bl	8008908 <HAL_GetTick>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	697b      	ldr	r3, [r7, #20]
 800c6f6:	1ad3      	subs	r3, r2, r3
 800c6f8:	2b02      	cmp	r3, #2
 800c6fa:	d901      	bls.n	800c700 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c6fc:	2303      	movs	r3, #3
 800c6fe:	e12b      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800c700:	4b76      	ldr	r3, [pc, #472]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c708:	2b00      	cmp	r3, #0
 800c70a:	d0f0      	beq.n	800c6ee <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f003 0304 	and.w	r3, r3, #4
 800c714:	2b00      	cmp	r3, #0
 800c716:	d105      	bne.n	800c724 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800c720:	2b00      	cmp	r3, #0
 800c722:	d079      	beq.n	800c818 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800c724:	4b6e      	ldr	r3, [pc, #440]	; (800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c726:	2200      	movs	r2, #0
 800c728:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c72a:	f7fc f8ed 	bl	8008908 <HAL_GetTick>
 800c72e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c730:	e008      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c732:	f7fc f8e9 	bl	8008908 <HAL_GetTick>
 800c736:	4602      	mov	r2, r0
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	1ad3      	subs	r3, r2, r3
 800c73c:	2b02      	cmp	r3, #2
 800c73e:	d901      	bls.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c740:	2303      	movs	r3, #3
 800c742:	e109      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800c744:	4b65      	ldr	r3, [pc, #404]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c74c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c750:	d0ef      	beq.n	800c732 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0304 	and.w	r3, r3, #4
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d020      	beq.n	800c7a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c75e:	4b5f      	ldr	r3, [pc, #380]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c760:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c764:	0f1b      	lsrs	r3, r3, #28
 800c766:	f003 0307 	and.w	r3, r3, #7
 800c76a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	691b      	ldr	r3, [r3, #16]
 800c770:	019a      	lsls	r2, r3, #6
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	695b      	ldr	r3, [r3, #20]
 800c776:	061b      	lsls	r3, r3, #24
 800c778:	431a      	orrs	r2, r3
 800c77a:	693b      	ldr	r3, [r7, #16]
 800c77c:	071b      	lsls	r3, r3, #28
 800c77e:	4957      	ldr	r1, [pc, #348]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c780:	4313      	orrs	r3, r2
 800c782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c786:	4b55      	ldr	r3, [pc, #340]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c788:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c78c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	6a1b      	ldr	r3, [r3, #32]
 800c794:	3b01      	subs	r3, #1
 800c796:	021b      	lsls	r3, r3, #8
 800c798:	4950      	ldr	r1, [pc, #320]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c79a:	4313      	orrs	r3, r2
 800c79c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f003 0308 	and.w	r3, r3, #8
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d01e      	beq.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c7ac:	4b4b      	ldr	r3, [pc, #300]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c7b2:	0e1b      	lsrs	r3, r3, #24
 800c7b4:	f003 030f 	and.w	r3, r3, #15
 800c7b8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	691b      	ldr	r3, [r3, #16]
 800c7be:	019a      	lsls	r2, r3, #6
 800c7c0:	693b      	ldr	r3, [r7, #16]
 800c7c2:	061b      	lsls	r3, r3, #24
 800c7c4:	431a      	orrs	r2, r3
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	699b      	ldr	r3, [r3, #24]
 800c7ca:	071b      	lsls	r3, r3, #28
 800c7cc:	4943      	ldr	r1, [pc, #268]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7ce:	4313      	orrs	r3, r2
 800c7d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c7d4:	4b41      	ldr	r3, [pc, #260]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c7da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c7e2:	493e      	ldr	r1, [pc, #248]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c7ea:	4b3d      	ldr	r3, [pc, #244]	; (800c8e0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800c7f0:	f7fc f88a 	bl	8008908 <HAL_GetTick>
 800c7f4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c7f6:	e008      	b.n	800c80a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800c7f8:	f7fc f886 	bl	8008908 <HAL_GetTick>
 800c7fc:	4602      	mov	r2, r0
 800c7fe:	697b      	ldr	r3, [r7, #20]
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	2b02      	cmp	r3, #2
 800c804:	d901      	bls.n	800c80a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c806:	2303      	movs	r3, #3
 800c808:	e0a6      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c80a:	4b34      	ldr	r3, [pc, #208]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c812:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c816:	d1ef      	bne.n	800c7f8 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 0320 	and.w	r3, r3, #32
 800c820:	2b00      	cmp	r3, #0
 800c822:	f000 808d 	beq.w	800c940 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c826:	2300      	movs	r3, #0
 800c828:	60fb      	str	r3, [r7, #12]
 800c82a:	4b2c      	ldr	r3, [pc, #176]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c82c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c82e:	4a2b      	ldr	r2, [pc, #172]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c830:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c834:	6413      	str	r3, [r2, #64]	; 0x40
 800c836:	4b29      	ldr	r3, [pc, #164]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c83a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c83e:	60fb      	str	r3, [r7, #12]
 800c840:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800c842:	4b28      	ldr	r3, [pc, #160]	; (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	4a27      	ldr	r2, [pc, #156]	; (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c84c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800c84e:	f7fc f85b 	bl	8008908 <HAL_GetTick>
 800c852:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c854:	e008      	b.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800c856:	f7fc f857 	bl	8008908 <HAL_GetTick>
 800c85a:	4602      	mov	r2, r0
 800c85c:	697b      	ldr	r3, [r7, #20]
 800c85e:	1ad3      	subs	r3, r2, r3
 800c860:	2b02      	cmp	r3, #2
 800c862:	d901      	bls.n	800c868 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800c864:	2303      	movs	r3, #3
 800c866:	e077      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800c868:	4b1e      	ldr	r3, [pc, #120]	; (800c8e4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c870:	2b00      	cmp	r3, #0
 800c872:	d0f0      	beq.n	800c856 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c874:	4b19      	ldr	r3, [pc, #100]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c876:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c878:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c87c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c87e:	693b      	ldr	r3, [r7, #16]
 800c880:	2b00      	cmp	r3, #0
 800c882:	d039      	beq.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c888:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c88c:	693a      	ldr	r2, [r7, #16]
 800c88e:	429a      	cmp	r2, r3
 800c890:	d032      	beq.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c892:	4b12      	ldr	r3, [pc, #72]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c89a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c89c:	4b12      	ldr	r3, [pc, #72]	; (800c8e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c89e:	2201      	movs	r2, #1
 800c8a0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c8a2:	4b11      	ldr	r3, [pc, #68]	; (800c8e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800c8a4:	2200      	movs	r2, #0
 800c8a6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800c8a8:	4a0c      	ldr	r2, [pc, #48]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c8aa:	693b      	ldr	r3, [r7, #16]
 800c8ac:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c8ae:	4b0b      	ldr	r3, [pc, #44]	; (800c8dc <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800c8b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8b2:	f003 0301 	and.w	r3, r3, #1
 800c8b6:	2b01      	cmp	r3, #1
 800c8b8:	d11e      	bne.n	800c8f8 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800c8ba:	f7fc f825 	bl	8008908 <HAL_GetTick>
 800c8be:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c8c0:	e014      	b.n	800c8ec <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c8c2:	f7fc f821 	bl	8008908 <HAL_GetTick>
 800c8c6:	4602      	mov	r2, r0
 800c8c8:	697b      	ldr	r3, [r7, #20]
 800c8ca:	1ad3      	subs	r3, r2, r3
 800c8cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800c8d0:	4293      	cmp	r3, r2
 800c8d2:	d90b      	bls.n	800c8ec <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800c8d4:	2303      	movs	r3, #3
 800c8d6:	e03f      	b.n	800c958 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800c8d8:	42470068 	.word	0x42470068
 800c8dc:	40023800 	.word	0x40023800
 800c8e0:	42470070 	.word	0x42470070
 800c8e4:	40007000 	.word	0x40007000
 800c8e8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c8ec:	4b1c      	ldr	r3, [pc, #112]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c8ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c8f0:	f003 0302 	and.w	r3, r3, #2
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d0e4      	beq.n	800c8c2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c8fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c900:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c904:	d10d      	bne.n	800c922 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800c906:	4b16      	ldr	r3, [pc, #88]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c912:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800c916:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c91a:	4911      	ldr	r1, [pc, #68]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c91c:	4313      	orrs	r3, r2
 800c91e:	608b      	str	r3, [r1, #8]
 800c920:	e005      	b.n	800c92e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800c922:	4b0f      	ldr	r3, [pc, #60]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c924:	689b      	ldr	r3, [r3, #8]
 800c926:	4a0e      	ldr	r2, [pc, #56]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c928:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c92c:	6093      	str	r3, [r2, #8]
 800c92e:	4b0c      	ldr	r3, [pc, #48]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c930:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c936:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c93a:	4909      	ldr	r1, [pc, #36]	; (800c960 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800c93c:	4313      	orrs	r3, r2
 800c93e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	f003 0310 	and.w	r3, r3, #16
 800c948:	2b00      	cmp	r3, #0
 800c94a:	d004      	beq.n	800c956 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800c952:	4b04      	ldr	r3, [pc, #16]	; (800c964 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800c954:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800c956:	2300      	movs	r3, #0
}
 800c958:	4618      	mov	r0, r3
 800c95a:	3718      	adds	r7, #24
 800c95c:	46bd      	mov	sp, r7
 800c95e:	bd80      	pop	{r7, pc}
 800c960:	40023800 	.word	0x40023800
 800c964:	424711e0 	.word	0x424711e0

0800c968 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b082      	sub	sp, #8
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2b00      	cmp	r3, #0
 800c974:	d101      	bne.n	800c97a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800c976:	2301      	movs	r3, #1
 800c978:	e083      	b.n	800ca82 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	7f5b      	ldrb	r3, [r3, #29]
 800c97e:	b2db      	uxtb	r3, r3
 800c980:	2b00      	cmp	r3, #0
 800c982:	d105      	bne.n	800c990 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	2200      	movs	r2, #0
 800c988:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f7f6 fa76 	bl	8002e7c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2202      	movs	r2, #2
 800c994:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	22ca      	movs	r2, #202	; 0xca
 800c99c:	625a      	str	r2, [r3, #36]	; 0x24
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	2253      	movs	r2, #83	; 0x53
 800c9a4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800c9a6:	6878      	ldr	r0, [r7, #4]
 800c9a8:	f000 fc26 	bl	800d1f8 <RTC_EnterInitMode>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	2b00      	cmp	r3, #0
 800c9b0:	d008      	beq.n	800c9c4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	22ff      	movs	r2, #255	; 0xff
 800c9b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	2204      	movs	r2, #4
 800c9be:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	e05e      	b.n	800ca82 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	689b      	ldr	r3, [r3, #8]
 800c9ca:	687a      	ldr	r2, [r7, #4]
 800c9cc:	6812      	ldr	r2, [r2, #0]
 800c9ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800c9d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c9d6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	6899      	ldr	r1, [r3, #8]
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	685a      	ldr	r2, [r3, #4]
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	691b      	ldr	r3, [r3, #16]
 800c9e6:	431a      	orrs	r2, r3
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	695b      	ldr	r3, [r3, #20]
 800c9ec:	431a      	orrs	r2, r3
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	430a      	orrs	r2, r1
 800c9f4:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	681b      	ldr	r3, [r3, #0]
 800c9fa:	687a      	ldr	r2, [r7, #4]
 800c9fc:	68d2      	ldr	r2, [r2, #12]
 800c9fe:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	681b      	ldr	r3, [r3, #0]
 800ca04:	6919      	ldr	r1, [r3, #16]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	689b      	ldr	r3, [r3, #8]
 800ca0a:	041a      	lsls	r2, r3, #16
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	430a      	orrs	r2, r1
 800ca12:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	68da      	ldr	r2, [r3, #12]
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ca22:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	681b      	ldr	r3, [r3, #0]
 800ca28:	689b      	ldr	r3, [r3, #8]
 800ca2a:	f003 0320 	and.w	r3, r3, #32
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d10e      	bne.n	800ca50 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f000 fbb8 	bl	800d1a8 <HAL_RTC_WaitForSynchro>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d008      	beq.n	800ca50 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	22ff      	movs	r2, #255	; 0xff
 800ca44:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	2204      	movs	r2, #4
 800ca4a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800ca4c:	2301      	movs	r3, #1
 800ca4e:	e018      	b.n	800ca82 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ca5e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	699a      	ldr	r2, [r3, #24]
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	430a      	orrs	r2, r1
 800ca70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca72:	687b      	ldr	r3, [r7, #4]
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	22ff      	movs	r2, #255	; 0xff
 800ca78:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	2201      	movs	r2, #1
 800ca7e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800ca80:	2300      	movs	r3, #0
  }
}
 800ca82:	4618      	mov	r0, r3
 800ca84:	3708      	adds	r7, #8
 800ca86:	46bd      	mov	sp, r7
 800ca88:	bd80      	pop	{r7, pc}

0800ca8a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ca8a:	b590      	push	{r4, r7, lr}
 800ca8c:	b087      	sub	sp, #28
 800ca8e:	af00      	add	r7, sp, #0
 800ca90:	60f8      	str	r0, [r7, #12]
 800ca92:	60b9      	str	r1, [r7, #8]
 800ca94:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ca96:	2300      	movs	r3, #0
 800ca98:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	7f1b      	ldrb	r3, [r3, #28]
 800ca9e:	2b01      	cmp	r3, #1
 800caa0:	d101      	bne.n	800caa6 <HAL_RTC_SetTime+0x1c>
 800caa2:	2302      	movs	r3, #2
 800caa4:	e0aa      	b.n	800cbfc <HAL_RTC_SetTime+0x172>
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	2201      	movs	r2, #1
 800caaa:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800caac:	68fb      	ldr	r3, [r7, #12]
 800caae:	2202      	movs	r2, #2
 800cab0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	d126      	bne.n	800cb06 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	689b      	ldr	r3, [r3, #8]
 800cabe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d102      	bne.n	800cacc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cac6:	68bb      	ldr	r3, [r7, #8]
 800cac8:	2200      	movs	r2, #0
 800caca:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	781b      	ldrb	r3, [r3, #0]
 800cad0:	4618      	mov	r0, r3
 800cad2:	f000 fbbd 	bl	800d250 <RTC_ByteToBcd2>
 800cad6:	4603      	mov	r3, r0
 800cad8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	785b      	ldrb	r3, [r3, #1]
 800cade:	4618      	mov	r0, r3
 800cae0:	f000 fbb6 	bl	800d250 <RTC_ByteToBcd2>
 800cae4:	4603      	mov	r3, r0
 800cae6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800cae8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	789b      	ldrb	r3, [r3, #2]
 800caee:	4618      	mov	r0, r3
 800caf0:	f000 fbae 	bl	800d250 <RTC_ByteToBcd2>
 800caf4:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800caf6:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	78db      	ldrb	r3, [r3, #3]
 800cafe:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800cb00:	4313      	orrs	r3, r2
 800cb02:	617b      	str	r3, [r7, #20]
 800cb04:	e018      	b.n	800cb38 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800cb06:	68fb      	ldr	r3, [r7, #12]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d102      	bne.n	800cb1a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	2200      	movs	r2, #0
 800cb18:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	781b      	ldrb	r3, [r3, #0]
 800cb1e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800cb20:	68bb      	ldr	r3, [r7, #8]
 800cb22:	785b      	ldrb	r3, [r3, #1]
 800cb24:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800cb26:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800cb28:	68ba      	ldr	r2, [r7, #8]
 800cb2a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800cb2c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800cb2e:	68bb      	ldr	r3, [r7, #8]
 800cb30:	78db      	ldrb	r3, [r3, #3]
 800cb32:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800cb34:	4313      	orrs	r3, r2
 800cb36:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	681b      	ldr	r3, [r3, #0]
 800cb3c:	22ca      	movs	r2, #202	; 0xca
 800cb3e:	625a      	str	r2, [r3, #36]	; 0x24
 800cb40:	68fb      	ldr	r3, [r7, #12]
 800cb42:	681b      	ldr	r3, [r3, #0]
 800cb44:	2253      	movs	r2, #83	; 0x53
 800cb46:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800cb48:	68f8      	ldr	r0, [r7, #12]
 800cb4a:	f000 fb55 	bl	800d1f8 <RTC_EnterInitMode>
 800cb4e:	4603      	mov	r3, r0
 800cb50:	2b00      	cmp	r3, #0
 800cb52:	d00b      	beq.n	800cb6c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb54:	68fb      	ldr	r3, [r7, #12]
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	22ff      	movs	r2, #255	; 0xff
 800cb5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	2204      	movs	r2, #4
 800cb60:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	2200      	movs	r2, #0
 800cb66:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800cb68:	2301      	movs	r3, #1
 800cb6a:	e047      	b.n	800cbfc <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	681a      	ldr	r2, [r3, #0]
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cb76:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cb7a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800cb7c:	68fb      	ldr	r3, [r7, #12]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	689a      	ldr	r2, [r3, #8]
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800cb8a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	6899      	ldr	r1, [r3, #8]
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	68da      	ldr	r2, [r3, #12]
 800cb96:	68bb      	ldr	r3, [r7, #8]
 800cb98:	691b      	ldr	r3, [r3, #16]
 800cb9a:	431a      	orrs	r2, r3
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	430a      	orrs	r2, r1
 800cba2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68da      	ldr	r2, [r3, #12]
 800cbaa:	68fb      	ldr	r3, [r7, #12]
 800cbac:	681b      	ldr	r3, [r3, #0]
 800cbae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cbb2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	f003 0320 	and.w	r3, r3, #32
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d111      	bne.n	800cbe6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cbc2:	68f8      	ldr	r0, [r7, #12]
 800cbc4:	f000 faf0 	bl	800d1a8 <HAL_RTC_WaitForSynchro>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d00b      	beq.n	800cbe6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	22ff      	movs	r2, #255	; 0xff
 800cbd4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800cbd6:	68fb      	ldr	r3, [r7, #12]
 800cbd8:	2204      	movs	r2, #4
 800cbda:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	2200      	movs	r2, #0
 800cbe0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	e00a      	b.n	800cbfc <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cbe6:	68fb      	ldr	r3, [r7, #12]
 800cbe8:	681b      	ldr	r3, [r3, #0]
 800cbea:	22ff      	movs	r2, #255	; 0xff
 800cbec:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800cbee:	68fb      	ldr	r3, [r7, #12]
 800cbf0:	2201      	movs	r2, #1
 800cbf2:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	2200      	movs	r2, #0
 800cbf8:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800cbfa:	2300      	movs	r3, #0
  }
}
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	371c      	adds	r7, #28
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd90      	pop	{r4, r7, pc}

0800cc04 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b086      	sub	sp, #24
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800cc10:	2300      	movs	r3, #0
 800cc12:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cc1a:	68bb      	ldr	r3, [r7, #8]
 800cc1c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	691b      	ldr	r3, [r3, #16]
 800cc24:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800cc36:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800cc3a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	0c1b      	lsrs	r3, r3, #16
 800cc40:	b2db      	uxtb	r3, r3
 800cc42:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cc46:	b2da      	uxtb	r2, r3
 800cc48:	68bb      	ldr	r3, [r7, #8]
 800cc4a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800cc4c:	697b      	ldr	r3, [r7, #20]
 800cc4e:	0a1b      	lsrs	r3, r3, #8
 800cc50:	b2db      	uxtb	r3, r3
 800cc52:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc56:	b2da      	uxtb	r2, r3
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800cc5c:	697b      	ldr	r3, [r7, #20]
 800cc5e:	b2db      	uxtb	r3, r3
 800cc60:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cc64:	b2da      	uxtb	r2, r3
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800cc6a:	697b      	ldr	r3, [r7, #20]
 800cc6c:	0c1b      	lsrs	r3, r3, #16
 800cc6e:	b2db      	uxtb	r3, r3
 800cc70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc74:	b2da      	uxtb	r2, r3
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d11a      	bne.n	800ccb6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800cc80:	68bb      	ldr	r3, [r7, #8]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	4618      	mov	r0, r3
 800cc86:	f000 fb01 	bl	800d28c <RTC_Bcd2ToByte>
 800cc8a:	4603      	mov	r3, r0
 800cc8c:	461a      	mov	r2, r3
 800cc8e:	68bb      	ldr	r3, [r7, #8]
 800cc90:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800cc92:	68bb      	ldr	r3, [r7, #8]
 800cc94:	785b      	ldrb	r3, [r3, #1]
 800cc96:	4618      	mov	r0, r3
 800cc98:	f000 faf8 	bl	800d28c <RTC_Bcd2ToByte>
 800cc9c:	4603      	mov	r3, r0
 800cc9e:	461a      	mov	r2, r3
 800cca0:	68bb      	ldr	r3, [r7, #8]
 800cca2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800cca4:	68bb      	ldr	r3, [r7, #8]
 800cca6:	789b      	ldrb	r3, [r3, #2]
 800cca8:	4618      	mov	r0, r3
 800ccaa:	f000 faef 	bl	800d28c <RTC_Bcd2ToByte>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	461a      	mov	r2, r3
 800ccb2:	68bb      	ldr	r3, [r7, #8]
 800ccb4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800ccb6:	2300      	movs	r3, #0
}
 800ccb8:	4618      	mov	r0, r3
 800ccba:	3718      	adds	r7, #24
 800ccbc:	46bd      	mov	sp, r7
 800ccbe:	bd80      	pop	{r7, pc}

0800ccc0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ccc0:	b590      	push	{r4, r7, lr}
 800ccc2:	b087      	sub	sp, #28
 800ccc4:	af00      	add	r7, sp, #0
 800ccc6:	60f8      	str	r0, [r7, #12]
 800ccc8:	60b9      	str	r1, [r7, #8]
 800ccca:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800cccc:	2300      	movs	r3, #0
 800ccce:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	7f1b      	ldrb	r3, [r3, #28]
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	d101      	bne.n	800ccdc <HAL_RTC_SetDate+0x1c>
 800ccd8:	2302      	movs	r3, #2
 800ccda:	e094      	b.n	800ce06 <HAL_RTC_SetDate+0x146>
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	2201      	movs	r2, #1
 800cce0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2202      	movs	r2, #2
 800cce6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	2b00      	cmp	r3, #0
 800ccec:	d10e      	bne.n	800cd0c <HAL_RTC_SetDate+0x4c>
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	785b      	ldrb	r3, [r3, #1]
 800ccf2:	f003 0310 	and.w	r3, r3, #16
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d008      	beq.n	800cd0c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ccfa:	68bb      	ldr	r3, [r7, #8]
 800ccfc:	785b      	ldrb	r3, [r3, #1]
 800ccfe:	f023 0310 	bic.w	r3, r3, #16
 800cd02:	b2db      	uxtb	r3, r3
 800cd04:	330a      	adds	r3, #10
 800cd06:	b2da      	uxtb	r2, r3
 800cd08:	68bb      	ldr	r3, [r7, #8]
 800cd0a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d11c      	bne.n	800cd4c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	78db      	ldrb	r3, [r3, #3]
 800cd16:	4618      	mov	r0, r3
 800cd18:	f000 fa9a 	bl	800d250 <RTC_ByteToBcd2>
 800cd1c:	4603      	mov	r3, r0
 800cd1e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	785b      	ldrb	r3, [r3, #1]
 800cd24:	4618      	mov	r0, r3
 800cd26:	f000 fa93 	bl	800d250 <RTC_ByteToBcd2>
 800cd2a:	4603      	mov	r3, r0
 800cd2c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cd2e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800cd30:	68bb      	ldr	r3, [r7, #8]
 800cd32:	789b      	ldrb	r3, [r3, #2]
 800cd34:	4618      	mov	r0, r3
 800cd36:	f000 fa8b 	bl	800d250 <RTC_ByteToBcd2>
 800cd3a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800cd3c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800cd40:	68bb      	ldr	r3, [r7, #8]
 800cd42:	781b      	ldrb	r3, [r3, #0]
 800cd44:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800cd46:	4313      	orrs	r3, r2
 800cd48:	617b      	str	r3, [r7, #20]
 800cd4a:	e00e      	b.n	800cd6a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800cd4c:	68bb      	ldr	r3, [r7, #8]
 800cd4e:	78db      	ldrb	r3, [r3, #3]
 800cd50:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	785b      	ldrb	r3, [r3, #1]
 800cd56:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800cd58:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800cd5a:	68ba      	ldr	r2, [r7, #8]
 800cd5c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800cd5e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800cd60:	68bb      	ldr	r3, [r7, #8]
 800cd62:	781b      	ldrb	r3, [r3, #0]
 800cd64:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800cd66:	4313      	orrs	r3, r2
 800cd68:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	22ca      	movs	r2, #202	; 0xca
 800cd70:	625a      	str	r2, [r3, #36]	; 0x24
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	681b      	ldr	r3, [r3, #0]
 800cd76:	2253      	movs	r2, #83	; 0x53
 800cd78:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800cd7a:	68f8      	ldr	r0, [r7, #12]
 800cd7c:	f000 fa3c 	bl	800d1f8 <RTC_EnterInitMode>
 800cd80:	4603      	mov	r3, r0
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d00b      	beq.n	800cd9e <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	22ff      	movs	r2, #255	; 0xff
 800cd8c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	2204      	movs	r2, #4
 800cd92:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	2200      	movs	r2, #0
 800cd98:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	e033      	b.n	800ce06 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800cd9e:	68fb      	ldr	r3, [r7, #12]
 800cda0:	681a      	ldr	r2, [r3, #0]
 800cda2:	697b      	ldr	r3, [r7, #20]
 800cda4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800cda8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cdac:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	68da      	ldr	r2, [r3, #12]
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800cdbc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	689b      	ldr	r3, [r3, #8]
 800cdc4:	f003 0320 	and.w	r3, r3, #32
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d111      	bne.n	800cdf0 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cdcc:	68f8      	ldr	r0, [r7, #12]
 800cdce:	f000 f9eb 	bl	800d1a8 <HAL_RTC_WaitForSynchro>
 800cdd2:	4603      	mov	r3, r0
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d00b      	beq.n	800cdf0 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdd8:	68fb      	ldr	r3, [r7, #12]
 800cdda:	681b      	ldr	r3, [r3, #0]
 800cddc:	22ff      	movs	r2, #255	; 0xff
 800cdde:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800cde0:	68fb      	ldr	r3, [r7, #12]
 800cde2:	2204      	movs	r2, #4
 800cde4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	2200      	movs	r2, #0
 800cdea:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800cdec:	2301      	movs	r3, #1
 800cdee:	e00a      	b.n	800ce06 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cdf0:	68fb      	ldr	r3, [r7, #12]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	22ff      	movs	r2, #255	; 0xff
 800cdf6:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	2201      	movs	r2, #1
 800cdfc:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	2200      	movs	r2, #0
 800ce02:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800ce04:	2300      	movs	r3, #0
  }
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	371c      	adds	r7, #28
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd90      	pop	{r4, r7, pc}

0800ce0e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ce0e:	b580      	push	{r7, lr}
 800ce10:	b086      	sub	sp, #24
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	60f8      	str	r0, [r7, #12]
 800ce16:	60b9      	str	r1, [r7, #8]
 800ce18:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800ce1a:	2300      	movs	r3, #0
 800ce1c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	685b      	ldr	r3, [r3, #4]
 800ce24:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ce28:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800ce2c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	0c1b      	lsrs	r3, r3, #16
 800ce32:	b2da      	uxtb	r2, r3
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800ce38:	697b      	ldr	r3, [r7, #20]
 800ce3a:	0a1b      	lsrs	r3, r3, #8
 800ce3c:	b2db      	uxtb	r3, r3
 800ce3e:	f003 031f 	and.w	r3, r3, #31
 800ce42:	b2da      	uxtb	r2, r3
 800ce44:	68bb      	ldr	r3, [r7, #8]
 800ce46:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800ce48:	697b      	ldr	r3, [r7, #20]
 800ce4a:	b2db      	uxtb	r3, r3
 800ce4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ce50:	b2da      	uxtb	r2, r3
 800ce52:	68bb      	ldr	r3, [r7, #8]
 800ce54:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800ce56:	697b      	ldr	r3, [r7, #20]
 800ce58:	0b5b      	lsrs	r3, r3, #13
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	f003 0307 	and.w	r3, r3, #7
 800ce60:	b2da      	uxtb	r2, r3
 800ce62:	68bb      	ldr	r3, [r7, #8]
 800ce64:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d11a      	bne.n	800cea2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800ce6c:	68bb      	ldr	r3, [r7, #8]
 800ce6e:	78db      	ldrb	r3, [r3, #3]
 800ce70:	4618      	mov	r0, r3
 800ce72:	f000 fa0b 	bl	800d28c <RTC_Bcd2ToByte>
 800ce76:	4603      	mov	r3, r0
 800ce78:	461a      	mov	r2, r3
 800ce7a:	68bb      	ldr	r3, [r7, #8]
 800ce7c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	785b      	ldrb	r3, [r3, #1]
 800ce82:	4618      	mov	r0, r3
 800ce84:	f000 fa02 	bl	800d28c <RTC_Bcd2ToByte>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	461a      	mov	r2, r3
 800ce8c:	68bb      	ldr	r3, [r7, #8]
 800ce8e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800ce90:	68bb      	ldr	r3, [r7, #8]
 800ce92:	789b      	ldrb	r3, [r3, #2]
 800ce94:	4618      	mov	r0, r3
 800ce96:	f000 f9f9 	bl	800d28c <RTC_Bcd2ToByte>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	461a      	mov	r2, r3
 800ce9e:	68bb      	ldr	r3, [r7, #8]
 800cea0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800cea2:	2300      	movs	r3, #0
}
 800cea4:	4618      	mov	r0, r3
 800cea6:	3718      	adds	r7, #24
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800ceac:	b590      	push	{r4, r7, lr}
 800ceae:	b089      	sub	sp, #36	; 0x24
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	60f8      	str	r0, [r7, #12]
 800ceb4:	60b9      	str	r1, [r7, #8]
 800ceb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800ceb8:	2300      	movs	r3, #0
 800ceba:	61fb      	str	r3, [r7, #28]
 800cebc:	2300      	movs	r3, #0
 800cebe:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800cec0:	4b93      	ldr	r3, [pc, #588]	; (800d110 <HAL_RTC_SetAlarm_IT+0x264>)
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a93      	ldr	r2, [pc, #588]	; (800d114 <HAL_RTC_SetAlarm_IT+0x268>)
 800cec6:	fba2 2303 	umull	r2, r3, r2, r3
 800ceca:	0adb      	lsrs	r3, r3, #11
 800cecc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800ced0:	fb02 f303 	mul.w	r3, r2, r3
 800ced4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	7f1b      	ldrb	r3, [r3, #28]
 800ceda:	2b01      	cmp	r3, #1
 800cedc:	d101      	bne.n	800cee2 <HAL_RTC_SetAlarm_IT+0x36>
 800cede:	2302      	movs	r3, #2
 800cee0:	e111      	b.n	800d106 <HAL_RTC_SetAlarm_IT+0x25a>
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	2201      	movs	r2, #1
 800cee6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2202      	movs	r2, #2
 800ceec:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d137      	bne.n	800cf64 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800cef4:	68fb      	ldr	r3, [r7, #12]
 800cef6:	681b      	ldr	r3, [r3, #0]
 800cef8:	689b      	ldr	r3, [r3, #8]
 800cefa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cefe:	2b00      	cmp	r3, #0
 800cf00:	d102      	bne.n	800cf08 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800cf02:	68bb      	ldr	r3, [r7, #8]
 800cf04:	2200      	movs	r2, #0
 800cf06:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	781b      	ldrb	r3, [r3, #0]
 800cf0c:	4618      	mov	r0, r3
 800cf0e:	f000 f99f 	bl	800d250 <RTC_ByteToBcd2>
 800cf12:	4603      	mov	r3, r0
 800cf14:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cf16:	68bb      	ldr	r3, [r7, #8]
 800cf18:	785b      	ldrb	r3, [r3, #1]
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	f000 f998 	bl	800d250 <RTC_ByteToBcd2>
 800cf20:	4603      	mov	r3, r0
 800cf22:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf24:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800cf26:	68bb      	ldr	r3, [r7, #8]
 800cf28:	789b      	ldrb	r3, [r3, #2]
 800cf2a:	4618      	mov	r0, r3
 800cf2c:	f000 f990 	bl	800d250 <RTC_ByteToBcd2>
 800cf30:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cf32:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cf36:	68bb      	ldr	r3, [r7, #8]
 800cf38:	78db      	ldrb	r3, [r3, #3]
 800cf3a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800cf3c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cf40:	68bb      	ldr	r3, [r7, #8]
 800cf42:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cf46:	4618      	mov	r0, r3
 800cf48:	f000 f982 	bl	800d250 <RTC_ByteToBcd2>
 800cf4c:	4603      	mov	r3, r0
 800cf4e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cf50:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800cf54:	68bb      	ldr	r3, [r7, #8]
 800cf56:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cf58:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800cf5a:	68bb      	ldr	r3, [r7, #8]
 800cf5c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf5e:	4313      	orrs	r3, r2
 800cf60:	61fb      	str	r3, [r7, #28]
 800cf62:	e023      	b.n	800cfac <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800cf64:	68fb      	ldr	r3, [r7, #12]
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	689b      	ldr	r3, [r3, #8]
 800cf6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	d102      	bne.n	800cf78 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800cf72:	68bb      	ldr	r3, [r7, #8]
 800cf74:	2200      	movs	r2, #0
 800cf76:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf78:	68bb      	ldr	r3, [r7, #8]
 800cf7a:	781b      	ldrb	r3, [r3, #0]
 800cf7c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cf7e:	68bb      	ldr	r3, [r7, #8]
 800cf80:	785b      	ldrb	r3, [r3, #1]
 800cf82:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800cf84:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800cf86:	68ba      	ldr	r2, [r7, #8]
 800cf88:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800cf8a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	78db      	ldrb	r3, [r3, #3]
 800cf90:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800cf92:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cf94:	68bb      	ldr	r3, [r7, #8]
 800cf96:	f893 3020 	ldrb.w	r3, [r3, #32]
 800cf9a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800cf9c:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800cf9e:	68bb      	ldr	r3, [r7, #8]
 800cfa0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800cfa2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800cfa8:	4313      	orrs	r3, r2
 800cfaa:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800cfac:	68bb      	ldr	r3, [r7, #8]
 800cfae:	685a      	ldr	r2, [r3, #4]
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	699b      	ldr	r3, [r3, #24]
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cfb8:	68fb      	ldr	r3, [r7, #12]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	22ca      	movs	r2, #202	; 0xca
 800cfbe:	625a      	str	r2, [r3, #36]	; 0x24
 800cfc0:	68fb      	ldr	r3, [r7, #12]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	2253      	movs	r2, #83	; 0x53
 800cfc6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800cfc8:	68bb      	ldr	r3, [r7, #8]
 800cfca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cfd0:	d141      	bne.n	800d056 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	689a      	ldr	r2, [r3, #8]
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cfe0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800cfe2:	68fb      	ldr	r3, [r7, #12]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	68db      	ldr	r3, [r3, #12]
 800cfe8:	b2da      	uxtb	r2, r3
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800cff2:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800cff4:	697b      	ldr	r3, [r7, #20]
 800cff6:	1e5a      	subs	r2, r3, #1
 800cff8:	617a      	str	r2, [r7, #20]
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d10b      	bne.n	800d016 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cffe:	68fb      	ldr	r3, [r7, #12]
 800d000:	681b      	ldr	r3, [r3, #0]
 800d002:	22ff      	movs	r2, #255	; 0xff
 800d004:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	2203      	movs	r2, #3
 800d00a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	2200      	movs	r2, #0
 800d010:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d012:	2303      	movs	r3, #3
 800d014:	e077      	b.n	800d106 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	68db      	ldr	r3, [r3, #12]
 800d01c:	f003 0301 	and.w	r3, r3, #1
 800d020:	2b00      	cmp	r3, #0
 800d022:	d0e7      	beq.n	800cff4 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	69fa      	ldr	r2, [r7, #28]
 800d02a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	69ba      	ldr	r2, [r7, #24]
 800d032:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	681b      	ldr	r3, [r3, #0]
 800d038:	689a      	ldr	r2, [r3, #8]
 800d03a:	68fb      	ldr	r3, [r7, #12]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d042:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800d044:	68fb      	ldr	r3, [r7, #12]
 800d046:	681b      	ldr	r3, [r3, #0]
 800d048:	689a      	ldr	r2, [r3, #8]
 800d04a:	68fb      	ldr	r3, [r7, #12]
 800d04c:	681b      	ldr	r3, [r3, #0]
 800d04e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800d052:	609a      	str	r2, [r3, #8]
 800d054:	e040      	b.n	800d0d8 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	681b      	ldr	r3, [r3, #0]
 800d05a:	689a      	ldr	r2, [r3, #8]
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	681b      	ldr	r3, [r3, #0]
 800d060:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800d064:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800d066:	68fb      	ldr	r3, [r7, #12]
 800d068:	681b      	ldr	r3, [r3, #0]
 800d06a:	68db      	ldr	r3, [r3, #12]
 800d06c:	b2da      	uxtb	r2, r3
 800d06e:	68fb      	ldr	r3, [r7, #12]
 800d070:	681b      	ldr	r3, [r3, #0]
 800d072:	f462 7220 	orn	r2, r2, #640	; 0x280
 800d076:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800d078:	697b      	ldr	r3, [r7, #20]
 800d07a:	1e5a      	subs	r2, r3, #1
 800d07c:	617a      	str	r2, [r7, #20]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d10b      	bne.n	800d09a <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	22ff      	movs	r2, #255	; 0xff
 800d088:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	2203      	movs	r2, #3
 800d08e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2200      	movs	r2, #0
 800d094:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d096:	2303      	movs	r3, #3
 800d098:	e035      	b.n	800d106 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800d09a:	68fb      	ldr	r3, [r7, #12]
 800d09c:	681b      	ldr	r3, [r3, #0]
 800d09e:	68db      	ldr	r3, [r3, #12]
 800d0a0:	f003 0302 	and.w	r3, r3, #2
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	d0e7      	beq.n	800d078 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	69fa      	ldr	r2, [r7, #28]
 800d0ae:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	681b      	ldr	r3, [r3, #0]
 800d0b4:	69ba      	ldr	r2, [r7, #24]
 800d0b6:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	689a      	ldr	r2, [r3, #8]
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d0c6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	689a      	ldr	r2, [r3, #8]
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d0d6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800d0d8:	4b0f      	ldr	r3, [pc, #60]	; (800d118 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	4a0e      	ldr	r2, [pc, #56]	; (800d118 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d0de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d0e2:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800d0e4:	4b0c      	ldr	r3, [pc, #48]	; (800d118 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d0e6:	689b      	ldr	r3, [r3, #8]
 800d0e8:	4a0b      	ldr	r2, [pc, #44]	; (800d118 <HAL_RTC_SetAlarm_IT+0x26c>)
 800d0ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d0ee:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	22ff      	movs	r2, #255	; 0xff
 800d0f6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	2201      	movs	r2, #1
 800d0fc:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d0fe:	68fb      	ldr	r3, [r7, #12]
 800d100:	2200      	movs	r2, #0
 800d102:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d104:	2300      	movs	r3, #0
}
 800d106:	4618      	mov	r0, r3
 800d108:	3724      	adds	r7, #36	; 0x24
 800d10a:	46bd      	mov	sp, r7
 800d10c:	bd90      	pop	{r4, r7, pc}
 800d10e:	bf00      	nop
 800d110:	20000004 	.word	0x20000004
 800d114:	10624dd3 	.word	0x10624dd3
 800d118:	40013c00 	.word	0x40013c00

0800d11c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800d11c:	b580      	push	{r7, lr}
 800d11e:	b082      	sub	sp, #8
 800d120:	af00      	add	r7, sp, #0
 800d122:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	689b      	ldr	r3, [r3, #8]
 800d12a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d012      	beq.n	800d158 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	68db      	ldr	r3, [r3, #12]
 800d138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d13c:	2b00      	cmp	r3, #0
 800d13e:	d00b      	beq.n	800d158 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800d140:	6878      	ldr	r0, [r7, #4]
 800d142:	f7fa feef 	bl	8007f24 <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	68db      	ldr	r3, [r3, #12]
 800d14c:	b2da      	uxtb	r2, r3
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800d156:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	681b      	ldr	r3, [r3, #0]
 800d15c:	689b      	ldr	r3, [r3, #8]
 800d15e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d162:	2b00      	cmp	r3, #0
 800d164:	d012      	beq.n	800d18c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	68db      	ldr	r3, [r3, #12]
 800d16c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d170:	2b00      	cmp	r3, #0
 800d172:	d00b      	beq.n	800d18c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f000 f9bf 	bl	800d4f8 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	b2da      	uxtb	r2, r3
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	681b      	ldr	r3, [r3, #0]
 800d186:	f462 7220 	orn	r2, r2, #640	; 0x280
 800d18a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800d18c:	4b05      	ldr	r3, [pc, #20]	; (800d1a4 <HAL_RTC_AlarmIRQHandler+0x88>)
 800d18e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800d192:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	2201      	movs	r2, #1
 800d198:	775a      	strb	r2, [r3, #29]
}
 800d19a:	bf00      	nop
 800d19c:	3708      	adds	r7, #8
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	bd80      	pop	{r7, pc}
 800d1a2:	bf00      	nop
 800d1a4:	40013c00 	.word	0x40013c00

0800d1a8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b084      	sub	sp, #16
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	68da      	ldr	r2, [r3, #12]
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	681b      	ldr	r3, [r3, #0]
 800d1be:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800d1c2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d1c4:	f7fb fba0 	bl	8008908 <HAL_GetTick>
 800d1c8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800d1ca:	e009      	b.n	800d1e0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d1cc:	f7fb fb9c 	bl	8008908 <HAL_GetTick>
 800d1d0:	4602      	mov	r2, r0
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	1ad3      	subs	r3, r2, r3
 800d1d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d1da:	d901      	bls.n	800d1e0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800d1dc:	2303      	movs	r3, #3
 800d1de:	e007      	b.n	800d1f0 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	68db      	ldr	r3, [r3, #12]
 800d1e6:	f003 0320 	and.w	r3, r3, #32
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d0ee      	beq.n	800d1cc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800d1ee:	2300      	movs	r3, #0
}
 800d1f0:	4618      	mov	r0, r3
 800d1f2:	3710      	adds	r7, #16
 800d1f4:	46bd      	mov	sp, r7
 800d1f6:	bd80      	pop	{r7, pc}

0800d1f8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800d1f8:	b580      	push	{r7, lr}
 800d1fa:	b084      	sub	sp, #16
 800d1fc:	af00      	add	r7, sp, #0
 800d1fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d200:	2300      	movs	r3, #0
 800d202:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	681b      	ldr	r3, [r3, #0]
 800d208:	68db      	ldr	r3, [r3, #12]
 800d20a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d20e:	2b00      	cmp	r3, #0
 800d210:	d119      	bne.n	800d246 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	f04f 32ff 	mov.w	r2, #4294967295
 800d21a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800d21c:	f7fb fb74 	bl	8008908 <HAL_GetTick>
 800d220:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d222:	e009      	b.n	800d238 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d224:	f7fb fb70 	bl	8008908 <HAL_GetTick>
 800d228:	4602      	mov	r2, r0
 800d22a:	68fb      	ldr	r3, [r7, #12]
 800d22c:	1ad3      	subs	r3, r2, r3
 800d22e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d232:	d901      	bls.n	800d238 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800d234:	2303      	movs	r3, #3
 800d236:	e007      	b.n	800d248 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	681b      	ldr	r3, [r3, #0]
 800d23c:	68db      	ldr	r3, [r3, #12]
 800d23e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d242:	2b00      	cmp	r3, #0
 800d244:	d0ee      	beq.n	800d224 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800d246:	2300      	movs	r3, #0
}
 800d248:	4618      	mov	r0, r3
 800d24a:	3710      	adds	r7, #16
 800d24c:	46bd      	mov	sp, r7
 800d24e:	bd80      	pop	{r7, pc}

0800d250 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800d250:	b480      	push	{r7}
 800d252:	b085      	sub	sp, #20
 800d254:	af00      	add	r7, sp, #0
 800d256:	4603      	mov	r3, r0
 800d258:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800d25a:	2300      	movs	r3, #0
 800d25c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800d25e:	e005      	b.n	800d26c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	3301      	adds	r3, #1
 800d264:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800d266:	79fb      	ldrb	r3, [r7, #7]
 800d268:	3b0a      	subs	r3, #10
 800d26a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800d26c:	79fb      	ldrb	r3, [r7, #7]
 800d26e:	2b09      	cmp	r3, #9
 800d270:	d8f6      	bhi.n	800d260 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	b2db      	uxtb	r3, r3
 800d276:	011b      	lsls	r3, r3, #4
 800d278:	b2da      	uxtb	r2, r3
 800d27a:	79fb      	ldrb	r3, [r7, #7]
 800d27c:	4313      	orrs	r3, r2
 800d27e:	b2db      	uxtb	r3, r3
}
 800d280:	4618      	mov	r0, r3
 800d282:	3714      	adds	r7, #20
 800d284:	46bd      	mov	sp, r7
 800d286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d28a:	4770      	bx	lr

0800d28c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800d28c:	b480      	push	{r7}
 800d28e:	b085      	sub	sp, #20
 800d290:	af00      	add	r7, sp, #0
 800d292:	4603      	mov	r3, r0
 800d294:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800d296:	2300      	movs	r3, #0
 800d298:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800d29a:	79fb      	ldrb	r3, [r7, #7]
 800d29c:	091b      	lsrs	r3, r3, #4
 800d29e:	b2db      	uxtb	r3, r3
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	4613      	mov	r3, r2
 800d2a4:	009b      	lsls	r3, r3, #2
 800d2a6:	4413      	add	r3, r2
 800d2a8:	005b      	lsls	r3, r3, #1
 800d2aa:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800d2ac:	79fb      	ldrb	r3, [r7, #7]
 800d2ae:	f003 030f 	and.w	r3, r3, #15
 800d2b2:	b2da      	uxtb	r2, r3
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	b2db      	uxtb	r3, r3
 800d2b8:	4413      	add	r3, r2
 800d2ba:	b2db      	uxtb	r3, r3
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3714      	adds	r7, #20
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800d2c8:	b480      	push	{r7}
 800d2ca:	b087      	sub	sp, #28
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	60b9      	str	r1, [r7, #8]
 800d2d2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	7f1b      	ldrb	r3, [r3, #28]
 800d2d8:	2b01      	cmp	r3, #1
 800d2da:	d101      	bne.n	800d2e0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800d2dc:	2302      	movs	r3, #2
 800d2de:	e0a6      	b.n	800d42e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	2201      	movs	r2, #1
 800d2e4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	2202      	movs	r2, #2
 800d2ea:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d2ec:	68fb      	ldr	r3, [r7, #12]
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	22ca      	movs	r2, #202	; 0xca
 800d2f2:	625a      	str	r2, [r3, #36]	; 0x24
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681b      	ldr	r3, [r3, #0]
 800d2f8:	2253      	movs	r2, #83	; 0x53
 800d2fa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	689b      	ldr	r3, [r3, #8]
 800d302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d306:	2b00      	cmp	r3, #0
 800d308:	d022      	beq.n	800d350 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800d30a:	4b4c      	ldr	r3, [pc, #304]	; (800d43c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800d30c:	681b      	ldr	r3, [r3, #0]
 800d30e:	4a4c      	ldr	r2, [pc, #304]	; (800d440 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800d310:	fba2 2303 	umull	r2, r3, r2, r3
 800d314:	0adb      	lsrs	r3, r3, #11
 800d316:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d31a:	fb02 f303 	mul.w	r3, r2, r3
 800d31e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800d320:	697b      	ldr	r3, [r7, #20]
 800d322:	1e5a      	subs	r2, r3, #1
 800d324:	617a      	str	r2, [r7, #20]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d10b      	bne.n	800d342 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	22ff      	movs	r2, #255	; 0xff
 800d330:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	2203      	movs	r2, #3
 800d336:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	2200      	movs	r2, #0
 800d33c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800d33e:	2303      	movs	r3, #3
 800d340:	e075      	b.n	800d42e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	68db      	ldr	r3, [r3, #12]
 800d348:	f003 0304 	and.w	r3, r3, #4
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d1e7      	bne.n	800d320 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	689a      	ldr	r2, [r3, #8]
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681b      	ldr	r3, [r3, #0]
 800d35a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d35e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800d360:	4b36      	ldr	r3, [pc, #216]	; (800d43c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	4a36      	ldr	r2, [pc, #216]	; (800d440 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800d366:	fba2 2303 	umull	r2, r3, r2, r3
 800d36a:	0adb      	lsrs	r3, r3, #11
 800d36c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d370:	fb02 f303 	mul.w	r3, r2, r3
 800d374:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800d376:	697b      	ldr	r3, [r7, #20]
 800d378:	1e5a      	subs	r2, r3, #1
 800d37a:	617a      	str	r2, [r7, #20]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d10b      	bne.n	800d398 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	22ff      	movs	r2, #255	; 0xff
 800d386:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	2203      	movs	r2, #3
 800d38c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	2200      	movs	r2, #0
 800d392:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800d394:	2303      	movs	r3, #3
 800d396:	e04a      	b.n	800d42e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800d398:	68fb      	ldr	r3, [r7, #12]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	68db      	ldr	r3, [r3, #12]
 800d39e:	f003 0304 	and.w	r3, r3, #4
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d0e7      	beq.n	800d376 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	68ba      	ldr	r2, [r7, #8]
 800d3ac:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	689a      	ldr	r2, [r3, #8]
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f022 0207 	bic.w	r2, r2, #7
 800d3bc:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	6899      	ldr	r1, [r3, #8]
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	687a      	ldr	r2, [r7, #4]
 800d3ca:	430a      	orrs	r2, r1
 800d3cc:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800d3ce:	4b1d      	ldr	r3, [pc, #116]	; (800d444 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	4a1c      	ldr	r2, [pc, #112]	; (800d444 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d3d4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d3d8:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800d3da:	4b1a      	ldr	r3, [pc, #104]	; (800d444 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d3dc:	689b      	ldr	r3, [r3, #8]
 800d3de:	4a19      	ldr	r2, [pc, #100]	; (800d444 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800d3e0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800d3e4:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800d3e6:	68fb      	ldr	r3, [r7, #12]
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	68db      	ldr	r3, [r3, #12]
 800d3ec:	b2da      	uxtb	r2, r3
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800d3f6:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	681b      	ldr	r3, [r3, #0]
 800d3fc:	689a      	ldr	r2, [r3, #8]
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	681b      	ldr	r3, [r3, #0]
 800d402:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d406:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	681b      	ldr	r3, [r3, #0]
 800d40c:	689a      	ldr	r2, [r3, #8]
 800d40e:	68fb      	ldr	r3, [r7, #12]
 800d410:	681b      	ldr	r3, [r3, #0]
 800d412:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d416:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	681b      	ldr	r3, [r3, #0]
 800d41c:	22ff      	movs	r2, #255	; 0xff
 800d41e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d420:	68fb      	ldr	r3, [r7, #12]
 800d422:	2201      	movs	r2, #1
 800d424:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d426:	68fb      	ldr	r3, [r7, #12]
 800d428:	2200      	movs	r2, #0
 800d42a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d42c:	2300      	movs	r3, #0
}
 800d42e:	4618      	mov	r0, r3
 800d430:	371c      	adds	r7, #28
 800d432:	46bd      	mov	sp, r7
 800d434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d438:	4770      	bx	lr
 800d43a:	bf00      	nop
 800d43c:	20000004 	.word	0x20000004
 800d440:	10624dd3 	.word	0x10624dd3
 800d444:	40013c00 	.word	0x40013c00

0800d448 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800d448:	b580      	push	{r7, lr}
 800d44a:	b084      	sub	sp, #16
 800d44c:	af00      	add	r7, sp, #0
 800d44e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800d450:	2300      	movs	r3, #0
 800d452:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	7f1b      	ldrb	r3, [r3, #28]
 800d458:	2b01      	cmp	r3, #1
 800d45a:	d101      	bne.n	800d460 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800d45c:	2302      	movs	r3, #2
 800d45e:	e047      	b.n	800d4f0 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	2201      	movs	r2, #1
 800d464:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	2202      	movs	r2, #2
 800d46a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	22ca      	movs	r2, #202	; 0xca
 800d472:	625a      	str	r2, [r3, #36]	; 0x24
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	2253      	movs	r2, #83	; 0x53
 800d47a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	689a      	ldr	r2, [r3, #8]
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	681b      	ldr	r3, [r3, #0]
 800d486:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800d48a:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	689a      	ldr	r2, [r3, #8]
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d49a:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800d49c:	f7fb fa34 	bl	8008908 <HAL_GetTick>
 800d4a0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800d4a2:	e013      	b.n	800d4cc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800d4a4:	f7fb fa30 	bl	8008908 <HAL_GetTick>
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	1ad3      	subs	r3, r2, r3
 800d4ae:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d4b2:	d90b      	bls.n	800d4cc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	681b      	ldr	r3, [r3, #0]
 800d4b8:	22ff      	movs	r2, #255	; 0xff
 800d4ba:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	2203      	movs	r2, #3
 800d4c0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800d4c8:	2303      	movs	r3, #3
 800d4ca:	e011      	b.n	800d4f0 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	68db      	ldr	r3, [r3, #12]
 800d4d2:	f003 0304 	and.w	r3, r3, #4
 800d4d6:	2b00      	cmp	r3, #0
 800d4d8:	d0e4      	beq.n	800d4a4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	22ff      	movs	r2, #255	; 0xff
 800d4e0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2201      	movs	r2, #1
 800d4e6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800d4ee:	2300      	movs	r3, #0
}
 800d4f0:	4618      	mov	r0, r3
 800d4f2:	3710      	adds	r7, #16
 800d4f4:	46bd      	mov	sp, r7
 800d4f6:	bd80      	pop	{r7, pc}

0800d4f8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800d4f8:	b480      	push	{r7}
 800d4fa:	b083      	sub	sp, #12
 800d4fc:	af00      	add	r7, sp, #0
 800d4fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800d500:	bf00      	nop
 800d502:	370c      	adds	r7, #12
 800d504:	46bd      	mov	sp, r7
 800d506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d50a:	4770      	bx	lr

0800d50c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d50c:	b580      	push	{r7, lr}
 800d50e:	b082      	sub	sp, #8
 800d510:	af00      	add	r7, sp, #0
 800d512:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d514:	687b      	ldr	r3, [r7, #4]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d101      	bne.n	800d51e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d51a:	2301      	movs	r3, #1
 800d51c:	e07b      	b.n	800d616 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d522:	2b00      	cmp	r3, #0
 800d524:	d108      	bne.n	800d538 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d52e:	d009      	beq.n	800d544 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2200      	movs	r2, #0
 800d534:	61da      	str	r2, [r3, #28]
 800d536:	e005      	b.n	800d544 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	2200      	movs	r2, #0
 800d53c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2200      	movs	r2, #0
 800d542:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d544:	687b      	ldr	r3, [r7, #4]
 800d546:	2200      	movs	r2, #0
 800d548:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d550:	b2db      	uxtb	r3, r3
 800d552:	2b00      	cmp	r3, #0
 800d554:	d106      	bne.n	800d564 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d556:	687b      	ldr	r3, [r7, #4]
 800d558:	2200      	movs	r2, #0
 800d55a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d55e:	6878      	ldr	r0, [r7, #4]
 800d560:	f7f5 fcbe 	bl	8002ee0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d564:	687b      	ldr	r3, [r7, #4]
 800d566:	2202      	movs	r2, #2
 800d568:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	681a      	ldr	r2, [r3, #0]
 800d572:	687b      	ldr	r3, [r7, #4]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d57a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	685b      	ldr	r3, [r3, #4]
 800d580:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800d584:	687b      	ldr	r3, [r7, #4]
 800d586:	689b      	ldr	r3, [r3, #8]
 800d588:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800d58c:	431a      	orrs	r2, r3
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	68db      	ldr	r3, [r3, #12]
 800d592:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d596:	431a      	orrs	r2, r3
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	691b      	ldr	r3, [r3, #16]
 800d59c:	f003 0302 	and.w	r3, r3, #2
 800d5a0:	431a      	orrs	r2, r3
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	695b      	ldr	r3, [r3, #20]
 800d5a6:	f003 0301 	and.w	r3, r3, #1
 800d5aa:	431a      	orrs	r2, r3
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	699b      	ldr	r3, [r3, #24]
 800d5b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800d5b4:	431a      	orrs	r2, r3
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	69db      	ldr	r3, [r3, #28]
 800d5ba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d5be:	431a      	orrs	r2, r3
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	6a1b      	ldr	r3, [r3, #32]
 800d5c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5c8:	ea42 0103 	orr.w	r1, r2, r3
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5d0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	681b      	ldr	r3, [r3, #0]
 800d5d8:	430a      	orrs	r2, r1
 800d5da:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	699b      	ldr	r3, [r3, #24]
 800d5e0:	0c1b      	lsrs	r3, r3, #16
 800d5e2:	f003 0104 	and.w	r1, r3, #4
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5ea:	f003 0210 	and.w	r2, r3, #16
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	430a      	orrs	r2, r1
 800d5f4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	69da      	ldr	r2, [r3, #28]
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d604:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	2200      	movs	r2, #0
 800d60a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	2201      	movs	r2, #1
 800d610:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800d614:	2300      	movs	r3, #0
}
 800d616:	4618      	mov	r0, r3
 800d618:	3708      	adds	r7, #8
 800d61a:	46bd      	mov	sp, r7
 800d61c:	bd80      	pop	{r7, pc}

0800d61e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d61e:	b580      	push	{r7, lr}
 800d620:	b088      	sub	sp, #32
 800d622:	af00      	add	r7, sp, #0
 800d624:	60f8      	str	r0, [r7, #12]
 800d626:	60b9      	str	r1, [r7, #8]
 800d628:	603b      	str	r3, [r7, #0]
 800d62a:	4613      	mov	r3, r2
 800d62c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d62e:	2300      	movs	r3, #0
 800d630:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d638:	2b01      	cmp	r3, #1
 800d63a:	d101      	bne.n	800d640 <HAL_SPI_Transmit+0x22>
 800d63c:	2302      	movs	r3, #2
 800d63e:	e126      	b.n	800d88e <HAL_SPI_Transmit+0x270>
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	2201      	movs	r2, #1
 800d644:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d648:	f7fb f95e 	bl	8008908 <HAL_GetTick>
 800d64c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800d64e:	88fb      	ldrh	r3, [r7, #6]
 800d650:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d658:	b2db      	uxtb	r3, r3
 800d65a:	2b01      	cmp	r3, #1
 800d65c:	d002      	beq.n	800d664 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800d65e:	2302      	movs	r3, #2
 800d660:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d662:	e10b      	b.n	800d87c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d002      	beq.n	800d670 <HAL_SPI_Transmit+0x52>
 800d66a:	88fb      	ldrh	r3, [r7, #6]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d102      	bne.n	800d676 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800d670:	2301      	movs	r3, #1
 800d672:	77fb      	strb	r3, [r7, #31]
    goto error;
 800d674:	e102      	b.n	800d87c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	2203      	movs	r2, #3
 800d67a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2200      	movs	r2, #0
 800d682:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	68ba      	ldr	r2, [r7, #8]
 800d688:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	88fa      	ldrh	r2, [r7, #6]
 800d68e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	88fa      	ldrh	r2, [r7, #6]
 800d694:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	2200      	movs	r2, #0
 800d69a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	2200      	movs	r2, #0
 800d6a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800d6a8:	68fb      	ldr	r3, [r7, #12]
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	689b      	ldr	r3, [r3, #8]
 800d6b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d6bc:	d10f      	bne.n	800d6de <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d6be:	68fb      	ldr	r3, [r7, #12]
 800d6c0:	681b      	ldr	r3, [r3, #0]
 800d6c2:	681a      	ldr	r2, [r3, #0]
 800d6c4:	68fb      	ldr	r3, [r7, #12]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d6cc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	681b      	ldr	r3, [r3, #0]
 800d6d2:	681a      	ldr	r2, [r3, #0]
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d6dc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	681b      	ldr	r3, [r3, #0]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d6e8:	2b40      	cmp	r3, #64	; 0x40
 800d6ea:	d007      	beq.n	800d6fc <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	681a      	ldr	r2, [r3, #0]
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d6fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	68db      	ldr	r3, [r3, #12]
 800d700:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d704:	d14b      	bne.n	800d79e <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d706:	68fb      	ldr	r3, [r7, #12]
 800d708:	685b      	ldr	r3, [r3, #4]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	d002      	beq.n	800d714 <HAL_SPI_Transmit+0xf6>
 800d70e:	8afb      	ldrh	r3, [r7, #22]
 800d710:	2b01      	cmp	r3, #1
 800d712:	d13e      	bne.n	800d792 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d718:	881a      	ldrh	r2, [r3, #0]
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	681b      	ldr	r3, [r3, #0]
 800d71e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d724:	1c9a      	adds	r2, r3, #2
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d72a:	68fb      	ldr	r3, [r7, #12]
 800d72c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d72e:	b29b      	uxth	r3, r3
 800d730:	3b01      	subs	r3, #1
 800d732:	b29a      	uxth	r2, r3
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d738:	e02b      	b.n	800d792 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	689b      	ldr	r3, [r3, #8]
 800d740:	f003 0302 	and.w	r3, r3, #2
 800d744:	2b02      	cmp	r3, #2
 800d746:	d112      	bne.n	800d76e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800d748:	68fb      	ldr	r3, [r7, #12]
 800d74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d74c:	881a      	ldrh	r2, [r3, #0]
 800d74e:	68fb      	ldr	r3, [r7, #12]
 800d750:	681b      	ldr	r3, [r3, #0]
 800d752:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d758:	1c9a      	adds	r2, r3, #2
 800d75a:	68fb      	ldr	r3, [r7, #12]
 800d75c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d762:	b29b      	uxth	r3, r3
 800d764:	3b01      	subs	r3, #1
 800d766:	b29a      	uxth	r2, r3
 800d768:	68fb      	ldr	r3, [r7, #12]
 800d76a:	86da      	strh	r2, [r3, #54]	; 0x36
 800d76c:	e011      	b.n	800d792 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d76e:	f7fb f8cb 	bl	8008908 <HAL_GetTick>
 800d772:	4602      	mov	r2, r0
 800d774:	69bb      	ldr	r3, [r7, #24]
 800d776:	1ad3      	subs	r3, r2, r3
 800d778:	683a      	ldr	r2, [r7, #0]
 800d77a:	429a      	cmp	r2, r3
 800d77c:	d803      	bhi.n	800d786 <HAL_SPI_Transmit+0x168>
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d784:	d102      	bne.n	800d78c <HAL_SPI_Transmit+0x16e>
 800d786:	683b      	ldr	r3, [r7, #0]
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d102      	bne.n	800d792 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800d78c:	2303      	movs	r3, #3
 800d78e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d790:	e074      	b.n	800d87c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800d792:	68fb      	ldr	r3, [r7, #12]
 800d794:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d796:	b29b      	uxth	r3, r3
 800d798:	2b00      	cmp	r3, #0
 800d79a:	d1ce      	bne.n	800d73a <HAL_SPI_Transmit+0x11c>
 800d79c:	e04c      	b.n	800d838 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	685b      	ldr	r3, [r3, #4]
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d002      	beq.n	800d7ac <HAL_SPI_Transmit+0x18e>
 800d7a6:	8afb      	ldrh	r3, [r7, #22]
 800d7a8:	2b01      	cmp	r3, #1
 800d7aa:	d140      	bne.n	800d82e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	330c      	adds	r3, #12
 800d7b6:	7812      	ldrb	r2, [r2, #0]
 800d7b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7be:	1c5a      	adds	r2, r3, #1
 800d7c0:	68fb      	ldr	r3, [r7, #12]
 800d7c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7c8:	b29b      	uxth	r3, r3
 800d7ca:	3b01      	subs	r3, #1
 800d7cc:	b29a      	uxth	r2, r3
 800d7ce:	68fb      	ldr	r3, [r7, #12]
 800d7d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d7d2:	e02c      	b.n	800d82e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	689b      	ldr	r3, [r3, #8]
 800d7da:	f003 0302 	and.w	r3, r3, #2
 800d7de:	2b02      	cmp	r3, #2
 800d7e0:	d113      	bne.n	800d80a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	681b      	ldr	r3, [r3, #0]
 800d7ea:	330c      	adds	r3, #12
 800d7ec:	7812      	ldrb	r2, [r2, #0]
 800d7ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d7f4:	1c5a      	adds	r2, r3, #1
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d7fe:	b29b      	uxth	r3, r3
 800d800:	3b01      	subs	r3, #1
 800d802:	b29a      	uxth	r2, r3
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	86da      	strh	r2, [r3, #54]	; 0x36
 800d808:	e011      	b.n	800d82e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d80a:	f7fb f87d 	bl	8008908 <HAL_GetTick>
 800d80e:	4602      	mov	r2, r0
 800d810:	69bb      	ldr	r3, [r7, #24]
 800d812:	1ad3      	subs	r3, r2, r3
 800d814:	683a      	ldr	r2, [r7, #0]
 800d816:	429a      	cmp	r2, r3
 800d818:	d803      	bhi.n	800d822 <HAL_SPI_Transmit+0x204>
 800d81a:	683b      	ldr	r3, [r7, #0]
 800d81c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d820:	d102      	bne.n	800d828 <HAL_SPI_Transmit+0x20a>
 800d822:	683b      	ldr	r3, [r7, #0]
 800d824:	2b00      	cmp	r3, #0
 800d826:	d102      	bne.n	800d82e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800d828:	2303      	movs	r3, #3
 800d82a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800d82c:	e026      	b.n	800d87c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800d832:	b29b      	uxth	r3, r3
 800d834:	2b00      	cmp	r3, #0
 800d836:	d1cd      	bne.n	800d7d4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d838:	69ba      	ldr	r2, [r7, #24]
 800d83a:	6839      	ldr	r1, [r7, #0]
 800d83c:	68f8      	ldr	r0, [r7, #12]
 800d83e:	f000 fbcb 	bl	800dfd8 <SPI_EndRxTxTransaction>
 800d842:	4603      	mov	r3, r0
 800d844:	2b00      	cmp	r3, #0
 800d846:	d002      	beq.n	800d84e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2220      	movs	r2, #32
 800d84c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	689b      	ldr	r3, [r3, #8]
 800d852:	2b00      	cmp	r3, #0
 800d854:	d10a      	bne.n	800d86c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d856:	2300      	movs	r3, #0
 800d858:	613b      	str	r3, [r7, #16]
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	68db      	ldr	r3, [r3, #12]
 800d860:	613b      	str	r3, [r7, #16]
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	689b      	ldr	r3, [r3, #8]
 800d868:	613b      	str	r3, [r7, #16]
 800d86a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d870:	2b00      	cmp	r3, #0
 800d872:	d002      	beq.n	800d87a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800d874:	2301      	movs	r3, #1
 800d876:	77fb      	strb	r3, [r7, #31]
 800d878:	e000      	b.n	800d87c <HAL_SPI_Transmit+0x25e>
  }

error:
 800d87a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	2201      	movs	r2, #1
 800d880:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d884:	68fb      	ldr	r3, [r7, #12]
 800d886:	2200      	movs	r2, #0
 800d888:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800d88c:	7ffb      	ldrb	r3, [r7, #31]
}
 800d88e:	4618      	mov	r0, r3
 800d890:	3720      	adds	r7, #32
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}

0800d896 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b088      	sub	sp, #32
 800d89a:	af02      	add	r7, sp, #8
 800d89c:	60f8      	str	r0, [r7, #12]
 800d89e:	60b9      	str	r1, [r7, #8]
 800d8a0:	603b      	str	r3, [r7, #0]
 800d8a2:	4613      	mov	r3, r2
 800d8a4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d8a6:	2300      	movs	r3, #0
 800d8a8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	685b      	ldr	r3, [r3, #4]
 800d8ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800d8b2:	d112      	bne.n	800d8da <HAL_SPI_Receive+0x44>
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	689b      	ldr	r3, [r3, #8]
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d10e      	bne.n	800d8da <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d8bc:	68fb      	ldr	r3, [r7, #12]
 800d8be:	2204      	movs	r2, #4
 800d8c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d8c4:	88fa      	ldrh	r2, [r7, #6]
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	9300      	str	r3, [sp, #0]
 800d8ca:	4613      	mov	r3, r2
 800d8cc:	68ba      	ldr	r2, [r7, #8]
 800d8ce:	68b9      	ldr	r1, [r7, #8]
 800d8d0:	68f8      	ldr	r0, [r7, #12]
 800d8d2:	f000 f8f1 	bl	800dab8 <HAL_SPI_TransmitReceive>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	e0ea      	b.n	800dab0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800d8e0:	2b01      	cmp	r3, #1
 800d8e2:	d101      	bne.n	800d8e8 <HAL_SPI_Receive+0x52>
 800d8e4:	2302      	movs	r3, #2
 800d8e6:	e0e3      	b.n	800dab0 <HAL_SPI_Receive+0x21a>
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	2201      	movs	r2, #1
 800d8ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d8f0:	f7fb f80a 	bl	8008908 <HAL_GetTick>
 800d8f4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800d8fc:	b2db      	uxtb	r3, r3
 800d8fe:	2b01      	cmp	r3, #1
 800d900:	d002      	beq.n	800d908 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800d902:	2302      	movs	r3, #2
 800d904:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d906:	e0ca      	b.n	800da9e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	2b00      	cmp	r3, #0
 800d90c:	d002      	beq.n	800d914 <HAL_SPI_Receive+0x7e>
 800d90e:	88fb      	ldrh	r3, [r7, #6]
 800d910:	2b00      	cmp	r3, #0
 800d912:	d102      	bne.n	800d91a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800d914:	2301      	movs	r3, #1
 800d916:	75fb      	strb	r3, [r7, #23]
    goto error;
 800d918:	e0c1      	b.n	800da9e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d91a:	68fb      	ldr	r3, [r7, #12]
 800d91c:	2204      	movs	r2, #4
 800d91e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	2200      	movs	r2, #0
 800d926:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	68ba      	ldr	r2, [r7, #8]
 800d92c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800d92e:	68fb      	ldr	r3, [r7, #12]
 800d930:	88fa      	ldrh	r2, [r7, #6]
 800d932:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	88fa      	ldrh	r2, [r7, #6]
 800d938:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	2200      	movs	r2, #0
 800d93e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	2200      	movs	r2, #0
 800d944:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	2200      	movs	r2, #0
 800d94a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	2200      	movs	r2, #0
 800d950:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	2200      	movs	r2, #0
 800d956:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d958:	68fb      	ldr	r3, [r7, #12]
 800d95a:	689b      	ldr	r3, [r3, #8]
 800d95c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d960:	d10f      	bne.n	800d982 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	681a      	ldr	r2, [r3, #0]
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d970:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	681a      	ldr	r2, [r3, #0]
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	681b      	ldr	r3, [r3, #0]
 800d97c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800d980:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d982:	68fb      	ldr	r3, [r7, #12]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d98c:	2b40      	cmp	r3, #64	; 0x40
 800d98e:	d007      	beq.n	800d9a0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	681b      	ldr	r3, [r3, #0]
 800d994:	681a      	ldr	r2, [r3, #0]
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d99e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	68db      	ldr	r3, [r3, #12]
 800d9a4:	2b00      	cmp	r3, #0
 800d9a6:	d162      	bne.n	800da6e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800d9a8:	e02e      	b.n	800da08 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	689b      	ldr	r3, [r3, #8]
 800d9b0:	f003 0301 	and.w	r3, r3, #1
 800d9b4:	2b01      	cmp	r3, #1
 800d9b6:	d115      	bne.n	800d9e4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	f103 020c 	add.w	r2, r3, #12
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9c4:	7812      	ldrb	r2, [r2, #0]
 800d9c6:	b2d2      	uxtb	r2, r2
 800d9c8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d9ce:	1c5a      	adds	r2, r3, #1
 800d9d0:	68fb      	ldr	r3, [r7, #12]
 800d9d2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800d9d8:	b29b      	uxth	r3, r3
 800d9da:	3b01      	subs	r3, #1
 800d9dc:	b29a      	uxth	r2, r3
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800d9e2:	e011      	b.n	800da08 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d9e4:	f7fa ff90 	bl	8008908 <HAL_GetTick>
 800d9e8:	4602      	mov	r2, r0
 800d9ea:	693b      	ldr	r3, [r7, #16]
 800d9ec:	1ad3      	subs	r3, r2, r3
 800d9ee:	683a      	ldr	r2, [r7, #0]
 800d9f0:	429a      	cmp	r2, r3
 800d9f2:	d803      	bhi.n	800d9fc <HAL_SPI_Receive+0x166>
 800d9f4:	683b      	ldr	r3, [r7, #0]
 800d9f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d9fa:	d102      	bne.n	800da02 <HAL_SPI_Receive+0x16c>
 800d9fc:	683b      	ldr	r3, [r7, #0]
 800d9fe:	2b00      	cmp	r3, #0
 800da00:	d102      	bne.n	800da08 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800da02:	2303      	movs	r3, #3
 800da04:	75fb      	strb	r3, [r7, #23]
          goto error;
 800da06:	e04a      	b.n	800da9e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da0c:	b29b      	uxth	r3, r3
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d1cb      	bne.n	800d9aa <HAL_SPI_Receive+0x114>
 800da12:	e031      	b.n	800da78 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	689b      	ldr	r3, [r3, #8]
 800da1a:	f003 0301 	and.w	r3, r3, #1
 800da1e:	2b01      	cmp	r3, #1
 800da20:	d113      	bne.n	800da4a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	681b      	ldr	r3, [r3, #0]
 800da26:	68da      	ldr	r2, [r3, #12]
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da2c:	b292      	uxth	r2, r2
 800da2e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da34:	1c9a      	adds	r2, r3, #2
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800da3a:	68fb      	ldr	r3, [r7, #12]
 800da3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da3e:	b29b      	uxth	r3, r3
 800da40:	3b01      	subs	r3, #1
 800da42:	b29a      	uxth	r2, r3
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	87da      	strh	r2, [r3, #62]	; 0x3e
 800da48:	e011      	b.n	800da6e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800da4a:	f7fa ff5d 	bl	8008908 <HAL_GetTick>
 800da4e:	4602      	mov	r2, r0
 800da50:	693b      	ldr	r3, [r7, #16]
 800da52:	1ad3      	subs	r3, r2, r3
 800da54:	683a      	ldr	r2, [r7, #0]
 800da56:	429a      	cmp	r2, r3
 800da58:	d803      	bhi.n	800da62 <HAL_SPI_Receive+0x1cc>
 800da5a:	683b      	ldr	r3, [r7, #0]
 800da5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da60:	d102      	bne.n	800da68 <HAL_SPI_Receive+0x1d2>
 800da62:	683b      	ldr	r3, [r7, #0]
 800da64:	2b00      	cmp	r3, #0
 800da66:	d102      	bne.n	800da6e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800da68:	2303      	movs	r3, #3
 800da6a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800da6c:	e017      	b.n	800da9e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800da72:	b29b      	uxth	r3, r3
 800da74:	2b00      	cmp	r3, #0
 800da76:	d1cd      	bne.n	800da14 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800da78:	693a      	ldr	r2, [r7, #16]
 800da7a:	6839      	ldr	r1, [r7, #0]
 800da7c:	68f8      	ldr	r0, [r7, #12]
 800da7e:	f000 fa45 	bl	800df0c <SPI_EndRxTransaction>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d002      	beq.n	800da8e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	2220      	movs	r2, #32
 800da8c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800da92:	2b00      	cmp	r3, #0
 800da94:	d002      	beq.n	800da9c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800da96:	2301      	movs	r3, #1
 800da98:	75fb      	strb	r3, [r7, #23]
 800da9a:	e000      	b.n	800da9e <HAL_SPI_Receive+0x208>
  }

error :
 800da9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	2201      	movs	r2, #1
 800daa2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2200      	movs	r2, #0
 800daaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800daae:	7dfb      	ldrb	r3, [r7, #23]
}
 800dab0:	4618      	mov	r0, r3
 800dab2:	3718      	adds	r7, #24
 800dab4:	46bd      	mov	sp, r7
 800dab6:	bd80      	pop	{r7, pc}

0800dab8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800dab8:	b580      	push	{r7, lr}
 800daba:	b08c      	sub	sp, #48	; 0x30
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60f8      	str	r0, [r7, #12]
 800dac0:	60b9      	str	r1, [r7, #8]
 800dac2:	607a      	str	r2, [r7, #4]
 800dac4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dac6:	2301      	movs	r3, #1
 800dac8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800daca:	2300      	movs	r3, #0
 800dacc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800dad6:	2b01      	cmp	r3, #1
 800dad8:	d101      	bne.n	800dade <HAL_SPI_TransmitReceive+0x26>
 800dada:	2302      	movs	r3, #2
 800dadc:	e18a      	b.n	800ddf4 <HAL_SPI_TransmitReceive+0x33c>
 800dade:	68fb      	ldr	r3, [r7, #12]
 800dae0:	2201      	movs	r2, #1
 800dae2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dae6:	f7fa ff0f 	bl	8008908 <HAL_GetTick>
 800daea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800daf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800daf6:	68fb      	ldr	r3, [r7, #12]
 800daf8:	685b      	ldr	r3, [r3, #4]
 800dafa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800dafc:	887b      	ldrh	r3, [r7, #2]
 800dafe:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800db00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800db04:	2b01      	cmp	r3, #1
 800db06:	d00f      	beq.n	800db28 <HAL_SPI_TransmitReceive+0x70>
 800db08:	69fb      	ldr	r3, [r7, #28]
 800db0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800db0e:	d107      	bne.n	800db20 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	689b      	ldr	r3, [r3, #8]
 800db14:	2b00      	cmp	r3, #0
 800db16:	d103      	bne.n	800db20 <HAL_SPI_TransmitReceive+0x68>
 800db18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800db1c:	2b04      	cmp	r3, #4
 800db1e:	d003      	beq.n	800db28 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800db20:	2302      	movs	r3, #2
 800db22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db26:	e15b      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800db28:	68bb      	ldr	r3, [r7, #8]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d005      	beq.n	800db3a <HAL_SPI_TransmitReceive+0x82>
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	2b00      	cmp	r3, #0
 800db32:	d002      	beq.n	800db3a <HAL_SPI_TransmitReceive+0x82>
 800db34:	887b      	ldrh	r3, [r7, #2]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d103      	bne.n	800db42 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800db3a:	2301      	movs	r3, #1
 800db3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800db40:	e14e      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800db48:	b2db      	uxtb	r3, r3
 800db4a:	2b04      	cmp	r3, #4
 800db4c:	d003      	beq.n	800db56 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	2205      	movs	r2, #5
 800db52:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	2200      	movs	r2, #0
 800db5a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	687a      	ldr	r2, [r7, #4]
 800db60:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	887a      	ldrh	r2, [r7, #2]
 800db66:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	887a      	ldrh	r2, [r7, #2]
 800db6c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800db6e:	68fb      	ldr	r3, [r7, #12]
 800db70:	68ba      	ldr	r2, [r7, #8]
 800db72:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	887a      	ldrh	r2, [r7, #2]
 800db78:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800db7a:	68fb      	ldr	r3, [r7, #12]
 800db7c:	887a      	ldrh	r2, [r7, #2]
 800db7e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800db80:	68fb      	ldr	r3, [r7, #12]
 800db82:	2200      	movs	r2, #0
 800db84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	2200      	movs	r2, #0
 800db8a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	681b      	ldr	r3, [r3, #0]
 800db92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db96:	2b40      	cmp	r3, #64	; 0x40
 800db98:	d007      	beq.n	800dbaa <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	681b      	ldr	r3, [r3, #0]
 800db9e:	681a      	ldr	r2, [r3, #0]
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800dba8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	68db      	ldr	r3, [r3, #12]
 800dbae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800dbb2:	d178      	bne.n	800dca6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d002      	beq.n	800dbc2 <HAL_SPI_TransmitReceive+0x10a>
 800dbbc:	8b7b      	ldrh	r3, [r7, #26]
 800dbbe:	2b01      	cmp	r3, #1
 800dbc0:	d166      	bne.n	800dc90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbc6:	881a      	ldrh	r2, [r3, #0]
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	681b      	ldr	r3, [r3, #0]
 800dbcc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbd2:	1c9a      	adds	r2, r3, #2
 800dbd4:	68fb      	ldr	r3, [r7, #12]
 800dbd6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbdc:	b29b      	uxth	r3, r3
 800dbde:	3b01      	subs	r3, #1
 800dbe0:	b29a      	uxth	r2, r3
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dbe6:	e053      	b.n	800dc90 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	689b      	ldr	r3, [r3, #8]
 800dbee:	f003 0302 	and.w	r3, r3, #2
 800dbf2:	2b02      	cmp	r3, #2
 800dbf4:	d11b      	bne.n	800dc2e <HAL_SPI_TransmitReceive+0x176>
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dbfa:	b29b      	uxth	r3, r3
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d016      	beq.n	800dc2e <HAL_SPI_TransmitReceive+0x176>
 800dc00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dc02:	2b01      	cmp	r3, #1
 800dc04:	d113      	bne.n	800dc2e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc0a:	881a      	ldrh	r2, [r3, #0]
 800dc0c:	68fb      	ldr	r3, [r7, #12]
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dc16:	1c9a      	adds	r2, r3, #2
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dc1c:	68fb      	ldr	r3, [r7, #12]
 800dc1e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc20:	b29b      	uxth	r3, r3
 800dc22:	3b01      	subs	r3, #1
 800dc24:	b29a      	uxth	r2, r3
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dc2a:	2300      	movs	r3, #0
 800dc2c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	689b      	ldr	r3, [r3, #8]
 800dc34:	f003 0301 	and.w	r3, r3, #1
 800dc38:	2b01      	cmp	r3, #1
 800dc3a:	d119      	bne.n	800dc70 <HAL_SPI_TransmitReceive+0x1b8>
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d014      	beq.n	800dc70 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	681b      	ldr	r3, [r3, #0]
 800dc4a:	68da      	ldr	r2, [r3, #12]
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc50:	b292      	uxth	r2, r2
 800dc52:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc54:	68fb      	ldr	r3, [r7, #12]
 800dc56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dc58:	1c9a      	adds	r2, r3, #2
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dc5e:	68fb      	ldr	r3, [r7, #12]
 800dc60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc62:	b29b      	uxth	r3, r3
 800dc64:	3b01      	subs	r3, #1
 800dc66:	b29a      	uxth	r2, r3
 800dc68:	68fb      	ldr	r3, [r7, #12]
 800dc6a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dc6c:	2301      	movs	r3, #1
 800dc6e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800dc70:	f7fa fe4a 	bl	8008908 <HAL_GetTick>
 800dc74:	4602      	mov	r2, r0
 800dc76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc78:	1ad3      	subs	r3, r2, r3
 800dc7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d807      	bhi.n	800dc90 <HAL_SPI_TransmitReceive+0x1d8>
 800dc80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dc82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc86:	d003      	beq.n	800dc90 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800dc88:	2303      	movs	r3, #3
 800dc8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dc8e:	e0a7      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dc90:	68fb      	ldr	r3, [r7, #12]
 800dc92:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dc94:	b29b      	uxth	r3, r3
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d1a6      	bne.n	800dbe8 <HAL_SPI_TransmitReceive+0x130>
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dc9e:	b29b      	uxth	r3, r3
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d1a1      	bne.n	800dbe8 <HAL_SPI_TransmitReceive+0x130>
 800dca4:	e07c      	b.n	800dda0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	685b      	ldr	r3, [r3, #4]
 800dcaa:	2b00      	cmp	r3, #0
 800dcac:	d002      	beq.n	800dcb4 <HAL_SPI_TransmitReceive+0x1fc>
 800dcae:	8b7b      	ldrh	r3, [r7, #26]
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	d16b      	bne.n	800dd8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcb8:	68fb      	ldr	r3, [r7, #12]
 800dcba:	681b      	ldr	r3, [r3, #0]
 800dcbc:	330c      	adds	r3, #12
 800dcbe:	7812      	ldrb	r2, [r2, #0]
 800dcc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dcc6:	1c5a      	adds	r2, r3, #1
 800dcc8:	68fb      	ldr	r3, [r7, #12]
 800dcca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800dccc:	68fb      	ldr	r3, [r7, #12]
 800dcce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcd0:	b29b      	uxth	r3, r3
 800dcd2:	3b01      	subs	r3, #1
 800dcd4:	b29a      	uxth	r2, r3
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dcda:	e057      	b.n	800dd8c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	689b      	ldr	r3, [r3, #8]
 800dce2:	f003 0302 	and.w	r3, r3, #2
 800dce6:	2b02      	cmp	r3, #2
 800dce8:	d11c      	bne.n	800dd24 <HAL_SPI_TransmitReceive+0x26c>
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dcee:	b29b      	uxth	r3, r3
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d017      	beq.n	800dd24 <HAL_SPI_TransmitReceive+0x26c>
 800dcf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dcf6:	2b01      	cmp	r3, #1
 800dcf8:	d114      	bne.n	800dd24 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	330c      	adds	r3, #12
 800dd04:	7812      	ldrb	r2, [r2, #0]
 800dd06:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dd0c:	1c5a      	adds	r2, r3, #1
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd16:	b29b      	uxth	r3, r3
 800dd18:	3b01      	subs	r3, #1
 800dd1a:	b29a      	uxth	r2, r3
 800dd1c:	68fb      	ldr	r3, [r7, #12]
 800dd1e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800dd20:	2300      	movs	r3, #0
 800dd22:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	681b      	ldr	r3, [r3, #0]
 800dd28:	689b      	ldr	r3, [r3, #8]
 800dd2a:	f003 0301 	and.w	r3, r3, #1
 800dd2e:	2b01      	cmp	r3, #1
 800dd30:	d119      	bne.n	800dd66 <HAL_SPI_TransmitReceive+0x2ae>
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd36:	b29b      	uxth	r3, r3
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d014      	beq.n	800dd66 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	68da      	ldr	r2, [r3, #12]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd46:	b2d2      	uxtb	r2, r2
 800dd48:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800dd4a:	68fb      	ldr	r3, [r7, #12]
 800dd4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dd4e:	1c5a      	adds	r2, r3, #1
 800dd50:	68fb      	ldr	r3, [r7, #12]
 800dd52:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd58:	b29b      	uxth	r3, r3
 800dd5a:	3b01      	subs	r3, #1
 800dd5c:	b29a      	uxth	r2, r3
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800dd62:	2301      	movs	r3, #1
 800dd64:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800dd66:	f7fa fdcf 	bl	8008908 <HAL_GetTick>
 800dd6a:	4602      	mov	r2, r0
 800dd6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd6e:	1ad3      	subs	r3, r2, r3
 800dd70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dd72:	429a      	cmp	r2, r3
 800dd74:	d803      	bhi.n	800dd7e <HAL_SPI_TransmitReceive+0x2c6>
 800dd76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dd7c:	d102      	bne.n	800dd84 <HAL_SPI_TransmitReceive+0x2cc>
 800dd7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d103      	bne.n	800dd8c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800dd84:	2303      	movs	r3, #3
 800dd86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800dd8a:	e029      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800dd90:	b29b      	uxth	r3, r3
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	d1a2      	bne.n	800dcdc <HAL_SPI_TransmitReceive+0x224>
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800dd9a:	b29b      	uxth	r3, r3
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d19d      	bne.n	800dcdc <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dda0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800dda2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800dda4:	68f8      	ldr	r0, [r7, #12]
 800dda6:	f000 f917 	bl	800dfd8 <SPI_EndRxTxTransaction>
 800ddaa:	4603      	mov	r3, r0
 800ddac:	2b00      	cmp	r3, #0
 800ddae:	d006      	beq.n	800ddbe <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800ddb0:	2301      	movs	r3, #1
 800ddb2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	2220      	movs	r2, #32
 800ddba:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800ddbc:	e010      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	689b      	ldr	r3, [r3, #8]
 800ddc2:	2b00      	cmp	r3, #0
 800ddc4:	d10b      	bne.n	800ddde <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ddc6:	2300      	movs	r3, #0
 800ddc8:	617b      	str	r3, [r7, #20]
 800ddca:	68fb      	ldr	r3, [r7, #12]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	68db      	ldr	r3, [r3, #12]
 800ddd0:	617b      	str	r3, [r7, #20]
 800ddd2:	68fb      	ldr	r3, [r7, #12]
 800ddd4:	681b      	ldr	r3, [r3, #0]
 800ddd6:	689b      	ldr	r3, [r3, #8]
 800ddd8:	617b      	str	r3, [r7, #20]
 800ddda:	697b      	ldr	r3, [r7, #20]
 800dddc:	e000      	b.n	800dde0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800ddde:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	2201      	movs	r2, #1
 800dde4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800dde8:	68fb      	ldr	r3, [r7, #12]
 800ddea:	2200      	movs	r2, #0
 800ddec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ddf0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3730      	adds	r7, #48	; 0x30
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}

0800ddfc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b088      	sub	sp, #32
 800de00:	af00      	add	r7, sp, #0
 800de02:	60f8      	str	r0, [r7, #12]
 800de04:	60b9      	str	r1, [r7, #8]
 800de06:	603b      	str	r3, [r7, #0]
 800de08:	4613      	mov	r3, r2
 800de0a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800de0c:	f7fa fd7c 	bl	8008908 <HAL_GetTick>
 800de10:	4602      	mov	r2, r0
 800de12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de14:	1a9b      	subs	r3, r3, r2
 800de16:	683a      	ldr	r2, [r7, #0]
 800de18:	4413      	add	r3, r2
 800de1a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800de1c:	f7fa fd74 	bl	8008908 <HAL_GetTick>
 800de20:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800de22:	4b39      	ldr	r3, [pc, #228]	; (800df08 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800de24:	681b      	ldr	r3, [r3, #0]
 800de26:	015b      	lsls	r3, r3, #5
 800de28:	0d1b      	lsrs	r3, r3, #20
 800de2a:	69fa      	ldr	r2, [r7, #28]
 800de2c:	fb02 f303 	mul.w	r3, r2, r3
 800de30:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800de32:	e054      	b.n	800dede <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de3a:	d050      	beq.n	800dede <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800de3c:	f7fa fd64 	bl	8008908 <HAL_GetTick>
 800de40:	4602      	mov	r2, r0
 800de42:	69bb      	ldr	r3, [r7, #24]
 800de44:	1ad3      	subs	r3, r2, r3
 800de46:	69fa      	ldr	r2, [r7, #28]
 800de48:	429a      	cmp	r2, r3
 800de4a:	d902      	bls.n	800de52 <SPI_WaitFlagStateUntilTimeout+0x56>
 800de4c:	69fb      	ldr	r3, [r7, #28]
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d13d      	bne.n	800dece <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	685a      	ldr	r2, [r3, #4]
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800de60:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800de62:	68fb      	ldr	r3, [r7, #12]
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800de6a:	d111      	bne.n	800de90 <SPI_WaitFlagStateUntilTimeout+0x94>
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	689b      	ldr	r3, [r3, #8]
 800de70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800de74:	d004      	beq.n	800de80 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800de76:	68fb      	ldr	r3, [r7, #12]
 800de78:	689b      	ldr	r3, [r3, #8]
 800de7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800de7e:	d107      	bne.n	800de90 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	681b      	ldr	r3, [r3, #0]
 800de84:	681a      	ldr	r2, [r3, #0]
 800de86:	68fb      	ldr	r3, [r7, #12]
 800de88:	681b      	ldr	r3, [r3, #0]
 800de8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800de8e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800de90:	68fb      	ldr	r3, [r7, #12]
 800de92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800de94:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800de98:	d10f      	bne.n	800deba <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800de9a:	68fb      	ldr	r3, [r7, #12]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	681a      	ldr	r2, [r3, #0]
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	681b      	ldr	r3, [r3, #0]
 800dea4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800dea8:	601a      	str	r2, [r3, #0]
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	681b      	ldr	r3, [r3, #0]
 800deae:	681a      	ldr	r2, [r3, #0]
 800deb0:	68fb      	ldr	r3, [r7, #12]
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800deb8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800deba:	68fb      	ldr	r3, [r7, #12]
 800debc:	2201      	movs	r2, #1
 800debe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	2200      	movs	r2, #0
 800dec6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800deca:	2303      	movs	r3, #3
 800decc:	e017      	b.n	800defe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800dece:	697b      	ldr	r3, [r7, #20]
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d101      	bne.n	800ded8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ded4:	2300      	movs	r3, #0
 800ded6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ded8:	697b      	ldr	r3, [r7, #20]
 800deda:	3b01      	subs	r3, #1
 800dedc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	689a      	ldr	r2, [r3, #8]
 800dee4:	68bb      	ldr	r3, [r7, #8]
 800dee6:	4013      	ands	r3, r2
 800dee8:	68ba      	ldr	r2, [r7, #8]
 800deea:	429a      	cmp	r2, r3
 800deec:	bf0c      	ite	eq
 800deee:	2301      	moveq	r3, #1
 800def0:	2300      	movne	r3, #0
 800def2:	b2db      	uxtb	r3, r3
 800def4:	461a      	mov	r2, r3
 800def6:	79fb      	ldrb	r3, [r7, #7]
 800def8:	429a      	cmp	r2, r3
 800defa:	d19b      	bne.n	800de34 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800defc:	2300      	movs	r3, #0
}
 800defe:	4618      	mov	r0, r3
 800df00:	3720      	adds	r7, #32
 800df02:	46bd      	mov	sp, r7
 800df04:	bd80      	pop	{r7, pc}
 800df06:	bf00      	nop
 800df08:	20000004 	.word	0x20000004

0800df0c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	b086      	sub	sp, #24
 800df10:	af02      	add	r7, sp, #8
 800df12:	60f8      	str	r0, [r7, #12]
 800df14:	60b9      	str	r1, [r7, #8]
 800df16:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	685b      	ldr	r3, [r3, #4]
 800df1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df20:	d111      	bne.n	800df46 <SPI_EndRxTransaction+0x3a>
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	689b      	ldr	r3, [r3, #8]
 800df26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800df2a:	d004      	beq.n	800df36 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800df2c:	68fb      	ldr	r3, [r7, #12]
 800df2e:	689b      	ldr	r3, [r3, #8]
 800df30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df34:	d107      	bne.n	800df46 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	681b      	ldr	r3, [r3, #0]
 800df3a:	681a      	ldr	r2, [r3, #0]
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800df44:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	685b      	ldr	r3, [r3, #4]
 800df4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800df4e:	d12a      	bne.n	800dfa6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	689b      	ldr	r3, [r3, #8]
 800df54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df58:	d012      	beq.n	800df80 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	9300      	str	r3, [sp, #0]
 800df5e:	68bb      	ldr	r3, [r7, #8]
 800df60:	2200      	movs	r2, #0
 800df62:	2180      	movs	r1, #128	; 0x80
 800df64:	68f8      	ldr	r0, [r7, #12]
 800df66:	f7ff ff49 	bl	800ddfc <SPI_WaitFlagStateUntilTimeout>
 800df6a:	4603      	mov	r3, r0
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d02d      	beq.n	800dfcc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df70:	68fb      	ldr	r3, [r7, #12]
 800df72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df74:	f043 0220 	orr.w	r2, r3, #32
 800df78:	68fb      	ldr	r3, [r7, #12]
 800df7a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800df7c:	2303      	movs	r3, #3
 800df7e:	e026      	b.n	800dfce <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	9300      	str	r3, [sp, #0]
 800df84:	68bb      	ldr	r3, [r7, #8]
 800df86:	2200      	movs	r2, #0
 800df88:	2101      	movs	r1, #1
 800df8a:	68f8      	ldr	r0, [r7, #12]
 800df8c:	f7ff ff36 	bl	800ddfc <SPI_WaitFlagStateUntilTimeout>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d01a      	beq.n	800dfcc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800df9a:	f043 0220 	orr.w	r2, r3, #32
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800dfa2:	2303      	movs	r3, #3
 800dfa4:	e013      	b.n	800dfce <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	9300      	str	r3, [sp, #0]
 800dfaa:	68bb      	ldr	r3, [r7, #8]
 800dfac:	2200      	movs	r2, #0
 800dfae:	2101      	movs	r1, #1
 800dfb0:	68f8      	ldr	r0, [r7, #12]
 800dfb2:	f7ff ff23 	bl	800ddfc <SPI_WaitFlagStateUntilTimeout>
 800dfb6:	4603      	mov	r3, r0
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	d007      	beq.n	800dfcc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dfbc:	68fb      	ldr	r3, [r7, #12]
 800dfbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800dfc0:	f043 0220 	orr.w	r2, r3, #32
 800dfc4:	68fb      	ldr	r3, [r7, #12]
 800dfc6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800dfc8:	2303      	movs	r3, #3
 800dfca:	e000      	b.n	800dfce <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800dfcc:	2300      	movs	r3, #0
}
 800dfce:	4618      	mov	r0, r3
 800dfd0:	3710      	adds	r7, #16
 800dfd2:	46bd      	mov	sp, r7
 800dfd4:	bd80      	pop	{r7, pc}
	...

0800dfd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b088      	sub	sp, #32
 800dfdc:	af02      	add	r7, sp, #8
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800dfe4:	4b1b      	ldr	r3, [pc, #108]	; (800e054 <SPI_EndRxTxTransaction+0x7c>)
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	4a1b      	ldr	r2, [pc, #108]	; (800e058 <SPI_EndRxTxTransaction+0x80>)
 800dfea:	fba2 2303 	umull	r2, r3, r2, r3
 800dfee:	0d5b      	lsrs	r3, r3, #21
 800dff0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800dff4:	fb02 f303 	mul.w	r3, r2, r3
 800dff8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dffa:	68fb      	ldr	r3, [r7, #12]
 800dffc:	685b      	ldr	r3, [r3, #4]
 800dffe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800e002:	d112      	bne.n	800e02a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	9300      	str	r3, [sp, #0]
 800e008:	68bb      	ldr	r3, [r7, #8]
 800e00a:	2200      	movs	r2, #0
 800e00c:	2180      	movs	r1, #128	; 0x80
 800e00e:	68f8      	ldr	r0, [r7, #12]
 800e010:	f7ff fef4 	bl	800ddfc <SPI_WaitFlagStateUntilTimeout>
 800e014:	4603      	mov	r3, r0
 800e016:	2b00      	cmp	r3, #0
 800e018:	d016      	beq.n	800e048 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e01e:	f043 0220 	orr.w	r2, r3, #32
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800e026:	2303      	movs	r3, #3
 800e028:	e00f      	b.n	800e04a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800e02a:	697b      	ldr	r3, [r7, #20]
 800e02c:	2b00      	cmp	r3, #0
 800e02e:	d00a      	beq.n	800e046 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800e030:	697b      	ldr	r3, [r7, #20]
 800e032:	3b01      	subs	r3, #1
 800e034:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e036:	68fb      	ldr	r3, [r7, #12]
 800e038:	681b      	ldr	r3, [r3, #0]
 800e03a:	689b      	ldr	r3, [r3, #8]
 800e03c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e040:	2b80      	cmp	r3, #128	; 0x80
 800e042:	d0f2      	beq.n	800e02a <SPI_EndRxTxTransaction+0x52>
 800e044:	e000      	b.n	800e048 <SPI_EndRxTxTransaction+0x70>
        break;
 800e046:	bf00      	nop
  }

  return HAL_OK;
 800e048:	2300      	movs	r3, #0
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3718      	adds	r7, #24
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}
 800e052:	bf00      	nop
 800e054:	20000004 	.word	0x20000004
 800e058:	165e9f81 	.word	0x165e9f81

0800e05c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b082      	sub	sp, #8
 800e060:	af00      	add	r7, sp, #0
 800e062:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d101      	bne.n	800e06e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e06a:	2301      	movs	r3, #1
 800e06c:	e041      	b.n	800e0f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e074:	b2db      	uxtb	r3, r3
 800e076:	2b00      	cmp	r3, #0
 800e078:	d106      	bne.n	800e088 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2200      	movs	r2, #0
 800e07e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f000 f839 	bl	800e0fa <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e088:	687b      	ldr	r3, [r7, #4]
 800e08a:	2202      	movs	r2, #2
 800e08c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	681a      	ldr	r2, [r3, #0]
 800e094:	687b      	ldr	r3, [r7, #4]
 800e096:	3304      	adds	r3, #4
 800e098:	4619      	mov	r1, r3
 800e09a:	4610      	mov	r0, r2
 800e09c:	f000 faea 	bl	800e674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	2201      	movs	r2, #1
 800e0a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	2201      	movs	r2, #1
 800e0ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	2201      	movs	r2, #1
 800e0b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2201      	movs	r2, #1
 800e0bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	2201      	movs	r2, #1
 800e0c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	2201      	movs	r2, #1
 800e0cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	2201      	movs	r2, #1
 800e0d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	2201      	movs	r2, #1
 800e0dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	2201      	movs	r2, #1
 800e0e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e0f0:	2300      	movs	r3, #0
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3708      	adds	r7, #8
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}

0800e0fa <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800e0fa:	b480      	push	{r7}
 800e0fc:	b083      	sub	sp, #12
 800e0fe:	af00      	add	r7, sp, #0
 800e100:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800e102:	bf00      	nop
 800e104:	370c      	adds	r7, #12
 800e106:	46bd      	mov	sp, r7
 800e108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e10c:	4770      	bx	lr
	...

0800e110 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e110:	b480      	push	{r7}
 800e112:	b085      	sub	sp, #20
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	2b01      	cmp	r3, #1
 800e122:	d001      	beq.n	800e128 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e124:	2301      	movs	r3, #1
 800e126:	e04e      	b.n	800e1c6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	2202      	movs	r2, #2
 800e12c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	681b      	ldr	r3, [r3, #0]
 800e134:	68da      	ldr	r2, [r3, #12]
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	f042 0201 	orr.w	r2, r2, #1
 800e13e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	4a23      	ldr	r2, [pc, #140]	; (800e1d4 <HAL_TIM_Base_Start_IT+0xc4>)
 800e146:	4293      	cmp	r3, r2
 800e148:	d022      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	681b      	ldr	r3, [r3, #0]
 800e14e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e152:	d01d      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	681b      	ldr	r3, [r3, #0]
 800e158:	4a1f      	ldr	r2, [pc, #124]	; (800e1d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800e15a:	4293      	cmp	r3, r2
 800e15c:	d018      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e15e:	687b      	ldr	r3, [r7, #4]
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	4a1e      	ldr	r2, [pc, #120]	; (800e1dc <HAL_TIM_Base_Start_IT+0xcc>)
 800e164:	4293      	cmp	r3, r2
 800e166:	d013      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	681b      	ldr	r3, [r3, #0]
 800e16c:	4a1c      	ldr	r2, [pc, #112]	; (800e1e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800e16e:	4293      	cmp	r3, r2
 800e170:	d00e      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	681b      	ldr	r3, [r3, #0]
 800e176:	4a1b      	ldr	r2, [pc, #108]	; (800e1e4 <HAL_TIM_Base_Start_IT+0xd4>)
 800e178:	4293      	cmp	r3, r2
 800e17a:	d009      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e17c:	687b      	ldr	r3, [r7, #4]
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	4a19      	ldr	r2, [pc, #100]	; (800e1e8 <HAL_TIM_Base_Start_IT+0xd8>)
 800e182:	4293      	cmp	r3, r2
 800e184:	d004      	beq.n	800e190 <HAL_TIM_Base_Start_IT+0x80>
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	681b      	ldr	r3, [r3, #0]
 800e18a:	4a18      	ldr	r2, [pc, #96]	; (800e1ec <HAL_TIM_Base_Start_IT+0xdc>)
 800e18c:	4293      	cmp	r3, r2
 800e18e:	d111      	bne.n	800e1b4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	681b      	ldr	r3, [r3, #0]
 800e194:	689b      	ldr	r3, [r3, #8]
 800e196:	f003 0307 	and.w	r3, r3, #7
 800e19a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	2b06      	cmp	r3, #6
 800e1a0:	d010      	beq.n	800e1c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	681b      	ldr	r3, [r3, #0]
 800e1a6:	681a      	ldr	r2, [r3, #0]
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	681b      	ldr	r3, [r3, #0]
 800e1ac:	f042 0201 	orr.w	r2, r2, #1
 800e1b0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e1b2:	e007      	b.n	800e1c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	f042 0201 	orr.w	r2, r2, #1
 800e1c2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e1c4:	2300      	movs	r3, #0
}
 800e1c6:	4618      	mov	r0, r3
 800e1c8:	3714      	adds	r7, #20
 800e1ca:	46bd      	mov	sp, r7
 800e1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d0:	4770      	bx	lr
 800e1d2:	bf00      	nop
 800e1d4:	40010000 	.word	0x40010000
 800e1d8:	40000400 	.word	0x40000400
 800e1dc:	40000800 	.word	0x40000800
 800e1e0:	40000c00 	.word	0x40000c00
 800e1e4:	40010400 	.word	0x40010400
 800e1e8:	40014000 	.word	0x40014000
 800e1ec:	40001800 	.word	0x40001800

0800e1f0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b082      	sub	sp, #8
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d101      	bne.n	800e202 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e1fe:	2301      	movs	r3, #1
 800e200:	e041      	b.n	800e286 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e208:	b2db      	uxtb	r3, r3
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	d106      	bne.n	800e21c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	2200      	movs	r2, #0
 800e212:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f7f4 ff18 	bl	800304c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e21c:	687b      	ldr	r3, [r7, #4]
 800e21e:	2202      	movs	r2, #2
 800e220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	681a      	ldr	r2, [r3, #0]
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	3304      	adds	r3, #4
 800e22c:	4619      	mov	r1, r3
 800e22e:	4610      	mov	r0, r2
 800e230:	f000 fa20 	bl	800e674 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e234:	687b      	ldr	r3, [r7, #4]
 800e236:	2201      	movs	r2, #1
 800e238:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	2201      	movs	r2, #1
 800e240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2201      	movs	r2, #1
 800e248:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2201      	movs	r2, #1
 800e250:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	2201      	movs	r2, #1
 800e258:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2201      	movs	r2, #1
 800e260:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	2201      	movs	r2, #1
 800e268:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2201      	movs	r2, #1
 800e270:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2201      	movs	r2, #1
 800e278:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2201      	movs	r2, #1
 800e280:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e284:	2300      	movs	r3, #0
}
 800e286:	4618      	mov	r0, r3
 800e288:	3708      	adds	r7, #8
 800e28a:	46bd      	mov	sp, r7
 800e28c:	bd80      	pop	{r7, pc}

0800e28e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e28e:	b580      	push	{r7, lr}
 800e290:	b082      	sub	sp, #8
 800e292:	af00      	add	r7, sp, #0
 800e294:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	691b      	ldr	r3, [r3, #16]
 800e29c:	f003 0302 	and.w	r3, r3, #2
 800e2a0:	2b02      	cmp	r3, #2
 800e2a2:	d122      	bne.n	800e2ea <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	68db      	ldr	r3, [r3, #12]
 800e2aa:	f003 0302 	and.w	r3, r3, #2
 800e2ae:	2b02      	cmp	r3, #2
 800e2b0:	d11b      	bne.n	800e2ea <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e2b2:	687b      	ldr	r3, [r7, #4]
 800e2b4:	681b      	ldr	r3, [r3, #0]
 800e2b6:	f06f 0202 	mvn.w	r2, #2
 800e2ba:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	2201      	movs	r2, #1
 800e2c0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	681b      	ldr	r3, [r3, #0]
 800e2c6:	699b      	ldr	r3, [r3, #24]
 800e2c8:	f003 0303 	and.w	r3, r3, #3
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d003      	beq.n	800e2d8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e2d0:	6878      	ldr	r0, [r7, #4]
 800e2d2:	f000 f9b1 	bl	800e638 <HAL_TIM_IC_CaptureCallback>
 800e2d6:	e005      	b.n	800e2e4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e2d8:	6878      	ldr	r0, [r7, #4]
 800e2da:	f000 f9a3 	bl	800e624 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e2de:	6878      	ldr	r0, [r7, #4]
 800e2e0:	f000 f9b4 	bl	800e64c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	691b      	ldr	r3, [r3, #16]
 800e2f0:	f003 0304 	and.w	r3, r3, #4
 800e2f4:	2b04      	cmp	r3, #4
 800e2f6:	d122      	bne.n	800e33e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	68db      	ldr	r3, [r3, #12]
 800e2fe:	f003 0304 	and.w	r3, r3, #4
 800e302:	2b04      	cmp	r3, #4
 800e304:	d11b      	bne.n	800e33e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	f06f 0204 	mvn.w	r2, #4
 800e30e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2202      	movs	r2, #2
 800e314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	699b      	ldr	r3, [r3, #24]
 800e31c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e320:	2b00      	cmp	r3, #0
 800e322:	d003      	beq.n	800e32c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e324:	6878      	ldr	r0, [r7, #4]
 800e326:	f000 f987 	bl	800e638 <HAL_TIM_IC_CaptureCallback>
 800e32a:	e005      	b.n	800e338 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e32c:	6878      	ldr	r0, [r7, #4]
 800e32e:	f000 f979 	bl	800e624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f000 f98a 	bl	800e64c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	2200      	movs	r2, #0
 800e33c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	691b      	ldr	r3, [r3, #16]
 800e344:	f003 0308 	and.w	r3, r3, #8
 800e348:	2b08      	cmp	r3, #8
 800e34a:	d122      	bne.n	800e392 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	68db      	ldr	r3, [r3, #12]
 800e352:	f003 0308 	and.w	r3, r3, #8
 800e356:	2b08      	cmp	r3, #8
 800e358:	d11b      	bne.n	800e392 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	f06f 0208 	mvn.w	r2, #8
 800e362:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2204      	movs	r2, #4
 800e368:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	69db      	ldr	r3, [r3, #28]
 800e370:	f003 0303 	and.w	r3, r3, #3
 800e374:	2b00      	cmp	r3, #0
 800e376:	d003      	beq.n	800e380 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	f000 f95d 	bl	800e638 <HAL_TIM_IC_CaptureCallback>
 800e37e:	e005      	b.n	800e38c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f000 f94f 	bl	800e624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e386:	6878      	ldr	r0, [r7, #4]
 800e388:	f000 f960 	bl	800e64c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2200      	movs	r2, #0
 800e390:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	691b      	ldr	r3, [r3, #16]
 800e398:	f003 0310 	and.w	r3, r3, #16
 800e39c:	2b10      	cmp	r3, #16
 800e39e:	d122      	bne.n	800e3e6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	68db      	ldr	r3, [r3, #12]
 800e3a6:	f003 0310 	and.w	r3, r3, #16
 800e3aa:	2b10      	cmp	r3, #16
 800e3ac:	d11b      	bne.n	800e3e6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	f06f 0210 	mvn.w	r2, #16
 800e3b6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	2208      	movs	r2, #8
 800e3bc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	69db      	ldr	r3, [r3, #28]
 800e3c4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d003      	beq.n	800e3d4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e3cc:	6878      	ldr	r0, [r7, #4]
 800e3ce:	f000 f933 	bl	800e638 <HAL_TIM_IC_CaptureCallback>
 800e3d2:	e005      	b.n	800e3e0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e3d4:	6878      	ldr	r0, [r7, #4]
 800e3d6:	f000 f925 	bl	800e624 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e3da:	6878      	ldr	r0, [r7, #4]
 800e3dc:	f000 f936 	bl	800e64c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	691b      	ldr	r3, [r3, #16]
 800e3ec:	f003 0301 	and.w	r3, r3, #1
 800e3f0:	2b01      	cmp	r3, #1
 800e3f2:	d10e      	bne.n	800e412 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	68db      	ldr	r3, [r3, #12]
 800e3fa:	f003 0301 	and.w	r3, r3, #1
 800e3fe:	2b01      	cmp	r3, #1
 800e400:	d107      	bne.n	800e412 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	681b      	ldr	r3, [r3, #0]
 800e406:	f06f 0201 	mvn.w	r2, #1
 800e40a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e40c:	6878      	ldr	r0, [r7, #4]
 800e40e:	f7f4 fbd5 	bl	8002bbc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e412:	687b      	ldr	r3, [r7, #4]
 800e414:	681b      	ldr	r3, [r3, #0]
 800e416:	691b      	ldr	r3, [r3, #16]
 800e418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e41c:	2b80      	cmp	r3, #128	; 0x80
 800e41e:	d10e      	bne.n	800e43e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	68db      	ldr	r3, [r3, #12]
 800e426:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e42a:	2b80      	cmp	r3, #128	; 0x80
 800e42c:	d107      	bne.n	800e43e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e42e:	687b      	ldr	r3, [r7, #4]
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e436:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e438:	6878      	ldr	r0, [r7, #4]
 800e43a:	f000 fbf1 	bl	800ec20 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e43e:	687b      	ldr	r3, [r7, #4]
 800e440:	681b      	ldr	r3, [r3, #0]
 800e442:	691b      	ldr	r3, [r3, #16]
 800e444:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e448:	2b40      	cmp	r3, #64	; 0x40
 800e44a:	d10e      	bne.n	800e46a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e44c:	687b      	ldr	r3, [r7, #4]
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	68db      	ldr	r3, [r3, #12]
 800e452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e456:	2b40      	cmp	r3, #64	; 0x40
 800e458:	d107      	bne.n	800e46a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e462:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e464:	6878      	ldr	r0, [r7, #4]
 800e466:	f000 f8fb 	bl	800e660 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	681b      	ldr	r3, [r3, #0]
 800e46e:	691b      	ldr	r3, [r3, #16]
 800e470:	f003 0320 	and.w	r3, r3, #32
 800e474:	2b20      	cmp	r3, #32
 800e476:	d10e      	bne.n	800e496 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	681b      	ldr	r3, [r3, #0]
 800e47c:	68db      	ldr	r3, [r3, #12]
 800e47e:	f003 0320 	and.w	r3, r3, #32
 800e482:	2b20      	cmp	r3, #32
 800e484:	d107      	bne.n	800e496 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	681b      	ldr	r3, [r3, #0]
 800e48a:	f06f 0220 	mvn.w	r2, #32
 800e48e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 fbbb 	bl	800ec0c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e496:	bf00      	nop
 800e498:	3708      	adds	r7, #8
 800e49a:	46bd      	mov	sp, r7
 800e49c:	bd80      	pop	{r7, pc}
	...

0800e4a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e4a0:	b580      	push	{r7, lr}
 800e4a2:	b086      	sub	sp, #24
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	60f8      	str	r0, [r7, #12]
 800e4a8:	60b9      	str	r1, [r7, #8]
 800e4aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e4ac:	2300      	movs	r3, #0
 800e4ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e4b6:	2b01      	cmp	r3, #1
 800e4b8:	d101      	bne.n	800e4be <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e4ba:	2302      	movs	r3, #2
 800e4bc:	e0ae      	b.n	800e61c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	2201      	movs	r2, #1
 800e4c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	2b0c      	cmp	r3, #12
 800e4ca:	f200 809f 	bhi.w	800e60c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e4ce:	a201      	add	r2, pc, #4	; (adr r2, 800e4d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d4:	0800e509 	.word	0x0800e509
 800e4d8:	0800e60d 	.word	0x0800e60d
 800e4dc:	0800e60d 	.word	0x0800e60d
 800e4e0:	0800e60d 	.word	0x0800e60d
 800e4e4:	0800e549 	.word	0x0800e549
 800e4e8:	0800e60d 	.word	0x0800e60d
 800e4ec:	0800e60d 	.word	0x0800e60d
 800e4f0:	0800e60d 	.word	0x0800e60d
 800e4f4:	0800e58b 	.word	0x0800e58b
 800e4f8:	0800e60d 	.word	0x0800e60d
 800e4fc:	0800e60d 	.word	0x0800e60d
 800e500:	0800e60d 	.word	0x0800e60d
 800e504:	0800e5cb 	.word	0x0800e5cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	68b9      	ldr	r1, [r7, #8]
 800e50e:	4618      	mov	r0, r3
 800e510:	f000 f950 	bl	800e7b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	681b      	ldr	r3, [r3, #0]
 800e518:	699a      	ldr	r2, [r3, #24]
 800e51a:	68fb      	ldr	r3, [r7, #12]
 800e51c:	681b      	ldr	r3, [r3, #0]
 800e51e:	f042 0208 	orr.w	r2, r2, #8
 800e522:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	699a      	ldr	r2, [r3, #24]
 800e52a:	68fb      	ldr	r3, [r7, #12]
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	f022 0204 	bic.w	r2, r2, #4
 800e532:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	681b      	ldr	r3, [r3, #0]
 800e538:	6999      	ldr	r1, [r3, #24]
 800e53a:	68bb      	ldr	r3, [r7, #8]
 800e53c:	691a      	ldr	r2, [r3, #16]
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	681b      	ldr	r3, [r3, #0]
 800e542:	430a      	orrs	r2, r1
 800e544:	619a      	str	r2, [r3, #24]
      break;
 800e546:	e064      	b.n	800e612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	68b9      	ldr	r1, [r7, #8]
 800e54e:	4618      	mov	r0, r3
 800e550:	f000 f9a0 	bl	800e894 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e554:	68fb      	ldr	r3, [r7, #12]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	699a      	ldr	r2, [r3, #24]
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	681b      	ldr	r3, [r3, #0]
 800e55e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e564:	68fb      	ldr	r3, [r7, #12]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	699a      	ldr	r2, [r3, #24]
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e574:	68fb      	ldr	r3, [r7, #12]
 800e576:	681b      	ldr	r3, [r3, #0]
 800e578:	6999      	ldr	r1, [r3, #24]
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	691b      	ldr	r3, [r3, #16]
 800e57e:	021a      	lsls	r2, r3, #8
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	430a      	orrs	r2, r1
 800e586:	619a      	str	r2, [r3, #24]
      break;
 800e588:	e043      	b.n	800e612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	68b9      	ldr	r1, [r7, #8]
 800e590:	4618      	mov	r0, r3
 800e592:	f000 f9f5 	bl	800e980 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e596:	68fb      	ldr	r3, [r7, #12]
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	69da      	ldr	r2, [r3, #28]
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	f042 0208 	orr.w	r2, r2, #8
 800e5a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e5a6:	68fb      	ldr	r3, [r7, #12]
 800e5a8:	681b      	ldr	r3, [r3, #0]
 800e5aa:	69da      	ldr	r2, [r3, #28]
 800e5ac:	68fb      	ldr	r3, [r7, #12]
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	f022 0204 	bic.w	r2, r2, #4
 800e5b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	69d9      	ldr	r1, [r3, #28]
 800e5bc:	68bb      	ldr	r3, [r7, #8]
 800e5be:	691a      	ldr	r2, [r3, #16]
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	430a      	orrs	r2, r1
 800e5c6:	61da      	str	r2, [r3, #28]
      break;
 800e5c8:	e023      	b.n	800e612 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	68b9      	ldr	r1, [r7, #8]
 800e5d0:	4618      	mov	r0, r3
 800e5d2:	f000 fa49 	bl	800ea68 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	69da      	ldr	r2, [r3, #28]
 800e5dc:	68fb      	ldr	r3, [r7, #12]
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e5e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	681b      	ldr	r3, [r3, #0]
 800e5ea:	69da      	ldr	r2, [r3, #28]
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e5f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	681b      	ldr	r3, [r3, #0]
 800e5fa:	69d9      	ldr	r1, [r3, #28]
 800e5fc:	68bb      	ldr	r3, [r7, #8]
 800e5fe:	691b      	ldr	r3, [r3, #16]
 800e600:	021a      	lsls	r2, r3, #8
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	430a      	orrs	r2, r1
 800e608:	61da      	str	r2, [r3, #28]
      break;
 800e60a:	e002      	b.n	800e612 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e60c:	2301      	movs	r3, #1
 800e60e:	75fb      	strb	r3, [r7, #23]
      break;
 800e610:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	2200      	movs	r2, #0
 800e616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800e61a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3718      	adds	r7, #24
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800e624:	b480      	push	{r7}
 800e626:	b083      	sub	sp, #12
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800e62c:	bf00      	nop
 800e62e:	370c      	adds	r7, #12
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr

0800e638 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800e640:	bf00      	nop
 800e642:	370c      	adds	r7, #12
 800e644:	46bd      	mov	sp, r7
 800e646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64a:	4770      	bx	lr

0800e64c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800e64c:	b480      	push	{r7}
 800e64e:	b083      	sub	sp, #12
 800e650:	af00      	add	r7, sp, #0
 800e652:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800e654:	bf00      	nop
 800e656:	370c      	adds	r7, #12
 800e658:	46bd      	mov	sp, r7
 800e65a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65e:	4770      	bx	lr

0800e660 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800e660:	b480      	push	{r7}
 800e662:	b083      	sub	sp, #12
 800e664:	af00      	add	r7, sp, #0
 800e666:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800e668:	bf00      	nop
 800e66a:	370c      	adds	r7, #12
 800e66c:	46bd      	mov	sp, r7
 800e66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e672:	4770      	bx	lr

0800e674 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800e674:	b480      	push	{r7}
 800e676:	b085      	sub	sp, #20
 800e678:	af00      	add	r7, sp, #0
 800e67a:	6078      	str	r0, [r7, #4]
 800e67c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	681b      	ldr	r3, [r3, #0]
 800e682:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	4a40      	ldr	r2, [pc, #256]	; (800e788 <TIM_Base_SetConfig+0x114>)
 800e688:	4293      	cmp	r3, r2
 800e68a:	d013      	beq.n	800e6b4 <TIM_Base_SetConfig+0x40>
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e692:	d00f      	beq.n	800e6b4 <TIM_Base_SetConfig+0x40>
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	4a3d      	ldr	r2, [pc, #244]	; (800e78c <TIM_Base_SetConfig+0x118>)
 800e698:	4293      	cmp	r3, r2
 800e69a:	d00b      	beq.n	800e6b4 <TIM_Base_SetConfig+0x40>
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	4a3c      	ldr	r2, [pc, #240]	; (800e790 <TIM_Base_SetConfig+0x11c>)
 800e6a0:	4293      	cmp	r3, r2
 800e6a2:	d007      	beq.n	800e6b4 <TIM_Base_SetConfig+0x40>
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	4a3b      	ldr	r2, [pc, #236]	; (800e794 <TIM_Base_SetConfig+0x120>)
 800e6a8:	4293      	cmp	r3, r2
 800e6aa:	d003      	beq.n	800e6b4 <TIM_Base_SetConfig+0x40>
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	4a3a      	ldr	r2, [pc, #232]	; (800e798 <TIM_Base_SetConfig+0x124>)
 800e6b0:	4293      	cmp	r3, r2
 800e6b2:	d108      	bne.n	800e6c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e6ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800e6bc:	683b      	ldr	r3, [r7, #0]
 800e6be:	685b      	ldr	r3, [r3, #4]
 800e6c0:	68fa      	ldr	r2, [r7, #12]
 800e6c2:	4313      	orrs	r3, r2
 800e6c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	4a2f      	ldr	r2, [pc, #188]	; (800e788 <TIM_Base_SetConfig+0x114>)
 800e6ca:	4293      	cmp	r3, r2
 800e6cc:	d02b      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e6d4:	d027      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6d6:	687b      	ldr	r3, [r7, #4]
 800e6d8:	4a2c      	ldr	r2, [pc, #176]	; (800e78c <TIM_Base_SetConfig+0x118>)
 800e6da:	4293      	cmp	r3, r2
 800e6dc:	d023      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	4a2b      	ldr	r2, [pc, #172]	; (800e790 <TIM_Base_SetConfig+0x11c>)
 800e6e2:	4293      	cmp	r3, r2
 800e6e4:	d01f      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6e6:	687b      	ldr	r3, [r7, #4]
 800e6e8:	4a2a      	ldr	r2, [pc, #168]	; (800e794 <TIM_Base_SetConfig+0x120>)
 800e6ea:	4293      	cmp	r3, r2
 800e6ec:	d01b      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	4a29      	ldr	r2, [pc, #164]	; (800e798 <TIM_Base_SetConfig+0x124>)
 800e6f2:	4293      	cmp	r3, r2
 800e6f4:	d017      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	4a28      	ldr	r2, [pc, #160]	; (800e79c <TIM_Base_SetConfig+0x128>)
 800e6fa:	4293      	cmp	r3, r2
 800e6fc:	d013      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e6fe:	687b      	ldr	r3, [r7, #4]
 800e700:	4a27      	ldr	r2, [pc, #156]	; (800e7a0 <TIM_Base_SetConfig+0x12c>)
 800e702:	4293      	cmp	r3, r2
 800e704:	d00f      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	4a26      	ldr	r2, [pc, #152]	; (800e7a4 <TIM_Base_SetConfig+0x130>)
 800e70a:	4293      	cmp	r3, r2
 800e70c:	d00b      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	4a25      	ldr	r2, [pc, #148]	; (800e7a8 <TIM_Base_SetConfig+0x134>)
 800e712:	4293      	cmp	r3, r2
 800e714:	d007      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	4a24      	ldr	r2, [pc, #144]	; (800e7ac <TIM_Base_SetConfig+0x138>)
 800e71a:	4293      	cmp	r3, r2
 800e71c:	d003      	beq.n	800e726 <TIM_Base_SetConfig+0xb2>
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	4a23      	ldr	r2, [pc, #140]	; (800e7b0 <TIM_Base_SetConfig+0x13c>)
 800e722:	4293      	cmp	r3, r2
 800e724:	d108      	bne.n	800e738 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800e726:	68fb      	ldr	r3, [r7, #12]
 800e728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e72c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	68db      	ldr	r3, [r3, #12]
 800e732:	68fa      	ldr	r2, [r7, #12]
 800e734:	4313      	orrs	r3, r2
 800e736:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800e738:	68fb      	ldr	r3, [r7, #12]
 800e73a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	695b      	ldr	r3, [r3, #20]
 800e742:	4313      	orrs	r3, r2
 800e744:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	68fa      	ldr	r2, [r7, #12]
 800e74a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800e74c:	683b      	ldr	r3, [r7, #0]
 800e74e:	689a      	ldr	r2, [r3, #8]
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800e754:	683b      	ldr	r3, [r7, #0]
 800e756:	681a      	ldr	r2, [r3, #0]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	4a0a      	ldr	r2, [pc, #40]	; (800e788 <TIM_Base_SetConfig+0x114>)
 800e760:	4293      	cmp	r3, r2
 800e762:	d003      	beq.n	800e76c <TIM_Base_SetConfig+0xf8>
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	4a0c      	ldr	r2, [pc, #48]	; (800e798 <TIM_Base_SetConfig+0x124>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	d103      	bne.n	800e774 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800e76c:	683b      	ldr	r3, [r7, #0]
 800e76e:	691a      	ldr	r2, [r3, #16]
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	2201      	movs	r2, #1
 800e778:	615a      	str	r2, [r3, #20]
}
 800e77a:	bf00      	nop
 800e77c:	3714      	adds	r7, #20
 800e77e:	46bd      	mov	sp, r7
 800e780:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e784:	4770      	bx	lr
 800e786:	bf00      	nop
 800e788:	40010000 	.word	0x40010000
 800e78c:	40000400 	.word	0x40000400
 800e790:	40000800 	.word	0x40000800
 800e794:	40000c00 	.word	0x40000c00
 800e798:	40010400 	.word	0x40010400
 800e79c:	40014000 	.word	0x40014000
 800e7a0:	40014400 	.word	0x40014400
 800e7a4:	40014800 	.word	0x40014800
 800e7a8:	40001800 	.word	0x40001800
 800e7ac:	40001c00 	.word	0x40001c00
 800e7b0:	40002000 	.word	0x40002000

0800e7b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e7b4:	b480      	push	{r7}
 800e7b6:	b087      	sub	sp, #28
 800e7b8:	af00      	add	r7, sp, #0
 800e7ba:	6078      	str	r0, [r7, #4]
 800e7bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	6a1b      	ldr	r3, [r3, #32]
 800e7c2:	f023 0201 	bic.w	r2, r3, #1
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6a1b      	ldr	r3, [r3, #32]
 800e7ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	685b      	ldr	r3, [r3, #4]
 800e7d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e7d6:	687b      	ldr	r3, [r7, #4]
 800e7d8:	699b      	ldr	r3, [r3, #24]
 800e7da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e7e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	f023 0303 	bic.w	r3, r3, #3
 800e7ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e7ec:	683b      	ldr	r3, [r7, #0]
 800e7ee:	681b      	ldr	r3, [r3, #0]
 800e7f0:	68fa      	ldr	r2, [r7, #12]
 800e7f2:	4313      	orrs	r3, r2
 800e7f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800e7f6:	697b      	ldr	r3, [r7, #20]
 800e7f8:	f023 0302 	bic.w	r3, r3, #2
 800e7fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800e7fe:	683b      	ldr	r3, [r7, #0]
 800e800:	689b      	ldr	r3, [r3, #8]
 800e802:	697a      	ldr	r2, [r7, #20]
 800e804:	4313      	orrs	r3, r2
 800e806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	4a20      	ldr	r2, [pc, #128]	; (800e88c <TIM_OC1_SetConfig+0xd8>)
 800e80c:	4293      	cmp	r3, r2
 800e80e:	d003      	beq.n	800e818 <TIM_OC1_SetConfig+0x64>
 800e810:	687b      	ldr	r3, [r7, #4]
 800e812:	4a1f      	ldr	r2, [pc, #124]	; (800e890 <TIM_OC1_SetConfig+0xdc>)
 800e814:	4293      	cmp	r3, r2
 800e816:	d10c      	bne.n	800e832 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	f023 0308 	bic.w	r3, r3, #8
 800e81e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800e820:	683b      	ldr	r3, [r7, #0]
 800e822:	68db      	ldr	r3, [r3, #12]
 800e824:	697a      	ldr	r2, [r7, #20]
 800e826:	4313      	orrs	r3, r2
 800e828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800e82a:	697b      	ldr	r3, [r7, #20]
 800e82c:	f023 0304 	bic.w	r3, r3, #4
 800e830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e832:	687b      	ldr	r3, [r7, #4]
 800e834:	4a15      	ldr	r2, [pc, #84]	; (800e88c <TIM_OC1_SetConfig+0xd8>)
 800e836:	4293      	cmp	r3, r2
 800e838:	d003      	beq.n	800e842 <TIM_OC1_SetConfig+0x8e>
 800e83a:	687b      	ldr	r3, [r7, #4]
 800e83c:	4a14      	ldr	r2, [pc, #80]	; (800e890 <TIM_OC1_SetConfig+0xdc>)
 800e83e:	4293      	cmp	r3, r2
 800e840:	d111      	bne.n	800e866 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800e84a:	693b      	ldr	r3, [r7, #16]
 800e84c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	695b      	ldr	r3, [r3, #20]
 800e856:	693a      	ldr	r2, [r7, #16]
 800e858:	4313      	orrs	r3, r2
 800e85a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800e85c:	683b      	ldr	r3, [r7, #0]
 800e85e:	699b      	ldr	r3, [r3, #24]
 800e860:	693a      	ldr	r2, [r7, #16]
 800e862:	4313      	orrs	r3, r2
 800e864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	693a      	ldr	r2, [r7, #16]
 800e86a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	68fa      	ldr	r2, [r7, #12]
 800e870:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800e872:	683b      	ldr	r3, [r7, #0]
 800e874:	685a      	ldr	r2, [r3, #4]
 800e876:	687b      	ldr	r3, [r7, #4]
 800e878:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	697a      	ldr	r2, [r7, #20]
 800e87e:	621a      	str	r2, [r3, #32]
}
 800e880:	bf00      	nop
 800e882:	371c      	adds	r7, #28
 800e884:	46bd      	mov	sp, r7
 800e886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88a:	4770      	bx	lr
 800e88c:	40010000 	.word	0x40010000
 800e890:	40010400 	.word	0x40010400

0800e894 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e894:	b480      	push	{r7}
 800e896:	b087      	sub	sp, #28
 800e898:	af00      	add	r7, sp, #0
 800e89a:	6078      	str	r0, [r7, #4]
 800e89c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800e89e:	687b      	ldr	r3, [r7, #4]
 800e8a0:	6a1b      	ldr	r3, [r3, #32]
 800e8a2:	f023 0210 	bic.w	r2, r3, #16
 800e8a6:	687b      	ldr	r3, [r7, #4]
 800e8a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	6a1b      	ldr	r3, [r3, #32]
 800e8ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	699b      	ldr	r3, [r3, #24]
 800e8ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800e8bc:	68fb      	ldr	r3, [r7, #12]
 800e8be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800e8c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e8ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800e8cc:	683b      	ldr	r3, [r7, #0]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	021b      	lsls	r3, r3, #8
 800e8d2:	68fa      	ldr	r2, [r7, #12]
 800e8d4:	4313      	orrs	r3, r2
 800e8d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800e8d8:	697b      	ldr	r3, [r7, #20]
 800e8da:	f023 0320 	bic.w	r3, r3, #32
 800e8de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	689b      	ldr	r3, [r3, #8]
 800e8e4:	011b      	lsls	r3, r3, #4
 800e8e6:	697a      	ldr	r2, [r7, #20]
 800e8e8:	4313      	orrs	r3, r2
 800e8ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	4a22      	ldr	r2, [pc, #136]	; (800e978 <TIM_OC2_SetConfig+0xe4>)
 800e8f0:	4293      	cmp	r3, r2
 800e8f2:	d003      	beq.n	800e8fc <TIM_OC2_SetConfig+0x68>
 800e8f4:	687b      	ldr	r3, [r7, #4]
 800e8f6:	4a21      	ldr	r2, [pc, #132]	; (800e97c <TIM_OC2_SetConfig+0xe8>)
 800e8f8:	4293      	cmp	r3, r2
 800e8fa:	d10d      	bne.n	800e918 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800e8fc:	697b      	ldr	r3, [r7, #20]
 800e8fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e902:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800e904:	683b      	ldr	r3, [r7, #0]
 800e906:	68db      	ldr	r3, [r3, #12]
 800e908:	011b      	lsls	r3, r3, #4
 800e90a:	697a      	ldr	r2, [r7, #20]
 800e90c:	4313      	orrs	r3, r2
 800e90e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800e916:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800e918:	687b      	ldr	r3, [r7, #4]
 800e91a:	4a17      	ldr	r2, [pc, #92]	; (800e978 <TIM_OC2_SetConfig+0xe4>)
 800e91c:	4293      	cmp	r3, r2
 800e91e:	d003      	beq.n	800e928 <TIM_OC2_SetConfig+0x94>
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	4a16      	ldr	r2, [pc, #88]	; (800e97c <TIM_OC2_SetConfig+0xe8>)
 800e924:	4293      	cmp	r3, r2
 800e926:	d113      	bne.n	800e950 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800e928:	693b      	ldr	r3, [r7, #16]
 800e92a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800e92e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e936:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800e938:	683b      	ldr	r3, [r7, #0]
 800e93a:	695b      	ldr	r3, [r3, #20]
 800e93c:	009b      	lsls	r3, r3, #2
 800e93e:	693a      	ldr	r2, [r7, #16]
 800e940:	4313      	orrs	r3, r2
 800e942:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	699b      	ldr	r3, [r3, #24]
 800e948:	009b      	lsls	r3, r3, #2
 800e94a:	693a      	ldr	r2, [r7, #16]
 800e94c:	4313      	orrs	r3, r2
 800e94e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800e950:	687b      	ldr	r3, [r7, #4]
 800e952:	693a      	ldr	r2, [r7, #16]
 800e954:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	68fa      	ldr	r2, [r7, #12]
 800e95a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800e95c:	683b      	ldr	r3, [r7, #0]
 800e95e:	685a      	ldr	r2, [r3, #4]
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800e964:	687b      	ldr	r3, [r7, #4]
 800e966:	697a      	ldr	r2, [r7, #20]
 800e968:	621a      	str	r2, [r3, #32]
}
 800e96a:	bf00      	nop
 800e96c:	371c      	adds	r7, #28
 800e96e:	46bd      	mov	sp, r7
 800e970:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e974:	4770      	bx	lr
 800e976:	bf00      	nop
 800e978:	40010000 	.word	0x40010000
 800e97c:	40010400 	.word	0x40010400

0800e980 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800e980:	b480      	push	{r7}
 800e982:	b087      	sub	sp, #28
 800e984:	af00      	add	r7, sp, #0
 800e986:	6078      	str	r0, [r7, #4]
 800e988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	6a1b      	ldr	r3, [r3, #32]
 800e98e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800e992:	687b      	ldr	r3, [r7, #4]
 800e994:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800e996:	687b      	ldr	r3, [r7, #4]
 800e998:	6a1b      	ldr	r3, [r3, #32]
 800e99a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	685b      	ldr	r3, [r3, #4]
 800e9a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800e9a2:	687b      	ldr	r3, [r7, #4]
 800e9a4:	69db      	ldr	r3, [r3, #28]
 800e9a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800e9a8:	68fb      	ldr	r3, [r7, #12]
 800e9aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e9ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f023 0303 	bic.w	r3, r3, #3
 800e9b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800e9b8:	683b      	ldr	r3, [r7, #0]
 800e9ba:	681b      	ldr	r3, [r3, #0]
 800e9bc:	68fa      	ldr	r2, [r7, #12]
 800e9be:	4313      	orrs	r3, r2
 800e9c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800e9c2:	697b      	ldr	r3, [r7, #20]
 800e9c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800e9c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800e9ca:	683b      	ldr	r3, [r7, #0]
 800e9cc:	689b      	ldr	r3, [r3, #8]
 800e9ce:	021b      	lsls	r3, r3, #8
 800e9d0:	697a      	ldr	r2, [r7, #20]
 800e9d2:	4313      	orrs	r3, r2
 800e9d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	4a21      	ldr	r2, [pc, #132]	; (800ea60 <TIM_OC3_SetConfig+0xe0>)
 800e9da:	4293      	cmp	r3, r2
 800e9dc:	d003      	beq.n	800e9e6 <TIM_OC3_SetConfig+0x66>
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	4a20      	ldr	r2, [pc, #128]	; (800ea64 <TIM_OC3_SetConfig+0xe4>)
 800e9e2:	4293      	cmp	r3, r2
 800e9e4:	d10d      	bne.n	800ea02 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800e9e6:	697b      	ldr	r3, [r7, #20]
 800e9e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800e9ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800e9ee:	683b      	ldr	r3, [r7, #0]
 800e9f0:	68db      	ldr	r3, [r3, #12]
 800e9f2:	021b      	lsls	r3, r3, #8
 800e9f4:	697a      	ldr	r2, [r7, #20]
 800e9f6:	4313      	orrs	r3, r2
 800e9f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800e9fa:	697b      	ldr	r3, [r7, #20]
 800e9fc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ea00:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	4a16      	ldr	r2, [pc, #88]	; (800ea60 <TIM_OC3_SetConfig+0xe0>)
 800ea06:	4293      	cmp	r3, r2
 800ea08:	d003      	beq.n	800ea12 <TIM_OC3_SetConfig+0x92>
 800ea0a:	687b      	ldr	r3, [r7, #4]
 800ea0c:	4a15      	ldr	r2, [pc, #84]	; (800ea64 <TIM_OC3_SetConfig+0xe4>)
 800ea0e:	4293      	cmp	r3, r2
 800ea10:	d113      	bne.n	800ea3a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ea12:	693b      	ldr	r3, [r7, #16]
 800ea14:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ea18:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ea20:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	695b      	ldr	r3, [r3, #20]
 800ea26:	011b      	lsls	r3, r3, #4
 800ea28:	693a      	ldr	r2, [r7, #16]
 800ea2a:	4313      	orrs	r3, r2
 800ea2c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ea2e:	683b      	ldr	r3, [r7, #0]
 800ea30:	699b      	ldr	r3, [r3, #24]
 800ea32:	011b      	lsls	r3, r3, #4
 800ea34:	693a      	ldr	r2, [r7, #16]
 800ea36:	4313      	orrs	r3, r2
 800ea38:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	693a      	ldr	r2, [r7, #16]
 800ea3e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	68fa      	ldr	r2, [r7, #12]
 800ea44:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ea46:	683b      	ldr	r3, [r7, #0]
 800ea48:	685a      	ldr	r2, [r3, #4]
 800ea4a:	687b      	ldr	r3, [r7, #4]
 800ea4c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	697a      	ldr	r2, [r7, #20]
 800ea52:	621a      	str	r2, [r3, #32]
}
 800ea54:	bf00      	nop
 800ea56:	371c      	adds	r7, #28
 800ea58:	46bd      	mov	sp, r7
 800ea5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea5e:	4770      	bx	lr
 800ea60:	40010000 	.word	0x40010000
 800ea64:	40010400 	.word	0x40010400

0800ea68 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ea68:	b480      	push	{r7}
 800ea6a:	b087      	sub	sp, #28
 800ea6c:	af00      	add	r7, sp, #0
 800ea6e:	6078      	str	r0, [r7, #4]
 800ea70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	6a1b      	ldr	r3, [r3, #32]
 800ea76:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	6a1b      	ldr	r3, [r3, #32]
 800ea82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ea84:	687b      	ldr	r3, [r7, #4]
 800ea86:	685b      	ldr	r3, [r3, #4]
 800ea88:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	69db      	ldr	r3, [r3, #28]
 800ea8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ea96:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ea9e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	681b      	ldr	r3, [r3, #0]
 800eaa4:	021b      	lsls	r3, r3, #8
 800eaa6:	68fa      	ldr	r2, [r7, #12]
 800eaa8:	4313      	orrs	r3, r2
 800eaaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800eaac:	693b      	ldr	r3, [r7, #16]
 800eaae:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800eab2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800eab4:	683b      	ldr	r3, [r7, #0]
 800eab6:	689b      	ldr	r3, [r3, #8]
 800eab8:	031b      	lsls	r3, r3, #12
 800eaba:	693a      	ldr	r2, [r7, #16]
 800eabc:	4313      	orrs	r3, r2
 800eabe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	4a12      	ldr	r2, [pc, #72]	; (800eb0c <TIM_OC4_SetConfig+0xa4>)
 800eac4:	4293      	cmp	r3, r2
 800eac6:	d003      	beq.n	800ead0 <TIM_OC4_SetConfig+0x68>
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	4a11      	ldr	r2, [pc, #68]	; (800eb10 <TIM_OC4_SetConfig+0xa8>)
 800eacc:	4293      	cmp	r3, r2
 800eace:	d109      	bne.n	800eae4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ead0:	697b      	ldr	r3, [r7, #20]
 800ead2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ead6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ead8:	683b      	ldr	r3, [r7, #0]
 800eada:	695b      	ldr	r3, [r3, #20]
 800eadc:	019b      	lsls	r3, r3, #6
 800eade:	697a      	ldr	r2, [r7, #20]
 800eae0:	4313      	orrs	r3, r2
 800eae2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	697a      	ldr	r2, [r7, #20]
 800eae8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	68fa      	ldr	r2, [r7, #12]
 800eaee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	685a      	ldr	r2, [r3, #4]
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	693a      	ldr	r2, [r7, #16]
 800eafc:	621a      	str	r2, [r3, #32]
}
 800eafe:	bf00      	nop
 800eb00:	371c      	adds	r7, #28
 800eb02:	46bd      	mov	sp, r7
 800eb04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb08:	4770      	bx	lr
 800eb0a:	bf00      	nop
 800eb0c:	40010000 	.word	0x40010000
 800eb10:	40010400 	.word	0x40010400

0800eb14 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800eb14:	b480      	push	{r7}
 800eb16:	b085      	sub	sp, #20
 800eb18:	af00      	add	r7, sp, #0
 800eb1a:	6078      	str	r0, [r7, #4]
 800eb1c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800eb24:	2b01      	cmp	r3, #1
 800eb26:	d101      	bne.n	800eb2c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800eb28:	2302      	movs	r3, #2
 800eb2a:	e05a      	b.n	800ebe2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2201      	movs	r2, #1
 800eb30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800eb34:	687b      	ldr	r3, [r7, #4]
 800eb36:	2202      	movs	r2, #2
 800eb38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	685b      	ldr	r3, [r3, #4]
 800eb42:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	689b      	ldr	r3, [r3, #8]
 800eb4a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb52:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	68fa      	ldr	r2, [r7, #12]
 800eb5a:	4313      	orrs	r3, r2
 800eb5c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	681b      	ldr	r3, [r3, #0]
 800eb62:	68fa      	ldr	r2, [r7, #12]
 800eb64:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	4a21      	ldr	r2, [pc, #132]	; (800ebf0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800eb6c:	4293      	cmp	r3, r2
 800eb6e:	d022      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb78:	d01d      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	4a1d      	ldr	r2, [pc, #116]	; (800ebf4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800eb80:	4293      	cmp	r3, r2
 800eb82:	d018      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	681b      	ldr	r3, [r3, #0]
 800eb88:	4a1b      	ldr	r2, [pc, #108]	; (800ebf8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800eb8a:	4293      	cmp	r3, r2
 800eb8c:	d013      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	681b      	ldr	r3, [r3, #0]
 800eb92:	4a1a      	ldr	r2, [pc, #104]	; (800ebfc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800eb94:	4293      	cmp	r3, r2
 800eb96:	d00e      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	4a18      	ldr	r2, [pc, #96]	; (800ec00 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800eb9e:	4293      	cmp	r3, r2
 800eba0:	d009      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	681b      	ldr	r3, [r3, #0]
 800eba6:	4a17      	ldr	r2, [pc, #92]	; (800ec04 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800eba8:	4293      	cmp	r3, r2
 800ebaa:	d004      	beq.n	800ebb6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ebac:	687b      	ldr	r3, [r7, #4]
 800ebae:	681b      	ldr	r3, [r3, #0]
 800ebb0:	4a15      	ldr	r2, [pc, #84]	; (800ec08 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ebb2:	4293      	cmp	r3, r2
 800ebb4:	d10c      	bne.n	800ebd0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ebb6:	68bb      	ldr	r3, [r7, #8]
 800ebb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ebbe:	683b      	ldr	r3, [r7, #0]
 800ebc0:	685b      	ldr	r3, [r3, #4]
 800ebc2:	68ba      	ldr	r2, [r7, #8]
 800ebc4:	4313      	orrs	r3, r2
 800ebc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	681b      	ldr	r3, [r3, #0]
 800ebcc:	68ba      	ldr	r2, [r7, #8]
 800ebce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ebd0:	687b      	ldr	r3, [r7, #4]
 800ebd2:	2201      	movs	r2, #1
 800ebd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	2200      	movs	r2, #0
 800ebdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ebe0:	2300      	movs	r3, #0
}
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	3714      	adds	r7, #20
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebec:	4770      	bx	lr
 800ebee:	bf00      	nop
 800ebf0:	40010000 	.word	0x40010000
 800ebf4:	40000400 	.word	0x40000400
 800ebf8:	40000800 	.word	0x40000800
 800ebfc:	40000c00 	.word	0x40000c00
 800ec00:	40010400 	.word	0x40010400
 800ec04:	40014000 	.word	0x40014000
 800ec08:	40001800 	.word	0x40001800

0800ec0c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ec0c:	b480      	push	{r7}
 800ec0e:	b083      	sub	sp, #12
 800ec10:	af00      	add	r7, sp, #0
 800ec12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ec14:	bf00      	nop
 800ec16:	370c      	adds	r7, #12
 800ec18:	46bd      	mov	sp, r7
 800ec1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec1e:	4770      	bx	lr

0800ec20 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ec20:	b480      	push	{r7}
 800ec22:	b083      	sub	sp, #12
 800ec24:	af00      	add	r7, sp, #0
 800ec26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ec28:	bf00      	nop
 800ec2a:	370c      	adds	r7, #12
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec32:	4770      	bx	lr

0800ec34 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ec34:	b580      	push	{r7, lr}
 800ec36:	b082      	sub	sp, #8
 800ec38:	af00      	add	r7, sp, #0
 800ec3a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ec3c:	687b      	ldr	r3, [r7, #4]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d101      	bne.n	800ec46 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ec42:	2301      	movs	r3, #1
 800ec44:	e03f      	b.n	800ecc6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ec4c:	b2db      	uxtb	r3, r3
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d106      	bne.n	800ec60 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2200      	movs	r2, #0
 800ec56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f7f4 fa4e 	bl	80030fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	2224      	movs	r2, #36	; 0x24
 800ec64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	681b      	ldr	r3, [r3, #0]
 800ec6c:	68da      	ldr	r2, [r3, #12]
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ec76:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f000 f9cb 	bl	800f014 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	691a      	ldr	r2, [r3, #16]
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	681b      	ldr	r3, [r3, #0]
 800ec88:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ec8c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	681b      	ldr	r3, [r3, #0]
 800ec92:	695a      	ldr	r2, [r3, #20]
 800ec94:	687b      	ldr	r3, [r7, #4]
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ec9c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	681b      	ldr	r3, [r3, #0]
 800eca2:	68da      	ldr	r2, [r3, #12]
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	681b      	ldr	r3, [r3, #0]
 800eca8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ecac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2200      	movs	r2, #0
 800ecb2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ecb4:	687b      	ldr	r3, [r7, #4]
 800ecb6:	2220      	movs	r2, #32
 800ecb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	2220      	movs	r2, #32
 800ecc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ecc4:	2300      	movs	r3, #0
}
 800ecc6:	4618      	mov	r0, r3
 800ecc8:	3708      	adds	r7, #8
 800ecca:	46bd      	mov	sp, r7
 800eccc:	bd80      	pop	{r7, pc}

0800ecce <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ecce:	b580      	push	{r7, lr}
 800ecd0:	b08a      	sub	sp, #40	; 0x28
 800ecd2:	af02      	add	r7, sp, #8
 800ecd4:	60f8      	str	r0, [r7, #12]
 800ecd6:	60b9      	str	r1, [r7, #8]
 800ecd8:	603b      	str	r3, [r7, #0]
 800ecda:	4613      	mov	r3, r2
 800ecdc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ecde:	2300      	movs	r3, #0
 800ece0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ece8:	b2db      	uxtb	r3, r3
 800ecea:	2b20      	cmp	r3, #32
 800ecec:	d17c      	bne.n	800ede8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ecee:	68bb      	ldr	r3, [r7, #8]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <HAL_UART_Transmit+0x2c>
 800ecf4:	88fb      	ldrh	r3, [r7, #6]
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d101      	bne.n	800ecfe <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ecfa:	2301      	movs	r3, #1
 800ecfc:	e075      	b.n	800edea <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ed04:	2b01      	cmp	r3, #1
 800ed06:	d101      	bne.n	800ed0c <HAL_UART_Transmit+0x3e>
 800ed08:	2302      	movs	r3, #2
 800ed0a:	e06e      	b.n	800edea <HAL_UART_Transmit+0x11c>
 800ed0c:	68fb      	ldr	r3, [r7, #12]
 800ed0e:	2201      	movs	r2, #1
 800ed10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ed14:	68fb      	ldr	r3, [r7, #12]
 800ed16:	2200      	movs	r2, #0
 800ed18:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ed1a:	68fb      	ldr	r3, [r7, #12]
 800ed1c:	2221      	movs	r2, #33	; 0x21
 800ed1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ed22:	f7f9 fdf1 	bl	8008908 <HAL_GetTick>
 800ed26:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	88fa      	ldrh	r2, [r7, #6]
 800ed2c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ed2e:	68fb      	ldr	r3, [r7, #12]
 800ed30:	88fa      	ldrh	r2, [r7, #6]
 800ed32:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	689b      	ldr	r3, [r3, #8]
 800ed38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ed3c:	d108      	bne.n	800ed50 <HAL_UART_Transmit+0x82>
 800ed3e:	68fb      	ldr	r3, [r7, #12]
 800ed40:	691b      	ldr	r3, [r3, #16]
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d104      	bne.n	800ed50 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ed46:	2300      	movs	r3, #0
 800ed48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ed4a:	68bb      	ldr	r3, [r7, #8]
 800ed4c:	61bb      	str	r3, [r7, #24]
 800ed4e:	e003      	b.n	800ed58 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800ed50:	68bb      	ldr	r3, [r7, #8]
 800ed52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ed54:	2300      	movs	r3, #0
 800ed56:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ed58:	68fb      	ldr	r3, [r7, #12]
 800ed5a:	2200      	movs	r2, #0
 800ed5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800ed60:	e02a      	b.n	800edb8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ed62:	683b      	ldr	r3, [r7, #0]
 800ed64:	9300      	str	r3, [sp, #0]
 800ed66:	697b      	ldr	r3, [r7, #20]
 800ed68:	2200      	movs	r2, #0
 800ed6a:	2180      	movs	r1, #128	; 0x80
 800ed6c:	68f8      	ldr	r0, [r7, #12]
 800ed6e:	f000 f8e2 	bl	800ef36 <UART_WaitOnFlagUntilTimeout>
 800ed72:	4603      	mov	r3, r0
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d001      	beq.n	800ed7c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800ed78:	2303      	movs	r3, #3
 800ed7a:	e036      	b.n	800edea <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800ed7c:	69fb      	ldr	r3, [r7, #28]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d10b      	bne.n	800ed9a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ed82:	69bb      	ldr	r3, [r7, #24]
 800ed84:	881b      	ldrh	r3, [r3, #0]
 800ed86:	461a      	mov	r2, r3
 800ed88:	68fb      	ldr	r3, [r7, #12]
 800ed8a:	681b      	ldr	r3, [r3, #0]
 800ed8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ed90:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800ed92:	69bb      	ldr	r3, [r7, #24]
 800ed94:	3302      	adds	r3, #2
 800ed96:	61bb      	str	r3, [r7, #24]
 800ed98:	e007      	b.n	800edaa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800ed9a:	69fb      	ldr	r3, [r7, #28]
 800ed9c:	781a      	ldrb	r2, [r3, #0]
 800ed9e:	68fb      	ldr	r3, [r7, #12]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	3301      	adds	r3, #1
 800eda8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800edae:	b29b      	uxth	r3, r3
 800edb0:	3b01      	subs	r3, #1
 800edb2:	b29a      	uxth	r2, r3
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800edbc:	b29b      	uxth	r3, r3
 800edbe:	2b00      	cmp	r3, #0
 800edc0:	d1cf      	bne.n	800ed62 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800edc2:	683b      	ldr	r3, [r7, #0]
 800edc4:	9300      	str	r3, [sp, #0]
 800edc6:	697b      	ldr	r3, [r7, #20]
 800edc8:	2200      	movs	r2, #0
 800edca:	2140      	movs	r1, #64	; 0x40
 800edcc:	68f8      	ldr	r0, [r7, #12]
 800edce:	f000 f8b2 	bl	800ef36 <UART_WaitOnFlagUntilTimeout>
 800edd2:	4603      	mov	r3, r0
 800edd4:	2b00      	cmp	r3, #0
 800edd6:	d001      	beq.n	800eddc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800edd8:	2303      	movs	r3, #3
 800edda:	e006      	b.n	800edea <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800eddc:	68fb      	ldr	r3, [r7, #12]
 800edde:	2220      	movs	r2, #32
 800ede0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800ede4:	2300      	movs	r3, #0
 800ede6:	e000      	b.n	800edea <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800ede8:	2302      	movs	r3, #2
  }
}
 800edea:	4618      	mov	r0, r3
 800edec:	3720      	adds	r7, #32
 800edee:	46bd      	mov	sp, r7
 800edf0:	bd80      	pop	{r7, pc}

0800edf2 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800edf2:	b580      	push	{r7, lr}
 800edf4:	b08a      	sub	sp, #40	; 0x28
 800edf6:	af02      	add	r7, sp, #8
 800edf8:	60f8      	str	r0, [r7, #12]
 800edfa:	60b9      	str	r1, [r7, #8]
 800edfc:	603b      	str	r3, [r7, #0]
 800edfe:	4613      	mov	r3, r2
 800ee00:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ee02:	2300      	movs	r3, #0
 800ee04:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ee0c:	b2db      	uxtb	r3, r3
 800ee0e:	2b20      	cmp	r3, #32
 800ee10:	f040 808c 	bne.w	800ef2c <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ee14:	68bb      	ldr	r3, [r7, #8]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d002      	beq.n	800ee20 <HAL_UART_Receive+0x2e>
 800ee1a:	88fb      	ldrh	r3, [r7, #6]
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	d101      	bne.n	800ee24 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800ee20:	2301      	movs	r3, #1
 800ee22:	e084      	b.n	800ef2e <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ee2a:	2b01      	cmp	r3, #1
 800ee2c:	d101      	bne.n	800ee32 <HAL_UART_Receive+0x40>
 800ee2e:	2302      	movs	r3, #2
 800ee30:	e07d      	b.n	800ef2e <HAL_UART_Receive+0x13c>
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	2201      	movs	r2, #1
 800ee36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ee3a:	68fb      	ldr	r3, [r7, #12]
 800ee3c:	2200      	movs	r2, #0
 800ee3e:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800ee40:	68fb      	ldr	r3, [r7, #12]
 800ee42:	2222      	movs	r2, #34	; 0x22
 800ee44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee48:	68fb      	ldr	r3, [r7, #12]
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ee4e:	f7f9 fd5b 	bl	8008908 <HAL_GetTick>
 800ee52:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	88fa      	ldrh	r2, [r7, #6]
 800ee58:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800ee5a:	68fb      	ldr	r3, [r7, #12]
 800ee5c:	88fa      	ldrh	r2, [r7, #6]
 800ee5e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ee60:	68fb      	ldr	r3, [r7, #12]
 800ee62:	689b      	ldr	r3, [r3, #8]
 800ee64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ee68:	d108      	bne.n	800ee7c <HAL_UART_Receive+0x8a>
 800ee6a:	68fb      	ldr	r3, [r7, #12]
 800ee6c:	691b      	ldr	r3, [r3, #16]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d104      	bne.n	800ee7c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800ee72:	2300      	movs	r3, #0
 800ee74:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ee76:	68bb      	ldr	r3, [r7, #8]
 800ee78:	61bb      	str	r3, [r7, #24]
 800ee7a:	e003      	b.n	800ee84 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800ee7c:	68bb      	ldr	r3, [r7, #8]
 800ee7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ee80:	2300      	movs	r3, #0
 800ee82:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ee84:	68fb      	ldr	r3, [r7, #12]
 800ee86:	2200      	movs	r2, #0
 800ee88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800ee8c:	e043      	b.n	800ef16 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	9300      	str	r3, [sp, #0]
 800ee92:	697b      	ldr	r3, [r7, #20]
 800ee94:	2200      	movs	r2, #0
 800ee96:	2120      	movs	r1, #32
 800ee98:	68f8      	ldr	r0, [r7, #12]
 800ee9a:	f000 f84c 	bl	800ef36 <UART_WaitOnFlagUntilTimeout>
 800ee9e:	4603      	mov	r3, r0
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d001      	beq.n	800eea8 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800eea4:	2303      	movs	r3, #3
 800eea6:	e042      	b.n	800ef2e <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800eea8:	69fb      	ldr	r3, [r7, #28]
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d10c      	bne.n	800eec8 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	681b      	ldr	r3, [r3, #0]
 800eeb2:	685b      	ldr	r3, [r3, #4]
 800eeb4:	b29b      	uxth	r3, r3
 800eeb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eeba:	b29a      	uxth	r2, r3
 800eebc:	69bb      	ldr	r3, [r7, #24]
 800eebe:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800eec0:	69bb      	ldr	r3, [r7, #24]
 800eec2:	3302      	adds	r3, #2
 800eec4:	61bb      	str	r3, [r7, #24]
 800eec6:	e01f      	b.n	800ef08 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800eec8:	68fb      	ldr	r3, [r7, #12]
 800eeca:	689b      	ldr	r3, [r3, #8]
 800eecc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800eed0:	d007      	beq.n	800eee2 <HAL_UART_Receive+0xf0>
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	689b      	ldr	r3, [r3, #8]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d10a      	bne.n	800eef0 <HAL_UART_Receive+0xfe>
 800eeda:	68fb      	ldr	r3, [r7, #12]
 800eedc:	691b      	ldr	r3, [r3, #16]
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d106      	bne.n	800eef0 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800eee2:	68fb      	ldr	r3, [r7, #12]
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	685b      	ldr	r3, [r3, #4]
 800eee8:	b2da      	uxtb	r2, r3
 800eeea:	69fb      	ldr	r3, [r7, #28]
 800eeec:	701a      	strb	r2, [r3, #0]
 800eeee:	e008      	b.n	800ef02 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800eef0:	68fb      	ldr	r3, [r7, #12]
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	685b      	ldr	r3, [r3, #4]
 800eef6:	b2db      	uxtb	r3, r3
 800eef8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800eefc:	b2da      	uxtb	r2, r3
 800eefe:	69fb      	ldr	r3, [r7, #28]
 800ef00:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800ef02:	69fb      	ldr	r3, [r7, #28]
 800ef04:	3301      	adds	r3, #1
 800ef06:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ef0c:	b29b      	uxth	r3, r3
 800ef0e:	3b01      	subs	r3, #1
 800ef10:	b29a      	uxth	r2, r3
 800ef12:	68fb      	ldr	r3, [r7, #12]
 800ef14:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800ef16:	68fb      	ldr	r3, [r7, #12]
 800ef18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ef1a:	b29b      	uxth	r3, r3
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d1b6      	bne.n	800ee8e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ef20:	68fb      	ldr	r3, [r7, #12]
 800ef22:	2220      	movs	r2, #32
 800ef24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800ef28:	2300      	movs	r3, #0
 800ef2a:	e000      	b.n	800ef2e <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800ef2c:	2302      	movs	r3, #2
  }
}
 800ef2e:	4618      	mov	r0, r3
 800ef30:	3720      	adds	r7, #32
 800ef32:	46bd      	mov	sp, r7
 800ef34:	bd80      	pop	{r7, pc}

0800ef36 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800ef36:	b580      	push	{r7, lr}
 800ef38:	b090      	sub	sp, #64	; 0x40
 800ef3a:	af00      	add	r7, sp, #0
 800ef3c:	60f8      	str	r0, [r7, #12]
 800ef3e:	60b9      	str	r1, [r7, #8]
 800ef40:	603b      	str	r3, [r7, #0]
 800ef42:	4613      	mov	r3, r2
 800ef44:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ef46:	e050      	b.n	800efea <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ef48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef4e:	d04c      	beq.n	800efea <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ef50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ef52:	2b00      	cmp	r3, #0
 800ef54:	d007      	beq.n	800ef66 <UART_WaitOnFlagUntilTimeout+0x30>
 800ef56:	f7f9 fcd7 	bl	8008908 <HAL_GetTick>
 800ef5a:	4602      	mov	r2, r0
 800ef5c:	683b      	ldr	r3, [r7, #0]
 800ef5e:	1ad3      	subs	r3, r2, r3
 800ef60:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d241      	bcs.n	800efea <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ef66:	68fb      	ldr	r3, [r7, #12]
 800ef68:	681b      	ldr	r3, [r3, #0]
 800ef6a:	330c      	adds	r3, #12
 800ef6c:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef70:	e853 3f00 	ldrex	r3, [r3]
 800ef74:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ef76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ef78:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800ef7c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	681b      	ldr	r3, [r3, #0]
 800ef82:	330c      	adds	r3, #12
 800ef84:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800ef86:	637a      	str	r2, [r7, #52]	; 0x34
 800ef88:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef8a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ef8c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ef8e:	e841 2300 	strex	r3, r2, [r1]
 800ef92:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ef94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d1e5      	bne.n	800ef66 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ef9a:	68fb      	ldr	r3, [r7, #12]
 800ef9c:	681b      	ldr	r3, [r3, #0]
 800ef9e:	3314      	adds	r3, #20
 800efa0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800efa2:	697b      	ldr	r3, [r7, #20]
 800efa4:	e853 3f00 	ldrex	r3, [r3]
 800efa8:	613b      	str	r3, [r7, #16]
   return(result);
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	f023 0301 	bic.w	r3, r3, #1
 800efb0:	63bb      	str	r3, [r7, #56]	; 0x38
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	681b      	ldr	r3, [r3, #0]
 800efb6:	3314      	adds	r3, #20
 800efb8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800efba:	623a      	str	r2, [r7, #32]
 800efbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efbe:	69f9      	ldr	r1, [r7, #28]
 800efc0:	6a3a      	ldr	r2, [r7, #32]
 800efc2:	e841 2300 	strex	r3, r2, [r1]
 800efc6:	61bb      	str	r3, [r7, #24]
   return(result);
 800efc8:	69bb      	ldr	r3, [r7, #24]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d1e5      	bne.n	800ef9a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	2220      	movs	r2, #32
 800efd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	2220      	movs	r2, #32
 800efda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	2200      	movs	r2, #0
 800efe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800efe6:	2303      	movs	r3, #3
 800efe8:	e00f      	b.n	800f00a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	681a      	ldr	r2, [r3, #0]
 800eff0:	68bb      	ldr	r3, [r7, #8]
 800eff2:	4013      	ands	r3, r2
 800eff4:	68ba      	ldr	r2, [r7, #8]
 800eff6:	429a      	cmp	r2, r3
 800eff8:	bf0c      	ite	eq
 800effa:	2301      	moveq	r3, #1
 800effc:	2300      	movne	r3, #0
 800effe:	b2db      	uxtb	r3, r3
 800f000:	461a      	mov	r2, r3
 800f002:	79fb      	ldrb	r3, [r7, #7]
 800f004:	429a      	cmp	r2, r3
 800f006:	d09f      	beq.n	800ef48 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800f008:	2300      	movs	r3, #0
}
 800f00a:	4618      	mov	r0, r3
 800f00c:	3740      	adds	r7, #64	; 0x40
 800f00e:	46bd      	mov	sp, r7
 800f010:	bd80      	pop	{r7, pc}
	...

0800f014 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f018:	b09f      	sub	sp, #124	; 0x7c
 800f01a:	af00      	add	r7, sp, #0
 800f01c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f01e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	691b      	ldr	r3, [r3, #16]
 800f024:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800f028:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f02a:	68d9      	ldr	r1, [r3, #12]
 800f02c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f02e:	681a      	ldr	r2, [r3, #0]
 800f030:	ea40 0301 	orr.w	r3, r0, r1
 800f034:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800f036:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f038:	689a      	ldr	r2, [r3, #8]
 800f03a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f03c:	691b      	ldr	r3, [r3, #16]
 800f03e:	431a      	orrs	r2, r3
 800f040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f042:	695b      	ldr	r3, [r3, #20]
 800f044:	431a      	orrs	r2, r3
 800f046:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f048:	69db      	ldr	r3, [r3, #28]
 800f04a:	4313      	orrs	r3, r2
 800f04c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800f04e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	68db      	ldr	r3, [r3, #12]
 800f054:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800f058:	f021 010c 	bic.w	r1, r1, #12
 800f05c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f05e:	681a      	ldr	r2, [r3, #0]
 800f060:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800f062:	430b      	orrs	r3, r1
 800f064:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800f066:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	695b      	ldr	r3, [r3, #20]
 800f06c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800f070:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f072:	6999      	ldr	r1, [r3, #24]
 800f074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f076:	681a      	ldr	r2, [r3, #0]
 800f078:	ea40 0301 	orr.w	r3, r0, r1
 800f07c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800f07e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f080:	681a      	ldr	r2, [r3, #0]
 800f082:	4bc5      	ldr	r3, [pc, #788]	; (800f398 <UART_SetConfig+0x384>)
 800f084:	429a      	cmp	r2, r3
 800f086:	d004      	beq.n	800f092 <UART_SetConfig+0x7e>
 800f088:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f08a:	681a      	ldr	r2, [r3, #0]
 800f08c:	4bc3      	ldr	r3, [pc, #780]	; (800f39c <UART_SetConfig+0x388>)
 800f08e:	429a      	cmp	r2, r3
 800f090:	d103      	bne.n	800f09a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800f092:	f7fd fa65 	bl	800c560 <HAL_RCC_GetPCLK2Freq>
 800f096:	6778      	str	r0, [r7, #116]	; 0x74
 800f098:	e002      	b.n	800f0a0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800f09a:	f7fd fa4d 	bl	800c538 <HAL_RCC_GetPCLK1Freq>
 800f09e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f0a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f0a2:	69db      	ldr	r3, [r3, #28]
 800f0a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f0a8:	f040 80b6 	bne.w	800f218 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800f0ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f0ae:	461c      	mov	r4, r3
 800f0b0:	f04f 0500 	mov.w	r5, #0
 800f0b4:	4622      	mov	r2, r4
 800f0b6:	462b      	mov	r3, r5
 800f0b8:	1891      	adds	r1, r2, r2
 800f0ba:	6439      	str	r1, [r7, #64]	; 0x40
 800f0bc:	415b      	adcs	r3, r3
 800f0be:	647b      	str	r3, [r7, #68]	; 0x44
 800f0c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800f0c4:	1912      	adds	r2, r2, r4
 800f0c6:	eb45 0303 	adc.w	r3, r5, r3
 800f0ca:	f04f 0000 	mov.w	r0, #0
 800f0ce:	f04f 0100 	mov.w	r1, #0
 800f0d2:	00d9      	lsls	r1, r3, #3
 800f0d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f0d8:	00d0      	lsls	r0, r2, #3
 800f0da:	4602      	mov	r2, r0
 800f0dc:	460b      	mov	r3, r1
 800f0de:	1911      	adds	r1, r2, r4
 800f0e0:	6639      	str	r1, [r7, #96]	; 0x60
 800f0e2:	416b      	adcs	r3, r5
 800f0e4:	667b      	str	r3, [r7, #100]	; 0x64
 800f0e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f0e8:	685b      	ldr	r3, [r3, #4]
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	f04f 0300 	mov.w	r3, #0
 800f0f0:	1891      	adds	r1, r2, r2
 800f0f2:	63b9      	str	r1, [r7, #56]	; 0x38
 800f0f4:	415b      	adcs	r3, r3
 800f0f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f0f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800f0fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800f100:	f7f1 fe32 	bl	8000d68 <__aeabi_uldivmod>
 800f104:	4602      	mov	r2, r0
 800f106:	460b      	mov	r3, r1
 800f108:	4ba5      	ldr	r3, [pc, #660]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f10a:	fba3 2302 	umull	r2, r3, r3, r2
 800f10e:	095b      	lsrs	r3, r3, #5
 800f110:	011e      	lsls	r6, r3, #4
 800f112:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f114:	461c      	mov	r4, r3
 800f116:	f04f 0500 	mov.w	r5, #0
 800f11a:	4622      	mov	r2, r4
 800f11c:	462b      	mov	r3, r5
 800f11e:	1891      	adds	r1, r2, r2
 800f120:	6339      	str	r1, [r7, #48]	; 0x30
 800f122:	415b      	adcs	r3, r3
 800f124:	637b      	str	r3, [r7, #52]	; 0x34
 800f126:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800f12a:	1912      	adds	r2, r2, r4
 800f12c:	eb45 0303 	adc.w	r3, r5, r3
 800f130:	f04f 0000 	mov.w	r0, #0
 800f134:	f04f 0100 	mov.w	r1, #0
 800f138:	00d9      	lsls	r1, r3, #3
 800f13a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f13e:	00d0      	lsls	r0, r2, #3
 800f140:	4602      	mov	r2, r0
 800f142:	460b      	mov	r3, r1
 800f144:	1911      	adds	r1, r2, r4
 800f146:	65b9      	str	r1, [r7, #88]	; 0x58
 800f148:	416b      	adcs	r3, r5
 800f14a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800f14c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f14e:	685b      	ldr	r3, [r3, #4]
 800f150:	461a      	mov	r2, r3
 800f152:	f04f 0300 	mov.w	r3, #0
 800f156:	1891      	adds	r1, r2, r2
 800f158:	62b9      	str	r1, [r7, #40]	; 0x28
 800f15a:	415b      	adcs	r3, r3
 800f15c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f15e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800f162:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800f166:	f7f1 fdff 	bl	8000d68 <__aeabi_uldivmod>
 800f16a:	4602      	mov	r2, r0
 800f16c:	460b      	mov	r3, r1
 800f16e:	4b8c      	ldr	r3, [pc, #560]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f170:	fba3 1302 	umull	r1, r3, r3, r2
 800f174:	095b      	lsrs	r3, r3, #5
 800f176:	2164      	movs	r1, #100	; 0x64
 800f178:	fb01 f303 	mul.w	r3, r1, r3
 800f17c:	1ad3      	subs	r3, r2, r3
 800f17e:	00db      	lsls	r3, r3, #3
 800f180:	3332      	adds	r3, #50	; 0x32
 800f182:	4a87      	ldr	r2, [pc, #540]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f184:	fba2 2303 	umull	r2, r3, r2, r3
 800f188:	095b      	lsrs	r3, r3, #5
 800f18a:	005b      	lsls	r3, r3, #1
 800f18c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800f190:	441e      	add	r6, r3
 800f192:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f194:	4618      	mov	r0, r3
 800f196:	f04f 0100 	mov.w	r1, #0
 800f19a:	4602      	mov	r2, r0
 800f19c:	460b      	mov	r3, r1
 800f19e:	1894      	adds	r4, r2, r2
 800f1a0:	623c      	str	r4, [r7, #32]
 800f1a2:	415b      	adcs	r3, r3
 800f1a4:	627b      	str	r3, [r7, #36]	; 0x24
 800f1a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800f1aa:	1812      	adds	r2, r2, r0
 800f1ac:	eb41 0303 	adc.w	r3, r1, r3
 800f1b0:	f04f 0400 	mov.w	r4, #0
 800f1b4:	f04f 0500 	mov.w	r5, #0
 800f1b8:	00dd      	lsls	r5, r3, #3
 800f1ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f1be:	00d4      	lsls	r4, r2, #3
 800f1c0:	4622      	mov	r2, r4
 800f1c2:	462b      	mov	r3, r5
 800f1c4:	1814      	adds	r4, r2, r0
 800f1c6:	653c      	str	r4, [r7, #80]	; 0x50
 800f1c8:	414b      	adcs	r3, r1
 800f1ca:	657b      	str	r3, [r7, #84]	; 0x54
 800f1cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f1ce:	685b      	ldr	r3, [r3, #4]
 800f1d0:	461a      	mov	r2, r3
 800f1d2:	f04f 0300 	mov.w	r3, #0
 800f1d6:	1891      	adds	r1, r2, r2
 800f1d8:	61b9      	str	r1, [r7, #24]
 800f1da:	415b      	adcs	r3, r3
 800f1dc:	61fb      	str	r3, [r7, #28]
 800f1de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800f1e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800f1e6:	f7f1 fdbf 	bl	8000d68 <__aeabi_uldivmod>
 800f1ea:	4602      	mov	r2, r0
 800f1ec:	460b      	mov	r3, r1
 800f1ee:	4b6c      	ldr	r3, [pc, #432]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f1f0:	fba3 1302 	umull	r1, r3, r3, r2
 800f1f4:	095b      	lsrs	r3, r3, #5
 800f1f6:	2164      	movs	r1, #100	; 0x64
 800f1f8:	fb01 f303 	mul.w	r3, r1, r3
 800f1fc:	1ad3      	subs	r3, r2, r3
 800f1fe:	00db      	lsls	r3, r3, #3
 800f200:	3332      	adds	r3, #50	; 0x32
 800f202:	4a67      	ldr	r2, [pc, #412]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f204:	fba2 2303 	umull	r2, r3, r2, r3
 800f208:	095b      	lsrs	r3, r3, #5
 800f20a:	f003 0207 	and.w	r2, r3, #7
 800f20e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	4432      	add	r2, r6
 800f214:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800f216:	e0b9      	b.n	800f38c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800f218:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f21a:	461c      	mov	r4, r3
 800f21c:	f04f 0500 	mov.w	r5, #0
 800f220:	4622      	mov	r2, r4
 800f222:	462b      	mov	r3, r5
 800f224:	1891      	adds	r1, r2, r2
 800f226:	6139      	str	r1, [r7, #16]
 800f228:	415b      	adcs	r3, r3
 800f22a:	617b      	str	r3, [r7, #20]
 800f22c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800f230:	1912      	adds	r2, r2, r4
 800f232:	eb45 0303 	adc.w	r3, r5, r3
 800f236:	f04f 0000 	mov.w	r0, #0
 800f23a:	f04f 0100 	mov.w	r1, #0
 800f23e:	00d9      	lsls	r1, r3, #3
 800f240:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800f244:	00d0      	lsls	r0, r2, #3
 800f246:	4602      	mov	r2, r0
 800f248:	460b      	mov	r3, r1
 800f24a:	eb12 0804 	adds.w	r8, r2, r4
 800f24e:	eb43 0905 	adc.w	r9, r3, r5
 800f252:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	4618      	mov	r0, r3
 800f258:	f04f 0100 	mov.w	r1, #0
 800f25c:	f04f 0200 	mov.w	r2, #0
 800f260:	f04f 0300 	mov.w	r3, #0
 800f264:	008b      	lsls	r3, r1, #2
 800f266:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f26a:	0082      	lsls	r2, r0, #2
 800f26c:	4640      	mov	r0, r8
 800f26e:	4649      	mov	r1, r9
 800f270:	f7f1 fd7a 	bl	8000d68 <__aeabi_uldivmod>
 800f274:	4602      	mov	r2, r0
 800f276:	460b      	mov	r3, r1
 800f278:	4b49      	ldr	r3, [pc, #292]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f27a:	fba3 2302 	umull	r2, r3, r3, r2
 800f27e:	095b      	lsrs	r3, r3, #5
 800f280:	011e      	lsls	r6, r3, #4
 800f282:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f284:	4618      	mov	r0, r3
 800f286:	f04f 0100 	mov.w	r1, #0
 800f28a:	4602      	mov	r2, r0
 800f28c:	460b      	mov	r3, r1
 800f28e:	1894      	adds	r4, r2, r2
 800f290:	60bc      	str	r4, [r7, #8]
 800f292:	415b      	adcs	r3, r3
 800f294:	60fb      	str	r3, [r7, #12]
 800f296:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800f29a:	1812      	adds	r2, r2, r0
 800f29c:	eb41 0303 	adc.w	r3, r1, r3
 800f2a0:	f04f 0400 	mov.w	r4, #0
 800f2a4:	f04f 0500 	mov.w	r5, #0
 800f2a8:	00dd      	lsls	r5, r3, #3
 800f2aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f2ae:	00d4      	lsls	r4, r2, #3
 800f2b0:	4622      	mov	r2, r4
 800f2b2:	462b      	mov	r3, r5
 800f2b4:	1814      	adds	r4, r2, r0
 800f2b6:	64bc      	str	r4, [r7, #72]	; 0x48
 800f2b8:	414b      	adcs	r3, r1
 800f2ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800f2bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f2be:	685b      	ldr	r3, [r3, #4]
 800f2c0:	4618      	mov	r0, r3
 800f2c2:	f04f 0100 	mov.w	r1, #0
 800f2c6:	f04f 0200 	mov.w	r2, #0
 800f2ca:	f04f 0300 	mov.w	r3, #0
 800f2ce:	008b      	lsls	r3, r1, #2
 800f2d0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f2d4:	0082      	lsls	r2, r0, #2
 800f2d6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800f2da:	f7f1 fd45 	bl	8000d68 <__aeabi_uldivmod>
 800f2de:	4602      	mov	r2, r0
 800f2e0:	460b      	mov	r3, r1
 800f2e2:	4b2f      	ldr	r3, [pc, #188]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f2e4:	fba3 1302 	umull	r1, r3, r3, r2
 800f2e8:	095b      	lsrs	r3, r3, #5
 800f2ea:	2164      	movs	r1, #100	; 0x64
 800f2ec:	fb01 f303 	mul.w	r3, r1, r3
 800f2f0:	1ad3      	subs	r3, r2, r3
 800f2f2:	011b      	lsls	r3, r3, #4
 800f2f4:	3332      	adds	r3, #50	; 0x32
 800f2f6:	4a2a      	ldr	r2, [pc, #168]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f2f8:	fba2 2303 	umull	r2, r3, r2, r3
 800f2fc:	095b      	lsrs	r3, r3, #5
 800f2fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f302:	441e      	add	r6, r3
 800f304:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f306:	4618      	mov	r0, r3
 800f308:	f04f 0100 	mov.w	r1, #0
 800f30c:	4602      	mov	r2, r0
 800f30e:	460b      	mov	r3, r1
 800f310:	1894      	adds	r4, r2, r2
 800f312:	603c      	str	r4, [r7, #0]
 800f314:	415b      	adcs	r3, r3
 800f316:	607b      	str	r3, [r7, #4]
 800f318:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f31c:	1812      	adds	r2, r2, r0
 800f31e:	eb41 0303 	adc.w	r3, r1, r3
 800f322:	f04f 0400 	mov.w	r4, #0
 800f326:	f04f 0500 	mov.w	r5, #0
 800f32a:	00dd      	lsls	r5, r3, #3
 800f32c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800f330:	00d4      	lsls	r4, r2, #3
 800f332:	4622      	mov	r2, r4
 800f334:	462b      	mov	r3, r5
 800f336:	eb12 0a00 	adds.w	sl, r2, r0
 800f33a:	eb43 0b01 	adc.w	fp, r3, r1
 800f33e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f340:	685b      	ldr	r3, [r3, #4]
 800f342:	4618      	mov	r0, r3
 800f344:	f04f 0100 	mov.w	r1, #0
 800f348:	f04f 0200 	mov.w	r2, #0
 800f34c:	f04f 0300 	mov.w	r3, #0
 800f350:	008b      	lsls	r3, r1, #2
 800f352:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800f356:	0082      	lsls	r2, r0, #2
 800f358:	4650      	mov	r0, sl
 800f35a:	4659      	mov	r1, fp
 800f35c:	f7f1 fd04 	bl	8000d68 <__aeabi_uldivmod>
 800f360:	4602      	mov	r2, r0
 800f362:	460b      	mov	r3, r1
 800f364:	4b0e      	ldr	r3, [pc, #56]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f366:	fba3 1302 	umull	r1, r3, r3, r2
 800f36a:	095b      	lsrs	r3, r3, #5
 800f36c:	2164      	movs	r1, #100	; 0x64
 800f36e:	fb01 f303 	mul.w	r3, r1, r3
 800f372:	1ad3      	subs	r3, r2, r3
 800f374:	011b      	lsls	r3, r3, #4
 800f376:	3332      	adds	r3, #50	; 0x32
 800f378:	4a09      	ldr	r2, [pc, #36]	; (800f3a0 <UART_SetConfig+0x38c>)
 800f37a:	fba2 2303 	umull	r2, r3, r2, r3
 800f37e:	095b      	lsrs	r3, r3, #5
 800f380:	f003 020f 	and.w	r2, r3, #15
 800f384:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800f386:	681b      	ldr	r3, [r3, #0]
 800f388:	4432      	add	r2, r6
 800f38a:	609a      	str	r2, [r3, #8]
}
 800f38c:	bf00      	nop
 800f38e:	377c      	adds	r7, #124	; 0x7c
 800f390:	46bd      	mov	sp, r7
 800f392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f396:	bf00      	nop
 800f398:	40011000 	.word	0x40011000
 800f39c:	40011400 	.word	0x40011400
 800f3a0:	51eb851f 	.word	0x51eb851f

0800f3a4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f3a4:	b084      	sub	sp, #16
 800f3a6:	b580      	push	{r7, lr}
 800f3a8:	b084      	sub	sp, #16
 800f3aa:	af00      	add	r7, sp, #0
 800f3ac:	6078      	str	r0, [r7, #4]
 800f3ae:	f107 001c 	add.w	r0, r7, #28
 800f3b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f3b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f3b8:	2b01      	cmp	r3, #1
 800f3ba:	d122      	bne.n	800f402 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f3bc:	687b      	ldr	r3, [r7, #4]
 800f3be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f3c0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	68db      	ldr	r3, [r3, #12]
 800f3cc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800f3d0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f3d4:	687a      	ldr	r2, [r7, #4]
 800f3d6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	68db      	ldr	r3, [r3, #12]
 800f3dc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800f3e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f3e6:	2b01      	cmp	r3, #1
 800f3e8:	d105      	bne.n	800f3f6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	68db      	ldr	r3, [r3, #12]
 800f3ee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f3f6:	6878      	ldr	r0, [r7, #4]
 800f3f8:	f001 fb1c 	bl	8010a34 <USB_CoreReset>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	73fb      	strb	r3, [r7, #15]
 800f400:	e01a      	b.n	800f438 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	68db      	ldr	r3, [r3, #12]
 800f406:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800f40e:	6878      	ldr	r0, [r7, #4]
 800f410:	f001 fb10 	bl	8010a34 <USB_CoreReset>
 800f414:	4603      	mov	r3, r0
 800f416:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800f418:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f41a:	2b00      	cmp	r3, #0
 800f41c:	d106      	bne.n	800f42c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f422:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	639a      	str	r2, [r3, #56]	; 0x38
 800f42a:	e005      	b.n	800f438 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f430:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800f438:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f43a:	2b01      	cmp	r3, #1
 800f43c:	d10b      	bne.n	800f456 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	689b      	ldr	r3, [r3, #8]
 800f442:	f043 0206 	orr.w	r2, r3, #6
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	689b      	ldr	r3, [r3, #8]
 800f44e:	f043 0220 	orr.w	r2, r3, #32
 800f452:	687b      	ldr	r3, [r7, #4]
 800f454:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800f456:	7bfb      	ldrb	r3, [r7, #15]
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3710      	adds	r7, #16
 800f45c:	46bd      	mov	sp, r7
 800f45e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f462:	b004      	add	sp, #16
 800f464:	4770      	bx	lr
	...

0800f468 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800f468:	b480      	push	{r7}
 800f46a:	b087      	sub	sp, #28
 800f46c:	af00      	add	r7, sp, #0
 800f46e:	60f8      	str	r0, [r7, #12]
 800f470:	60b9      	str	r1, [r7, #8]
 800f472:	4613      	mov	r3, r2
 800f474:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800f476:	79fb      	ldrb	r3, [r7, #7]
 800f478:	2b02      	cmp	r3, #2
 800f47a:	d165      	bne.n	800f548 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800f47c:	68bb      	ldr	r3, [r7, #8]
 800f47e:	4a41      	ldr	r2, [pc, #260]	; (800f584 <USB_SetTurnaroundTime+0x11c>)
 800f480:	4293      	cmp	r3, r2
 800f482:	d906      	bls.n	800f492 <USB_SetTurnaroundTime+0x2a>
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	4a40      	ldr	r2, [pc, #256]	; (800f588 <USB_SetTurnaroundTime+0x120>)
 800f488:	4293      	cmp	r3, r2
 800f48a:	d202      	bcs.n	800f492 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800f48c:	230f      	movs	r3, #15
 800f48e:	617b      	str	r3, [r7, #20]
 800f490:	e062      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800f492:	68bb      	ldr	r3, [r7, #8]
 800f494:	4a3c      	ldr	r2, [pc, #240]	; (800f588 <USB_SetTurnaroundTime+0x120>)
 800f496:	4293      	cmp	r3, r2
 800f498:	d306      	bcc.n	800f4a8 <USB_SetTurnaroundTime+0x40>
 800f49a:	68bb      	ldr	r3, [r7, #8]
 800f49c:	4a3b      	ldr	r2, [pc, #236]	; (800f58c <USB_SetTurnaroundTime+0x124>)
 800f49e:	4293      	cmp	r3, r2
 800f4a0:	d202      	bcs.n	800f4a8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800f4a2:	230e      	movs	r3, #14
 800f4a4:	617b      	str	r3, [r7, #20]
 800f4a6:	e057      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800f4a8:	68bb      	ldr	r3, [r7, #8]
 800f4aa:	4a38      	ldr	r2, [pc, #224]	; (800f58c <USB_SetTurnaroundTime+0x124>)
 800f4ac:	4293      	cmp	r3, r2
 800f4ae:	d306      	bcc.n	800f4be <USB_SetTurnaroundTime+0x56>
 800f4b0:	68bb      	ldr	r3, [r7, #8]
 800f4b2:	4a37      	ldr	r2, [pc, #220]	; (800f590 <USB_SetTurnaroundTime+0x128>)
 800f4b4:	4293      	cmp	r3, r2
 800f4b6:	d202      	bcs.n	800f4be <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800f4b8:	230d      	movs	r3, #13
 800f4ba:	617b      	str	r3, [r7, #20]
 800f4bc:	e04c      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800f4be:	68bb      	ldr	r3, [r7, #8]
 800f4c0:	4a33      	ldr	r2, [pc, #204]	; (800f590 <USB_SetTurnaroundTime+0x128>)
 800f4c2:	4293      	cmp	r3, r2
 800f4c4:	d306      	bcc.n	800f4d4 <USB_SetTurnaroundTime+0x6c>
 800f4c6:	68bb      	ldr	r3, [r7, #8]
 800f4c8:	4a32      	ldr	r2, [pc, #200]	; (800f594 <USB_SetTurnaroundTime+0x12c>)
 800f4ca:	4293      	cmp	r3, r2
 800f4cc:	d802      	bhi.n	800f4d4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800f4ce:	230c      	movs	r3, #12
 800f4d0:	617b      	str	r3, [r7, #20]
 800f4d2:	e041      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800f4d4:	68bb      	ldr	r3, [r7, #8]
 800f4d6:	4a2f      	ldr	r2, [pc, #188]	; (800f594 <USB_SetTurnaroundTime+0x12c>)
 800f4d8:	4293      	cmp	r3, r2
 800f4da:	d906      	bls.n	800f4ea <USB_SetTurnaroundTime+0x82>
 800f4dc:	68bb      	ldr	r3, [r7, #8]
 800f4de:	4a2e      	ldr	r2, [pc, #184]	; (800f598 <USB_SetTurnaroundTime+0x130>)
 800f4e0:	4293      	cmp	r3, r2
 800f4e2:	d802      	bhi.n	800f4ea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800f4e4:	230b      	movs	r3, #11
 800f4e6:	617b      	str	r3, [r7, #20]
 800f4e8:	e036      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800f4ea:	68bb      	ldr	r3, [r7, #8]
 800f4ec:	4a2a      	ldr	r2, [pc, #168]	; (800f598 <USB_SetTurnaroundTime+0x130>)
 800f4ee:	4293      	cmp	r3, r2
 800f4f0:	d906      	bls.n	800f500 <USB_SetTurnaroundTime+0x98>
 800f4f2:	68bb      	ldr	r3, [r7, #8]
 800f4f4:	4a29      	ldr	r2, [pc, #164]	; (800f59c <USB_SetTurnaroundTime+0x134>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d802      	bhi.n	800f500 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800f4fa:	230a      	movs	r3, #10
 800f4fc:	617b      	str	r3, [r7, #20]
 800f4fe:	e02b      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	4a26      	ldr	r2, [pc, #152]	; (800f59c <USB_SetTurnaroundTime+0x134>)
 800f504:	4293      	cmp	r3, r2
 800f506:	d906      	bls.n	800f516 <USB_SetTurnaroundTime+0xae>
 800f508:	68bb      	ldr	r3, [r7, #8]
 800f50a:	4a25      	ldr	r2, [pc, #148]	; (800f5a0 <USB_SetTurnaroundTime+0x138>)
 800f50c:	4293      	cmp	r3, r2
 800f50e:	d202      	bcs.n	800f516 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800f510:	2309      	movs	r3, #9
 800f512:	617b      	str	r3, [r7, #20]
 800f514:	e020      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800f516:	68bb      	ldr	r3, [r7, #8]
 800f518:	4a21      	ldr	r2, [pc, #132]	; (800f5a0 <USB_SetTurnaroundTime+0x138>)
 800f51a:	4293      	cmp	r3, r2
 800f51c:	d306      	bcc.n	800f52c <USB_SetTurnaroundTime+0xc4>
 800f51e:	68bb      	ldr	r3, [r7, #8]
 800f520:	4a20      	ldr	r2, [pc, #128]	; (800f5a4 <USB_SetTurnaroundTime+0x13c>)
 800f522:	4293      	cmp	r3, r2
 800f524:	d802      	bhi.n	800f52c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800f526:	2308      	movs	r3, #8
 800f528:	617b      	str	r3, [r7, #20]
 800f52a:	e015      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800f52c:	68bb      	ldr	r3, [r7, #8]
 800f52e:	4a1d      	ldr	r2, [pc, #116]	; (800f5a4 <USB_SetTurnaroundTime+0x13c>)
 800f530:	4293      	cmp	r3, r2
 800f532:	d906      	bls.n	800f542 <USB_SetTurnaroundTime+0xda>
 800f534:	68bb      	ldr	r3, [r7, #8]
 800f536:	4a1c      	ldr	r2, [pc, #112]	; (800f5a8 <USB_SetTurnaroundTime+0x140>)
 800f538:	4293      	cmp	r3, r2
 800f53a:	d202      	bcs.n	800f542 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800f53c:	2307      	movs	r3, #7
 800f53e:	617b      	str	r3, [r7, #20]
 800f540:	e00a      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800f542:	2306      	movs	r3, #6
 800f544:	617b      	str	r3, [r7, #20]
 800f546:	e007      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800f548:	79fb      	ldrb	r3, [r7, #7]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d102      	bne.n	800f554 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800f54e:	2309      	movs	r3, #9
 800f550:	617b      	str	r3, [r7, #20]
 800f552:	e001      	b.n	800f558 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800f554:	2309      	movs	r3, #9
 800f556:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800f558:	68fb      	ldr	r3, [r7, #12]
 800f55a:	68db      	ldr	r3, [r3, #12]
 800f55c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	68da      	ldr	r2, [r3, #12]
 800f568:	697b      	ldr	r3, [r7, #20]
 800f56a:	029b      	lsls	r3, r3, #10
 800f56c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800f570:	431a      	orrs	r2, r3
 800f572:	68fb      	ldr	r3, [r7, #12]
 800f574:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800f576:	2300      	movs	r3, #0
}
 800f578:	4618      	mov	r0, r3
 800f57a:	371c      	adds	r7, #28
 800f57c:	46bd      	mov	sp, r7
 800f57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f582:	4770      	bx	lr
 800f584:	00d8acbf 	.word	0x00d8acbf
 800f588:	00e4e1c0 	.word	0x00e4e1c0
 800f58c:	00f42400 	.word	0x00f42400
 800f590:	01067380 	.word	0x01067380
 800f594:	011a499f 	.word	0x011a499f
 800f598:	01312cff 	.word	0x01312cff
 800f59c:	014ca43f 	.word	0x014ca43f
 800f5a0:	016e3600 	.word	0x016e3600
 800f5a4:	01a6ab1f 	.word	0x01a6ab1f
 800f5a8:	01e84800 	.word	0x01e84800

0800f5ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f5ac:	b480      	push	{r7}
 800f5ae:	b083      	sub	sp, #12
 800f5b0:	af00      	add	r7, sp, #0
 800f5b2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	689b      	ldr	r3, [r3, #8]
 800f5b8:	f043 0201 	orr.w	r2, r3, #1
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f5c0:	2300      	movs	r3, #0
}
 800f5c2:	4618      	mov	r0, r3
 800f5c4:	370c      	adds	r7, #12
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr

0800f5ce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800f5ce:	b480      	push	{r7}
 800f5d0:	b083      	sub	sp, #12
 800f5d2:	af00      	add	r7, sp, #0
 800f5d4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	689b      	ldr	r3, [r3, #8]
 800f5da:	f023 0201 	bic.w	r2, r3, #1
 800f5de:	687b      	ldr	r3, [r7, #4]
 800f5e0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800f5e2:	2300      	movs	r3, #0
}
 800f5e4:	4618      	mov	r0, r3
 800f5e6:	370c      	adds	r7, #12
 800f5e8:	46bd      	mov	sp, r7
 800f5ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ee:	4770      	bx	lr

0800f5f0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800f5f0:	b580      	push	{r7, lr}
 800f5f2:	b084      	sub	sp, #16
 800f5f4:	af00      	add	r7, sp, #0
 800f5f6:	6078      	str	r0, [r7, #4]
 800f5f8:	460b      	mov	r3, r1
 800f5fa:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800f5fc:	2300      	movs	r3, #0
 800f5fe:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	68db      	ldr	r3, [r3, #12]
 800f604:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800f60c:	78fb      	ldrb	r3, [r7, #3]
 800f60e:	2b01      	cmp	r3, #1
 800f610:	d115      	bne.n	800f63e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	68db      	ldr	r3, [r3, #12]
 800f616:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f61e:	2001      	movs	r0, #1
 800f620:	f7f9 f97e 	bl	8008920 <HAL_Delay>
      ms++;
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	3301      	adds	r3, #1
 800f628:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f001 f972 	bl	8010914 <USB_GetMode>
 800f630:	4603      	mov	r3, r0
 800f632:	2b01      	cmp	r3, #1
 800f634:	d01e      	beq.n	800f674 <USB_SetCurrentMode+0x84>
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	2b31      	cmp	r3, #49	; 0x31
 800f63a:	d9f0      	bls.n	800f61e <USB_SetCurrentMode+0x2e>
 800f63c:	e01a      	b.n	800f674 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800f63e:	78fb      	ldrb	r3, [r7, #3]
 800f640:	2b00      	cmp	r3, #0
 800f642:	d115      	bne.n	800f670 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	68db      	ldr	r3, [r3, #12]
 800f648:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800f650:	2001      	movs	r0, #1
 800f652:	f7f9 f965 	bl	8008920 <HAL_Delay>
      ms++;
 800f656:	68fb      	ldr	r3, [r7, #12]
 800f658:	3301      	adds	r3, #1
 800f65a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800f65c:	6878      	ldr	r0, [r7, #4]
 800f65e:	f001 f959 	bl	8010914 <USB_GetMode>
 800f662:	4603      	mov	r3, r0
 800f664:	2b00      	cmp	r3, #0
 800f666:	d005      	beq.n	800f674 <USB_SetCurrentMode+0x84>
 800f668:	68fb      	ldr	r3, [r7, #12]
 800f66a:	2b31      	cmp	r3, #49	; 0x31
 800f66c:	d9f0      	bls.n	800f650 <USB_SetCurrentMode+0x60>
 800f66e:	e001      	b.n	800f674 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800f670:	2301      	movs	r3, #1
 800f672:	e005      	b.n	800f680 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	2b32      	cmp	r3, #50	; 0x32
 800f678:	d101      	bne.n	800f67e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800f67a:	2301      	movs	r3, #1
 800f67c:	e000      	b.n	800f680 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800f67e:	2300      	movs	r3, #0
}
 800f680:	4618      	mov	r0, r3
 800f682:	3710      	adds	r7, #16
 800f684:	46bd      	mov	sp, r7
 800f686:	bd80      	pop	{r7, pc}

0800f688 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800f688:	b084      	sub	sp, #16
 800f68a:	b580      	push	{r7, lr}
 800f68c:	b086      	sub	sp, #24
 800f68e:	af00      	add	r7, sp, #0
 800f690:	6078      	str	r0, [r7, #4]
 800f692:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800f696:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800f69a:	2300      	movs	r3, #0
 800f69c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800f6a2:	2300      	movs	r3, #0
 800f6a4:	613b      	str	r3, [r7, #16]
 800f6a6:	e009      	b.n	800f6bc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800f6a8:	687a      	ldr	r2, [r7, #4]
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	3340      	adds	r3, #64	; 0x40
 800f6ae:	009b      	lsls	r3, r3, #2
 800f6b0:	4413      	add	r3, r2
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800f6b6:	693b      	ldr	r3, [r7, #16]
 800f6b8:	3301      	adds	r3, #1
 800f6ba:	613b      	str	r3, [r7, #16]
 800f6bc:	693b      	ldr	r3, [r7, #16]
 800f6be:	2b0e      	cmp	r3, #14
 800f6c0:	d9f2      	bls.n	800f6a8 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800f6c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f6c4:	2b00      	cmp	r3, #0
 800f6c6:	d11c      	bne.n	800f702 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f6ce:	685b      	ldr	r3, [r3, #4]
 800f6d0:	68fa      	ldr	r2, [r7, #12]
 800f6d2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f6d6:	f043 0302 	orr.w	r3, r3, #2
 800f6da:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6e0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800f6e4:	687b      	ldr	r3, [r7, #4]
 800f6e6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6ec:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f6f8:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	639a      	str	r2, [r3, #56]	; 0x38
 800f700:	e00b      	b.n	800f71a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f706:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800f70a:	687b      	ldr	r3, [r7, #4]
 800f70c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f712:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800f71a:	68fb      	ldr	r3, [r7, #12]
 800f71c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f720:	461a      	mov	r2, r3
 800f722:	2300      	movs	r3, #0
 800f724:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f72c:	4619      	mov	r1, r3
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f734:	461a      	mov	r2, r3
 800f736:	680b      	ldr	r3, [r1, #0]
 800f738:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800f73a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f73c:	2b01      	cmp	r3, #1
 800f73e:	d10c      	bne.n	800f75a <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800f740:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f742:	2b00      	cmp	r3, #0
 800f744:	d104      	bne.n	800f750 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800f746:	2100      	movs	r1, #0
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f000 f945 	bl	800f9d8 <USB_SetDevSpeed>
 800f74e:	e008      	b.n	800f762 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800f750:	2101      	movs	r1, #1
 800f752:	6878      	ldr	r0, [r7, #4]
 800f754:	f000 f940 	bl	800f9d8 <USB_SetDevSpeed>
 800f758:	e003      	b.n	800f762 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800f75a:	2103      	movs	r1, #3
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 f93b 	bl	800f9d8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800f762:	2110      	movs	r1, #16
 800f764:	6878      	ldr	r0, [r7, #4]
 800f766:	f000 f8f3 	bl	800f950 <USB_FlushTxFifo>
 800f76a:	4603      	mov	r3, r0
 800f76c:	2b00      	cmp	r3, #0
 800f76e:	d001      	beq.n	800f774 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800f770:	2301      	movs	r3, #1
 800f772:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800f774:	6878      	ldr	r0, [r7, #4]
 800f776:	f000 f90f 	bl	800f998 <USB_FlushRxFifo>
 800f77a:	4603      	mov	r3, r0
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d001      	beq.n	800f784 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800f780:	2301      	movs	r3, #1
 800f782:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800f784:	68fb      	ldr	r3, [r7, #12]
 800f786:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f78a:	461a      	mov	r2, r3
 800f78c:	2300      	movs	r3, #0
 800f78e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f796:	461a      	mov	r2, r3
 800f798:	2300      	movs	r3, #0
 800f79a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f7a2:	461a      	mov	r2, r3
 800f7a4:	2300      	movs	r3, #0
 800f7a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f7a8:	2300      	movs	r3, #0
 800f7aa:	613b      	str	r3, [r7, #16]
 800f7ac:	e043      	b.n	800f836 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800f7ae:	693b      	ldr	r3, [r7, #16]
 800f7b0:	015a      	lsls	r2, r3, #5
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	4413      	add	r3, r2
 800f7b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7ba:	681b      	ldr	r3, [r3, #0]
 800f7bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f7c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f7c4:	d118      	bne.n	800f7f8 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800f7c6:	693b      	ldr	r3, [r7, #16]
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d10a      	bne.n	800f7e2 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800f7cc:	693b      	ldr	r3, [r7, #16]
 800f7ce:	015a      	lsls	r2, r3, #5
 800f7d0:	68fb      	ldr	r3, [r7, #12]
 800f7d2:	4413      	add	r3, r2
 800f7d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7d8:	461a      	mov	r2, r3
 800f7da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f7de:	6013      	str	r3, [r2, #0]
 800f7e0:	e013      	b.n	800f80a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800f7e2:	693b      	ldr	r3, [r7, #16]
 800f7e4:	015a      	lsls	r2, r3, #5
 800f7e6:	68fb      	ldr	r3, [r7, #12]
 800f7e8:	4413      	add	r3, r2
 800f7ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f7f4:	6013      	str	r3, [r2, #0]
 800f7f6:	e008      	b.n	800f80a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800f7f8:	693b      	ldr	r3, [r7, #16]
 800f7fa:	015a      	lsls	r2, r3, #5
 800f7fc:	68fb      	ldr	r3, [r7, #12]
 800f7fe:	4413      	add	r3, r2
 800f800:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f804:	461a      	mov	r2, r3
 800f806:	2300      	movs	r3, #0
 800f808:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800f80a:	693b      	ldr	r3, [r7, #16]
 800f80c:	015a      	lsls	r2, r3, #5
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	4413      	add	r3, r2
 800f812:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f816:	461a      	mov	r2, r3
 800f818:	2300      	movs	r3, #0
 800f81a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800f81c:	693b      	ldr	r3, [r7, #16]
 800f81e:	015a      	lsls	r2, r3, #5
 800f820:	68fb      	ldr	r3, [r7, #12]
 800f822:	4413      	add	r3, r2
 800f824:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f828:	461a      	mov	r2, r3
 800f82a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f82e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f830:	693b      	ldr	r3, [r7, #16]
 800f832:	3301      	adds	r3, #1
 800f834:	613b      	str	r3, [r7, #16]
 800f836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f838:	693a      	ldr	r2, [r7, #16]
 800f83a:	429a      	cmp	r2, r3
 800f83c:	d3b7      	bcc.n	800f7ae <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f83e:	2300      	movs	r3, #0
 800f840:	613b      	str	r3, [r7, #16]
 800f842:	e043      	b.n	800f8cc <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f844:	693b      	ldr	r3, [r7, #16]
 800f846:	015a      	lsls	r2, r3, #5
 800f848:	68fb      	ldr	r3, [r7, #12]
 800f84a:	4413      	add	r3, r2
 800f84c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f856:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f85a:	d118      	bne.n	800f88e <USB_DevInit+0x206>
    {
      if (i == 0U)
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d10a      	bne.n	800f878 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	015a      	lsls	r2, r3, #5
 800f866:	68fb      	ldr	r3, [r7, #12]
 800f868:	4413      	add	r3, r2
 800f86a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f86e:	461a      	mov	r2, r3
 800f870:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f874:	6013      	str	r3, [r2, #0]
 800f876:	e013      	b.n	800f8a0 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800f878:	693b      	ldr	r3, [r7, #16]
 800f87a:	015a      	lsls	r2, r3, #5
 800f87c:	68fb      	ldr	r3, [r7, #12]
 800f87e:	4413      	add	r3, r2
 800f880:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f884:	461a      	mov	r2, r3
 800f886:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800f88a:	6013      	str	r3, [r2, #0]
 800f88c:	e008      	b.n	800f8a0 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800f88e:	693b      	ldr	r3, [r7, #16]
 800f890:	015a      	lsls	r2, r3, #5
 800f892:	68fb      	ldr	r3, [r7, #12]
 800f894:	4413      	add	r3, r2
 800f896:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f89a:	461a      	mov	r2, r3
 800f89c:	2300      	movs	r3, #0
 800f89e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800f8a0:	693b      	ldr	r3, [r7, #16]
 800f8a2:	015a      	lsls	r2, r3, #5
 800f8a4:	68fb      	ldr	r3, [r7, #12]
 800f8a6:	4413      	add	r3, r2
 800f8a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8ac:	461a      	mov	r2, r3
 800f8ae:	2300      	movs	r3, #0
 800f8b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800f8b2:	693b      	ldr	r3, [r7, #16]
 800f8b4:	015a      	lsls	r2, r3, #5
 800f8b6:	68fb      	ldr	r3, [r7, #12]
 800f8b8:	4413      	add	r3, r2
 800f8ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f8be:	461a      	mov	r2, r3
 800f8c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800f8c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800f8c6:	693b      	ldr	r3, [r7, #16]
 800f8c8:	3301      	adds	r3, #1
 800f8ca:	613b      	str	r3, [r7, #16]
 800f8cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f8ce:	693a      	ldr	r2, [r7, #16]
 800f8d0:	429a      	cmp	r2, r3
 800f8d2:	d3b7      	bcc.n	800f844 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800f8d4:	68fb      	ldr	r3, [r7, #12]
 800f8d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f8da:	691b      	ldr	r3, [r3, #16]
 800f8dc:	68fa      	ldr	r2, [r7, #12]
 800f8de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f8e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f8e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800f8ee:	687b      	ldr	r3, [r7, #4]
 800f8f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800f8f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800f8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f8f8:	2b00      	cmp	r3, #0
 800f8fa:	d105      	bne.n	800f908 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	699b      	ldr	r3, [r3, #24]
 800f900:	f043 0210 	orr.w	r2, r3, #16
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	699a      	ldr	r2, [r3, #24]
 800f90c:	4b0f      	ldr	r3, [pc, #60]	; (800f94c <USB_DevInit+0x2c4>)
 800f90e:	4313      	orrs	r3, r2
 800f910:	687a      	ldr	r2, [r7, #4]
 800f912:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800f914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f916:	2b00      	cmp	r3, #0
 800f918:	d005      	beq.n	800f926 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800f91a:	687b      	ldr	r3, [r7, #4]
 800f91c:	699b      	ldr	r3, [r3, #24]
 800f91e:	f043 0208 	orr.w	r2, r3, #8
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800f926:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f928:	2b01      	cmp	r3, #1
 800f92a:	d107      	bne.n	800f93c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	699b      	ldr	r3, [r3, #24]
 800f930:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800f934:	f043 0304 	orr.w	r3, r3, #4
 800f938:	687a      	ldr	r2, [r7, #4]
 800f93a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800f93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3718      	adds	r7, #24
 800f942:	46bd      	mov	sp, r7
 800f944:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800f948:	b004      	add	sp, #16
 800f94a:	4770      	bx	lr
 800f94c:	803c3800 	.word	0x803c3800

0800f950 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800f950:	b480      	push	{r7}
 800f952:	b085      	sub	sp, #20
 800f954:	af00      	add	r7, sp, #0
 800f956:	6078      	str	r0, [r7, #4]
 800f958:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800f95a:	2300      	movs	r3, #0
 800f95c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800f95e:	683b      	ldr	r3, [r7, #0]
 800f960:	019b      	lsls	r3, r3, #6
 800f962:	f043 0220 	orr.w	r2, r3, #32
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f96a:	68fb      	ldr	r3, [r7, #12]
 800f96c:	3301      	adds	r3, #1
 800f96e:	60fb      	str	r3, [r7, #12]
 800f970:	4a08      	ldr	r2, [pc, #32]	; (800f994 <USB_FlushTxFifo+0x44>)
 800f972:	4293      	cmp	r3, r2
 800f974:	d901      	bls.n	800f97a <USB_FlushTxFifo+0x2a>
    {
      return HAL_TIMEOUT;
 800f976:	2303      	movs	r3, #3
 800f978:	e006      	b.n	800f988 <USB_FlushTxFifo+0x38>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	691b      	ldr	r3, [r3, #16]
 800f97e:	f003 0320 	and.w	r3, r3, #32
 800f982:	2b20      	cmp	r3, #32
 800f984:	d0f1      	beq.n	800f96a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800f986:	2300      	movs	r3, #0
}
 800f988:	4618      	mov	r0, r3
 800f98a:	3714      	adds	r7, #20
 800f98c:	46bd      	mov	sp, r7
 800f98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f992:	4770      	bx	lr
 800f994:	00030d40 	.word	0x00030d40

0800f998 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800f998:	b480      	push	{r7}
 800f99a:	b085      	sub	sp, #20
 800f99c:	af00      	add	r7, sp, #0
 800f99e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800f9a0:	2300      	movs	r3, #0
 800f9a2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800f9a4:	687b      	ldr	r3, [r7, #4]
 800f9a6:	2210      	movs	r2, #16
 800f9a8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f9aa:	68fb      	ldr	r3, [r7, #12]
 800f9ac:	3301      	adds	r3, #1
 800f9ae:	60fb      	str	r3, [r7, #12]
 800f9b0:	4a08      	ldr	r2, [pc, #32]	; (800f9d4 <USB_FlushRxFifo+0x3c>)
 800f9b2:	4293      	cmp	r3, r2
 800f9b4:	d901      	bls.n	800f9ba <USB_FlushRxFifo+0x22>
    {
      return HAL_TIMEOUT;
 800f9b6:	2303      	movs	r3, #3
 800f9b8:	e006      	b.n	800f9c8 <USB_FlushRxFifo+0x30>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	691b      	ldr	r3, [r3, #16]
 800f9be:	f003 0310 	and.w	r3, r3, #16
 800f9c2:	2b10      	cmp	r3, #16
 800f9c4:	d0f1      	beq.n	800f9aa <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800f9c6:	2300      	movs	r3, #0
}
 800f9c8:	4618      	mov	r0, r3
 800f9ca:	3714      	adds	r7, #20
 800f9cc:	46bd      	mov	sp, r7
 800f9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9d2:	4770      	bx	lr
 800f9d4:	00030d40 	.word	0x00030d40

0800f9d8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b085      	sub	sp, #20
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
 800f9e0:	460b      	mov	r3, r1
 800f9e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800f9e8:	68fb      	ldr	r3, [r7, #12]
 800f9ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f9ee:	681a      	ldr	r2, [r3, #0]
 800f9f0:	78fb      	ldrb	r3, [r7, #3]
 800f9f2:	68f9      	ldr	r1, [r7, #12]
 800f9f4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f9f8:	4313      	orrs	r3, r2
 800f9fa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800f9fc:	2300      	movs	r3, #0
}
 800f9fe:	4618      	mov	r0, r3
 800fa00:	3714      	adds	r7, #20
 800fa02:	46bd      	mov	sp, r7
 800fa04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa08:	4770      	bx	lr

0800fa0a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800fa0a:	b480      	push	{r7}
 800fa0c:	b087      	sub	sp, #28
 800fa0e:	af00      	add	r7, sp, #0
 800fa10:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800fa16:	693b      	ldr	r3, [r7, #16]
 800fa18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa1c:	689b      	ldr	r3, [r3, #8]
 800fa1e:	f003 0306 	and.w	r3, r3, #6
 800fa22:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d102      	bne.n	800fa30 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800fa2a:	2300      	movs	r3, #0
 800fa2c:	75fb      	strb	r3, [r7, #23]
 800fa2e:	e00a      	b.n	800fa46 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	2b02      	cmp	r3, #2
 800fa34:	d002      	beq.n	800fa3c <USB_GetDevSpeed+0x32>
 800fa36:	68fb      	ldr	r3, [r7, #12]
 800fa38:	2b06      	cmp	r3, #6
 800fa3a:	d102      	bne.n	800fa42 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800fa3c:	2302      	movs	r3, #2
 800fa3e:	75fb      	strb	r3, [r7, #23]
 800fa40:	e001      	b.n	800fa46 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800fa42:	230f      	movs	r3, #15
 800fa44:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800fa46:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa48:	4618      	mov	r0, r3
 800fa4a:	371c      	adds	r7, #28
 800fa4c:	46bd      	mov	sp, r7
 800fa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa52:	4770      	bx	lr

0800fa54 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fa54:	b480      	push	{r7}
 800fa56:	b085      	sub	sp, #20
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
 800fa5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fa62:	683b      	ldr	r3, [r7, #0]
 800fa64:	781b      	ldrb	r3, [r3, #0]
 800fa66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800fa68:	683b      	ldr	r3, [r7, #0]
 800fa6a:	785b      	ldrb	r3, [r3, #1]
 800fa6c:	2b01      	cmp	r3, #1
 800fa6e:	d13a      	bne.n	800fae6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fa76:	69da      	ldr	r2, [r3, #28]
 800fa78:	683b      	ldr	r3, [r7, #0]
 800fa7a:	781b      	ldrb	r3, [r3, #0]
 800fa7c:	f003 030f 	and.w	r3, r3, #15
 800fa80:	2101      	movs	r1, #1
 800fa82:	fa01 f303 	lsl.w	r3, r1, r3
 800fa86:	b29b      	uxth	r3, r3
 800fa88:	68f9      	ldr	r1, [r7, #12]
 800fa8a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fa8e:	4313      	orrs	r3, r2
 800fa90:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800fa92:	68bb      	ldr	r3, [r7, #8]
 800fa94:	015a      	lsls	r2, r3, #5
 800fa96:	68fb      	ldr	r3, [r7, #12]
 800fa98:	4413      	add	r3, r2
 800fa9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d155      	bne.n	800fb54 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800faa8:	68bb      	ldr	r3, [r7, #8]
 800faaa:	015a      	lsls	r2, r3, #5
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	4413      	add	r3, r2
 800fab0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fab4:	681a      	ldr	r2, [r3, #0]
 800fab6:	683b      	ldr	r3, [r7, #0]
 800fab8:	689b      	ldr	r3, [r3, #8]
 800faba:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fabe:	683b      	ldr	r3, [r7, #0]
 800fac0:	78db      	ldrb	r3, [r3, #3]
 800fac2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800fac4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800fac6:	68bb      	ldr	r3, [r7, #8]
 800fac8:	059b      	lsls	r3, r3, #22
 800faca:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800facc:	4313      	orrs	r3, r2
 800face:	68ba      	ldr	r2, [r7, #8]
 800fad0:	0151      	lsls	r1, r2, #5
 800fad2:	68fa      	ldr	r2, [r7, #12]
 800fad4:	440a      	add	r2, r1
 800fad6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fada:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fae2:	6013      	str	r3, [r2, #0]
 800fae4:	e036      	b.n	800fb54 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800faec:	69da      	ldr	r2, [r3, #28]
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	781b      	ldrb	r3, [r3, #0]
 800faf2:	f003 030f 	and.w	r3, r3, #15
 800faf6:	2101      	movs	r1, #1
 800faf8:	fa01 f303 	lsl.w	r3, r1, r3
 800fafc:	041b      	lsls	r3, r3, #16
 800fafe:	68f9      	ldr	r1, [r7, #12]
 800fb00:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fb04:	4313      	orrs	r3, r2
 800fb06:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	015a      	lsls	r2, r3, #5
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	4413      	add	r3, r2
 800fb10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb14:	681b      	ldr	r3, [r3, #0]
 800fb16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d11a      	bne.n	800fb54 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fb1e:	68bb      	ldr	r3, [r7, #8]
 800fb20:	015a      	lsls	r2, r3, #5
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	4413      	add	r3, r2
 800fb26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fb2a:	681a      	ldr	r2, [r3, #0]
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	689b      	ldr	r3, [r3, #8]
 800fb30:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800fb34:	683b      	ldr	r3, [r7, #0]
 800fb36:	78db      	ldrb	r3, [r3, #3]
 800fb38:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800fb3a:	430b      	orrs	r3, r1
 800fb3c:	4313      	orrs	r3, r2
 800fb3e:	68ba      	ldr	r2, [r7, #8]
 800fb40:	0151      	lsls	r1, r2, #5
 800fb42:	68fa      	ldr	r2, [r7, #12]
 800fb44:	440a      	add	r2, r1
 800fb46:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fb4a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800fb4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800fb52:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800fb54:	2300      	movs	r3, #0
}
 800fb56:	4618      	mov	r0, r3
 800fb58:	3714      	adds	r7, #20
 800fb5a:	46bd      	mov	sp, r7
 800fb5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb60:	4770      	bx	lr
	...

0800fb64 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b085      	sub	sp, #20
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800fb72:	683b      	ldr	r3, [r7, #0]
 800fb74:	781b      	ldrb	r3, [r3, #0]
 800fb76:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800fb78:	683b      	ldr	r3, [r7, #0]
 800fb7a:	785b      	ldrb	r3, [r3, #1]
 800fb7c:	2b01      	cmp	r3, #1
 800fb7e:	d161      	bne.n	800fc44 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800fb80:	68bb      	ldr	r3, [r7, #8]
 800fb82:	015a      	lsls	r2, r3, #5
 800fb84:	68fb      	ldr	r3, [r7, #12]
 800fb86:	4413      	add	r3, r2
 800fb88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fb8c:	681b      	ldr	r3, [r3, #0]
 800fb8e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fb92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fb96:	d11f      	bne.n	800fbd8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800fb98:	68bb      	ldr	r3, [r7, #8]
 800fb9a:	015a      	lsls	r2, r3, #5
 800fb9c:	68fb      	ldr	r3, [r7, #12]
 800fb9e:	4413      	add	r3, r2
 800fba0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fba4:	681b      	ldr	r3, [r3, #0]
 800fba6:	68ba      	ldr	r2, [r7, #8]
 800fba8:	0151      	lsls	r1, r2, #5
 800fbaa:	68fa      	ldr	r2, [r7, #12]
 800fbac:	440a      	add	r2, r1
 800fbae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbb2:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fbb6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800fbb8:	68bb      	ldr	r3, [r7, #8]
 800fbba:	015a      	lsls	r2, r3, #5
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	4413      	add	r3, r2
 800fbc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fbc4:	681b      	ldr	r3, [r3, #0]
 800fbc6:	68ba      	ldr	r2, [r7, #8]
 800fbc8:	0151      	lsls	r1, r2, #5
 800fbca:	68fa      	ldr	r2, [r7, #12]
 800fbcc:	440a      	add	r2, r1
 800fbce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fbd2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fbd6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fbde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	781b      	ldrb	r3, [r3, #0]
 800fbe4:	f003 030f 	and.w	r3, r3, #15
 800fbe8:	2101      	movs	r1, #1
 800fbea:	fa01 f303 	lsl.w	r3, r1, r3
 800fbee:	b29b      	uxth	r3, r3
 800fbf0:	43db      	mvns	r3, r3
 800fbf2:	68f9      	ldr	r1, [r7, #12]
 800fbf4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fbf8:	4013      	ands	r3, r2
 800fbfa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fc02:	69da      	ldr	r2, [r3, #28]
 800fc04:	683b      	ldr	r3, [r7, #0]
 800fc06:	781b      	ldrb	r3, [r3, #0]
 800fc08:	f003 030f 	and.w	r3, r3, #15
 800fc0c:	2101      	movs	r1, #1
 800fc0e:	fa01 f303 	lsl.w	r3, r1, r3
 800fc12:	b29b      	uxth	r3, r3
 800fc14:	43db      	mvns	r3, r3
 800fc16:	68f9      	ldr	r1, [r7, #12]
 800fc18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fc1c:	4013      	ands	r3, r2
 800fc1e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800fc20:	68bb      	ldr	r3, [r7, #8]
 800fc22:	015a      	lsls	r2, r3, #5
 800fc24:	68fb      	ldr	r3, [r7, #12]
 800fc26:	4413      	add	r3, r2
 800fc28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc2c:	681a      	ldr	r2, [r3, #0]
 800fc2e:	68bb      	ldr	r3, [r7, #8]
 800fc30:	0159      	lsls	r1, r3, #5
 800fc32:	68fb      	ldr	r3, [r7, #12]
 800fc34:	440b      	add	r3, r1
 800fc36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fc3a:	4619      	mov	r1, r3
 800fc3c:	4b35      	ldr	r3, [pc, #212]	; (800fd14 <USB_DeactivateEndpoint+0x1b0>)
 800fc3e:	4013      	ands	r3, r2
 800fc40:	600b      	str	r3, [r1, #0]
 800fc42:	e060      	b.n	800fd06 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800fc44:	68bb      	ldr	r3, [r7, #8]
 800fc46:	015a      	lsls	r2, r3, #5
 800fc48:	68fb      	ldr	r3, [r7, #12]
 800fc4a:	4413      	add	r3, r2
 800fc4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800fc56:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800fc5a:	d11f      	bne.n	800fc9c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800fc5c:	68bb      	ldr	r3, [r7, #8]
 800fc5e:	015a      	lsls	r2, r3, #5
 800fc60:	68fb      	ldr	r3, [r7, #12]
 800fc62:	4413      	add	r3, r2
 800fc64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	68ba      	ldr	r2, [r7, #8]
 800fc6c:	0151      	lsls	r1, r2, #5
 800fc6e:	68fa      	ldr	r2, [r7, #12]
 800fc70:	440a      	add	r2, r1
 800fc72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc76:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800fc7a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800fc7c:	68bb      	ldr	r3, [r7, #8]
 800fc7e:	015a      	lsls	r2, r3, #5
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	4413      	add	r3, r2
 800fc84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	68ba      	ldr	r2, [r7, #8]
 800fc8c:	0151      	lsls	r1, r2, #5
 800fc8e:	68fa      	ldr	r2, [r7, #12]
 800fc90:	440a      	add	r2, r1
 800fc92:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800fc96:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800fc9a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fc9c:	68fb      	ldr	r3, [r7, #12]
 800fc9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fca2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800fca4:	683b      	ldr	r3, [r7, #0]
 800fca6:	781b      	ldrb	r3, [r3, #0]
 800fca8:	f003 030f 	and.w	r3, r3, #15
 800fcac:	2101      	movs	r1, #1
 800fcae:	fa01 f303 	lsl.w	r3, r1, r3
 800fcb2:	041b      	lsls	r3, r3, #16
 800fcb4:	43db      	mvns	r3, r3
 800fcb6:	68f9      	ldr	r1, [r7, #12]
 800fcb8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fcbc:	4013      	ands	r3, r2
 800fcbe:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fcc6:	69da      	ldr	r2, [r3, #28]
 800fcc8:	683b      	ldr	r3, [r7, #0]
 800fcca:	781b      	ldrb	r3, [r3, #0]
 800fccc:	f003 030f 	and.w	r3, r3, #15
 800fcd0:	2101      	movs	r1, #1
 800fcd2:	fa01 f303 	lsl.w	r3, r1, r3
 800fcd6:	041b      	lsls	r3, r3, #16
 800fcd8:	43db      	mvns	r3, r3
 800fcda:	68f9      	ldr	r1, [r7, #12]
 800fcdc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800fce0:	4013      	ands	r3, r2
 800fce2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800fce4:	68bb      	ldr	r3, [r7, #8]
 800fce6:	015a      	lsls	r2, r3, #5
 800fce8:	68fb      	ldr	r3, [r7, #12]
 800fcea:	4413      	add	r3, r2
 800fcec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcf0:	681a      	ldr	r2, [r3, #0]
 800fcf2:	68bb      	ldr	r3, [r7, #8]
 800fcf4:	0159      	lsls	r1, r3, #5
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	440b      	add	r3, r1
 800fcfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800fcfe:	4619      	mov	r1, r3
 800fd00:	4b05      	ldr	r3, [pc, #20]	; (800fd18 <USB_DeactivateEndpoint+0x1b4>)
 800fd02:	4013      	ands	r3, r2
 800fd04:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800fd06:	2300      	movs	r3, #0
}
 800fd08:	4618      	mov	r0, r3
 800fd0a:	3714      	adds	r7, #20
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr
 800fd14:	ec337800 	.word	0xec337800
 800fd18:	eff37800 	.word	0xeff37800

0800fd1c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800fd1c:	b580      	push	{r7, lr}
 800fd1e:	b08a      	sub	sp, #40	; 0x28
 800fd20:	af02      	add	r7, sp, #8
 800fd22:	60f8      	str	r0, [r7, #12]
 800fd24:	60b9      	str	r1, [r7, #8]
 800fd26:	4613      	mov	r3, r2
 800fd28:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800fd2e:	68bb      	ldr	r3, [r7, #8]
 800fd30:	781b      	ldrb	r3, [r3, #0]
 800fd32:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800fd34:	68bb      	ldr	r3, [r7, #8]
 800fd36:	785b      	ldrb	r3, [r3, #1]
 800fd38:	2b01      	cmp	r3, #1
 800fd3a:	f040 815c 	bne.w	800fff6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800fd3e:	68bb      	ldr	r3, [r7, #8]
 800fd40:	695b      	ldr	r3, [r3, #20]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d132      	bne.n	800fdac <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fd46:	69bb      	ldr	r3, [r7, #24]
 800fd48:	015a      	lsls	r2, r3, #5
 800fd4a:	69fb      	ldr	r3, [r7, #28]
 800fd4c:	4413      	add	r3, r2
 800fd4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd52:	691b      	ldr	r3, [r3, #16]
 800fd54:	69ba      	ldr	r2, [r7, #24]
 800fd56:	0151      	lsls	r1, r2, #5
 800fd58:	69fa      	ldr	r2, [r7, #28]
 800fd5a:	440a      	add	r2, r1
 800fd5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd60:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fd64:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fd68:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800fd6a:	69bb      	ldr	r3, [r7, #24]
 800fd6c:	015a      	lsls	r2, r3, #5
 800fd6e:	69fb      	ldr	r3, [r7, #28]
 800fd70:	4413      	add	r3, r2
 800fd72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd76:	691b      	ldr	r3, [r3, #16]
 800fd78:	69ba      	ldr	r2, [r7, #24]
 800fd7a:	0151      	lsls	r1, r2, #5
 800fd7c:	69fa      	ldr	r2, [r7, #28]
 800fd7e:	440a      	add	r2, r1
 800fd80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fd84:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800fd88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fd8a:	69bb      	ldr	r3, [r7, #24]
 800fd8c:	015a      	lsls	r2, r3, #5
 800fd8e:	69fb      	ldr	r3, [r7, #28]
 800fd90:	4413      	add	r3, r2
 800fd92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fd96:	691b      	ldr	r3, [r3, #16]
 800fd98:	69ba      	ldr	r2, [r7, #24]
 800fd9a:	0151      	lsls	r1, r2, #5
 800fd9c:	69fa      	ldr	r2, [r7, #28]
 800fd9e:	440a      	add	r2, r1
 800fda0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fda4:	0cdb      	lsrs	r3, r3, #19
 800fda6:	04db      	lsls	r3, r3, #19
 800fda8:	6113      	str	r3, [r2, #16]
 800fdaa:	e074      	b.n	800fe96 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800fdac:	69bb      	ldr	r3, [r7, #24]
 800fdae:	015a      	lsls	r2, r3, #5
 800fdb0:	69fb      	ldr	r3, [r7, #28]
 800fdb2:	4413      	add	r3, r2
 800fdb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdb8:	691b      	ldr	r3, [r3, #16]
 800fdba:	69ba      	ldr	r2, [r7, #24]
 800fdbc:	0151      	lsls	r1, r2, #5
 800fdbe:	69fa      	ldr	r2, [r7, #28]
 800fdc0:	440a      	add	r2, r1
 800fdc2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fdc6:	0cdb      	lsrs	r3, r3, #19
 800fdc8:	04db      	lsls	r3, r3, #19
 800fdca:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800fdcc:	69bb      	ldr	r3, [r7, #24]
 800fdce:	015a      	lsls	r2, r3, #5
 800fdd0:	69fb      	ldr	r3, [r7, #28]
 800fdd2:	4413      	add	r3, r2
 800fdd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdd8:	691b      	ldr	r3, [r3, #16]
 800fdda:	69ba      	ldr	r2, [r7, #24]
 800fddc:	0151      	lsls	r1, r2, #5
 800fdde:	69fa      	ldr	r2, [r7, #28]
 800fde0:	440a      	add	r2, r1
 800fde2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fde6:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800fdea:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800fdee:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800fdf0:	69bb      	ldr	r3, [r7, #24]
 800fdf2:	015a      	lsls	r2, r3, #5
 800fdf4:	69fb      	ldr	r3, [r7, #28]
 800fdf6:	4413      	add	r3, r2
 800fdf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fdfc:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800fdfe:	68bb      	ldr	r3, [r7, #8]
 800fe00:	6959      	ldr	r1, [r3, #20]
 800fe02:	68bb      	ldr	r3, [r7, #8]
 800fe04:	689b      	ldr	r3, [r3, #8]
 800fe06:	440b      	add	r3, r1
 800fe08:	1e59      	subs	r1, r3, #1
 800fe0a:	68bb      	ldr	r3, [r7, #8]
 800fe0c:	689b      	ldr	r3, [r3, #8]
 800fe0e:	fbb1 f3f3 	udiv	r3, r1, r3
 800fe12:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800fe14:	4b9d      	ldr	r3, [pc, #628]	; (801008c <USB_EPStartXfer+0x370>)
 800fe16:	400b      	ands	r3, r1
 800fe18:	69b9      	ldr	r1, [r7, #24]
 800fe1a:	0148      	lsls	r0, r1, #5
 800fe1c:	69f9      	ldr	r1, [r7, #28]
 800fe1e:	4401      	add	r1, r0
 800fe20:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fe24:	4313      	orrs	r3, r2
 800fe26:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800fe28:	69bb      	ldr	r3, [r7, #24]
 800fe2a:	015a      	lsls	r2, r3, #5
 800fe2c:	69fb      	ldr	r3, [r7, #28]
 800fe2e:	4413      	add	r3, r2
 800fe30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe34:	691a      	ldr	r2, [r3, #16]
 800fe36:	68bb      	ldr	r3, [r7, #8]
 800fe38:	695b      	ldr	r3, [r3, #20]
 800fe3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800fe3e:	69b9      	ldr	r1, [r7, #24]
 800fe40:	0148      	lsls	r0, r1, #5
 800fe42:	69f9      	ldr	r1, [r7, #28]
 800fe44:	4401      	add	r1, r0
 800fe46:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800fe4a:	4313      	orrs	r3, r2
 800fe4c:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800fe4e:	68bb      	ldr	r3, [r7, #8]
 800fe50:	78db      	ldrb	r3, [r3, #3]
 800fe52:	2b01      	cmp	r3, #1
 800fe54:	d11f      	bne.n	800fe96 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800fe56:	69bb      	ldr	r3, [r7, #24]
 800fe58:	015a      	lsls	r2, r3, #5
 800fe5a:	69fb      	ldr	r3, [r7, #28]
 800fe5c:	4413      	add	r3, r2
 800fe5e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe62:	691b      	ldr	r3, [r3, #16]
 800fe64:	69ba      	ldr	r2, [r7, #24]
 800fe66:	0151      	lsls	r1, r2, #5
 800fe68:	69fa      	ldr	r2, [r7, #28]
 800fe6a:	440a      	add	r2, r1
 800fe6c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe70:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800fe74:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800fe76:	69bb      	ldr	r3, [r7, #24]
 800fe78:	015a      	lsls	r2, r3, #5
 800fe7a:	69fb      	ldr	r3, [r7, #28]
 800fe7c:	4413      	add	r3, r2
 800fe7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fe82:	691b      	ldr	r3, [r3, #16]
 800fe84:	69ba      	ldr	r2, [r7, #24]
 800fe86:	0151      	lsls	r1, r2, #5
 800fe88:	69fa      	ldr	r2, [r7, #28]
 800fe8a:	440a      	add	r2, r1
 800fe8c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800fe90:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800fe94:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800fe96:	79fb      	ldrb	r3, [r7, #7]
 800fe98:	2b01      	cmp	r3, #1
 800fe9a:	d14b      	bne.n	800ff34 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800fe9c:	68bb      	ldr	r3, [r7, #8]
 800fe9e:	691b      	ldr	r3, [r3, #16]
 800fea0:	2b00      	cmp	r3, #0
 800fea2:	d009      	beq.n	800feb8 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800fea4:	69bb      	ldr	r3, [r7, #24]
 800fea6:	015a      	lsls	r2, r3, #5
 800fea8:	69fb      	ldr	r3, [r7, #28]
 800feaa:	4413      	add	r3, r2
 800feac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800feb0:	461a      	mov	r2, r3
 800feb2:	68bb      	ldr	r3, [r7, #8]
 800feb4:	691b      	ldr	r3, [r3, #16]
 800feb6:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800feb8:	68bb      	ldr	r3, [r7, #8]
 800feba:	78db      	ldrb	r3, [r3, #3]
 800febc:	2b01      	cmp	r3, #1
 800febe:	d128      	bne.n	800ff12 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800fec0:	69fb      	ldr	r3, [r7, #28]
 800fec2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800fec6:	689b      	ldr	r3, [r3, #8]
 800fec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fecc:	2b00      	cmp	r3, #0
 800fece:	d110      	bne.n	800fef2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800fed0:	69bb      	ldr	r3, [r7, #24]
 800fed2:	015a      	lsls	r2, r3, #5
 800fed4:	69fb      	ldr	r3, [r7, #28]
 800fed6:	4413      	add	r3, r2
 800fed8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fedc:	681b      	ldr	r3, [r3, #0]
 800fede:	69ba      	ldr	r2, [r7, #24]
 800fee0:	0151      	lsls	r1, r2, #5
 800fee2:	69fa      	ldr	r2, [r7, #28]
 800fee4:	440a      	add	r2, r1
 800fee6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800feea:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800feee:	6013      	str	r3, [r2, #0]
 800fef0:	e00f      	b.n	800ff12 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800fef2:	69bb      	ldr	r3, [r7, #24]
 800fef4:	015a      	lsls	r2, r3, #5
 800fef6:	69fb      	ldr	r3, [r7, #28]
 800fef8:	4413      	add	r3, r2
 800fefa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800fefe:	681b      	ldr	r3, [r3, #0]
 800ff00:	69ba      	ldr	r2, [r7, #24]
 800ff02:	0151      	lsls	r1, r2, #5
 800ff04:	69fa      	ldr	r2, [r7, #28]
 800ff06:	440a      	add	r2, r1
 800ff08:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ff10:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ff12:	69bb      	ldr	r3, [r7, #24]
 800ff14:	015a      	lsls	r2, r3, #5
 800ff16:	69fb      	ldr	r3, [r7, #28]
 800ff18:	4413      	add	r3, r2
 800ff1a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	69ba      	ldr	r2, [r7, #24]
 800ff22:	0151      	lsls	r1, r2, #5
 800ff24:	69fa      	ldr	r2, [r7, #28]
 800ff26:	440a      	add	r2, r1
 800ff28:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff2c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ff30:	6013      	str	r3, [r2, #0]
 800ff32:	e12f      	b.n	8010194 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ff34:	69bb      	ldr	r3, [r7, #24]
 800ff36:	015a      	lsls	r2, r3, #5
 800ff38:	69fb      	ldr	r3, [r7, #28]
 800ff3a:	4413      	add	r3, r2
 800ff3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	69ba      	ldr	r2, [r7, #24]
 800ff44:	0151      	lsls	r1, r2, #5
 800ff46:	69fa      	ldr	r2, [r7, #28]
 800ff48:	440a      	add	r2, r1
 800ff4a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ff4e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ff52:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ff54:	68bb      	ldr	r3, [r7, #8]
 800ff56:	78db      	ldrb	r3, [r3, #3]
 800ff58:	2b01      	cmp	r3, #1
 800ff5a:	d015      	beq.n	800ff88 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ff5c:	68bb      	ldr	r3, [r7, #8]
 800ff5e:	695b      	ldr	r3, [r3, #20]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	f000 8117 	beq.w	8010194 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ff66:	69fb      	ldr	r3, [r7, #28]
 800ff68:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ff6e:	68bb      	ldr	r3, [r7, #8]
 800ff70:	781b      	ldrb	r3, [r3, #0]
 800ff72:	f003 030f 	and.w	r3, r3, #15
 800ff76:	2101      	movs	r1, #1
 800ff78:	fa01 f303 	lsl.w	r3, r1, r3
 800ff7c:	69f9      	ldr	r1, [r7, #28]
 800ff7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ff82:	4313      	orrs	r3, r2
 800ff84:	634b      	str	r3, [r1, #52]	; 0x34
 800ff86:	e105      	b.n	8010194 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ff88:	69fb      	ldr	r3, [r7, #28]
 800ff8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ff8e:	689b      	ldr	r3, [r3, #8]
 800ff90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d110      	bne.n	800ffba <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ff98:	69bb      	ldr	r3, [r7, #24]
 800ff9a:	015a      	lsls	r2, r3, #5
 800ff9c:	69fb      	ldr	r3, [r7, #28]
 800ff9e:	4413      	add	r3, r2
 800ffa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffa4:	681b      	ldr	r3, [r3, #0]
 800ffa6:	69ba      	ldr	r2, [r7, #24]
 800ffa8:	0151      	lsls	r1, r2, #5
 800ffaa:	69fa      	ldr	r2, [r7, #28]
 800ffac:	440a      	add	r2, r1
 800ffae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ffb2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ffb6:	6013      	str	r3, [r2, #0]
 800ffb8:	e00f      	b.n	800ffda <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800ffba:	69bb      	ldr	r3, [r7, #24]
 800ffbc:	015a      	lsls	r2, r3, #5
 800ffbe:	69fb      	ldr	r3, [r7, #28]
 800ffc0:	4413      	add	r3, r2
 800ffc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ffc6:	681b      	ldr	r3, [r3, #0]
 800ffc8:	69ba      	ldr	r2, [r7, #24]
 800ffca:	0151      	lsls	r1, r2, #5
 800ffcc:	69fa      	ldr	r2, [r7, #28]
 800ffce:	440a      	add	r2, r1
 800ffd0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ffd4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ffd8:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800ffda:	68bb      	ldr	r3, [r7, #8]
 800ffdc:	68d9      	ldr	r1, [r3, #12]
 800ffde:	68bb      	ldr	r3, [r7, #8]
 800ffe0:	781a      	ldrb	r2, [r3, #0]
 800ffe2:	68bb      	ldr	r3, [r7, #8]
 800ffe4:	695b      	ldr	r3, [r3, #20]
 800ffe6:	b298      	uxth	r0, r3
 800ffe8:	79fb      	ldrb	r3, [r7, #7]
 800ffea:	9300      	str	r3, [sp, #0]
 800ffec:	4603      	mov	r3, r0
 800ffee:	68f8      	ldr	r0, [r7, #12]
 800fff0:	f000 fa2b 	bl	801044a <USB_WritePacket>
 800fff4:	e0ce      	b.n	8010194 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800fff6:	69bb      	ldr	r3, [r7, #24]
 800fff8:	015a      	lsls	r2, r3, #5
 800fffa:	69fb      	ldr	r3, [r7, #28]
 800fffc:	4413      	add	r3, r2
 800fffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010002:	691b      	ldr	r3, [r3, #16]
 8010004:	69ba      	ldr	r2, [r7, #24]
 8010006:	0151      	lsls	r1, r2, #5
 8010008:	69fa      	ldr	r2, [r7, #28]
 801000a:	440a      	add	r2, r1
 801000c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010010:	0cdb      	lsrs	r3, r3, #19
 8010012:	04db      	lsls	r3, r3, #19
 8010014:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010016:	69bb      	ldr	r3, [r7, #24]
 8010018:	015a      	lsls	r2, r3, #5
 801001a:	69fb      	ldr	r3, [r7, #28]
 801001c:	4413      	add	r3, r2
 801001e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010022:	691b      	ldr	r3, [r3, #16]
 8010024:	69ba      	ldr	r2, [r7, #24]
 8010026:	0151      	lsls	r1, r2, #5
 8010028:	69fa      	ldr	r2, [r7, #28]
 801002a:	440a      	add	r2, r1
 801002c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010030:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010034:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010038:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 801003a:	68bb      	ldr	r3, [r7, #8]
 801003c:	695b      	ldr	r3, [r3, #20]
 801003e:	2b00      	cmp	r3, #0
 8010040:	d126      	bne.n	8010090 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8010042:	69bb      	ldr	r3, [r7, #24]
 8010044:	015a      	lsls	r2, r3, #5
 8010046:	69fb      	ldr	r3, [r7, #28]
 8010048:	4413      	add	r3, r2
 801004a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801004e:	691a      	ldr	r2, [r3, #16]
 8010050:	68bb      	ldr	r3, [r7, #8]
 8010052:	689b      	ldr	r3, [r3, #8]
 8010054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8010058:	69b9      	ldr	r1, [r7, #24]
 801005a:	0148      	lsls	r0, r1, #5
 801005c:	69f9      	ldr	r1, [r7, #28]
 801005e:	4401      	add	r1, r0
 8010060:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8010064:	4313      	orrs	r3, r2
 8010066:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8010068:	69bb      	ldr	r3, [r7, #24]
 801006a:	015a      	lsls	r2, r3, #5
 801006c:	69fb      	ldr	r3, [r7, #28]
 801006e:	4413      	add	r3, r2
 8010070:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010074:	691b      	ldr	r3, [r3, #16]
 8010076:	69ba      	ldr	r2, [r7, #24]
 8010078:	0151      	lsls	r1, r2, #5
 801007a:	69fa      	ldr	r2, [r7, #28]
 801007c:	440a      	add	r2, r1
 801007e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010082:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010086:	6113      	str	r3, [r2, #16]
 8010088:	e036      	b.n	80100f8 <USB_EPStartXfer+0x3dc>
 801008a:	bf00      	nop
 801008c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8010090:	68bb      	ldr	r3, [r7, #8]
 8010092:	695a      	ldr	r2, [r3, #20]
 8010094:	68bb      	ldr	r3, [r7, #8]
 8010096:	689b      	ldr	r3, [r3, #8]
 8010098:	4413      	add	r3, r2
 801009a:	1e5a      	subs	r2, r3, #1
 801009c:	68bb      	ldr	r3, [r7, #8]
 801009e:	689b      	ldr	r3, [r3, #8]
 80100a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80100a4:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80100a6:	69bb      	ldr	r3, [r7, #24]
 80100a8:	015a      	lsls	r2, r3, #5
 80100aa:	69fb      	ldr	r3, [r7, #28]
 80100ac:	4413      	add	r3, r2
 80100ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100b2:	691a      	ldr	r2, [r3, #16]
 80100b4:	8afb      	ldrh	r3, [r7, #22]
 80100b6:	04d9      	lsls	r1, r3, #19
 80100b8:	4b39      	ldr	r3, [pc, #228]	; (80101a0 <USB_EPStartXfer+0x484>)
 80100ba:	400b      	ands	r3, r1
 80100bc:	69b9      	ldr	r1, [r7, #24]
 80100be:	0148      	lsls	r0, r1, #5
 80100c0:	69f9      	ldr	r1, [r7, #28]
 80100c2:	4401      	add	r1, r0
 80100c4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80100c8:	4313      	orrs	r3, r2
 80100ca:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80100cc:	69bb      	ldr	r3, [r7, #24]
 80100ce:	015a      	lsls	r2, r3, #5
 80100d0:	69fb      	ldr	r3, [r7, #28]
 80100d2:	4413      	add	r3, r2
 80100d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80100d8:	691a      	ldr	r2, [r3, #16]
 80100da:	68bb      	ldr	r3, [r7, #8]
 80100dc:	689b      	ldr	r3, [r3, #8]
 80100de:	8af9      	ldrh	r1, [r7, #22]
 80100e0:	fb01 f303 	mul.w	r3, r1, r3
 80100e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80100e8:	69b9      	ldr	r1, [r7, #24]
 80100ea:	0148      	lsls	r0, r1, #5
 80100ec:	69f9      	ldr	r1, [r7, #28]
 80100ee:	4401      	add	r1, r0
 80100f0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80100f4:	4313      	orrs	r3, r2
 80100f6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80100f8:	79fb      	ldrb	r3, [r7, #7]
 80100fa:	2b01      	cmp	r3, #1
 80100fc:	d10d      	bne.n	801011a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80100fe:	68bb      	ldr	r3, [r7, #8]
 8010100:	68db      	ldr	r3, [r3, #12]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d009      	beq.n	801011a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	68d9      	ldr	r1, [r3, #12]
 801010a:	69bb      	ldr	r3, [r7, #24]
 801010c:	015a      	lsls	r2, r3, #5
 801010e:	69fb      	ldr	r3, [r7, #28]
 8010110:	4413      	add	r3, r2
 8010112:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010116:	460a      	mov	r2, r1
 8010118:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801011a:	68bb      	ldr	r3, [r7, #8]
 801011c:	78db      	ldrb	r3, [r3, #3]
 801011e:	2b01      	cmp	r3, #1
 8010120:	d128      	bne.n	8010174 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8010122:	69fb      	ldr	r3, [r7, #28]
 8010124:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010128:	689b      	ldr	r3, [r3, #8]
 801012a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 801012e:	2b00      	cmp	r3, #0
 8010130:	d110      	bne.n	8010154 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8010132:	69bb      	ldr	r3, [r7, #24]
 8010134:	015a      	lsls	r2, r3, #5
 8010136:	69fb      	ldr	r3, [r7, #28]
 8010138:	4413      	add	r3, r2
 801013a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801013e:	681b      	ldr	r3, [r3, #0]
 8010140:	69ba      	ldr	r2, [r7, #24]
 8010142:	0151      	lsls	r1, r2, #5
 8010144:	69fa      	ldr	r2, [r7, #28]
 8010146:	440a      	add	r2, r1
 8010148:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801014c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8010150:	6013      	str	r3, [r2, #0]
 8010152:	e00f      	b.n	8010174 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8010154:	69bb      	ldr	r3, [r7, #24]
 8010156:	015a      	lsls	r2, r3, #5
 8010158:	69fb      	ldr	r3, [r7, #28]
 801015a:	4413      	add	r3, r2
 801015c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	69ba      	ldr	r2, [r7, #24]
 8010164:	0151      	lsls	r1, r2, #5
 8010166:	69fa      	ldr	r2, [r7, #28]
 8010168:	440a      	add	r2, r1
 801016a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801016e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010172:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8010174:	69bb      	ldr	r3, [r7, #24]
 8010176:	015a      	lsls	r2, r3, #5
 8010178:	69fb      	ldr	r3, [r7, #28]
 801017a:	4413      	add	r3, r2
 801017c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010180:	681b      	ldr	r3, [r3, #0]
 8010182:	69ba      	ldr	r2, [r7, #24]
 8010184:	0151      	lsls	r1, r2, #5
 8010186:	69fa      	ldr	r2, [r7, #28]
 8010188:	440a      	add	r2, r1
 801018a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801018e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010192:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010194:	2300      	movs	r3, #0
}
 8010196:	4618      	mov	r0, r3
 8010198:	3720      	adds	r7, #32
 801019a:	46bd      	mov	sp, r7
 801019c:	bd80      	pop	{r7, pc}
 801019e:	bf00      	nop
 80101a0:	1ff80000 	.word	0x1ff80000

080101a4 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80101a4:	b480      	push	{r7}
 80101a6:	b087      	sub	sp, #28
 80101a8:	af00      	add	r7, sp, #0
 80101aa:	60f8      	str	r0, [r7, #12]
 80101ac:	60b9      	str	r1, [r7, #8]
 80101ae:	4613      	mov	r3, r2
 80101b0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80101b2:	68fb      	ldr	r3, [r7, #12]
 80101b4:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80101b6:	68bb      	ldr	r3, [r7, #8]
 80101b8:	781b      	ldrb	r3, [r3, #0]
 80101ba:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80101bc:	68bb      	ldr	r3, [r7, #8]
 80101be:	785b      	ldrb	r3, [r3, #1]
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	f040 80cd 	bne.w	8010360 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80101c6:	68bb      	ldr	r3, [r7, #8]
 80101c8:	695b      	ldr	r3, [r3, #20]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d132      	bne.n	8010234 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80101ce:	693b      	ldr	r3, [r7, #16]
 80101d0:	015a      	lsls	r2, r3, #5
 80101d2:	697b      	ldr	r3, [r7, #20]
 80101d4:	4413      	add	r3, r2
 80101d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101da:	691b      	ldr	r3, [r3, #16]
 80101dc:	693a      	ldr	r2, [r7, #16]
 80101de:	0151      	lsls	r1, r2, #5
 80101e0:	697a      	ldr	r2, [r7, #20]
 80101e2:	440a      	add	r2, r1
 80101e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80101e8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80101ec:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80101f0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80101f2:	693b      	ldr	r3, [r7, #16]
 80101f4:	015a      	lsls	r2, r3, #5
 80101f6:	697b      	ldr	r3, [r7, #20]
 80101f8:	4413      	add	r3, r2
 80101fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80101fe:	691b      	ldr	r3, [r3, #16]
 8010200:	693a      	ldr	r2, [r7, #16]
 8010202:	0151      	lsls	r1, r2, #5
 8010204:	697a      	ldr	r2, [r7, #20]
 8010206:	440a      	add	r2, r1
 8010208:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801020c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8010210:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	015a      	lsls	r2, r3, #5
 8010216:	697b      	ldr	r3, [r7, #20]
 8010218:	4413      	add	r3, r2
 801021a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801021e:	691b      	ldr	r3, [r3, #16]
 8010220:	693a      	ldr	r2, [r7, #16]
 8010222:	0151      	lsls	r1, r2, #5
 8010224:	697a      	ldr	r2, [r7, #20]
 8010226:	440a      	add	r2, r1
 8010228:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801022c:	0cdb      	lsrs	r3, r3, #19
 801022e:	04db      	lsls	r3, r3, #19
 8010230:	6113      	str	r3, [r2, #16]
 8010232:	e04e      	b.n	80102d2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8010234:	693b      	ldr	r3, [r7, #16]
 8010236:	015a      	lsls	r2, r3, #5
 8010238:	697b      	ldr	r3, [r7, #20]
 801023a:	4413      	add	r3, r2
 801023c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010240:	691b      	ldr	r3, [r3, #16]
 8010242:	693a      	ldr	r2, [r7, #16]
 8010244:	0151      	lsls	r1, r2, #5
 8010246:	697a      	ldr	r2, [r7, #20]
 8010248:	440a      	add	r2, r1
 801024a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801024e:	0cdb      	lsrs	r3, r3, #19
 8010250:	04db      	lsls	r3, r3, #19
 8010252:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8010254:	693b      	ldr	r3, [r7, #16]
 8010256:	015a      	lsls	r2, r3, #5
 8010258:	697b      	ldr	r3, [r7, #20]
 801025a:	4413      	add	r3, r2
 801025c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010260:	691b      	ldr	r3, [r3, #16]
 8010262:	693a      	ldr	r2, [r7, #16]
 8010264:	0151      	lsls	r1, r2, #5
 8010266:	697a      	ldr	r2, [r7, #20]
 8010268:	440a      	add	r2, r1
 801026a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801026e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8010272:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8010276:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	695a      	ldr	r2, [r3, #20]
 801027c:	68bb      	ldr	r3, [r7, #8]
 801027e:	689b      	ldr	r3, [r3, #8]
 8010280:	429a      	cmp	r2, r3
 8010282:	d903      	bls.n	801028c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8010284:	68bb      	ldr	r3, [r7, #8]
 8010286:	689a      	ldr	r2, [r3, #8]
 8010288:	68bb      	ldr	r3, [r7, #8]
 801028a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801028c:	693b      	ldr	r3, [r7, #16]
 801028e:	015a      	lsls	r2, r3, #5
 8010290:	697b      	ldr	r3, [r7, #20]
 8010292:	4413      	add	r3, r2
 8010294:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010298:	691b      	ldr	r3, [r3, #16]
 801029a:	693a      	ldr	r2, [r7, #16]
 801029c:	0151      	lsls	r1, r2, #5
 801029e:	697a      	ldr	r2, [r7, #20]
 80102a0:	440a      	add	r2, r1
 80102a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80102a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80102aa:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	015a      	lsls	r2, r3, #5
 80102b0:	697b      	ldr	r3, [r7, #20]
 80102b2:	4413      	add	r3, r2
 80102b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102b8:	691a      	ldr	r2, [r3, #16]
 80102ba:	68bb      	ldr	r3, [r7, #8]
 80102bc:	695b      	ldr	r3, [r3, #20]
 80102be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80102c2:	6939      	ldr	r1, [r7, #16]
 80102c4:	0148      	lsls	r0, r1, #5
 80102c6:	6979      	ldr	r1, [r7, #20]
 80102c8:	4401      	add	r1, r0
 80102ca:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80102ce:	4313      	orrs	r3, r2
 80102d0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80102d2:	79fb      	ldrb	r3, [r7, #7]
 80102d4:	2b01      	cmp	r3, #1
 80102d6:	d11e      	bne.n	8010316 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80102d8:	68bb      	ldr	r3, [r7, #8]
 80102da:	691b      	ldr	r3, [r3, #16]
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d009      	beq.n	80102f4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80102e0:	693b      	ldr	r3, [r7, #16]
 80102e2:	015a      	lsls	r2, r3, #5
 80102e4:	697b      	ldr	r3, [r7, #20]
 80102e6:	4413      	add	r3, r2
 80102e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80102ec:	461a      	mov	r2, r3
 80102ee:	68bb      	ldr	r3, [r7, #8]
 80102f0:	691b      	ldr	r3, [r3, #16]
 80102f2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80102f4:	693b      	ldr	r3, [r7, #16]
 80102f6:	015a      	lsls	r2, r3, #5
 80102f8:	697b      	ldr	r3, [r7, #20]
 80102fa:	4413      	add	r3, r2
 80102fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	693a      	ldr	r2, [r7, #16]
 8010304:	0151      	lsls	r1, r2, #5
 8010306:	697a      	ldr	r2, [r7, #20]
 8010308:	440a      	add	r2, r1
 801030a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801030e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010312:	6013      	str	r3, [r2, #0]
 8010314:	e092      	b.n	801043c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8010316:	693b      	ldr	r3, [r7, #16]
 8010318:	015a      	lsls	r2, r3, #5
 801031a:	697b      	ldr	r3, [r7, #20]
 801031c:	4413      	add	r3, r2
 801031e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	693a      	ldr	r2, [r7, #16]
 8010326:	0151      	lsls	r1, r2, #5
 8010328:	697a      	ldr	r2, [r7, #20]
 801032a:	440a      	add	r2, r1
 801032c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010330:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8010334:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8010336:	68bb      	ldr	r3, [r7, #8]
 8010338:	695b      	ldr	r3, [r3, #20]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d07e      	beq.n	801043c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801033e:	697b      	ldr	r3, [r7, #20]
 8010340:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010344:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8010346:	68bb      	ldr	r3, [r7, #8]
 8010348:	781b      	ldrb	r3, [r3, #0]
 801034a:	f003 030f 	and.w	r3, r3, #15
 801034e:	2101      	movs	r1, #1
 8010350:	fa01 f303 	lsl.w	r3, r1, r3
 8010354:	6979      	ldr	r1, [r7, #20]
 8010356:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 801035a:	4313      	orrs	r3, r2
 801035c:	634b      	str	r3, [r1, #52]	; 0x34
 801035e:	e06d      	b.n	801043c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8010360:	693b      	ldr	r3, [r7, #16]
 8010362:	015a      	lsls	r2, r3, #5
 8010364:	697b      	ldr	r3, [r7, #20]
 8010366:	4413      	add	r3, r2
 8010368:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801036c:	691b      	ldr	r3, [r3, #16]
 801036e:	693a      	ldr	r2, [r7, #16]
 8010370:	0151      	lsls	r1, r2, #5
 8010372:	697a      	ldr	r2, [r7, #20]
 8010374:	440a      	add	r2, r1
 8010376:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801037a:	0cdb      	lsrs	r3, r3, #19
 801037c:	04db      	lsls	r3, r3, #19
 801037e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8010380:	693b      	ldr	r3, [r7, #16]
 8010382:	015a      	lsls	r2, r3, #5
 8010384:	697b      	ldr	r3, [r7, #20]
 8010386:	4413      	add	r3, r2
 8010388:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 801038c:	691b      	ldr	r3, [r3, #16]
 801038e:	693a      	ldr	r2, [r7, #16]
 8010390:	0151      	lsls	r1, r2, #5
 8010392:	697a      	ldr	r2, [r7, #20]
 8010394:	440a      	add	r2, r1
 8010396:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801039a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 801039e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80103a2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 80103a4:	68bb      	ldr	r3, [r7, #8]
 80103a6:	695b      	ldr	r3, [r3, #20]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d003      	beq.n	80103b4 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 80103ac:	68bb      	ldr	r3, [r7, #8]
 80103ae:	689a      	ldr	r2, [r3, #8]
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	015a      	lsls	r2, r3, #5
 80103b8:	697b      	ldr	r3, [r7, #20]
 80103ba:	4413      	add	r3, r2
 80103bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103c0:	691b      	ldr	r3, [r3, #16]
 80103c2:	693a      	ldr	r2, [r7, #16]
 80103c4:	0151      	lsls	r1, r2, #5
 80103c6:	697a      	ldr	r2, [r7, #20]
 80103c8:	440a      	add	r2, r1
 80103ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80103ce:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80103d2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	015a      	lsls	r2, r3, #5
 80103d8:	697b      	ldr	r3, [r7, #20]
 80103da:	4413      	add	r3, r2
 80103dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80103e0:	691a      	ldr	r2, [r3, #16]
 80103e2:	68bb      	ldr	r3, [r7, #8]
 80103e4:	689b      	ldr	r3, [r3, #8]
 80103e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80103ea:	6939      	ldr	r1, [r7, #16]
 80103ec:	0148      	lsls	r0, r1, #5
 80103ee:	6979      	ldr	r1, [r7, #20]
 80103f0:	4401      	add	r1, r0
 80103f2:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80103f6:	4313      	orrs	r3, r2
 80103f8:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80103fa:	79fb      	ldrb	r3, [r7, #7]
 80103fc:	2b01      	cmp	r3, #1
 80103fe:	d10d      	bne.n	801041c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8010400:	68bb      	ldr	r3, [r7, #8]
 8010402:	68db      	ldr	r3, [r3, #12]
 8010404:	2b00      	cmp	r3, #0
 8010406:	d009      	beq.n	801041c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8010408:	68bb      	ldr	r3, [r7, #8]
 801040a:	68d9      	ldr	r1, [r3, #12]
 801040c:	693b      	ldr	r3, [r7, #16]
 801040e:	015a      	lsls	r2, r3, #5
 8010410:	697b      	ldr	r3, [r7, #20]
 8010412:	4413      	add	r3, r2
 8010414:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010418:	460a      	mov	r2, r1
 801041a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801041c:	693b      	ldr	r3, [r7, #16]
 801041e:	015a      	lsls	r2, r3, #5
 8010420:	697b      	ldr	r3, [r7, #20]
 8010422:	4413      	add	r3, r2
 8010424:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010428:	681b      	ldr	r3, [r3, #0]
 801042a:	693a      	ldr	r2, [r7, #16]
 801042c:	0151      	lsls	r1, r2, #5
 801042e:	697a      	ldr	r2, [r7, #20]
 8010430:	440a      	add	r2, r1
 8010432:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010436:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 801043a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801043c:	2300      	movs	r3, #0
}
 801043e:	4618      	mov	r0, r3
 8010440:	371c      	adds	r7, #28
 8010442:	46bd      	mov	sp, r7
 8010444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010448:	4770      	bx	lr

0801044a <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801044a:	b480      	push	{r7}
 801044c:	b089      	sub	sp, #36	; 0x24
 801044e:	af00      	add	r7, sp, #0
 8010450:	60f8      	str	r0, [r7, #12]
 8010452:	60b9      	str	r1, [r7, #8]
 8010454:	4611      	mov	r1, r2
 8010456:	461a      	mov	r2, r3
 8010458:	460b      	mov	r3, r1
 801045a:	71fb      	strb	r3, [r7, #7]
 801045c:	4613      	mov	r3, r2
 801045e:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010460:	68fb      	ldr	r3, [r7, #12]
 8010462:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8010464:	68bb      	ldr	r3, [r7, #8]
 8010466:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8010468:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801046c:	2b00      	cmp	r3, #0
 801046e:	d123      	bne.n	80104b8 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8010470:	88bb      	ldrh	r3, [r7, #4]
 8010472:	3303      	adds	r3, #3
 8010474:	089b      	lsrs	r3, r3, #2
 8010476:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8010478:	2300      	movs	r3, #0
 801047a:	61bb      	str	r3, [r7, #24]
 801047c:	e018      	b.n	80104b0 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801047e:	79fb      	ldrb	r3, [r7, #7]
 8010480:	031a      	lsls	r2, r3, #12
 8010482:	697b      	ldr	r3, [r7, #20]
 8010484:	4413      	add	r3, r2
 8010486:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801048a:	461a      	mov	r2, r3
 801048c:	69fb      	ldr	r3, [r7, #28]
 801048e:	681b      	ldr	r3, [r3, #0]
 8010490:	6013      	str	r3, [r2, #0]
      pSrc++;
 8010492:	69fb      	ldr	r3, [r7, #28]
 8010494:	3301      	adds	r3, #1
 8010496:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8010498:	69fb      	ldr	r3, [r7, #28]
 801049a:	3301      	adds	r3, #1
 801049c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801049e:	69fb      	ldr	r3, [r7, #28]
 80104a0:	3301      	adds	r3, #1
 80104a2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80104a4:	69fb      	ldr	r3, [r7, #28]
 80104a6:	3301      	adds	r3, #1
 80104a8:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80104aa:	69bb      	ldr	r3, [r7, #24]
 80104ac:	3301      	adds	r3, #1
 80104ae:	61bb      	str	r3, [r7, #24]
 80104b0:	69ba      	ldr	r2, [r7, #24]
 80104b2:	693b      	ldr	r3, [r7, #16]
 80104b4:	429a      	cmp	r2, r3
 80104b6:	d3e2      	bcc.n	801047e <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80104b8:	2300      	movs	r3, #0
}
 80104ba:	4618      	mov	r0, r3
 80104bc:	3724      	adds	r7, #36	; 0x24
 80104be:	46bd      	mov	sp, r7
 80104c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c4:	4770      	bx	lr

080104c6 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80104c6:	b480      	push	{r7}
 80104c8:	b08b      	sub	sp, #44	; 0x2c
 80104ca:	af00      	add	r7, sp, #0
 80104cc:	60f8      	str	r0, [r7, #12]
 80104ce:	60b9      	str	r1, [r7, #8]
 80104d0:	4613      	mov	r3, r2
 80104d2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80104d4:	68fb      	ldr	r3, [r7, #12]
 80104d6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80104d8:	68bb      	ldr	r3, [r7, #8]
 80104da:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80104dc:	88fb      	ldrh	r3, [r7, #6]
 80104de:	089b      	lsrs	r3, r3, #2
 80104e0:	b29b      	uxth	r3, r3
 80104e2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80104e4:	88fb      	ldrh	r3, [r7, #6]
 80104e6:	f003 0303 	and.w	r3, r3, #3
 80104ea:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80104ec:	2300      	movs	r3, #0
 80104ee:	623b      	str	r3, [r7, #32]
 80104f0:	e014      	b.n	801051c <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80104f2:	69bb      	ldr	r3, [r7, #24]
 80104f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80104f8:	681a      	ldr	r2, [r3, #0]
 80104fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104fc:	601a      	str	r2, [r3, #0]
    pDest++;
 80104fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010500:	3301      	adds	r3, #1
 8010502:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010506:	3301      	adds	r3, #1
 8010508:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 801050a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801050c:	3301      	adds	r3, #1
 801050e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8010510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010512:	3301      	adds	r3, #1
 8010514:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8010516:	6a3b      	ldr	r3, [r7, #32]
 8010518:	3301      	adds	r3, #1
 801051a:	623b      	str	r3, [r7, #32]
 801051c:	6a3a      	ldr	r2, [r7, #32]
 801051e:	697b      	ldr	r3, [r7, #20]
 8010520:	429a      	cmp	r2, r3
 8010522:	d3e6      	bcc.n	80104f2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8010524:	8bfb      	ldrh	r3, [r7, #30]
 8010526:	2b00      	cmp	r3, #0
 8010528:	d01e      	beq.n	8010568 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801052a:	2300      	movs	r3, #0
 801052c:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801052e:	69bb      	ldr	r3, [r7, #24]
 8010530:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8010534:	461a      	mov	r2, r3
 8010536:	f107 0310 	add.w	r3, r7, #16
 801053a:	6812      	ldr	r2, [r2, #0]
 801053c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801053e:	693a      	ldr	r2, [r7, #16]
 8010540:	6a3b      	ldr	r3, [r7, #32]
 8010542:	b2db      	uxtb	r3, r3
 8010544:	00db      	lsls	r3, r3, #3
 8010546:	fa22 f303 	lsr.w	r3, r2, r3
 801054a:	b2da      	uxtb	r2, r3
 801054c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801054e:	701a      	strb	r2, [r3, #0]
      i++;
 8010550:	6a3b      	ldr	r3, [r7, #32]
 8010552:	3301      	adds	r3, #1
 8010554:	623b      	str	r3, [r7, #32]
      pDest++;
 8010556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010558:	3301      	adds	r3, #1
 801055a:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 801055c:	8bfb      	ldrh	r3, [r7, #30]
 801055e:	3b01      	subs	r3, #1
 8010560:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8010562:	8bfb      	ldrh	r3, [r7, #30]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d1ea      	bne.n	801053e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8010568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801056a:	4618      	mov	r0, r3
 801056c:	372c      	adds	r7, #44	; 0x2c
 801056e:	46bd      	mov	sp, r7
 8010570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010574:	4770      	bx	lr

08010576 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010576:	b480      	push	{r7}
 8010578:	b085      	sub	sp, #20
 801057a:	af00      	add	r7, sp, #0
 801057c:	6078      	str	r0, [r7, #4]
 801057e:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801058a:	683b      	ldr	r3, [r7, #0]
 801058c:	785b      	ldrb	r3, [r3, #1]
 801058e:	2b01      	cmp	r3, #1
 8010590:	d12c      	bne.n	80105ec <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8010592:	68bb      	ldr	r3, [r7, #8]
 8010594:	015a      	lsls	r2, r3, #5
 8010596:	68fb      	ldr	r3, [r7, #12]
 8010598:	4413      	add	r3, r2
 801059a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801059e:	681b      	ldr	r3, [r3, #0]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	db12      	blt.n	80105ca <USB_EPSetStall+0x54>
 80105a4:	68bb      	ldr	r3, [r7, #8]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d00f      	beq.n	80105ca <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80105aa:	68bb      	ldr	r3, [r7, #8]
 80105ac:	015a      	lsls	r2, r3, #5
 80105ae:	68fb      	ldr	r3, [r7, #12]
 80105b0:	4413      	add	r3, r2
 80105b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105b6:	681b      	ldr	r3, [r3, #0]
 80105b8:	68ba      	ldr	r2, [r7, #8]
 80105ba:	0151      	lsls	r1, r2, #5
 80105bc:	68fa      	ldr	r2, [r7, #12]
 80105be:	440a      	add	r2, r1
 80105c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105c4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80105c8:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80105ca:	68bb      	ldr	r3, [r7, #8]
 80105cc:	015a      	lsls	r2, r3, #5
 80105ce:	68fb      	ldr	r3, [r7, #12]
 80105d0:	4413      	add	r3, r2
 80105d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	68ba      	ldr	r2, [r7, #8]
 80105da:	0151      	lsls	r1, r2, #5
 80105dc:	68fa      	ldr	r2, [r7, #12]
 80105de:	440a      	add	r2, r1
 80105e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80105e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80105e8:	6013      	str	r3, [r2, #0]
 80105ea:	e02b      	b.n	8010644 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80105ec:	68bb      	ldr	r3, [r7, #8]
 80105ee:	015a      	lsls	r2, r3, #5
 80105f0:	68fb      	ldr	r3, [r7, #12]
 80105f2:	4413      	add	r3, r2
 80105f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	2b00      	cmp	r3, #0
 80105fc:	db12      	blt.n	8010624 <USB_EPSetStall+0xae>
 80105fe:	68bb      	ldr	r3, [r7, #8]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d00f      	beq.n	8010624 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8010604:	68bb      	ldr	r3, [r7, #8]
 8010606:	015a      	lsls	r2, r3, #5
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	4413      	add	r3, r2
 801060c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	68ba      	ldr	r2, [r7, #8]
 8010614:	0151      	lsls	r1, r2, #5
 8010616:	68fa      	ldr	r2, [r7, #12]
 8010618:	440a      	add	r2, r1
 801061a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801061e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8010622:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8010624:	68bb      	ldr	r3, [r7, #8]
 8010626:	015a      	lsls	r2, r3, #5
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	4413      	add	r3, r2
 801062c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010630:	681b      	ldr	r3, [r3, #0]
 8010632:	68ba      	ldr	r2, [r7, #8]
 8010634:	0151      	lsls	r1, r2, #5
 8010636:	68fa      	ldr	r2, [r7, #12]
 8010638:	440a      	add	r2, r1
 801063a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801063e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8010642:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010644:	2300      	movs	r3, #0
}
 8010646:	4618      	mov	r0, r3
 8010648:	3714      	adds	r7, #20
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr

08010652 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8010652:	b480      	push	{r7}
 8010654:	b085      	sub	sp, #20
 8010656:	af00      	add	r7, sp, #0
 8010658:	6078      	str	r0, [r7, #4]
 801065a:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801065c:	687b      	ldr	r3, [r7, #4]
 801065e:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010660:	683b      	ldr	r3, [r7, #0]
 8010662:	781b      	ldrb	r3, [r3, #0]
 8010664:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	785b      	ldrb	r3, [r3, #1]
 801066a:	2b01      	cmp	r3, #1
 801066c:	d128      	bne.n	80106c0 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	015a      	lsls	r2, r3, #5
 8010672:	68fb      	ldr	r3, [r7, #12]
 8010674:	4413      	add	r3, r2
 8010676:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	68ba      	ldr	r2, [r7, #8]
 801067e:	0151      	lsls	r1, r2, #5
 8010680:	68fa      	ldr	r2, [r7, #12]
 8010682:	440a      	add	r2, r1
 8010684:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8010688:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 801068c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801068e:	683b      	ldr	r3, [r7, #0]
 8010690:	78db      	ldrb	r3, [r3, #3]
 8010692:	2b03      	cmp	r3, #3
 8010694:	d003      	beq.n	801069e <USB_EPClearStall+0x4c>
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	78db      	ldrb	r3, [r3, #3]
 801069a:	2b02      	cmp	r3, #2
 801069c:	d138      	bne.n	8010710 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801069e:	68bb      	ldr	r3, [r7, #8]
 80106a0:	015a      	lsls	r2, r3, #5
 80106a2:	68fb      	ldr	r3, [r7, #12]
 80106a4:	4413      	add	r3, r2
 80106a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80106aa:	681b      	ldr	r3, [r3, #0]
 80106ac:	68ba      	ldr	r2, [r7, #8]
 80106ae:	0151      	lsls	r1, r2, #5
 80106b0:	68fa      	ldr	r2, [r7, #12]
 80106b2:	440a      	add	r2, r1
 80106b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80106b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80106bc:	6013      	str	r3, [r2, #0]
 80106be:	e027      	b.n	8010710 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80106c0:	68bb      	ldr	r3, [r7, #8]
 80106c2:	015a      	lsls	r2, r3, #5
 80106c4:	68fb      	ldr	r3, [r7, #12]
 80106c6:	4413      	add	r3, r2
 80106c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106cc:	681b      	ldr	r3, [r3, #0]
 80106ce:	68ba      	ldr	r2, [r7, #8]
 80106d0:	0151      	lsls	r1, r2, #5
 80106d2:	68fa      	ldr	r2, [r7, #12]
 80106d4:	440a      	add	r2, r1
 80106d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80106da:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80106de:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80106e0:	683b      	ldr	r3, [r7, #0]
 80106e2:	78db      	ldrb	r3, [r3, #3]
 80106e4:	2b03      	cmp	r3, #3
 80106e6:	d003      	beq.n	80106f0 <USB_EPClearStall+0x9e>
 80106e8:	683b      	ldr	r3, [r7, #0]
 80106ea:	78db      	ldrb	r3, [r3, #3]
 80106ec:	2b02      	cmp	r3, #2
 80106ee:	d10f      	bne.n	8010710 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80106f0:	68bb      	ldr	r3, [r7, #8]
 80106f2:	015a      	lsls	r2, r3, #5
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	4413      	add	r3, r2
 80106f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80106fc:	681b      	ldr	r3, [r3, #0]
 80106fe:	68ba      	ldr	r2, [r7, #8]
 8010700:	0151      	lsls	r1, r2, #5
 8010702:	68fa      	ldr	r2, [r7, #12]
 8010704:	440a      	add	r2, r1
 8010706:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 801070a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 801070e:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8010710:	2300      	movs	r3, #0
}
 8010712:	4618      	mov	r0, r3
 8010714:	3714      	adds	r7, #20
 8010716:	46bd      	mov	sp, r7
 8010718:	f85d 7b04 	ldr.w	r7, [sp], #4
 801071c:	4770      	bx	lr

0801071e <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801071e:	b480      	push	{r7}
 8010720:	b085      	sub	sp, #20
 8010722:	af00      	add	r7, sp, #0
 8010724:	6078      	str	r0, [r7, #4]
 8010726:	460b      	mov	r3, r1
 8010728:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801072a:	687b      	ldr	r3, [r7, #4]
 801072c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801072e:	68fb      	ldr	r3, [r7, #12]
 8010730:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	68fa      	ldr	r2, [r7, #12]
 8010738:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 801073c:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8010740:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010748:	681a      	ldr	r2, [r3, #0]
 801074a:	78fb      	ldrb	r3, [r7, #3]
 801074c:	011b      	lsls	r3, r3, #4
 801074e:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8010752:	68f9      	ldr	r1, [r7, #12]
 8010754:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8010758:	4313      	orrs	r3, r2
 801075a:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801075c:	2300      	movs	r3, #0
}
 801075e:	4618      	mov	r0, r3
 8010760:	3714      	adds	r7, #20
 8010762:	46bd      	mov	sp, r7
 8010764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010768:	4770      	bx	lr

0801076a <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 801076a:	b480      	push	{r7}
 801076c:	b085      	sub	sp, #20
 801076e:	af00      	add	r7, sp, #0
 8010770:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801077c:	681b      	ldr	r3, [r3, #0]
 801077e:	68fa      	ldr	r2, [r7, #12]
 8010780:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010784:	f023 0303 	bic.w	r3, r3, #3
 8010788:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801078a:	68fb      	ldr	r3, [r7, #12]
 801078c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010790:	685b      	ldr	r3, [r3, #4]
 8010792:	68fa      	ldr	r2, [r7, #12]
 8010794:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010798:	f023 0302 	bic.w	r3, r3, #2
 801079c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801079e:	2300      	movs	r3, #0
}
 80107a0:	4618      	mov	r0, r3
 80107a2:	3714      	adds	r7, #20
 80107a4:	46bd      	mov	sp, r7
 80107a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107aa:	4770      	bx	lr

080107ac <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80107ac:	b480      	push	{r7}
 80107ae:	b085      	sub	sp, #20
 80107b0:	af00      	add	r7, sp, #0
 80107b2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80107b8:	68fb      	ldr	r3, [r7, #12]
 80107ba:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80107be:	681b      	ldr	r3, [r3, #0]
 80107c0:	68fa      	ldr	r2, [r7, #12]
 80107c2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80107c6:	f023 0303 	bic.w	r3, r3, #3
 80107ca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80107cc:	68fb      	ldr	r3, [r7, #12]
 80107ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80107d2:	685b      	ldr	r3, [r3, #4]
 80107d4:	68fa      	ldr	r2, [r7, #12]
 80107d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80107da:	f043 0302 	orr.w	r3, r3, #2
 80107de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80107e0:	2300      	movs	r3, #0
}
 80107e2:	4618      	mov	r0, r3
 80107e4:	3714      	adds	r7, #20
 80107e6:	46bd      	mov	sp, r7
 80107e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ec:	4770      	bx	lr

080107ee <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80107ee:	b480      	push	{r7}
 80107f0:	b085      	sub	sp, #20
 80107f2:	af00      	add	r7, sp, #0
 80107f4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	695b      	ldr	r3, [r3, #20]
 80107fa:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	699b      	ldr	r3, [r3, #24]
 8010800:	68fa      	ldr	r2, [r7, #12]
 8010802:	4013      	ands	r3, r2
 8010804:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8010806:	68fb      	ldr	r3, [r7, #12]
}
 8010808:	4618      	mov	r0, r3
 801080a:	3714      	adds	r7, #20
 801080c:	46bd      	mov	sp, r7
 801080e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010812:	4770      	bx	lr

08010814 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010814:	b480      	push	{r7}
 8010816:	b085      	sub	sp, #20
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010820:	68fb      	ldr	r3, [r7, #12]
 8010822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010826:	699b      	ldr	r3, [r3, #24]
 8010828:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801082a:	68fb      	ldr	r3, [r7, #12]
 801082c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010830:	69db      	ldr	r3, [r3, #28]
 8010832:	68ba      	ldr	r2, [r7, #8]
 8010834:	4013      	ands	r3, r2
 8010836:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8010838:	68bb      	ldr	r3, [r7, #8]
 801083a:	0c1b      	lsrs	r3, r3, #16
}
 801083c:	4618      	mov	r0, r3
 801083e:	3714      	adds	r7, #20
 8010840:	46bd      	mov	sp, r7
 8010842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010846:	4770      	bx	lr

08010848 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8010848:	b480      	push	{r7}
 801084a:	b085      	sub	sp, #20
 801084c:	af00      	add	r7, sp, #0
 801084e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801085a:	699b      	ldr	r3, [r3, #24]
 801085c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8010864:	69db      	ldr	r3, [r3, #28]
 8010866:	68ba      	ldr	r2, [r7, #8]
 8010868:	4013      	ands	r3, r2
 801086a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801086c:	68bb      	ldr	r3, [r7, #8]
 801086e:	b29b      	uxth	r3, r3
}
 8010870:	4618      	mov	r0, r3
 8010872:	3714      	adds	r7, #20
 8010874:	46bd      	mov	sp, r7
 8010876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801087a:	4770      	bx	lr

0801087c <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801087c:	b480      	push	{r7}
 801087e:	b085      	sub	sp, #20
 8010880:	af00      	add	r7, sp, #0
 8010882:	6078      	str	r0, [r7, #4]
 8010884:	460b      	mov	r3, r1
 8010886:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010888:	687b      	ldr	r3, [r7, #4]
 801088a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801088c:	78fb      	ldrb	r3, [r7, #3]
 801088e:	015a      	lsls	r2, r3, #5
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	4413      	add	r3, r2
 8010894:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010898:	689b      	ldr	r3, [r3, #8]
 801089a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801089c:	68fb      	ldr	r3, [r7, #12]
 801089e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108a2:	695b      	ldr	r3, [r3, #20]
 80108a4:	68ba      	ldr	r2, [r7, #8]
 80108a6:	4013      	ands	r3, r2
 80108a8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80108aa:	68bb      	ldr	r3, [r7, #8]
}
 80108ac:	4618      	mov	r0, r3
 80108ae:	3714      	adds	r7, #20
 80108b0:	46bd      	mov	sp, r7
 80108b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108b6:	4770      	bx	lr

080108b8 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80108b8:	b480      	push	{r7}
 80108ba:	b087      	sub	sp, #28
 80108bc:	af00      	add	r7, sp, #0
 80108be:	6078      	str	r0, [r7, #4]
 80108c0:	460b      	mov	r3, r1
 80108c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80108c4:	687b      	ldr	r3, [r7, #4]
 80108c6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80108c8:	697b      	ldr	r3, [r7, #20]
 80108ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108ce:	691b      	ldr	r3, [r3, #16]
 80108d0:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80108d2:	697b      	ldr	r3, [r7, #20]
 80108d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80108d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80108da:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80108dc:	78fb      	ldrb	r3, [r7, #3]
 80108de:	f003 030f 	and.w	r3, r3, #15
 80108e2:	68fa      	ldr	r2, [r7, #12]
 80108e4:	fa22 f303 	lsr.w	r3, r2, r3
 80108e8:	01db      	lsls	r3, r3, #7
 80108ea:	b2db      	uxtb	r3, r3
 80108ec:	693a      	ldr	r2, [r7, #16]
 80108ee:	4313      	orrs	r3, r2
 80108f0:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80108f2:	78fb      	ldrb	r3, [r7, #3]
 80108f4:	015a      	lsls	r2, r3, #5
 80108f6:	697b      	ldr	r3, [r7, #20]
 80108f8:	4413      	add	r3, r2
 80108fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80108fe:	689b      	ldr	r3, [r3, #8]
 8010900:	693a      	ldr	r2, [r7, #16]
 8010902:	4013      	ands	r3, r2
 8010904:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8010906:	68bb      	ldr	r3, [r7, #8]
}
 8010908:	4618      	mov	r0, r3
 801090a:	371c      	adds	r7, #28
 801090c:	46bd      	mov	sp, r7
 801090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010912:	4770      	bx	lr

08010914 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8010914:	b480      	push	{r7}
 8010916:	b083      	sub	sp, #12
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801091c:	687b      	ldr	r3, [r7, #4]
 801091e:	695b      	ldr	r3, [r3, #20]
 8010920:	f003 0301 	and.w	r3, r3, #1
}
 8010924:	4618      	mov	r0, r3
 8010926:	370c      	adds	r7, #12
 8010928:	46bd      	mov	sp, r7
 801092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092e:	4770      	bx	lr

08010930 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8010930:	b480      	push	{r7}
 8010932:	b085      	sub	sp, #20
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801093c:	68fb      	ldr	r3, [r7, #12]
 801093e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	68fa      	ldr	r2, [r7, #12]
 8010946:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 801094a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 801094e:	f023 0307 	bic.w	r3, r3, #7
 8010952:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8010954:	68fb      	ldr	r3, [r7, #12]
 8010956:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 801095a:	685b      	ldr	r3, [r3, #4]
 801095c:	68fa      	ldr	r2, [r7, #12]
 801095e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8010962:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8010966:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8010968:	2300      	movs	r3, #0
}
 801096a:	4618      	mov	r0, r3
 801096c:	3714      	adds	r7, #20
 801096e:	46bd      	mov	sp, r7
 8010970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010974:	4770      	bx	lr
	...

08010978 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8010978:	b480      	push	{r7}
 801097a:	b087      	sub	sp, #28
 801097c:	af00      	add	r7, sp, #0
 801097e:	60f8      	str	r0, [r7, #12]
 8010980:	460b      	mov	r3, r1
 8010982:	607a      	str	r2, [r7, #4]
 8010984:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010986:	68fb      	ldr	r3, [r7, #12]
 8010988:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	333c      	adds	r3, #60	; 0x3c
 801098e:	3304      	adds	r3, #4
 8010990:	681b      	ldr	r3, [r3, #0]
 8010992:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	4a26      	ldr	r2, [pc, #152]	; (8010a30 <USB_EP0_OutStart+0xb8>)
 8010998:	4293      	cmp	r3, r2
 801099a:	d90a      	bls.n	80109b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801099c:	697b      	ldr	r3, [r7, #20]
 801099e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109a2:	681b      	ldr	r3, [r3, #0]
 80109a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80109a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80109ac:	d101      	bne.n	80109b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80109ae:	2300      	movs	r3, #0
 80109b0:	e037      	b.n	8010a22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80109b2:	697b      	ldr	r3, [r7, #20]
 80109b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109b8:	461a      	mov	r2, r3
 80109ba:	2300      	movs	r3, #0
 80109bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80109be:	697b      	ldr	r3, [r7, #20]
 80109c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109c4:	691b      	ldr	r3, [r3, #16]
 80109c6:	697a      	ldr	r2, [r7, #20]
 80109c8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80109cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80109d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80109d2:	697b      	ldr	r3, [r7, #20]
 80109d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109d8:	691b      	ldr	r3, [r3, #16]
 80109da:	697a      	ldr	r2, [r7, #20]
 80109dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80109e0:	f043 0318 	orr.w	r3, r3, #24
 80109e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80109e6:	697b      	ldr	r3, [r7, #20]
 80109e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80109ec:	691b      	ldr	r3, [r3, #16]
 80109ee:	697a      	ldr	r2, [r7, #20]
 80109f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80109f4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80109f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80109fa:	7afb      	ldrb	r3, [r7, #11]
 80109fc:	2b01      	cmp	r3, #1
 80109fe:	d10f      	bne.n	8010a20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8010a00:	697b      	ldr	r3, [r7, #20]
 8010a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010a06:	461a      	mov	r2, r3
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8010a0c:	697b      	ldr	r3, [r7, #20]
 8010a0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	697a      	ldr	r2, [r7, #20]
 8010a16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8010a1a:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8010a1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8010a20:	2300      	movs	r3, #0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	371c      	adds	r7, #28
 8010a26:	46bd      	mov	sp, r7
 8010a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a2c:	4770      	bx	lr
 8010a2e:	bf00      	nop
 8010a30:	4f54300a 	.word	0x4f54300a

08010a34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8010a34:	b480      	push	{r7}
 8010a36:	b085      	sub	sp, #20
 8010a38:	af00      	add	r7, sp, #0
 8010a3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	3301      	adds	r3, #1
 8010a44:	60fb      	str	r3, [r7, #12]
 8010a46:	4a13      	ldr	r2, [pc, #76]	; (8010a94 <USB_CoreReset+0x60>)
 8010a48:	4293      	cmp	r3, r2
 8010a4a:	d901      	bls.n	8010a50 <USB_CoreReset+0x1c>
    {
      return HAL_TIMEOUT;
 8010a4c:	2303      	movs	r3, #3
 8010a4e:	e01a      	b.n	8010a86 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010a50:	687b      	ldr	r3, [r7, #4]
 8010a52:	691b      	ldr	r3, [r3, #16]
 8010a54:	2b00      	cmp	r3, #0
 8010a56:	daf3      	bge.n	8010a40 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8010a58:	2300      	movs	r3, #0
 8010a5a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8010a5c:	687b      	ldr	r3, [r7, #4]
 8010a5e:	691b      	ldr	r3, [r3, #16]
 8010a60:	f043 0201 	orr.w	r2, r3, #1
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	3301      	adds	r3, #1
 8010a6c:	60fb      	str	r3, [r7, #12]
 8010a6e:	4a09      	ldr	r2, [pc, #36]	; (8010a94 <USB_CoreReset+0x60>)
 8010a70:	4293      	cmp	r3, r2
 8010a72:	d901      	bls.n	8010a78 <USB_CoreReset+0x44>
    {
      return HAL_TIMEOUT;
 8010a74:	2303      	movs	r3, #3
 8010a76:	e006      	b.n	8010a86 <USB_CoreReset+0x52>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	691b      	ldr	r3, [r3, #16]
 8010a7c:	f003 0301 	and.w	r3, r3, #1
 8010a80:	2b01      	cmp	r3, #1
 8010a82:	d0f1      	beq.n	8010a68 <USB_CoreReset+0x34>

  return HAL_OK;
 8010a84:	2300      	movs	r3, #0
}
 8010a86:	4618      	mov	r0, r3
 8010a88:	3714      	adds	r7, #20
 8010a8a:	46bd      	mov	sp, r7
 8010a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a90:	4770      	bx	lr
 8010a92:	bf00      	nop
 8010a94:	00030d40 	.word	0x00030d40

08010a98 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8010a98:	b580      	push	{r7, lr}
 8010a9a:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8010a9c:	4904      	ldr	r1, [pc, #16]	; (8010ab0 <MX_FATFS_Init+0x18>)
 8010a9e:	4805      	ldr	r0, [pc, #20]	; (8010ab4 <MX_FATFS_Init+0x1c>)
 8010aa0:	f004 fffe 	bl	8015aa0 <FATFS_LinkDriver>
 8010aa4:	4603      	mov	r3, r0
 8010aa6:	461a      	mov	r2, r3
 8010aa8:	4b03      	ldr	r3, [pc, #12]	; (8010ab8 <MX_FATFS_Init+0x20>)
 8010aaa:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8010aac:	bf00      	nop
 8010aae:	bd80      	pop	{r7, pc}
 8010ab0:	20007238 	.word	0x20007238
 8010ab4:	20000064 	.word	0x20000064
 8010ab8:	2000723c 	.word	0x2000723c

08010abc <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8010abc:	b480      	push	{r7}
 8010abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8010ac0:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	46bd      	mov	sp, r7
 8010ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aca:	4770      	bx	lr

08010acc <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b082      	sub	sp, #8
 8010ad0:	af00      	add	r7, sp, #0
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 8010ad6:	79fb      	ldrb	r3, [r7, #7]
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f000 f9dd 	bl	8010e98 <USER_SPI_initialize>
 8010ade:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8010ae0:	4618      	mov	r0, r3
 8010ae2:	3708      	adds	r7, #8
 8010ae4:	46bd      	mov	sp, r7
 8010ae6:	bd80      	pop	{r7, pc}

08010ae8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b082      	sub	sp, #8
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	4603      	mov	r3, r0
 8010af0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 8010af2:	79fb      	ldrb	r3, [r7, #7]
 8010af4:	4618      	mov	r0, r3
 8010af6:	f000 fab9 	bl	801106c <USER_SPI_status>
 8010afa:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8010afc:	4618      	mov	r0, r3
 8010afe:	3708      	adds	r7, #8
 8010b00:	46bd      	mov	sp, r7
 8010b02:	bd80      	pop	{r7, pc}

08010b04 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	b084      	sub	sp, #16
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	60b9      	str	r1, [r7, #8]
 8010b0c:	607a      	str	r2, [r7, #4]
 8010b0e:	603b      	str	r3, [r7, #0]
 8010b10:	4603      	mov	r3, r0
 8010b12:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 8010b14:	7bf8      	ldrb	r0, [r7, #15]
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	687a      	ldr	r2, [r7, #4]
 8010b1a:	68b9      	ldr	r1, [r7, #8]
 8010b1c:	f000 fabc 	bl	8011098 <USER_SPI_read>
 8010b20:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8010b22:	4618      	mov	r0, r3
 8010b24:	3710      	adds	r7, #16
 8010b26:	46bd      	mov	sp, r7
 8010b28:	bd80      	pop	{r7, pc}

08010b2a <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8010b2a:	b580      	push	{r7, lr}
 8010b2c:	b084      	sub	sp, #16
 8010b2e:	af00      	add	r7, sp, #0
 8010b30:	60b9      	str	r1, [r7, #8]
 8010b32:	607a      	str	r2, [r7, #4]
 8010b34:	603b      	str	r3, [r7, #0]
 8010b36:	4603      	mov	r3, r0
 8010b38:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 8010b3a:	7bf8      	ldrb	r0, [r7, #15]
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	687a      	ldr	r2, [r7, #4]
 8010b40:	68b9      	ldr	r1, [r7, #8]
 8010b42:	f000 fb0f 	bl	8011164 <USER_SPI_write>
 8010b46:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8010b48:	4618      	mov	r0, r3
 8010b4a:	3710      	adds	r7, #16
 8010b4c:	46bd      	mov	sp, r7
 8010b4e:	bd80      	pop	{r7, pc}

08010b50 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8010b50:	b580      	push	{r7, lr}
 8010b52:	b082      	sub	sp, #8
 8010b54:	af00      	add	r7, sp, #0
 8010b56:	4603      	mov	r3, r0
 8010b58:	603a      	str	r2, [r7, #0]
 8010b5a:	71fb      	strb	r3, [r7, #7]
 8010b5c:	460b      	mov	r3, r1
 8010b5e:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 8010b60:	79b9      	ldrb	r1, [r7, #6]
 8010b62:	79fb      	ldrb	r3, [r7, #7]
 8010b64:	683a      	ldr	r2, [r7, #0]
 8010b66:	4618      	mov	r0, r3
 8010b68:	f000 fb78 	bl	801125c <USER_SPI_ioctl>
 8010b6c:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8010b6e:	4618      	mov	r0, r3
 8010b70:	3708      	adds	r7, #8
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
	...

08010b78 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 8010b78:	b580      	push	{r7, lr}
 8010b7a:	b082      	sub	sp, #8
 8010b7c:	af00      	add	r7, sp, #0
 8010b7e:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8010b80:	f7f7 fec2 	bl	8008908 <HAL_GetTick>
 8010b84:	4603      	mov	r3, r0
 8010b86:	4a04      	ldr	r2, [pc, #16]	; (8010b98 <SPI_Timer_On+0x20>)
 8010b88:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 8010b8a:	4a04      	ldr	r2, [pc, #16]	; (8010b9c <SPI_Timer_On+0x24>)
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	6013      	str	r3, [r2, #0]
}
 8010b90:	bf00      	nop
 8010b92:	3708      	adds	r7, #8
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	200076a4 	.word	0x200076a4
 8010b9c:	200076a8 	.word	0x200076a8

08010ba0 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8010ba0:	b580      	push	{r7, lr}
 8010ba2:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8010ba4:	f7f7 feb0 	bl	8008908 <HAL_GetTick>
 8010ba8:	4602      	mov	r2, r0
 8010baa:	4b06      	ldr	r3, [pc, #24]	; (8010bc4 <SPI_Timer_Status+0x24>)
 8010bac:	681b      	ldr	r3, [r3, #0]
 8010bae:	1ad2      	subs	r2, r2, r3
 8010bb0:	4b05      	ldr	r3, [pc, #20]	; (8010bc8 <SPI_Timer_Status+0x28>)
 8010bb2:	681b      	ldr	r3, [r3, #0]
 8010bb4:	429a      	cmp	r2, r3
 8010bb6:	bf34      	ite	cc
 8010bb8:	2301      	movcc	r3, #1
 8010bba:	2300      	movcs	r3, #0
 8010bbc:	b2db      	uxtb	r3, r3
}
 8010bbe:	4618      	mov	r0, r3
 8010bc0:	bd80      	pop	{r7, pc}
 8010bc2:	bf00      	nop
 8010bc4:	200076a4 	.word	0x200076a4
 8010bc8:	200076a8 	.word	0x200076a8

08010bcc <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b086      	sub	sp, #24
 8010bd0:	af02      	add	r7, sp, #8
 8010bd2:	4603      	mov	r3, r0
 8010bd4:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 8010bd6:	f107 020f 	add.w	r2, r7, #15
 8010bda:	1df9      	adds	r1, r7, #7
 8010bdc:	2332      	movs	r3, #50	; 0x32
 8010bde:	9300      	str	r3, [sp, #0]
 8010be0:	2301      	movs	r3, #1
 8010be2:	4804      	ldr	r0, [pc, #16]	; (8010bf4 <xchg_spi+0x28>)
 8010be4:	f7fc ff68 	bl	800dab8 <HAL_SPI_TransmitReceive>
    return rxDat;
 8010be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bea:	4618      	mov	r0, r3
 8010bec:	3710      	adds	r7, #16
 8010bee:	46bd      	mov	sp, r7
 8010bf0:	bd80      	pop	{r7, pc}
 8010bf2:	bf00      	nop
 8010bf4:	20005fd0 	.word	0x20005fd0

08010bf8 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8010bf8:	b590      	push	{r4, r7, lr}
 8010bfa:	b085      	sub	sp, #20
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	6078      	str	r0, [r7, #4]
 8010c00:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 8010c02:	2300      	movs	r3, #0
 8010c04:	60fb      	str	r3, [r7, #12]
 8010c06:	e00a      	b.n	8010c1e <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8010c08:	687a      	ldr	r2, [r7, #4]
 8010c0a:	68fb      	ldr	r3, [r7, #12]
 8010c0c:	18d4      	adds	r4, r2, r3
 8010c0e:	20ff      	movs	r0, #255	; 0xff
 8010c10:	f7ff ffdc 	bl	8010bcc <xchg_spi>
 8010c14:	4603      	mov	r3, r0
 8010c16:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8010c18:	68fb      	ldr	r3, [r7, #12]
 8010c1a:	3301      	adds	r3, #1
 8010c1c:	60fb      	str	r3, [r7, #12]
 8010c1e:	68fa      	ldr	r2, [r7, #12]
 8010c20:	683b      	ldr	r3, [r7, #0]
 8010c22:	429a      	cmp	r2, r3
 8010c24:	d3f0      	bcc.n	8010c08 <rcvr_spi_multi+0x10>
	}
}
 8010c26:	bf00      	nop
 8010c28:	bf00      	nop
 8010c2a:	3714      	adds	r7, #20
 8010c2c:	46bd      	mov	sp, r7
 8010c2e:	bd90      	pop	{r4, r7, pc}

08010c30 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8010c30:	b580      	push	{r7, lr}
 8010c32:	b084      	sub	sp, #16
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
 8010c38:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 8010c3a:	2300      	movs	r3, #0
 8010c3c:	60fb      	str	r3, [r7, #12]
 8010c3e:	e009      	b.n	8010c54 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 8010c40:	687a      	ldr	r2, [r7, #4]
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	4413      	add	r3, r2
 8010c46:	781b      	ldrb	r3, [r3, #0]
 8010c48:	4618      	mov	r0, r3
 8010c4a:	f7ff ffbf 	bl	8010bcc <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 8010c4e:	68fb      	ldr	r3, [r7, #12]
 8010c50:	3301      	adds	r3, #1
 8010c52:	60fb      	str	r3, [r7, #12]
 8010c54:	68fa      	ldr	r2, [r7, #12]
 8010c56:	683b      	ldr	r3, [r7, #0]
 8010c58:	429a      	cmp	r2, r3
 8010c5a:	d3f1      	bcc.n	8010c40 <xmit_spi_multi+0x10>
	}
}
 8010c5c:	bf00      	nop
 8010c5e:	bf00      	nop
 8010c60:	3710      	adds	r7, #16
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}

08010c66 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8010c66:	b580      	push	{r7, lr}
 8010c68:	b086      	sub	sp, #24
 8010c6a:	af00      	add	r7, sp, #0
 8010c6c:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8010c6e:	f7f7 fe4b 	bl	8008908 <HAL_GetTick>
 8010c72:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8010c78:	20ff      	movs	r0, #255	; 0xff
 8010c7a:	f7ff ffa7 	bl	8010bcc <xchg_spi>
 8010c7e:	4603      	mov	r3, r0
 8010c80:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8010c82:	7bfb      	ldrb	r3, [r7, #15]
 8010c84:	2bff      	cmp	r3, #255	; 0xff
 8010c86:	d007      	beq.n	8010c98 <wait_ready+0x32>
 8010c88:	f7f7 fe3e 	bl	8008908 <HAL_GetTick>
 8010c8c:	4602      	mov	r2, r0
 8010c8e:	697b      	ldr	r3, [r7, #20]
 8010c90:	1ad3      	subs	r3, r2, r3
 8010c92:	693a      	ldr	r2, [r7, #16]
 8010c94:	429a      	cmp	r2, r3
 8010c96:	d8ef      	bhi.n	8010c78 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 8010c98:	7bfb      	ldrb	r3, [r7, #15]
 8010c9a:	2bff      	cmp	r3, #255	; 0xff
 8010c9c:	bf0c      	ite	eq
 8010c9e:	2301      	moveq	r3, #1
 8010ca0:	2300      	movne	r3, #0
 8010ca2:	b2db      	uxtb	r3, r3
}
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	3718      	adds	r7, #24
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}

08010cac <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8010cb0:	2201      	movs	r2, #1
 8010cb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010cb6:	4804      	ldr	r0, [pc, #16]	; (8010cc8 <despiselect+0x1c>)
 8010cb8:	f7f8 fd3e 	bl	8009738 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8010cbc:	20ff      	movs	r0, #255	; 0xff
 8010cbe:	f7ff ff85 	bl	8010bcc <xchg_spi>

}
 8010cc2:	bf00      	nop
 8010cc4:	bd80      	pop	{r7, pc}
 8010cc6:	bf00      	nop
 8010cc8:	40021400 	.word	0x40021400

08010ccc <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8010ccc:	b580      	push	{r7, lr}
 8010cce:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010cd6:	480a      	ldr	r0, [pc, #40]	; (8010d00 <spiselect+0x34>)
 8010cd8:	f7f8 fd2e 	bl	8009738 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8010cdc:	20ff      	movs	r0, #255	; 0xff
 8010cde:	f7ff ff75 	bl	8010bcc <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8010ce2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010ce6:	f7ff ffbe 	bl	8010c66 <wait_ready>
 8010cea:	4603      	mov	r3, r0
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d001      	beq.n	8010cf4 <spiselect+0x28>
 8010cf0:	2301      	movs	r3, #1
 8010cf2:	e002      	b.n	8010cfa <spiselect+0x2e>

	despiselect();
 8010cf4:	f7ff ffda 	bl	8010cac <despiselect>
	return 0;	/* Timeout */
 8010cf8:	2300      	movs	r3, #0
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	bd80      	pop	{r7, pc}
 8010cfe:	bf00      	nop
 8010d00:	40021400 	.word	0x40021400

08010d04 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8010d04:	b580      	push	{r7, lr}
 8010d06:	b084      	sub	sp, #16
 8010d08:	af00      	add	r7, sp, #0
 8010d0a:	6078      	str	r0, [r7, #4]
 8010d0c:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8010d0e:	20c8      	movs	r0, #200	; 0xc8
 8010d10:	f7ff ff32 	bl	8010b78 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8010d14:	20ff      	movs	r0, #255	; 0xff
 8010d16:	f7ff ff59 	bl	8010bcc <xchg_spi>
 8010d1a:	4603      	mov	r3, r0
 8010d1c:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8010d1e:	7bfb      	ldrb	r3, [r7, #15]
 8010d20:	2bff      	cmp	r3, #255	; 0xff
 8010d22:	d104      	bne.n	8010d2e <rcvr_datablock+0x2a>
 8010d24:	f7ff ff3c 	bl	8010ba0 <SPI_Timer_Status>
 8010d28:	4603      	mov	r3, r0
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d1f2      	bne.n	8010d14 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8010d2e:	7bfb      	ldrb	r3, [r7, #15]
 8010d30:	2bfe      	cmp	r3, #254	; 0xfe
 8010d32:	d001      	beq.n	8010d38 <rcvr_datablock+0x34>
 8010d34:	2300      	movs	r3, #0
 8010d36:	e00a      	b.n	8010d4e <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8010d38:	6839      	ldr	r1, [r7, #0]
 8010d3a:	6878      	ldr	r0, [r7, #4]
 8010d3c:	f7ff ff5c 	bl	8010bf8 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8010d40:	20ff      	movs	r0, #255	; 0xff
 8010d42:	f7ff ff43 	bl	8010bcc <xchg_spi>
 8010d46:	20ff      	movs	r0, #255	; 0xff
 8010d48:	f7ff ff40 	bl	8010bcc <xchg_spi>

	return 1;						/* Function succeeded */
 8010d4c:	2301      	movs	r3, #1
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3710      	adds	r7, #16
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bd80      	pop	{r7, pc}

08010d56 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8010d56:	b580      	push	{r7, lr}
 8010d58:	b084      	sub	sp, #16
 8010d5a:	af00      	add	r7, sp, #0
 8010d5c:	6078      	str	r0, [r7, #4]
 8010d5e:	460b      	mov	r3, r1
 8010d60:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8010d62:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8010d66:	f7ff ff7e 	bl	8010c66 <wait_ready>
 8010d6a:	4603      	mov	r3, r0
 8010d6c:	2b00      	cmp	r3, #0
 8010d6e:	d101      	bne.n	8010d74 <xmit_datablock+0x1e>
 8010d70:	2300      	movs	r3, #0
 8010d72:	e01e      	b.n	8010db2 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 8010d74:	78fb      	ldrb	r3, [r7, #3]
 8010d76:	4618      	mov	r0, r3
 8010d78:	f7ff ff28 	bl	8010bcc <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8010d7c:	78fb      	ldrb	r3, [r7, #3]
 8010d7e:	2bfd      	cmp	r3, #253	; 0xfd
 8010d80:	d016      	beq.n	8010db0 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 8010d82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010d86:	6878      	ldr	r0, [r7, #4]
 8010d88:	f7ff ff52 	bl	8010c30 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8010d8c:	20ff      	movs	r0, #255	; 0xff
 8010d8e:	f7ff ff1d 	bl	8010bcc <xchg_spi>
 8010d92:	20ff      	movs	r0, #255	; 0xff
 8010d94:	f7ff ff1a 	bl	8010bcc <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8010d98:	20ff      	movs	r0, #255	; 0xff
 8010d9a:	f7ff ff17 	bl	8010bcc <xchg_spi>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8010da2:	7bfb      	ldrb	r3, [r7, #15]
 8010da4:	f003 031f 	and.w	r3, r3, #31
 8010da8:	2b05      	cmp	r3, #5
 8010daa:	d001      	beq.n	8010db0 <xmit_datablock+0x5a>
 8010dac:	2300      	movs	r3, #0
 8010dae:	e000      	b.n	8010db2 <xmit_datablock+0x5c>
	}
	return 1;
 8010db0:	2301      	movs	r3, #1
}
 8010db2:	4618      	mov	r0, r3
 8010db4:	3710      	adds	r7, #16
 8010db6:	46bd      	mov	sp, r7
 8010db8:	bd80      	pop	{r7, pc}

08010dba <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8010dba:	b580      	push	{r7, lr}
 8010dbc:	b084      	sub	sp, #16
 8010dbe:	af00      	add	r7, sp, #0
 8010dc0:	4603      	mov	r3, r0
 8010dc2:	6039      	str	r1, [r7, #0]
 8010dc4:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8010dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	da0e      	bge.n	8010dec <send_cmd+0x32>
		cmd &= 0x7F;
 8010dce:	79fb      	ldrb	r3, [r7, #7]
 8010dd0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010dd4:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 8010dd6:	2100      	movs	r1, #0
 8010dd8:	2037      	movs	r0, #55	; 0x37
 8010dda:	f7ff ffee 	bl	8010dba <send_cmd>
 8010dde:	4603      	mov	r3, r0
 8010de0:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8010de2:	7bbb      	ldrb	r3, [r7, #14]
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	d901      	bls.n	8010dec <send_cmd+0x32>
 8010de8:	7bbb      	ldrb	r3, [r7, #14]
 8010dea:	e051      	b.n	8010e90 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8010dec:	79fb      	ldrb	r3, [r7, #7]
 8010dee:	2b0c      	cmp	r3, #12
 8010df0:	d008      	beq.n	8010e04 <send_cmd+0x4a>
		despiselect();
 8010df2:	f7ff ff5b 	bl	8010cac <despiselect>
		if (!spiselect()) return 0xFF;
 8010df6:	f7ff ff69 	bl	8010ccc <spiselect>
 8010dfa:	4603      	mov	r3, r0
 8010dfc:	2b00      	cmp	r3, #0
 8010dfe:	d101      	bne.n	8010e04 <send_cmd+0x4a>
 8010e00:	23ff      	movs	r3, #255	; 0xff
 8010e02:	e045      	b.n	8010e90 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8010e04:	79fb      	ldrb	r3, [r7, #7]
 8010e06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010e0a:	b2db      	uxtb	r3, r3
 8010e0c:	4618      	mov	r0, r3
 8010e0e:	f7ff fedd 	bl	8010bcc <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8010e12:	683b      	ldr	r3, [r7, #0]
 8010e14:	0e1b      	lsrs	r3, r3, #24
 8010e16:	b2db      	uxtb	r3, r3
 8010e18:	4618      	mov	r0, r3
 8010e1a:	f7ff fed7 	bl	8010bcc <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8010e1e:	683b      	ldr	r3, [r7, #0]
 8010e20:	0c1b      	lsrs	r3, r3, #16
 8010e22:	b2db      	uxtb	r3, r3
 8010e24:	4618      	mov	r0, r3
 8010e26:	f7ff fed1 	bl	8010bcc <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	0a1b      	lsrs	r3, r3, #8
 8010e2e:	b2db      	uxtb	r3, r3
 8010e30:	4618      	mov	r0, r3
 8010e32:	f7ff fecb 	bl	8010bcc <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8010e36:	683b      	ldr	r3, [r7, #0]
 8010e38:	b2db      	uxtb	r3, r3
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	f7ff fec6 	bl	8010bcc <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8010e40:	2301      	movs	r3, #1
 8010e42:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8010e44:	79fb      	ldrb	r3, [r7, #7]
 8010e46:	2b00      	cmp	r3, #0
 8010e48:	d101      	bne.n	8010e4e <send_cmd+0x94>
 8010e4a:	2395      	movs	r3, #149	; 0x95
 8010e4c:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8010e4e:	79fb      	ldrb	r3, [r7, #7]
 8010e50:	2b08      	cmp	r3, #8
 8010e52:	d101      	bne.n	8010e58 <send_cmd+0x9e>
 8010e54:	2387      	movs	r3, #135	; 0x87
 8010e56:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 8010e58:	7bfb      	ldrb	r3, [r7, #15]
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	f7ff feb6 	bl	8010bcc <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8010e60:	79fb      	ldrb	r3, [r7, #7]
 8010e62:	2b0c      	cmp	r3, #12
 8010e64:	d102      	bne.n	8010e6c <send_cmd+0xb2>
 8010e66:	20ff      	movs	r0, #255	; 0xff
 8010e68:	f7ff feb0 	bl	8010bcc <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8010e6c:	230a      	movs	r3, #10
 8010e6e:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 8010e70:	20ff      	movs	r0, #255	; 0xff
 8010e72:	f7ff feab 	bl	8010bcc <xchg_spi>
 8010e76:	4603      	mov	r3, r0
 8010e78:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 8010e7a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	da05      	bge.n	8010e8e <send_cmd+0xd4>
 8010e82:	7bfb      	ldrb	r3, [r7, #15]
 8010e84:	3b01      	subs	r3, #1
 8010e86:	73fb      	strb	r3, [r7, #15]
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d1f0      	bne.n	8010e70 <send_cmd+0xb6>

	return res;							/* Return received response */
 8010e8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e90:	4618      	mov	r0, r3
 8010e92:	3710      	adds	r7, #16
 8010e94:	46bd      	mov	sp, r7
 8010e96:	bd80      	pop	{r7, pc}

08010e98 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8010e98:	b590      	push	{r4, r7, lr}
 8010e9a:	b085      	sub	sp, #20
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	4603      	mov	r3, r0
 8010ea0:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8010ea2:	79fb      	ldrb	r3, [r7, #7]
 8010ea4:	2b00      	cmp	r3, #0
 8010ea6:	d001      	beq.n	8010eac <USER_SPI_initialize+0x14>
 8010ea8:	2301      	movs	r3, #1
 8010eaa:	e0d4      	b.n	8011056 <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8010eac:	4b6c      	ldr	r3, [pc, #432]	; (8011060 <USER_SPI_initialize+0x1c8>)
 8010eae:	781b      	ldrb	r3, [r3, #0]
 8010eb0:	b2db      	uxtb	r3, r3
 8010eb2:	f003 0302 	and.w	r3, r3, #2
 8010eb6:	2b00      	cmp	r3, #0
 8010eb8:	d003      	beq.n	8010ec2 <USER_SPI_initialize+0x2a>
 8010eba:	4b69      	ldr	r3, [pc, #420]	; (8011060 <USER_SPI_initialize+0x1c8>)
 8010ebc:	781b      	ldrb	r3, [r3, #0]
 8010ebe:	b2db      	uxtb	r3, r3
 8010ec0:	e0c9      	b.n	8011056 <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 8010ec2:	4b68      	ldr	r3, [pc, #416]	; (8011064 <USER_SPI_initialize+0x1cc>)
 8010ec4:	681b      	ldr	r3, [r3, #0]
 8010ec6:	681a      	ldr	r2, [r3, #0]
 8010ec8:	4b66      	ldr	r3, [pc, #408]	; (8011064 <USER_SPI_initialize+0x1cc>)
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	f042 0238 	orr.w	r2, r2, #56	; 0x38
 8010ed0:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8010ed2:	230a      	movs	r3, #10
 8010ed4:	73fb      	strb	r3, [r7, #15]
 8010ed6:	e005      	b.n	8010ee4 <USER_SPI_initialize+0x4c>
 8010ed8:	20ff      	movs	r0, #255	; 0xff
 8010eda:	f7ff fe77 	bl	8010bcc <xchg_spi>
 8010ede:	7bfb      	ldrb	r3, [r7, #15]
 8010ee0:	3b01      	subs	r3, #1
 8010ee2:	73fb      	strb	r3, [r7, #15]
 8010ee4:	7bfb      	ldrb	r3, [r7, #15]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d1f6      	bne.n	8010ed8 <USER_SPI_initialize+0x40>

	ty = 0;
 8010eea:	2300      	movs	r3, #0
 8010eec:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8010eee:	2100      	movs	r1, #0
 8010ef0:	2000      	movs	r0, #0
 8010ef2:	f7ff ff62 	bl	8010dba <send_cmd>
 8010ef6:	4603      	mov	r3, r0
 8010ef8:	2b01      	cmp	r3, #1
 8010efa:	f040 808b 	bne.w	8011014 <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8010efe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8010f02:	f7ff fe39 	bl	8010b78 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8010f06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010f0a:	2008      	movs	r0, #8
 8010f0c:	f7ff ff55 	bl	8010dba <send_cmd>
 8010f10:	4603      	mov	r3, r0
 8010f12:	2b01      	cmp	r3, #1
 8010f14:	d151      	bne.n	8010fba <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8010f16:	2300      	movs	r3, #0
 8010f18:	73fb      	strb	r3, [r7, #15]
 8010f1a:	e00d      	b.n	8010f38 <USER_SPI_initialize+0xa0>
 8010f1c:	7bfc      	ldrb	r4, [r7, #15]
 8010f1e:	20ff      	movs	r0, #255	; 0xff
 8010f20:	f7ff fe54 	bl	8010bcc <xchg_spi>
 8010f24:	4603      	mov	r3, r0
 8010f26:	461a      	mov	r2, r3
 8010f28:	f107 0310 	add.w	r3, r7, #16
 8010f2c:	4423      	add	r3, r4
 8010f2e:	f803 2c08 	strb.w	r2, [r3, #-8]
 8010f32:	7bfb      	ldrb	r3, [r7, #15]
 8010f34:	3301      	adds	r3, #1
 8010f36:	73fb      	strb	r3, [r7, #15]
 8010f38:	7bfb      	ldrb	r3, [r7, #15]
 8010f3a:	2b03      	cmp	r3, #3
 8010f3c:	d9ee      	bls.n	8010f1c <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8010f3e:	7abb      	ldrb	r3, [r7, #10]
 8010f40:	2b01      	cmp	r3, #1
 8010f42:	d167      	bne.n	8011014 <USER_SPI_initialize+0x17c>
 8010f44:	7afb      	ldrb	r3, [r7, #11]
 8010f46:	2baa      	cmp	r3, #170	; 0xaa
 8010f48:	d164      	bne.n	8011014 <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8010f4a:	bf00      	nop
 8010f4c:	f7ff fe28 	bl	8010ba0 <SPI_Timer_Status>
 8010f50:	4603      	mov	r3, r0
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d007      	beq.n	8010f66 <USER_SPI_initialize+0xce>
 8010f56:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8010f5a:	20a9      	movs	r0, #169	; 0xa9
 8010f5c:	f7ff ff2d 	bl	8010dba <send_cmd>
 8010f60:	4603      	mov	r3, r0
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d1f2      	bne.n	8010f4c <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8010f66:	f7ff fe1b 	bl	8010ba0 <SPI_Timer_Status>
 8010f6a:	4603      	mov	r3, r0
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	d051      	beq.n	8011014 <USER_SPI_initialize+0x17c>
 8010f70:	2100      	movs	r1, #0
 8010f72:	203a      	movs	r0, #58	; 0x3a
 8010f74:	f7ff ff21 	bl	8010dba <send_cmd>
 8010f78:	4603      	mov	r3, r0
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d14a      	bne.n	8011014 <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8010f7e:	2300      	movs	r3, #0
 8010f80:	73fb      	strb	r3, [r7, #15]
 8010f82:	e00d      	b.n	8010fa0 <USER_SPI_initialize+0x108>
 8010f84:	7bfc      	ldrb	r4, [r7, #15]
 8010f86:	20ff      	movs	r0, #255	; 0xff
 8010f88:	f7ff fe20 	bl	8010bcc <xchg_spi>
 8010f8c:	4603      	mov	r3, r0
 8010f8e:	461a      	mov	r2, r3
 8010f90:	f107 0310 	add.w	r3, r7, #16
 8010f94:	4423      	add	r3, r4
 8010f96:	f803 2c08 	strb.w	r2, [r3, #-8]
 8010f9a:	7bfb      	ldrb	r3, [r7, #15]
 8010f9c:	3301      	adds	r3, #1
 8010f9e:	73fb      	strb	r3, [r7, #15]
 8010fa0:	7bfb      	ldrb	r3, [r7, #15]
 8010fa2:	2b03      	cmp	r3, #3
 8010fa4:	d9ee      	bls.n	8010f84 <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8010fa6:	7a3b      	ldrb	r3, [r7, #8]
 8010fa8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010fac:	2b00      	cmp	r3, #0
 8010fae:	d001      	beq.n	8010fb4 <USER_SPI_initialize+0x11c>
 8010fb0:	230c      	movs	r3, #12
 8010fb2:	e000      	b.n	8010fb6 <USER_SPI_initialize+0x11e>
 8010fb4:	2304      	movs	r3, #4
 8010fb6:	737b      	strb	r3, [r7, #13]
 8010fb8:	e02c      	b.n	8011014 <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8010fba:	2100      	movs	r1, #0
 8010fbc:	20a9      	movs	r0, #169	; 0xa9
 8010fbe:	f7ff fefc 	bl	8010dba <send_cmd>
 8010fc2:	4603      	mov	r3, r0
 8010fc4:	2b01      	cmp	r3, #1
 8010fc6:	d804      	bhi.n	8010fd2 <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8010fc8:	2302      	movs	r3, #2
 8010fca:	737b      	strb	r3, [r7, #13]
 8010fcc:	23a9      	movs	r3, #169	; 0xa9
 8010fce:	73bb      	strb	r3, [r7, #14]
 8010fd0:	e003      	b.n	8010fda <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8010fd2:	2301      	movs	r3, #1
 8010fd4:	737b      	strb	r3, [r7, #13]
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8010fda:	bf00      	nop
 8010fdc:	f7ff fde0 	bl	8010ba0 <SPI_Timer_Status>
 8010fe0:	4603      	mov	r3, r0
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	d007      	beq.n	8010ff6 <USER_SPI_initialize+0x15e>
 8010fe6:	7bbb      	ldrb	r3, [r7, #14]
 8010fe8:	2100      	movs	r1, #0
 8010fea:	4618      	mov	r0, r3
 8010fec:	f7ff fee5 	bl	8010dba <send_cmd>
 8010ff0:	4603      	mov	r3, r0
 8010ff2:	2b00      	cmp	r3, #0
 8010ff4:	d1f2      	bne.n	8010fdc <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8010ff6:	f7ff fdd3 	bl	8010ba0 <SPI_Timer_Status>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d007      	beq.n	8011010 <USER_SPI_initialize+0x178>
 8011000:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011004:	2010      	movs	r0, #16
 8011006:	f7ff fed8 	bl	8010dba <send_cmd>
 801100a:	4603      	mov	r3, r0
 801100c:	2b00      	cmp	r3, #0
 801100e:	d001      	beq.n	8011014 <USER_SPI_initialize+0x17c>
				ty = 0;
 8011010:	2300      	movs	r3, #0
 8011012:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8011014:	4a14      	ldr	r2, [pc, #80]	; (8011068 <USER_SPI_initialize+0x1d0>)
 8011016:	7b7b      	ldrb	r3, [r7, #13]
 8011018:	7013      	strb	r3, [r2, #0]
	despiselect();
 801101a:	f7ff fe47 	bl	8010cac <despiselect>

	if (ty) {			/* OK */
 801101e:	7b7b      	ldrb	r3, [r7, #13]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d012      	beq.n	801104a <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 8011024:	4b0f      	ldr	r3, [pc, #60]	; (8011064 <USER_SPI_initialize+0x1cc>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	681b      	ldr	r3, [r3, #0]
 801102a:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 801102e:	4b0d      	ldr	r3, [pc, #52]	; (8011064 <USER_SPI_initialize+0x1cc>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	f042 0218 	orr.w	r2, r2, #24
 8011036:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8011038:	4b09      	ldr	r3, [pc, #36]	; (8011060 <USER_SPI_initialize+0x1c8>)
 801103a:	781b      	ldrb	r3, [r3, #0]
 801103c:	b2db      	uxtb	r3, r3
 801103e:	f023 0301 	bic.w	r3, r3, #1
 8011042:	b2da      	uxtb	r2, r3
 8011044:	4b06      	ldr	r3, [pc, #24]	; (8011060 <USER_SPI_initialize+0x1c8>)
 8011046:	701a      	strb	r2, [r3, #0]
 8011048:	e002      	b.n	8011050 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 801104a:	4b05      	ldr	r3, [pc, #20]	; (8011060 <USER_SPI_initialize+0x1c8>)
 801104c:	2201      	movs	r2, #1
 801104e:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8011050:	4b03      	ldr	r3, [pc, #12]	; (8011060 <USER_SPI_initialize+0x1c8>)
 8011052:	781b      	ldrb	r3, [r3, #0]
 8011054:	b2db      	uxtb	r3, r3
}
 8011056:	4618      	mov	r0, r3
 8011058:	3714      	adds	r7, #20
 801105a:	46bd      	mov	sp, r7
 801105c:	bd90      	pop	{r4, r7, pc}
 801105e:	bf00      	nop
 8011060:	20000078 	.word	0x20000078
 8011064:	20005fd0 	.word	0x20005fd0
 8011068:	20000830 	.word	0x20000830

0801106c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 801106c:	b480      	push	{r7}
 801106e:	b083      	sub	sp, #12
 8011070:	af00      	add	r7, sp, #0
 8011072:	4603      	mov	r3, r0
 8011074:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8011076:	79fb      	ldrb	r3, [r7, #7]
 8011078:	2b00      	cmp	r3, #0
 801107a:	d001      	beq.n	8011080 <USER_SPI_status+0x14>
 801107c:	2301      	movs	r3, #1
 801107e:	e002      	b.n	8011086 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8011080:	4b04      	ldr	r3, [pc, #16]	; (8011094 <USER_SPI_status+0x28>)
 8011082:	781b      	ldrb	r3, [r3, #0]
 8011084:	b2db      	uxtb	r3, r3
}
 8011086:	4618      	mov	r0, r3
 8011088:	370c      	adds	r7, #12
 801108a:	46bd      	mov	sp, r7
 801108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011090:	4770      	bx	lr
 8011092:	bf00      	nop
 8011094:	20000078 	.word	0x20000078

08011098 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8011098:	b580      	push	{r7, lr}
 801109a:	b084      	sub	sp, #16
 801109c:	af00      	add	r7, sp, #0
 801109e:	60b9      	str	r1, [r7, #8]
 80110a0:	607a      	str	r2, [r7, #4]
 80110a2:	603b      	str	r3, [r7, #0]
 80110a4:	4603      	mov	r3, r0
 80110a6:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 80110a8:	7bfb      	ldrb	r3, [r7, #15]
 80110aa:	2b00      	cmp	r3, #0
 80110ac:	d102      	bne.n	80110b4 <USER_SPI_read+0x1c>
 80110ae:	683b      	ldr	r3, [r7, #0]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d101      	bne.n	80110b8 <USER_SPI_read+0x20>
 80110b4:	2304      	movs	r3, #4
 80110b6:	e04d      	b.n	8011154 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 80110b8:	4b28      	ldr	r3, [pc, #160]	; (801115c <USER_SPI_read+0xc4>)
 80110ba:	781b      	ldrb	r3, [r3, #0]
 80110bc:	b2db      	uxtb	r3, r3
 80110be:	f003 0301 	and.w	r3, r3, #1
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	d001      	beq.n	80110ca <USER_SPI_read+0x32>
 80110c6:	2303      	movs	r3, #3
 80110c8:	e044      	b.n	8011154 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 80110ca:	4b25      	ldr	r3, [pc, #148]	; (8011160 <USER_SPI_read+0xc8>)
 80110cc:	781b      	ldrb	r3, [r3, #0]
 80110ce:	f003 0308 	and.w	r3, r3, #8
 80110d2:	2b00      	cmp	r3, #0
 80110d4:	d102      	bne.n	80110dc <USER_SPI_read+0x44>
 80110d6:	687b      	ldr	r3, [r7, #4]
 80110d8:	025b      	lsls	r3, r3, #9
 80110da:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 80110dc:	683b      	ldr	r3, [r7, #0]
 80110de:	2b01      	cmp	r3, #1
 80110e0:	d111      	bne.n	8011106 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 80110e2:	6879      	ldr	r1, [r7, #4]
 80110e4:	2011      	movs	r0, #17
 80110e6:	f7ff fe68 	bl	8010dba <send_cmd>
 80110ea:	4603      	mov	r3, r0
 80110ec:	2b00      	cmp	r3, #0
 80110ee:	d129      	bne.n	8011144 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 80110f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80110f4:	68b8      	ldr	r0, [r7, #8]
 80110f6:	f7ff fe05 	bl	8010d04 <rcvr_datablock>
 80110fa:	4603      	mov	r3, r0
 80110fc:	2b00      	cmp	r3, #0
 80110fe:	d021      	beq.n	8011144 <USER_SPI_read+0xac>
			count = 0;
 8011100:	2300      	movs	r3, #0
 8011102:	603b      	str	r3, [r7, #0]
 8011104:	e01e      	b.n	8011144 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8011106:	6879      	ldr	r1, [r7, #4]
 8011108:	2012      	movs	r0, #18
 801110a:	f7ff fe56 	bl	8010dba <send_cmd>
 801110e:	4603      	mov	r3, r0
 8011110:	2b00      	cmp	r3, #0
 8011112:	d117      	bne.n	8011144 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8011114:	f44f 7100 	mov.w	r1, #512	; 0x200
 8011118:	68b8      	ldr	r0, [r7, #8]
 801111a:	f7ff fdf3 	bl	8010d04 <rcvr_datablock>
 801111e:	4603      	mov	r3, r0
 8011120:	2b00      	cmp	r3, #0
 8011122:	d00a      	beq.n	801113a <USER_SPI_read+0xa2>
				buff += 512;
 8011124:	68bb      	ldr	r3, [r7, #8]
 8011126:	f503 7300 	add.w	r3, r3, #512	; 0x200
 801112a:	60bb      	str	r3, [r7, #8]
			} while (--count);
 801112c:	683b      	ldr	r3, [r7, #0]
 801112e:	3b01      	subs	r3, #1
 8011130:	603b      	str	r3, [r7, #0]
 8011132:	683b      	ldr	r3, [r7, #0]
 8011134:	2b00      	cmp	r3, #0
 8011136:	d1ed      	bne.n	8011114 <USER_SPI_read+0x7c>
 8011138:	e000      	b.n	801113c <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 801113a:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 801113c:	2100      	movs	r1, #0
 801113e:	200c      	movs	r0, #12
 8011140:	f7ff fe3b 	bl	8010dba <send_cmd>
		}
	}
	despiselect();
 8011144:	f7ff fdb2 	bl	8010cac <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8011148:	683b      	ldr	r3, [r7, #0]
 801114a:	2b00      	cmp	r3, #0
 801114c:	bf14      	ite	ne
 801114e:	2301      	movne	r3, #1
 8011150:	2300      	moveq	r3, #0
 8011152:	b2db      	uxtb	r3, r3
}
 8011154:	4618      	mov	r0, r3
 8011156:	3710      	adds	r7, #16
 8011158:	46bd      	mov	sp, r7
 801115a:	bd80      	pop	{r7, pc}
 801115c:	20000078 	.word	0x20000078
 8011160:	20000830 	.word	0x20000830

08011164 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8011164:	b580      	push	{r7, lr}
 8011166:	b084      	sub	sp, #16
 8011168:	af00      	add	r7, sp, #0
 801116a:	60b9      	str	r1, [r7, #8]
 801116c:	607a      	str	r2, [r7, #4]
 801116e:	603b      	str	r3, [r7, #0]
 8011170:	4603      	mov	r3, r0
 8011172:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8011174:	7bfb      	ldrb	r3, [r7, #15]
 8011176:	2b00      	cmp	r3, #0
 8011178:	d102      	bne.n	8011180 <USER_SPI_write+0x1c>
 801117a:	683b      	ldr	r3, [r7, #0]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d101      	bne.n	8011184 <USER_SPI_write+0x20>
 8011180:	2304      	movs	r3, #4
 8011182:	e063      	b.n	801124c <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8011184:	4b33      	ldr	r3, [pc, #204]	; (8011254 <USER_SPI_write+0xf0>)
 8011186:	781b      	ldrb	r3, [r3, #0]
 8011188:	b2db      	uxtb	r3, r3
 801118a:	f003 0301 	and.w	r3, r3, #1
 801118e:	2b00      	cmp	r3, #0
 8011190:	d001      	beq.n	8011196 <USER_SPI_write+0x32>
 8011192:	2303      	movs	r3, #3
 8011194:	e05a      	b.n	801124c <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8011196:	4b2f      	ldr	r3, [pc, #188]	; (8011254 <USER_SPI_write+0xf0>)
 8011198:	781b      	ldrb	r3, [r3, #0]
 801119a:	b2db      	uxtb	r3, r3
 801119c:	f003 0304 	and.w	r3, r3, #4
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d001      	beq.n	80111a8 <USER_SPI_write+0x44>
 80111a4:	2302      	movs	r3, #2
 80111a6:	e051      	b.n	801124c <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 80111a8:	4b2b      	ldr	r3, [pc, #172]	; (8011258 <USER_SPI_write+0xf4>)
 80111aa:	781b      	ldrb	r3, [r3, #0]
 80111ac:	f003 0308 	and.w	r3, r3, #8
 80111b0:	2b00      	cmp	r3, #0
 80111b2:	d102      	bne.n	80111ba <USER_SPI_write+0x56>
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	025b      	lsls	r3, r3, #9
 80111b8:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 80111ba:	683b      	ldr	r3, [r7, #0]
 80111bc:	2b01      	cmp	r3, #1
 80111be:	d110      	bne.n	80111e2 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 80111c0:	6879      	ldr	r1, [r7, #4]
 80111c2:	2018      	movs	r0, #24
 80111c4:	f7ff fdf9 	bl	8010dba <send_cmd>
 80111c8:	4603      	mov	r3, r0
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d136      	bne.n	801123c <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 80111ce:	21fe      	movs	r1, #254	; 0xfe
 80111d0:	68b8      	ldr	r0, [r7, #8]
 80111d2:	f7ff fdc0 	bl	8010d56 <xmit_datablock>
 80111d6:	4603      	mov	r3, r0
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d02f      	beq.n	801123c <USER_SPI_write+0xd8>
			count = 0;
 80111dc:	2300      	movs	r3, #0
 80111de:	603b      	str	r3, [r7, #0]
 80111e0:	e02c      	b.n	801123c <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 80111e2:	4b1d      	ldr	r3, [pc, #116]	; (8011258 <USER_SPI_write+0xf4>)
 80111e4:	781b      	ldrb	r3, [r3, #0]
 80111e6:	f003 0306 	and.w	r3, r3, #6
 80111ea:	2b00      	cmp	r3, #0
 80111ec:	d003      	beq.n	80111f6 <USER_SPI_write+0x92>
 80111ee:	6839      	ldr	r1, [r7, #0]
 80111f0:	2097      	movs	r0, #151	; 0x97
 80111f2:	f7ff fde2 	bl	8010dba <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80111f6:	6879      	ldr	r1, [r7, #4]
 80111f8:	2019      	movs	r0, #25
 80111fa:	f7ff fdde 	bl	8010dba <send_cmd>
 80111fe:	4603      	mov	r3, r0
 8011200:	2b00      	cmp	r3, #0
 8011202:	d11b      	bne.n	801123c <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8011204:	21fc      	movs	r1, #252	; 0xfc
 8011206:	68b8      	ldr	r0, [r7, #8]
 8011208:	f7ff fda5 	bl	8010d56 <xmit_datablock>
 801120c:	4603      	mov	r3, r0
 801120e:	2b00      	cmp	r3, #0
 8011210:	d00a      	beq.n	8011228 <USER_SPI_write+0xc4>
				buff += 512;
 8011212:	68bb      	ldr	r3, [r7, #8]
 8011214:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8011218:	60bb      	str	r3, [r7, #8]
			} while (--count);
 801121a:	683b      	ldr	r3, [r7, #0]
 801121c:	3b01      	subs	r3, #1
 801121e:	603b      	str	r3, [r7, #0]
 8011220:	683b      	ldr	r3, [r7, #0]
 8011222:	2b00      	cmp	r3, #0
 8011224:	d1ee      	bne.n	8011204 <USER_SPI_write+0xa0>
 8011226:	e000      	b.n	801122a <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8011228:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 801122a:	21fd      	movs	r1, #253	; 0xfd
 801122c:	2000      	movs	r0, #0
 801122e:	f7ff fd92 	bl	8010d56 <xmit_datablock>
 8011232:	4603      	mov	r3, r0
 8011234:	2b00      	cmp	r3, #0
 8011236:	d101      	bne.n	801123c <USER_SPI_write+0xd8>
 8011238:	2301      	movs	r3, #1
 801123a:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 801123c:	f7ff fd36 	bl	8010cac <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8011240:	683b      	ldr	r3, [r7, #0]
 8011242:	2b00      	cmp	r3, #0
 8011244:	bf14      	ite	ne
 8011246:	2301      	movne	r3, #1
 8011248:	2300      	moveq	r3, #0
 801124a:	b2db      	uxtb	r3, r3
}
 801124c:	4618      	mov	r0, r3
 801124e:	3710      	adds	r7, #16
 8011250:	46bd      	mov	sp, r7
 8011252:	bd80      	pop	{r7, pc}
 8011254:	20000078 	.word	0x20000078
 8011258:	20000830 	.word	0x20000830

0801125c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 801125c:	b580      	push	{r7, lr}
 801125e:	b08c      	sub	sp, #48	; 0x30
 8011260:	af00      	add	r7, sp, #0
 8011262:	4603      	mov	r3, r0
 8011264:	603a      	str	r2, [r7, #0]
 8011266:	71fb      	strb	r3, [r7, #7]
 8011268:	460b      	mov	r3, r1
 801126a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 801126c:	79fb      	ldrb	r3, [r7, #7]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d001      	beq.n	8011276 <USER_SPI_ioctl+0x1a>
 8011272:	2304      	movs	r3, #4
 8011274:	e15a      	b.n	801152c <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8011276:	4baf      	ldr	r3, [pc, #700]	; (8011534 <USER_SPI_ioctl+0x2d8>)
 8011278:	781b      	ldrb	r3, [r3, #0]
 801127a:	b2db      	uxtb	r3, r3
 801127c:	f003 0301 	and.w	r3, r3, #1
 8011280:	2b00      	cmp	r3, #0
 8011282:	d001      	beq.n	8011288 <USER_SPI_ioctl+0x2c>
 8011284:	2303      	movs	r3, #3
 8011286:	e151      	b.n	801152c <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8011288:	2301      	movs	r3, #1
 801128a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 801128e:	79bb      	ldrb	r3, [r7, #6]
 8011290:	2b04      	cmp	r3, #4
 8011292:	f200 8136 	bhi.w	8011502 <USER_SPI_ioctl+0x2a6>
 8011296:	a201      	add	r2, pc, #4	; (adr r2, 801129c <USER_SPI_ioctl+0x40>)
 8011298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801129c:	080112b1 	.word	0x080112b1
 80112a0:	080112c5 	.word	0x080112c5
 80112a4:	08011503 	.word	0x08011503
 80112a8:	08011371 	.word	0x08011371
 80112ac:	08011467 	.word	0x08011467
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 80112b0:	f7ff fd0c 	bl	8010ccc <spiselect>
 80112b4:	4603      	mov	r3, r0
 80112b6:	2b00      	cmp	r3, #0
 80112b8:	f000 8127 	beq.w	801150a <USER_SPI_ioctl+0x2ae>
 80112bc:	2300      	movs	r3, #0
 80112be:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 80112c2:	e122      	b.n	801150a <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 80112c4:	2100      	movs	r1, #0
 80112c6:	2009      	movs	r0, #9
 80112c8:	f7ff fd77 	bl	8010dba <send_cmd>
 80112cc:	4603      	mov	r3, r0
 80112ce:	2b00      	cmp	r3, #0
 80112d0:	f040 811d 	bne.w	801150e <USER_SPI_ioctl+0x2b2>
 80112d4:	f107 030c 	add.w	r3, r7, #12
 80112d8:	2110      	movs	r1, #16
 80112da:	4618      	mov	r0, r3
 80112dc:	f7ff fd12 	bl	8010d04 <rcvr_datablock>
 80112e0:	4603      	mov	r3, r0
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	f000 8113 	beq.w	801150e <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 80112e8:	7b3b      	ldrb	r3, [r7, #12]
 80112ea:	099b      	lsrs	r3, r3, #6
 80112ec:	b2db      	uxtb	r3, r3
 80112ee:	2b01      	cmp	r3, #1
 80112f0:	d111      	bne.n	8011316 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80112f2:	7d7b      	ldrb	r3, [r7, #21]
 80112f4:	461a      	mov	r2, r3
 80112f6:	7d3b      	ldrb	r3, [r7, #20]
 80112f8:	021b      	lsls	r3, r3, #8
 80112fa:	4413      	add	r3, r2
 80112fc:	461a      	mov	r2, r3
 80112fe:	7cfb      	ldrb	r3, [r7, #19]
 8011300:	041b      	lsls	r3, r3, #16
 8011302:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8011306:	4413      	add	r3, r2
 8011308:	3301      	adds	r3, #1
 801130a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 801130c:	69fb      	ldr	r3, [r7, #28]
 801130e:	029a      	lsls	r2, r3, #10
 8011310:	683b      	ldr	r3, [r7, #0]
 8011312:	601a      	str	r2, [r3, #0]
 8011314:	e028      	b.n	8011368 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8011316:	7c7b      	ldrb	r3, [r7, #17]
 8011318:	f003 030f 	and.w	r3, r3, #15
 801131c:	b2da      	uxtb	r2, r3
 801131e:	7dbb      	ldrb	r3, [r7, #22]
 8011320:	09db      	lsrs	r3, r3, #7
 8011322:	b2db      	uxtb	r3, r3
 8011324:	4413      	add	r3, r2
 8011326:	b2da      	uxtb	r2, r3
 8011328:	7d7b      	ldrb	r3, [r7, #21]
 801132a:	005b      	lsls	r3, r3, #1
 801132c:	b2db      	uxtb	r3, r3
 801132e:	f003 0306 	and.w	r3, r3, #6
 8011332:	b2db      	uxtb	r3, r3
 8011334:	4413      	add	r3, r2
 8011336:	b2db      	uxtb	r3, r3
 8011338:	3302      	adds	r3, #2
 801133a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 801133e:	7d3b      	ldrb	r3, [r7, #20]
 8011340:	099b      	lsrs	r3, r3, #6
 8011342:	b2db      	uxtb	r3, r3
 8011344:	461a      	mov	r2, r3
 8011346:	7cfb      	ldrb	r3, [r7, #19]
 8011348:	009b      	lsls	r3, r3, #2
 801134a:	441a      	add	r2, r3
 801134c:	7cbb      	ldrb	r3, [r7, #18]
 801134e:	029b      	lsls	r3, r3, #10
 8011350:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8011354:	4413      	add	r3, r2
 8011356:	3301      	adds	r3, #1
 8011358:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 801135a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801135e:	3b09      	subs	r3, #9
 8011360:	69fa      	ldr	r2, [r7, #28]
 8011362:	409a      	lsls	r2, r3
 8011364:	683b      	ldr	r3, [r7, #0]
 8011366:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8011368:	2300      	movs	r3, #0
 801136a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 801136e:	e0ce      	b.n	801150e <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8011370:	4b71      	ldr	r3, [pc, #452]	; (8011538 <USER_SPI_ioctl+0x2dc>)
 8011372:	781b      	ldrb	r3, [r3, #0]
 8011374:	f003 0304 	and.w	r3, r3, #4
 8011378:	2b00      	cmp	r3, #0
 801137a:	d031      	beq.n	80113e0 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 801137c:	2100      	movs	r1, #0
 801137e:	208d      	movs	r0, #141	; 0x8d
 8011380:	f7ff fd1b 	bl	8010dba <send_cmd>
 8011384:	4603      	mov	r3, r0
 8011386:	2b00      	cmp	r3, #0
 8011388:	f040 80c3 	bne.w	8011512 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 801138c:	20ff      	movs	r0, #255	; 0xff
 801138e:	f7ff fc1d 	bl	8010bcc <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8011392:	f107 030c 	add.w	r3, r7, #12
 8011396:	2110      	movs	r1, #16
 8011398:	4618      	mov	r0, r3
 801139a:	f7ff fcb3 	bl	8010d04 <rcvr_datablock>
 801139e:	4603      	mov	r3, r0
 80113a0:	2b00      	cmp	r3, #0
 80113a2:	f000 80b6 	beq.w	8011512 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 80113a6:	2330      	movs	r3, #48	; 0x30
 80113a8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80113ac:	e007      	b.n	80113be <USER_SPI_ioctl+0x162>
 80113ae:	20ff      	movs	r0, #255	; 0xff
 80113b0:	f7ff fc0c 	bl	8010bcc <xchg_spi>
 80113b4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80113b8:	3b01      	subs	r3, #1
 80113ba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80113be:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d1f3      	bne.n	80113ae <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 80113c6:	7dbb      	ldrb	r3, [r7, #22]
 80113c8:	091b      	lsrs	r3, r3, #4
 80113ca:	b2db      	uxtb	r3, r3
 80113cc:	461a      	mov	r2, r3
 80113ce:	2310      	movs	r3, #16
 80113d0:	fa03 f202 	lsl.w	r2, r3, r2
 80113d4:	683b      	ldr	r3, [r7, #0]
 80113d6:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80113d8:	2300      	movs	r3, #0
 80113da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80113de:	e098      	b.n	8011512 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80113e0:	2100      	movs	r1, #0
 80113e2:	2009      	movs	r0, #9
 80113e4:	f7ff fce9 	bl	8010dba <send_cmd>
 80113e8:	4603      	mov	r3, r0
 80113ea:	2b00      	cmp	r3, #0
 80113ec:	f040 8091 	bne.w	8011512 <USER_SPI_ioctl+0x2b6>
 80113f0:	f107 030c 	add.w	r3, r7, #12
 80113f4:	2110      	movs	r1, #16
 80113f6:	4618      	mov	r0, r3
 80113f8:	f7ff fc84 	bl	8010d04 <rcvr_datablock>
 80113fc:	4603      	mov	r3, r0
 80113fe:	2b00      	cmp	r3, #0
 8011400:	f000 8087 	beq.w	8011512 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8011404:	4b4c      	ldr	r3, [pc, #304]	; (8011538 <USER_SPI_ioctl+0x2dc>)
 8011406:	781b      	ldrb	r3, [r3, #0]
 8011408:	f003 0302 	and.w	r3, r3, #2
 801140c:	2b00      	cmp	r3, #0
 801140e:	d012      	beq.n	8011436 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8011410:	7dbb      	ldrb	r3, [r7, #22]
 8011412:	005b      	lsls	r3, r3, #1
 8011414:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8011418:	7dfa      	ldrb	r2, [r7, #23]
 801141a:	09d2      	lsrs	r2, r2, #7
 801141c:	b2d2      	uxtb	r2, r2
 801141e:	4413      	add	r3, r2
 8011420:	1c5a      	adds	r2, r3, #1
 8011422:	7e7b      	ldrb	r3, [r7, #25]
 8011424:	099b      	lsrs	r3, r3, #6
 8011426:	b2db      	uxtb	r3, r3
 8011428:	3b01      	subs	r3, #1
 801142a:	fa02 f303 	lsl.w	r3, r2, r3
 801142e:	461a      	mov	r2, r3
 8011430:	683b      	ldr	r3, [r7, #0]
 8011432:	601a      	str	r2, [r3, #0]
 8011434:	e013      	b.n	801145e <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8011436:	7dbb      	ldrb	r3, [r7, #22]
 8011438:	109b      	asrs	r3, r3, #2
 801143a:	b29b      	uxth	r3, r3
 801143c:	f003 031f 	and.w	r3, r3, #31
 8011440:	3301      	adds	r3, #1
 8011442:	7dfa      	ldrb	r2, [r7, #23]
 8011444:	00d2      	lsls	r2, r2, #3
 8011446:	f002 0218 	and.w	r2, r2, #24
 801144a:	7df9      	ldrb	r1, [r7, #23]
 801144c:	0949      	lsrs	r1, r1, #5
 801144e:	b2c9      	uxtb	r1, r1
 8011450:	440a      	add	r2, r1
 8011452:	3201      	adds	r2, #1
 8011454:	fb02 f303 	mul.w	r3, r2, r3
 8011458:	461a      	mov	r2, r3
 801145a:	683b      	ldr	r3, [r7, #0]
 801145c:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 801145e:	2300      	movs	r3, #0
 8011460:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8011464:	e055      	b.n	8011512 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8011466:	4b34      	ldr	r3, [pc, #208]	; (8011538 <USER_SPI_ioctl+0x2dc>)
 8011468:	781b      	ldrb	r3, [r3, #0]
 801146a:	f003 0306 	and.w	r3, r3, #6
 801146e:	2b00      	cmp	r3, #0
 8011470:	d051      	beq.n	8011516 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8011472:	f107 020c 	add.w	r2, r7, #12
 8011476:	79fb      	ldrb	r3, [r7, #7]
 8011478:	210b      	movs	r1, #11
 801147a:	4618      	mov	r0, r3
 801147c:	f7ff feee 	bl	801125c <USER_SPI_ioctl>
 8011480:	4603      	mov	r3, r0
 8011482:	2b00      	cmp	r3, #0
 8011484:	d149      	bne.n	801151a <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8011486:	7b3b      	ldrb	r3, [r7, #12]
 8011488:	099b      	lsrs	r3, r3, #6
 801148a:	b2db      	uxtb	r3, r3
 801148c:	2b00      	cmp	r3, #0
 801148e:	d104      	bne.n	801149a <USER_SPI_ioctl+0x23e>
 8011490:	7dbb      	ldrb	r3, [r7, #22]
 8011492:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011496:	2b00      	cmp	r3, #0
 8011498:	d041      	beq.n	801151e <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 801149a:	683b      	ldr	r3, [r7, #0]
 801149c:	623b      	str	r3, [r7, #32]
 801149e:	6a3b      	ldr	r3, [r7, #32]
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	62bb      	str	r3, [r7, #40]	; 0x28
 80114a4:	6a3b      	ldr	r3, [r7, #32]
 80114a6:	685b      	ldr	r3, [r3, #4]
 80114a8:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 80114aa:	4b23      	ldr	r3, [pc, #140]	; (8011538 <USER_SPI_ioctl+0x2dc>)
 80114ac:	781b      	ldrb	r3, [r3, #0]
 80114ae:	f003 0308 	and.w	r3, r3, #8
 80114b2:	2b00      	cmp	r3, #0
 80114b4:	d105      	bne.n	80114c2 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 80114b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80114b8:	025b      	lsls	r3, r3, #9
 80114ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80114bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114be:	025b      	lsls	r3, r3, #9
 80114c0:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80114c2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80114c4:	2020      	movs	r0, #32
 80114c6:	f7ff fc78 	bl	8010dba <send_cmd>
 80114ca:	4603      	mov	r3, r0
 80114cc:	2b00      	cmp	r3, #0
 80114ce:	d128      	bne.n	8011522 <USER_SPI_ioctl+0x2c6>
 80114d0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80114d2:	2021      	movs	r0, #33	; 0x21
 80114d4:	f7ff fc71 	bl	8010dba <send_cmd>
 80114d8:	4603      	mov	r3, r0
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d121      	bne.n	8011522 <USER_SPI_ioctl+0x2c6>
 80114de:	2100      	movs	r1, #0
 80114e0:	2026      	movs	r0, #38	; 0x26
 80114e2:	f7ff fc6a 	bl	8010dba <send_cmd>
 80114e6:	4603      	mov	r3, r0
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d11a      	bne.n	8011522 <USER_SPI_ioctl+0x2c6>
 80114ec:	f247 5030 	movw	r0, #30000	; 0x7530
 80114f0:	f7ff fbb9 	bl	8010c66 <wait_ready>
 80114f4:	4603      	mov	r3, r0
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d013      	beq.n	8011522 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 80114fa:	2300      	movs	r3, #0
 80114fc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8011500:	e00f      	b.n	8011522 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8011502:	2304      	movs	r3, #4
 8011504:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8011508:	e00c      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		break;
 801150a:	bf00      	nop
 801150c:	e00a      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		break;
 801150e:	bf00      	nop
 8011510:	e008      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		break;
 8011512:	bf00      	nop
 8011514:	e006      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8011516:	bf00      	nop
 8011518:	e004      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 801151a:	bf00      	nop
 801151c:	e002      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 801151e:	bf00      	nop
 8011520:	e000      	b.n	8011524 <USER_SPI_ioctl+0x2c8>
		break;
 8011522:	bf00      	nop
	}

	despiselect();
 8011524:	f7ff fbc2 	bl	8010cac <despiselect>

	return res;
 8011528:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801152c:	4618      	mov	r0, r3
 801152e:	3730      	adds	r7, #48	; 0x30
 8011530:	46bd      	mov	sp, r7
 8011532:	bd80      	pop	{r7, pc}
 8011534:	20000078 	.word	0x20000078
 8011538:	20000830 	.word	0x20000830

0801153c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	b084      	sub	sp, #16
 8011540:	af00      	add	r7, sp, #0
 8011542:	6078      	str	r0, [r7, #4]
 8011544:	460b      	mov	r3, r1
 8011546:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011548:	f44f 7007 	mov.w	r0, #540	; 0x21c
 801154c:	f008 fcc4 	bl	8019ed8 <USBD_static_malloc>
 8011550:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011552:	68fb      	ldr	r3, [r7, #12]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d105      	bne.n	8011564 <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8011558:	687b      	ldr	r3, [r7, #4]
 801155a:	2200      	movs	r2, #0
 801155c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8011560:	2302      	movs	r3, #2
 8011562:	e066      	b.n	8011632 <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8011564:	687b      	ldr	r3, [r7, #4]
 8011566:	68fa      	ldr	r2, [r7, #12]
 8011568:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801156c:	687b      	ldr	r3, [r7, #4]
 801156e:	7c1b      	ldrb	r3, [r3, #16]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d119      	bne.n	80115a8 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8011574:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011578:	2202      	movs	r2, #2
 801157a:	2181      	movs	r1, #129	; 0x81
 801157c:	6878      	ldr	r0, [r7, #4]
 801157e:	f008 fb88 	bl	8019c92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	2201      	movs	r2, #1
 8011586:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8011588:	f44f 7300 	mov.w	r3, #512	; 0x200
 801158c:	2202      	movs	r2, #2
 801158e:	2101      	movs	r1, #1
 8011590:	6878      	ldr	r0, [r7, #4]
 8011592:	f008 fb7e 	bl	8019c92 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8011596:	687b      	ldr	r3, [r7, #4]
 8011598:	2201      	movs	r2, #1
 801159a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801159e:	687b      	ldr	r3, [r7, #4]
 80115a0:	2210      	movs	r2, #16
 80115a2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 80115a6:	e016      	b.n	80115d6 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80115a8:	2340      	movs	r3, #64	; 0x40
 80115aa:	2202      	movs	r2, #2
 80115ac:	2181      	movs	r1, #129	; 0x81
 80115ae:	6878      	ldr	r0, [r7, #4]
 80115b0:	f008 fb6f 	bl	8019c92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	2201      	movs	r2, #1
 80115b8:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80115ba:	2340      	movs	r3, #64	; 0x40
 80115bc:	2202      	movs	r2, #2
 80115be:	2101      	movs	r1, #1
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f008 fb66 	bl	8019c92 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	2201      	movs	r2, #1
 80115ca:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	2210      	movs	r2, #16
 80115d2:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80115d6:	2308      	movs	r3, #8
 80115d8:	2203      	movs	r2, #3
 80115da:	2182      	movs	r1, #130	; 0x82
 80115dc:	6878      	ldr	r0, [r7, #4]
 80115de:	f008 fb58 	bl	8019c92 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	2201      	movs	r2, #1
 80115e6:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80115ea:	687b      	ldr	r3, [r7, #4]
 80115ec:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80115f0:	681b      	ldr	r3, [r3, #0]
 80115f2:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	2200      	movs	r2, #0
 80115f8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80115fc:	68fb      	ldr	r3, [r7, #12]
 80115fe:	2200      	movs	r2, #0
 8011600:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011604:	687b      	ldr	r3, [r7, #4]
 8011606:	7c1b      	ldrb	r3, [r3, #16]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d109      	bne.n	8011620 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 801160c:	68fb      	ldr	r3, [r7, #12]
 801160e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011616:	2101      	movs	r1, #1
 8011618:	6878      	ldr	r0, [r7, #4]
 801161a:	f008 fc29 	bl	8019e70 <USBD_LL_PrepareReceive>
 801161e:	e007      	b.n	8011630 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011620:	68fb      	ldr	r3, [r7, #12]
 8011622:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011626:	2340      	movs	r3, #64	; 0x40
 8011628:	2101      	movs	r1, #1
 801162a:	6878      	ldr	r0, [r7, #4]
 801162c:	f008 fc20 	bl	8019e70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011630:	2300      	movs	r3, #0
}
 8011632:	4618      	mov	r0, r3
 8011634:	3710      	adds	r7, #16
 8011636:	46bd      	mov	sp, r7
 8011638:	bd80      	pop	{r7, pc}

0801163a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801163a:	b580      	push	{r7, lr}
 801163c:	b082      	sub	sp, #8
 801163e:	af00      	add	r7, sp, #0
 8011640:	6078      	str	r0, [r7, #4]
 8011642:	460b      	mov	r3, r1
 8011644:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8011646:	2181      	movs	r1, #129	; 0x81
 8011648:	6878      	ldr	r0, [r7, #4]
 801164a:	f008 fb48 	bl	8019cde <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2200      	movs	r2, #0
 8011652:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8011654:	2101      	movs	r1, #1
 8011656:	6878      	ldr	r0, [r7, #4]
 8011658:	f008 fb41 	bl	8019cde <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	2200      	movs	r2, #0
 8011660:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8011664:	2182      	movs	r1, #130	; 0x82
 8011666:	6878      	ldr	r0, [r7, #4]
 8011668:	f008 fb39 	bl	8019cde <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 801166c:	687b      	ldr	r3, [r7, #4]
 801166e:	2200      	movs	r2, #0
 8011670:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	2200      	movs	r2, #0
 8011678:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011682:	2b00      	cmp	r3, #0
 8011684:	d00e      	beq.n	80116a4 <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8011686:	687b      	ldr	r3, [r7, #4]
 8011688:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801168c:	685b      	ldr	r3, [r3, #4]
 801168e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011696:	4618      	mov	r0, r3
 8011698:	f008 fc2c 	bl	8019ef4 <USBD_static_free>
    pdev->pClassData = NULL;
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	2200      	movs	r2, #0
 80116a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80116a4:	2300      	movs	r3, #0
}
 80116a6:	4618      	mov	r0, r3
 80116a8:	3708      	adds	r7, #8
 80116aa:	46bd      	mov	sp, r7
 80116ac:	bd80      	pop	{r7, pc}
	...

080116b0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80116b0:	b580      	push	{r7, lr}
 80116b2:	b086      	sub	sp, #24
 80116b4:	af00      	add	r7, sp, #0
 80116b6:	6078      	str	r0, [r7, #4]
 80116b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80116c0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80116c2:	2300      	movs	r3, #0
 80116c4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80116c6:	2300      	movs	r3, #0
 80116c8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80116ca:	2300      	movs	r3, #0
 80116cc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80116ce:	693b      	ldr	r3, [r7, #16]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d101      	bne.n	80116d8 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 80116d4:	2303      	movs	r3, #3
 80116d6:	e0af      	b.n	8011838 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80116d8:	683b      	ldr	r3, [r7, #0]
 80116da:	781b      	ldrb	r3, [r3, #0]
 80116dc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d03f      	beq.n	8011764 <USBD_CDC_Setup+0xb4>
 80116e4:	2b20      	cmp	r3, #32
 80116e6:	f040 809f 	bne.w	8011828 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80116ea:	683b      	ldr	r3, [r7, #0]
 80116ec:	88db      	ldrh	r3, [r3, #6]
 80116ee:	2b00      	cmp	r3, #0
 80116f0:	d02e      	beq.n	8011750 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80116f2:	683b      	ldr	r3, [r7, #0]
 80116f4:	781b      	ldrb	r3, [r3, #0]
 80116f6:	b25b      	sxtb	r3, r3
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	da16      	bge.n	801172a <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011702:	689b      	ldr	r3, [r3, #8]
 8011704:	683a      	ldr	r2, [r7, #0]
 8011706:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8011708:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 801170a:	683a      	ldr	r2, [r7, #0]
 801170c:	88d2      	ldrh	r2, [r2, #6]
 801170e:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8011710:	683b      	ldr	r3, [r7, #0]
 8011712:	88db      	ldrh	r3, [r3, #6]
 8011714:	2b07      	cmp	r3, #7
 8011716:	bf28      	it	cs
 8011718:	2307      	movcs	r3, #7
 801171a:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801171c:	693b      	ldr	r3, [r7, #16]
 801171e:	89fa      	ldrh	r2, [r7, #14]
 8011720:	4619      	mov	r1, r3
 8011722:	6878      	ldr	r0, [r7, #4]
 8011724:	f001 fae9 	bl	8012cfa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8011728:	e085      	b.n	8011836 <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 801172a:	683b      	ldr	r3, [r7, #0]
 801172c:	785a      	ldrb	r2, [r3, #1]
 801172e:	693b      	ldr	r3, [r7, #16]
 8011730:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8011734:	683b      	ldr	r3, [r7, #0]
 8011736:	88db      	ldrh	r3, [r3, #6]
 8011738:	b2da      	uxtb	r2, r3
 801173a:	693b      	ldr	r3, [r7, #16]
 801173c:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8011740:	6939      	ldr	r1, [r7, #16]
 8011742:	683b      	ldr	r3, [r7, #0]
 8011744:	88db      	ldrh	r3, [r3, #6]
 8011746:	461a      	mov	r2, r3
 8011748:	6878      	ldr	r0, [r7, #4]
 801174a:	f001 fb02 	bl	8012d52 <USBD_CtlPrepareRx>
      break;
 801174e:	e072      	b.n	8011836 <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011756:	689b      	ldr	r3, [r3, #8]
 8011758:	683a      	ldr	r2, [r7, #0]
 801175a:	7850      	ldrb	r0, [r2, #1]
 801175c:	2200      	movs	r2, #0
 801175e:	6839      	ldr	r1, [r7, #0]
 8011760:	4798      	blx	r3
      break;
 8011762:	e068      	b.n	8011836 <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8011764:	683b      	ldr	r3, [r7, #0]
 8011766:	785b      	ldrb	r3, [r3, #1]
 8011768:	2b0b      	cmp	r3, #11
 801176a:	d852      	bhi.n	8011812 <USBD_CDC_Setup+0x162>
 801176c:	a201      	add	r2, pc, #4	; (adr r2, 8011774 <USBD_CDC_Setup+0xc4>)
 801176e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011772:	bf00      	nop
 8011774:	080117a5 	.word	0x080117a5
 8011778:	08011821 	.word	0x08011821
 801177c:	08011813 	.word	0x08011813
 8011780:	08011813 	.word	0x08011813
 8011784:	08011813 	.word	0x08011813
 8011788:	08011813 	.word	0x08011813
 801178c:	08011813 	.word	0x08011813
 8011790:	08011813 	.word	0x08011813
 8011794:	08011813 	.word	0x08011813
 8011798:	08011813 	.word	0x08011813
 801179c:	080117cf 	.word	0x080117cf
 80117a0:	080117f9 	.word	0x080117f9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80117a4:	687b      	ldr	r3, [r7, #4]
 80117a6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117aa:	b2db      	uxtb	r3, r3
 80117ac:	2b03      	cmp	r3, #3
 80117ae:	d107      	bne.n	80117c0 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80117b0:	f107 030a 	add.w	r3, r7, #10
 80117b4:	2202      	movs	r2, #2
 80117b6:	4619      	mov	r1, r3
 80117b8:	6878      	ldr	r0, [r7, #4]
 80117ba:	f001 fa9e 	bl	8012cfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80117be:	e032      	b.n	8011826 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80117c0:	6839      	ldr	r1, [r7, #0]
 80117c2:	6878      	ldr	r0, [r7, #4]
 80117c4:	f001 fa28 	bl	8012c18 <USBD_CtlError>
            ret = USBD_FAIL;
 80117c8:	2303      	movs	r3, #3
 80117ca:	75fb      	strb	r3, [r7, #23]
          break;
 80117cc:	e02b      	b.n	8011826 <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117d4:	b2db      	uxtb	r3, r3
 80117d6:	2b03      	cmp	r3, #3
 80117d8:	d107      	bne.n	80117ea <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80117da:	f107 030d 	add.w	r3, r7, #13
 80117de:	2201      	movs	r2, #1
 80117e0:	4619      	mov	r1, r3
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f001 fa89 	bl	8012cfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80117e8:	e01d      	b.n	8011826 <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 80117ea:	6839      	ldr	r1, [r7, #0]
 80117ec:	6878      	ldr	r0, [r7, #4]
 80117ee:	f001 fa13 	bl	8012c18 <USBD_CtlError>
            ret = USBD_FAIL;
 80117f2:	2303      	movs	r3, #3
 80117f4:	75fb      	strb	r3, [r7, #23]
          break;
 80117f6:	e016      	b.n	8011826 <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80117f8:	687b      	ldr	r3, [r7, #4]
 80117fa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80117fe:	b2db      	uxtb	r3, r3
 8011800:	2b03      	cmp	r3, #3
 8011802:	d00f      	beq.n	8011824 <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8011804:	6839      	ldr	r1, [r7, #0]
 8011806:	6878      	ldr	r0, [r7, #4]
 8011808:	f001 fa06 	bl	8012c18 <USBD_CtlError>
            ret = USBD_FAIL;
 801180c:	2303      	movs	r3, #3
 801180e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8011810:	e008      	b.n	8011824 <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8011812:	6839      	ldr	r1, [r7, #0]
 8011814:	6878      	ldr	r0, [r7, #4]
 8011816:	f001 f9ff 	bl	8012c18 <USBD_CtlError>
          ret = USBD_FAIL;
 801181a:	2303      	movs	r3, #3
 801181c:	75fb      	strb	r3, [r7, #23]
          break;
 801181e:	e002      	b.n	8011826 <USBD_CDC_Setup+0x176>
          break;
 8011820:	bf00      	nop
 8011822:	e008      	b.n	8011836 <USBD_CDC_Setup+0x186>
          break;
 8011824:	bf00      	nop
      }
      break;
 8011826:	e006      	b.n	8011836 <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8011828:	6839      	ldr	r1, [r7, #0]
 801182a:	6878      	ldr	r0, [r7, #4]
 801182c:	f001 f9f4 	bl	8012c18 <USBD_CtlError>
      ret = USBD_FAIL;
 8011830:	2303      	movs	r3, #3
 8011832:	75fb      	strb	r3, [r7, #23]
      break;
 8011834:	bf00      	nop
  }

  return (uint8_t)ret;
 8011836:	7dfb      	ldrb	r3, [r7, #23]
}
 8011838:	4618      	mov	r0, r3
 801183a:	3718      	adds	r7, #24
 801183c:	46bd      	mov	sp, r7
 801183e:	bd80      	pop	{r7, pc}

08011840 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8011840:	b580      	push	{r7, lr}
 8011842:	b084      	sub	sp, #16
 8011844:	af00      	add	r7, sp, #0
 8011846:	6078      	str	r0, [r7, #4]
 8011848:	460b      	mov	r3, r1
 801184a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 801184c:	687b      	ldr	r3, [r7, #4]
 801184e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011852:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801185a:	2b00      	cmp	r3, #0
 801185c:	d101      	bne.n	8011862 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801185e:	2303      	movs	r3, #3
 8011860:	e04f      	b.n	8011902 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011862:	687b      	ldr	r3, [r7, #4]
 8011864:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011868:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 801186a:	78fa      	ldrb	r2, [r7, #3]
 801186c:	6879      	ldr	r1, [r7, #4]
 801186e:	4613      	mov	r3, r2
 8011870:	009b      	lsls	r3, r3, #2
 8011872:	4413      	add	r3, r2
 8011874:	009b      	lsls	r3, r3, #2
 8011876:	440b      	add	r3, r1
 8011878:	3318      	adds	r3, #24
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d029      	beq.n	80118d4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8011880:	78fa      	ldrb	r2, [r7, #3]
 8011882:	6879      	ldr	r1, [r7, #4]
 8011884:	4613      	mov	r3, r2
 8011886:	009b      	lsls	r3, r3, #2
 8011888:	4413      	add	r3, r2
 801188a:	009b      	lsls	r3, r3, #2
 801188c:	440b      	add	r3, r1
 801188e:	3318      	adds	r3, #24
 8011890:	681a      	ldr	r2, [r3, #0]
 8011892:	78f9      	ldrb	r1, [r7, #3]
 8011894:	68f8      	ldr	r0, [r7, #12]
 8011896:	460b      	mov	r3, r1
 8011898:	00db      	lsls	r3, r3, #3
 801189a:	1a5b      	subs	r3, r3, r1
 801189c:	009b      	lsls	r3, r3, #2
 801189e:	4403      	add	r3, r0
 80118a0:	3344      	adds	r3, #68	; 0x44
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	fbb2 f1f3 	udiv	r1, r2, r3
 80118a8:	fb03 f301 	mul.w	r3, r3, r1
 80118ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d110      	bne.n	80118d4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 80118b2:	78fa      	ldrb	r2, [r7, #3]
 80118b4:	6879      	ldr	r1, [r7, #4]
 80118b6:	4613      	mov	r3, r2
 80118b8:	009b      	lsls	r3, r3, #2
 80118ba:	4413      	add	r3, r2
 80118bc:	009b      	lsls	r3, r3, #2
 80118be:	440b      	add	r3, r1
 80118c0:	3318      	adds	r3, #24
 80118c2:	2200      	movs	r2, #0
 80118c4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80118c6:	78f9      	ldrb	r1, [r7, #3]
 80118c8:	2300      	movs	r3, #0
 80118ca:	2200      	movs	r2, #0
 80118cc:	6878      	ldr	r0, [r7, #4]
 80118ce:	f008 faae 	bl	8019e2e <USBD_LL_Transmit>
 80118d2:	e015      	b.n	8011900 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80118d4:	68bb      	ldr	r3, [r7, #8]
 80118d6:	2200      	movs	r2, #0
 80118d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80118e2:	691b      	ldr	r3, [r3, #16]
 80118e4:	2b00      	cmp	r3, #0
 80118e6:	d00b      	beq.n	8011900 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80118ee:	691b      	ldr	r3, [r3, #16]
 80118f0:	68ba      	ldr	r2, [r7, #8]
 80118f2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80118f6:	68ba      	ldr	r2, [r7, #8]
 80118f8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80118fc:	78fa      	ldrb	r2, [r7, #3]
 80118fe:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8011900:	2300      	movs	r3, #0
}
 8011902:	4618      	mov	r0, r3
 8011904:	3710      	adds	r7, #16
 8011906:	46bd      	mov	sp, r7
 8011908:	bd80      	pop	{r7, pc}

0801190a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801190a:	b580      	push	{r7, lr}
 801190c:	b084      	sub	sp, #16
 801190e:	af00      	add	r7, sp, #0
 8011910:	6078      	str	r0, [r7, #4]
 8011912:	460b      	mov	r3, r1
 8011914:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011916:	687b      	ldr	r3, [r7, #4]
 8011918:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801191c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011924:	2b00      	cmp	r3, #0
 8011926:	d101      	bne.n	801192c <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8011928:	2303      	movs	r3, #3
 801192a:	e015      	b.n	8011958 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801192c:	78fb      	ldrb	r3, [r7, #3]
 801192e:	4619      	mov	r1, r3
 8011930:	6878      	ldr	r0, [r7, #4]
 8011932:	f008 fabe 	bl	8019eb2 <USBD_LL_GetRxDataSize>
 8011936:	4602      	mov	r2, r0
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801193e:	687b      	ldr	r3, [r7, #4]
 8011940:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011944:	68db      	ldr	r3, [r3, #12]
 8011946:	68fa      	ldr	r2, [r7, #12]
 8011948:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 801194c:	68fa      	ldr	r2, [r7, #12]
 801194e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8011952:	4611      	mov	r1, r2
 8011954:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8011956:	2300      	movs	r3, #0
}
 8011958:	4618      	mov	r0, r3
 801195a:	3710      	adds	r7, #16
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}

08011960 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8011960:	b580      	push	{r7, lr}
 8011962:	b084      	sub	sp, #16
 8011964:	af00      	add	r7, sp, #0
 8011966:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 801196e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011970:	68fb      	ldr	r3, [r7, #12]
 8011972:	2b00      	cmp	r3, #0
 8011974:	d101      	bne.n	801197a <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 8011976:	2303      	movs	r3, #3
 8011978:	e01b      	b.n	80119b2 <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801197a:	687b      	ldr	r3, [r7, #4]
 801197c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011980:	2b00      	cmp	r3, #0
 8011982:	d015      	beq.n	80119b0 <USBD_CDC_EP0_RxReady+0x50>
 8011984:	68fb      	ldr	r3, [r7, #12]
 8011986:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801198a:	2bff      	cmp	r3, #255	; 0xff
 801198c:	d010      	beq.n	80119b0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 801198e:	687b      	ldr	r3, [r7, #4]
 8011990:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011994:	689b      	ldr	r3, [r3, #8]
 8011996:	68fa      	ldr	r2, [r7, #12]
 8011998:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 801199c:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 801199e:	68fa      	ldr	r2, [r7, #12]
 80119a0:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80119a4:	b292      	uxth	r2, r2
 80119a6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	22ff      	movs	r2, #255	; 0xff
 80119ac:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80119b0:	2300      	movs	r3, #0
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	3710      	adds	r7, #16
 80119b6:	46bd      	mov	sp, r7
 80119b8:	bd80      	pop	{r7, pc}
	...

080119bc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80119bc:	b480      	push	{r7}
 80119be:	b083      	sub	sp, #12
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2243      	movs	r2, #67	; 0x43
 80119c8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 80119ca:	4b03      	ldr	r3, [pc, #12]	; (80119d8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80119cc:	4618      	mov	r0, r3
 80119ce:	370c      	adds	r7, #12
 80119d0:	46bd      	mov	sp, r7
 80119d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119d6:	4770      	bx	lr
 80119d8:	20000104 	.word	0x20000104

080119dc <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80119dc:	b480      	push	{r7}
 80119de:	b083      	sub	sp, #12
 80119e0:	af00      	add	r7, sp, #0
 80119e2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	2243      	movs	r2, #67	; 0x43
 80119e8:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80119ea:	4b03      	ldr	r3, [pc, #12]	; (80119f8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80119ec:	4618      	mov	r0, r3
 80119ee:	370c      	adds	r7, #12
 80119f0:	46bd      	mov	sp, r7
 80119f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119f6:	4770      	bx	lr
 80119f8:	200000c0 	.word	0x200000c0

080119fc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80119fc:	b480      	push	{r7}
 80119fe:	b083      	sub	sp, #12
 8011a00:	af00      	add	r7, sp, #0
 8011a02:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8011a04:	687b      	ldr	r3, [r7, #4]
 8011a06:	2243      	movs	r2, #67	; 0x43
 8011a08:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 8011a0a:	4b03      	ldr	r3, [pc, #12]	; (8011a18 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8011a0c:	4618      	mov	r0, r3
 8011a0e:	370c      	adds	r7, #12
 8011a10:	46bd      	mov	sp, r7
 8011a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a16:	4770      	bx	lr
 8011a18:	20000148 	.word	0x20000148

08011a1c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8011a1c:	b480      	push	{r7}
 8011a1e:	b083      	sub	sp, #12
 8011a20:	af00      	add	r7, sp, #0
 8011a22:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8011a24:	687b      	ldr	r3, [r7, #4]
 8011a26:	220a      	movs	r2, #10
 8011a28:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8011a2a:	4b03      	ldr	r3, [pc, #12]	; (8011a38 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8011a2c:	4618      	mov	r0, r3
 8011a2e:	370c      	adds	r7, #12
 8011a30:	46bd      	mov	sp, r7
 8011a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a36:	4770      	bx	lr
 8011a38:	2000007c 	.word	0x2000007c

08011a3c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8011a3c:	b480      	push	{r7}
 8011a3e:	b083      	sub	sp, #12
 8011a40:	af00      	add	r7, sp, #0
 8011a42:	6078      	str	r0, [r7, #4]
 8011a44:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8011a46:	683b      	ldr	r3, [r7, #0]
 8011a48:	2b00      	cmp	r3, #0
 8011a4a:	d101      	bne.n	8011a50 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8011a4c:	2303      	movs	r3, #3
 8011a4e:	e004      	b.n	8011a5a <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	683a      	ldr	r2, [r7, #0]
 8011a54:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8011a58:	2300      	movs	r3, #0
}
 8011a5a:	4618      	mov	r0, r3
 8011a5c:	370c      	adds	r7, #12
 8011a5e:	46bd      	mov	sp, r7
 8011a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a64:	4770      	bx	lr

08011a66 <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8011a66:	b480      	push	{r7}
 8011a68:	b087      	sub	sp, #28
 8011a6a:	af00      	add	r7, sp, #0
 8011a6c:	60f8      	str	r0, [r7, #12]
 8011a6e:	60b9      	str	r1, [r7, #8]
 8011a70:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011a78:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8011a7a:	697b      	ldr	r3, [r7, #20]
 8011a7c:	2b00      	cmp	r3, #0
 8011a7e:	d101      	bne.n	8011a84 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011a80:	2303      	movs	r3, #3
 8011a82:	e008      	b.n	8011a96 <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 8011a84:	697b      	ldr	r3, [r7, #20]
 8011a86:	68ba      	ldr	r2, [r7, #8]
 8011a88:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8011a8c:	697b      	ldr	r3, [r7, #20]
 8011a8e:	687a      	ldr	r2, [r7, #4]
 8011a90:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8011a94:	2300      	movs	r3, #0
}
 8011a96:	4618      	mov	r0, r3
 8011a98:	371c      	adds	r7, #28
 8011a9a:	46bd      	mov	sp, r7
 8011a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aa0:	4770      	bx	lr

08011aa2 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8011aa2:	b480      	push	{r7}
 8011aa4:	b085      	sub	sp, #20
 8011aa6:	af00      	add	r7, sp, #0
 8011aa8:	6078      	str	r0, [r7, #4]
 8011aaa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011aac:	687b      	ldr	r3, [r7, #4]
 8011aae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011ab2:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	2b00      	cmp	r3, #0
 8011ab8:	d101      	bne.n	8011abe <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 8011aba:	2303      	movs	r3, #3
 8011abc:	e004      	b.n	8011ac8 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 8011abe:	68fb      	ldr	r3, [r7, #12]
 8011ac0:	683a      	ldr	r2, [r7, #0]
 8011ac2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8011ac6:	2300      	movs	r3, #0
}
 8011ac8:	4618      	mov	r0, r3
 8011aca:	3714      	adds	r7, #20
 8011acc:	46bd      	mov	sp, r7
 8011ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ad2:	4770      	bx	lr

08011ad4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8011ad4:	b580      	push	{r7, lr}
 8011ad6:	b084      	sub	sp, #16
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8011adc:	687b      	ldr	r3, [r7, #4]
 8011ade:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011ae2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8011ae4:	687b      	ldr	r3, [r7, #4]
 8011ae6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011aea:	2b00      	cmp	r3, #0
 8011aec:	d101      	bne.n	8011af2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 8011aee:	2303      	movs	r3, #3
 8011af0:	e016      	b.n	8011b20 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011af2:	687b      	ldr	r3, [r7, #4]
 8011af4:	7c1b      	ldrb	r3, [r3, #16]
 8011af6:	2b00      	cmp	r3, #0
 8011af8:	d109      	bne.n	8011b0e <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011afa:	68fb      	ldr	r3, [r7, #12]
 8011afc:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011b00:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011b04:	2101      	movs	r1, #1
 8011b06:	6878      	ldr	r0, [r7, #4]
 8011b08:	f008 f9b2 	bl	8019e70 <USBD_LL_PrepareReceive>
 8011b0c:	e007      	b.n	8011b1e <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8011b14:	2340      	movs	r3, #64	; 0x40
 8011b16:	2101      	movs	r1, #1
 8011b18:	6878      	ldr	r0, [r7, #4]
 8011b1a:	f008 f9a9 	bl	8019e70 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8011b1e:	2300      	movs	r3, #0
}
 8011b20:	4618      	mov	r0, r3
 8011b22:	3710      	adds	r7, #16
 8011b24:	46bd      	mov	sp, r7
 8011b26:	bd80      	pop	{r7, pc}

08011b28 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8011b28:	b580      	push	{r7, lr}
 8011b2a:	b086      	sub	sp, #24
 8011b2c:	af00      	add	r7, sp, #0
 8011b2e:	60f8      	str	r0, [r7, #12]
 8011b30:	60b9      	str	r1, [r7, #8]
 8011b32:	4613      	mov	r3, r2
 8011b34:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	2b00      	cmp	r3, #0
 8011b3a:	d101      	bne.n	8011b40 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8011b3c:	2303      	movs	r3, #3
 8011b3e:	e01f      	b.n	8011b80 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	2200      	movs	r2, #0
 8011b44:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	2200      	movs	r2, #0
 8011b4c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	2200      	movs	r2, #0
 8011b54:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8011b58:	68bb      	ldr	r3, [r7, #8]
 8011b5a:	2b00      	cmp	r3, #0
 8011b5c:	d003      	beq.n	8011b66 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8011b5e:	68fb      	ldr	r3, [r7, #12]
 8011b60:	68ba      	ldr	r2, [r7, #8]
 8011b62:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	2201      	movs	r2, #1
 8011b6a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8011b6e:	68fb      	ldr	r3, [r7, #12]
 8011b70:	79fa      	ldrb	r2, [r7, #7]
 8011b72:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8011b74:	68f8      	ldr	r0, [r7, #12]
 8011b76:	f008 f825 	bl	8019bc4 <USBD_LL_Init>
 8011b7a:	4603      	mov	r3, r0
 8011b7c:	75fb      	strb	r3, [r7, #23]

  return ret;
 8011b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3718      	adds	r7, #24
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}

08011b88 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8011b88:	b580      	push	{r7, lr}
 8011b8a:	b084      	sub	sp, #16
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	6078      	str	r0, [r7, #4]
 8011b90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8011b92:	2300      	movs	r3, #0
 8011b94:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8011b96:	683b      	ldr	r3, [r7, #0]
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d101      	bne.n	8011ba0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8011b9c:	2303      	movs	r3, #3
 8011b9e:	e016      	b.n	8011bce <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8011ba0:	687b      	ldr	r3, [r7, #4]
 8011ba2:	683a      	ldr	r2, [r7, #0]
 8011ba4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d00b      	beq.n	8011bcc <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011bba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bbc:	f107 020e 	add.w	r2, r7, #14
 8011bc0:	4610      	mov	r0, r2
 8011bc2:	4798      	blx	r3
 8011bc4:	4602      	mov	r2, r0
 8011bc6:	687b      	ldr	r3, [r7, #4]
 8011bc8:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8011bcc:	2300      	movs	r3, #0
}
 8011bce:	4618      	mov	r0, r3
 8011bd0:	3710      	adds	r7, #16
 8011bd2:	46bd      	mov	sp, r7
 8011bd4:	bd80      	pop	{r7, pc}

08011bd6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8011bd6:	b580      	push	{r7, lr}
 8011bd8:	b082      	sub	sp, #8
 8011bda:	af00      	add	r7, sp, #0
 8011bdc:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8011bde:	6878      	ldr	r0, [r7, #4]
 8011be0:	f008 f83c 	bl	8019c5c <USBD_LL_Start>
 8011be4:	4603      	mov	r3, r0
}
 8011be6:	4618      	mov	r0, r3
 8011be8:	3708      	adds	r7, #8
 8011bea:	46bd      	mov	sp, r7
 8011bec:	bd80      	pop	{r7, pc}

08011bee <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8011bee:	b480      	push	{r7}
 8011bf0:	b083      	sub	sp, #12
 8011bf2:	af00      	add	r7, sp, #0
 8011bf4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8011bf6:	2300      	movs	r3, #0
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	370c      	adds	r7, #12
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c02:	4770      	bx	lr

08011c04 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c04:	b580      	push	{r7, lr}
 8011c06:	b084      	sub	sp, #16
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	6078      	str	r0, [r7, #4]
 8011c0c:	460b      	mov	r3, r1
 8011c0e:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8011c10:	2303      	movs	r3, #3
 8011c12:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	d009      	beq.n	8011c32 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8011c1e:	687b      	ldr	r3, [r7, #4]
 8011c20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c24:	681b      	ldr	r3, [r3, #0]
 8011c26:	78fa      	ldrb	r2, [r7, #3]
 8011c28:	4611      	mov	r1, r2
 8011c2a:	6878      	ldr	r0, [r7, #4]
 8011c2c:	4798      	blx	r3
 8011c2e:	4603      	mov	r3, r0
 8011c30:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8011c32:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	3710      	adds	r7, #16
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}

08011c3c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b082      	sub	sp, #8
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	6078      	str	r0, [r7, #4]
 8011c44:	460b      	mov	r3, r1
 8011c46:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8011c48:	687b      	ldr	r3, [r7, #4]
 8011c4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d007      	beq.n	8011c62 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8011c52:	687b      	ldr	r3, [r7, #4]
 8011c54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011c58:	685b      	ldr	r3, [r3, #4]
 8011c5a:	78fa      	ldrb	r2, [r7, #3]
 8011c5c:	4611      	mov	r1, r2
 8011c5e:	6878      	ldr	r0, [r7, #4]
 8011c60:	4798      	blx	r3
  }

  return USBD_OK;
 8011c62:	2300      	movs	r3, #0
}
 8011c64:	4618      	mov	r0, r3
 8011c66:	3708      	adds	r7, #8
 8011c68:	46bd      	mov	sp, r7
 8011c6a:	bd80      	pop	{r7, pc}

08011c6c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8011c6c:	b580      	push	{r7, lr}
 8011c6e:	b084      	sub	sp, #16
 8011c70:	af00      	add	r7, sp, #0
 8011c72:	6078      	str	r0, [r7, #4]
 8011c74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8011c76:	687b      	ldr	r3, [r7, #4]
 8011c78:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011c7c:	6839      	ldr	r1, [r7, #0]
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f000 ff90 	bl	8012ba4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8011c84:	687b      	ldr	r3, [r7, #4]
 8011c86:	2201      	movs	r2, #1
 8011c88:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8011c8c:	687b      	ldr	r3, [r7, #4]
 8011c8e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8011c92:	461a      	mov	r2, r3
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8011c9a:	687b      	ldr	r3, [r7, #4]
 8011c9c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011ca0:	f003 031f 	and.w	r3, r3, #31
 8011ca4:	2b02      	cmp	r3, #2
 8011ca6:	d01a      	beq.n	8011cde <USBD_LL_SetupStage+0x72>
 8011ca8:	2b02      	cmp	r3, #2
 8011caa:	d822      	bhi.n	8011cf2 <USBD_LL_SetupStage+0x86>
 8011cac:	2b00      	cmp	r3, #0
 8011cae:	d002      	beq.n	8011cb6 <USBD_LL_SetupStage+0x4a>
 8011cb0:	2b01      	cmp	r3, #1
 8011cb2:	d00a      	beq.n	8011cca <USBD_LL_SetupStage+0x5e>
 8011cb4:	e01d      	b.n	8011cf2 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011cbc:	4619      	mov	r1, r3
 8011cbe:	6878      	ldr	r0, [r7, #4]
 8011cc0:	f000 fa62 	bl	8012188 <USBD_StdDevReq>
 8011cc4:	4603      	mov	r3, r0
 8011cc6:	73fb      	strb	r3, [r7, #15]
      break;
 8011cc8:	e020      	b.n	8011d0c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8011cca:	687b      	ldr	r3, [r7, #4]
 8011ccc:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011cd0:	4619      	mov	r1, r3
 8011cd2:	6878      	ldr	r0, [r7, #4]
 8011cd4:	f000 fac6 	bl	8012264 <USBD_StdItfReq>
 8011cd8:	4603      	mov	r3, r0
 8011cda:	73fb      	strb	r3, [r7, #15]
      break;
 8011cdc:	e016      	b.n	8011d0c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8011ce4:	4619      	mov	r1, r3
 8011ce6:	6878      	ldr	r0, [r7, #4]
 8011ce8:	f000 fb05 	bl	80122f6 <USBD_StdEPReq>
 8011cec:	4603      	mov	r3, r0
 8011cee:	73fb      	strb	r3, [r7, #15]
      break;
 8011cf0:	e00c      	b.n	8011d0c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8011cf2:	687b      	ldr	r3, [r7, #4]
 8011cf4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8011cf8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8011cfc:	b2db      	uxtb	r3, r3
 8011cfe:	4619      	mov	r1, r3
 8011d00:	6878      	ldr	r0, [r7, #4]
 8011d02:	f008 f80b 	bl	8019d1c <USBD_LL_StallEP>
 8011d06:	4603      	mov	r3, r0
 8011d08:	73fb      	strb	r3, [r7, #15]
      break;
 8011d0a:	bf00      	nop
  }

  return ret;
 8011d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	3710      	adds	r7, #16
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bd80      	pop	{r7, pc}

08011d16 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8011d16:	b580      	push	{r7, lr}
 8011d18:	b086      	sub	sp, #24
 8011d1a:	af00      	add	r7, sp, #0
 8011d1c:	60f8      	str	r0, [r7, #12]
 8011d1e:	460b      	mov	r3, r1
 8011d20:	607a      	str	r2, [r7, #4]
 8011d22:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011d24:	7afb      	ldrb	r3, [r7, #11]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d138      	bne.n	8011d9c <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8011d2a:	68fb      	ldr	r3, [r7, #12]
 8011d2c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8011d30:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8011d32:	68fb      	ldr	r3, [r7, #12]
 8011d34:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011d38:	2b03      	cmp	r3, #3
 8011d3a:	d14a      	bne.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8011d3c:	693b      	ldr	r3, [r7, #16]
 8011d3e:	689a      	ldr	r2, [r3, #8]
 8011d40:	693b      	ldr	r3, [r7, #16]
 8011d42:	68db      	ldr	r3, [r3, #12]
 8011d44:	429a      	cmp	r2, r3
 8011d46:	d913      	bls.n	8011d70 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011d48:	693b      	ldr	r3, [r7, #16]
 8011d4a:	689a      	ldr	r2, [r3, #8]
 8011d4c:	693b      	ldr	r3, [r7, #16]
 8011d4e:	68db      	ldr	r3, [r3, #12]
 8011d50:	1ad2      	subs	r2, r2, r3
 8011d52:	693b      	ldr	r3, [r7, #16]
 8011d54:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8011d56:	693b      	ldr	r3, [r7, #16]
 8011d58:	68da      	ldr	r2, [r3, #12]
 8011d5a:	693b      	ldr	r3, [r7, #16]
 8011d5c:	689b      	ldr	r3, [r3, #8]
 8011d5e:	4293      	cmp	r3, r2
 8011d60:	bf28      	it	cs
 8011d62:	4613      	movcs	r3, r2
 8011d64:	461a      	mov	r2, r3
 8011d66:	6879      	ldr	r1, [r7, #4]
 8011d68:	68f8      	ldr	r0, [r7, #12]
 8011d6a:	f001 f80f 	bl	8012d8c <USBD_CtlContinueRx>
 8011d6e:	e030      	b.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011d76:	b2db      	uxtb	r3, r3
 8011d78:	2b03      	cmp	r3, #3
 8011d7a:	d10b      	bne.n	8011d94 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8011d7c:	68fb      	ldr	r3, [r7, #12]
 8011d7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d82:	691b      	ldr	r3, [r3, #16]
 8011d84:	2b00      	cmp	r3, #0
 8011d86:	d005      	beq.n	8011d94 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8011d88:	68fb      	ldr	r3, [r7, #12]
 8011d8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011d8e:	691b      	ldr	r3, [r3, #16]
 8011d90:	68f8      	ldr	r0, [r7, #12]
 8011d92:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8011d94:	68f8      	ldr	r0, [r7, #12]
 8011d96:	f001 f80a 	bl	8012dae <USBD_CtlSendStatus>
 8011d9a:	e01a      	b.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011da2:	b2db      	uxtb	r3, r3
 8011da4:	2b03      	cmp	r3, #3
 8011da6:	d114      	bne.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8011da8:	68fb      	ldr	r3, [r7, #12]
 8011daa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dae:	699b      	ldr	r3, [r3, #24]
 8011db0:	2b00      	cmp	r3, #0
 8011db2:	d00e      	beq.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8011db4:	68fb      	ldr	r3, [r7, #12]
 8011db6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011dba:	699b      	ldr	r3, [r3, #24]
 8011dbc:	7afa      	ldrb	r2, [r7, #11]
 8011dbe:	4611      	mov	r1, r2
 8011dc0:	68f8      	ldr	r0, [r7, #12]
 8011dc2:	4798      	blx	r3
 8011dc4:	4603      	mov	r3, r0
 8011dc6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011dc8:	7dfb      	ldrb	r3, [r7, #23]
 8011dca:	2b00      	cmp	r3, #0
 8011dcc:	d001      	beq.n	8011dd2 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8011dce:	7dfb      	ldrb	r3, [r7, #23]
 8011dd0:	e000      	b.n	8011dd4 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8011dd2:	2300      	movs	r3, #0
}
 8011dd4:	4618      	mov	r0, r3
 8011dd6:	3718      	adds	r7, #24
 8011dd8:	46bd      	mov	sp, r7
 8011dda:	bd80      	pop	{r7, pc}

08011ddc <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b086      	sub	sp, #24
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	60f8      	str	r0, [r7, #12]
 8011de4:	460b      	mov	r3, r1
 8011de6:	607a      	str	r2, [r7, #4]
 8011de8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8011dea:	7afb      	ldrb	r3, [r7, #11]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d16b      	bne.n	8011ec8 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8011df0:	68fb      	ldr	r3, [r7, #12]
 8011df2:	3314      	adds	r3, #20
 8011df4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8011df6:	68fb      	ldr	r3, [r7, #12]
 8011df8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8011dfc:	2b02      	cmp	r3, #2
 8011dfe:	d156      	bne.n	8011eae <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8011e00:	693b      	ldr	r3, [r7, #16]
 8011e02:	689a      	ldr	r2, [r3, #8]
 8011e04:	693b      	ldr	r3, [r7, #16]
 8011e06:	68db      	ldr	r3, [r3, #12]
 8011e08:	429a      	cmp	r2, r3
 8011e0a:	d914      	bls.n	8011e36 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8011e0c:	693b      	ldr	r3, [r7, #16]
 8011e0e:	689a      	ldr	r2, [r3, #8]
 8011e10:	693b      	ldr	r3, [r7, #16]
 8011e12:	68db      	ldr	r3, [r3, #12]
 8011e14:	1ad2      	subs	r2, r2, r3
 8011e16:	693b      	ldr	r3, [r7, #16]
 8011e18:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8011e1a:	693b      	ldr	r3, [r7, #16]
 8011e1c:	689b      	ldr	r3, [r3, #8]
 8011e1e:	461a      	mov	r2, r3
 8011e20:	6879      	ldr	r1, [r7, #4]
 8011e22:	68f8      	ldr	r0, [r7, #12]
 8011e24:	f000 ff84 	bl	8012d30 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011e28:	2300      	movs	r3, #0
 8011e2a:	2200      	movs	r2, #0
 8011e2c:	2100      	movs	r1, #0
 8011e2e:	68f8      	ldr	r0, [r7, #12]
 8011e30:	f008 f81e 	bl	8019e70 <USBD_LL_PrepareReceive>
 8011e34:	e03b      	b.n	8011eae <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8011e36:	693b      	ldr	r3, [r7, #16]
 8011e38:	68da      	ldr	r2, [r3, #12]
 8011e3a:	693b      	ldr	r3, [r7, #16]
 8011e3c:	689b      	ldr	r3, [r3, #8]
 8011e3e:	429a      	cmp	r2, r3
 8011e40:	d11c      	bne.n	8011e7c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8011e42:	693b      	ldr	r3, [r7, #16]
 8011e44:	685a      	ldr	r2, [r3, #4]
 8011e46:	693b      	ldr	r3, [r7, #16]
 8011e48:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8011e4a:	429a      	cmp	r2, r3
 8011e4c:	d316      	bcc.n	8011e7c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8011e4e:	693b      	ldr	r3, [r7, #16]
 8011e50:	685a      	ldr	r2, [r3, #4]
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8011e58:	429a      	cmp	r2, r3
 8011e5a:	d20f      	bcs.n	8011e7c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8011e5c:	2200      	movs	r2, #0
 8011e5e:	2100      	movs	r1, #0
 8011e60:	68f8      	ldr	r0, [r7, #12]
 8011e62:	f000 ff65 	bl	8012d30 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8011e66:	68fb      	ldr	r3, [r7, #12]
 8011e68:	2200      	movs	r2, #0
 8011e6a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8011e6e:	2300      	movs	r3, #0
 8011e70:	2200      	movs	r2, #0
 8011e72:	2100      	movs	r1, #0
 8011e74:	68f8      	ldr	r0, [r7, #12]
 8011e76:	f007 fffb 	bl	8019e70 <USBD_LL_PrepareReceive>
 8011e7a:	e018      	b.n	8011eae <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011e7c:	68fb      	ldr	r3, [r7, #12]
 8011e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	2b03      	cmp	r3, #3
 8011e86:	d10b      	bne.n	8011ea0 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e8e:	68db      	ldr	r3, [r3, #12]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d005      	beq.n	8011ea0 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8011e94:	68fb      	ldr	r3, [r7, #12]
 8011e96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011e9a:	68db      	ldr	r3, [r3, #12]
 8011e9c:	68f8      	ldr	r0, [r7, #12]
 8011e9e:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8011ea0:	2180      	movs	r1, #128	; 0x80
 8011ea2:	68f8      	ldr	r0, [r7, #12]
 8011ea4:	f007 ff3a 	bl	8019d1c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8011ea8:	68f8      	ldr	r0, [r7, #12]
 8011eaa:	f000 ff93 	bl	8012dd4 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8011eae:	68fb      	ldr	r3, [r7, #12]
 8011eb0:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8011eb4:	2b01      	cmp	r3, #1
 8011eb6:	d122      	bne.n	8011efe <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8011eb8:	68f8      	ldr	r0, [r7, #12]
 8011eba:	f7ff fe98 	bl	8011bee <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8011ebe:	68fb      	ldr	r3, [r7, #12]
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8011ec6:	e01a      	b.n	8011efe <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8011ec8:	68fb      	ldr	r3, [r7, #12]
 8011eca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011ece:	b2db      	uxtb	r3, r3
 8011ed0:	2b03      	cmp	r3, #3
 8011ed2:	d114      	bne.n	8011efe <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011eda:	695b      	ldr	r3, [r3, #20]
 8011edc:	2b00      	cmp	r3, #0
 8011ede:	d00e      	beq.n	8011efe <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8011ee0:	68fb      	ldr	r3, [r7, #12]
 8011ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011ee6:	695b      	ldr	r3, [r3, #20]
 8011ee8:	7afa      	ldrb	r2, [r7, #11]
 8011eea:	4611      	mov	r1, r2
 8011eec:	68f8      	ldr	r0, [r7, #12]
 8011eee:	4798      	blx	r3
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8011ef4:	7dfb      	ldrb	r3, [r7, #23]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d001      	beq.n	8011efe <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8011efa:	7dfb      	ldrb	r3, [r7, #23]
 8011efc:	e000      	b.n	8011f00 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8011efe:	2300      	movs	r3, #0
}
 8011f00:	4618      	mov	r0, r3
 8011f02:	3718      	adds	r7, #24
 8011f04:	46bd      	mov	sp, r7
 8011f06:	bd80      	pop	{r7, pc}

08011f08 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8011f08:	b580      	push	{r7, lr}
 8011f0a:	b082      	sub	sp, #8
 8011f0c:	af00      	add	r7, sp, #0
 8011f0e:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	2201      	movs	r2, #1
 8011f14:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	2200      	movs	r2, #0
 8011f1c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8011f20:	687b      	ldr	r3, [r7, #4]
 8011f22:	2200      	movs	r2, #0
 8011f24:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8011f26:	687b      	ldr	r3, [r7, #4]
 8011f28:	2200      	movs	r2, #0
 8011f2a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8011f2e:	687b      	ldr	r3, [r7, #4]
 8011f30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d101      	bne.n	8011f3c <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 8011f38:	2303      	movs	r3, #3
 8011f3a:	e02f      	b.n	8011f9c <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8011f3c:	687b      	ldr	r3, [r7, #4]
 8011f3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8011f42:	2b00      	cmp	r3, #0
 8011f44:	d00f      	beq.n	8011f66 <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f4c:	685b      	ldr	r3, [r3, #4]
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	d009      	beq.n	8011f66 <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8011f58:	685b      	ldr	r3, [r3, #4]
 8011f5a:	687a      	ldr	r2, [r7, #4]
 8011f5c:	6852      	ldr	r2, [r2, #4]
 8011f5e:	b2d2      	uxtb	r2, r2
 8011f60:	4611      	mov	r1, r2
 8011f62:	6878      	ldr	r0, [r7, #4]
 8011f64:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011f66:	2340      	movs	r3, #64	; 0x40
 8011f68:	2200      	movs	r2, #0
 8011f6a:	2100      	movs	r1, #0
 8011f6c:	6878      	ldr	r0, [r7, #4]
 8011f6e:	f007 fe90 	bl	8019c92 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8011f72:	687b      	ldr	r3, [r7, #4]
 8011f74:	2201      	movs	r2, #1
 8011f76:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	2240      	movs	r2, #64	; 0x40
 8011f7e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8011f82:	2340      	movs	r3, #64	; 0x40
 8011f84:	2200      	movs	r2, #0
 8011f86:	2180      	movs	r1, #128	; 0x80
 8011f88:	6878      	ldr	r0, [r7, #4]
 8011f8a:	f007 fe82 	bl	8019c92 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	2201      	movs	r2, #1
 8011f92:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	2240      	movs	r2, #64	; 0x40
 8011f98:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8011f9a:	2300      	movs	r3, #0
}
 8011f9c:	4618      	mov	r0, r3
 8011f9e:	3708      	adds	r7, #8
 8011fa0:	46bd      	mov	sp, r7
 8011fa2:	bd80      	pop	{r7, pc}

08011fa4 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8011fa4:	b480      	push	{r7}
 8011fa6:	b083      	sub	sp, #12
 8011fa8:	af00      	add	r7, sp, #0
 8011faa:	6078      	str	r0, [r7, #4]
 8011fac:	460b      	mov	r3, r1
 8011fae:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	78fa      	ldrb	r2, [r7, #3]
 8011fb4:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8011fb6:	2300      	movs	r3, #0
}
 8011fb8:	4618      	mov	r0, r3
 8011fba:	370c      	adds	r7, #12
 8011fbc:	46bd      	mov	sp, r7
 8011fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc2:	4770      	bx	lr

08011fc4 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8011fc4:	b480      	push	{r7}
 8011fc6:	b083      	sub	sp, #12
 8011fc8:	af00      	add	r7, sp, #0
 8011fca:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011fd2:	b2da      	uxtb	r2, r3
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	2204      	movs	r2, #4
 8011fde:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8011fe2:	2300      	movs	r3, #0
}
 8011fe4:	4618      	mov	r0, r3
 8011fe6:	370c      	adds	r7, #12
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fee:	4770      	bx	lr

08011ff0 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b083      	sub	sp, #12
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8011ffe:	b2db      	uxtb	r3, r3
 8012000:	2b04      	cmp	r3, #4
 8012002:	d106      	bne.n	8012012 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012004:	687b      	ldr	r3, [r7, #4]
 8012006:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 801200a:	b2da      	uxtb	r2, r3
 801200c:	687b      	ldr	r3, [r7, #4]
 801200e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8012012:	2300      	movs	r3, #0
}
 8012014:	4618      	mov	r0, r3
 8012016:	370c      	adds	r7, #12
 8012018:	46bd      	mov	sp, r7
 801201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801201e:	4770      	bx	lr

08012020 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012020:	b580      	push	{r7, lr}
 8012022:	b082      	sub	sp, #8
 8012024:	af00      	add	r7, sp, #0
 8012026:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 8012028:	687b      	ldr	r3, [r7, #4]
 801202a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801202e:	2b00      	cmp	r3, #0
 8012030:	d101      	bne.n	8012036 <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8012032:	2303      	movs	r3, #3
 8012034:	e012      	b.n	801205c <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012036:	687b      	ldr	r3, [r7, #4]
 8012038:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801203c:	b2db      	uxtb	r3, r3
 801203e:	2b03      	cmp	r3, #3
 8012040:	d10b      	bne.n	801205a <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8012042:	687b      	ldr	r3, [r7, #4]
 8012044:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012048:	69db      	ldr	r3, [r3, #28]
 801204a:	2b00      	cmp	r3, #0
 801204c:	d005      	beq.n	801205a <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012054:	69db      	ldr	r3, [r3, #28]
 8012056:	6878      	ldr	r0, [r7, #4]
 8012058:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801205a:	2300      	movs	r3, #0
}
 801205c:	4618      	mov	r0, r3
 801205e:	3708      	adds	r7, #8
 8012060:	46bd      	mov	sp, r7
 8012062:	bd80      	pop	{r7, pc}

08012064 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8012064:	b580      	push	{r7, lr}
 8012066:	b082      	sub	sp, #8
 8012068:	af00      	add	r7, sp, #0
 801206a:	6078      	str	r0, [r7, #4]
 801206c:	460b      	mov	r3, r1
 801206e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012076:	2b00      	cmp	r3, #0
 8012078:	d101      	bne.n	801207e <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 801207a:	2303      	movs	r3, #3
 801207c:	e014      	b.n	80120a8 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801207e:	687b      	ldr	r3, [r7, #4]
 8012080:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012084:	b2db      	uxtb	r3, r3
 8012086:	2b03      	cmp	r3, #3
 8012088:	d10d      	bne.n	80120a6 <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012090:	6a1b      	ldr	r3, [r3, #32]
 8012092:	2b00      	cmp	r3, #0
 8012094:	d007      	beq.n	80120a6 <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 8012096:	687b      	ldr	r3, [r7, #4]
 8012098:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801209c:	6a1b      	ldr	r3, [r3, #32]
 801209e:	78fa      	ldrb	r2, [r7, #3]
 80120a0:	4611      	mov	r1, r2
 80120a2:	6878      	ldr	r0, [r7, #4]
 80120a4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80120a6:	2300      	movs	r3, #0
}
 80120a8:	4618      	mov	r0, r3
 80120aa:	3708      	adds	r7, #8
 80120ac:	46bd      	mov	sp, r7
 80120ae:	bd80      	pop	{r7, pc}

080120b0 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b082      	sub	sp, #8
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	6078      	str	r0, [r7, #4]
 80120b8:	460b      	mov	r3, r1
 80120ba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120c2:	2b00      	cmp	r3, #0
 80120c4:	d101      	bne.n	80120ca <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 80120c6:	2303      	movs	r3, #3
 80120c8:	e014      	b.n	80120f4 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80120d0:	b2db      	uxtb	r3, r3
 80120d2:	2b03      	cmp	r3, #3
 80120d4:	d10d      	bne.n	80120f2 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120de:	2b00      	cmp	r3, #0
 80120e0:	d007      	beq.n	80120f2 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80120e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80120ea:	78fa      	ldrb	r2, [r7, #3]
 80120ec:	4611      	mov	r1, r2
 80120ee:	6878      	ldr	r0, [r7, #4]
 80120f0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80120f2:	2300      	movs	r3, #0
}
 80120f4:	4618      	mov	r0, r3
 80120f6:	3708      	adds	r7, #8
 80120f8:	46bd      	mov	sp, r7
 80120fa:	bd80      	pop	{r7, pc}

080120fc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80120fc:	b480      	push	{r7}
 80120fe:	b083      	sub	sp, #12
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012104:	2300      	movs	r3, #0
}
 8012106:	4618      	mov	r0, r3
 8012108:	370c      	adds	r7, #12
 801210a:	46bd      	mov	sp, r7
 801210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012110:	4770      	bx	lr

08012112 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012112:	b580      	push	{r7, lr}
 8012114:	b082      	sub	sp, #8
 8012116:	af00      	add	r7, sp, #0
 8012118:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	2201      	movs	r2, #1
 801211e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012128:	2b00      	cmp	r3, #0
 801212a:	d009      	beq.n	8012140 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 801212c:	687b      	ldr	r3, [r7, #4]
 801212e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012132:	685b      	ldr	r3, [r3, #4]
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	6852      	ldr	r2, [r2, #4]
 8012138:	b2d2      	uxtb	r2, r2
 801213a:	4611      	mov	r1, r2
 801213c:	6878      	ldr	r0, [r7, #4]
 801213e:	4798      	blx	r3
  }

  return USBD_OK;
 8012140:	2300      	movs	r3, #0
}
 8012142:	4618      	mov	r0, r3
 8012144:	3708      	adds	r7, #8
 8012146:	46bd      	mov	sp, r7
 8012148:	bd80      	pop	{r7, pc}

0801214a <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801214a:	b480      	push	{r7}
 801214c:	b087      	sub	sp, #28
 801214e:	af00      	add	r7, sp, #0
 8012150:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012156:	697b      	ldr	r3, [r7, #20]
 8012158:	781b      	ldrb	r3, [r3, #0]
 801215a:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	3301      	adds	r3, #1
 8012160:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	781b      	ldrb	r3, [r3, #0]
 8012166:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012168:	8a3b      	ldrh	r3, [r7, #16]
 801216a:	021b      	lsls	r3, r3, #8
 801216c:	b21a      	sxth	r2, r3
 801216e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012172:	4313      	orrs	r3, r2
 8012174:	b21b      	sxth	r3, r3
 8012176:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012178:	89fb      	ldrh	r3, [r7, #14]
}
 801217a:	4618      	mov	r0, r3
 801217c:	371c      	adds	r7, #28
 801217e:	46bd      	mov	sp, r7
 8012180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012184:	4770      	bx	lr
	...

08012188 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012188:	b580      	push	{r7, lr}
 801218a:	b084      	sub	sp, #16
 801218c:	af00      	add	r7, sp, #0
 801218e:	6078      	str	r0, [r7, #4]
 8012190:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012192:	2300      	movs	r3, #0
 8012194:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012196:	683b      	ldr	r3, [r7, #0]
 8012198:	781b      	ldrb	r3, [r3, #0]
 801219a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801219e:	2b40      	cmp	r3, #64	; 0x40
 80121a0:	d005      	beq.n	80121ae <USBD_StdDevReq+0x26>
 80121a2:	2b40      	cmp	r3, #64	; 0x40
 80121a4:	d853      	bhi.n	801224e <USBD_StdDevReq+0xc6>
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d00b      	beq.n	80121c2 <USBD_StdDevReq+0x3a>
 80121aa:	2b20      	cmp	r3, #32
 80121ac:	d14f      	bne.n	801224e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80121b4:	689b      	ldr	r3, [r3, #8]
 80121b6:	6839      	ldr	r1, [r7, #0]
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	4798      	blx	r3
 80121bc:	4603      	mov	r3, r0
 80121be:	73fb      	strb	r3, [r7, #15]
      break;
 80121c0:	e04a      	b.n	8012258 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80121c2:	683b      	ldr	r3, [r7, #0]
 80121c4:	785b      	ldrb	r3, [r3, #1]
 80121c6:	2b09      	cmp	r3, #9
 80121c8:	d83b      	bhi.n	8012242 <USBD_StdDevReq+0xba>
 80121ca:	a201      	add	r2, pc, #4	; (adr r2, 80121d0 <USBD_StdDevReq+0x48>)
 80121cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121d0:	08012225 	.word	0x08012225
 80121d4:	08012239 	.word	0x08012239
 80121d8:	08012243 	.word	0x08012243
 80121dc:	0801222f 	.word	0x0801222f
 80121e0:	08012243 	.word	0x08012243
 80121e4:	08012203 	.word	0x08012203
 80121e8:	080121f9 	.word	0x080121f9
 80121ec:	08012243 	.word	0x08012243
 80121f0:	0801221b 	.word	0x0801221b
 80121f4:	0801220d 	.word	0x0801220d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80121f8:	6839      	ldr	r1, [r7, #0]
 80121fa:	6878      	ldr	r0, [r7, #4]
 80121fc:	f000 f9de 	bl	80125bc <USBD_GetDescriptor>
          break;
 8012200:	e024      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012202:	6839      	ldr	r1, [r7, #0]
 8012204:	6878      	ldr	r0, [r7, #4]
 8012206:	f000 fb43 	bl	8012890 <USBD_SetAddress>
          break;
 801220a:	e01f      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801220c:	6839      	ldr	r1, [r7, #0]
 801220e:	6878      	ldr	r0, [r7, #4]
 8012210:	f000 fb82 	bl	8012918 <USBD_SetConfig>
 8012214:	4603      	mov	r3, r0
 8012216:	73fb      	strb	r3, [r7, #15]
          break;
 8012218:	e018      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801221a:	6839      	ldr	r1, [r7, #0]
 801221c:	6878      	ldr	r0, [r7, #4]
 801221e:	f000 fc21 	bl	8012a64 <USBD_GetConfig>
          break;
 8012222:	e013      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012224:	6839      	ldr	r1, [r7, #0]
 8012226:	6878      	ldr	r0, [r7, #4]
 8012228:	f000 fc52 	bl	8012ad0 <USBD_GetStatus>
          break;
 801222c:	e00e      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801222e:	6839      	ldr	r1, [r7, #0]
 8012230:	6878      	ldr	r0, [r7, #4]
 8012232:	f000 fc81 	bl	8012b38 <USBD_SetFeature>
          break;
 8012236:	e009      	b.n	801224c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012238:	6839      	ldr	r1, [r7, #0]
 801223a:	6878      	ldr	r0, [r7, #4]
 801223c:	f000 fc90 	bl	8012b60 <USBD_ClrFeature>
          break;
 8012240:	e004      	b.n	801224c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8012242:	6839      	ldr	r1, [r7, #0]
 8012244:	6878      	ldr	r0, [r7, #4]
 8012246:	f000 fce7 	bl	8012c18 <USBD_CtlError>
          break;
 801224a:	bf00      	nop
      }
      break;
 801224c:	e004      	b.n	8012258 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 801224e:	6839      	ldr	r1, [r7, #0]
 8012250:	6878      	ldr	r0, [r7, #4]
 8012252:	f000 fce1 	bl	8012c18 <USBD_CtlError>
      break;
 8012256:	bf00      	nop
  }

  return ret;
 8012258:	7bfb      	ldrb	r3, [r7, #15]
}
 801225a:	4618      	mov	r0, r3
 801225c:	3710      	adds	r7, #16
 801225e:	46bd      	mov	sp, r7
 8012260:	bd80      	pop	{r7, pc}
 8012262:	bf00      	nop

08012264 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012264:	b580      	push	{r7, lr}
 8012266:	b084      	sub	sp, #16
 8012268:	af00      	add	r7, sp, #0
 801226a:	6078      	str	r0, [r7, #4]
 801226c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801226e:	2300      	movs	r3, #0
 8012270:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012272:	683b      	ldr	r3, [r7, #0]
 8012274:	781b      	ldrb	r3, [r3, #0]
 8012276:	f003 0360 	and.w	r3, r3, #96	; 0x60
 801227a:	2b40      	cmp	r3, #64	; 0x40
 801227c:	d005      	beq.n	801228a <USBD_StdItfReq+0x26>
 801227e:	2b40      	cmp	r3, #64	; 0x40
 8012280:	d82f      	bhi.n	80122e2 <USBD_StdItfReq+0x7e>
 8012282:	2b00      	cmp	r3, #0
 8012284:	d001      	beq.n	801228a <USBD_StdItfReq+0x26>
 8012286:	2b20      	cmp	r3, #32
 8012288:	d12b      	bne.n	80122e2 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801228a:	687b      	ldr	r3, [r7, #4]
 801228c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012290:	b2db      	uxtb	r3, r3
 8012292:	3b01      	subs	r3, #1
 8012294:	2b02      	cmp	r3, #2
 8012296:	d81d      	bhi.n	80122d4 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012298:	683b      	ldr	r3, [r7, #0]
 801229a:	889b      	ldrh	r3, [r3, #4]
 801229c:	b2db      	uxtb	r3, r3
 801229e:	2b01      	cmp	r3, #1
 80122a0:	d813      	bhi.n	80122ca <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80122a2:	687b      	ldr	r3, [r7, #4]
 80122a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80122a8:	689b      	ldr	r3, [r3, #8]
 80122aa:	6839      	ldr	r1, [r7, #0]
 80122ac:	6878      	ldr	r0, [r7, #4]
 80122ae:	4798      	blx	r3
 80122b0:	4603      	mov	r3, r0
 80122b2:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	88db      	ldrh	r3, [r3, #6]
 80122b8:	2b00      	cmp	r3, #0
 80122ba:	d110      	bne.n	80122de <USBD_StdItfReq+0x7a>
 80122bc:	7bfb      	ldrb	r3, [r7, #15]
 80122be:	2b00      	cmp	r3, #0
 80122c0:	d10d      	bne.n	80122de <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 80122c2:	6878      	ldr	r0, [r7, #4]
 80122c4:	f000 fd73 	bl	8012dae <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80122c8:	e009      	b.n	80122de <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 80122ca:	6839      	ldr	r1, [r7, #0]
 80122cc:	6878      	ldr	r0, [r7, #4]
 80122ce:	f000 fca3 	bl	8012c18 <USBD_CtlError>
          break;
 80122d2:	e004      	b.n	80122de <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80122d4:	6839      	ldr	r1, [r7, #0]
 80122d6:	6878      	ldr	r0, [r7, #4]
 80122d8:	f000 fc9e 	bl	8012c18 <USBD_CtlError>
          break;
 80122dc:	e000      	b.n	80122e0 <USBD_StdItfReq+0x7c>
          break;
 80122de:	bf00      	nop
      }
      break;
 80122e0:	e004      	b.n	80122ec <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80122e2:	6839      	ldr	r1, [r7, #0]
 80122e4:	6878      	ldr	r0, [r7, #4]
 80122e6:	f000 fc97 	bl	8012c18 <USBD_CtlError>
      break;
 80122ea:	bf00      	nop
  }

  return ret;
 80122ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80122ee:	4618      	mov	r0, r3
 80122f0:	3710      	adds	r7, #16
 80122f2:	46bd      	mov	sp, r7
 80122f4:	bd80      	pop	{r7, pc}

080122f6 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80122f6:	b580      	push	{r7, lr}
 80122f8:	b084      	sub	sp, #16
 80122fa:	af00      	add	r7, sp, #0
 80122fc:	6078      	str	r0, [r7, #4]
 80122fe:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8012300:	2300      	movs	r3, #0
 8012302:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8012304:	683b      	ldr	r3, [r7, #0]
 8012306:	889b      	ldrh	r3, [r3, #4]
 8012308:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801230a:	683b      	ldr	r3, [r7, #0]
 801230c:	781b      	ldrb	r3, [r3, #0]
 801230e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8012312:	2b40      	cmp	r3, #64	; 0x40
 8012314:	d007      	beq.n	8012326 <USBD_StdEPReq+0x30>
 8012316:	2b40      	cmp	r3, #64	; 0x40
 8012318:	f200 8145 	bhi.w	80125a6 <USBD_StdEPReq+0x2b0>
 801231c:	2b00      	cmp	r3, #0
 801231e:	d00c      	beq.n	801233a <USBD_StdEPReq+0x44>
 8012320:	2b20      	cmp	r3, #32
 8012322:	f040 8140 	bne.w	80125a6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801232c:	689b      	ldr	r3, [r3, #8]
 801232e:	6839      	ldr	r1, [r7, #0]
 8012330:	6878      	ldr	r0, [r7, #4]
 8012332:	4798      	blx	r3
 8012334:	4603      	mov	r3, r0
 8012336:	73fb      	strb	r3, [r7, #15]
      break;
 8012338:	e13a      	b.n	80125b0 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801233a:	683b      	ldr	r3, [r7, #0]
 801233c:	785b      	ldrb	r3, [r3, #1]
 801233e:	2b03      	cmp	r3, #3
 8012340:	d007      	beq.n	8012352 <USBD_StdEPReq+0x5c>
 8012342:	2b03      	cmp	r3, #3
 8012344:	f300 8129 	bgt.w	801259a <USBD_StdEPReq+0x2a4>
 8012348:	2b00      	cmp	r3, #0
 801234a:	d07f      	beq.n	801244c <USBD_StdEPReq+0x156>
 801234c:	2b01      	cmp	r3, #1
 801234e:	d03c      	beq.n	80123ca <USBD_StdEPReq+0xd4>
 8012350:	e123      	b.n	801259a <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8012352:	687b      	ldr	r3, [r7, #4]
 8012354:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012358:	b2db      	uxtb	r3, r3
 801235a:	2b02      	cmp	r3, #2
 801235c:	d002      	beq.n	8012364 <USBD_StdEPReq+0x6e>
 801235e:	2b03      	cmp	r3, #3
 8012360:	d016      	beq.n	8012390 <USBD_StdEPReq+0x9a>
 8012362:	e02c      	b.n	80123be <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8012364:	7bbb      	ldrb	r3, [r7, #14]
 8012366:	2b00      	cmp	r3, #0
 8012368:	d00d      	beq.n	8012386 <USBD_StdEPReq+0x90>
 801236a:	7bbb      	ldrb	r3, [r7, #14]
 801236c:	2b80      	cmp	r3, #128	; 0x80
 801236e:	d00a      	beq.n	8012386 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8012370:	7bbb      	ldrb	r3, [r7, #14]
 8012372:	4619      	mov	r1, r3
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f007 fcd1 	bl	8019d1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801237a:	2180      	movs	r1, #128	; 0x80
 801237c:	6878      	ldr	r0, [r7, #4]
 801237e:	f007 fccd 	bl	8019d1c <USBD_LL_StallEP>
 8012382:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8012384:	e020      	b.n	80123c8 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 8012386:	6839      	ldr	r1, [r7, #0]
 8012388:	6878      	ldr	r0, [r7, #4]
 801238a:	f000 fc45 	bl	8012c18 <USBD_CtlError>
              break;
 801238e:	e01b      	b.n	80123c8 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012390:	683b      	ldr	r3, [r7, #0]
 8012392:	885b      	ldrh	r3, [r3, #2]
 8012394:	2b00      	cmp	r3, #0
 8012396:	d10e      	bne.n	80123b6 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8012398:	7bbb      	ldrb	r3, [r7, #14]
 801239a:	2b00      	cmp	r3, #0
 801239c:	d00b      	beq.n	80123b6 <USBD_StdEPReq+0xc0>
 801239e:	7bbb      	ldrb	r3, [r7, #14]
 80123a0:	2b80      	cmp	r3, #128	; 0x80
 80123a2:	d008      	beq.n	80123b6 <USBD_StdEPReq+0xc0>
 80123a4:	683b      	ldr	r3, [r7, #0]
 80123a6:	88db      	ldrh	r3, [r3, #6]
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d104      	bne.n	80123b6 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80123ac:	7bbb      	ldrb	r3, [r7, #14]
 80123ae:	4619      	mov	r1, r3
 80123b0:	6878      	ldr	r0, [r7, #4]
 80123b2:	f007 fcb3 	bl	8019d1c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80123b6:	6878      	ldr	r0, [r7, #4]
 80123b8:	f000 fcf9 	bl	8012dae <USBD_CtlSendStatus>

              break;
 80123bc:	e004      	b.n	80123c8 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 80123be:	6839      	ldr	r1, [r7, #0]
 80123c0:	6878      	ldr	r0, [r7, #4]
 80123c2:	f000 fc29 	bl	8012c18 <USBD_CtlError>
              break;
 80123c6:	bf00      	nop
          }
          break;
 80123c8:	e0ec      	b.n	80125a4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80123d0:	b2db      	uxtb	r3, r3
 80123d2:	2b02      	cmp	r3, #2
 80123d4:	d002      	beq.n	80123dc <USBD_StdEPReq+0xe6>
 80123d6:	2b03      	cmp	r3, #3
 80123d8:	d016      	beq.n	8012408 <USBD_StdEPReq+0x112>
 80123da:	e030      	b.n	801243e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80123dc:	7bbb      	ldrb	r3, [r7, #14]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d00d      	beq.n	80123fe <USBD_StdEPReq+0x108>
 80123e2:	7bbb      	ldrb	r3, [r7, #14]
 80123e4:	2b80      	cmp	r3, #128	; 0x80
 80123e6:	d00a      	beq.n	80123fe <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80123e8:	7bbb      	ldrb	r3, [r7, #14]
 80123ea:	4619      	mov	r1, r3
 80123ec:	6878      	ldr	r0, [r7, #4]
 80123ee:	f007 fc95 	bl	8019d1c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80123f2:	2180      	movs	r1, #128	; 0x80
 80123f4:	6878      	ldr	r0, [r7, #4]
 80123f6:	f007 fc91 	bl	8019d1c <USBD_LL_StallEP>
 80123fa:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80123fc:	e025      	b.n	801244a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80123fe:	6839      	ldr	r1, [r7, #0]
 8012400:	6878      	ldr	r0, [r7, #4]
 8012402:	f000 fc09 	bl	8012c18 <USBD_CtlError>
              break;
 8012406:	e020      	b.n	801244a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8012408:	683b      	ldr	r3, [r7, #0]
 801240a:	885b      	ldrh	r3, [r3, #2]
 801240c:	2b00      	cmp	r3, #0
 801240e:	d11b      	bne.n	8012448 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8012410:	7bbb      	ldrb	r3, [r7, #14]
 8012412:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8012416:	2b00      	cmp	r3, #0
 8012418:	d004      	beq.n	8012424 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801241a:	7bbb      	ldrb	r3, [r7, #14]
 801241c:	4619      	mov	r1, r3
 801241e:	6878      	ldr	r0, [r7, #4]
 8012420:	f007 fc9b 	bl	8019d5a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8012424:	6878      	ldr	r0, [r7, #4]
 8012426:	f000 fcc2 	bl	8012dae <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012430:	689b      	ldr	r3, [r3, #8]
 8012432:	6839      	ldr	r1, [r7, #0]
 8012434:	6878      	ldr	r0, [r7, #4]
 8012436:	4798      	blx	r3
 8012438:	4603      	mov	r3, r0
 801243a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 801243c:	e004      	b.n	8012448 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 801243e:	6839      	ldr	r1, [r7, #0]
 8012440:	6878      	ldr	r0, [r7, #4]
 8012442:	f000 fbe9 	bl	8012c18 <USBD_CtlError>
              break;
 8012446:	e000      	b.n	801244a <USBD_StdEPReq+0x154>
              break;
 8012448:	bf00      	nop
          }
          break;
 801244a:	e0ab      	b.n	80125a4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801244c:	687b      	ldr	r3, [r7, #4]
 801244e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012452:	b2db      	uxtb	r3, r3
 8012454:	2b02      	cmp	r3, #2
 8012456:	d002      	beq.n	801245e <USBD_StdEPReq+0x168>
 8012458:	2b03      	cmp	r3, #3
 801245a:	d032      	beq.n	80124c2 <USBD_StdEPReq+0x1cc>
 801245c:	e097      	b.n	801258e <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801245e:	7bbb      	ldrb	r3, [r7, #14]
 8012460:	2b00      	cmp	r3, #0
 8012462:	d007      	beq.n	8012474 <USBD_StdEPReq+0x17e>
 8012464:	7bbb      	ldrb	r3, [r7, #14]
 8012466:	2b80      	cmp	r3, #128	; 0x80
 8012468:	d004      	beq.n	8012474 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 801246a:	6839      	ldr	r1, [r7, #0]
 801246c:	6878      	ldr	r0, [r7, #4]
 801246e:	f000 fbd3 	bl	8012c18 <USBD_CtlError>
                break;
 8012472:	e091      	b.n	8012598 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012474:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012478:	2b00      	cmp	r3, #0
 801247a:	da0b      	bge.n	8012494 <USBD_StdEPReq+0x19e>
 801247c:	7bbb      	ldrb	r3, [r7, #14]
 801247e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012482:	4613      	mov	r3, r2
 8012484:	009b      	lsls	r3, r3, #2
 8012486:	4413      	add	r3, r2
 8012488:	009b      	lsls	r3, r3, #2
 801248a:	3310      	adds	r3, #16
 801248c:	687a      	ldr	r2, [r7, #4]
 801248e:	4413      	add	r3, r2
 8012490:	3304      	adds	r3, #4
 8012492:	e00b      	b.n	80124ac <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012494:	7bbb      	ldrb	r3, [r7, #14]
 8012496:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801249a:	4613      	mov	r3, r2
 801249c:	009b      	lsls	r3, r3, #2
 801249e:	4413      	add	r3, r2
 80124a0:	009b      	lsls	r3, r3, #2
 80124a2:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80124a6:	687a      	ldr	r2, [r7, #4]
 80124a8:	4413      	add	r3, r2
 80124aa:	3304      	adds	r3, #4
 80124ac:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80124ae:	68bb      	ldr	r3, [r7, #8]
 80124b0:	2200      	movs	r2, #0
 80124b2:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80124b4:	68bb      	ldr	r3, [r7, #8]
 80124b6:	2202      	movs	r2, #2
 80124b8:	4619      	mov	r1, r3
 80124ba:	6878      	ldr	r0, [r7, #4]
 80124bc:	f000 fc1d 	bl	8012cfa <USBD_CtlSendData>
              break;
 80124c0:	e06a      	b.n	8012598 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80124c2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	da11      	bge.n	80124ee <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80124ca:	7bbb      	ldrb	r3, [r7, #14]
 80124cc:	f003 020f 	and.w	r2, r3, #15
 80124d0:	6879      	ldr	r1, [r7, #4]
 80124d2:	4613      	mov	r3, r2
 80124d4:	009b      	lsls	r3, r3, #2
 80124d6:	4413      	add	r3, r2
 80124d8:	009b      	lsls	r3, r3, #2
 80124da:	440b      	add	r3, r1
 80124dc:	3324      	adds	r3, #36	; 0x24
 80124de:	881b      	ldrh	r3, [r3, #0]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d117      	bne.n	8012514 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80124e4:	6839      	ldr	r1, [r7, #0]
 80124e6:	6878      	ldr	r0, [r7, #4]
 80124e8:	f000 fb96 	bl	8012c18 <USBD_CtlError>
                  break;
 80124ec:	e054      	b.n	8012598 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80124ee:	7bbb      	ldrb	r3, [r7, #14]
 80124f0:	f003 020f 	and.w	r2, r3, #15
 80124f4:	6879      	ldr	r1, [r7, #4]
 80124f6:	4613      	mov	r3, r2
 80124f8:	009b      	lsls	r3, r3, #2
 80124fa:	4413      	add	r3, r2
 80124fc:	009b      	lsls	r3, r3, #2
 80124fe:	440b      	add	r3, r1
 8012500:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8012504:	881b      	ldrh	r3, [r3, #0]
 8012506:	2b00      	cmp	r3, #0
 8012508:	d104      	bne.n	8012514 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 801250a:	6839      	ldr	r1, [r7, #0]
 801250c:	6878      	ldr	r0, [r7, #4]
 801250e:	f000 fb83 	bl	8012c18 <USBD_CtlError>
                  break;
 8012512:	e041      	b.n	8012598 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8012514:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012518:	2b00      	cmp	r3, #0
 801251a:	da0b      	bge.n	8012534 <USBD_StdEPReq+0x23e>
 801251c:	7bbb      	ldrb	r3, [r7, #14]
 801251e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8012522:	4613      	mov	r3, r2
 8012524:	009b      	lsls	r3, r3, #2
 8012526:	4413      	add	r3, r2
 8012528:	009b      	lsls	r3, r3, #2
 801252a:	3310      	adds	r3, #16
 801252c:	687a      	ldr	r2, [r7, #4]
 801252e:	4413      	add	r3, r2
 8012530:	3304      	adds	r3, #4
 8012532:	e00b      	b.n	801254c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8012534:	7bbb      	ldrb	r3, [r7, #14]
 8012536:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801253a:	4613      	mov	r3, r2
 801253c:	009b      	lsls	r3, r3, #2
 801253e:	4413      	add	r3, r2
 8012540:	009b      	lsls	r3, r3, #2
 8012542:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8012546:	687a      	ldr	r2, [r7, #4]
 8012548:	4413      	add	r3, r2
 801254a:	3304      	adds	r3, #4
 801254c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801254e:	7bbb      	ldrb	r3, [r7, #14]
 8012550:	2b00      	cmp	r3, #0
 8012552:	d002      	beq.n	801255a <USBD_StdEPReq+0x264>
 8012554:	7bbb      	ldrb	r3, [r7, #14]
 8012556:	2b80      	cmp	r3, #128	; 0x80
 8012558:	d103      	bne.n	8012562 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 801255a:	68bb      	ldr	r3, [r7, #8]
 801255c:	2200      	movs	r2, #0
 801255e:	601a      	str	r2, [r3, #0]
 8012560:	e00e      	b.n	8012580 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8012562:	7bbb      	ldrb	r3, [r7, #14]
 8012564:	4619      	mov	r1, r3
 8012566:	6878      	ldr	r0, [r7, #4]
 8012568:	f007 fc16 	bl	8019d98 <USBD_LL_IsStallEP>
 801256c:	4603      	mov	r3, r0
 801256e:	2b00      	cmp	r3, #0
 8012570:	d003      	beq.n	801257a <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8012572:	68bb      	ldr	r3, [r7, #8]
 8012574:	2201      	movs	r2, #1
 8012576:	601a      	str	r2, [r3, #0]
 8012578:	e002      	b.n	8012580 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	2200      	movs	r2, #0
 801257e:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8012580:	68bb      	ldr	r3, [r7, #8]
 8012582:	2202      	movs	r2, #2
 8012584:	4619      	mov	r1, r3
 8012586:	6878      	ldr	r0, [r7, #4]
 8012588:	f000 fbb7 	bl	8012cfa <USBD_CtlSendData>
              break;
 801258c:	e004      	b.n	8012598 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 801258e:	6839      	ldr	r1, [r7, #0]
 8012590:	6878      	ldr	r0, [r7, #4]
 8012592:	f000 fb41 	bl	8012c18 <USBD_CtlError>
              break;
 8012596:	bf00      	nop
          }
          break;
 8012598:	e004      	b.n	80125a4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 801259a:	6839      	ldr	r1, [r7, #0]
 801259c:	6878      	ldr	r0, [r7, #4]
 801259e:	f000 fb3b 	bl	8012c18 <USBD_CtlError>
          break;
 80125a2:	bf00      	nop
      }
      break;
 80125a4:	e004      	b.n	80125b0 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 80125a6:	6839      	ldr	r1, [r7, #0]
 80125a8:	6878      	ldr	r0, [r7, #4]
 80125aa:	f000 fb35 	bl	8012c18 <USBD_CtlError>
      break;
 80125ae:	bf00      	nop
  }

  return ret;
 80125b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80125b2:	4618      	mov	r0, r3
 80125b4:	3710      	adds	r7, #16
 80125b6:	46bd      	mov	sp, r7
 80125b8:	bd80      	pop	{r7, pc}
	...

080125bc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80125bc:	b580      	push	{r7, lr}
 80125be:	b084      	sub	sp, #16
 80125c0:	af00      	add	r7, sp, #0
 80125c2:	6078      	str	r0, [r7, #4]
 80125c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80125c6:	2300      	movs	r3, #0
 80125c8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80125ca:	2300      	movs	r3, #0
 80125cc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80125ce:	2300      	movs	r3, #0
 80125d0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80125d2:	683b      	ldr	r3, [r7, #0]
 80125d4:	885b      	ldrh	r3, [r3, #2]
 80125d6:	0a1b      	lsrs	r3, r3, #8
 80125d8:	b29b      	uxth	r3, r3
 80125da:	3b01      	subs	r3, #1
 80125dc:	2b06      	cmp	r3, #6
 80125de:	f200 8128 	bhi.w	8012832 <USBD_GetDescriptor+0x276>
 80125e2:	a201      	add	r2, pc, #4	; (adr r2, 80125e8 <USBD_GetDescriptor+0x2c>)
 80125e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80125e8:	08012605 	.word	0x08012605
 80125ec:	0801261d 	.word	0x0801261d
 80125f0:	0801265d 	.word	0x0801265d
 80125f4:	08012833 	.word	0x08012833
 80125f8:	08012833 	.word	0x08012833
 80125fc:	080127d3 	.word	0x080127d3
 8012600:	080127ff 	.word	0x080127ff
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8012604:	687b      	ldr	r3, [r7, #4]
 8012606:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	687a      	ldr	r2, [r7, #4]
 801260e:	7c12      	ldrb	r2, [r2, #16]
 8012610:	f107 0108 	add.w	r1, r7, #8
 8012614:	4610      	mov	r0, r2
 8012616:	4798      	blx	r3
 8012618:	60f8      	str	r0, [r7, #12]
      break;
 801261a:	e112      	b.n	8012842 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	7c1b      	ldrb	r3, [r3, #16]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d10d      	bne.n	8012640 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801262a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801262c:	f107 0208 	add.w	r2, r7, #8
 8012630:	4610      	mov	r0, r2
 8012632:	4798      	blx	r3
 8012634:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012636:	68fb      	ldr	r3, [r7, #12]
 8012638:	3301      	adds	r3, #1
 801263a:	2202      	movs	r2, #2
 801263c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801263e:	e100      	b.n	8012842 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8012640:	687b      	ldr	r3, [r7, #4]
 8012642:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8012646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012648:	f107 0208 	add.w	r2, r7, #8
 801264c:	4610      	mov	r0, r2
 801264e:	4798      	blx	r3
 8012650:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8012652:	68fb      	ldr	r3, [r7, #12]
 8012654:	3301      	adds	r3, #1
 8012656:	2202      	movs	r2, #2
 8012658:	701a      	strb	r2, [r3, #0]
      break;
 801265a:	e0f2      	b.n	8012842 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801265c:	683b      	ldr	r3, [r7, #0]
 801265e:	885b      	ldrh	r3, [r3, #2]
 8012660:	b2db      	uxtb	r3, r3
 8012662:	2b05      	cmp	r3, #5
 8012664:	f200 80ac 	bhi.w	80127c0 <USBD_GetDescriptor+0x204>
 8012668:	a201      	add	r2, pc, #4	; (adr r2, 8012670 <USBD_GetDescriptor+0xb4>)
 801266a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801266e:	bf00      	nop
 8012670:	08012689 	.word	0x08012689
 8012674:	080126bd 	.word	0x080126bd
 8012678:	080126f1 	.word	0x080126f1
 801267c:	08012725 	.word	0x08012725
 8012680:	08012759 	.word	0x08012759
 8012684:	0801278d 	.word	0x0801278d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8012688:	687b      	ldr	r3, [r7, #4]
 801268a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801268e:	685b      	ldr	r3, [r3, #4]
 8012690:	2b00      	cmp	r3, #0
 8012692:	d00b      	beq.n	80126ac <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8012694:	687b      	ldr	r3, [r7, #4]
 8012696:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801269a:	685b      	ldr	r3, [r3, #4]
 801269c:	687a      	ldr	r2, [r7, #4]
 801269e:	7c12      	ldrb	r2, [r2, #16]
 80126a0:	f107 0108 	add.w	r1, r7, #8
 80126a4:	4610      	mov	r0, r2
 80126a6:	4798      	blx	r3
 80126a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126aa:	e091      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80126ac:	6839      	ldr	r1, [r7, #0]
 80126ae:	6878      	ldr	r0, [r7, #4]
 80126b0:	f000 fab2 	bl	8012c18 <USBD_CtlError>
            err++;
 80126b4:	7afb      	ldrb	r3, [r7, #11]
 80126b6:	3301      	adds	r3, #1
 80126b8:	72fb      	strb	r3, [r7, #11]
          break;
 80126ba:	e089      	b.n	80127d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80126bc:	687b      	ldr	r3, [r7, #4]
 80126be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126c2:	689b      	ldr	r3, [r3, #8]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d00b      	beq.n	80126e0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80126c8:	687b      	ldr	r3, [r7, #4]
 80126ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126ce:	689b      	ldr	r3, [r3, #8]
 80126d0:	687a      	ldr	r2, [r7, #4]
 80126d2:	7c12      	ldrb	r2, [r2, #16]
 80126d4:	f107 0108 	add.w	r1, r7, #8
 80126d8:	4610      	mov	r0, r2
 80126da:	4798      	blx	r3
 80126dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80126de:	e077      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80126e0:	6839      	ldr	r1, [r7, #0]
 80126e2:	6878      	ldr	r0, [r7, #4]
 80126e4:	f000 fa98 	bl	8012c18 <USBD_CtlError>
            err++;
 80126e8:	7afb      	ldrb	r3, [r7, #11]
 80126ea:	3301      	adds	r3, #1
 80126ec:	72fb      	strb	r3, [r7, #11]
          break;
 80126ee:	e06f      	b.n	80127d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80126f0:	687b      	ldr	r3, [r7, #4]
 80126f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80126f6:	68db      	ldr	r3, [r3, #12]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d00b      	beq.n	8012714 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80126fc:	687b      	ldr	r3, [r7, #4]
 80126fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012702:	68db      	ldr	r3, [r3, #12]
 8012704:	687a      	ldr	r2, [r7, #4]
 8012706:	7c12      	ldrb	r2, [r2, #16]
 8012708:	f107 0108 	add.w	r1, r7, #8
 801270c:	4610      	mov	r0, r2
 801270e:	4798      	blx	r3
 8012710:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012712:	e05d      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012714:	6839      	ldr	r1, [r7, #0]
 8012716:	6878      	ldr	r0, [r7, #4]
 8012718:	f000 fa7e 	bl	8012c18 <USBD_CtlError>
            err++;
 801271c:	7afb      	ldrb	r3, [r7, #11]
 801271e:	3301      	adds	r3, #1
 8012720:	72fb      	strb	r3, [r7, #11]
          break;
 8012722:	e055      	b.n	80127d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8012724:	687b      	ldr	r3, [r7, #4]
 8012726:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801272a:	691b      	ldr	r3, [r3, #16]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d00b      	beq.n	8012748 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012736:	691b      	ldr	r3, [r3, #16]
 8012738:	687a      	ldr	r2, [r7, #4]
 801273a:	7c12      	ldrb	r2, [r2, #16]
 801273c:	f107 0108 	add.w	r1, r7, #8
 8012740:	4610      	mov	r0, r2
 8012742:	4798      	blx	r3
 8012744:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8012746:	e043      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8012748:	6839      	ldr	r1, [r7, #0]
 801274a:	6878      	ldr	r0, [r7, #4]
 801274c:	f000 fa64 	bl	8012c18 <USBD_CtlError>
            err++;
 8012750:	7afb      	ldrb	r3, [r7, #11]
 8012752:	3301      	adds	r3, #1
 8012754:	72fb      	strb	r3, [r7, #11]
          break;
 8012756:	e03b      	b.n	80127d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801275e:	695b      	ldr	r3, [r3, #20]
 8012760:	2b00      	cmp	r3, #0
 8012762:	d00b      	beq.n	801277c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801276a:	695b      	ldr	r3, [r3, #20]
 801276c:	687a      	ldr	r2, [r7, #4]
 801276e:	7c12      	ldrb	r2, [r2, #16]
 8012770:	f107 0108 	add.w	r1, r7, #8
 8012774:	4610      	mov	r0, r2
 8012776:	4798      	blx	r3
 8012778:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801277a:	e029      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801277c:	6839      	ldr	r1, [r7, #0]
 801277e:	6878      	ldr	r0, [r7, #4]
 8012780:	f000 fa4a 	bl	8012c18 <USBD_CtlError>
            err++;
 8012784:	7afb      	ldrb	r3, [r7, #11]
 8012786:	3301      	adds	r3, #1
 8012788:	72fb      	strb	r3, [r7, #11]
          break;
 801278a:	e021      	b.n	80127d0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801278c:	687b      	ldr	r3, [r7, #4]
 801278e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8012792:	699b      	ldr	r3, [r3, #24]
 8012794:	2b00      	cmp	r3, #0
 8012796:	d00b      	beq.n	80127b0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8012798:	687b      	ldr	r3, [r7, #4]
 801279a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801279e:	699b      	ldr	r3, [r3, #24]
 80127a0:	687a      	ldr	r2, [r7, #4]
 80127a2:	7c12      	ldrb	r2, [r2, #16]
 80127a4:	f107 0108 	add.w	r1, r7, #8
 80127a8:	4610      	mov	r0, r2
 80127aa:	4798      	blx	r3
 80127ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80127ae:	e00f      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80127b0:	6839      	ldr	r1, [r7, #0]
 80127b2:	6878      	ldr	r0, [r7, #4]
 80127b4:	f000 fa30 	bl	8012c18 <USBD_CtlError>
            err++;
 80127b8:	7afb      	ldrb	r3, [r7, #11]
 80127ba:	3301      	adds	r3, #1
 80127bc:	72fb      	strb	r3, [r7, #11]
          break;
 80127be:	e007      	b.n	80127d0 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80127c0:	6839      	ldr	r1, [r7, #0]
 80127c2:	6878      	ldr	r0, [r7, #4]
 80127c4:	f000 fa28 	bl	8012c18 <USBD_CtlError>
          err++;
 80127c8:	7afb      	ldrb	r3, [r7, #11]
 80127ca:	3301      	adds	r3, #1
 80127cc:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80127ce:	bf00      	nop
      }
      break;
 80127d0:	e037      	b.n	8012842 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	7c1b      	ldrb	r3, [r3, #16]
 80127d6:	2b00      	cmp	r3, #0
 80127d8:	d109      	bne.n	80127ee <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80127e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80127e2:	f107 0208 	add.w	r2, r7, #8
 80127e6:	4610      	mov	r0, r2
 80127e8:	4798      	blx	r3
 80127ea:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80127ec:	e029      	b.n	8012842 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80127ee:	6839      	ldr	r1, [r7, #0]
 80127f0:	6878      	ldr	r0, [r7, #4]
 80127f2:	f000 fa11 	bl	8012c18 <USBD_CtlError>
        err++;
 80127f6:	7afb      	ldrb	r3, [r7, #11]
 80127f8:	3301      	adds	r3, #1
 80127fa:	72fb      	strb	r3, [r7, #11]
      break;
 80127fc:	e021      	b.n	8012842 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80127fe:	687b      	ldr	r3, [r7, #4]
 8012800:	7c1b      	ldrb	r3, [r3, #16]
 8012802:	2b00      	cmp	r3, #0
 8012804:	d10d      	bne.n	8012822 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8012806:	687b      	ldr	r3, [r7, #4]
 8012808:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801280e:	f107 0208 	add.w	r2, r7, #8
 8012812:	4610      	mov	r0, r2
 8012814:	4798      	blx	r3
 8012816:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8012818:	68fb      	ldr	r3, [r7, #12]
 801281a:	3301      	adds	r3, #1
 801281c:	2207      	movs	r2, #7
 801281e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8012820:	e00f      	b.n	8012842 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8012822:	6839      	ldr	r1, [r7, #0]
 8012824:	6878      	ldr	r0, [r7, #4]
 8012826:	f000 f9f7 	bl	8012c18 <USBD_CtlError>
        err++;
 801282a:	7afb      	ldrb	r3, [r7, #11]
 801282c:	3301      	adds	r3, #1
 801282e:	72fb      	strb	r3, [r7, #11]
      break;
 8012830:	e007      	b.n	8012842 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8012832:	6839      	ldr	r1, [r7, #0]
 8012834:	6878      	ldr	r0, [r7, #4]
 8012836:	f000 f9ef 	bl	8012c18 <USBD_CtlError>
      err++;
 801283a:	7afb      	ldrb	r3, [r7, #11]
 801283c:	3301      	adds	r3, #1
 801283e:	72fb      	strb	r3, [r7, #11]
      break;
 8012840:	bf00      	nop
  }

  if (err != 0U)
 8012842:	7afb      	ldrb	r3, [r7, #11]
 8012844:	2b00      	cmp	r3, #0
 8012846:	d11e      	bne.n	8012886 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8012848:	683b      	ldr	r3, [r7, #0]
 801284a:	88db      	ldrh	r3, [r3, #6]
 801284c:	2b00      	cmp	r3, #0
 801284e:	d016      	beq.n	801287e <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8012850:	893b      	ldrh	r3, [r7, #8]
 8012852:	2b00      	cmp	r3, #0
 8012854:	d00e      	beq.n	8012874 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8012856:	683b      	ldr	r3, [r7, #0]
 8012858:	88da      	ldrh	r2, [r3, #6]
 801285a:	893b      	ldrh	r3, [r7, #8]
 801285c:	4293      	cmp	r3, r2
 801285e:	bf28      	it	cs
 8012860:	4613      	movcs	r3, r2
 8012862:	b29b      	uxth	r3, r3
 8012864:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8012866:	893b      	ldrh	r3, [r7, #8]
 8012868:	461a      	mov	r2, r3
 801286a:	68f9      	ldr	r1, [r7, #12]
 801286c:	6878      	ldr	r0, [r7, #4]
 801286e:	f000 fa44 	bl	8012cfa <USBD_CtlSendData>
 8012872:	e009      	b.n	8012888 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8012874:	6839      	ldr	r1, [r7, #0]
 8012876:	6878      	ldr	r0, [r7, #4]
 8012878:	f000 f9ce 	bl	8012c18 <USBD_CtlError>
 801287c:	e004      	b.n	8012888 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801287e:	6878      	ldr	r0, [r7, #4]
 8012880:	f000 fa95 	bl	8012dae <USBD_CtlSendStatus>
 8012884:	e000      	b.n	8012888 <USBD_GetDescriptor+0x2cc>
    return;
 8012886:	bf00      	nop
  }
}
 8012888:	3710      	adds	r7, #16
 801288a:	46bd      	mov	sp, r7
 801288c:	bd80      	pop	{r7, pc}
 801288e:	bf00      	nop

08012890 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b084      	sub	sp, #16
 8012894:	af00      	add	r7, sp, #0
 8012896:	6078      	str	r0, [r7, #4]
 8012898:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801289a:	683b      	ldr	r3, [r7, #0]
 801289c:	889b      	ldrh	r3, [r3, #4]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d131      	bne.n	8012906 <USBD_SetAddress+0x76>
 80128a2:	683b      	ldr	r3, [r7, #0]
 80128a4:	88db      	ldrh	r3, [r3, #6]
 80128a6:	2b00      	cmp	r3, #0
 80128a8:	d12d      	bne.n	8012906 <USBD_SetAddress+0x76>
 80128aa:	683b      	ldr	r3, [r7, #0]
 80128ac:	885b      	ldrh	r3, [r3, #2]
 80128ae:	2b7f      	cmp	r3, #127	; 0x7f
 80128b0:	d829      	bhi.n	8012906 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80128b2:	683b      	ldr	r3, [r7, #0]
 80128b4:	885b      	ldrh	r3, [r3, #2]
 80128b6:	b2db      	uxtb	r3, r3
 80128b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80128bc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128be:	687b      	ldr	r3, [r7, #4]
 80128c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80128c4:	b2db      	uxtb	r3, r3
 80128c6:	2b03      	cmp	r3, #3
 80128c8:	d104      	bne.n	80128d4 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80128ca:	6839      	ldr	r1, [r7, #0]
 80128cc:	6878      	ldr	r0, [r7, #4]
 80128ce:	f000 f9a3 	bl	8012c18 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128d2:	e01d      	b.n	8012910 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	7bfa      	ldrb	r2, [r7, #15]
 80128d8:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80128dc:	7bfb      	ldrb	r3, [r7, #15]
 80128de:	4619      	mov	r1, r3
 80128e0:	6878      	ldr	r0, [r7, #4]
 80128e2:	f007 fa85 	bl	8019df0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80128e6:	6878      	ldr	r0, [r7, #4]
 80128e8:	f000 fa61 	bl	8012dae <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80128ec:	7bfb      	ldrb	r3, [r7, #15]
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	d004      	beq.n	80128fc <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80128f2:	687b      	ldr	r3, [r7, #4]
 80128f4:	2202      	movs	r2, #2
 80128f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80128fa:	e009      	b.n	8012910 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80128fc:	687b      	ldr	r3, [r7, #4]
 80128fe:	2201      	movs	r2, #1
 8012900:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012904:	e004      	b.n	8012910 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8012906:	6839      	ldr	r1, [r7, #0]
 8012908:	6878      	ldr	r0, [r7, #4]
 801290a:	f000 f985 	bl	8012c18 <USBD_CtlError>
  }
}
 801290e:	bf00      	nop
 8012910:	bf00      	nop
 8012912:	3710      	adds	r7, #16
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}

08012918 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012918:	b580      	push	{r7, lr}
 801291a:	b084      	sub	sp, #16
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012922:	2300      	movs	r3, #0
 8012924:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8012926:	683b      	ldr	r3, [r7, #0]
 8012928:	885b      	ldrh	r3, [r3, #2]
 801292a:	b2da      	uxtb	r2, r3
 801292c:	4b4c      	ldr	r3, [pc, #304]	; (8012a60 <USBD_SetConfig+0x148>)
 801292e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8012930:	4b4b      	ldr	r3, [pc, #300]	; (8012a60 <USBD_SetConfig+0x148>)
 8012932:	781b      	ldrb	r3, [r3, #0]
 8012934:	2b01      	cmp	r3, #1
 8012936:	d905      	bls.n	8012944 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8012938:	6839      	ldr	r1, [r7, #0]
 801293a:	6878      	ldr	r0, [r7, #4]
 801293c:	f000 f96c 	bl	8012c18 <USBD_CtlError>
    return USBD_FAIL;
 8012940:	2303      	movs	r3, #3
 8012942:	e088      	b.n	8012a56 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801294a:	b2db      	uxtb	r3, r3
 801294c:	2b02      	cmp	r3, #2
 801294e:	d002      	beq.n	8012956 <USBD_SetConfig+0x3e>
 8012950:	2b03      	cmp	r3, #3
 8012952:	d025      	beq.n	80129a0 <USBD_SetConfig+0x88>
 8012954:	e071      	b.n	8012a3a <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8012956:	4b42      	ldr	r3, [pc, #264]	; (8012a60 <USBD_SetConfig+0x148>)
 8012958:	781b      	ldrb	r3, [r3, #0]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d01c      	beq.n	8012998 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 801295e:	4b40      	ldr	r3, [pc, #256]	; (8012a60 <USBD_SetConfig+0x148>)
 8012960:	781b      	ldrb	r3, [r3, #0]
 8012962:	461a      	mov	r2, r3
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8012968:	4b3d      	ldr	r3, [pc, #244]	; (8012a60 <USBD_SetConfig+0x148>)
 801296a:	781b      	ldrb	r3, [r3, #0]
 801296c:	4619      	mov	r1, r3
 801296e:	6878      	ldr	r0, [r7, #4]
 8012970:	f7ff f948 	bl	8011c04 <USBD_SetClassConfig>
 8012974:	4603      	mov	r3, r0
 8012976:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8012978:	7bfb      	ldrb	r3, [r7, #15]
 801297a:	2b00      	cmp	r3, #0
 801297c:	d004      	beq.n	8012988 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801297e:	6839      	ldr	r1, [r7, #0]
 8012980:	6878      	ldr	r0, [r7, #4]
 8012982:	f000 f949 	bl	8012c18 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8012986:	e065      	b.n	8012a54 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012988:	6878      	ldr	r0, [r7, #4]
 801298a:	f000 fa10 	bl	8012dae <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	2203      	movs	r2, #3
 8012992:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012996:	e05d      	b.n	8012a54 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012998:	6878      	ldr	r0, [r7, #4]
 801299a:	f000 fa08 	bl	8012dae <USBD_CtlSendStatus>
      break;
 801299e:	e059      	b.n	8012a54 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 80129a0:	4b2f      	ldr	r3, [pc, #188]	; (8012a60 <USBD_SetConfig+0x148>)
 80129a2:	781b      	ldrb	r3, [r3, #0]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	d112      	bne.n	80129ce <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	2202      	movs	r2, #2
 80129ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 80129b0:	4b2b      	ldr	r3, [pc, #172]	; (8012a60 <USBD_SetConfig+0x148>)
 80129b2:	781b      	ldrb	r3, [r3, #0]
 80129b4:	461a      	mov	r2, r3
 80129b6:	687b      	ldr	r3, [r7, #4]
 80129b8:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80129ba:	4b29      	ldr	r3, [pc, #164]	; (8012a60 <USBD_SetConfig+0x148>)
 80129bc:	781b      	ldrb	r3, [r3, #0]
 80129be:	4619      	mov	r1, r3
 80129c0:	6878      	ldr	r0, [r7, #4]
 80129c2:	f7ff f93b 	bl	8011c3c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80129c6:	6878      	ldr	r0, [r7, #4]
 80129c8:	f000 f9f1 	bl	8012dae <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80129cc:	e042      	b.n	8012a54 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 80129ce:	4b24      	ldr	r3, [pc, #144]	; (8012a60 <USBD_SetConfig+0x148>)
 80129d0:	781b      	ldrb	r3, [r3, #0]
 80129d2:	461a      	mov	r2, r3
 80129d4:	687b      	ldr	r3, [r7, #4]
 80129d6:	685b      	ldr	r3, [r3, #4]
 80129d8:	429a      	cmp	r2, r3
 80129da:	d02a      	beq.n	8012a32 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80129dc:	687b      	ldr	r3, [r7, #4]
 80129de:	685b      	ldr	r3, [r3, #4]
 80129e0:	b2db      	uxtb	r3, r3
 80129e2:	4619      	mov	r1, r3
 80129e4:	6878      	ldr	r0, [r7, #4]
 80129e6:	f7ff f929 	bl	8011c3c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80129ea:	4b1d      	ldr	r3, [pc, #116]	; (8012a60 <USBD_SetConfig+0x148>)
 80129ec:	781b      	ldrb	r3, [r3, #0]
 80129ee:	461a      	mov	r2, r3
 80129f0:	687b      	ldr	r3, [r7, #4]
 80129f2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80129f4:	4b1a      	ldr	r3, [pc, #104]	; (8012a60 <USBD_SetConfig+0x148>)
 80129f6:	781b      	ldrb	r3, [r3, #0]
 80129f8:	4619      	mov	r1, r3
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f7ff f902 	bl	8011c04 <USBD_SetClassConfig>
 8012a00:	4603      	mov	r3, r0
 8012a02:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8012a04:	7bfb      	ldrb	r3, [r7, #15]
 8012a06:	2b00      	cmp	r3, #0
 8012a08:	d00f      	beq.n	8012a2a <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8012a0a:	6839      	ldr	r1, [r7, #0]
 8012a0c:	6878      	ldr	r0, [r7, #4]
 8012a0e:	f000 f903 	bl	8012c18 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8012a12:	687b      	ldr	r3, [r7, #4]
 8012a14:	685b      	ldr	r3, [r3, #4]
 8012a16:	b2db      	uxtb	r3, r3
 8012a18:	4619      	mov	r1, r3
 8012a1a:	6878      	ldr	r0, [r7, #4]
 8012a1c:	f7ff f90e 	bl	8011c3c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	2202      	movs	r2, #2
 8012a24:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8012a28:	e014      	b.n	8012a54 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8012a2a:	6878      	ldr	r0, [r7, #4]
 8012a2c:	f000 f9bf 	bl	8012dae <USBD_CtlSendStatus>
      break;
 8012a30:	e010      	b.n	8012a54 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8012a32:	6878      	ldr	r0, [r7, #4]
 8012a34:	f000 f9bb 	bl	8012dae <USBD_CtlSendStatus>
      break;
 8012a38:	e00c      	b.n	8012a54 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8012a3a:	6839      	ldr	r1, [r7, #0]
 8012a3c:	6878      	ldr	r0, [r7, #4]
 8012a3e:	f000 f8eb 	bl	8012c18 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8012a42:	4b07      	ldr	r3, [pc, #28]	; (8012a60 <USBD_SetConfig+0x148>)
 8012a44:	781b      	ldrb	r3, [r3, #0]
 8012a46:	4619      	mov	r1, r3
 8012a48:	6878      	ldr	r0, [r7, #4]
 8012a4a:	f7ff f8f7 	bl	8011c3c <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8012a4e:	2303      	movs	r3, #3
 8012a50:	73fb      	strb	r3, [r7, #15]
      break;
 8012a52:	bf00      	nop
  }

  return ret;
 8012a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a56:	4618      	mov	r0, r3
 8012a58:	3710      	adds	r7, #16
 8012a5a:	46bd      	mov	sp, r7
 8012a5c:	bd80      	pop	{r7, pc}
 8012a5e:	bf00      	nop
 8012a60:	20000831 	.word	0x20000831

08012a64 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012a64:	b580      	push	{r7, lr}
 8012a66:	b082      	sub	sp, #8
 8012a68:	af00      	add	r7, sp, #0
 8012a6a:	6078      	str	r0, [r7, #4]
 8012a6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8012a6e:	683b      	ldr	r3, [r7, #0]
 8012a70:	88db      	ldrh	r3, [r3, #6]
 8012a72:	2b01      	cmp	r3, #1
 8012a74:	d004      	beq.n	8012a80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8012a76:	6839      	ldr	r1, [r7, #0]
 8012a78:	6878      	ldr	r0, [r7, #4]
 8012a7a:	f000 f8cd 	bl	8012c18 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8012a7e:	e023      	b.n	8012ac8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8012a80:	687b      	ldr	r3, [r7, #4]
 8012a82:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012a86:	b2db      	uxtb	r3, r3
 8012a88:	2b02      	cmp	r3, #2
 8012a8a:	dc02      	bgt.n	8012a92 <USBD_GetConfig+0x2e>
 8012a8c:	2b00      	cmp	r3, #0
 8012a8e:	dc03      	bgt.n	8012a98 <USBD_GetConfig+0x34>
 8012a90:	e015      	b.n	8012abe <USBD_GetConfig+0x5a>
 8012a92:	2b03      	cmp	r3, #3
 8012a94:	d00b      	beq.n	8012aae <USBD_GetConfig+0x4a>
 8012a96:	e012      	b.n	8012abe <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8012a98:	687b      	ldr	r3, [r7, #4]
 8012a9a:	2200      	movs	r2, #0
 8012a9c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8012a9e:	687b      	ldr	r3, [r7, #4]
 8012aa0:	3308      	adds	r3, #8
 8012aa2:	2201      	movs	r2, #1
 8012aa4:	4619      	mov	r1, r3
 8012aa6:	6878      	ldr	r0, [r7, #4]
 8012aa8:	f000 f927 	bl	8012cfa <USBD_CtlSendData>
        break;
 8012aac:	e00c      	b.n	8012ac8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8012aae:	687b      	ldr	r3, [r7, #4]
 8012ab0:	3304      	adds	r3, #4
 8012ab2:	2201      	movs	r2, #1
 8012ab4:	4619      	mov	r1, r3
 8012ab6:	6878      	ldr	r0, [r7, #4]
 8012ab8:	f000 f91f 	bl	8012cfa <USBD_CtlSendData>
        break;
 8012abc:	e004      	b.n	8012ac8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8012abe:	6839      	ldr	r1, [r7, #0]
 8012ac0:	6878      	ldr	r0, [r7, #4]
 8012ac2:	f000 f8a9 	bl	8012c18 <USBD_CtlError>
        break;
 8012ac6:	bf00      	nop
}
 8012ac8:	bf00      	nop
 8012aca:	3708      	adds	r7, #8
 8012acc:	46bd      	mov	sp, r7
 8012ace:	bd80      	pop	{r7, pc}

08012ad0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	b082      	sub	sp, #8
 8012ad4:	af00      	add	r7, sp, #0
 8012ad6:	6078      	str	r0, [r7, #4]
 8012ad8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012ada:	687b      	ldr	r3, [r7, #4]
 8012adc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012ae0:	b2db      	uxtb	r3, r3
 8012ae2:	3b01      	subs	r3, #1
 8012ae4:	2b02      	cmp	r3, #2
 8012ae6:	d81e      	bhi.n	8012b26 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8012ae8:	683b      	ldr	r3, [r7, #0]
 8012aea:	88db      	ldrh	r3, [r3, #6]
 8012aec:	2b02      	cmp	r3, #2
 8012aee:	d004      	beq.n	8012afa <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8012af0:	6839      	ldr	r1, [r7, #0]
 8012af2:	6878      	ldr	r0, [r7, #4]
 8012af4:	f000 f890 	bl	8012c18 <USBD_CtlError>
        break;
 8012af8:	e01a      	b.n	8012b30 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8012afa:	687b      	ldr	r3, [r7, #4]
 8012afc:	2201      	movs	r2, #1
 8012afe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8012b00:	687b      	ldr	r3, [r7, #4]
 8012b02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d005      	beq.n	8012b16 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8012b0a:	687b      	ldr	r3, [r7, #4]
 8012b0c:	68db      	ldr	r3, [r3, #12]
 8012b0e:	f043 0202 	orr.w	r2, r3, #2
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8012b16:	687b      	ldr	r3, [r7, #4]
 8012b18:	330c      	adds	r3, #12
 8012b1a:	2202      	movs	r2, #2
 8012b1c:	4619      	mov	r1, r3
 8012b1e:	6878      	ldr	r0, [r7, #4]
 8012b20:	f000 f8eb 	bl	8012cfa <USBD_CtlSendData>
      break;
 8012b24:	e004      	b.n	8012b30 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8012b26:	6839      	ldr	r1, [r7, #0]
 8012b28:	6878      	ldr	r0, [r7, #4]
 8012b2a:	f000 f875 	bl	8012c18 <USBD_CtlError>
      break;
 8012b2e:	bf00      	nop
  }
}
 8012b30:	bf00      	nop
 8012b32:	3708      	adds	r7, #8
 8012b34:	46bd      	mov	sp, r7
 8012b36:	bd80      	pop	{r7, pc}

08012b38 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b38:	b580      	push	{r7, lr}
 8012b3a:	b082      	sub	sp, #8
 8012b3c:	af00      	add	r7, sp, #0
 8012b3e:	6078      	str	r0, [r7, #4]
 8012b40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012b42:	683b      	ldr	r3, [r7, #0]
 8012b44:	885b      	ldrh	r3, [r3, #2]
 8012b46:	2b01      	cmp	r3, #1
 8012b48:	d106      	bne.n	8012b58 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8012b4a:	687b      	ldr	r3, [r7, #4]
 8012b4c:	2201      	movs	r2, #1
 8012b4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8012b52:	6878      	ldr	r0, [r7, #4]
 8012b54:	f000 f92b 	bl	8012dae <USBD_CtlSendStatus>
  }
}
 8012b58:	bf00      	nop
 8012b5a:	3708      	adds	r7, #8
 8012b5c:	46bd      	mov	sp, r7
 8012b5e:	bd80      	pop	{r7, pc}

08012b60 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012b60:	b580      	push	{r7, lr}
 8012b62:	b082      	sub	sp, #8
 8012b64:	af00      	add	r7, sp, #0
 8012b66:	6078      	str	r0, [r7, #4]
 8012b68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8012b6a:	687b      	ldr	r3, [r7, #4]
 8012b6c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8012b70:	b2db      	uxtb	r3, r3
 8012b72:	3b01      	subs	r3, #1
 8012b74:	2b02      	cmp	r3, #2
 8012b76:	d80b      	bhi.n	8012b90 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8012b78:	683b      	ldr	r3, [r7, #0]
 8012b7a:	885b      	ldrh	r3, [r3, #2]
 8012b7c:	2b01      	cmp	r3, #1
 8012b7e:	d10c      	bne.n	8012b9a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	2200      	movs	r2, #0
 8012b84:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8012b88:	6878      	ldr	r0, [r7, #4]
 8012b8a:	f000 f910 	bl	8012dae <USBD_CtlSendStatus>
      }
      break;
 8012b8e:	e004      	b.n	8012b9a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8012b90:	6839      	ldr	r1, [r7, #0]
 8012b92:	6878      	ldr	r0, [r7, #4]
 8012b94:	f000 f840 	bl	8012c18 <USBD_CtlError>
      break;
 8012b98:	e000      	b.n	8012b9c <USBD_ClrFeature+0x3c>
      break;
 8012b9a:	bf00      	nop
  }
}
 8012b9c:	bf00      	nop
 8012b9e:	3708      	adds	r7, #8
 8012ba0:	46bd      	mov	sp, r7
 8012ba2:	bd80      	pop	{r7, pc}

08012ba4 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8012ba4:	b580      	push	{r7, lr}
 8012ba6:	b084      	sub	sp, #16
 8012ba8:	af00      	add	r7, sp, #0
 8012baa:	6078      	str	r0, [r7, #4]
 8012bac:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8012bb2:	68fb      	ldr	r3, [r7, #12]
 8012bb4:	781a      	ldrb	r2, [r3, #0]
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8012bba:	68fb      	ldr	r3, [r7, #12]
 8012bbc:	3301      	adds	r3, #1
 8012bbe:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8012bc0:	68fb      	ldr	r3, [r7, #12]
 8012bc2:	781a      	ldrb	r2, [r3, #0]
 8012bc4:	687b      	ldr	r3, [r7, #4]
 8012bc6:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8012bc8:	68fb      	ldr	r3, [r7, #12]
 8012bca:	3301      	adds	r3, #1
 8012bcc:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8012bce:	68f8      	ldr	r0, [r7, #12]
 8012bd0:	f7ff fabb 	bl	801214a <SWAPBYTE>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	461a      	mov	r2, r3
 8012bd8:	687b      	ldr	r3, [r7, #4]
 8012bda:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8012bdc:	68fb      	ldr	r3, [r7, #12]
 8012bde:	3301      	adds	r3, #1
 8012be0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012be2:	68fb      	ldr	r3, [r7, #12]
 8012be4:	3301      	adds	r3, #1
 8012be6:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8012be8:	68f8      	ldr	r0, [r7, #12]
 8012bea:	f7ff faae 	bl	801214a <SWAPBYTE>
 8012bee:	4603      	mov	r3, r0
 8012bf0:	461a      	mov	r2, r3
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8012bf6:	68fb      	ldr	r3, [r7, #12]
 8012bf8:	3301      	adds	r3, #1
 8012bfa:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	3301      	adds	r3, #1
 8012c00:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8012c02:	68f8      	ldr	r0, [r7, #12]
 8012c04:	f7ff faa1 	bl	801214a <SWAPBYTE>
 8012c08:	4603      	mov	r3, r0
 8012c0a:	461a      	mov	r2, r3
 8012c0c:	687b      	ldr	r3, [r7, #4]
 8012c0e:	80da      	strh	r2, [r3, #6]
}
 8012c10:	bf00      	nop
 8012c12:	3710      	adds	r7, #16
 8012c14:	46bd      	mov	sp, r7
 8012c16:	bd80      	pop	{r7, pc}

08012c18 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012c18:	b580      	push	{r7, lr}
 8012c1a:	b082      	sub	sp, #8
 8012c1c:	af00      	add	r7, sp, #0
 8012c1e:	6078      	str	r0, [r7, #4]
 8012c20:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8012c22:	2180      	movs	r1, #128	; 0x80
 8012c24:	6878      	ldr	r0, [r7, #4]
 8012c26:	f007 f879 	bl	8019d1c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8012c2a:	2100      	movs	r1, #0
 8012c2c:	6878      	ldr	r0, [r7, #4]
 8012c2e:	f007 f875 	bl	8019d1c <USBD_LL_StallEP>
}
 8012c32:	bf00      	nop
 8012c34:	3708      	adds	r7, #8
 8012c36:	46bd      	mov	sp, r7
 8012c38:	bd80      	pop	{r7, pc}

08012c3a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8012c3a:	b580      	push	{r7, lr}
 8012c3c:	b086      	sub	sp, #24
 8012c3e:	af00      	add	r7, sp, #0
 8012c40:	60f8      	str	r0, [r7, #12]
 8012c42:	60b9      	str	r1, [r7, #8]
 8012c44:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8012c46:	2300      	movs	r3, #0
 8012c48:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8012c4a:	68fb      	ldr	r3, [r7, #12]
 8012c4c:	2b00      	cmp	r3, #0
 8012c4e:	d036      	beq.n	8012cbe <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8012c50:	68fb      	ldr	r3, [r7, #12]
 8012c52:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8012c54:	6938      	ldr	r0, [r7, #16]
 8012c56:	f000 f836 	bl	8012cc6 <USBD_GetLen>
 8012c5a:	4603      	mov	r3, r0
 8012c5c:	3301      	adds	r3, #1
 8012c5e:	b29b      	uxth	r3, r3
 8012c60:	005b      	lsls	r3, r3, #1
 8012c62:	b29a      	uxth	r2, r3
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8012c68:	7dfb      	ldrb	r3, [r7, #23]
 8012c6a:	68ba      	ldr	r2, [r7, #8]
 8012c6c:	4413      	add	r3, r2
 8012c6e:	687a      	ldr	r2, [r7, #4]
 8012c70:	7812      	ldrb	r2, [r2, #0]
 8012c72:	701a      	strb	r2, [r3, #0]
  idx++;
 8012c74:	7dfb      	ldrb	r3, [r7, #23]
 8012c76:	3301      	adds	r3, #1
 8012c78:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8012c7a:	7dfb      	ldrb	r3, [r7, #23]
 8012c7c:	68ba      	ldr	r2, [r7, #8]
 8012c7e:	4413      	add	r3, r2
 8012c80:	2203      	movs	r2, #3
 8012c82:	701a      	strb	r2, [r3, #0]
  idx++;
 8012c84:	7dfb      	ldrb	r3, [r7, #23]
 8012c86:	3301      	adds	r3, #1
 8012c88:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8012c8a:	e013      	b.n	8012cb4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8012c8c:	7dfb      	ldrb	r3, [r7, #23]
 8012c8e:	68ba      	ldr	r2, [r7, #8]
 8012c90:	4413      	add	r3, r2
 8012c92:	693a      	ldr	r2, [r7, #16]
 8012c94:	7812      	ldrb	r2, [r2, #0]
 8012c96:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8012c98:	693b      	ldr	r3, [r7, #16]
 8012c9a:	3301      	adds	r3, #1
 8012c9c:	613b      	str	r3, [r7, #16]
    idx++;
 8012c9e:	7dfb      	ldrb	r3, [r7, #23]
 8012ca0:	3301      	adds	r3, #1
 8012ca2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8012ca4:	7dfb      	ldrb	r3, [r7, #23]
 8012ca6:	68ba      	ldr	r2, [r7, #8]
 8012ca8:	4413      	add	r3, r2
 8012caa:	2200      	movs	r2, #0
 8012cac:	701a      	strb	r2, [r3, #0]
    idx++;
 8012cae:	7dfb      	ldrb	r3, [r7, #23]
 8012cb0:	3301      	adds	r3, #1
 8012cb2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8012cb4:	693b      	ldr	r3, [r7, #16]
 8012cb6:	781b      	ldrb	r3, [r3, #0]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d1e7      	bne.n	8012c8c <USBD_GetString+0x52>
 8012cbc:	e000      	b.n	8012cc0 <USBD_GetString+0x86>
    return;
 8012cbe:	bf00      	nop
  }
}
 8012cc0:	3718      	adds	r7, #24
 8012cc2:	46bd      	mov	sp, r7
 8012cc4:	bd80      	pop	{r7, pc}

08012cc6 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8012cc6:	b480      	push	{r7}
 8012cc8:	b085      	sub	sp, #20
 8012cca:	af00      	add	r7, sp, #0
 8012ccc:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8012cce:	2300      	movs	r3, #0
 8012cd0:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8012cd2:	687b      	ldr	r3, [r7, #4]
 8012cd4:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8012cd6:	e005      	b.n	8012ce4 <USBD_GetLen+0x1e>
  {
    len++;
 8012cd8:	7bfb      	ldrb	r3, [r7, #15]
 8012cda:	3301      	adds	r3, #1
 8012cdc:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8012cde:	68bb      	ldr	r3, [r7, #8]
 8012ce0:	3301      	adds	r3, #1
 8012ce2:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8012ce4:	68bb      	ldr	r3, [r7, #8]
 8012ce6:	781b      	ldrb	r3, [r3, #0]
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d1f5      	bne.n	8012cd8 <USBD_GetLen+0x12>
  }

  return len;
 8012cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cee:	4618      	mov	r0, r3
 8012cf0:	3714      	adds	r7, #20
 8012cf2:	46bd      	mov	sp, r7
 8012cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cf8:	4770      	bx	lr

08012cfa <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8012cfa:	b580      	push	{r7, lr}
 8012cfc:	b084      	sub	sp, #16
 8012cfe:	af00      	add	r7, sp, #0
 8012d00:	60f8      	str	r0, [r7, #12]
 8012d02:	60b9      	str	r1, [r7, #8]
 8012d04:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8012d06:	68fb      	ldr	r3, [r7, #12]
 8012d08:	2202      	movs	r2, #2
 8012d0a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8012d0e:	68fb      	ldr	r3, [r7, #12]
 8012d10:	687a      	ldr	r2, [r7, #4]
 8012d12:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	687a      	ldr	r2, [r7, #4]
 8012d18:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012d1a:	687b      	ldr	r3, [r7, #4]
 8012d1c:	68ba      	ldr	r2, [r7, #8]
 8012d1e:	2100      	movs	r1, #0
 8012d20:	68f8      	ldr	r0, [r7, #12]
 8012d22:	f007 f884 	bl	8019e2e <USBD_LL_Transmit>

  return USBD_OK;
 8012d26:	2300      	movs	r3, #0
}
 8012d28:	4618      	mov	r0, r3
 8012d2a:	3710      	adds	r7, #16
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}

08012d30 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b084      	sub	sp, #16
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	60f8      	str	r0, [r7, #12]
 8012d38:	60b9      	str	r1, [r7, #8]
 8012d3a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	68ba      	ldr	r2, [r7, #8]
 8012d40:	2100      	movs	r1, #0
 8012d42:	68f8      	ldr	r0, [r7, #12]
 8012d44:	f007 f873 	bl	8019e2e <USBD_LL_Transmit>

  return USBD_OK;
 8012d48:	2300      	movs	r3, #0
}
 8012d4a:	4618      	mov	r0, r3
 8012d4c:	3710      	adds	r7, #16
 8012d4e:	46bd      	mov	sp, r7
 8012d50:	bd80      	pop	{r7, pc}

08012d52 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8012d52:	b580      	push	{r7, lr}
 8012d54:	b084      	sub	sp, #16
 8012d56:	af00      	add	r7, sp, #0
 8012d58:	60f8      	str	r0, [r7, #12]
 8012d5a:	60b9      	str	r1, [r7, #8]
 8012d5c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8012d5e:	68fb      	ldr	r3, [r7, #12]
 8012d60:	2203      	movs	r2, #3
 8012d62:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8012d66:	68fb      	ldr	r3, [r7, #12]
 8012d68:	687a      	ldr	r2, [r7, #4]
 8012d6a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8012d6e:	68fb      	ldr	r3, [r7, #12]
 8012d70:	687a      	ldr	r2, [r7, #4]
 8012d72:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	68ba      	ldr	r2, [r7, #8]
 8012d7a:	2100      	movs	r1, #0
 8012d7c:	68f8      	ldr	r0, [r7, #12]
 8012d7e:	f007 f877 	bl	8019e70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012d82:	2300      	movs	r3, #0
}
 8012d84:	4618      	mov	r0, r3
 8012d86:	3710      	adds	r7, #16
 8012d88:	46bd      	mov	sp, r7
 8012d8a:	bd80      	pop	{r7, pc}

08012d8c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8012d8c:	b580      	push	{r7, lr}
 8012d8e:	b084      	sub	sp, #16
 8012d90:	af00      	add	r7, sp, #0
 8012d92:	60f8      	str	r0, [r7, #12]
 8012d94:	60b9      	str	r1, [r7, #8]
 8012d96:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	68ba      	ldr	r2, [r7, #8]
 8012d9c:	2100      	movs	r1, #0
 8012d9e:	68f8      	ldr	r0, [r7, #12]
 8012da0:	f007 f866 	bl	8019e70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012da4:	2300      	movs	r3, #0
}
 8012da6:	4618      	mov	r0, r3
 8012da8:	3710      	adds	r7, #16
 8012daa:	46bd      	mov	sp, r7
 8012dac:	bd80      	pop	{r7, pc}

08012dae <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8012dae:	b580      	push	{r7, lr}
 8012db0:	b082      	sub	sp, #8
 8012db2:	af00      	add	r7, sp, #0
 8012db4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	2204      	movs	r2, #4
 8012dba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8012dbe:	2300      	movs	r3, #0
 8012dc0:	2200      	movs	r2, #0
 8012dc2:	2100      	movs	r1, #0
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f007 f832 	bl	8019e2e <USBD_LL_Transmit>

  return USBD_OK;
 8012dca:	2300      	movs	r3, #0
}
 8012dcc:	4618      	mov	r0, r3
 8012dce:	3708      	adds	r7, #8
 8012dd0:	46bd      	mov	sp, r7
 8012dd2:	bd80      	pop	{r7, pc}

08012dd4 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8012dd4:	b580      	push	{r7, lr}
 8012dd6:	b082      	sub	sp, #8
 8012dd8:	af00      	add	r7, sp, #0
 8012dda:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	2205      	movs	r2, #5
 8012de0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012de4:	2300      	movs	r3, #0
 8012de6:	2200      	movs	r2, #0
 8012de8:	2100      	movs	r1, #0
 8012dea:	6878      	ldr	r0, [r7, #4]
 8012dec:	f007 f840 	bl	8019e70 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8012df0:	2300      	movs	r3, #0
}
 8012df2:	4618      	mov	r0, r3
 8012df4:	3708      	adds	r7, #8
 8012df6:	46bd      	mov	sp, r7
 8012df8:	bd80      	pop	{r7, pc}
	...

08012dfc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8012dfc:	b580      	push	{r7, lr}
 8012dfe:	b084      	sub	sp, #16
 8012e00:	af00      	add	r7, sp, #0
 8012e02:	4603      	mov	r3, r0
 8012e04:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8012e06:	79fb      	ldrb	r3, [r7, #7]
 8012e08:	4a08      	ldr	r2, [pc, #32]	; (8012e2c <disk_status+0x30>)
 8012e0a:	009b      	lsls	r3, r3, #2
 8012e0c:	4413      	add	r3, r2
 8012e0e:	685b      	ldr	r3, [r3, #4]
 8012e10:	685b      	ldr	r3, [r3, #4]
 8012e12:	79fa      	ldrb	r2, [r7, #7]
 8012e14:	4905      	ldr	r1, [pc, #20]	; (8012e2c <disk_status+0x30>)
 8012e16:	440a      	add	r2, r1
 8012e18:	7a12      	ldrb	r2, [r2, #8]
 8012e1a:	4610      	mov	r0, r2
 8012e1c:	4798      	blx	r3
 8012e1e:	4603      	mov	r3, r0
 8012e20:	73fb      	strb	r3, [r7, #15]
  return stat;
 8012e22:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e24:	4618      	mov	r0, r3
 8012e26:	3710      	adds	r7, #16
 8012e28:	46bd      	mov	sp, r7
 8012e2a:	bd80      	pop	{r7, pc}
 8012e2c:	2000085c 	.word	0x2000085c

08012e30 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8012e30:	b580      	push	{r7, lr}
 8012e32:	b084      	sub	sp, #16
 8012e34:	af00      	add	r7, sp, #0
 8012e36:	4603      	mov	r3, r0
 8012e38:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8012e3a:	2300      	movs	r3, #0
 8012e3c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8012e3e:	79fb      	ldrb	r3, [r7, #7]
 8012e40:	4a0d      	ldr	r2, [pc, #52]	; (8012e78 <disk_initialize+0x48>)
 8012e42:	5cd3      	ldrb	r3, [r2, r3]
 8012e44:	2b00      	cmp	r3, #0
 8012e46:	d111      	bne.n	8012e6c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8012e48:	79fb      	ldrb	r3, [r7, #7]
 8012e4a:	4a0b      	ldr	r2, [pc, #44]	; (8012e78 <disk_initialize+0x48>)
 8012e4c:	2101      	movs	r1, #1
 8012e4e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8012e50:	79fb      	ldrb	r3, [r7, #7]
 8012e52:	4a09      	ldr	r2, [pc, #36]	; (8012e78 <disk_initialize+0x48>)
 8012e54:	009b      	lsls	r3, r3, #2
 8012e56:	4413      	add	r3, r2
 8012e58:	685b      	ldr	r3, [r3, #4]
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	79fa      	ldrb	r2, [r7, #7]
 8012e5e:	4906      	ldr	r1, [pc, #24]	; (8012e78 <disk_initialize+0x48>)
 8012e60:	440a      	add	r2, r1
 8012e62:	7a12      	ldrb	r2, [r2, #8]
 8012e64:	4610      	mov	r0, r2
 8012e66:	4798      	blx	r3
 8012e68:	4603      	mov	r3, r0
 8012e6a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8012e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e6e:	4618      	mov	r0, r3
 8012e70:	3710      	adds	r7, #16
 8012e72:	46bd      	mov	sp, r7
 8012e74:	bd80      	pop	{r7, pc}
 8012e76:	bf00      	nop
 8012e78:	2000085c 	.word	0x2000085c

08012e7c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8012e7c:	b590      	push	{r4, r7, lr}
 8012e7e:	b087      	sub	sp, #28
 8012e80:	af00      	add	r7, sp, #0
 8012e82:	60b9      	str	r1, [r7, #8]
 8012e84:	607a      	str	r2, [r7, #4]
 8012e86:	603b      	str	r3, [r7, #0]
 8012e88:	4603      	mov	r3, r0
 8012e8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8012e8c:	7bfb      	ldrb	r3, [r7, #15]
 8012e8e:	4a0a      	ldr	r2, [pc, #40]	; (8012eb8 <disk_read+0x3c>)
 8012e90:	009b      	lsls	r3, r3, #2
 8012e92:	4413      	add	r3, r2
 8012e94:	685b      	ldr	r3, [r3, #4]
 8012e96:	689c      	ldr	r4, [r3, #8]
 8012e98:	7bfb      	ldrb	r3, [r7, #15]
 8012e9a:	4a07      	ldr	r2, [pc, #28]	; (8012eb8 <disk_read+0x3c>)
 8012e9c:	4413      	add	r3, r2
 8012e9e:	7a18      	ldrb	r0, [r3, #8]
 8012ea0:	683b      	ldr	r3, [r7, #0]
 8012ea2:	687a      	ldr	r2, [r7, #4]
 8012ea4:	68b9      	ldr	r1, [r7, #8]
 8012ea6:	47a0      	blx	r4
 8012ea8:	4603      	mov	r3, r0
 8012eaa:	75fb      	strb	r3, [r7, #23]
  return res;
 8012eac:	7dfb      	ldrb	r3, [r7, #23]
}
 8012eae:	4618      	mov	r0, r3
 8012eb0:	371c      	adds	r7, #28
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	bd90      	pop	{r4, r7, pc}
 8012eb6:	bf00      	nop
 8012eb8:	2000085c 	.word	0x2000085c

08012ebc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8012ebc:	b590      	push	{r4, r7, lr}
 8012ebe:	b087      	sub	sp, #28
 8012ec0:	af00      	add	r7, sp, #0
 8012ec2:	60b9      	str	r1, [r7, #8]
 8012ec4:	607a      	str	r2, [r7, #4]
 8012ec6:	603b      	str	r3, [r7, #0]
 8012ec8:	4603      	mov	r3, r0
 8012eca:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8012ecc:	7bfb      	ldrb	r3, [r7, #15]
 8012ece:	4a0a      	ldr	r2, [pc, #40]	; (8012ef8 <disk_write+0x3c>)
 8012ed0:	009b      	lsls	r3, r3, #2
 8012ed2:	4413      	add	r3, r2
 8012ed4:	685b      	ldr	r3, [r3, #4]
 8012ed6:	68dc      	ldr	r4, [r3, #12]
 8012ed8:	7bfb      	ldrb	r3, [r7, #15]
 8012eda:	4a07      	ldr	r2, [pc, #28]	; (8012ef8 <disk_write+0x3c>)
 8012edc:	4413      	add	r3, r2
 8012ede:	7a18      	ldrb	r0, [r3, #8]
 8012ee0:	683b      	ldr	r3, [r7, #0]
 8012ee2:	687a      	ldr	r2, [r7, #4]
 8012ee4:	68b9      	ldr	r1, [r7, #8]
 8012ee6:	47a0      	blx	r4
 8012ee8:	4603      	mov	r3, r0
 8012eea:	75fb      	strb	r3, [r7, #23]
  return res;
 8012eec:	7dfb      	ldrb	r3, [r7, #23]
}
 8012eee:	4618      	mov	r0, r3
 8012ef0:	371c      	adds	r7, #28
 8012ef2:	46bd      	mov	sp, r7
 8012ef4:	bd90      	pop	{r4, r7, pc}
 8012ef6:	bf00      	nop
 8012ef8:	2000085c 	.word	0x2000085c

08012efc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8012efc:	b580      	push	{r7, lr}
 8012efe:	b084      	sub	sp, #16
 8012f00:	af00      	add	r7, sp, #0
 8012f02:	4603      	mov	r3, r0
 8012f04:	603a      	str	r2, [r7, #0]
 8012f06:	71fb      	strb	r3, [r7, #7]
 8012f08:	460b      	mov	r3, r1
 8012f0a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8012f0c:	79fb      	ldrb	r3, [r7, #7]
 8012f0e:	4a09      	ldr	r2, [pc, #36]	; (8012f34 <disk_ioctl+0x38>)
 8012f10:	009b      	lsls	r3, r3, #2
 8012f12:	4413      	add	r3, r2
 8012f14:	685b      	ldr	r3, [r3, #4]
 8012f16:	691b      	ldr	r3, [r3, #16]
 8012f18:	79fa      	ldrb	r2, [r7, #7]
 8012f1a:	4906      	ldr	r1, [pc, #24]	; (8012f34 <disk_ioctl+0x38>)
 8012f1c:	440a      	add	r2, r1
 8012f1e:	7a10      	ldrb	r0, [r2, #8]
 8012f20:	79b9      	ldrb	r1, [r7, #6]
 8012f22:	683a      	ldr	r2, [r7, #0]
 8012f24:	4798      	blx	r3
 8012f26:	4603      	mov	r3, r0
 8012f28:	73fb      	strb	r3, [r7, #15]
  return res;
 8012f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8012f2c:	4618      	mov	r0, r3
 8012f2e:	3710      	adds	r7, #16
 8012f30:	46bd      	mov	sp, r7
 8012f32:	bd80      	pop	{r7, pc}
 8012f34:	2000085c 	.word	0x2000085c

08012f38 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8012f38:	b480      	push	{r7}
 8012f3a:	b085      	sub	sp, #20
 8012f3c:	af00      	add	r7, sp, #0
 8012f3e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8012f40:	687b      	ldr	r3, [r7, #4]
 8012f42:	3301      	adds	r3, #1
 8012f44:	781b      	ldrb	r3, [r3, #0]
 8012f46:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8012f48:	89fb      	ldrh	r3, [r7, #14]
 8012f4a:	021b      	lsls	r3, r3, #8
 8012f4c:	b21a      	sxth	r2, r3
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	781b      	ldrb	r3, [r3, #0]
 8012f52:	b21b      	sxth	r3, r3
 8012f54:	4313      	orrs	r3, r2
 8012f56:	b21b      	sxth	r3, r3
 8012f58:	81fb      	strh	r3, [r7, #14]
	return rv;
 8012f5a:	89fb      	ldrh	r3, [r7, #14]
}
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	3714      	adds	r7, #20
 8012f60:	46bd      	mov	sp, r7
 8012f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f66:	4770      	bx	lr

08012f68 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8012f68:	b480      	push	{r7}
 8012f6a:	b085      	sub	sp, #20
 8012f6c:	af00      	add	r7, sp, #0
 8012f6e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8012f70:	687b      	ldr	r3, [r7, #4]
 8012f72:	3303      	adds	r3, #3
 8012f74:	781b      	ldrb	r3, [r3, #0]
 8012f76:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8012f78:	68fb      	ldr	r3, [r7, #12]
 8012f7a:	021b      	lsls	r3, r3, #8
 8012f7c:	687a      	ldr	r2, [r7, #4]
 8012f7e:	3202      	adds	r2, #2
 8012f80:	7812      	ldrb	r2, [r2, #0]
 8012f82:	4313      	orrs	r3, r2
 8012f84:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8012f86:	68fb      	ldr	r3, [r7, #12]
 8012f88:	021b      	lsls	r3, r3, #8
 8012f8a:	687a      	ldr	r2, [r7, #4]
 8012f8c:	3201      	adds	r2, #1
 8012f8e:	7812      	ldrb	r2, [r2, #0]
 8012f90:	4313      	orrs	r3, r2
 8012f92:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8012f94:	68fb      	ldr	r3, [r7, #12]
 8012f96:	021b      	lsls	r3, r3, #8
 8012f98:	687a      	ldr	r2, [r7, #4]
 8012f9a:	7812      	ldrb	r2, [r2, #0]
 8012f9c:	4313      	orrs	r3, r2
 8012f9e:	60fb      	str	r3, [r7, #12]
	return rv;
 8012fa0:	68fb      	ldr	r3, [r7, #12]
}
 8012fa2:	4618      	mov	r0, r3
 8012fa4:	3714      	adds	r7, #20
 8012fa6:	46bd      	mov	sp, r7
 8012fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fac:	4770      	bx	lr

08012fae <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8012fae:	b480      	push	{r7}
 8012fb0:	b083      	sub	sp, #12
 8012fb2:	af00      	add	r7, sp, #0
 8012fb4:	6078      	str	r0, [r7, #4]
 8012fb6:	460b      	mov	r3, r1
 8012fb8:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8012fba:	687b      	ldr	r3, [r7, #4]
 8012fbc:	1c5a      	adds	r2, r3, #1
 8012fbe:	607a      	str	r2, [r7, #4]
 8012fc0:	887a      	ldrh	r2, [r7, #2]
 8012fc2:	b2d2      	uxtb	r2, r2
 8012fc4:	701a      	strb	r2, [r3, #0]
 8012fc6:	887b      	ldrh	r3, [r7, #2]
 8012fc8:	0a1b      	lsrs	r3, r3, #8
 8012fca:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	1c5a      	adds	r2, r3, #1
 8012fd0:	607a      	str	r2, [r7, #4]
 8012fd2:	887a      	ldrh	r2, [r7, #2]
 8012fd4:	b2d2      	uxtb	r2, r2
 8012fd6:	701a      	strb	r2, [r3, #0]
}
 8012fd8:	bf00      	nop
 8012fda:	370c      	adds	r7, #12
 8012fdc:	46bd      	mov	sp, r7
 8012fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fe2:	4770      	bx	lr

08012fe4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8012fe4:	b480      	push	{r7}
 8012fe6:	b083      	sub	sp, #12
 8012fe8:	af00      	add	r7, sp, #0
 8012fea:	6078      	str	r0, [r7, #4]
 8012fec:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8012fee:	687b      	ldr	r3, [r7, #4]
 8012ff0:	1c5a      	adds	r2, r3, #1
 8012ff2:	607a      	str	r2, [r7, #4]
 8012ff4:	683a      	ldr	r2, [r7, #0]
 8012ff6:	b2d2      	uxtb	r2, r2
 8012ff8:	701a      	strb	r2, [r3, #0]
 8012ffa:	683b      	ldr	r3, [r7, #0]
 8012ffc:	0a1b      	lsrs	r3, r3, #8
 8012ffe:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	1c5a      	adds	r2, r3, #1
 8013004:	607a      	str	r2, [r7, #4]
 8013006:	683a      	ldr	r2, [r7, #0]
 8013008:	b2d2      	uxtb	r2, r2
 801300a:	701a      	strb	r2, [r3, #0]
 801300c:	683b      	ldr	r3, [r7, #0]
 801300e:	0a1b      	lsrs	r3, r3, #8
 8013010:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	1c5a      	adds	r2, r3, #1
 8013016:	607a      	str	r2, [r7, #4]
 8013018:	683a      	ldr	r2, [r7, #0]
 801301a:	b2d2      	uxtb	r2, r2
 801301c:	701a      	strb	r2, [r3, #0]
 801301e:	683b      	ldr	r3, [r7, #0]
 8013020:	0a1b      	lsrs	r3, r3, #8
 8013022:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	1c5a      	adds	r2, r3, #1
 8013028:	607a      	str	r2, [r7, #4]
 801302a:	683a      	ldr	r2, [r7, #0]
 801302c:	b2d2      	uxtb	r2, r2
 801302e:	701a      	strb	r2, [r3, #0]
}
 8013030:	bf00      	nop
 8013032:	370c      	adds	r7, #12
 8013034:	46bd      	mov	sp, r7
 8013036:	f85d 7b04 	ldr.w	r7, [sp], #4
 801303a:	4770      	bx	lr

0801303c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 801303c:	b480      	push	{r7}
 801303e:	b087      	sub	sp, #28
 8013040:	af00      	add	r7, sp, #0
 8013042:	60f8      	str	r0, [r7, #12]
 8013044:	60b9      	str	r1, [r7, #8]
 8013046:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8013048:	68fb      	ldr	r3, [r7, #12]
 801304a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801304c:	68bb      	ldr	r3, [r7, #8]
 801304e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	2b00      	cmp	r3, #0
 8013054:	d00d      	beq.n	8013072 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8013056:	693a      	ldr	r2, [r7, #16]
 8013058:	1c53      	adds	r3, r2, #1
 801305a:	613b      	str	r3, [r7, #16]
 801305c:	697b      	ldr	r3, [r7, #20]
 801305e:	1c59      	adds	r1, r3, #1
 8013060:	6179      	str	r1, [r7, #20]
 8013062:	7812      	ldrb	r2, [r2, #0]
 8013064:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8013066:	687b      	ldr	r3, [r7, #4]
 8013068:	3b01      	subs	r3, #1
 801306a:	607b      	str	r3, [r7, #4]
 801306c:	687b      	ldr	r3, [r7, #4]
 801306e:	2b00      	cmp	r3, #0
 8013070:	d1f1      	bne.n	8013056 <mem_cpy+0x1a>
	}
}
 8013072:	bf00      	nop
 8013074:	371c      	adds	r7, #28
 8013076:	46bd      	mov	sp, r7
 8013078:	f85d 7b04 	ldr.w	r7, [sp], #4
 801307c:	4770      	bx	lr

0801307e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801307e:	b480      	push	{r7}
 8013080:	b087      	sub	sp, #28
 8013082:	af00      	add	r7, sp, #0
 8013084:	60f8      	str	r0, [r7, #12]
 8013086:	60b9      	str	r1, [r7, #8]
 8013088:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 801308a:	68fb      	ldr	r3, [r7, #12]
 801308c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801308e:	697b      	ldr	r3, [r7, #20]
 8013090:	1c5a      	adds	r2, r3, #1
 8013092:	617a      	str	r2, [r7, #20]
 8013094:	68ba      	ldr	r2, [r7, #8]
 8013096:	b2d2      	uxtb	r2, r2
 8013098:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	3b01      	subs	r3, #1
 801309e:	607b      	str	r3, [r7, #4]
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	d1f3      	bne.n	801308e <mem_set+0x10>
}
 80130a6:	bf00      	nop
 80130a8:	bf00      	nop
 80130aa:	371c      	adds	r7, #28
 80130ac:	46bd      	mov	sp, r7
 80130ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130b2:	4770      	bx	lr

080130b4 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80130b4:	b480      	push	{r7}
 80130b6:	b089      	sub	sp, #36	; 0x24
 80130b8:	af00      	add	r7, sp, #0
 80130ba:	60f8      	str	r0, [r7, #12]
 80130bc:	60b9      	str	r1, [r7, #8]
 80130be:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 80130c0:	68fb      	ldr	r3, [r7, #12]
 80130c2:	61fb      	str	r3, [r7, #28]
 80130c4:	68bb      	ldr	r3, [r7, #8]
 80130c6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 80130c8:	2300      	movs	r3, #0
 80130ca:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80130cc:	69fb      	ldr	r3, [r7, #28]
 80130ce:	1c5a      	adds	r2, r3, #1
 80130d0:	61fa      	str	r2, [r7, #28]
 80130d2:	781b      	ldrb	r3, [r3, #0]
 80130d4:	4619      	mov	r1, r3
 80130d6:	69bb      	ldr	r3, [r7, #24]
 80130d8:	1c5a      	adds	r2, r3, #1
 80130da:	61ba      	str	r2, [r7, #24]
 80130dc:	781b      	ldrb	r3, [r3, #0]
 80130de:	1acb      	subs	r3, r1, r3
 80130e0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	3b01      	subs	r3, #1
 80130e6:	607b      	str	r3, [r7, #4]
 80130e8:	687b      	ldr	r3, [r7, #4]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d002      	beq.n	80130f4 <mem_cmp+0x40>
 80130ee:	697b      	ldr	r3, [r7, #20]
 80130f0:	2b00      	cmp	r3, #0
 80130f2:	d0eb      	beq.n	80130cc <mem_cmp+0x18>

	return r;
 80130f4:	697b      	ldr	r3, [r7, #20]
}
 80130f6:	4618      	mov	r0, r3
 80130f8:	3724      	adds	r7, #36	; 0x24
 80130fa:	46bd      	mov	sp, r7
 80130fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013100:	4770      	bx	lr

08013102 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8013102:	b480      	push	{r7}
 8013104:	b083      	sub	sp, #12
 8013106:	af00      	add	r7, sp, #0
 8013108:	6078      	str	r0, [r7, #4]
 801310a:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 801310c:	e002      	b.n	8013114 <chk_chr+0x12>
 801310e:	687b      	ldr	r3, [r7, #4]
 8013110:	3301      	adds	r3, #1
 8013112:	607b      	str	r3, [r7, #4]
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	781b      	ldrb	r3, [r3, #0]
 8013118:	2b00      	cmp	r3, #0
 801311a:	d005      	beq.n	8013128 <chk_chr+0x26>
 801311c:	687b      	ldr	r3, [r7, #4]
 801311e:	781b      	ldrb	r3, [r3, #0]
 8013120:	461a      	mov	r2, r3
 8013122:	683b      	ldr	r3, [r7, #0]
 8013124:	4293      	cmp	r3, r2
 8013126:	d1f2      	bne.n	801310e <chk_chr+0xc>
	return *str;
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	781b      	ldrb	r3, [r3, #0]
}
 801312c:	4618      	mov	r0, r3
 801312e:	370c      	adds	r7, #12
 8013130:	46bd      	mov	sp, r7
 8013132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013136:	4770      	bx	lr

08013138 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 8013138:	b580      	push	{r7, lr}
 801313a:	b082      	sub	sp, #8
 801313c:	af00      	add	r7, sp, #0
 801313e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 8013140:	687b      	ldr	r3, [r7, #4]
 8013142:	2b00      	cmp	r3, #0
 8013144:	d009      	beq.n	801315a <lock_fs+0x22>
 8013146:	687b      	ldr	r3, [r7, #4]
 8013148:	68db      	ldr	r3, [r3, #12]
 801314a:	4618      	mov	r0, r3
 801314c:	f002 fcde 	bl	8015b0c <ff_req_grant>
 8013150:	4603      	mov	r3, r0
 8013152:	2b00      	cmp	r3, #0
 8013154:	d001      	beq.n	801315a <lock_fs+0x22>
 8013156:	2301      	movs	r3, #1
 8013158:	e000      	b.n	801315c <lock_fs+0x24>
 801315a:	2300      	movs	r3, #0
}
 801315c:	4618      	mov	r0, r3
 801315e:	3708      	adds	r7, #8
 8013160:	46bd      	mov	sp, r7
 8013162:	bd80      	pop	{r7, pc}

08013164 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 8013164:	b580      	push	{r7, lr}
 8013166:	b082      	sub	sp, #8
 8013168:	af00      	add	r7, sp, #0
 801316a:	6078      	str	r0, [r7, #4]
 801316c:	460b      	mov	r3, r1
 801316e:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	2b00      	cmp	r3, #0
 8013174:	d00d      	beq.n	8013192 <unlock_fs+0x2e>
 8013176:	78fb      	ldrb	r3, [r7, #3]
 8013178:	2b0c      	cmp	r3, #12
 801317a:	d00a      	beq.n	8013192 <unlock_fs+0x2e>
 801317c:	78fb      	ldrb	r3, [r7, #3]
 801317e:	2b0b      	cmp	r3, #11
 8013180:	d007      	beq.n	8013192 <unlock_fs+0x2e>
 8013182:	78fb      	ldrb	r3, [r7, #3]
 8013184:	2b0f      	cmp	r3, #15
 8013186:	d004      	beq.n	8013192 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 8013188:	687b      	ldr	r3, [r7, #4]
 801318a:	68db      	ldr	r3, [r3, #12]
 801318c:	4618      	mov	r0, r3
 801318e:	f002 fcd2 	bl	8015b36 <ff_rel_grant>
	}
}
 8013192:	bf00      	nop
 8013194:	3708      	adds	r7, #8
 8013196:	46bd      	mov	sp, r7
 8013198:	bd80      	pop	{r7, pc}
	...

0801319c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 801319c:	b480      	push	{r7}
 801319e:	b085      	sub	sp, #20
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
 80131a4:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80131a6:	2300      	movs	r3, #0
 80131a8:	60bb      	str	r3, [r7, #8]
 80131aa:	68bb      	ldr	r3, [r7, #8]
 80131ac:	60fb      	str	r3, [r7, #12]
 80131ae:	e029      	b.n	8013204 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80131b0:	4a27      	ldr	r2, [pc, #156]	; (8013250 <chk_lock+0xb4>)
 80131b2:	68fb      	ldr	r3, [r7, #12]
 80131b4:	011b      	lsls	r3, r3, #4
 80131b6:	4413      	add	r3, r2
 80131b8:	681b      	ldr	r3, [r3, #0]
 80131ba:	2b00      	cmp	r3, #0
 80131bc:	d01d      	beq.n	80131fa <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80131be:	4a24      	ldr	r2, [pc, #144]	; (8013250 <chk_lock+0xb4>)
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	011b      	lsls	r3, r3, #4
 80131c4:	4413      	add	r3, r2
 80131c6:	681a      	ldr	r2, [r3, #0]
 80131c8:	687b      	ldr	r3, [r7, #4]
 80131ca:	681b      	ldr	r3, [r3, #0]
 80131cc:	429a      	cmp	r2, r3
 80131ce:	d116      	bne.n	80131fe <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80131d0:	4a1f      	ldr	r2, [pc, #124]	; (8013250 <chk_lock+0xb4>)
 80131d2:	68fb      	ldr	r3, [r7, #12]
 80131d4:	011b      	lsls	r3, r3, #4
 80131d6:	4413      	add	r3, r2
 80131d8:	3304      	adds	r3, #4
 80131da:	681a      	ldr	r2, [r3, #0]
 80131dc:	687b      	ldr	r3, [r7, #4]
 80131de:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80131e0:	429a      	cmp	r2, r3
 80131e2:	d10c      	bne.n	80131fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80131e4:	4a1a      	ldr	r2, [pc, #104]	; (8013250 <chk_lock+0xb4>)
 80131e6:	68fb      	ldr	r3, [r7, #12]
 80131e8:	011b      	lsls	r3, r3, #4
 80131ea:	4413      	add	r3, r2
 80131ec:	3308      	adds	r3, #8
 80131ee:	681a      	ldr	r2, [r3, #0]
 80131f0:	687b      	ldr	r3, [r7, #4]
 80131f2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80131f4:	429a      	cmp	r2, r3
 80131f6:	d102      	bne.n	80131fe <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80131f8:	e007      	b.n	801320a <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80131fa:	2301      	movs	r3, #1
 80131fc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	3301      	adds	r3, #1
 8013202:	60fb      	str	r3, [r7, #12]
 8013204:	68fb      	ldr	r3, [r7, #12]
 8013206:	2b01      	cmp	r3, #1
 8013208:	d9d2      	bls.n	80131b0 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 801320a:	68fb      	ldr	r3, [r7, #12]
 801320c:	2b02      	cmp	r3, #2
 801320e:	d109      	bne.n	8013224 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8013210:	68bb      	ldr	r3, [r7, #8]
 8013212:	2b00      	cmp	r3, #0
 8013214:	d102      	bne.n	801321c <chk_lock+0x80>
 8013216:	683b      	ldr	r3, [r7, #0]
 8013218:	2b02      	cmp	r3, #2
 801321a:	d101      	bne.n	8013220 <chk_lock+0x84>
 801321c:	2300      	movs	r3, #0
 801321e:	e010      	b.n	8013242 <chk_lock+0xa6>
 8013220:	2312      	movs	r3, #18
 8013222:	e00e      	b.n	8013242 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8013224:	683b      	ldr	r3, [r7, #0]
 8013226:	2b00      	cmp	r3, #0
 8013228:	d108      	bne.n	801323c <chk_lock+0xa0>
 801322a:	4a09      	ldr	r2, [pc, #36]	; (8013250 <chk_lock+0xb4>)
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	011b      	lsls	r3, r3, #4
 8013230:	4413      	add	r3, r2
 8013232:	330c      	adds	r3, #12
 8013234:	881b      	ldrh	r3, [r3, #0]
 8013236:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801323a:	d101      	bne.n	8013240 <chk_lock+0xa4>
 801323c:	2310      	movs	r3, #16
 801323e:	e000      	b.n	8013242 <chk_lock+0xa6>
 8013240:	2300      	movs	r3, #0
}
 8013242:	4618      	mov	r0, r3
 8013244:	3714      	adds	r7, #20
 8013246:	46bd      	mov	sp, r7
 8013248:	f85d 7b04 	ldr.w	r7, [sp], #4
 801324c:	4770      	bx	lr
 801324e:	bf00      	nop
 8013250:	2000083c 	.word	0x2000083c

08013254 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8013254:	b480      	push	{r7}
 8013256:	b083      	sub	sp, #12
 8013258:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 801325a:	2300      	movs	r3, #0
 801325c:	607b      	str	r3, [r7, #4]
 801325e:	e002      	b.n	8013266 <enq_lock+0x12>
 8013260:	687b      	ldr	r3, [r7, #4]
 8013262:	3301      	adds	r3, #1
 8013264:	607b      	str	r3, [r7, #4]
 8013266:	687b      	ldr	r3, [r7, #4]
 8013268:	2b01      	cmp	r3, #1
 801326a:	d806      	bhi.n	801327a <enq_lock+0x26>
 801326c:	4a09      	ldr	r2, [pc, #36]	; (8013294 <enq_lock+0x40>)
 801326e:	687b      	ldr	r3, [r7, #4]
 8013270:	011b      	lsls	r3, r3, #4
 8013272:	4413      	add	r3, r2
 8013274:	681b      	ldr	r3, [r3, #0]
 8013276:	2b00      	cmp	r3, #0
 8013278:	d1f2      	bne.n	8013260 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 801327a:	687b      	ldr	r3, [r7, #4]
 801327c:	2b02      	cmp	r3, #2
 801327e:	bf14      	ite	ne
 8013280:	2301      	movne	r3, #1
 8013282:	2300      	moveq	r3, #0
 8013284:	b2db      	uxtb	r3, r3
}
 8013286:	4618      	mov	r0, r3
 8013288:	370c      	adds	r7, #12
 801328a:	46bd      	mov	sp, r7
 801328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013290:	4770      	bx	lr
 8013292:	bf00      	nop
 8013294:	2000083c 	.word	0x2000083c

08013298 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8013298:	b480      	push	{r7}
 801329a:	b085      	sub	sp, #20
 801329c:	af00      	add	r7, sp, #0
 801329e:	6078      	str	r0, [r7, #4]
 80132a0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80132a2:	2300      	movs	r3, #0
 80132a4:	60fb      	str	r3, [r7, #12]
 80132a6:	e01f      	b.n	80132e8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80132a8:	4a41      	ldr	r2, [pc, #260]	; (80133b0 <inc_lock+0x118>)
 80132aa:	68fb      	ldr	r3, [r7, #12]
 80132ac:	011b      	lsls	r3, r3, #4
 80132ae:	4413      	add	r3, r2
 80132b0:	681a      	ldr	r2, [r3, #0]
 80132b2:	687b      	ldr	r3, [r7, #4]
 80132b4:	681b      	ldr	r3, [r3, #0]
 80132b6:	429a      	cmp	r2, r3
 80132b8:	d113      	bne.n	80132e2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80132ba:	4a3d      	ldr	r2, [pc, #244]	; (80133b0 <inc_lock+0x118>)
 80132bc:	68fb      	ldr	r3, [r7, #12]
 80132be:	011b      	lsls	r3, r3, #4
 80132c0:	4413      	add	r3, r2
 80132c2:	3304      	adds	r3, #4
 80132c4:	681a      	ldr	r2, [r3, #0]
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d109      	bne.n	80132e2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80132ce:	4a38      	ldr	r2, [pc, #224]	; (80133b0 <inc_lock+0x118>)
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	011b      	lsls	r3, r3, #4
 80132d4:	4413      	add	r3, r2
 80132d6:	3308      	adds	r3, #8
 80132d8:	681a      	ldr	r2, [r3, #0]
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80132de:	429a      	cmp	r2, r3
 80132e0:	d006      	beq.n	80132f0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	3301      	adds	r3, #1
 80132e6:	60fb      	str	r3, [r7, #12]
 80132e8:	68fb      	ldr	r3, [r7, #12]
 80132ea:	2b01      	cmp	r3, #1
 80132ec:	d9dc      	bls.n	80132a8 <inc_lock+0x10>
 80132ee:	e000      	b.n	80132f2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80132f0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80132f2:	68fb      	ldr	r3, [r7, #12]
 80132f4:	2b02      	cmp	r3, #2
 80132f6:	d132      	bne.n	801335e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80132f8:	2300      	movs	r3, #0
 80132fa:	60fb      	str	r3, [r7, #12]
 80132fc:	e002      	b.n	8013304 <inc_lock+0x6c>
 80132fe:	68fb      	ldr	r3, [r7, #12]
 8013300:	3301      	adds	r3, #1
 8013302:	60fb      	str	r3, [r7, #12]
 8013304:	68fb      	ldr	r3, [r7, #12]
 8013306:	2b01      	cmp	r3, #1
 8013308:	d806      	bhi.n	8013318 <inc_lock+0x80>
 801330a:	4a29      	ldr	r2, [pc, #164]	; (80133b0 <inc_lock+0x118>)
 801330c:	68fb      	ldr	r3, [r7, #12]
 801330e:	011b      	lsls	r3, r3, #4
 8013310:	4413      	add	r3, r2
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	2b00      	cmp	r3, #0
 8013316:	d1f2      	bne.n	80132fe <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8013318:	68fb      	ldr	r3, [r7, #12]
 801331a:	2b02      	cmp	r3, #2
 801331c:	d101      	bne.n	8013322 <inc_lock+0x8a>
 801331e:	2300      	movs	r3, #0
 8013320:	e040      	b.n	80133a4 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8013322:	687b      	ldr	r3, [r7, #4]
 8013324:	681a      	ldr	r2, [r3, #0]
 8013326:	4922      	ldr	r1, [pc, #136]	; (80133b0 <inc_lock+0x118>)
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	011b      	lsls	r3, r3, #4
 801332c:	440b      	add	r3, r1
 801332e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	689a      	ldr	r2, [r3, #8]
 8013334:	491e      	ldr	r1, [pc, #120]	; (80133b0 <inc_lock+0x118>)
 8013336:	68fb      	ldr	r3, [r7, #12]
 8013338:	011b      	lsls	r3, r3, #4
 801333a:	440b      	add	r3, r1
 801333c:	3304      	adds	r3, #4
 801333e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	695a      	ldr	r2, [r3, #20]
 8013344:	491a      	ldr	r1, [pc, #104]	; (80133b0 <inc_lock+0x118>)
 8013346:	68fb      	ldr	r3, [r7, #12]
 8013348:	011b      	lsls	r3, r3, #4
 801334a:	440b      	add	r3, r1
 801334c:	3308      	adds	r3, #8
 801334e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8013350:	4a17      	ldr	r2, [pc, #92]	; (80133b0 <inc_lock+0x118>)
 8013352:	68fb      	ldr	r3, [r7, #12]
 8013354:	011b      	lsls	r3, r3, #4
 8013356:	4413      	add	r3, r2
 8013358:	330c      	adds	r3, #12
 801335a:	2200      	movs	r2, #0
 801335c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 801335e:	683b      	ldr	r3, [r7, #0]
 8013360:	2b00      	cmp	r3, #0
 8013362:	d009      	beq.n	8013378 <inc_lock+0xe0>
 8013364:	4a12      	ldr	r2, [pc, #72]	; (80133b0 <inc_lock+0x118>)
 8013366:	68fb      	ldr	r3, [r7, #12]
 8013368:	011b      	lsls	r3, r3, #4
 801336a:	4413      	add	r3, r2
 801336c:	330c      	adds	r3, #12
 801336e:	881b      	ldrh	r3, [r3, #0]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d001      	beq.n	8013378 <inc_lock+0xe0>
 8013374:	2300      	movs	r3, #0
 8013376:	e015      	b.n	80133a4 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8013378:	683b      	ldr	r3, [r7, #0]
 801337a:	2b00      	cmp	r3, #0
 801337c:	d108      	bne.n	8013390 <inc_lock+0xf8>
 801337e:	4a0c      	ldr	r2, [pc, #48]	; (80133b0 <inc_lock+0x118>)
 8013380:	68fb      	ldr	r3, [r7, #12]
 8013382:	011b      	lsls	r3, r3, #4
 8013384:	4413      	add	r3, r2
 8013386:	330c      	adds	r3, #12
 8013388:	881b      	ldrh	r3, [r3, #0]
 801338a:	3301      	adds	r3, #1
 801338c:	b29a      	uxth	r2, r3
 801338e:	e001      	b.n	8013394 <inc_lock+0xfc>
 8013390:	f44f 7280 	mov.w	r2, #256	; 0x100
 8013394:	4906      	ldr	r1, [pc, #24]	; (80133b0 <inc_lock+0x118>)
 8013396:	68fb      	ldr	r3, [r7, #12]
 8013398:	011b      	lsls	r3, r3, #4
 801339a:	440b      	add	r3, r1
 801339c:	330c      	adds	r3, #12
 801339e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	3301      	adds	r3, #1
}
 80133a4:	4618      	mov	r0, r3
 80133a6:	3714      	adds	r7, #20
 80133a8:	46bd      	mov	sp, r7
 80133aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133ae:	4770      	bx	lr
 80133b0:	2000083c 	.word	0x2000083c

080133b4 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80133b4:	b480      	push	{r7}
 80133b6:	b085      	sub	sp, #20
 80133b8:	af00      	add	r7, sp, #0
 80133ba:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80133bc:	687b      	ldr	r3, [r7, #4]
 80133be:	3b01      	subs	r3, #1
 80133c0:	607b      	str	r3, [r7, #4]
 80133c2:	687b      	ldr	r3, [r7, #4]
 80133c4:	2b01      	cmp	r3, #1
 80133c6:	d825      	bhi.n	8013414 <dec_lock+0x60>
		n = Files[i].ctr;
 80133c8:	4a17      	ldr	r2, [pc, #92]	; (8013428 <dec_lock+0x74>)
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	011b      	lsls	r3, r3, #4
 80133ce:	4413      	add	r3, r2
 80133d0:	330c      	adds	r3, #12
 80133d2:	881b      	ldrh	r3, [r3, #0]
 80133d4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80133d6:	89fb      	ldrh	r3, [r7, #14]
 80133d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80133dc:	d101      	bne.n	80133e2 <dec_lock+0x2e>
 80133de:	2300      	movs	r3, #0
 80133e0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80133e2:	89fb      	ldrh	r3, [r7, #14]
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d002      	beq.n	80133ee <dec_lock+0x3a>
 80133e8:	89fb      	ldrh	r3, [r7, #14]
 80133ea:	3b01      	subs	r3, #1
 80133ec:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80133ee:	4a0e      	ldr	r2, [pc, #56]	; (8013428 <dec_lock+0x74>)
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	011b      	lsls	r3, r3, #4
 80133f4:	4413      	add	r3, r2
 80133f6:	330c      	adds	r3, #12
 80133f8:	89fa      	ldrh	r2, [r7, #14]
 80133fa:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80133fc:	89fb      	ldrh	r3, [r7, #14]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d105      	bne.n	801340e <dec_lock+0x5a>
 8013402:	4a09      	ldr	r2, [pc, #36]	; (8013428 <dec_lock+0x74>)
 8013404:	687b      	ldr	r3, [r7, #4]
 8013406:	011b      	lsls	r3, r3, #4
 8013408:	4413      	add	r3, r2
 801340a:	2200      	movs	r2, #0
 801340c:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801340e:	2300      	movs	r3, #0
 8013410:	737b      	strb	r3, [r7, #13]
 8013412:	e001      	b.n	8013418 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8013414:	2302      	movs	r3, #2
 8013416:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8013418:	7b7b      	ldrb	r3, [r7, #13]
}
 801341a:	4618      	mov	r0, r3
 801341c:	3714      	adds	r7, #20
 801341e:	46bd      	mov	sp, r7
 8013420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013424:	4770      	bx	lr
 8013426:	bf00      	nop
 8013428:	2000083c 	.word	0x2000083c

0801342c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 801342c:	b480      	push	{r7}
 801342e:	b085      	sub	sp, #20
 8013430:	af00      	add	r7, sp, #0
 8013432:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8013434:	2300      	movs	r3, #0
 8013436:	60fb      	str	r3, [r7, #12]
 8013438:	e010      	b.n	801345c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 801343a:	4a0d      	ldr	r2, [pc, #52]	; (8013470 <clear_lock+0x44>)
 801343c:	68fb      	ldr	r3, [r7, #12]
 801343e:	011b      	lsls	r3, r3, #4
 8013440:	4413      	add	r3, r2
 8013442:	681b      	ldr	r3, [r3, #0]
 8013444:	687a      	ldr	r2, [r7, #4]
 8013446:	429a      	cmp	r2, r3
 8013448:	d105      	bne.n	8013456 <clear_lock+0x2a>
 801344a:	4a09      	ldr	r2, [pc, #36]	; (8013470 <clear_lock+0x44>)
 801344c:	68fb      	ldr	r3, [r7, #12]
 801344e:	011b      	lsls	r3, r3, #4
 8013450:	4413      	add	r3, r2
 8013452:	2200      	movs	r2, #0
 8013454:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8013456:	68fb      	ldr	r3, [r7, #12]
 8013458:	3301      	adds	r3, #1
 801345a:	60fb      	str	r3, [r7, #12]
 801345c:	68fb      	ldr	r3, [r7, #12]
 801345e:	2b01      	cmp	r3, #1
 8013460:	d9eb      	bls.n	801343a <clear_lock+0xe>
	}
}
 8013462:	bf00      	nop
 8013464:	bf00      	nop
 8013466:	3714      	adds	r7, #20
 8013468:	46bd      	mov	sp, r7
 801346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346e:	4770      	bx	lr
 8013470:	2000083c 	.word	0x2000083c

08013474 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8013474:	b580      	push	{r7, lr}
 8013476:	b086      	sub	sp, #24
 8013478:	af00      	add	r7, sp, #0
 801347a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 801347c:	2300      	movs	r3, #0
 801347e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	78db      	ldrb	r3, [r3, #3]
 8013484:	2b00      	cmp	r3, #0
 8013486:	d034      	beq.n	80134f2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8013488:	687b      	ldr	r3, [r7, #4]
 801348a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801348c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 801348e:	687b      	ldr	r3, [r7, #4]
 8013490:	7858      	ldrb	r0, [r3, #1]
 8013492:	687b      	ldr	r3, [r7, #4]
 8013494:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8013498:	2301      	movs	r3, #1
 801349a:	697a      	ldr	r2, [r7, #20]
 801349c:	f7ff fd0e 	bl	8012ebc <disk_write>
 80134a0:	4603      	mov	r3, r0
 80134a2:	2b00      	cmp	r3, #0
 80134a4:	d002      	beq.n	80134ac <sync_window+0x38>
			res = FR_DISK_ERR;
 80134a6:	2301      	movs	r3, #1
 80134a8:	73fb      	strb	r3, [r7, #15]
 80134aa:	e022      	b.n	80134f2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	2200      	movs	r2, #0
 80134b0:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80134b2:	687b      	ldr	r3, [r7, #4]
 80134b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80134b6:	697a      	ldr	r2, [r7, #20]
 80134b8:	1ad2      	subs	r2, r2, r3
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	69db      	ldr	r3, [r3, #28]
 80134be:	429a      	cmp	r2, r3
 80134c0:	d217      	bcs.n	80134f2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	789b      	ldrb	r3, [r3, #2]
 80134c6:	613b      	str	r3, [r7, #16]
 80134c8:	e010      	b.n	80134ec <sync_window+0x78>
					wsect += fs->fsize;
 80134ca:	687b      	ldr	r3, [r7, #4]
 80134cc:	69db      	ldr	r3, [r3, #28]
 80134ce:	697a      	ldr	r2, [r7, #20]
 80134d0:	4413      	add	r3, r2
 80134d2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80134d4:	687b      	ldr	r3, [r7, #4]
 80134d6:	7858      	ldrb	r0, [r3, #1]
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80134de:	2301      	movs	r3, #1
 80134e0:	697a      	ldr	r2, [r7, #20]
 80134e2:	f7ff fceb 	bl	8012ebc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80134e6:	693b      	ldr	r3, [r7, #16]
 80134e8:	3b01      	subs	r3, #1
 80134ea:	613b      	str	r3, [r7, #16]
 80134ec:	693b      	ldr	r3, [r7, #16]
 80134ee:	2b01      	cmp	r3, #1
 80134f0:	d8eb      	bhi.n	80134ca <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80134f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80134f4:	4618      	mov	r0, r3
 80134f6:	3718      	adds	r7, #24
 80134f8:	46bd      	mov	sp, r7
 80134fa:	bd80      	pop	{r7, pc}

080134fc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80134fc:	b580      	push	{r7, lr}
 80134fe:	b084      	sub	sp, #16
 8013500:	af00      	add	r7, sp, #0
 8013502:	6078      	str	r0, [r7, #4]
 8013504:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8013506:	2300      	movs	r3, #0
 8013508:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 801350a:	687b      	ldr	r3, [r7, #4]
 801350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801350e:	683a      	ldr	r2, [r7, #0]
 8013510:	429a      	cmp	r2, r3
 8013512:	d01b      	beq.n	801354c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8013514:	6878      	ldr	r0, [r7, #4]
 8013516:	f7ff ffad 	bl	8013474 <sync_window>
 801351a:	4603      	mov	r3, r0
 801351c:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801351e:	7bfb      	ldrb	r3, [r7, #15]
 8013520:	2b00      	cmp	r3, #0
 8013522:	d113      	bne.n	801354c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8013524:	687b      	ldr	r3, [r7, #4]
 8013526:	7858      	ldrb	r0, [r3, #1]
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 801352e:	2301      	movs	r3, #1
 8013530:	683a      	ldr	r2, [r7, #0]
 8013532:	f7ff fca3 	bl	8012e7c <disk_read>
 8013536:	4603      	mov	r3, r0
 8013538:	2b00      	cmp	r3, #0
 801353a:	d004      	beq.n	8013546 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 801353c:	f04f 33ff 	mov.w	r3, #4294967295
 8013540:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8013542:	2301      	movs	r3, #1
 8013544:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8013546:	687b      	ldr	r3, [r7, #4]
 8013548:	683a      	ldr	r2, [r7, #0]
 801354a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 801354c:	7bfb      	ldrb	r3, [r7, #15]
}
 801354e:	4618      	mov	r0, r3
 8013550:	3710      	adds	r7, #16
 8013552:	46bd      	mov	sp, r7
 8013554:	bd80      	pop	{r7, pc}
	...

08013558 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8013558:	b580      	push	{r7, lr}
 801355a:	b084      	sub	sp, #16
 801355c:	af00      	add	r7, sp, #0
 801355e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8013560:	6878      	ldr	r0, [r7, #4]
 8013562:	f7ff ff87 	bl	8013474 <sync_window>
 8013566:	4603      	mov	r3, r0
 8013568:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801356a:	7bfb      	ldrb	r3, [r7, #15]
 801356c:	2b00      	cmp	r3, #0
 801356e:	d158      	bne.n	8013622 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	781b      	ldrb	r3, [r3, #0]
 8013574:	2b03      	cmp	r3, #3
 8013576:	d148      	bne.n	801360a <sync_fs+0xb2>
 8013578:	687b      	ldr	r3, [r7, #4]
 801357a:	791b      	ldrb	r3, [r3, #4]
 801357c:	2b01      	cmp	r3, #1
 801357e:	d144      	bne.n	801360a <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8013580:	687b      	ldr	r3, [r7, #4]
 8013582:	3334      	adds	r3, #52	; 0x34
 8013584:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013588:	2100      	movs	r1, #0
 801358a:	4618      	mov	r0, r3
 801358c:	f7ff fd77 	bl	801307e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	3334      	adds	r3, #52	; 0x34
 8013594:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013598:	f64a 2155 	movw	r1, #43605	; 0xaa55
 801359c:	4618      	mov	r0, r3
 801359e:	f7ff fd06 	bl	8012fae <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	3334      	adds	r3, #52	; 0x34
 80135a6:	4921      	ldr	r1, [pc, #132]	; (801362c <sync_fs+0xd4>)
 80135a8:	4618      	mov	r0, r3
 80135aa:	f7ff fd1b 	bl	8012fe4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	3334      	adds	r3, #52	; 0x34
 80135b2:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80135b6:	491e      	ldr	r1, [pc, #120]	; (8013630 <sync_fs+0xd8>)
 80135b8:	4618      	mov	r0, r3
 80135ba:	f7ff fd13 	bl	8012fe4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	3334      	adds	r3, #52	; 0x34
 80135c2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80135c6:	687b      	ldr	r3, [r7, #4]
 80135c8:	695b      	ldr	r3, [r3, #20]
 80135ca:	4619      	mov	r1, r3
 80135cc:	4610      	mov	r0, r2
 80135ce:	f7ff fd09 	bl	8012fe4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	3334      	adds	r3, #52	; 0x34
 80135d6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	691b      	ldr	r3, [r3, #16]
 80135de:	4619      	mov	r1, r3
 80135e0:	4610      	mov	r0, r2
 80135e2:	f7ff fcff 	bl	8012fe4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	6a1b      	ldr	r3, [r3, #32]
 80135ea:	1c5a      	adds	r2, r3, #1
 80135ec:	687b      	ldr	r3, [r7, #4]
 80135ee:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	7858      	ldrb	r0, [r3, #1]
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80135fe:	2301      	movs	r3, #1
 8013600:	f7ff fc5c 	bl	8012ebc <disk_write>
			fs->fsi_flag = 0;
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	2200      	movs	r2, #0
 8013608:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 801360a:	687b      	ldr	r3, [r7, #4]
 801360c:	785b      	ldrb	r3, [r3, #1]
 801360e:	2200      	movs	r2, #0
 8013610:	2100      	movs	r1, #0
 8013612:	4618      	mov	r0, r3
 8013614:	f7ff fc72 	bl	8012efc <disk_ioctl>
 8013618:	4603      	mov	r3, r0
 801361a:	2b00      	cmp	r3, #0
 801361c:	d001      	beq.n	8013622 <sync_fs+0xca>
 801361e:	2301      	movs	r3, #1
 8013620:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8013622:	7bfb      	ldrb	r3, [r7, #15]
}
 8013624:	4618      	mov	r0, r3
 8013626:	3710      	adds	r7, #16
 8013628:	46bd      	mov	sp, r7
 801362a:	bd80      	pop	{r7, pc}
 801362c:	41615252 	.word	0x41615252
 8013630:	61417272 	.word	0x61417272

08013634 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8013634:	b480      	push	{r7}
 8013636:	b083      	sub	sp, #12
 8013638:	af00      	add	r7, sp, #0
 801363a:	6078      	str	r0, [r7, #4]
 801363c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801363e:	683b      	ldr	r3, [r7, #0]
 8013640:	3b02      	subs	r3, #2
 8013642:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8013644:	687b      	ldr	r3, [r7, #4]
 8013646:	699b      	ldr	r3, [r3, #24]
 8013648:	3b02      	subs	r3, #2
 801364a:	683a      	ldr	r2, [r7, #0]
 801364c:	429a      	cmp	r2, r3
 801364e:	d301      	bcc.n	8013654 <clust2sect+0x20>
 8013650:	2300      	movs	r3, #0
 8013652:	e008      	b.n	8013666 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	895b      	ldrh	r3, [r3, #10]
 8013658:	461a      	mov	r2, r3
 801365a:	683b      	ldr	r3, [r7, #0]
 801365c:	fb03 f202 	mul.w	r2, r3, r2
 8013660:	687b      	ldr	r3, [r7, #4]
 8013662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013664:	4413      	add	r3, r2
}
 8013666:	4618      	mov	r0, r3
 8013668:	370c      	adds	r7, #12
 801366a:	46bd      	mov	sp, r7
 801366c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013670:	4770      	bx	lr

08013672 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8013672:	b580      	push	{r7, lr}
 8013674:	b086      	sub	sp, #24
 8013676:	af00      	add	r7, sp, #0
 8013678:	6078      	str	r0, [r7, #4]
 801367a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	681b      	ldr	r3, [r3, #0]
 8013680:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8013682:	683b      	ldr	r3, [r7, #0]
 8013684:	2b01      	cmp	r3, #1
 8013686:	d904      	bls.n	8013692 <get_fat+0x20>
 8013688:	693b      	ldr	r3, [r7, #16]
 801368a:	699b      	ldr	r3, [r3, #24]
 801368c:	683a      	ldr	r2, [r7, #0]
 801368e:	429a      	cmp	r2, r3
 8013690:	d302      	bcc.n	8013698 <get_fat+0x26>
		val = 1;	/* Internal error */
 8013692:	2301      	movs	r3, #1
 8013694:	617b      	str	r3, [r7, #20]
 8013696:	e08f      	b.n	80137b8 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8013698:	f04f 33ff 	mov.w	r3, #4294967295
 801369c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 801369e:	693b      	ldr	r3, [r7, #16]
 80136a0:	781b      	ldrb	r3, [r3, #0]
 80136a2:	2b03      	cmp	r3, #3
 80136a4:	d062      	beq.n	801376c <get_fat+0xfa>
 80136a6:	2b03      	cmp	r3, #3
 80136a8:	dc7c      	bgt.n	80137a4 <get_fat+0x132>
 80136aa:	2b01      	cmp	r3, #1
 80136ac:	d002      	beq.n	80136b4 <get_fat+0x42>
 80136ae:	2b02      	cmp	r3, #2
 80136b0:	d042      	beq.n	8013738 <get_fat+0xc6>
 80136b2:	e077      	b.n	80137a4 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80136b4:	683b      	ldr	r3, [r7, #0]
 80136b6:	60fb      	str	r3, [r7, #12]
 80136b8:	68fb      	ldr	r3, [r7, #12]
 80136ba:	085b      	lsrs	r3, r3, #1
 80136bc:	68fa      	ldr	r2, [r7, #12]
 80136be:	4413      	add	r3, r2
 80136c0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80136c2:	693b      	ldr	r3, [r7, #16]
 80136c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	0a5b      	lsrs	r3, r3, #9
 80136ca:	4413      	add	r3, r2
 80136cc:	4619      	mov	r1, r3
 80136ce:	6938      	ldr	r0, [r7, #16]
 80136d0:	f7ff ff14 	bl	80134fc <move_window>
 80136d4:	4603      	mov	r3, r0
 80136d6:	2b00      	cmp	r3, #0
 80136d8:	d167      	bne.n	80137aa <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 80136da:	68fb      	ldr	r3, [r7, #12]
 80136dc:	1c5a      	adds	r2, r3, #1
 80136de:	60fa      	str	r2, [r7, #12]
 80136e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80136e4:	693a      	ldr	r2, [r7, #16]
 80136e6:	4413      	add	r3, r2
 80136e8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80136ec:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80136ee:	693b      	ldr	r3, [r7, #16]
 80136f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80136f2:	68fb      	ldr	r3, [r7, #12]
 80136f4:	0a5b      	lsrs	r3, r3, #9
 80136f6:	4413      	add	r3, r2
 80136f8:	4619      	mov	r1, r3
 80136fa:	6938      	ldr	r0, [r7, #16]
 80136fc:	f7ff fefe 	bl	80134fc <move_window>
 8013700:	4603      	mov	r3, r0
 8013702:	2b00      	cmp	r3, #0
 8013704:	d153      	bne.n	80137ae <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 8013706:	68fb      	ldr	r3, [r7, #12]
 8013708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801370c:	693a      	ldr	r2, [r7, #16]
 801370e:	4413      	add	r3, r2
 8013710:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8013714:	021b      	lsls	r3, r3, #8
 8013716:	461a      	mov	r2, r3
 8013718:	68bb      	ldr	r3, [r7, #8]
 801371a:	4313      	orrs	r3, r2
 801371c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 801371e:	683b      	ldr	r3, [r7, #0]
 8013720:	f003 0301 	and.w	r3, r3, #1
 8013724:	2b00      	cmp	r3, #0
 8013726:	d002      	beq.n	801372e <get_fat+0xbc>
 8013728:	68bb      	ldr	r3, [r7, #8]
 801372a:	091b      	lsrs	r3, r3, #4
 801372c:	e002      	b.n	8013734 <get_fat+0xc2>
 801372e:	68bb      	ldr	r3, [r7, #8]
 8013730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8013734:	617b      	str	r3, [r7, #20]
			break;
 8013736:	e03f      	b.n	80137b8 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8013738:	693b      	ldr	r3, [r7, #16]
 801373a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801373c:	683b      	ldr	r3, [r7, #0]
 801373e:	0a1b      	lsrs	r3, r3, #8
 8013740:	4413      	add	r3, r2
 8013742:	4619      	mov	r1, r3
 8013744:	6938      	ldr	r0, [r7, #16]
 8013746:	f7ff fed9 	bl	80134fc <move_window>
 801374a:	4603      	mov	r3, r0
 801374c:	2b00      	cmp	r3, #0
 801374e:	d130      	bne.n	80137b2 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8013750:	693b      	ldr	r3, [r7, #16]
 8013752:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013756:	683b      	ldr	r3, [r7, #0]
 8013758:	005b      	lsls	r3, r3, #1
 801375a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 801375e:	4413      	add	r3, r2
 8013760:	4618      	mov	r0, r3
 8013762:	f7ff fbe9 	bl	8012f38 <ld_word>
 8013766:	4603      	mov	r3, r0
 8013768:	617b      	str	r3, [r7, #20]
			break;
 801376a:	e025      	b.n	80137b8 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801376c:	693b      	ldr	r3, [r7, #16]
 801376e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013770:	683b      	ldr	r3, [r7, #0]
 8013772:	09db      	lsrs	r3, r3, #7
 8013774:	4413      	add	r3, r2
 8013776:	4619      	mov	r1, r3
 8013778:	6938      	ldr	r0, [r7, #16]
 801377a:	f7ff febf 	bl	80134fc <move_window>
 801377e:	4603      	mov	r3, r0
 8013780:	2b00      	cmp	r3, #0
 8013782:	d118      	bne.n	80137b6 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8013784:	693b      	ldr	r3, [r7, #16]
 8013786:	f103 0234 	add.w	r2, r3, #52	; 0x34
 801378a:	683b      	ldr	r3, [r7, #0]
 801378c:	009b      	lsls	r3, r3, #2
 801378e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8013792:	4413      	add	r3, r2
 8013794:	4618      	mov	r0, r3
 8013796:	f7ff fbe7 	bl	8012f68 <ld_dword>
 801379a:	4603      	mov	r3, r0
 801379c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80137a0:	617b      	str	r3, [r7, #20]
			break;
 80137a2:	e009      	b.n	80137b8 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80137a4:	2301      	movs	r3, #1
 80137a6:	617b      	str	r3, [r7, #20]
 80137a8:	e006      	b.n	80137b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80137aa:	bf00      	nop
 80137ac:	e004      	b.n	80137b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80137ae:	bf00      	nop
 80137b0:	e002      	b.n	80137b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80137b2:	bf00      	nop
 80137b4:	e000      	b.n	80137b8 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80137b6:	bf00      	nop
		}
	}

	return val;
 80137b8:	697b      	ldr	r3, [r7, #20]
}
 80137ba:	4618      	mov	r0, r3
 80137bc:	3718      	adds	r7, #24
 80137be:	46bd      	mov	sp, r7
 80137c0:	bd80      	pop	{r7, pc}

080137c2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80137c2:	b590      	push	{r4, r7, lr}
 80137c4:	b089      	sub	sp, #36	; 0x24
 80137c6:	af00      	add	r7, sp, #0
 80137c8:	60f8      	str	r0, [r7, #12]
 80137ca:	60b9      	str	r1, [r7, #8]
 80137cc:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80137ce:	2302      	movs	r3, #2
 80137d0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80137d2:	68bb      	ldr	r3, [r7, #8]
 80137d4:	2b01      	cmp	r3, #1
 80137d6:	f240 80d2 	bls.w	801397e <put_fat+0x1bc>
 80137da:	68fb      	ldr	r3, [r7, #12]
 80137dc:	699b      	ldr	r3, [r3, #24]
 80137de:	68ba      	ldr	r2, [r7, #8]
 80137e0:	429a      	cmp	r2, r3
 80137e2:	f080 80cc 	bcs.w	801397e <put_fat+0x1bc>
		switch (fs->fs_type) {
 80137e6:	68fb      	ldr	r3, [r7, #12]
 80137e8:	781b      	ldrb	r3, [r3, #0]
 80137ea:	2b03      	cmp	r3, #3
 80137ec:	f000 8096 	beq.w	801391c <put_fat+0x15a>
 80137f0:	2b03      	cmp	r3, #3
 80137f2:	f300 80cd 	bgt.w	8013990 <put_fat+0x1ce>
 80137f6:	2b01      	cmp	r3, #1
 80137f8:	d002      	beq.n	8013800 <put_fat+0x3e>
 80137fa:	2b02      	cmp	r3, #2
 80137fc:	d06e      	beq.n	80138dc <put_fat+0x11a>
 80137fe:	e0c7      	b.n	8013990 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8013800:	68bb      	ldr	r3, [r7, #8]
 8013802:	61bb      	str	r3, [r7, #24]
 8013804:	69bb      	ldr	r3, [r7, #24]
 8013806:	085b      	lsrs	r3, r3, #1
 8013808:	69ba      	ldr	r2, [r7, #24]
 801380a:	4413      	add	r3, r2
 801380c:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801380e:	68fb      	ldr	r3, [r7, #12]
 8013810:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013812:	69bb      	ldr	r3, [r7, #24]
 8013814:	0a5b      	lsrs	r3, r3, #9
 8013816:	4413      	add	r3, r2
 8013818:	4619      	mov	r1, r3
 801381a:	68f8      	ldr	r0, [r7, #12]
 801381c:	f7ff fe6e 	bl	80134fc <move_window>
 8013820:	4603      	mov	r3, r0
 8013822:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013824:	7ffb      	ldrb	r3, [r7, #31]
 8013826:	2b00      	cmp	r3, #0
 8013828:	f040 80ab 	bne.w	8013982 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 801382c:	68fb      	ldr	r3, [r7, #12]
 801382e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013832:	69bb      	ldr	r3, [r7, #24]
 8013834:	1c59      	adds	r1, r3, #1
 8013836:	61b9      	str	r1, [r7, #24]
 8013838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801383c:	4413      	add	r3, r2
 801383e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8013840:	68bb      	ldr	r3, [r7, #8]
 8013842:	f003 0301 	and.w	r3, r3, #1
 8013846:	2b00      	cmp	r3, #0
 8013848:	d00d      	beq.n	8013866 <put_fat+0xa4>
 801384a:	697b      	ldr	r3, [r7, #20]
 801384c:	781b      	ldrb	r3, [r3, #0]
 801384e:	b25b      	sxtb	r3, r3
 8013850:	f003 030f 	and.w	r3, r3, #15
 8013854:	b25a      	sxtb	r2, r3
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	b2db      	uxtb	r3, r3
 801385a:	011b      	lsls	r3, r3, #4
 801385c:	b25b      	sxtb	r3, r3
 801385e:	4313      	orrs	r3, r2
 8013860:	b25b      	sxtb	r3, r3
 8013862:	b2db      	uxtb	r3, r3
 8013864:	e001      	b.n	801386a <put_fat+0xa8>
 8013866:	687b      	ldr	r3, [r7, #4]
 8013868:	b2db      	uxtb	r3, r3
 801386a:	697a      	ldr	r2, [r7, #20]
 801386c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 801386e:	68fb      	ldr	r3, [r7, #12]
 8013870:	2201      	movs	r2, #1
 8013872:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8013874:	68fb      	ldr	r3, [r7, #12]
 8013876:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013878:	69bb      	ldr	r3, [r7, #24]
 801387a:	0a5b      	lsrs	r3, r3, #9
 801387c:	4413      	add	r3, r2
 801387e:	4619      	mov	r1, r3
 8013880:	68f8      	ldr	r0, [r7, #12]
 8013882:	f7ff fe3b 	bl	80134fc <move_window>
 8013886:	4603      	mov	r3, r0
 8013888:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801388a:	7ffb      	ldrb	r3, [r7, #31]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d17a      	bne.n	8013986 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 8013890:	68fb      	ldr	r3, [r7, #12]
 8013892:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013896:	69bb      	ldr	r3, [r7, #24]
 8013898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801389c:	4413      	add	r3, r2
 801389e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80138a0:	68bb      	ldr	r3, [r7, #8]
 80138a2:	f003 0301 	and.w	r3, r3, #1
 80138a6:	2b00      	cmp	r3, #0
 80138a8:	d003      	beq.n	80138b2 <put_fat+0xf0>
 80138aa:	687b      	ldr	r3, [r7, #4]
 80138ac:	091b      	lsrs	r3, r3, #4
 80138ae:	b2db      	uxtb	r3, r3
 80138b0:	e00e      	b.n	80138d0 <put_fat+0x10e>
 80138b2:	697b      	ldr	r3, [r7, #20]
 80138b4:	781b      	ldrb	r3, [r3, #0]
 80138b6:	b25b      	sxtb	r3, r3
 80138b8:	f023 030f 	bic.w	r3, r3, #15
 80138bc:	b25a      	sxtb	r2, r3
 80138be:	687b      	ldr	r3, [r7, #4]
 80138c0:	0a1b      	lsrs	r3, r3, #8
 80138c2:	b25b      	sxtb	r3, r3
 80138c4:	f003 030f 	and.w	r3, r3, #15
 80138c8:	b25b      	sxtb	r3, r3
 80138ca:	4313      	orrs	r3, r2
 80138cc:	b25b      	sxtb	r3, r3
 80138ce:	b2db      	uxtb	r3, r3
 80138d0:	697a      	ldr	r2, [r7, #20]
 80138d2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80138d4:	68fb      	ldr	r3, [r7, #12]
 80138d6:	2201      	movs	r2, #1
 80138d8:	70da      	strb	r2, [r3, #3]
			break;
 80138da:	e059      	b.n	8013990 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80138dc:	68fb      	ldr	r3, [r7, #12]
 80138de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80138e0:	68bb      	ldr	r3, [r7, #8]
 80138e2:	0a1b      	lsrs	r3, r3, #8
 80138e4:	4413      	add	r3, r2
 80138e6:	4619      	mov	r1, r3
 80138e8:	68f8      	ldr	r0, [r7, #12]
 80138ea:	f7ff fe07 	bl	80134fc <move_window>
 80138ee:	4603      	mov	r3, r0
 80138f0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80138f2:	7ffb      	ldrb	r3, [r7, #31]
 80138f4:	2b00      	cmp	r3, #0
 80138f6:	d148      	bne.n	801398a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80138f8:	68fb      	ldr	r3, [r7, #12]
 80138fa:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80138fe:	68bb      	ldr	r3, [r7, #8]
 8013900:	005b      	lsls	r3, r3, #1
 8013902:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8013906:	4413      	add	r3, r2
 8013908:	687a      	ldr	r2, [r7, #4]
 801390a:	b292      	uxth	r2, r2
 801390c:	4611      	mov	r1, r2
 801390e:	4618      	mov	r0, r3
 8013910:	f7ff fb4d 	bl	8012fae <st_word>
			fs->wflag = 1;
 8013914:	68fb      	ldr	r3, [r7, #12]
 8013916:	2201      	movs	r2, #1
 8013918:	70da      	strb	r2, [r3, #3]
			break;
 801391a:	e039      	b.n	8013990 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8013920:	68bb      	ldr	r3, [r7, #8]
 8013922:	09db      	lsrs	r3, r3, #7
 8013924:	4413      	add	r3, r2
 8013926:	4619      	mov	r1, r3
 8013928:	68f8      	ldr	r0, [r7, #12]
 801392a:	f7ff fde7 	bl	80134fc <move_window>
 801392e:	4603      	mov	r3, r0
 8013930:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8013932:	7ffb      	ldrb	r3, [r7, #31]
 8013934:	2b00      	cmp	r3, #0
 8013936:	d12a      	bne.n	801398e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8013938:	687b      	ldr	r3, [r7, #4]
 801393a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 801393e:	68fb      	ldr	r3, [r7, #12]
 8013940:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013944:	68bb      	ldr	r3, [r7, #8]
 8013946:	009b      	lsls	r3, r3, #2
 8013948:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801394c:	4413      	add	r3, r2
 801394e:	4618      	mov	r0, r3
 8013950:	f7ff fb0a 	bl	8012f68 <ld_dword>
 8013954:	4603      	mov	r3, r0
 8013956:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801395a:	4323      	orrs	r3, r4
 801395c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 801395e:	68fb      	ldr	r3, [r7, #12]
 8013960:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013964:	68bb      	ldr	r3, [r7, #8]
 8013966:	009b      	lsls	r3, r3, #2
 8013968:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 801396c:	4413      	add	r3, r2
 801396e:	6879      	ldr	r1, [r7, #4]
 8013970:	4618      	mov	r0, r3
 8013972:	f7ff fb37 	bl	8012fe4 <st_dword>
			fs->wflag = 1;
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	2201      	movs	r2, #1
 801397a:	70da      	strb	r2, [r3, #3]
			break;
 801397c:	e008      	b.n	8013990 <put_fat+0x1ce>
		}
	}
 801397e:	bf00      	nop
 8013980:	e006      	b.n	8013990 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8013982:	bf00      	nop
 8013984:	e004      	b.n	8013990 <put_fat+0x1ce>
			if (res != FR_OK) break;
 8013986:	bf00      	nop
 8013988:	e002      	b.n	8013990 <put_fat+0x1ce>
			if (res != FR_OK) break;
 801398a:	bf00      	nop
 801398c:	e000      	b.n	8013990 <put_fat+0x1ce>
			if (res != FR_OK) break;
 801398e:	bf00      	nop
	return res;
 8013990:	7ffb      	ldrb	r3, [r7, #31]
}
 8013992:	4618      	mov	r0, r3
 8013994:	3724      	adds	r7, #36	; 0x24
 8013996:	46bd      	mov	sp, r7
 8013998:	bd90      	pop	{r4, r7, pc}

0801399a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 801399a:	b580      	push	{r7, lr}
 801399c:	b088      	sub	sp, #32
 801399e:	af00      	add	r7, sp, #0
 80139a0:	60f8      	str	r0, [r7, #12]
 80139a2:	60b9      	str	r1, [r7, #8]
 80139a4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80139a6:	2300      	movs	r3, #0
 80139a8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80139aa:	68fb      	ldr	r3, [r7, #12]
 80139ac:	681b      	ldr	r3, [r3, #0]
 80139ae:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80139b0:	68bb      	ldr	r3, [r7, #8]
 80139b2:	2b01      	cmp	r3, #1
 80139b4:	d904      	bls.n	80139c0 <remove_chain+0x26>
 80139b6:	69bb      	ldr	r3, [r7, #24]
 80139b8:	699b      	ldr	r3, [r3, #24]
 80139ba:	68ba      	ldr	r2, [r7, #8]
 80139bc:	429a      	cmp	r2, r3
 80139be:	d301      	bcc.n	80139c4 <remove_chain+0x2a>
 80139c0:	2302      	movs	r3, #2
 80139c2:	e04b      	b.n	8013a5c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80139c4:	687b      	ldr	r3, [r7, #4]
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d00c      	beq.n	80139e4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80139ca:	f04f 32ff 	mov.w	r2, #4294967295
 80139ce:	6879      	ldr	r1, [r7, #4]
 80139d0:	69b8      	ldr	r0, [r7, #24]
 80139d2:	f7ff fef6 	bl	80137c2 <put_fat>
 80139d6:	4603      	mov	r3, r0
 80139d8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 80139da:	7ffb      	ldrb	r3, [r7, #31]
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d001      	beq.n	80139e4 <remove_chain+0x4a>
 80139e0:	7ffb      	ldrb	r3, [r7, #31]
 80139e2:	e03b      	b.n	8013a5c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80139e4:	68b9      	ldr	r1, [r7, #8]
 80139e6:	68f8      	ldr	r0, [r7, #12]
 80139e8:	f7ff fe43 	bl	8013672 <get_fat>
 80139ec:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80139ee:	697b      	ldr	r3, [r7, #20]
 80139f0:	2b00      	cmp	r3, #0
 80139f2:	d031      	beq.n	8013a58 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80139f4:	697b      	ldr	r3, [r7, #20]
 80139f6:	2b01      	cmp	r3, #1
 80139f8:	d101      	bne.n	80139fe <remove_chain+0x64>
 80139fa:	2302      	movs	r3, #2
 80139fc:	e02e      	b.n	8013a5c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80139fe:	697b      	ldr	r3, [r7, #20]
 8013a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013a04:	d101      	bne.n	8013a0a <remove_chain+0x70>
 8013a06:	2301      	movs	r3, #1
 8013a08:	e028      	b.n	8013a5c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8013a0a:	2200      	movs	r2, #0
 8013a0c:	68b9      	ldr	r1, [r7, #8]
 8013a0e:	69b8      	ldr	r0, [r7, #24]
 8013a10:	f7ff fed7 	bl	80137c2 <put_fat>
 8013a14:	4603      	mov	r3, r0
 8013a16:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8013a18:	7ffb      	ldrb	r3, [r7, #31]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	d001      	beq.n	8013a22 <remove_chain+0x88>
 8013a1e:	7ffb      	ldrb	r3, [r7, #31]
 8013a20:	e01c      	b.n	8013a5c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8013a22:	69bb      	ldr	r3, [r7, #24]
 8013a24:	695a      	ldr	r2, [r3, #20]
 8013a26:	69bb      	ldr	r3, [r7, #24]
 8013a28:	699b      	ldr	r3, [r3, #24]
 8013a2a:	3b02      	subs	r3, #2
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	d20b      	bcs.n	8013a48 <remove_chain+0xae>
			fs->free_clst++;
 8013a30:	69bb      	ldr	r3, [r7, #24]
 8013a32:	695b      	ldr	r3, [r3, #20]
 8013a34:	1c5a      	adds	r2, r3, #1
 8013a36:	69bb      	ldr	r3, [r7, #24]
 8013a38:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8013a3a:	69bb      	ldr	r3, [r7, #24]
 8013a3c:	791b      	ldrb	r3, [r3, #4]
 8013a3e:	f043 0301 	orr.w	r3, r3, #1
 8013a42:	b2da      	uxtb	r2, r3
 8013a44:	69bb      	ldr	r3, [r7, #24]
 8013a46:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8013a48:	697b      	ldr	r3, [r7, #20]
 8013a4a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8013a4c:	69bb      	ldr	r3, [r7, #24]
 8013a4e:	699b      	ldr	r3, [r3, #24]
 8013a50:	68ba      	ldr	r2, [r7, #8]
 8013a52:	429a      	cmp	r2, r3
 8013a54:	d3c6      	bcc.n	80139e4 <remove_chain+0x4a>
 8013a56:	e000      	b.n	8013a5a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8013a58:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8013a5a:	2300      	movs	r3, #0
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3720      	adds	r7, #32
 8013a60:	46bd      	mov	sp, r7
 8013a62:	bd80      	pop	{r7, pc}

08013a64 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b088      	sub	sp, #32
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	6078      	str	r0, [r7, #4]
 8013a6c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8013a6e:	687b      	ldr	r3, [r7, #4]
 8013a70:	681b      	ldr	r3, [r3, #0]
 8013a72:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8013a74:	683b      	ldr	r3, [r7, #0]
 8013a76:	2b00      	cmp	r3, #0
 8013a78:	d10d      	bne.n	8013a96 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8013a7a:	693b      	ldr	r3, [r7, #16]
 8013a7c:	691b      	ldr	r3, [r3, #16]
 8013a7e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8013a80:	69bb      	ldr	r3, [r7, #24]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d004      	beq.n	8013a90 <create_chain+0x2c>
 8013a86:	693b      	ldr	r3, [r7, #16]
 8013a88:	699b      	ldr	r3, [r3, #24]
 8013a8a:	69ba      	ldr	r2, [r7, #24]
 8013a8c:	429a      	cmp	r2, r3
 8013a8e:	d31b      	bcc.n	8013ac8 <create_chain+0x64>
 8013a90:	2301      	movs	r3, #1
 8013a92:	61bb      	str	r3, [r7, #24]
 8013a94:	e018      	b.n	8013ac8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8013a96:	6839      	ldr	r1, [r7, #0]
 8013a98:	6878      	ldr	r0, [r7, #4]
 8013a9a:	f7ff fdea 	bl	8013672 <get_fat>
 8013a9e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8013aa0:	68fb      	ldr	r3, [r7, #12]
 8013aa2:	2b01      	cmp	r3, #1
 8013aa4:	d801      	bhi.n	8013aaa <create_chain+0x46>
 8013aa6:	2301      	movs	r3, #1
 8013aa8:	e070      	b.n	8013b8c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8013aaa:	68fb      	ldr	r3, [r7, #12]
 8013aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013ab0:	d101      	bne.n	8013ab6 <create_chain+0x52>
 8013ab2:	68fb      	ldr	r3, [r7, #12]
 8013ab4:	e06a      	b.n	8013b8c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8013ab6:	693b      	ldr	r3, [r7, #16]
 8013ab8:	699b      	ldr	r3, [r3, #24]
 8013aba:	68fa      	ldr	r2, [r7, #12]
 8013abc:	429a      	cmp	r2, r3
 8013abe:	d201      	bcs.n	8013ac4 <create_chain+0x60>
 8013ac0:	68fb      	ldr	r3, [r7, #12]
 8013ac2:	e063      	b.n	8013b8c <create_chain+0x128>
		scl = clst;
 8013ac4:	683b      	ldr	r3, [r7, #0]
 8013ac6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8013ac8:	69bb      	ldr	r3, [r7, #24]
 8013aca:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8013acc:	69fb      	ldr	r3, [r7, #28]
 8013ace:	3301      	adds	r3, #1
 8013ad0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8013ad2:	693b      	ldr	r3, [r7, #16]
 8013ad4:	699b      	ldr	r3, [r3, #24]
 8013ad6:	69fa      	ldr	r2, [r7, #28]
 8013ad8:	429a      	cmp	r2, r3
 8013ada:	d307      	bcc.n	8013aec <create_chain+0x88>
				ncl = 2;
 8013adc:	2302      	movs	r3, #2
 8013ade:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8013ae0:	69fa      	ldr	r2, [r7, #28]
 8013ae2:	69bb      	ldr	r3, [r7, #24]
 8013ae4:	429a      	cmp	r2, r3
 8013ae6:	d901      	bls.n	8013aec <create_chain+0x88>
 8013ae8:	2300      	movs	r3, #0
 8013aea:	e04f      	b.n	8013b8c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8013aec:	69f9      	ldr	r1, [r7, #28]
 8013aee:	6878      	ldr	r0, [r7, #4]
 8013af0:	f7ff fdbf 	bl	8013672 <get_fat>
 8013af4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8013af6:	68fb      	ldr	r3, [r7, #12]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	d00e      	beq.n	8013b1a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8013afc:	68fb      	ldr	r3, [r7, #12]
 8013afe:	2b01      	cmp	r3, #1
 8013b00:	d003      	beq.n	8013b0a <create_chain+0xa6>
 8013b02:	68fb      	ldr	r3, [r7, #12]
 8013b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013b08:	d101      	bne.n	8013b0e <create_chain+0xaa>
 8013b0a:	68fb      	ldr	r3, [r7, #12]
 8013b0c:	e03e      	b.n	8013b8c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8013b0e:	69fa      	ldr	r2, [r7, #28]
 8013b10:	69bb      	ldr	r3, [r7, #24]
 8013b12:	429a      	cmp	r2, r3
 8013b14:	d1da      	bne.n	8013acc <create_chain+0x68>
 8013b16:	2300      	movs	r3, #0
 8013b18:	e038      	b.n	8013b8c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8013b1a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8013b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8013b20:	69f9      	ldr	r1, [r7, #28]
 8013b22:	6938      	ldr	r0, [r7, #16]
 8013b24:	f7ff fe4d 	bl	80137c2 <put_fat>
 8013b28:	4603      	mov	r3, r0
 8013b2a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8013b2c:	7dfb      	ldrb	r3, [r7, #23]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d109      	bne.n	8013b46 <create_chain+0xe2>
 8013b32:	683b      	ldr	r3, [r7, #0]
 8013b34:	2b00      	cmp	r3, #0
 8013b36:	d006      	beq.n	8013b46 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8013b38:	69fa      	ldr	r2, [r7, #28]
 8013b3a:	6839      	ldr	r1, [r7, #0]
 8013b3c:	6938      	ldr	r0, [r7, #16]
 8013b3e:	f7ff fe40 	bl	80137c2 <put_fat>
 8013b42:	4603      	mov	r3, r0
 8013b44:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8013b46:	7dfb      	ldrb	r3, [r7, #23]
 8013b48:	2b00      	cmp	r3, #0
 8013b4a:	d116      	bne.n	8013b7a <create_chain+0x116>
		fs->last_clst = ncl;
 8013b4c:	693b      	ldr	r3, [r7, #16]
 8013b4e:	69fa      	ldr	r2, [r7, #28]
 8013b50:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8013b52:	693b      	ldr	r3, [r7, #16]
 8013b54:	695a      	ldr	r2, [r3, #20]
 8013b56:	693b      	ldr	r3, [r7, #16]
 8013b58:	699b      	ldr	r3, [r3, #24]
 8013b5a:	3b02      	subs	r3, #2
 8013b5c:	429a      	cmp	r2, r3
 8013b5e:	d804      	bhi.n	8013b6a <create_chain+0x106>
 8013b60:	693b      	ldr	r3, [r7, #16]
 8013b62:	695b      	ldr	r3, [r3, #20]
 8013b64:	1e5a      	subs	r2, r3, #1
 8013b66:	693b      	ldr	r3, [r7, #16]
 8013b68:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 8013b6a:	693b      	ldr	r3, [r7, #16]
 8013b6c:	791b      	ldrb	r3, [r3, #4]
 8013b6e:	f043 0301 	orr.w	r3, r3, #1
 8013b72:	b2da      	uxtb	r2, r3
 8013b74:	693b      	ldr	r3, [r7, #16]
 8013b76:	711a      	strb	r2, [r3, #4]
 8013b78:	e007      	b.n	8013b8a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8013b7a:	7dfb      	ldrb	r3, [r7, #23]
 8013b7c:	2b01      	cmp	r3, #1
 8013b7e:	d102      	bne.n	8013b86 <create_chain+0x122>
 8013b80:	f04f 33ff 	mov.w	r3, #4294967295
 8013b84:	e000      	b.n	8013b88 <create_chain+0x124>
 8013b86:	2301      	movs	r3, #1
 8013b88:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8013b8a:	69fb      	ldr	r3, [r7, #28]
}
 8013b8c:	4618      	mov	r0, r3
 8013b8e:	3720      	adds	r7, #32
 8013b90:	46bd      	mov	sp, r7
 8013b92:	bd80      	pop	{r7, pc}

08013b94 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8013b94:	b480      	push	{r7}
 8013b96:	b087      	sub	sp, #28
 8013b98:	af00      	add	r7, sp, #0
 8013b9a:	6078      	str	r0, [r7, #4]
 8013b9c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8013b9e:	687b      	ldr	r3, [r7, #4]
 8013ba0:	681b      	ldr	r3, [r3, #0]
 8013ba2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8013ba4:	687b      	ldr	r3, [r7, #4]
 8013ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013ba8:	3304      	adds	r3, #4
 8013baa:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8013bac:	683b      	ldr	r3, [r7, #0]
 8013bae:	0a5b      	lsrs	r3, r3, #9
 8013bb0:	68fa      	ldr	r2, [r7, #12]
 8013bb2:	8952      	ldrh	r2, [r2, #10]
 8013bb4:	fbb3 f3f2 	udiv	r3, r3, r2
 8013bb8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013bba:	693b      	ldr	r3, [r7, #16]
 8013bbc:	1d1a      	adds	r2, r3, #4
 8013bbe:	613a      	str	r2, [r7, #16]
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8013bc4:	68bb      	ldr	r3, [r7, #8]
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d101      	bne.n	8013bce <clmt_clust+0x3a>
 8013bca:	2300      	movs	r3, #0
 8013bcc:	e010      	b.n	8013bf0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8013bce:	697a      	ldr	r2, [r7, #20]
 8013bd0:	68bb      	ldr	r3, [r7, #8]
 8013bd2:	429a      	cmp	r2, r3
 8013bd4:	d307      	bcc.n	8013be6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8013bd6:	697a      	ldr	r2, [r7, #20]
 8013bd8:	68bb      	ldr	r3, [r7, #8]
 8013bda:	1ad3      	subs	r3, r2, r3
 8013bdc:	617b      	str	r3, [r7, #20]
 8013bde:	693b      	ldr	r3, [r7, #16]
 8013be0:	3304      	adds	r3, #4
 8013be2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8013be4:	e7e9      	b.n	8013bba <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8013be6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8013be8:	693b      	ldr	r3, [r7, #16]
 8013bea:	681a      	ldr	r2, [r3, #0]
 8013bec:	697b      	ldr	r3, [r7, #20]
 8013bee:	4413      	add	r3, r2
}
 8013bf0:	4618      	mov	r0, r3
 8013bf2:	371c      	adds	r7, #28
 8013bf4:	46bd      	mov	sp, r7
 8013bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bfa:	4770      	bx	lr

08013bfc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8013bfc:	b580      	push	{r7, lr}
 8013bfe:	b086      	sub	sp, #24
 8013c00:	af00      	add	r7, sp, #0
 8013c02:	6078      	str	r0, [r7, #4]
 8013c04:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8013c0c:	683b      	ldr	r3, [r7, #0]
 8013c0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013c12:	d204      	bcs.n	8013c1e <dir_sdi+0x22>
 8013c14:	683b      	ldr	r3, [r7, #0]
 8013c16:	f003 031f 	and.w	r3, r3, #31
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d001      	beq.n	8013c22 <dir_sdi+0x26>
		return FR_INT_ERR;
 8013c1e:	2302      	movs	r3, #2
 8013c20:	e063      	b.n	8013cea <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	683a      	ldr	r2, [r7, #0]
 8013c26:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	689b      	ldr	r3, [r3, #8]
 8013c2c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8013c2e:	697b      	ldr	r3, [r7, #20]
 8013c30:	2b00      	cmp	r3, #0
 8013c32:	d106      	bne.n	8013c42 <dir_sdi+0x46>
 8013c34:	693b      	ldr	r3, [r7, #16]
 8013c36:	781b      	ldrb	r3, [r3, #0]
 8013c38:	2b02      	cmp	r3, #2
 8013c3a:	d902      	bls.n	8013c42 <dir_sdi+0x46>
		clst = fs->dirbase;
 8013c3c:	693b      	ldr	r3, [r7, #16]
 8013c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013c40:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8013c42:	697b      	ldr	r3, [r7, #20]
 8013c44:	2b00      	cmp	r3, #0
 8013c46:	d10c      	bne.n	8013c62 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8013c48:	683b      	ldr	r3, [r7, #0]
 8013c4a:	095b      	lsrs	r3, r3, #5
 8013c4c:	693a      	ldr	r2, [r7, #16]
 8013c4e:	8912      	ldrh	r2, [r2, #8]
 8013c50:	4293      	cmp	r3, r2
 8013c52:	d301      	bcc.n	8013c58 <dir_sdi+0x5c>
 8013c54:	2302      	movs	r3, #2
 8013c56:	e048      	b.n	8013cea <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8013c58:	693b      	ldr	r3, [r7, #16]
 8013c5a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8013c5c:	687b      	ldr	r3, [r7, #4]
 8013c5e:	61da      	str	r2, [r3, #28]
 8013c60:	e029      	b.n	8013cb6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8013c62:	693b      	ldr	r3, [r7, #16]
 8013c64:	895b      	ldrh	r3, [r3, #10]
 8013c66:	025b      	lsls	r3, r3, #9
 8013c68:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013c6a:	e019      	b.n	8013ca0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8013c6c:	687b      	ldr	r3, [r7, #4]
 8013c6e:	6979      	ldr	r1, [r7, #20]
 8013c70:	4618      	mov	r0, r3
 8013c72:	f7ff fcfe 	bl	8013672 <get_fat>
 8013c76:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013c78:	697b      	ldr	r3, [r7, #20]
 8013c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013c7e:	d101      	bne.n	8013c84 <dir_sdi+0x88>
 8013c80:	2301      	movs	r3, #1
 8013c82:	e032      	b.n	8013cea <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8013c84:	697b      	ldr	r3, [r7, #20]
 8013c86:	2b01      	cmp	r3, #1
 8013c88:	d904      	bls.n	8013c94 <dir_sdi+0x98>
 8013c8a:	693b      	ldr	r3, [r7, #16]
 8013c8c:	699b      	ldr	r3, [r3, #24]
 8013c8e:	697a      	ldr	r2, [r7, #20]
 8013c90:	429a      	cmp	r2, r3
 8013c92:	d301      	bcc.n	8013c98 <dir_sdi+0x9c>
 8013c94:	2302      	movs	r3, #2
 8013c96:	e028      	b.n	8013cea <dir_sdi+0xee>
			ofs -= csz;
 8013c98:	683a      	ldr	r2, [r7, #0]
 8013c9a:	68fb      	ldr	r3, [r7, #12]
 8013c9c:	1ad3      	subs	r3, r2, r3
 8013c9e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8013ca0:	683a      	ldr	r2, [r7, #0]
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	429a      	cmp	r2, r3
 8013ca6:	d2e1      	bcs.n	8013c6c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8013ca8:	6979      	ldr	r1, [r7, #20]
 8013caa:	6938      	ldr	r0, [r7, #16]
 8013cac:	f7ff fcc2 	bl	8013634 <clust2sect>
 8013cb0:	4602      	mov	r2, r0
 8013cb2:	687b      	ldr	r3, [r7, #4]
 8013cb4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	697a      	ldr	r2, [r7, #20]
 8013cba:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	69db      	ldr	r3, [r3, #28]
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d101      	bne.n	8013cc8 <dir_sdi+0xcc>
 8013cc4:	2302      	movs	r3, #2
 8013cc6:	e010      	b.n	8013cea <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8013cc8:	687b      	ldr	r3, [r7, #4]
 8013cca:	69da      	ldr	r2, [r3, #28]
 8013ccc:	683b      	ldr	r3, [r7, #0]
 8013cce:	0a5b      	lsrs	r3, r3, #9
 8013cd0:	441a      	add	r2, r3
 8013cd2:	687b      	ldr	r3, [r7, #4]
 8013cd4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8013cd6:	693b      	ldr	r3, [r7, #16]
 8013cd8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013cdc:	683b      	ldr	r3, [r7, #0]
 8013cde:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013ce2:	441a      	add	r2, r3
 8013ce4:	687b      	ldr	r3, [r7, #4]
 8013ce6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013ce8:	2300      	movs	r3, #0
}
 8013cea:	4618      	mov	r0, r3
 8013cec:	3718      	adds	r7, #24
 8013cee:	46bd      	mov	sp, r7
 8013cf0:	bd80      	pop	{r7, pc}

08013cf2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8013cf2:	b580      	push	{r7, lr}
 8013cf4:	b086      	sub	sp, #24
 8013cf6:	af00      	add	r7, sp, #0
 8013cf8:	6078      	str	r0, [r7, #4]
 8013cfa:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	681b      	ldr	r3, [r3, #0]
 8013d00:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8013d02:	687b      	ldr	r3, [r7, #4]
 8013d04:	695b      	ldr	r3, [r3, #20]
 8013d06:	3320      	adds	r3, #32
 8013d08:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8013d0a:	687b      	ldr	r3, [r7, #4]
 8013d0c:	69db      	ldr	r3, [r3, #28]
 8013d0e:	2b00      	cmp	r3, #0
 8013d10:	d003      	beq.n	8013d1a <dir_next+0x28>
 8013d12:	68bb      	ldr	r3, [r7, #8]
 8013d14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8013d18:	d301      	bcc.n	8013d1e <dir_next+0x2c>
 8013d1a:	2304      	movs	r3, #4
 8013d1c:	e0aa      	b.n	8013e74 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8013d1e:	68bb      	ldr	r3, [r7, #8]
 8013d20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	f040 8098 	bne.w	8013e5a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8013d2a:	687b      	ldr	r3, [r7, #4]
 8013d2c:	69db      	ldr	r3, [r3, #28]
 8013d2e:	1c5a      	adds	r2, r3, #1
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	699b      	ldr	r3, [r3, #24]
 8013d38:	2b00      	cmp	r3, #0
 8013d3a:	d10b      	bne.n	8013d54 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8013d3c:	68bb      	ldr	r3, [r7, #8]
 8013d3e:	095b      	lsrs	r3, r3, #5
 8013d40:	68fa      	ldr	r2, [r7, #12]
 8013d42:	8912      	ldrh	r2, [r2, #8]
 8013d44:	4293      	cmp	r3, r2
 8013d46:	f0c0 8088 	bcc.w	8013e5a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8013d4a:	687b      	ldr	r3, [r7, #4]
 8013d4c:	2200      	movs	r2, #0
 8013d4e:	61da      	str	r2, [r3, #28]
 8013d50:	2304      	movs	r3, #4
 8013d52:	e08f      	b.n	8013e74 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8013d54:	68bb      	ldr	r3, [r7, #8]
 8013d56:	0a5b      	lsrs	r3, r3, #9
 8013d58:	68fa      	ldr	r2, [r7, #12]
 8013d5a:	8952      	ldrh	r2, [r2, #10]
 8013d5c:	3a01      	subs	r2, #1
 8013d5e:	4013      	ands	r3, r2
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d17a      	bne.n	8013e5a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8013d64:	687a      	ldr	r2, [r7, #4]
 8013d66:	687b      	ldr	r3, [r7, #4]
 8013d68:	699b      	ldr	r3, [r3, #24]
 8013d6a:	4619      	mov	r1, r3
 8013d6c:	4610      	mov	r0, r2
 8013d6e:	f7ff fc80 	bl	8013672 <get_fat>
 8013d72:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8013d74:	697b      	ldr	r3, [r7, #20]
 8013d76:	2b01      	cmp	r3, #1
 8013d78:	d801      	bhi.n	8013d7e <dir_next+0x8c>
 8013d7a:	2302      	movs	r3, #2
 8013d7c:	e07a      	b.n	8013e74 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8013d7e:	697b      	ldr	r3, [r7, #20]
 8013d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013d84:	d101      	bne.n	8013d8a <dir_next+0x98>
 8013d86:	2301      	movs	r3, #1
 8013d88:	e074      	b.n	8013e74 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8013d8a:	68fb      	ldr	r3, [r7, #12]
 8013d8c:	699b      	ldr	r3, [r3, #24]
 8013d8e:	697a      	ldr	r2, [r7, #20]
 8013d90:	429a      	cmp	r2, r3
 8013d92:	d358      	bcc.n	8013e46 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8013d94:	683b      	ldr	r3, [r7, #0]
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d104      	bne.n	8013da4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8013d9a:	687b      	ldr	r3, [r7, #4]
 8013d9c:	2200      	movs	r2, #0
 8013d9e:	61da      	str	r2, [r3, #28]
 8013da0:	2304      	movs	r3, #4
 8013da2:	e067      	b.n	8013e74 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8013da4:	687a      	ldr	r2, [r7, #4]
 8013da6:	687b      	ldr	r3, [r7, #4]
 8013da8:	699b      	ldr	r3, [r3, #24]
 8013daa:	4619      	mov	r1, r3
 8013dac:	4610      	mov	r0, r2
 8013dae:	f7ff fe59 	bl	8013a64 <create_chain>
 8013db2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8013db4:	697b      	ldr	r3, [r7, #20]
 8013db6:	2b00      	cmp	r3, #0
 8013db8:	d101      	bne.n	8013dbe <dir_next+0xcc>
 8013dba:	2307      	movs	r3, #7
 8013dbc:	e05a      	b.n	8013e74 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8013dbe:	697b      	ldr	r3, [r7, #20]
 8013dc0:	2b01      	cmp	r3, #1
 8013dc2:	d101      	bne.n	8013dc8 <dir_next+0xd6>
 8013dc4:	2302      	movs	r3, #2
 8013dc6:	e055      	b.n	8013e74 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8013dc8:	697b      	ldr	r3, [r7, #20]
 8013dca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013dce:	d101      	bne.n	8013dd4 <dir_next+0xe2>
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	e04f      	b.n	8013e74 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8013dd4:	68f8      	ldr	r0, [r7, #12]
 8013dd6:	f7ff fb4d 	bl	8013474 <sync_window>
 8013dda:	4603      	mov	r3, r0
 8013ddc:	2b00      	cmp	r3, #0
 8013dde:	d001      	beq.n	8013de4 <dir_next+0xf2>
 8013de0:	2301      	movs	r3, #1
 8013de2:	e047      	b.n	8013e74 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8013de4:	68fb      	ldr	r3, [r7, #12]
 8013de6:	3334      	adds	r3, #52	; 0x34
 8013de8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8013dec:	2100      	movs	r1, #0
 8013dee:	4618      	mov	r0, r3
 8013df0:	f7ff f945 	bl	801307e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013df4:	2300      	movs	r3, #0
 8013df6:	613b      	str	r3, [r7, #16]
 8013df8:	6979      	ldr	r1, [r7, #20]
 8013dfa:	68f8      	ldr	r0, [r7, #12]
 8013dfc:	f7ff fc1a 	bl	8013634 <clust2sect>
 8013e00:	4602      	mov	r2, r0
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	631a      	str	r2, [r3, #48]	; 0x30
 8013e06:	e012      	b.n	8013e2e <dir_next+0x13c>
						fs->wflag = 1;
 8013e08:	68fb      	ldr	r3, [r7, #12]
 8013e0a:	2201      	movs	r2, #1
 8013e0c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8013e0e:	68f8      	ldr	r0, [r7, #12]
 8013e10:	f7ff fb30 	bl	8013474 <sync_window>
 8013e14:	4603      	mov	r3, r0
 8013e16:	2b00      	cmp	r3, #0
 8013e18:	d001      	beq.n	8013e1e <dir_next+0x12c>
 8013e1a:	2301      	movs	r3, #1
 8013e1c:	e02a      	b.n	8013e74 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8013e1e:	693b      	ldr	r3, [r7, #16]
 8013e20:	3301      	adds	r3, #1
 8013e22:	613b      	str	r3, [r7, #16]
 8013e24:	68fb      	ldr	r3, [r7, #12]
 8013e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013e28:	1c5a      	adds	r2, r3, #1
 8013e2a:	68fb      	ldr	r3, [r7, #12]
 8013e2c:	631a      	str	r2, [r3, #48]	; 0x30
 8013e2e:	68fb      	ldr	r3, [r7, #12]
 8013e30:	895b      	ldrh	r3, [r3, #10]
 8013e32:	461a      	mov	r2, r3
 8013e34:	693b      	ldr	r3, [r7, #16]
 8013e36:	4293      	cmp	r3, r2
 8013e38:	d3e6      	bcc.n	8013e08 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8013e3a:	68fb      	ldr	r3, [r7, #12]
 8013e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8013e3e:	693b      	ldr	r3, [r7, #16]
 8013e40:	1ad2      	subs	r2, r2, r3
 8013e42:	68fb      	ldr	r3, [r7, #12]
 8013e44:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8013e46:	687b      	ldr	r3, [r7, #4]
 8013e48:	697a      	ldr	r2, [r7, #20]
 8013e4a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8013e4c:	6979      	ldr	r1, [r7, #20]
 8013e4e:	68f8      	ldr	r0, [r7, #12]
 8013e50:	f7ff fbf0 	bl	8013634 <clust2sect>
 8013e54:	4602      	mov	r2, r0
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8013e5a:	687b      	ldr	r3, [r7, #4]
 8013e5c:	68ba      	ldr	r2, [r7, #8]
 8013e5e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8013e60:	68fb      	ldr	r3, [r7, #12]
 8013e62:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8013e66:	68bb      	ldr	r3, [r7, #8]
 8013e68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8013e6c:	441a      	add	r2, r3
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8013e72:	2300      	movs	r3, #0
}
 8013e74:	4618      	mov	r0, r3
 8013e76:	3718      	adds	r7, #24
 8013e78:	46bd      	mov	sp, r7
 8013e7a:	bd80      	pop	{r7, pc}

08013e7c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8013e7c:	b580      	push	{r7, lr}
 8013e7e:	b086      	sub	sp, #24
 8013e80:	af00      	add	r7, sp, #0
 8013e82:	6078      	str	r0, [r7, #4]
 8013e84:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8013e8c:	2100      	movs	r1, #0
 8013e8e:	6878      	ldr	r0, [r7, #4]
 8013e90:	f7ff feb4 	bl	8013bfc <dir_sdi>
 8013e94:	4603      	mov	r3, r0
 8013e96:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8013e98:	7dfb      	ldrb	r3, [r7, #23]
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d12b      	bne.n	8013ef6 <dir_alloc+0x7a>
		n = 0;
 8013e9e:	2300      	movs	r3, #0
 8013ea0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8013ea2:	687b      	ldr	r3, [r7, #4]
 8013ea4:	69db      	ldr	r3, [r3, #28]
 8013ea6:	4619      	mov	r1, r3
 8013ea8:	68f8      	ldr	r0, [r7, #12]
 8013eaa:	f7ff fb27 	bl	80134fc <move_window>
 8013eae:	4603      	mov	r3, r0
 8013eb0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8013eb2:	7dfb      	ldrb	r3, [r7, #23]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d11d      	bne.n	8013ef4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	6a1b      	ldr	r3, [r3, #32]
 8013ebc:	781b      	ldrb	r3, [r3, #0]
 8013ebe:	2be5      	cmp	r3, #229	; 0xe5
 8013ec0:	d004      	beq.n	8013ecc <dir_alloc+0x50>
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	6a1b      	ldr	r3, [r3, #32]
 8013ec6:	781b      	ldrb	r3, [r3, #0]
 8013ec8:	2b00      	cmp	r3, #0
 8013eca:	d107      	bne.n	8013edc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8013ecc:	693b      	ldr	r3, [r7, #16]
 8013ece:	3301      	adds	r3, #1
 8013ed0:	613b      	str	r3, [r7, #16]
 8013ed2:	693a      	ldr	r2, [r7, #16]
 8013ed4:	683b      	ldr	r3, [r7, #0]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d102      	bne.n	8013ee0 <dir_alloc+0x64>
 8013eda:	e00c      	b.n	8013ef6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8013edc:	2300      	movs	r3, #0
 8013ede:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8013ee0:	2101      	movs	r1, #1
 8013ee2:	6878      	ldr	r0, [r7, #4]
 8013ee4:	f7ff ff05 	bl	8013cf2 <dir_next>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8013eec:	7dfb      	ldrb	r3, [r7, #23]
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d0d7      	beq.n	8013ea2 <dir_alloc+0x26>
 8013ef2:	e000      	b.n	8013ef6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8013ef4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8013ef6:	7dfb      	ldrb	r3, [r7, #23]
 8013ef8:	2b04      	cmp	r3, #4
 8013efa:	d101      	bne.n	8013f00 <dir_alloc+0x84>
 8013efc:	2307      	movs	r3, #7
 8013efe:	75fb      	strb	r3, [r7, #23]
	return res;
 8013f00:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f02:	4618      	mov	r0, r3
 8013f04:	3718      	adds	r7, #24
 8013f06:	46bd      	mov	sp, r7
 8013f08:	bd80      	pop	{r7, pc}

08013f0a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8013f0a:	b580      	push	{r7, lr}
 8013f0c:	b084      	sub	sp, #16
 8013f0e:	af00      	add	r7, sp, #0
 8013f10:	6078      	str	r0, [r7, #4]
 8013f12:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8013f14:	683b      	ldr	r3, [r7, #0]
 8013f16:	331a      	adds	r3, #26
 8013f18:	4618      	mov	r0, r3
 8013f1a:	f7ff f80d 	bl	8012f38 <ld_word>
 8013f1e:	4603      	mov	r3, r0
 8013f20:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	781b      	ldrb	r3, [r3, #0]
 8013f26:	2b03      	cmp	r3, #3
 8013f28:	d109      	bne.n	8013f3e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8013f2a:	683b      	ldr	r3, [r7, #0]
 8013f2c:	3314      	adds	r3, #20
 8013f2e:	4618      	mov	r0, r3
 8013f30:	f7ff f802 	bl	8012f38 <ld_word>
 8013f34:	4603      	mov	r3, r0
 8013f36:	041b      	lsls	r3, r3, #16
 8013f38:	68fa      	ldr	r2, [r7, #12]
 8013f3a:	4313      	orrs	r3, r2
 8013f3c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8013f3e:	68fb      	ldr	r3, [r7, #12]
}
 8013f40:	4618      	mov	r0, r3
 8013f42:	3710      	adds	r7, #16
 8013f44:	46bd      	mov	sp, r7
 8013f46:	bd80      	pop	{r7, pc}

08013f48 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8013f48:	b580      	push	{r7, lr}
 8013f4a:	b084      	sub	sp, #16
 8013f4c:	af00      	add	r7, sp, #0
 8013f4e:	60f8      	str	r0, [r7, #12]
 8013f50:	60b9      	str	r1, [r7, #8]
 8013f52:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8013f54:	68bb      	ldr	r3, [r7, #8]
 8013f56:	331a      	adds	r3, #26
 8013f58:	687a      	ldr	r2, [r7, #4]
 8013f5a:	b292      	uxth	r2, r2
 8013f5c:	4611      	mov	r1, r2
 8013f5e:	4618      	mov	r0, r3
 8013f60:	f7ff f825 	bl	8012fae <st_word>
	if (fs->fs_type == FS_FAT32) {
 8013f64:	68fb      	ldr	r3, [r7, #12]
 8013f66:	781b      	ldrb	r3, [r3, #0]
 8013f68:	2b03      	cmp	r3, #3
 8013f6a:	d109      	bne.n	8013f80 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8013f6c:	68bb      	ldr	r3, [r7, #8]
 8013f6e:	f103 0214 	add.w	r2, r3, #20
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	0c1b      	lsrs	r3, r3, #16
 8013f76:	b29b      	uxth	r3, r3
 8013f78:	4619      	mov	r1, r3
 8013f7a:	4610      	mov	r0, r2
 8013f7c:	f7ff f817 	bl	8012fae <st_word>
	}
}
 8013f80:	bf00      	nop
 8013f82:	3710      	adds	r7, #16
 8013f84:	46bd      	mov	sp, r7
 8013f86:	bd80      	pop	{r7, pc}

08013f88 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 8013f88:	b580      	push	{r7, lr}
 8013f8a:	b086      	sub	sp, #24
 8013f8c:	af00      	add	r7, sp, #0
 8013f8e:	6078      	str	r0, [r7, #4]
 8013f90:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 8013f92:	2304      	movs	r3, #4
 8013f94:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	681b      	ldr	r3, [r3, #0]
 8013f9a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8013f9c:	e03c      	b.n	8014018 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8013f9e:	687b      	ldr	r3, [r7, #4]
 8013fa0:	69db      	ldr	r3, [r3, #28]
 8013fa2:	4619      	mov	r1, r3
 8013fa4:	6938      	ldr	r0, [r7, #16]
 8013fa6:	f7ff faa9 	bl	80134fc <move_window>
 8013faa:	4603      	mov	r3, r0
 8013fac:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8013fae:	7dfb      	ldrb	r3, [r7, #23]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d136      	bne.n	8014022 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	6a1b      	ldr	r3, [r3, #32]
 8013fb8:	781b      	ldrb	r3, [r3, #0]
 8013fba:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8013fbc:	7bfb      	ldrb	r3, [r7, #15]
 8013fbe:	2b00      	cmp	r3, #0
 8013fc0:	d102      	bne.n	8013fc8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8013fc2:	2304      	movs	r3, #4
 8013fc4:	75fb      	strb	r3, [r7, #23]
 8013fc6:	e031      	b.n	801402c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 8013fc8:	687b      	ldr	r3, [r7, #4]
 8013fca:	6a1b      	ldr	r3, [r3, #32]
 8013fcc:	330b      	adds	r3, #11
 8013fce:	781b      	ldrb	r3, [r3, #0]
 8013fd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013fd4:	73bb      	strb	r3, [r7, #14]
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	7bba      	ldrb	r2, [r7, #14]
 8013fda:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8013fdc:	7bfb      	ldrb	r3, [r7, #15]
 8013fde:	2be5      	cmp	r3, #229	; 0xe5
 8013fe0:	d011      	beq.n	8014006 <dir_read+0x7e>
 8013fe2:	7bfb      	ldrb	r3, [r7, #15]
 8013fe4:	2b2e      	cmp	r3, #46	; 0x2e
 8013fe6:	d00e      	beq.n	8014006 <dir_read+0x7e>
 8013fe8:	7bbb      	ldrb	r3, [r7, #14]
 8013fea:	2b0f      	cmp	r3, #15
 8013fec:	d00b      	beq.n	8014006 <dir_read+0x7e>
 8013fee:	7bbb      	ldrb	r3, [r7, #14]
 8013ff0:	f023 0320 	bic.w	r3, r3, #32
 8013ff4:	2b08      	cmp	r3, #8
 8013ff6:	bf0c      	ite	eq
 8013ff8:	2301      	moveq	r3, #1
 8013ffa:	2300      	movne	r3, #0
 8013ffc:	b2db      	uxtb	r3, r3
 8013ffe:	461a      	mov	r2, r3
 8014000:	683b      	ldr	r3, [r7, #0]
 8014002:	4293      	cmp	r3, r2
 8014004:	d00f      	beq.n	8014026 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 8014006:	2100      	movs	r1, #0
 8014008:	6878      	ldr	r0, [r7, #4]
 801400a:	f7ff fe72 	bl	8013cf2 <dir_next>
 801400e:	4603      	mov	r3, r0
 8014010:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8014012:	7dfb      	ldrb	r3, [r7, #23]
 8014014:	2b00      	cmp	r3, #0
 8014016:	d108      	bne.n	801402a <dir_read+0xa2>
	while (dp->sect) {
 8014018:	687b      	ldr	r3, [r7, #4]
 801401a:	69db      	ldr	r3, [r3, #28]
 801401c:	2b00      	cmp	r3, #0
 801401e:	d1be      	bne.n	8013f9e <dir_read+0x16>
 8014020:	e004      	b.n	801402c <dir_read+0xa4>
		if (res != FR_OK) break;
 8014022:	bf00      	nop
 8014024:	e002      	b.n	801402c <dir_read+0xa4>
				break;
 8014026:	bf00      	nop
 8014028:	e000      	b.n	801402c <dir_read+0xa4>
		if (res != FR_OK) break;
 801402a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 801402c:	7dfb      	ldrb	r3, [r7, #23]
 801402e:	2b00      	cmp	r3, #0
 8014030:	d002      	beq.n	8014038 <dir_read+0xb0>
 8014032:	687b      	ldr	r3, [r7, #4]
 8014034:	2200      	movs	r2, #0
 8014036:	61da      	str	r2, [r3, #28]
	return res;
 8014038:	7dfb      	ldrb	r3, [r7, #23]
}
 801403a:	4618      	mov	r0, r3
 801403c:	3718      	adds	r7, #24
 801403e:	46bd      	mov	sp, r7
 8014040:	bd80      	pop	{r7, pc}

08014042 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8014042:	b580      	push	{r7, lr}
 8014044:	b086      	sub	sp, #24
 8014046:	af00      	add	r7, sp, #0
 8014048:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	681b      	ldr	r3, [r3, #0]
 801404e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8014050:	2100      	movs	r1, #0
 8014052:	6878      	ldr	r0, [r7, #4]
 8014054:	f7ff fdd2 	bl	8013bfc <dir_sdi>
 8014058:	4603      	mov	r3, r0
 801405a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 801405c:	7dfb      	ldrb	r3, [r7, #23]
 801405e:	2b00      	cmp	r3, #0
 8014060:	d001      	beq.n	8014066 <dir_find+0x24>
 8014062:	7dfb      	ldrb	r3, [r7, #23]
 8014064:	e03e      	b.n	80140e4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8014066:	687b      	ldr	r3, [r7, #4]
 8014068:	69db      	ldr	r3, [r3, #28]
 801406a:	4619      	mov	r1, r3
 801406c:	6938      	ldr	r0, [r7, #16]
 801406e:	f7ff fa45 	bl	80134fc <move_window>
 8014072:	4603      	mov	r3, r0
 8014074:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8014076:	7dfb      	ldrb	r3, [r7, #23]
 8014078:	2b00      	cmp	r3, #0
 801407a:	d12f      	bne.n	80140dc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	6a1b      	ldr	r3, [r3, #32]
 8014080:	781b      	ldrb	r3, [r3, #0]
 8014082:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8014084:	7bfb      	ldrb	r3, [r7, #15]
 8014086:	2b00      	cmp	r3, #0
 8014088:	d102      	bne.n	8014090 <dir_find+0x4e>
 801408a:	2304      	movs	r3, #4
 801408c:	75fb      	strb	r3, [r7, #23]
 801408e:	e028      	b.n	80140e2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	6a1b      	ldr	r3, [r3, #32]
 8014094:	330b      	adds	r3, #11
 8014096:	781b      	ldrb	r3, [r3, #0]
 8014098:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801409c:	b2da      	uxtb	r2, r3
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80140a2:	687b      	ldr	r3, [r7, #4]
 80140a4:	6a1b      	ldr	r3, [r3, #32]
 80140a6:	330b      	adds	r3, #11
 80140a8:	781b      	ldrb	r3, [r3, #0]
 80140aa:	f003 0308 	and.w	r3, r3, #8
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d10a      	bne.n	80140c8 <dir_find+0x86>
 80140b2:	687b      	ldr	r3, [r7, #4]
 80140b4:	6a18      	ldr	r0, [r3, #32]
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	3324      	adds	r3, #36	; 0x24
 80140ba:	220b      	movs	r2, #11
 80140bc:	4619      	mov	r1, r3
 80140be:	f7fe fff9 	bl	80130b4 <mem_cmp>
 80140c2:	4603      	mov	r3, r0
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d00b      	beq.n	80140e0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80140c8:	2100      	movs	r1, #0
 80140ca:	6878      	ldr	r0, [r7, #4]
 80140cc:	f7ff fe11 	bl	8013cf2 <dir_next>
 80140d0:	4603      	mov	r3, r0
 80140d2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80140d4:	7dfb      	ldrb	r3, [r7, #23]
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d0c5      	beq.n	8014066 <dir_find+0x24>
 80140da:	e002      	b.n	80140e2 <dir_find+0xa0>
		if (res != FR_OK) break;
 80140dc:	bf00      	nop
 80140de:	e000      	b.n	80140e2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 80140e0:	bf00      	nop

	return res;
 80140e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80140e4:	4618      	mov	r0, r3
 80140e6:	3718      	adds	r7, #24
 80140e8:	46bd      	mov	sp, r7
 80140ea:	bd80      	pop	{r7, pc}

080140ec <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80140ec:	b580      	push	{r7, lr}
 80140ee:	b084      	sub	sp, #16
 80140f0:	af00      	add	r7, sp, #0
 80140f2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80140f4:	687b      	ldr	r3, [r7, #4]
 80140f6:	681b      	ldr	r3, [r3, #0]
 80140f8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80140fa:	2101      	movs	r1, #1
 80140fc:	6878      	ldr	r0, [r7, #4]
 80140fe:	f7ff febd 	bl	8013e7c <dir_alloc>
 8014102:	4603      	mov	r3, r0
 8014104:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8014106:	7bfb      	ldrb	r3, [r7, #15]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d11c      	bne.n	8014146 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	69db      	ldr	r3, [r3, #28]
 8014110:	4619      	mov	r1, r3
 8014112:	68b8      	ldr	r0, [r7, #8]
 8014114:	f7ff f9f2 	bl	80134fc <move_window>
 8014118:	4603      	mov	r3, r0
 801411a:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801411c:	7bfb      	ldrb	r3, [r7, #15]
 801411e:	2b00      	cmp	r3, #0
 8014120:	d111      	bne.n	8014146 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	6a1b      	ldr	r3, [r3, #32]
 8014126:	2220      	movs	r2, #32
 8014128:	2100      	movs	r1, #0
 801412a:	4618      	mov	r0, r3
 801412c:	f7fe ffa7 	bl	801307e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	6a18      	ldr	r0, [r3, #32]
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	3324      	adds	r3, #36	; 0x24
 8014138:	220b      	movs	r2, #11
 801413a:	4619      	mov	r1, r3
 801413c:	f7fe ff7e 	bl	801303c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8014140:	68bb      	ldr	r3, [r7, #8]
 8014142:	2201      	movs	r2, #1
 8014144:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 8014146:	7bfb      	ldrb	r3, [r7, #15]
}
 8014148:	4618      	mov	r0, r3
 801414a:	3710      	adds	r7, #16
 801414c:	46bd      	mov	sp, r7
 801414e:	bd80      	pop	{r7, pc}

08014150 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b086      	sub	sp, #24
 8014154:	af00      	add	r7, sp, #0
 8014156:	6078      	str	r0, [r7, #4]
 8014158:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 801415a:	683b      	ldr	r3, [r7, #0]
 801415c:	2200      	movs	r2, #0
 801415e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8014160:	687b      	ldr	r3, [r7, #4]
 8014162:	69db      	ldr	r3, [r3, #28]
 8014164:	2b00      	cmp	r3, #0
 8014166:	d04e      	beq.n	8014206 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 8014168:	2300      	movs	r3, #0
 801416a:	613b      	str	r3, [r7, #16]
 801416c:	693b      	ldr	r3, [r7, #16]
 801416e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 8014170:	e021      	b.n	80141b6 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 8014172:	687b      	ldr	r3, [r7, #4]
 8014174:	6a1a      	ldr	r2, [r3, #32]
 8014176:	697b      	ldr	r3, [r7, #20]
 8014178:	1c59      	adds	r1, r3, #1
 801417a:	6179      	str	r1, [r7, #20]
 801417c:	4413      	add	r3, r2
 801417e:	781b      	ldrb	r3, [r3, #0]
 8014180:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 8014182:	7bfb      	ldrb	r3, [r7, #15]
 8014184:	2b20      	cmp	r3, #32
 8014186:	d100      	bne.n	801418a <get_fileinfo+0x3a>
 8014188:	e015      	b.n	80141b6 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 801418a:	7bfb      	ldrb	r3, [r7, #15]
 801418c:	2b05      	cmp	r3, #5
 801418e:	d101      	bne.n	8014194 <get_fileinfo+0x44>
 8014190:	23e5      	movs	r3, #229	; 0xe5
 8014192:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 8014194:	697b      	ldr	r3, [r7, #20]
 8014196:	2b09      	cmp	r3, #9
 8014198:	d106      	bne.n	80141a8 <get_fileinfo+0x58>
 801419a:	693b      	ldr	r3, [r7, #16]
 801419c:	1c5a      	adds	r2, r3, #1
 801419e:	613a      	str	r2, [r7, #16]
 80141a0:	683a      	ldr	r2, [r7, #0]
 80141a2:	4413      	add	r3, r2
 80141a4:	222e      	movs	r2, #46	; 0x2e
 80141a6:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 80141a8:	693b      	ldr	r3, [r7, #16]
 80141aa:	1c5a      	adds	r2, r3, #1
 80141ac:	613a      	str	r2, [r7, #16]
 80141ae:	683a      	ldr	r2, [r7, #0]
 80141b0:	4413      	add	r3, r2
 80141b2:	7bfa      	ldrb	r2, [r7, #15]
 80141b4:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 80141b6:	697b      	ldr	r3, [r7, #20]
 80141b8:	2b0a      	cmp	r3, #10
 80141ba:	d9da      	bls.n	8014172 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 80141bc:	683a      	ldr	r2, [r7, #0]
 80141be:	693b      	ldr	r3, [r7, #16]
 80141c0:	4413      	add	r3, r2
 80141c2:	3309      	adds	r3, #9
 80141c4:	2200      	movs	r2, #0
 80141c6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 80141c8:	687b      	ldr	r3, [r7, #4]
 80141ca:	6a1b      	ldr	r3, [r3, #32]
 80141cc:	7ada      	ldrb	r2, [r3, #11]
 80141ce:	683b      	ldr	r3, [r7, #0]
 80141d0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	6a1b      	ldr	r3, [r3, #32]
 80141d6:	331c      	adds	r3, #28
 80141d8:	4618      	mov	r0, r3
 80141da:	f7fe fec5 	bl	8012f68 <ld_dword>
 80141de:	4602      	mov	r2, r0
 80141e0:	683b      	ldr	r3, [r7, #0]
 80141e2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	6a1b      	ldr	r3, [r3, #32]
 80141e8:	3316      	adds	r3, #22
 80141ea:	4618      	mov	r0, r3
 80141ec:	f7fe febc 	bl	8012f68 <ld_dword>
 80141f0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 80141f2:	68bb      	ldr	r3, [r7, #8]
 80141f4:	b29a      	uxth	r2, r3
 80141f6:	683b      	ldr	r3, [r7, #0]
 80141f8:	80da      	strh	r2, [r3, #6]
 80141fa:	68bb      	ldr	r3, [r7, #8]
 80141fc:	0c1b      	lsrs	r3, r3, #16
 80141fe:	b29a      	uxth	r2, r3
 8014200:	683b      	ldr	r3, [r7, #0]
 8014202:	809a      	strh	r2, [r3, #4]
 8014204:	e000      	b.n	8014208 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 8014206:	bf00      	nop
}
 8014208:	3718      	adds	r7, #24
 801420a:	46bd      	mov	sp, r7
 801420c:	bd80      	pop	{r7, pc}
	...

08014210 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b088      	sub	sp, #32
 8014214:	af00      	add	r7, sp, #0
 8014216:	6078      	str	r0, [r7, #4]
 8014218:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 801421a:	683b      	ldr	r3, [r7, #0]
 801421c:	681b      	ldr	r3, [r3, #0]
 801421e:	60fb      	str	r3, [r7, #12]
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	3324      	adds	r3, #36	; 0x24
 8014224:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 8014226:	220b      	movs	r2, #11
 8014228:	2120      	movs	r1, #32
 801422a:	68b8      	ldr	r0, [r7, #8]
 801422c:	f7fe ff27 	bl	801307e <mem_set>
	si = i = 0; ni = 8;
 8014230:	2300      	movs	r3, #0
 8014232:	613b      	str	r3, [r7, #16]
 8014234:	693b      	ldr	r3, [r7, #16]
 8014236:	61fb      	str	r3, [r7, #28]
 8014238:	2308      	movs	r3, #8
 801423a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 801423c:	69fb      	ldr	r3, [r7, #28]
 801423e:	1c5a      	adds	r2, r3, #1
 8014240:	61fa      	str	r2, [r7, #28]
 8014242:	68fa      	ldr	r2, [r7, #12]
 8014244:	4413      	add	r3, r2
 8014246:	781b      	ldrb	r3, [r3, #0]
 8014248:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 801424a:	7efb      	ldrb	r3, [r7, #27]
 801424c:	2b20      	cmp	r3, #32
 801424e:	d94e      	bls.n	80142ee <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8014250:	7efb      	ldrb	r3, [r7, #27]
 8014252:	2b2f      	cmp	r3, #47	; 0x2f
 8014254:	d006      	beq.n	8014264 <create_name+0x54>
 8014256:	7efb      	ldrb	r3, [r7, #27]
 8014258:	2b5c      	cmp	r3, #92	; 0x5c
 801425a:	d110      	bne.n	801427e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 801425c:	e002      	b.n	8014264 <create_name+0x54>
 801425e:	69fb      	ldr	r3, [r7, #28]
 8014260:	3301      	adds	r3, #1
 8014262:	61fb      	str	r3, [r7, #28]
 8014264:	68fa      	ldr	r2, [r7, #12]
 8014266:	69fb      	ldr	r3, [r7, #28]
 8014268:	4413      	add	r3, r2
 801426a:	781b      	ldrb	r3, [r3, #0]
 801426c:	2b2f      	cmp	r3, #47	; 0x2f
 801426e:	d0f6      	beq.n	801425e <create_name+0x4e>
 8014270:	68fa      	ldr	r2, [r7, #12]
 8014272:	69fb      	ldr	r3, [r7, #28]
 8014274:	4413      	add	r3, r2
 8014276:	781b      	ldrb	r3, [r3, #0]
 8014278:	2b5c      	cmp	r3, #92	; 0x5c
 801427a:	d0f0      	beq.n	801425e <create_name+0x4e>
			break;
 801427c:	e038      	b.n	80142f0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 801427e:	7efb      	ldrb	r3, [r7, #27]
 8014280:	2b2e      	cmp	r3, #46	; 0x2e
 8014282:	d003      	beq.n	801428c <create_name+0x7c>
 8014284:	693a      	ldr	r2, [r7, #16]
 8014286:	697b      	ldr	r3, [r7, #20]
 8014288:	429a      	cmp	r2, r3
 801428a:	d30c      	bcc.n	80142a6 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 801428c:	697b      	ldr	r3, [r7, #20]
 801428e:	2b0b      	cmp	r3, #11
 8014290:	d002      	beq.n	8014298 <create_name+0x88>
 8014292:	7efb      	ldrb	r3, [r7, #27]
 8014294:	2b2e      	cmp	r3, #46	; 0x2e
 8014296:	d001      	beq.n	801429c <create_name+0x8c>
 8014298:	2306      	movs	r3, #6
 801429a:	e044      	b.n	8014326 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 801429c:	2308      	movs	r3, #8
 801429e:	613b      	str	r3, [r7, #16]
 80142a0:	230b      	movs	r3, #11
 80142a2:	617b      	str	r3, [r7, #20]
			continue;
 80142a4:	e022      	b.n	80142ec <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 80142a6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80142aa:	2b00      	cmp	r3, #0
 80142ac:	da04      	bge.n	80142b8 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80142ae:	7efb      	ldrb	r3, [r7, #27]
 80142b0:	3b80      	subs	r3, #128	; 0x80
 80142b2:	4a1f      	ldr	r2, [pc, #124]	; (8014330 <create_name+0x120>)
 80142b4:	5cd3      	ldrb	r3, [r2, r3]
 80142b6:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80142b8:	7efb      	ldrb	r3, [r7, #27]
 80142ba:	4619      	mov	r1, r3
 80142bc:	481d      	ldr	r0, [pc, #116]	; (8014334 <create_name+0x124>)
 80142be:	f7fe ff20 	bl	8013102 <chk_chr>
 80142c2:	4603      	mov	r3, r0
 80142c4:	2b00      	cmp	r3, #0
 80142c6:	d001      	beq.n	80142cc <create_name+0xbc>
 80142c8:	2306      	movs	r3, #6
 80142ca:	e02c      	b.n	8014326 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80142cc:	7efb      	ldrb	r3, [r7, #27]
 80142ce:	2b60      	cmp	r3, #96	; 0x60
 80142d0:	d905      	bls.n	80142de <create_name+0xce>
 80142d2:	7efb      	ldrb	r3, [r7, #27]
 80142d4:	2b7a      	cmp	r3, #122	; 0x7a
 80142d6:	d802      	bhi.n	80142de <create_name+0xce>
 80142d8:	7efb      	ldrb	r3, [r7, #27]
 80142da:	3b20      	subs	r3, #32
 80142dc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 80142de:	693b      	ldr	r3, [r7, #16]
 80142e0:	1c5a      	adds	r2, r3, #1
 80142e2:	613a      	str	r2, [r7, #16]
 80142e4:	68ba      	ldr	r2, [r7, #8]
 80142e6:	4413      	add	r3, r2
 80142e8:	7efa      	ldrb	r2, [r7, #27]
 80142ea:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80142ec:	e7a6      	b.n	801423c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80142ee:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80142f0:	68fa      	ldr	r2, [r7, #12]
 80142f2:	69fb      	ldr	r3, [r7, #28]
 80142f4:	441a      	add	r2, r3
 80142f6:	683b      	ldr	r3, [r7, #0]
 80142f8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80142fa:	693b      	ldr	r3, [r7, #16]
 80142fc:	2b00      	cmp	r3, #0
 80142fe:	d101      	bne.n	8014304 <create_name+0xf4>
 8014300:	2306      	movs	r3, #6
 8014302:	e010      	b.n	8014326 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	781b      	ldrb	r3, [r3, #0]
 8014308:	2be5      	cmp	r3, #229	; 0xe5
 801430a:	d102      	bne.n	8014312 <create_name+0x102>
 801430c:	68bb      	ldr	r3, [r7, #8]
 801430e:	2205      	movs	r2, #5
 8014310:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8014312:	7efb      	ldrb	r3, [r7, #27]
 8014314:	2b20      	cmp	r3, #32
 8014316:	d801      	bhi.n	801431c <create_name+0x10c>
 8014318:	2204      	movs	r2, #4
 801431a:	e000      	b.n	801431e <create_name+0x10e>
 801431c:	2200      	movs	r2, #0
 801431e:	68bb      	ldr	r3, [r7, #8]
 8014320:	330b      	adds	r3, #11
 8014322:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8014324:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8014326:	4618      	mov	r0, r3
 8014328:	3720      	adds	r7, #32
 801432a:	46bd      	mov	sp, r7
 801432c:	bd80      	pop	{r7, pc}
 801432e:	bf00      	nop
 8014330:	08022e0c 	.word	0x08022e0c
 8014334:	08022c10 	.word	0x08022c10

08014338 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8014338:	b580      	push	{r7, lr}
 801433a:	b086      	sub	sp, #24
 801433c:	af00      	add	r7, sp, #0
 801433e:	6078      	str	r0, [r7, #4]
 8014340:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8014342:	687b      	ldr	r3, [r7, #4]
 8014344:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8014346:	693b      	ldr	r3, [r7, #16]
 8014348:	681b      	ldr	r3, [r3, #0]
 801434a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 801434c:	e002      	b.n	8014354 <follow_path+0x1c>
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	3301      	adds	r3, #1
 8014352:	603b      	str	r3, [r7, #0]
 8014354:	683b      	ldr	r3, [r7, #0]
 8014356:	781b      	ldrb	r3, [r3, #0]
 8014358:	2b2f      	cmp	r3, #47	; 0x2f
 801435a:	d0f8      	beq.n	801434e <follow_path+0x16>
 801435c:	683b      	ldr	r3, [r7, #0]
 801435e:	781b      	ldrb	r3, [r3, #0]
 8014360:	2b5c      	cmp	r3, #92	; 0x5c
 8014362:	d0f4      	beq.n	801434e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8014364:	693b      	ldr	r3, [r7, #16]
 8014366:	2200      	movs	r2, #0
 8014368:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 801436a:	683b      	ldr	r3, [r7, #0]
 801436c:	781b      	ldrb	r3, [r3, #0]
 801436e:	2b1f      	cmp	r3, #31
 8014370:	d80a      	bhi.n	8014388 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8014372:	687b      	ldr	r3, [r7, #4]
 8014374:	2280      	movs	r2, #128	; 0x80
 8014376:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 801437a:	2100      	movs	r1, #0
 801437c:	6878      	ldr	r0, [r7, #4]
 801437e:	f7ff fc3d 	bl	8013bfc <dir_sdi>
 8014382:	4603      	mov	r3, r0
 8014384:	75fb      	strb	r3, [r7, #23]
 8014386:	e043      	b.n	8014410 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8014388:	463b      	mov	r3, r7
 801438a:	4619      	mov	r1, r3
 801438c:	6878      	ldr	r0, [r7, #4]
 801438e:	f7ff ff3f 	bl	8014210 <create_name>
 8014392:	4603      	mov	r3, r0
 8014394:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8014396:	7dfb      	ldrb	r3, [r7, #23]
 8014398:	2b00      	cmp	r3, #0
 801439a:	d134      	bne.n	8014406 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 801439c:	6878      	ldr	r0, [r7, #4]
 801439e:	f7ff fe50 	bl	8014042 <dir_find>
 80143a2:	4603      	mov	r3, r0
 80143a4:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 80143a6:	687b      	ldr	r3, [r7, #4]
 80143a8:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 80143ac:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80143ae:	7dfb      	ldrb	r3, [r7, #23]
 80143b0:	2b00      	cmp	r3, #0
 80143b2:	d00a      	beq.n	80143ca <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 80143b4:	7dfb      	ldrb	r3, [r7, #23]
 80143b6:	2b04      	cmp	r3, #4
 80143b8:	d127      	bne.n	801440a <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80143ba:	7afb      	ldrb	r3, [r7, #11]
 80143bc:	f003 0304 	and.w	r3, r3, #4
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d122      	bne.n	801440a <follow_path+0xd2>
 80143c4:	2305      	movs	r3, #5
 80143c6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 80143c8:	e01f      	b.n	801440a <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80143ca:	7afb      	ldrb	r3, [r7, #11]
 80143cc:	f003 0304 	and.w	r3, r3, #4
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	d11c      	bne.n	801440e <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80143d4:	693b      	ldr	r3, [r7, #16]
 80143d6:	799b      	ldrb	r3, [r3, #6]
 80143d8:	f003 0310 	and.w	r3, r3, #16
 80143dc:	2b00      	cmp	r3, #0
 80143de:	d102      	bne.n	80143e6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 80143e0:	2305      	movs	r3, #5
 80143e2:	75fb      	strb	r3, [r7, #23]
 80143e4:	e014      	b.n	8014410 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80143e6:	68fb      	ldr	r3, [r7, #12]
 80143e8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 80143ec:	687b      	ldr	r3, [r7, #4]
 80143ee:	695b      	ldr	r3, [r3, #20]
 80143f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80143f4:	4413      	add	r3, r2
 80143f6:	4619      	mov	r1, r3
 80143f8:	68f8      	ldr	r0, [r7, #12]
 80143fa:	f7ff fd86 	bl	8013f0a <ld_clust>
 80143fe:	4602      	mov	r2, r0
 8014400:	693b      	ldr	r3, [r7, #16]
 8014402:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8014404:	e7c0      	b.n	8014388 <follow_path+0x50>
			if (res != FR_OK) break;
 8014406:	bf00      	nop
 8014408:	e002      	b.n	8014410 <follow_path+0xd8>
				break;
 801440a:	bf00      	nop
 801440c:	e000      	b.n	8014410 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 801440e:	bf00      	nop
			}
		}
	}

	return res;
 8014410:	7dfb      	ldrb	r3, [r7, #23]
}
 8014412:	4618      	mov	r0, r3
 8014414:	3718      	adds	r7, #24
 8014416:	46bd      	mov	sp, r7
 8014418:	bd80      	pop	{r7, pc}

0801441a <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 801441a:	b480      	push	{r7}
 801441c:	b087      	sub	sp, #28
 801441e:	af00      	add	r7, sp, #0
 8014420:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8014422:	f04f 33ff 	mov.w	r3, #4294967295
 8014426:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	681b      	ldr	r3, [r3, #0]
 801442c:	2b00      	cmp	r3, #0
 801442e:	d031      	beq.n	8014494 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8014430:	687b      	ldr	r3, [r7, #4]
 8014432:	681b      	ldr	r3, [r3, #0]
 8014434:	617b      	str	r3, [r7, #20]
 8014436:	e002      	b.n	801443e <get_ldnumber+0x24>
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	3301      	adds	r3, #1
 801443c:	617b      	str	r3, [r7, #20]
 801443e:	697b      	ldr	r3, [r7, #20]
 8014440:	781b      	ldrb	r3, [r3, #0]
 8014442:	2b20      	cmp	r3, #32
 8014444:	d903      	bls.n	801444e <get_ldnumber+0x34>
 8014446:	697b      	ldr	r3, [r7, #20]
 8014448:	781b      	ldrb	r3, [r3, #0]
 801444a:	2b3a      	cmp	r3, #58	; 0x3a
 801444c:	d1f4      	bne.n	8014438 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 801444e:	697b      	ldr	r3, [r7, #20]
 8014450:	781b      	ldrb	r3, [r3, #0]
 8014452:	2b3a      	cmp	r3, #58	; 0x3a
 8014454:	d11c      	bne.n	8014490 <get_ldnumber+0x76>
			tp = *path;
 8014456:	687b      	ldr	r3, [r7, #4]
 8014458:	681b      	ldr	r3, [r3, #0]
 801445a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 801445c:	68fb      	ldr	r3, [r7, #12]
 801445e:	1c5a      	adds	r2, r3, #1
 8014460:	60fa      	str	r2, [r7, #12]
 8014462:	781b      	ldrb	r3, [r3, #0]
 8014464:	3b30      	subs	r3, #48	; 0x30
 8014466:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8014468:	68bb      	ldr	r3, [r7, #8]
 801446a:	2b09      	cmp	r3, #9
 801446c:	d80e      	bhi.n	801448c <get_ldnumber+0x72>
 801446e:	68fa      	ldr	r2, [r7, #12]
 8014470:	697b      	ldr	r3, [r7, #20]
 8014472:	429a      	cmp	r2, r3
 8014474:	d10a      	bne.n	801448c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8014476:	68bb      	ldr	r3, [r7, #8]
 8014478:	2b00      	cmp	r3, #0
 801447a:	d107      	bne.n	801448c <get_ldnumber+0x72>
					vol = (int)i;
 801447c:	68bb      	ldr	r3, [r7, #8]
 801447e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8014480:	697b      	ldr	r3, [r7, #20]
 8014482:	3301      	adds	r3, #1
 8014484:	617b      	str	r3, [r7, #20]
 8014486:	687b      	ldr	r3, [r7, #4]
 8014488:	697a      	ldr	r2, [r7, #20]
 801448a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 801448c:	693b      	ldr	r3, [r7, #16]
 801448e:	e002      	b.n	8014496 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8014490:	2300      	movs	r3, #0
 8014492:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8014494:	693b      	ldr	r3, [r7, #16]
}
 8014496:	4618      	mov	r0, r3
 8014498:	371c      	adds	r7, #28
 801449a:	46bd      	mov	sp, r7
 801449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144a0:	4770      	bx	lr
	...

080144a4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 80144a4:	b580      	push	{r7, lr}
 80144a6:	b082      	sub	sp, #8
 80144a8:	af00      	add	r7, sp, #0
 80144aa:	6078      	str	r0, [r7, #4]
 80144ac:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 80144ae:	687b      	ldr	r3, [r7, #4]
 80144b0:	2200      	movs	r2, #0
 80144b2:	70da      	strb	r2, [r3, #3]
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	f04f 32ff 	mov.w	r2, #4294967295
 80144ba:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 80144bc:	6839      	ldr	r1, [r7, #0]
 80144be:	6878      	ldr	r0, [r7, #4]
 80144c0:	f7ff f81c 	bl	80134fc <move_window>
 80144c4:	4603      	mov	r3, r0
 80144c6:	2b00      	cmp	r3, #0
 80144c8:	d001      	beq.n	80144ce <check_fs+0x2a>
 80144ca:	2304      	movs	r3, #4
 80144cc:	e038      	b.n	8014540 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80144ce:	687b      	ldr	r3, [r7, #4]
 80144d0:	3334      	adds	r3, #52	; 0x34
 80144d2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80144d6:	4618      	mov	r0, r3
 80144d8:	f7fe fd2e 	bl	8012f38 <ld_word>
 80144dc:	4603      	mov	r3, r0
 80144de:	461a      	mov	r2, r3
 80144e0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80144e4:	429a      	cmp	r2, r3
 80144e6:	d001      	beq.n	80144ec <check_fs+0x48>
 80144e8:	2303      	movs	r3, #3
 80144ea:	e029      	b.n	8014540 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80144f2:	2be9      	cmp	r3, #233	; 0xe9
 80144f4:	d009      	beq.n	801450a <check_fs+0x66>
 80144f6:	687b      	ldr	r3, [r7, #4]
 80144f8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80144fc:	2beb      	cmp	r3, #235	; 0xeb
 80144fe:	d11e      	bne.n	801453e <check_fs+0x9a>
 8014500:	687b      	ldr	r3, [r7, #4]
 8014502:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8014506:	2b90      	cmp	r3, #144	; 0x90
 8014508:	d119      	bne.n	801453e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 801450a:	687b      	ldr	r3, [r7, #4]
 801450c:	3334      	adds	r3, #52	; 0x34
 801450e:	3336      	adds	r3, #54	; 0x36
 8014510:	4618      	mov	r0, r3
 8014512:	f7fe fd29 	bl	8012f68 <ld_dword>
 8014516:	4603      	mov	r3, r0
 8014518:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 801451c:	4a0a      	ldr	r2, [pc, #40]	; (8014548 <check_fs+0xa4>)
 801451e:	4293      	cmp	r3, r2
 8014520:	d101      	bne.n	8014526 <check_fs+0x82>
 8014522:	2300      	movs	r3, #0
 8014524:	e00c      	b.n	8014540 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	3334      	adds	r3, #52	; 0x34
 801452a:	3352      	adds	r3, #82	; 0x52
 801452c:	4618      	mov	r0, r3
 801452e:	f7fe fd1b 	bl	8012f68 <ld_dword>
 8014532:	4603      	mov	r3, r0
 8014534:	4a05      	ldr	r2, [pc, #20]	; (801454c <check_fs+0xa8>)
 8014536:	4293      	cmp	r3, r2
 8014538:	d101      	bne.n	801453e <check_fs+0x9a>
 801453a:	2300      	movs	r3, #0
 801453c:	e000      	b.n	8014540 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 801453e:	2302      	movs	r3, #2
}
 8014540:	4618      	mov	r0, r3
 8014542:	3708      	adds	r7, #8
 8014544:	46bd      	mov	sp, r7
 8014546:	bd80      	pop	{r7, pc}
 8014548:	00544146 	.word	0x00544146
 801454c:	33544146 	.word	0x33544146

08014550 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b096      	sub	sp, #88	; 0x58
 8014554:	af00      	add	r7, sp, #0
 8014556:	60f8      	str	r0, [r7, #12]
 8014558:	60b9      	str	r1, [r7, #8]
 801455a:	4613      	mov	r3, r2
 801455c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 801455e:	68bb      	ldr	r3, [r7, #8]
 8014560:	2200      	movs	r2, #0
 8014562:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8014564:	68f8      	ldr	r0, [r7, #12]
 8014566:	f7ff ff58 	bl	801441a <get_ldnumber>
 801456a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 801456c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801456e:	2b00      	cmp	r3, #0
 8014570:	da01      	bge.n	8014576 <find_volume+0x26>
 8014572:	230b      	movs	r3, #11
 8014574:	e236      	b.n	80149e4 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8014576:	4aac      	ldr	r2, [pc, #688]	; (8014828 <find_volume+0x2d8>)
 8014578:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801457a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801457e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8014580:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014582:	2b00      	cmp	r3, #0
 8014584:	d101      	bne.n	801458a <find_volume+0x3a>
 8014586:	230c      	movs	r3, #12
 8014588:	e22c      	b.n	80149e4 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 801458a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801458c:	f7fe fdd4 	bl	8013138 <lock_fs>
 8014590:	4603      	mov	r3, r0
 8014592:	2b00      	cmp	r3, #0
 8014594:	d101      	bne.n	801459a <find_volume+0x4a>
 8014596:	230f      	movs	r3, #15
 8014598:	e224      	b.n	80149e4 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 801459a:	68bb      	ldr	r3, [r7, #8]
 801459c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801459e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80145a0:	79fb      	ldrb	r3, [r7, #7]
 80145a2:	f023 0301 	bic.w	r3, r3, #1
 80145a6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80145a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145aa:	781b      	ldrb	r3, [r3, #0]
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	d01a      	beq.n	80145e6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 80145b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145b2:	785b      	ldrb	r3, [r3, #1]
 80145b4:	4618      	mov	r0, r3
 80145b6:	f7fe fc21 	bl	8012dfc <disk_status>
 80145ba:	4603      	mov	r3, r0
 80145bc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80145c0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80145c4:	f003 0301 	and.w	r3, r3, #1
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d10c      	bne.n	80145e6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80145cc:	79fb      	ldrb	r3, [r7, #7]
 80145ce:	2b00      	cmp	r3, #0
 80145d0:	d007      	beq.n	80145e2 <find_volume+0x92>
 80145d2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80145d6:	f003 0304 	and.w	r3, r3, #4
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d001      	beq.n	80145e2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 80145de:	230a      	movs	r3, #10
 80145e0:	e200      	b.n	80149e4 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 80145e2:	2300      	movs	r3, #0
 80145e4:	e1fe      	b.n	80149e4 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 80145e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145e8:	2200      	movs	r2, #0
 80145ea:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 80145ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80145ee:	b2da      	uxtb	r2, r3
 80145f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145f2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 80145f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80145f6:	785b      	ldrb	r3, [r3, #1]
 80145f8:	4618      	mov	r0, r3
 80145fa:	f7fe fc19 	bl	8012e30 <disk_initialize>
 80145fe:	4603      	mov	r3, r0
 8014600:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8014604:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014608:	f003 0301 	and.w	r3, r3, #1
 801460c:	2b00      	cmp	r3, #0
 801460e:	d001      	beq.n	8014614 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8014610:	2303      	movs	r3, #3
 8014612:	e1e7      	b.n	80149e4 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8014614:	79fb      	ldrb	r3, [r7, #7]
 8014616:	2b00      	cmp	r3, #0
 8014618:	d007      	beq.n	801462a <find_volume+0xda>
 801461a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801461e:	f003 0304 	and.w	r3, r3, #4
 8014622:	2b00      	cmp	r3, #0
 8014624:	d001      	beq.n	801462a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 8014626:	230a      	movs	r3, #10
 8014628:	e1dc      	b.n	80149e4 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 801462a:	2300      	movs	r3, #0
 801462c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 801462e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014630:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014632:	f7ff ff37 	bl	80144a4 <check_fs>
 8014636:	4603      	mov	r3, r0
 8014638:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 801463c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014640:	2b02      	cmp	r3, #2
 8014642:	d14b      	bne.n	80146dc <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014644:	2300      	movs	r3, #0
 8014646:	643b      	str	r3, [r7, #64]	; 0x40
 8014648:	e01f      	b.n	801468a <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 801464a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801464c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8014650:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014652:	011b      	lsls	r3, r3, #4
 8014654:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8014658:	4413      	add	r3, r2
 801465a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 801465c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801465e:	3304      	adds	r3, #4
 8014660:	781b      	ldrb	r3, [r3, #0]
 8014662:	2b00      	cmp	r3, #0
 8014664:	d006      	beq.n	8014674 <find_volume+0x124>
 8014666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8014668:	3308      	adds	r3, #8
 801466a:	4618      	mov	r0, r3
 801466c:	f7fe fc7c 	bl	8012f68 <ld_dword>
 8014670:	4602      	mov	r2, r0
 8014672:	e000      	b.n	8014676 <find_volume+0x126>
 8014674:	2200      	movs	r2, #0
 8014676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014678:	009b      	lsls	r3, r3, #2
 801467a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 801467e:	440b      	add	r3, r1
 8014680:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8014684:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014686:	3301      	adds	r3, #1
 8014688:	643b      	str	r3, [r7, #64]	; 0x40
 801468a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801468c:	2b03      	cmp	r3, #3
 801468e:	d9dc      	bls.n	801464a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8014690:	2300      	movs	r3, #0
 8014692:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8014694:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8014696:	2b00      	cmp	r3, #0
 8014698:	d002      	beq.n	80146a0 <find_volume+0x150>
 801469a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801469c:	3b01      	subs	r3, #1
 801469e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 80146a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80146a2:	009b      	lsls	r3, r3, #2
 80146a4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80146a8:	4413      	add	r3, r2
 80146aa:	f853 3c44 	ldr.w	r3, [r3, #-68]
 80146ae:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 80146b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d005      	beq.n	80146c2 <find_volume+0x172>
 80146b6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80146b8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80146ba:	f7ff fef3 	bl	80144a4 <check_fs>
 80146be:	4603      	mov	r3, r0
 80146c0:	e000      	b.n	80146c4 <find_volume+0x174>
 80146c2:	2303      	movs	r3, #3
 80146c4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 80146c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80146cc:	2b01      	cmp	r3, #1
 80146ce:	d905      	bls.n	80146dc <find_volume+0x18c>
 80146d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80146d2:	3301      	adds	r3, #1
 80146d4:	643b      	str	r3, [r7, #64]	; 0x40
 80146d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80146d8:	2b03      	cmp	r3, #3
 80146da:	d9e1      	bls.n	80146a0 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 80146dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80146e0:	2b04      	cmp	r3, #4
 80146e2:	d101      	bne.n	80146e8 <find_volume+0x198>
 80146e4:	2301      	movs	r3, #1
 80146e6:	e17d      	b.n	80149e4 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 80146e8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80146ec:	2b01      	cmp	r3, #1
 80146ee:	d901      	bls.n	80146f4 <find_volume+0x1a4>
 80146f0:	230d      	movs	r3, #13
 80146f2:	e177      	b.n	80149e4 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 80146f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80146f6:	3334      	adds	r3, #52	; 0x34
 80146f8:	330b      	adds	r3, #11
 80146fa:	4618      	mov	r0, r3
 80146fc:	f7fe fc1c 	bl	8012f38 <ld_word>
 8014700:	4603      	mov	r3, r0
 8014702:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8014706:	d001      	beq.n	801470c <find_volume+0x1bc>
 8014708:	230d      	movs	r3, #13
 801470a:	e16b      	b.n	80149e4 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 801470c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801470e:	3334      	adds	r3, #52	; 0x34
 8014710:	3316      	adds	r3, #22
 8014712:	4618      	mov	r0, r3
 8014714:	f7fe fc10 	bl	8012f38 <ld_word>
 8014718:	4603      	mov	r3, r0
 801471a:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 801471c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801471e:	2b00      	cmp	r3, #0
 8014720:	d106      	bne.n	8014730 <find_volume+0x1e0>
 8014722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014724:	3334      	adds	r3, #52	; 0x34
 8014726:	3324      	adds	r3, #36	; 0x24
 8014728:	4618      	mov	r0, r3
 801472a:	f7fe fc1d 	bl	8012f68 <ld_dword>
 801472e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8014730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014732:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014734:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8014736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014738:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 801473c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801473e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8014740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014742:	789b      	ldrb	r3, [r3, #2]
 8014744:	2b01      	cmp	r3, #1
 8014746:	d005      	beq.n	8014754 <find_volume+0x204>
 8014748:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801474a:	789b      	ldrb	r3, [r3, #2]
 801474c:	2b02      	cmp	r3, #2
 801474e:	d001      	beq.n	8014754 <find_volume+0x204>
 8014750:	230d      	movs	r3, #13
 8014752:	e147      	b.n	80149e4 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8014754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014756:	789b      	ldrb	r3, [r3, #2]
 8014758:	461a      	mov	r2, r3
 801475a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801475c:	fb02 f303 	mul.w	r3, r2, r3
 8014760:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8014762:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014764:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8014768:	b29a      	uxth	r2, r3
 801476a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801476c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 801476e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014770:	895b      	ldrh	r3, [r3, #10]
 8014772:	2b00      	cmp	r3, #0
 8014774:	d008      	beq.n	8014788 <find_volume+0x238>
 8014776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014778:	895b      	ldrh	r3, [r3, #10]
 801477a:	461a      	mov	r2, r3
 801477c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801477e:	895b      	ldrh	r3, [r3, #10]
 8014780:	3b01      	subs	r3, #1
 8014782:	4013      	ands	r3, r2
 8014784:	2b00      	cmp	r3, #0
 8014786:	d001      	beq.n	801478c <find_volume+0x23c>
 8014788:	230d      	movs	r3, #13
 801478a:	e12b      	b.n	80149e4 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 801478c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801478e:	3334      	adds	r3, #52	; 0x34
 8014790:	3311      	adds	r3, #17
 8014792:	4618      	mov	r0, r3
 8014794:	f7fe fbd0 	bl	8012f38 <ld_word>
 8014798:	4603      	mov	r3, r0
 801479a:	461a      	mov	r2, r3
 801479c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801479e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80147a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147a2:	891b      	ldrh	r3, [r3, #8]
 80147a4:	f003 030f 	and.w	r3, r3, #15
 80147a8:	b29b      	uxth	r3, r3
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d001      	beq.n	80147b2 <find_volume+0x262>
 80147ae:	230d      	movs	r3, #13
 80147b0:	e118      	b.n	80149e4 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 80147b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147b4:	3334      	adds	r3, #52	; 0x34
 80147b6:	3313      	adds	r3, #19
 80147b8:	4618      	mov	r0, r3
 80147ba:	f7fe fbbd 	bl	8012f38 <ld_word>
 80147be:	4603      	mov	r3, r0
 80147c0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 80147c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80147c4:	2b00      	cmp	r3, #0
 80147c6:	d106      	bne.n	80147d6 <find_volume+0x286>
 80147c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147ca:	3334      	adds	r3, #52	; 0x34
 80147cc:	3320      	adds	r3, #32
 80147ce:	4618      	mov	r0, r3
 80147d0:	f7fe fbca 	bl	8012f68 <ld_dword>
 80147d4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 80147d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80147d8:	3334      	adds	r3, #52	; 0x34
 80147da:	330e      	adds	r3, #14
 80147dc:	4618      	mov	r0, r3
 80147de:	f7fe fbab 	bl	8012f38 <ld_word>
 80147e2:	4603      	mov	r3, r0
 80147e4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 80147e6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d101      	bne.n	80147f0 <find_volume+0x2a0>
 80147ec:	230d      	movs	r3, #13
 80147ee:	e0f9      	b.n	80149e4 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 80147f0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80147f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80147f4:	4413      	add	r3, r2
 80147f6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80147f8:	8912      	ldrh	r2, [r2, #8]
 80147fa:	0912      	lsrs	r2, r2, #4
 80147fc:	b292      	uxth	r2, r2
 80147fe:	4413      	add	r3, r2
 8014800:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8014802:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014806:	429a      	cmp	r2, r3
 8014808:	d201      	bcs.n	801480e <find_volume+0x2be>
 801480a:	230d      	movs	r3, #13
 801480c:	e0ea      	b.n	80149e4 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 801480e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8014810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014812:	1ad3      	subs	r3, r2, r3
 8014814:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8014816:	8952      	ldrh	r2, [r2, #10]
 8014818:	fbb3 f3f2 	udiv	r3, r3, r2
 801481c:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014820:	2b00      	cmp	r3, #0
 8014822:	d103      	bne.n	801482c <find_volume+0x2dc>
 8014824:	230d      	movs	r3, #13
 8014826:	e0dd      	b.n	80149e4 <find_volume+0x494>
 8014828:	20000834 	.word	0x20000834
		fmt = FS_FAT32;
 801482c:	2303      	movs	r3, #3
 801482e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8014832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014834:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8014838:	4293      	cmp	r3, r2
 801483a:	d802      	bhi.n	8014842 <find_volume+0x2f2>
 801483c:	2302      	movs	r3, #2
 801483e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8014842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014844:	f640 72f5 	movw	r2, #4085	; 0xff5
 8014848:	4293      	cmp	r3, r2
 801484a:	d802      	bhi.n	8014852 <find_volume+0x302>
 801484c:	2301      	movs	r3, #1
 801484e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8014852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014854:	1c9a      	adds	r2, r3, #2
 8014856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014858:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 801485a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801485c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801485e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8014860:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8014862:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014864:	441a      	add	r2, r3
 8014866:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014868:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 801486a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801486c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801486e:	441a      	add	r2, r3
 8014870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014872:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8014874:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014878:	2b03      	cmp	r3, #3
 801487a:	d11e      	bne.n	80148ba <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 801487c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801487e:	3334      	adds	r3, #52	; 0x34
 8014880:	332a      	adds	r3, #42	; 0x2a
 8014882:	4618      	mov	r0, r3
 8014884:	f7fe fb58 	bl	8012f38 <ld_word>
 8014888:	4603      	mov	r3, r0
 801488a:	2b00      	cmp	r3, #0
 801488c:	d001      	beq.n	8014892 <find_volume+0x342>
 801488e:	230d      	movs	r3, #13
 8014890:	e0a8      	b.n	80149e4 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8014892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014894:	891b      	ldrh	r3, [r3, #8]
 8014896:	2b00      	cmp	r3, #0
 8014898:	d001      	beq.n	801489e <find_volume+0x34e>
 801489a:	230d      	movs	r3, #13
 801489c:	e0a2      	b.n	80149e4 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801489e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148a0:	3334      	adds	r3, #52	; 0x34
 80148a2:	332c      	adds	r3, #44	; 0x2c
 80148a4:	4618      	mov	r0, r3
 80148a6:	f7fe fb5f 	bl	8012f68 <ld_dword>
 80148aa:	4602      	mov	r2, r0
 80148ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148ae:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 80148b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148b2:	699b      	ldr	r3, [r3, #24]
 80148b4:	009b      	lsls	r3, r3, #2
 80148b6:	647b      	str	r3, [r7, #68]	; 0x44
 80148b8:	e01f      	b.n	80148fa <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80148ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148bc:	891b      	ldrh	r3, [r3, #8]
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d101      	bne.n	80148c6 <find_volume+0x376>
 80148c2:	230d      	movs	r3, #13
 80148c4:	e08e      	b.n	80149e4 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80148c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80148ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80148cc:	441a      	add	r2, r3
 80148ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148d0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80148d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80148d6:	2b02      	cmp	r3, #2
 80148d8:	d103      	bne.n	80148e2 <find_volume+0x392>
 80148da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148dc:	699b      	ldr	r3, [r3, #24]
 80148de:	005b      	lsls	r3, r3, #1
 80148e0:	e00a      	b.n	80148f8 <find_volume+0x3a8>
 80148e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148e4:	699a      	ldr	r2, [r3, #24]
 80148e6:	4613      	mov	r3, r2
 80148e8:	005b      	lsls	r3, r3, #1
 80148ea:	4413      	add	r3, r2
 80148ec:	085a      	lsrs	r2, r3, #1
 80148ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148f0:	699b      	ldr	r3, [r3, #24]
 80148f2:	f003 0301 	and.w	r3, r3, #1
 80148f6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80148f8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80148fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80148fc:	69da      	ldr	r2, [r3, #28]
 80148fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014900:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8014904:	0a5b      	lsrs	r3, r3, #9
 8014906:	429a      	cmp	r2, r3
 8014908:	d201      	bcs.n	801490e <find_volume+0x3be>
 801490a:	230d      	movs	r3, #13
 801490c:	e06a      	b.n	80149e4 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 801490e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014910:	f04f 32ff 	mov.w	r2, #4294967295
 8014914:	615a      	str	r2, [r3, #20]
 8014916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014918:	695a      	ldr	r2, [r3, #20]
 801491a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801491c:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 801491e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014920:	2280      	movs	r2, #128	; 0x80
 8014922:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8014924:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014928:	2b03      	cmp	r3, #3
 801492a:	d149      	bne.n	80149c0 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 801492c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801492e:	3334      	adds	r3, #52	; 0x34
 8014930:	3330      	adds	r3, #48	; 0x30
 8014932:	4618      	mov	r0, r3
 8014934:	f7fe fb00 	bl	8012f38 <ld_word>
 8014938:	4603      	mov	r3, r0
 801493a:	2b01      	cmp	r3, #1
 801493c:	d140      	bne.n	80149c0 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 801493e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014940:	3301      	adds	r3, #1
 8014942:	4619      	mov	r1, r3
 8014944:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8014946:	f7fe fdd9 	bl	80134fc <move_window>
 801494a:	4603      	mov	r3, r0
 801494c:	2b00      	cmp	r3, #0
 801494e:	d137      	bne.n	80149c0 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 8014950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014952:	2200      	movs	r2, #0
 8014954:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8014956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014958:	3334      	adds	r3, #52	; 0x34
 801495a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 801495e:	4618      	mov	r0, r3
 8014960:	f7fe faea 	bl	8012f38 <ld_word>
 8014964:	4603      	mov	r3, r0
 8014966:	461a      	mov	r2, r3
 8014968:	f64a 2355 	movw	r3, #43605	; 0xaa55
 801496c:	429a      	cmp	r2, r3
 801496e:	d127      	bne.n	80149c0 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8014970:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014972:	3334      	adds	r3, #52	; 0x34
 8014974:	4618      	mov	r0, r3
 8014976:	f7fe faf7 	bl	8012f68 <ld_dword>
 801497a:	4603      	mov	r3, r0
 801497c:	4a1b      	ldr	r2, [pc, #108]	; (80149ec <find_volume+0x49c>)
 801497e:	4293      	cmp	r3, r2
 8014980:	d11e      	bne.n	80149c0 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8014982:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014984:	3334      	adds	r3, #52	; 0x34
 8014986:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 801498a:	4618      	mov	r0, r3
 801498c:	f7fe faec 	bl	8012f68 <ld_dword>
 8014990:	4603      	mov	r3, r0
 8014992:	4a17      	ldr	r2, [pc, #92]	; (80149f0 <find_volume+0x4a0>)
 8014994:	4293      	cmp	r3, r2
 8014996:	d113      	bne.n	80149c0 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8014998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801499a:	3334      	adds	r3, #52	; 0x34
 801499c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80149a0:	4618      	mov	r0, r3
 80149a2:	f7fe fae1 	bl	8012f68 <ld_dword>
 80149a6:	4602      	mov	r2, r0
 80149a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149aa:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80149ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149ae:	3334      	adds	r3, #52	; 0x34
 80149b0:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 80149b4:	4618      	mov	r0, r3
 80149b6:	f7fe fad7 	bl	8012f68 <ld_dword>
 80149ba:	4602      	mov	r2, r0
 80149bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149be:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80149c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149c2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80149c6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80149c8:	4b0a      	ldr	r3, [pc, #40]	; (80149f4 <find_volume+0x4a4>)
 80149ca:	881b      	ldrh	r3, [r3, #0]
 80149cc:	3301      	adds	r3, #1
 80149ce:	b29a      	uxth	r2, r3
 80149d0:	4b08      	ldr	r3, [pc, #32]	; (80149f4 <find_volume+0x4a4>)
 80149d2:	801a      	strh	r2, [r3, #0]
 80149d4:	4b07      	ldr	r3, [pc, #28]	; (80149f4 <find_volume+0x4a4>)
 80149d6:	881a      	ldrh	r2, [r3, #0]
 80149d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80149da:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80149dc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80149de:	f7fe fd25 	bl	801342c <clear_lock>
#endif
	return FR_OK;
 80149e2:	2300      	movs	r3, #0
}
 80149e4:	4618      	mov	r0, r3
 80149e6:	3758      	adds	r7, #88	; 0x58
 80149e8:	46bd      	mov	sp, r7
 80149ea:	bd80      	pop	{r7, pc}
 80149ec:	41615252 	.word	0x41615252
 80149f0:	61417272 	.word	0x61417272
 80149f4:	20000838 	.word	0x20000838

080149f8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80149f8:	b580      	push	{r7, lr}
 80149fa:	b084      	sub	sp, #16
 80149fc:	af00      	add	r7, sp, #0
 80149fe:	6078      	str	r0, [r7, #4]
 8014a00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8014a02:	2309      	movs	r3, #9
 8014a04:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8014a06:	687b      	ldr	r3, [r7, #4]
 8014a08:	2b00      	cmp	r3, #0
 8014a0a:	d02e      	beq.n	8014a6a <validate+0x72>
 8014a0c:	687b      	ldr	r3, [r7, #4]
 8014a0e:	681b      	ldr	r3, [r3, #0]
 8014a10:	2b00      	cmp	r3, #0
 8014a12:	d02a      	beq.n	8014a6a <validate+0x72>
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	681b      	ldr	r3, [r3, #0]
 8014a18:	781b      	ldrb	r3, [r3, #0]
 8014a1a:	2b00      	cmp	r3, #0
 8014a1c:	d025      	beq.n	8014a6a <validate+0x72>
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	889a      	ldrh	r2, [r3, #4]
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	88db      	ldrh	r3, [r3, #6]
 8014a28:	429a      	cmp	r2, r3
 8014a2a:	d11e      	bne.n	8014a6a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 8014a2c:	687b      	ldr	r3, [r7, #4]
 8014a2e:	681b      	ldr	r3, [r3, #0]
 8014a30:	4618      	mov	r0, r3
 8014a32:	f7fe fb81 	bl	8013138 <lock_fs>
 8014a36:	4603      	mov	r3, r0
 8014a38:	2b00      	cmp	r3, #0
 8014a3a:	d014      	beq.n	8014a66 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	681b      	ldr	r3, [r3, #0]
 8014a40:	785b      	ldrb	r3, [r3, #1]
 8014a42:	4618      	mov	r0, r3
 8014a44:	f7fe f9da 	bl	8012dfc <disk_status>
 8014a48:	4603      	mov	r3, r0
 8014a4a:	f003 0301 	and.w	r3, r3, #1
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d102      	bne.n	8014a58 <validate+0x60>
				res = FR_OK;
 8014a52:	2300      	movs	r3, #0
 8014a54:	73fb      	strb	r3, [r7, #15]
 8014a56:	e008      	b.n	8014a6a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	681b      	ldr	r3, [r3, #0]
 8014a5c:	2100      	movs	r1, #0
 8014a5e:	4618      	mov	r0, r3
 8014a60:	f7fe fb80 	bl	8013164 <unlock_fs>
 8014a64:	e001      	b.n	8014a6a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 8014a66:	230f      	movs	r3, #15
 8014a68:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8014a6a:	7bfb      	ldrb	r3, [r7, #15]
 8014a6c:	2b00      	cmp	r3, #0
 8014a6e:	d102      	bne.n	8014a76 <validate+0x7e>
 8014a70:	687b      	ldr	r3, [r7, #4]
 8014a72:	681b      	ldr	r3, [r3, #0]
 8014a74:	e000      	b.n	8014a78 <validate+0x80>
 8014a76:	2300      	movs	r3, #0
 8014a78:	683a      	ldr	r2, [r7, #0]
 8014a7a:	6013      	str	r3, [r2, #0]
	return res;
 8014a7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8014a7e:	4618      	mov	r0, r3
 8014a80:	3710      	adds	r7, #16
 8014a82:	46bd      	mov	sp, r7
 8014a84:	bd80      	pop	{r7, pc}
	...

08014a88 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8014a88:	b580      	push	{r7, lr}
 8014a8a:	b088      	sub	sp, #32
 8014a8c:	af00      	add	r7, sp, #0
 8014a8e:	60f8      	str	r0, [r7, #12]
 8014a90:	60b9      	str	r1, [r7, #8]
 8014a92:	4613      	mov	r3, r2
 8014a94:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8014a96:	68bb      	ldr	r3, [r7, #8]
 8014a98:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8014a9a:	f107 0310 	add.w	r3, r7, #16
 8014a9e:	4618      	mov	r0, r3
 8014aa0:	f7ff fcbb 	bl	801441a <get_ldnumber>
 8014aa4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8014aa6:	69fb      	ldr	r3, [r7, #28]
 8014aa8:	2b00      	cmp	r3, #0
 8014aaa:	da01      	bge.n	8014ab0 <f_mount+0x28>
 8014aac:	230b      	movs	r3, #11
 8014aae:	e048      	b.n	8014b42 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8014ab0:	4a26      	ldr	r2, [pc, #152]	; (8014b4c <f_mount+0xc4>)
 8014ab2:	69fb      	ldr	r3, [r7, #28]
 8014ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014ab8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8014aba:	69bb      	ldr	r3, [r7, #24]
 8014abc:	2b00      	cmp	r3, #0
 8014abe:	d00f      	beq.n	8014ae0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8014ac0:	69b8      	ldr	r0, [r7, #24]
 8014ac2:	f7fe fcb3 	bl	801342c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 8014ac6:	69bb      	ldr	r3, [r7, #24]
 8014ac8:	68db      	ldr	r3, [r3, #12]
 8014aca:	4618      	mov	r0, r3
 8014acc:	f001 f812 	bl	8015af4 <ff_del_syncobj>
 8014ad0:	4603      	mov	r3, r0
 8014ad2:	2b00      	cmp	r3, #0
 8014ad4:	d101      	bne.n	8014ada <f_mount+0x52>
 8014ad6:	2302      	movs	r3, #2
 8014ad8:	e033      	b.n	8014b42 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8014ada:	69bb      	ldr	r3, [r7, #24]
 8014adc:	2200      	movs	r2, #0
 8014ade:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8014ae0:	68fb      	ldr	r3, [r7, #12]
 8014ae2:	2b00      	cmp	r3, #0
 8014ae4:	d00f      	beq.n	8014b06 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 8014ae6:	68fb      	ldr	r3, [r7, #12]
 8014ae8:	2200      	movs	r2, #0
 8014aea:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 8014aec:	69fb      	ldr	r3, [r7, #28]
 8014aee:	b2da      	uxtb	r2, r3
 8014af0:	68fb      	ldr	r3, [r7, #12]
 8014af2:	330c      	adds	r3, #12
 8014af4:	4619      	mov	r1, r3
 8014af6:	4610      	mov	r0, r2
 8014af8:	f000 ffe1 	bl	8015abe <ff_cre_syncobj>
 8014afc:	4603      	mov	r3, r0
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d101      	bne.n	8014b06 <f_mount+0x7e>
 8014b02:	2302      	movs	r3, #2
 8014b04:	e01d      	b.n	8014b42 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8014b06:	68fa      	ldr	r2, [r7, #12]
 8014b08:	4910      	ldr	r1, [pc, #64]	; (8014b4c <f_mount+0xc4>)
 8014b0a:	69fb      	ldr	r3, [r7, #28]
 8014b0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8014b10:	68fb      	ldr	r3, [r7, #12]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d002      	beq.n	8014b1c <f_mount+0x94>
 8014b16:	79fb      	ldrb	r3, [r7, #7]
 8014b18:	2b01      	cmp	r3, #1
 8014b1a:	d001      	beq.n	8014b20 <f_mount+0x98>
 8014b1c:	2300      	movs	r3, #0
 8014b1e:	e010      	b.n	8014b42 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8014b20:	f107 010c 	add.w	r1, r7, #12
 8014b24:	f107 0308 	add.w	r3, r7, #8
 8014b28:	2200      	movs	r2, #0
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	f7ff fd10 	bl	8014550 <find_volume>
 8014b30:	4603      	mov	r3, r0
 8014b32:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8014b34:	68fb      	ldr	r3, [r7, #12]
 8014b36:	7dfa      	ldrb	r2, [r7, #23]
 8014b38:	4611      	mov	r1, r2
 8014b3a:	4618      	mov	r0, r3
 8014b3c:	f7fe fb12 	bl	8013164 <unlock_fs>
 8014b40:	7dfb      	ldrb	r3, [r7, #23]
}
 8014b42:	4618      	mov	r0, r3
 8014b44:	3720      	adds	r7, #32
 8014b46:	46bd      	mov	sp, r7
 8014b48:	bd80      	pop	{r7, pc}
 8014b4a:	bf00      	nop
 8014b4c:	20000834 	.word	0x20000834

08014b50 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8014b50:	b580      	push	{r7, lr}
 8014b52:	b098      	sub	sp, #96	; 0x60
 8014b54:	af00      	add	r7, sp, #0
 8014b56:	60f8      	str	r0, [r7, #12]
 8014b58:	60b9      	str	r1, [r7, #8]
 8014b5a:	4613      	mov	r3, r2
 8014b5c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8014b5e:	68fb      	ldr	r3, [r7, #12]
 8014b60:	2b00      	cmp	r3, #0
 8014b62:	d101      	bne.n	8014b68 <f_open+0x18>
 8014b64:	2309      	movs	r3, #9
 8014b66:	e1b4      	b.n	8014ed2 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8014b68:	79fb      	ldrb	r3, [r7, #7]
 8014b6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8014b6e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8014b70:	79fa      	ldrb	r2, [r7, #7]
 8014b72:	f107 0110 	add.w	r1, r7, #16
 8014b76:	f107 0308 	add.w	r3, r7, #8
 8014b7a:	4618      	mov	r0, r3
 8014b7c:	f7ff fce8 	bl	8014550 <find_volume>
 8014b80:	4603      	mov	r3, r0
 8014b82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8014b86:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014b8a:	2b00      	cmp	r3, #0
 8014b8c:	f040 8191 	bne.w	8014eb2 <f_open+0x362>
		dj.obj.fs = fs;
 8014b90:	693b      	ldr	r3, [r7, #16]
 8014b92:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8014b94:	68ba      	ldr	r2, [r7, #8]
 8014b96:	f107 0314 	add.w	r3, r7, #20
 8014b9a:	4611      	mov	r1, r2
 8014b9c:	4618      	mov	r0, r3
 8014b9e:	f7ff fbcb 	bl	8014338 <follow_path>
 8014ba2:	4603      	mov	r3, r0
 8014ba4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8014ba8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014bac:	2b00      	cmp	r3, #0
 8014bae:	d11a      	bne.n	8014be6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8014bb0:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8014bb4:	b25b      	sxtb	r3, r3
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	da03      	bge.n	8014bc2 <f_open+0x72>
				res = FR_INVALID_NAME;
 8014bba:	2306      	movs	r3, #6
 8014bbc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014bc0:	e011      	b.n	8014be6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014bc2:	79fb      	ldrb	r3, [r7, #7]
 8014bc4:	f023 0301 	bic.w	r3, r3, #1
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	bf14      	ite	ne
 8014bcc:	2301      	movne	r3, #1
 8014bce:	2300      	moveq	r3, #0
 8014bd0:	b2db      	uxtb	r3, r3
 8014bd2:	461a      	mov	r2, r3
 8014bd4:	f107 0314 	add.w	r3, r7, #20
 8014bd8:	4611      	mov	r1, r2
 8014bda:	4618      	mov	r0, r3
 8014bdc:	f7fe fade 	bl	801319c <chk_lock>
 8014be0:	4603      	mov	r3, r0
 8014be2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8014be6:	79fb      	ldrb	r3, [r7, #7]
 8014be8:	f003 031c 	and.w	r3, r3, #28
 8014bec:	2b00      	cmp	r3, #0
 8014bee:	d07f      	beq.n	8014cf0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8014bf0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	d017      	beq.n	8014c28 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8014bf8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014bfc:	2b04      	cmp	r3, #4
 8014bfe:	d10e      	bne.n	8014c1e <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8014c00:	f7fe fb28 	bl	8013254 <enq_lock>
 8014c04:	4603      	mov	r3, r0
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d006      	beq.n	8014c18 <f_open+0xc8>
 8014c0a:	f107 0314 	add.w	r3, r7, #20
 8014c0e:	4618      	mov	r0, r3
 8014c10:	f7ff fa6c 	bl	80140ec <dir_register>
 8014c14:	4603      	mov	r3, r0
 8014c16:	e000      	b.n	8014c1a <f_open+0xca>
 8014c18:	2312      	movs	r3, #18
 8014c1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8014c1e:	79fb      	ldrb	r3, [r7, #7]
 8014c20:	f043 0308 	orr.w	r3, r3, #8
 8014c24:	71fb      	strb	r3, [r7, #7]
 8014c26:	e010      	b.n	8014c4a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8014c28:	7ebb      	ldrb	r3, [r7, #26]
 8014c2a:	f003 0311 	and.w	r3, r3, #17
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	d003      	beq.n	8014c3a <f_open+0xea>
					res = FR_DENIED;
 8014c32:	2307      	movs	r3, #7
 8014c34:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014c38:	e007      	b.n	8014c4a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8014c3a:	79fb      	ldrb	r3, [r7, #7]
 8014c3c:	f003 0304 	and.w	r3, r3, #4
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d002      	beq.n	8014c4a <f_open+0xfa>
 8014c44:	2308      	movs	r3, #8
 8014c46:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8014c4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014c4e:	2b00      	cmp	r3, #0
 8014c50:	d168      	bne.n	8014d24 <f_open+0x1d4>
 8014c52:	79fb      	ldrb	r3, [r7, #7]
 8014c54:	f003 0308 	and.w	r3, r3, #8
 8014c58:	2b00      	cmp	r3, #0
 8014c5a:	d063      	beq.n	8014d24 <f_open+0x1d4>
				dw = GET_FATTIME();
 8014c5c:	f7fb ff2e 	bl	8010abc <get_fattime>
 8014c60:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8014c62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c64:	330e      	adds	r3, #14
 8014c66:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f7fe f9bb 	bl	8012fe4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8014c6e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c70:	3316      	adds	r3, #22
 8014c72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014c74:	4618      	mov	r0, r3
 8014c76:	f7fe f9b5 	bl	8012fe4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8014c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c7c:	330b      	adds	r3, #11
 8014c7e:	2220      	movs	r2, #32
 8014c80:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8014c82:	693b      	ldr	r3, [r7, #16]
 8014c84:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014c86:	4611      	mov	r1, r2
 8014c88:	4618      	mov	r0, r3
 8014c8a:	f7ff f93e 	bl	8013f0a <ld_clust>
 8014c8e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8014c90:	693b      	ldr	r3, [r7, #16]
 8014c92:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8014c94:	2200      	movs	r2, #0
 8014c96:	4618      	mov	r0, r3
 8014c98:	f7ff f956 	bl	8013f48 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8014c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014c9e:	331c      	adds	r3, #28
 8014ca0:	2100      	movs	r1, #0
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	f7fe f99e 	bl	8012fe4 <st_dword>
					fs->wflag = 1;
 8014ca8:	693b      	ldr	r3, [r7, #16]
 8014caa:	2201      	movs	r2, #1
 8014cac:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8014cae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8014cb0:	2b00      	cmp	r3, #0
 8014cb2:	d037      	beq.n	8014d24 <f_open+0x1d4>
						dw = fs->winsect;
 8014cb4:	693b      	ldr	r3, [r7, #16]
 8014cb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014cb8:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8014cba:	f107 0314 	add.w	r3, r7, #20
 8014cbe:	2200      	movs	r2, #0
 8014cc0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8014cc2:	4618      	mov	r0, r3
 8014cc4:	f7fe fe69 	bl	801399a <remove_chain>
 8014cc8:	4603      	mov	r3, r0
 8014cca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8014cce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014cd2:	2b00      	cmp	r3, #0
 8014cd4:	d126      	bne.n	8014d24 <f_open+0x1d4>
							res = move_window(fs, dw);
 8014cd6:	693b      	ldr	r3, [r7, #16]
 8014cd8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8014cda:	4618      	mov	r0, r3
 8014cdc:	f7fe fc0e 	bl	80134fc <move_window>
 8014ce0:	4603      	mov	r3, r0
 8014ce2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8014ce6:	693b      	ldr	r3, [r7, #16]
 8014ce8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8014cea:	3a01      	subs	r2, #1
 8014cec:	611a      	str	r2, [r3, #16]
 8014cee:	e019      	b.n	8014d24 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8014cf0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014cf4:	2b00      	cmp	r3, #0
 8014cf6:	d115      	bne.n	8014d24 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8014cf8:	7ebb      	ldrb	r3, [r7, #26]
 8014cfa:	f003 0310 	and.w	r3, r3, #16
 8014cfe:	2b00      	cmp	r3, #0
 8014d00:	d003      	beq.n	8014d0a <f_open+0x1ba>
					res = FR_NO_FILE;
 8014d02:	2304      	movs	r3, #4
 8014d04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014d08:	e00c      	b.n	8014d24 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8014d0a:	79fb      	ldrb	r3, [r7, #7]
 8014d0c:	f003 0302 	and.w	r3, r3, #2
 8014d10:	2b00      	cmp	r3, #0
 8014d12:	d007      	beq.n	8014d24 <f_open+0x1d4>
 8014d14:	7ebb      	ldrb	r3, [r7, #26]
 8014d16:	f003 0301 	and.w	r3, r3, #1
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d002      	beq.n	8014d24 <f_open+0x1d4>
						res = FR_DENIED;
 8014d1e:	2307      	movs	r3, #7
 8014d20:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8014d24:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d128      	bne.n	8014d7e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8014d2c:	79fb      	ldrb	r3, [r7, #7]
 8014d2e:	f003 0308 	and.w	r3, r3, #8
 8014d32:	2b00      	cmp	r3, #0
 8014d34:	d003      	beq.n	8014d3e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8014d36:	79fb      	ldrb	r3, [r7, #7]
 8014d38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014d3c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8014d3e:	693b      	ldr	r3, [r7, #16]
 8014d40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8014d42:	68fb      	ldr	r3, [r7, #12]
 8014d44:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8014d46:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014d48:	68fb      	ldr	r3, [r7, #12]
 8014d4a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8014d4c:	79fb      	ldrb	r3, [r7, #7]
 8014d4e:	f023 0301 	bic.w	r3, r3, #1
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	bf14      	ite	ne
 8014d56:	2301      	movne	r3, #1
 8014d58:	2300      	moveq	r3, #0
 8014d5a:	b2db      	uxtb	r3, r3
 8014d5c:	461a      	mov	r2, r3
 8014d5e:	f107 0314 	add.w	r3, r7, #20
 8014d62:	4611      	mov	r1, r2
 8014d64:	4618      	mov	r0, r3
 8014d66:	f7fe fa97 	bl	8013298 <inc_lock>
 8014d6a:	4602      	mov	r2, r0
 8014d6c:	68fb      	ldr	r3, [r7, #12]
 8014d6e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8014d70:	68fb      	ldr	r3, [r7, #12]
 8014d72:	691b      	ldr	r3, [r3, #16]
 8014d74:	2b00      	cmp	r3, #0
 8014d76:	d102      	bne.n	8014d7e <f_open+0x22e>
 8014d78:	2302      	movs	r3, #2
 8014d7a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8014d7e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014d82:	2b00      	cmp	r3, #0
 8014d84:	f040 8095 	bne.w	8014eb2 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8014d88:	693b      	ldr	r3, [r7, #16]
 8014d8a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8014d8c:	4611      	mov	r1, r2
 8014d8e:	4618      	mov	r0, r3
 8014d90:	f7ff f8bb 	bl	8013f0a <ld_clust>
 8014d94:	4602      	mov	r2, r0
 8014d96:	68fb      	ldr	r3, [r7, #12]
 8014d98:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8014d9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8014d9c:	331c      	adds	r3, #28
 8014d9e:	4618      	mov	r0, r3
 8014da0:	f7fe f8e2 	bl	8012f68 <ld_dword>
 8014da4:	4602      	mov	r2, r0
 8014da6:	68fb      	ldr	r3, [r7, #12]
 8014da8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8014daa:	68fb      	ldr	r3, [r7, #12]
 8014dac:	2200      	movs	r2, #0
 8014dae:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8014db0:	693a      	ldr	r2, [r7, #16]
 8014db2:	68fb      	ldr	r3, [r7, #12]
 8014db4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8014db6:	693b      	ldr	r3, [r7, #16]
 8014db8:	88da      	ldrh	r2, [r3, #6]
 8014dba:	68fb      	ldr	r3, [r7, #12]
 8014dbc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8014dbe:	68fb      	ldr	r3, [r7, #12]
 8014dc0:	79fa      	ldrb	r2, [r7, #7]
 8014dc2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	2200      	movs	r2, #0
 8014dc8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8014dca:	68fb      	ldr	r3, [r7, #12]
 8014dcc:	2200      	movs	r2, #0
 8014dce:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8014dd0:	68fb      	ldr	r3, [r7, #12]
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8014dd6:	68fb      	ldr	r3, [r7, #12]
 8014dd8:	3330      	adds	r3, #48	; 0x30
 8014dda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8014dde:	2100      	movs	r1, #0
 8014de0:	4618      	mov	r0, r3
 8014de2:	f7fe f94c 	bl	801307e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8014de6:	79fb      	ldrb	r3, [r7, #7]
 8014de8:	f003 0320 	and.w	r3, r3, #32
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d060      	beq.n	8014eb2 <f_open+0x362>
 8014df0:	68fb      	ldr	r3, [r7, #12]
 8014df2:	68db      	ldr	r3, [r3, #12]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d05c      	beq.n	8014eb2 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8014df8:	68fb      	ldr	r3, [r7, #12]
 8014dfa:	68da      	ldr	r2, [r3, #12]
 8014dfc:	68fb      	ldr	r3, [r7, #12]
 8014dfe:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8014e00:	693b      	ldr	r3, [r7, #16]
 8014e02:	895b      	ldrh	r3, [r3, #10]
 8014e04:	025b      	lsls	r3, r3, #9
 8014e06:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8014e08:	68fb      	ldr	r3, [r7, #12]
 8014e0a:	689b      	ldr	r3, [r3, #8]
 8014e0c:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014e0e:	68fb      	ldr	r3, [r7, #12]
 8014e10:	68db      	ldr	r3, [r3, #12]
 8014e12:	657b      	str	r3, [r7, #84]	; 0x54
 8014e14:	e016      	b.n	8014e44 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8014e16:	68fb      	ldr	r3, [r7, #12]
 8014e18:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014e1a:	4618      	mov	r0, r3
 8014e1c:	f7fe fc29 	bl	8013672 <get_fat>
 8014e20:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8014e22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014e24:	2b01      	cmp	r3, #1
 8014e26:	d802      	bhi.n	8014e2e <f_open+0x2de>
 8014e28:	2302      	movs	r3, #2
 8014e2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8014e2e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8014e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014e34:	d102      	bne.n	8014e3c <f_open+0x2ec>
 8014e36:	2301      	movs	r3, #1
 8014e38:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8014e3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014e3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014e40:	1ad3      	subs	r3, r2, r3
 8014e42:	657b      	str	r3, [r7, #84]	; 0x54
 8014e44:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	d103      	bne.n	8014e54 <f_open+0x304>
 8014e4c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8014e4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8014e50:	429a      	cmp	r2, r3
 8014e52:	d8e0      	bhi.n	8014e16 <f_open+0x2c6>
				}
				fp->clust = clst;
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8014e58:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8014e5a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014e5e:	2b00      	cmp	r3, #0
 8014e60:	d127      	bne.n	8014eb2 <f_open+0x362>
 8014e62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014e68:	2b00      	cmp	r3, #0
 8014e6a:	d022      	beq.n	8014eb2 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8014e6c:	693b      	ldr	r3, [r7, #16]
 8014e6e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8014e70:	4618      	mov	r0, r3
 8014e72:	f7fe fbdf 	bl	8013634 <clust2sect>
 8014e76:	6478      	str	r0, [r7, #68]	; 0x44
 8014e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d103      	bne.n	8014e86 <f_open+0x336>
						res = FR_INT_ERR;
 8014e7e:	2302      	movs	r3, #2
 8014e80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8014e84:	e015      	b.n	8014eb2 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8014e86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014e88:	0a5a      	lsrs	r2, r3, #9
 8014e8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8014e8c:	441a      	add	r2, r3
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8014e92:	693b      	ldr	r3, [r7, #16]
 8014e94:	7858      	ldrb	r0, [r3, #1]
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8014e9c:	68fb      	ldr	r3, [r7, #12]
 8014e9e:	6a1a      	ldr	r2, [r3, #32]
 8014ea0:	2301      	movs	r3, #1
 8014ea2:	f7fd ffeb 	bl	8012e7c <disk_read>
 8014ea6:	4603      	mov	r3, r0
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	d002      	beq.n	8014eb2 <f_open+0x362>
 8014eac:	2301      	movs	r3, #1
 8014eae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8014eb2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8014eb6:	2b00      	cmp	r3, #0
 8014eb8:	d002      	beq.n	8014ec0 <f_open+0x370>
 8014eba:	68fb      	ldr	r3, [r7, #12]
 8014ebc:	2200      	movs	r2, #0
 8014ebe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8014ec0:	693b      	ldr	r3, [r7, #16]
 8014ec2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8014ec6:	4611      	mov	r1, r2
 8014ec8:	4618      	mov	r0, r3
 8014eca:	f7fe f94b 	bl	8013164 <unlock_fs>
 8014ece:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8014ed2:	4618      	mov	r0, r3
 8014ed4:	3760      	adds	r7, #96	; 0x60
 8014ed6:	46bd      	mov	sp, r7
 8014ed8:	bd80      	pop	{r7, pc}

08014eda <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8014eda:	b580      	push	{r7, lr}
 8014edc:	b08c      	sub	sp, #48	; 0x30
 8014ede:	af00      	add	r7, sp, #0
 8014ee0:	60f8      	str	r0, [r7, #12]
 8014ee2:	60b9      	str	r1, [r7, #8]
 8014ee4:	607a      	str	r2, [r7, #4]
 8014ee6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8014ee8:	68bb      	ldr	r3, [r7, #8]
 8014eea:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8014eec:	683b      	ldr	r3, [r7, #0]
 8014eee:	2200      	movs	r2, #0
 8014ef0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8014ef2:	68fb      	ldr	r3, [r7, #12]
 8014ef4:	f107 0210 	add.w	r2, r7, #16
 8014ef8:	4611      	mov	r1, r2
 8014efa:	4618      	mov	r0, r3
 8014efc:	f7ff fd7c 	bl	80149f8 <validate>
 8014f00:	4603      	mov	r3, r0
 8014f02:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8014f06:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d107      	bne.n	8014f1e <f_write+0x44>
 8014f0e:	68fb      	ldr	r3, [r7, #12]
 8014f10:	7d5b      	ldrb	r3, [r3, #21]
 8014f12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8014f16:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f1a:	2b00      	cmp	r3, #0
 8014f1c:	d009      	beq.n	8014f32 <f_write+0x58>
 8014f1e:	693b      	ldr	r3, [r7, #16]
 8014f20:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8014f24:	4611      	mov	r1, r2
 8014f26:	4618      	mov	r0, r3
 8014f28:	f7fe f91c 	bl	8013164 <unlock_fs>
 8014f2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014f30:	e173      	b.n	801521a <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8014f32:	68fb      	ldr	r3, [r7, #12]
 8014f34:	7d1b      	ldrb	r3, [r3, #20]
 8014f36:	f003 0302 	and.w	r3, r3, #2
 8014f3a:	2b00      	cmp	r3, #0
 8014f3c:	d106      	bne.n	8014f4c <f_write+0x72>
 8014f3e:	693b      	ldr	r3, [r7, #16]
 8014f40:	2107      	movs	r1, #7
 8014f42:	4618      	mov	r0, r3
 8014f44:	f7fe f90e 	bl	8013164 <unlock_fs>
 8014f48:	2307      	movs	r3, #7
 8014f4a:	e166      	b.n	801521a <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8014f4c:	68fb      	ldr	r3, [r7, #12]
 8014f4e:	699a      	ldr	r2, [r3, #24]
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	441a      	add	r2, r3
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	699b      	ldr	r3, [r3, #24]
 8014f58:	429a      	cmp	r2, r3
 8014f5a:	f080 814b 	bcs.w	80151f4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8014f5e:	68fb      	ldr	r3, [r7, #12]
 8014f60:	699b      	ldr	r3, [r3, #24]
 8014f62:	43db      	mvns	r3, r3
 8014f64:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8014f66:	e145      	b.n	80151f4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8014f68:	68fb      	ldr	r3, [r7, #12]
 8014f6a:	699b      	ldr	r3, [r3, #24]
 8014f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	f040 8101 	bne.w	8015178 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	699b      	ldr	r3, [r3, #24]
 8014f7a:	0a5b      	lsrs	r3, r3, #9
 8014f7c:	693a      	ldr	r2, [r7, #16]
 8014f7e:	8952      	ldrh	r2, [r2, #10]
 8014f80:	3a01      	subs	r2, #1
 8014f82:	4013      	ands	r3, r2
 8014f84:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8014f86:	69bb      	ldr	r3, [r7, #24]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d14d      	bne.n	8015028 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8014f8c:	68fb      	ldr	r3, [r7, #12]
 8014f8e:	699b      	ldr	r3, [r3, #24]
 8014f90:	2b00      	cmp	r3, #0
 8014f92:	d10c      	bne.n	8014fae <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8014f94:	68fb      	ldr	r3, [r7, #12]
 8014f96:	689b      	ldr	r3, [r3, #8]
 8014f98:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8014f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d11a      	bne.n	8014fd6 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8014fa0:	68fb      	ldr	r3, [r7, #12]
 8014fa2:	2100      	movs	r1, #0
 8014fa4:	4618      	mov	r0, r3
 8014fa6:	f7fe fd5d 	bl	8013a64 <create_chain>
 8014faa:	62b8      	str	r0, [r7, #40]	; 0x28
 8014fac:	e013      	b.n	8014fd6 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8014fae:	68fb      	ldr	r3, [r7, #12]
 8014fb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014fb2:	2b00      	cmp	r3, #0
 8014fb4:	d007      	beq.n	8014fc6 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8014fb6:	68fb      	ldr	r3, [r7, #12]
 8014fb8:	699b      	ldr	r3, [r3, #24]
 8014fba:	4619      	mov	r1, r3
 8014fbc:	68f8      	ldr	r0, [r7, #12]
 8014fbe:	f7fe fde9 	bl	8013b94 <clmt_clust>
 8014fc2:	62b8      	str	r0, [r7, #40]	; 0x28
 8014fc4:	e007      	b.n	8014fd6 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8014fc6:	68fa      	ldr	r2, [r7, #12]
 8014fc8:	68fb      	ldr	r3, [r7, #12]
 8014fca:	69db      	ldr	r3, [r3, #28]
 8014fcc:	4619      	mov	r1, r3
 8014fce:	4610      	mov	r0, r2
 8014fd0:	f7fe fd48 	bl	8013a64 <create_chain>
 8014fd4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8014fd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fd8:	2b00      	cmp	r3, #0
 8014fda:	f000 8110 	beq.w	80151fe <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8014fde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014fe0:	2b01      	cmp	r3, #1
 8014fe2:	d109      	bne.n	8014ff8 <f_write+0x11e>
 8014fe4:	68fb      	ldr	r3, [r7, #12]
 8014fe6:	2202      	movs	r2, #2
 8014fe8:	755a      	strb	r2, [r3, #21]
 8014fea:	693b      	ldr	r3, [r7, #16]
 8014fec:	2102      	movs	r1, #2
 8014fee:	4618      	mov	r0, r3
 8014ff0:	f7fe f8b8 	bl	8013164 <unlock_fs>
 8014ff4:	2302      	movs	r3, #2
 8014ff6:	e110      	b.n	801521a <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8014ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014ffa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ffe:	d109      	bne.n	8015014 <f_write+0x13a>
 8015000:	68fb      	ldr	r3, [r7, #12]
 8015002:	2201      	movs	r2, #1
 8015004:	755a      	strb	r2, [r3, #21]
 8015006:	693b      	ldr	r3, [r7, #16]
 8015008:	2101      	movs	r1, #1
 801500a:	4618      	mov	r0, r3
 801500c:	f7fe f8aa 	bl	8013164 <unlock_fs>
 8015010:	2301      	movs	r3, #1
 8015012:	e102      	b.n	801521a <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 8015014:	68fb      	ldr	r3, [r7, #12]
 8015016:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015018:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801501a:	68fb      	ldr	r3, [r7, #12]
 801501c:	689b      	ldr	r3, [r3, #8]
 801501e:	2b00      	cmp	r3, #0
 8015020:	d102      	bne.n	8015028 <f_write+0x14e>
 8015022:	68fb      	ldr	r3, [r7, #12]
 8015024:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015026:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8015028:	68fb      	ldr	r3, [r7, #12]
 801502a:	7d1b      	ldrb	r3, [r3, #20]
 801502c:	b25b      	sxtb	r3, r3
 801502e:	2b00      	cmp	r3, #0
 8015030:	da1d      	bge.n	801506e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8015032:	693b      	ldr	r3, [r7, #16]
 8015034:	7858      	ldrb	r0, [r3, #1]
 8015036:	68fb      	ldr	r3, [r7, #12]
 8015038:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	6a1a      	ldr	r2, [r3, #32]
 8015040:	2301      	movs	r3, #1
 8015042:	f7fd ff3b 	bl	8012ebc <disk_write>
 8015046:	4603      	mov	r3, r0
 8015048:	2b00      	cmp	r3, #0
 801504a:	d009      	beq.n	8015060 <f_write+0x186>
 801504c:	68fb      	ldr	r3, [r7, #12]
 801504e:	2201      	movs	r2, #1
 8015050:	755a      	strb	r2, [r3, #21]
 8015052:	693b      	ldr	r3, [r7, #16]
 8015054:	2101      	movs	r1, #1
 8015056:	4618      	mov	r0, r3
 8015058:	f7fe f884 	bl	8013164 <unlock_fs>
 801505c:	2301      	movs	r3, #1
 801505e:	e0dc      	b.n	801521a <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015060:	68fb      	ldr	r3, [r7, #12]
 8015062:	7d1b      	ldrb	r3, [r3, #20]
 8015064:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015068:	b2da      	uxtb	r2, r3
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801506e:	693a      	ldr	r2, [r7, #16]
 8015070:	68fb      	ldr	r3, [r7, #12]
 8015072:	69db      	ldr	r3, [r3, #28]
 8015074:	4619      	mov	r1, r3
 8015076:	4610      	mov	r0, r2
 8015078:	f7fe fadc 	bl	8013634 <clust2sect>
 801507c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801507e:	697b      	ldr	r3, [r7, #20]
 8015080:	2b00      	cmp	r3, #0
 8015082:	d109      	bne.n	8015098 <f_write+0x1be>
 8015084:	68fb      	ldr	r3, [r7, #12]
 8015086:	2202      	movs	r2, #2
 8015088:	755a      	strb	r2, [r3, #21]
 801508a:	693b      	ldr	r3, [r7, #16]
 801508c:	2102      	movs	r1, #2
 801508e:	4618      	mov	r0, r3
 8015090:	f7fe f868 	bl	8013164 <unlock_fs>
 8015094:	2302      	movs	r3, #2
 8015096:	e0c0      	b.n	801521a <f_write+0x340>
			sect += csect;
 8015098:	697a      	ldr	r2, [r7, #20]
 801509a:	69bb      	ldr	r3, [r7, #24]
 801509c:	4413      	add	r3, r2
 801509e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80150a0:	687b      	ldr	r3, [r7, #4]
 80150a2:	0a5b      	lsrs	r3, r3, #9
 80150a4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80150a6:	6a3b      	ldr	r3, [r7, #32]
 80150a8:	2b00      	cmp	r3, #0
 80150aa:	d041      	beq.n	8015130 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80150ac:	69ba      	ldr	r2, [r7, #24]
 80150ae:	6a3b      	ldr	r3, [r7, #32]
 80150b0:	4413      	add	r3, r2
 80150b2:	693a      	ldr	r2, [r7, #16]
 80150b4:	8952      	ldrh	r2, [r2, #10]
 80150b6:	4293      	cmp	r3, r2
 80150b8:	d905      	bls.n	80150c6 <f_write+0x1ec>
					cc = fs->csize - csect;
 80150ba:	693b      	ldr	r3, [r7, #16]
 80150bc:	895b      	ldrh	r3, [r3, #10]
 80150be:	461a      	mov	r2, r3
 80150c0:	69bb      	ldr	r3, [r7, #24]
 80150c2:	1ad3      	subs	r3, r2, r3
 80150c4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80150c6:	693b      	ldr	r3, [r7, #16]
 80150c8:	7858      	ldrb	r0, [r3, #1]
 80150ca:	6a3b      	ldr	r3, [r7, #32]
 80150cc:	697a      	ldr	r2, [r7, #20]
 80150ce:	69f9      	ldr	r1, [r7, #28]
 80150d0:	f7fd fef4 	bl	8012ebc <disk_write>
 80150d4:	4603      	mov	r3, r0
 80150d6:	2b00      	cmp	r3, #0
 80150d8:	d009      	beq.n	80150ee <f_write+0x214>
 80150da:	68fb      	ldr	r3, [r7, #12]
 80150dc:	2201      	movs	r2, #1
 80150de:	755a      	strb	r2, [r3, #21]
 80150e0:	693b      	ldr	r3, [r7, #16]
 80150e2:	2101      	movs	r1, #1
 80150e4:	4618      	mov	r0, r3
 80150e6:	f7fe f83d 	bl	8013164 <unlock_fs>
 80150ea:	2301      	movs	r3, #1
 80150ec:	e095      	b.n	801521a <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	6a1a      	ldr	r2, [r3, #32]
 80150f2:	697b      	ldr	r3, [r7, #20]
 80150f4:	1ad3      	subs	r3, r2, r3
 80150f6:	6a3a      	ldr	r2, [r7, #32]
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d915      	bls.n	8015128 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80150fc:	68fb      	ldr	r3, [r7, #12]
 80150fe:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8015102:	68fb      	ldr	r3, [r7, #12]
 8015104:	6a1a      	ldr	r2, [r3, #32]
 8015106:	697b      	ldr	r3, [r7, #20]
 8015108:	1ad3      	subs	r3, r2, r3
 801510a:	025b      	lsls	r3, r3, #9
 801510c:	69fa      	ldr	r2, [r7, #28]
 801510e:	4413      	add	r3, r2
 8015110:	f44f 7200 	mov.w	r2, #512	; 0x200
 8015114:	4619      	mov	r1, r3
 8015116:	f7fd ff91 	bl	801303c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801511a:	68fb      	ldr	r3, [r7, #12]
 801511c:	7d1b      	ldrb	r3, [r3, #20]
 801511e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015122:	b2da      	uxtb	r2, r3
 8015124:	68fb      	ldr	r3, [r7, #12]
 8015126:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8015128:	6a3b      	ldr	r3, [r7, #32]
 801512a:	025b      	lsls	r3, r3, #9
 801512c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801512e:	e044      	b.n	80151ba <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015130:	68fb      	ldr	r3, [r7, #12]
 8015132:	6a1b      	ldr	r3, [r3, #32]
 8015134:	697a      	ldr	r2, [r7, #20]
 8015136:	429a      	cmp	r2, r3
 8015138:	d01b      	beq.n	8015172 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801513a:	68fb      	ldr	r3, [r7, #12]
 801513c:	699a      	ldr	r2, [r3, #24]
 801513e:	68fb      	ldr	r3, [r7, #12]
 8015140:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8015142:	429a      	cmp	r2, r3
 8015144:	d215      	bcs.n	8015172 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8015146:	693b      	ldr	r3, [r7, #16]
 8015148:	7858      	ldrb	r0, [r3, #1]
 801514a:	68fb      	ldr	r3, [r7, #12]
 801514c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015150:	2301      	movs	r3, #1
 8015152:	697a      	ldr	r2, [r7, #20]
 8015154:	f7fd fe92 	bl	8012e7c <disk_read>
 8015158:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801515a:	2b00      	cmp	r3, #0
 801515c:	d009      	beq.n	8015172 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 801515e:	68fb      	ldr	r3, [r7, #12]
 8015160:	2201      	movs	r2, #1
 8015162:	755a      	strb	r2, [r3, #21]
 8015164:	693b      	ldr	r3, [r7, #16]
 8015166:	2101      	movs	r1, #1
 8015168:	4618      	mov	r0, r3
 801516a:	f7fd fffb 	bl	8013164 <unlock_fs>
 801516e:	2301      	movs	r3, #1
 8015170:	e053      	b.n	801521a <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8015172:	68fb      	ldr	r3, [r7, #12]
 8015174:	697a      	ldr	r2, [r7, #20]
 8015176:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8015178:	68fb      	ldr	r3, [r7, #12]
 801517a:	699b      	ldr	r3, [r3, #24]
 801517c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015180:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8015184:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8015186:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8015188:	687b      	ldr	r3, [r7, #4]
 801518a:	429a      	cmp	r2, r3
 801518c:	d901      	bls.n	8015192 <f_write+0x2b8>
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8015192:	68fb      	ldr	r3, [r7, #12]
 8015194:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8015198:	68fb      	ldr	r3, [r7, #12]
 801519a:	699b      	ldr	r3, [r3, #24]
 801519c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80151a0:	4413      	add	r3, r2
 80151a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80151a4:	69f9      	ldr	r1, [r7, #28]
 80151a6:	4618      	mov	r0, r3
 80151a8:	f7fd ff48 	bl	801303c <mem_cpy>
		fp->flag |= FA_DIRTY;
 80151ac:	68fb      	ldr	r3, [r7, #12]
 80151ae:	7d1b      	ldrb	r3, [r3, #20]
 80151b0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80151b4:	b2da      	uxtb	r2, r3
 80151b6:	68fb      	ldr	r3, [r7, #12]
 80151b8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80151ba:	69fa      	ldr	r2, [r7, #28]
 80151bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151be:	4413      	add	r3, r2
 80151c0:	61fb      	str	r3, [r7, #28]
 80151c2:	68fb      	ldr	r3, [r7, #12]
 80151c4:	699a      	ldr	r2, [r3, #24]
 80151c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151c8:	441a      	add	r2, r3
 80151ca:	68fb      	ldr	r3, [r7, #12]
 80151cc:	619a      	str	r2, [r3, #24]
 80151ce:	68fb      	ldr	r3, [r7, #12]
 80151d0:	68da      	ldr	r2, [r3, #12]
 80151d2:	68fb      	ldr	r3, [r7, #12]
 80151d4:	699b      	ldr	r3, [r3, #24]
 80151d6:	429a      	cmp	r2, r3
 80151d8:	bf38      	it	cc
 80151da:	461a      	movcc	r2, r3
 80151dc:	68fb      	ldr	r3, [r7, #12]
 80151de:	60da      	str	r2, [r3, #12]
 80151e0:	683b      	ldr	r3, [r7, #0]
 80151e2:	681a      	ldr	r2, [r3, #0]
 80151e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151e6:	441a      	add	r2, r3
 80151e8:	683b      	ldr	r3, [r7, #0]
 80151ea:	601a      	str	r2, [r3, #0]
 80151ec:	687a      	ldr	r2, [r7, #4]
 80151ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80151f0:	1ad3      	subs	r3, r2, r3
 80151f2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	f47f aeb6 	bne.w	8014f68 <f_write+0x8e>
 80151fc:	e000      	b.n	8015200 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80151fe:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8015200:	68fb      	ldr	r3, [r7, #12]
 8015202:	7d1b      	ldrb	r3, [r3, #20]
 8015204:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015208:	b2da      	uxtb	r2, r3
 801520a:	68fb      	ldr	r3, [r7, #12]
 801520c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801520e:	693b      	ldr	r3, [r7, #16]
 8015210:	2100      	movs	r1, #0
 8015212:	4618      	mov	r0, r3
 8015214:	f7fd ffa6 	bl	8013164 <unlock_fs>
 8015218:	2300      	movs	r3, #0
}
 801521a:	4618      	mov	r0, r3
 801521c:	3730      	adds	r7, #48	; 0x30
 801521e:	46bd      	mov	sp, r7
 8015220:	bd80      	pop	{r7, pc}

08015222 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8015222:	b580      	push	{r7, lr}
 8015224:	b086      	sub	sp, #24
 8015226:	af00      	add	r7, sp, #0
 8015228:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801522a:	687b      	ldr	r3, [r7, #4]
 801522c:	f107 0208 	add.w	r2, r7, #8
 8015230:	4611      	mov	r1, r2
 8015232:	4618      	mov	r0, r3
 8015234:	f7ff fbe0 	bl	80149f8 <validate>
 8015238:	4603      	mov	r3, r0
 801523a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801523c:	7dfb      	ldrb	r3, [r7, #23]
 801523e:	2b00      	cmp	r3, #0
 8015240:	d16d      	bne.n	801531e <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8015242:	687b      	ldr	r3, [r7, #4]
 8015244:	7d1b      	ldrb	r3, [r3, #20]
 8015246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801524a:	2b00      	cmp	r3, #0
 801524c:	d067      	beq.n	801531e <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801524e:	687b      	ldr	r3, [r7, #4]
 8015250:	7d1b      	ldrb	r3, [r3, #20]
 8015252:	b25b      	sxtb	r3, r3
 8015254:	2b00      	cmp	r3, #0
 8015256:	da1a      	bge.n	801528e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8015258:	68bb      	ldr	r3, [r7, #8]
 801525a:	7858      	ldrb	r0, [r3, #1]
 801525c:	687b      	ldr	r3, [r7, #4]
 801525e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	6a1a      	ldr	r2, [r3, #32]
 8015266:	2301      	movs	r3, #1
 8015268:	f7fd fe28 	bl	8012ebc <disk_write>
 801526c:	4603      	mov	r3, r0
 801526e:	2b00      	cmp	r3, #0
 8015270:	d006      	beq.n	8015280 <f_sync+0x5e>
 8015272:	68bb      	ldr	r3, [r7, #8]
 8015274:	2101      	movs	r1, #1
 8015276:	4618      	mov	r0, r3
 8015278:	f7fd ff74 	bl	8013164 <unlock_fs>
 801527c:	2301      	movs	r3, #1
 801527e:	e055      	b.n	801532c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	7d1b      	ldrb	r3, [r3, #20]
 8015284:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015288:	b2da      	uxtb	r2, r3
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801528e:	f7fb fc15 	bl	8010abc <get_fattime>
 8015292:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8015294:	68ba      	ldr	r2, [r7, #8]
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801529a:	4619      	mov	r1, r3
 801529c:	4610      	mov	r0, r2
 801529e:	f7fe f92d 	bl	80134fc <move_window>
 80152a2:	4603      	mov	r3, r0
 80152a4:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80152a6:	7dfb      	ldrb	r3, [r7, #23]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d138      	bne.n	801531e <f_sync+0xfc>
					dir = fp->dir_ptr;
 80152ac:	687b      	ldr	r3, [r7, #4]
 80152ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80152b0:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80152b2:	68fb      	ldr	r3, [r7, #12]
 80152b4:	330b      	adds	r3, #11
 80152b6:	781a      	ldrb	r2, [r3, #0]
 80152b8:	68fb      	ldr	r3, [r7, #12]
 80152ba:	330b      	adds	r3, #11
 80152bc:	f042 0220 	orr.w	r2, r2, #32
 80152c0:	b2d2      	uxtb	r2, r2
 80152c2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	6818      	ldr	r0, [r3, #0]
 80152c8:	687b      	ldr	r3, [r7, #4]
 80152ca:	689b      	ldr	r3, [r3, #8]
 80152cc:	461a      	mov	r2, r3
 80152ce:	68f9      	ldr	r1, [r7, #12]
 80152d0:	f7fe fe3a 	bl	8013f48 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80152d4:	68fb      	ldr	r3, [r7, #12]
 80152d6:	f103 021c 	add.w	r2, r3, #28
 80152da:	687b      	ldr	r3, [r7, #4]
 80152dc:	68db      	ldr	r3, [r3, #12]
 80152de:	4619      	mov	r1, r3
 80152e0:	4610      	mov	r0, r2
 80152e2:	f7fd fe7f 	bl	8012fe4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80152e6:	68fb      	ldr	r3, [r7, #12]
 80152e8:	3316      	adds	r3, #22
 80152ea:	6939      	ldr	r1, [r7, #16]
 80152ec:	4618      	mov	r0, r3
 80152ee:	f7fd fe79 	bl	8012fe4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80152f2:	68fb      	ldr	r3, [r7, #12]
 80152f4:	3312      	adds	r3, #18
 80152f6:	2100      	movs	r1, #0
 80152f8:	4618      	mov	r0, r3
 80152fa:	f7fd fe58 	bl	8012fae <st_word>
					fs->wflag = 1;
 80152fe:	68bb      	ldr	r3, [r7, #8]
 8015300:	2201      	movs	r2, #1
 8015302:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8015304:	68bb      	ldr	r3, [r7, #8]
 8015306:	4618      	mov	r0, r3
 8015308:	f7fe f926 	bl	8013558 <sync_fs>
 801530c:	4603      	mov	r3, r0
 801530e:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8015310:	687b      	ldr	r3, [r7, #4]
 8015312:	7d1b      	ldrb	r3, [r3, #20]
 8015314:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8015318:	b2da      	uxtb	r2, r3
 801531a:	687b      	ldr	r3, [r7, #4]
 801531c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 801531e:	68bb      	ldr	r3, [r7, #8]
 8015320:	7dfa      	ldrb	r2, [r7, #23]
 8015322:	4611      	mov	r1, r2
 8015324:	4618      	mov	r0, r3
 8015326:	f7fd ff1d 	bl	8013164 <unlock_fs>
 801532a:	7dfb      	ldrb	r3, [r7, #23]
}
 801532c:	4618      	mov	r0, r3
 801532e:	3718      	adds	r7, #24
 8015330:	46bd      	mov	sp, r7
 8015332:	bd80      	pop	{r7, pc}

08015334 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8015334:	b580      	push	{r7, lr}
 8015336:	b084      	sub	sp, #16
 8015338:	af00      	add	r7, sp, #0
 801533a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801533c:	6878      	ldr	r0, [r7, #4]
 801533e:	f7ff ff70 	bl	8015222 <f_sync>
 8015342:	4603      	mov	r3, r0
 8015344:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8015346:	7bfb      	ldrb	r3, [r7, #15]
 8015348:	2b00      	cmp	r3, #0
 801534a:	d11d      	bne.n	8015388 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801534c:	687b      	ldr	r3, [r7, #4]
 801534e:	f107 0208 	add.w	r2, r7, #8
 8015352:	4611      	mov	r1, r2
 8015354:	4618      	mov	r0, r3
 8015356:	f7ff fb4f 	bl	80149f8 <validate>
 801535a:	4603      	mov	r3, r0
 801535c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801535e:	7bfb      	ldrb	r3, [r7, #15]
 8015360:	2b00      	cmp	r3, #0
 8015362:	d111      	bne.n	8015388 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8015364:	687b      	ldr	r3, [r7, #4]
 8015366:	691b      	ldr	r3, [r3, #16]
 8015368:	4618      	mov	r0, r3
 801536a:	f7fe f823 	bl	80133b4 <dec_lock>
 801536e:	4603      	mov	r3, r0
 8015370:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8015372:	7bfb      	ldrb	r3, [r7, #15]
 8015374:	2b00      	cmp	r3, #0
 8015376:	d102      	bne.n	801537e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8015378:	687b      	ldr	r3, [r7, #4]
 801537a:	2200      	movs	r2, #0
 801537c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801537e:	68bb      	ldr	r3, [r7, #8]
 8015380:	2100      	movs	r1, #0
 8015382:	4618      	mov	r0, r3
 8015384:	f7fd feee 	bl	8013164 <unlock_fs>
#endif
		}
	}
	return res;
 8015388:	7bfb      	ldrb	r3, [r7, #15]
}
 801538a:	4618      	mov	r0, r3
 801538c:	3710      	adds	r7, #16
 801538e:	46bd      	mov	sp, r7
 8015390:	bd80      	pop	{r7, pc}

08015392 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8015392:	b580      	push	{r7, lr}
 8015394:	b090      	sub	sp, #64	; 0x40
 8015396:	af00      	add	r7, sp, #0
 8015398:	6078      	str	r0, [r7, #4]
 801539a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801539c:	687b      	ldr	r3, [r7, #4]
 801539e:	f107 0208 	add.w	r2, r7, #8
 80153a2:	4611      	mov	r1, r2
 80153a4:	4618      	mov	r0, r3
 80153a6:	f7ff fb27 	bl	80149f8 <validate>
 80153aa:	4603      	mov	r3, r0
 80153ac:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80153b0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80153b4:	2b00      	cmp	r3, #0
 80153b6:	d103      	bne.n	80153c0 <f_lseek+0x2e>
 80153b8:	687b      	ldr	r3, [r7, #4]
 80153ba:	7d5b      	ldrb	r3, [r3, #21]
 80153bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80153c0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80153c4:	2b00      	cmp	r3, #0
 80153c6:	d009      	beq.n	80153dc <f_lseek+0x4a>
 80153c8:	68bb      	ldr	r3, [r7, #8]
 80153ca:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80153ce:	4611      	mov	r1, r2
 80153d0:	4618      	mov	r0, r3
 80153d2:	f7fd fec7 	bl	8013164 <unlock_fs>
 80153d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80153da:	e229      	b.n	8015830 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153e0:	2b00      	cmp	r3, #0
 80153e2:	f000 80ea 	beq.w	80155ba <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80153e6:	683b      	ldr	r3, [r7, #0]
 80153e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80153ec:	d164      	bne.n	80154b8 <f_lseek+0x126>
			tbl = fp->cltbl;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80153f2:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80153f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80153f6:	1d1a      	adds	r2, r3, #4
 80153f8:	627a      	str	r2, [r7, #36]	; 0x24
 80153fa:	681b      	ldr	r3, [r3, #0]
 80153fc:	617b      	str	r3, [r7, #20]
 80153fe:	2302      	movs	r3, #2
 8015400:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8015402:	687b      	ldr	r3, [r7, #4]
 8015404:	689b      	ldr	r3, [r3, #8]
 8015406:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8015408:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801540a:	2b00      	cmp	r3, #0
 801540c:	d044      	beq.n	8015498 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801540e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015410:	613b      	str	r3, [r7, #16]
 8015412:	2300      	movs	r3, #0
 8015414:	62fb      	str	r3, [r7, #44]	; 0x2c
 8015416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8015418:	3302      	adds	r3, #2
 801541a:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801541c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801541e:	60fb      	str	r3, [r7, #12]
 8015420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015422:	3301      	adds	r3, #1
 8015424:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8015426:	687b      	ldr	r3, [r7, #4]
 8015428:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801542a:	4618      	mov	r0, r3
 801542c:	f7fe f921 	bl	8013672 <get_fat>
 8015430:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8015432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015434:	2b01      	cmp	r3, #1
 8015436:	d809      	bhi.n	801544c <f_lseek+0xba>
 8015438:	687b      	ldr	r3, [r7, #4]
 801543a:	2202      	movs	r2, #2
 801543c:	755a      	strb	r2, [r3, #21]
 801543e:	68bb      	ldr	r3, [r7, #8]
 8015440:	2102      	movs	r1, #2
 8015442:	4618      	mov	r0, r3
 8015444:	f7fd fe8e 	bl	8013164 <unlock_fs>
 8015448:	2302      	movs	r3, #2
 801544a:	e1f1      	b.n	8015830 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801544c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801544e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015452:	d109      	bne.n	8015468 <f_lseek+0xd6>
 8015454:	687b      	ldr	r3, [r7, #4]
 8015456:	2201      	movs	r2, #1
 8015458:	755a      	strb	r2, [r3, #21]
 801545a:	68bb      	ldr	r3, [r7, #8]
 801545c:	2101      	movs	r1, #1
 801545e:	4618      	mov	r0, r3
 8015460:	f7fd fe80 	bl	8013164 <unlock_fs>
 8015464:	2301      	movs	r3, #1
 8015466:	e1e3      	b.n	8015830 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	3301      	adds	r3, #1
 801546c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801546e:	429a      	cmp	r2, r3
 8015470:	d0d4      	beq.n	801541c <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8015472:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8015474:	697b      	ldr	r3, [r7, #20]
 8015476:	429a      	cmp	r2, r3
 8015478:	d809      	bhi.n	801548e <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 801547a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801547c:	1d1a      	adds	r2, r3, #4
 801547e:	627a      	str	r2, [r7, #36]	; 0x24
 8015480:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8015482:	601a      	str	r2, [r3, #0]
 8015484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8015486:	1d1a      	adds	r2, r3, #4
 8015488:	627a      	str	r2, [r7, #36]	; 0x24
 801548a:	693a      	ldr	r2, [r7, #16]
 801548c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801548e:	68bb      	ldr	r3, [r7, #8]
 8015490:	699b      	ldr	r3, [r3, #24]
 8015492:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8015494:	429a      	cmp	r2, r3
 8015496:	d3ba      	bcc.n	801540e <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8015498:	687b      	ldr	r3, [r7, #4]
 801549a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801549c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801549e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80154a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80154a2:	697b      	ldr	r3, [r7, #20]
 80154a4:	429a      	cmp	r2, r3
 80154a6:	d803      	bhi.n	80154b0 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 80154a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80154aa:	2200      	movs	r2, #0
 80154ac:	601a      	str	r2, [r3, #0]
 80154ae:	e1b6      	b.n	801581e <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80154b0:	2311      	movs	r3, #17
 80154b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80154b6:	e1b2      	b.n	801581e <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	68db      	ldr	r3, [r3, #12]
 80154bc:	683a      	ldr	r2, [r7, #0]
 80154be:	429a      	cmp	r2, r3
 80154c0:	d902      	bls.n	80154c8 <f_lseek+0x136>
 80154c2:	687b      	ldr	r3, [r7, #4]
 80154c4:	68db      	ldr	r3, [r3, #12]
 80154c6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	683a      	ldr	r2, [r7, #0]
 80154cc:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80154ce:	683b      	ldr	r3, [r7, #0]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	f000 81a4 	beq.w	801581e <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80154d6:	683b      	ldr	r3, [r7, #0]
 80154d8:	3b01      	subs	r3, #1
 80154da:	4619      	mov	r1, r3
 80154dc:	6878      	ldr	r0, [r7, #4]
 80154de:	f7fe fb59 	bl	8013b94 <clmt_clust>
 80154e2:	4602      	mov	r2, r0
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80154e8:	68ba      	ldr	r2, [r7, #8]
 80154ea:	687b      	ldr	r3, [r7, #4]
 80154ec:	69db      	ldr	r3, [r3, #28]
 80154ee:	4619      	mov	r1, r3
 80154f0:	4610      	mov	r0, r2
 80154f2:	f7fe f89f 	bl	8013634 <clust2sect>
 80154f6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80154f8:	69bb      	ldr	r3, [r7, #24]
 80154fa:	2b00      	cmp	r3, #0
 80154fc:	d109      	bne.n	8015512 <f_lseek+0x180>
 80154fe:	687b      	ldr	r3, [r7, #4]
 8015500:	2202      	movs	r2, #2
 8015502:	755a      	strb	r2, [r3, #21]
 8015504:	68bb      	ldr	r3, [r7, #8]
 8015506:	2102      	movs	r1, #2
 8015508:	4618      	mov	r0, r3
 801550a:	f7fd fe2b 	bl	8013164 <unlock_fs>
 801550e:	2302      	movs	r3, #2
 8015510:	e18e      	b.n	8015830 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8015512:	683b      	ldr	r3, [r7, #0]
 8015514:	3b01      	subs	r3, #1
 8015516:	0a5b      	lsrs	r3, r3, #9
 8015518:	68ba      	ldr	r2, [r7, #8]
 801551a:	8952      	ldrh	r2, [r2, #10]
 801551c:	3a01      	subs	r2, #1
 801551e:	4013      	ands	r3, r2
 8015520:	69ba      	ldr	r2, [r7, #24]
 8015522:	4413      	add	r3, r2
 8015524:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	699b      	ldr	r3, [r3, #24]
 801552a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801552e:	2b00      	cmp	r3, #0
 8015530:	f000 8175 	beq.w	801581e <f_lseek+0x48c>
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	6a1b      	ldr	r3, [r3, #32]
 8015538:	69ba      	ldr	r2, [r7, #24]
 801553a:	429a      	cmp	r2, r3
 801553c:	f000 816f 	beq.w	801581e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	7d1b      	ldrb	r3, [r3, #20]
 8015544:	b25b      	sxtb	r3, r3
 8015546:	2b00      	cmp	r3, #0
 8015548:	da1d      	bge.n	8015586 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801554a:	68bb      	ldr	r3, [r7, #8]
 801554c:	7858      	ldrb	r0, [r3, #1]
 801554e:	687b      	ldr	r3, [r7, #4]
 8015550:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	6a1a      	ldr	r2, [r3, #32]
 8015558:	2301      	movs	r3, #1
 801555a:	f7fd fcaf 	bl	8012ebc <disk_write>
 801555e:	4603      	mov	r3, r0
 8015560:	2b00      	cmp	r3, #0
 8015562:	d009      	beq.n	8015578 <f_lseek+0x1e6>
 8015564:	687b      	ldr	r3, [r7, #4]
 8015566:	2201      	movs	r2, #1
 8015568:	755a      	strb	r2, [r3, #21]
 801556a:	68bb      	ldr	r3, [r7, #8]
 801556c:	2101      	movs	r1, #1
 801556e:	4618      	mov	r0, r3
 8015570:	f7fd fdf8 	bl	8013164 <unlock_fs>
 8015574:	2301      	movs	r3, #1
 8015576:	e15b      	b.n	8015830 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	7d1b      	ldrb	r3, [r3, #20]
 801557c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8015580:	b2da      	uxtb	r2, r3
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8015586:	68bb      	ldr	r3, [r7, #8]
 8015588:	7858      	ldrb	r0, [r3, #1]
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8015590:	2301      	movs	r3, #1
 8015592:	69ba      	ldr	r2, [r7, #24]
 8015594:	f7fd fc72 	bl	8012e7c <disk_read>
 8015598:	4603      	mov	r3, r0
 801559a:	2b00      	cmp	r3, #0
 801559c:	d009      	beq.n	80155b2 <f_lseek+0x220>
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	2201      	movs	r2, #1
 80155a2:	755a      	strb	r2, [r3, #21]
 80155a4:	68bb      	ldr	r3, [r7, #8]
 80155a6:	2101      	movs	r1, #1
 80155a8:	4618      	mov	r0, r3
 80155aa:	f7fd fddb 	bl	8013164 <unlock_fs>
 80155ae:	2301      	movs	r3, #1
 80155b0:	e13e      	b.n	8015830 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 80155b2:	687b      	ldr	r3, [r7, #4]
 80155b4:	69ba      	ldr	r2, [r7, #24]
 80155b6:	621a      	str	r2, [r3, #32]
 80155b8:	e131      	b.n	801581e <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	68db      	ldr	r3, [r3, #12]
 80155be:	683a      	ldr	r2, [r7, #0]
 80155c0:	429a      	cmp	r2, r3
 80155c2:	d908      	bls.n	80155d6 <f_lseek+0x244>
 80155c4:	687b      	ldr	r3, [r7, #4]
 80155c6:	7d1b      	ldrb	r3, [r3, #20]
 80155c8:	f003 0302 	and.w	r3, r3, #2
 80155cc:	2b00      	cmp	r3, #0
 80155ce:	d102      	bne.n	80155d6 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 80155d0:	687b      	ldr	r3, [r7, #4]
 80155d2:	68db      	ldr	r3, [r3, #12]
 80155d4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	699b      	ldr	r3, [r3, #24]
 80155da:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80155dc:	2300      	movs	r3, #0
 80155de:	637b      	str	r3, [r7, #52]	; 0x34
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80155e4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80155e6:	683b      	ldr	r3, [r7, #0]
 80155e8:	2b00      	cmp	r3, #0
 80155ea:	f000 80c0 	beq.w	801576e <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80155ee:	68bb      	ldr	r3, [r7, #8]
 80155f0:	895b      	ldrh	r3, [r3, #10]
 80155f2:	025b      	lsls	r3, r3, #9
 80155f4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80155f6:	6a3b      	ldr	r3, [r7, #32]
 80155f8:	2b00      	cmp	r3, #0
 80155fa:	d01b      	beq.n	8015634 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80155fc:	683b      	ldr	r3, [r7, #0]
 80155fe:	1e5a      	subs	r2, r3, #1
 8015600:	69fb      	ldr	r3, [r7, #28]
 8015602:	fbb2 f2f3 	udiv	r2, r2, r3
 8015606:	6a3b      	ldr	r3, [r7, #32]
 8015608:	1e59      	subs	r1, r3, #1
 801560a:	69fb      	ldr	r3, [r7, #28]
 801560c:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8015610:	429a      	cmp	r2, r3
 8015612:	d30f      	bcc.n	8015634 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8015614:	6a3b      	ldr	r3, [r7, #32]
 8015616:	1e5a      	subs	r2, r3, #1
 8015618:	69fb      	ldr	r3, [r7, #28]
 801561a:	425b      	negs	r3, r3
 801561c:	401a      	ands	r2, r3
 801561e:	687b      	ldr	r3, [r7, #4]
 8015620:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8015622:	687b      	ldr	r3, [r7, #4]
 8015624:	699b      	ldr	r3, [r3, #24]
 8015626:	683a      	ldr	r2, [r7, #0]
 8015628:	1ad3      	subs	r3, r2, r3
 801562a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801562c:	687b      	ldr	r3, [r7, #4]
 801562e:	69db      	ldr	r3, [r3, #28]
 8015630:	63bb      	str	r3, [r7, #56]	; 0x38
 8015632:	e02c      	b.n	801568e <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8015634:	687b      	ldr	r3, [r7, #4]
 8015636:	689b      	ldr	r3, [r3, #8]
 8015638:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801563a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801563c:	2b00      	cmp	r3, #0
 801563e:	d123      	bne.n	8015688 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	2100      	movs	r1, #0
 8015644:	4618      	mov	r0, r3
 8015646:	f7fe fa0d 	bl	8013a64 <create_chain>
 801564a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801564c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801564e:	2b01      	cmp	r3, #1
 8015650:	d109      	bne.n	8015666 <f_lseek+0x2d4>
 8015652:	687b      	ldr	r3, [r7, #4]
 8015654:	2202      	movs	r2, #2
 8015656:	755a      	strb	r2, [r3, #21]
 8015658:	68bb      	ldr	r3, [r7, #8]
 801565a:	2102      	movs	r1, #2
 801565c:	4618      	mov	r0, r3
 801565e:	f7fd fd81 	bl	8013164 <unlock_fs>
 8015662:	2302      	movs	r3, #2
 8015664:	e0e4      	b.n	8015830 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8015666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015668:	f1b3 3fff 	cmp.w	r3, #4294967295
 801566c:	d109      	bne.n	8015682 <f_lseek+0x2f0>
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	2201      	movs	r2, #1
 8015672:	755a      	strb	r2, [r3, #21]
 8015674:	68bb      	ldr	r3, [r7, #8]
 8015676:	2101      	movs	r1, #1
 8015678:	4618      	mov	r0, r3
 801567a:	f7fd fd73 	bl	8013164 <unlock_fs>
 801567e:	2301      	movs	r3, #1
 8015680:	e0d6      	b.n	8015830 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8015682:	687b      	ldr	r3, [r7, #4]
 8015684:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015686:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8015688:	687b      	ldr	r3, [r7, #4]
 801568a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801568c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801568e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8015690:	2b00      	cmp	r3, #0
 8015692:	d06c      	beq.n	801576e <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8015694:	e044      	b.n	8015720 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8015696:	683a      	ldr	r2, [r7, #0]
 8015698:	69fb      	ldr	r3, [r7, #28]
 801569a:	1ad3      	subs	r3, r2, r3
 801569c:	603b      	str	r3, [r7, #0]
 801569e:	687b      	ldr	r3, [r7, #4]
 80156a0:	699a      	ldr	r2, [r3, #24]
 80156a2:	69fb      	ldr	r3, [r7, #28]
 80156a4:	441a      	add	r2, r3
 80156a6:	687b      	ldr	r3, [r7, #4]
 80156a8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 80156aa:	687b      	ldr	r3, [r7, #4]
 80156ac:	7d1b      	ldrb	r3, [r3, #20]
 80156ae:	f003 0302 	and.w	r3, r3, #2
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d00b      	beq.n	80156ce <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 80156b6:	687b      	ldr	r3, [r7, #4]
 80156b8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80156ba:	4618      	mov	r0, r3
 80156bc:	f7fe f9d2 	bl	8013a64 <create_chain>
 80156c0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80156c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d108      	bne.n	80156da <f_lseek+0x348>
							ofs = 0; break;
 80156c8:	2300      	movs	r3, #0
 80156ca:	603b      	str	r3, [r7, #0]
 80156cc:	e02c      	b.n	8015728 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80156d2:	4618      	mov	r0, r3
 80156d4:	f7fd ffcd 	bl	8013672 <get_fat>
 80156d8:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80156da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80156e0:	d109      	bne.n	80156f6 <f_lseek+0x364>
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	2201      	movs	r2, #1
 80156e6:	755a      	strb	r2, [r3, #21]
 80156e8:	68bb      	ldr	r3, [r7, #8]
 80156ea:	2101      	movs	r1, #1
 80156ec:	4618      	mov	r0, r3
 80156ee:	f7fd fd39 	bl	8013164 <unlock_fs>
 80156f2:	2301      	movs	r3, #1
 80156f4:	e09c      	b.n	8015830 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80156f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80156f8:	2b01      	cmp	r3, #1
 80156fa:	d904      	bls.n	8015706 <f_lseek+0x374>
 80156fc:	68bb      	ldr	r3, [r7, #8]
 80156fe:	699b      	ldr	r3, [r3, #24]
 8015700:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8015702:	429a      	cmp	r2, r3
 8015704:	d309      	bcc.n	801571a <f_lseek+0x388>
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	2202      	movs	r2, #2
 801570a:	755a      	strb	r2, [r3, #21]
 801570c:	68bb      	ldr	r3, [r7, #8]
 801570e:	2102      	movs	r1, #2
 8015710:	4618      	mov	r0, r3
 8015712:	f7fd fd27 	bl	8013164 <unlock_fs>
 8015716:	2302      	movs	r3, #2
 8015718:	e08a      	b.n	8015830 <f_lseek+0x49e>
					fp->clust = clst;
 801571a:	687b      	ldr	r3, [r7, #4]
 801571c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801571e:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8015720:	683a      	ldr	r2, [r7, #0]
 8015722:	69fb      	ldr	r3, [r7, #28]
 8015724:	429a      	cmp	r2, r3
 8015726:	d8b6      	bhi.n	8015696 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	699a      	ldr	r2, [r3, #24]
 801572c:	683b      	ldr	r3, [r7, #0]
 801572e:	441a      	add	r2, r3
 8015730:	687b      	ldr	r3, [r7, #4]
 8015732:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8015734:	683b      	ldr	r3, [r7, #0]
 8015736:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801573a:	2b00      	cmp	r3, #0
 801573c:	d017      	beq.n	801576e <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801573e:	68bb      	ldr	r3, [r7, #8]
 8015740:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8015742:	4618      	mov	r0, r3
 8015744:	f7fd ff76 	bl	8013634 <clust2sect>
 8015748:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801574a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801574c:	2b00      	cmp	r3, #0
 801574e:	d109      	bne.n	8015764 <f_lseek+0x3d2>
 8015750:	687b      	ldr	r3, [r7, #4]
 8015752:	2202      	movs	r2, #2
 8015754:	755a      	strb	r2, [r3, #21]
 8015756:	68bb      	ldr	r3, [r7, #8]
 8015758:	2102      	movs	r1, #2
 801575a:	4618      	mov	r0, r3
 801575c:	f7fd fd02 	bl	8013164 <unlock_fs>
 8015760:	2302      	movs	r3, #2
 8015762:	e065      	b.n	8015830 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8015764:	683b      	ldr	r3, [r7, #0]
 8015766:	0a5b      	lsrs	r3, r3, #9
 8015768:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801576a:	4413      	add	r3, r2
 801576c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	699a      	ldr	r2, [r3, #24]
 8015772:	687b      	ldr	r3, [r7, #4]
 8015774:	68db      	ldr	r3, [r3, #12]
 8015776:	429a      	cmp	r2, r3
 8015778:	d90a      	bls.n	8015790 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 801577a:	687b      	ldr	r3, [r7, #4]
 801577c:	699a      	ldr	r2, [r3, #24]
 801577e:	687b      	ldr	r3, [r7, #4]
 8015780:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	7d1b      	ldrb	r3, [r3, #20]
 8015786:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801578a:	b2da      	uxtb	r2, r3
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8015790:	687b      	ldr	r3, [r7, #4]
 8015792:	699b      	ldr	r3, [r3, #24]
 8015794:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8015798:	2b00      	cmp	r3, #0
 801579a:	d040      	beq.n	801581e <f_lseek+0x48c>
 801579c:	687b      	ldr	r3, [r7, #4]
 801579e:	6a1b      	ldr	r3, [r3, #32]
 80157a0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80157a2:	429a      	cmp	r2, r3
 80157a4:	d03b      	beq.n	801581e <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80157a6:	687b      	ldr	r3, [r7, #4]
 80157a8:	7d1b      	ldrb	r3, [r3, #20]
 80157aa:	b25b      	sxtb	r3, r3
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	da1d      	bge.n	80157ec <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80157b0:	68bb      	ldr	r3, [r7, #8]
 80157b2:	7858      	ldrb	r0, [r3, #1]
 80157b4:	687b      	ldr	r3, [r7, #4]
 80157b6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80157ba:	687b      	ldr	r3, [r7, #4]
 80157bc:	6a1a      	ldr	r2, [r3, #32]
 80157be:	2301      	movs	r3, #1
 80157c0:	f7fd fb7c 	bl	8012ebc <disk_write>
 80157c4:	4603      	mov	r3, r0
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d009      	beq.n	80157de <f_lseek+0x44c>
 80157ca:	687b      	ldr	r3, [r7, #4]
 80157cc:	2201      	movs	r2, #1
 80157ce:	755a      	strb	r2, [r3, #21]
 80157d0:	68bb      	ldr	r3, [r7, #8]
 80157d2:	2101      	movs	r1, #1
 80157d4:	4618      	mov	r0, r3
 80157d6:	f7fd fcc5 	bl	8013164 <unlock_fs>
 80157da:	2301      	movs	r3, #1
 80157dc:	e028      	b.n	8015830 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80157de:	687b      	ldr	r3, [r7, #4]
 80157e0:	7d1b      	ldrb	r3, [r3, #20]
 80157e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80157e6:	b2da      	uxtb	r2, r3
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80157ec:	68bb      	ldr	r3, [r7, #8]
 80157ee:	7858      	ldrb	r0, [r3, #1]
 80157f0:	687b      	ldr	r3, [r7, #4]
 80157f2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80157f6:	2301      	movs	r3, #1
 80157f8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80157fa:	f7fd fb3f 	bl	8012e7c <disk_read>
 80157fe:	4603      	mov	r3, r0
 8015800:	2b00      	cmp	r3, #0
 8015802:	d009      	beq.n	8015818 <f_lseek+0x486>
 8015804:	687b      	ldr	r3, [r7, #4]
 8015806:	2201      	movs	r2, #1
 8015808:	755a      	strb	r2, [r3, #21]
 801580a:	68bb      	ldr	r3, [r7, #8]
 801580c:	2101      	movs	r1, #1
 801580e:	4618      	mov	r0, r3
 8015810:	f7fd fca8 	bl	8013164 <unlock_fs>
 8015814:	2301      	movs	r3, #1
 8015816:	e00b      	b.n	8015830 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 8015818:	687b      	ldr	r3, [r7, #4]
 801581a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801581c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 801581e:	68bb      	ldr	r3, [r7, #8]
 8015820:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8015824:	4611      	mov	r1, r2
 8015826:	4618      	mov	r0, r3
 8015828:	f7fd fc9c 	bl	8013164 <unlock_fs>
 801582c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8015830:	4618      	mov	r0, r3
 8015832:	3740      	adds	r7, #64	; 0x40
 8015834:	46bd      	mov	sp, r7
 8015836:	bd80      	pop	{r7, pc}

08015838 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8015838:	b580      	push	{r7, lr}
 801583a:	b086      	sub	sp, #24
 801583c:	af00      	add	r7, sp, #0
 801583e:	6078      	str	r0, [r7, #4]
 8015840:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8015842:	687b      	ldr	r3, [r7, #4]
 8015844:	2b00      	cmp	r3, #0
 8015846:	d101      	bne.n	801584c <f_opendir+0x14>
 8015848:	2309      	movs	r3, #9
 801584a:	e06a      	b.n	8015922 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 801584c:	687b      	ldr	r3, [r7, #4]
 801584e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8015850:	f107 010c 	add.w	r1, r7, #12
 8015854:	463b      	mov	r3, r7
 8015856:	2200      	movs	r2, #0
 8015858:	4618      	mov	r0, r3
 801585a:	f7fe fe79 	bl	8014550 <find_volume>
 801585e:	4603      	mov	r3, r0
 8015860:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8015862:	7dfb      	ldrb	r3, [r7, #23]
 8015864:	2b00      	cmp	r3, #0
 8015866:	d14f      	bne.n	8015908 <f_opendir+0xd0>
		obj->fs = fs;
 8015868:	68fa      	ldr	r2, [r7, #12]
 801586a:	693b      	ldr	r3, [r7, #16]
 801586c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 801586e:	683b      	ldr	r3, [r7, #0]
 8015870:	4619      	mov	r1, r3
 8015872:	6878      	ldr	r0, [r7, #4]
 8015874:	f7fe fd60 	bl	8014338 <follow_path>
 8015878:	4603      	mov	r3, r0
 801587a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 801587c:	7dfb      	ldrb	r3, [r7, #23]
 801587e:	2b00      	cmp	r3, #0
 8015880:	d13d      	bne.n	80158fe <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8015882:	687b      	ldr	r3, [r7, #4]
 8015884:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8015888:	b25b      	sxtb	r3, r3
 801588a:	2b00      	cmp	r3, #0
 801588c:	db12      	blt.n	80158b4 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 801588e:	693b      	ldr	r3, [r7, #16]
 8015890:	799b      	ldrb	r3, [r3, #6]
 8015892:	f003 0310 	and.w	r3, r3, #16
 8015896:	2b00      	cmp	r3, #0
 8015898:	d00a      	beq.n	80158b0 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 801589a:	68fa      	ldr	r2, [r7, #12]
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	6a1b      	ldr	r3, [r3, #32]
 80158a0:	4619      	mov	r1, r3
 80158a2:	4610      	mov	r0, r2
 80158a4:	f7fe fb31 	bl	8013f0a <ld_clust>
 80158a8:	4602      	mov	r2, r0
 80158aa:	693b      	ldr	r3, [r7, #16]
 80158ac:	609a      	str	r2, [r3, #8]
 80158ae:	e001      	b.n	80158b4 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 80158b0:	2305      	movs	r3, #5
 80158b2:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 80158b4:	7dfb      	ldrb	r3, [r7, #23]
 80158b6:	2b00      	cmp	r3, #0
 80158b8:	d121      	bne.n	80158fe <f_opendir+0xc6>
				obj->id = fs->id;
 80158ba:	68fb      	ldr	r3, [r7, #12]
 80158bc:	88da      	ldrh	r2, [r3, #6]
 80158be:	693b      	ldr	r3, [r7, #16]
 80158c0:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 80158c2:	2100      	movs	r1, #0
 80158c4:	6878      	ldr	r0, [r7, #4]
 80158c6:	f7fe f999 	bl	8013bfc <dir_sdi>
 80158ca:	4603      	mov	r3, r0
 80158cc:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 80158ce:	7dfb      	ldrb	r3, [r7, #23]
 80158d0:	2b00      	cmp	r3, #0
 80158d2:	d114      	bne.n	80158fe <f_opendir+0xc6>
					if (obj->sclust) {
 80158d4:	693b      	ldr	r3, [r7, #16]
 80158d6:	689b      	ldr	r3, [r3, #8]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d00d      	beq.n	80158f8 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 80158dc:	2100      	movs	r1, #0
 80158de:	6878      	ldr	r0, [r7, #4]
 80158e0:	f7fd fcda 	bl	8013298 <inc_lock>
 80158e4:	4602      	mov	r2, r0
 80158e6:	693b      	ldr	r3, [r7, #16]
 80158e8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 80158ea:	693b      	ldr	r3, [r7, #16]
 80158ec:	691b      	ldr	r3, [r3, #16]
 80158ee:	2b00      	cmp	r3, #0
 80158f0:	d105      	bne.n	80158fe <f_opendir+0xc6>
 80158f2:	2312      	movs	r3, #18
 80158f4:	75fb      	strb	r3, [r7, #23]
 80158f6:	e002      	b.n	80158fe <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 80158f8:	693b      	ldr	r3, [r7, #16]
 80158fa:	2200      	movs	r2, #0
 80158fc:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 80158fe:	7dfb      	ldrb	r3, [r7, #23]
 8015900:	2b04      	cmp	r3, #4
 8015902:	d101      	bne.n	8015908 <f_opendir+0xd0>
 8015904:	2305      	movs	r3, #5
 8015906:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8015908:	7dfb      	ldrb	r3, [r7, #23]
 801590a:	2b00      	cmp	r3, #0
 801590c:	d002      	beq.n	8015914 <f_opendir+0xdc>
 801590e:	693b      	ldr	r3, [r7, #16]
 8015910:	2200      	movs	r2, #0
 8015912:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8015914:	68fb      	ldr	r3, [r7, #12]
 8015916:	7dfa      	ldrb	r2, [r7, #23]
 8015918:	4611      	mov	r1, r2
 801591a:	4618      	mov	r0, r3
 801591c:	f7fd fc22 	bl	8013164 <unlock_fs>
 8015920:	7dfb      	ldrb	r3, [r7, #23]
}
 8015922:	4618      	mov	r0, r3
 8015924:	3718      	adds	r7, #24
 8015926:	46bd      	mov	sp, r7
 8015928:	bd80      	pop	{r7, pc}

0801592a <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 801592a:	b580      	push	{r7, lr}
 801592c:	b084      	sub	sp, #16
 801592e:	af00      	add	r7, sp, #0
 8015930:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8015932:	687b      	ldr	r3, [r7, #4]
 8015934:	f107 0208 	add.w	r2, r7, #8
 8015938:	4611      	mov	r1, r2
 801593a:	4618      	mov	r0, r3
 801593c:	f7ff f85c 	bl	80149f8 <validate>
 8015940:	4603      	mov	r3, r0
 8015942:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8015944:	7bfb      	ldrb	r3, [r7, #15]
 8015946:	2b00      	cmp	r3, #0
 8015948:	d115      	bne.n	8015976 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 801594a:	687b      	ldr	r3, [r7, #4]
 801594c:	691b      	ldr	r3, [r3, #16]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d006      	beq.n	8015960 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8015952:	687b      	ldr	r3, [r7, #4]
 8015954:	691b      	ldr	r3, [r3, #16]
 8015956:	4618      	mov	r0, r3
 8015958:	f7fd fd2c 	bl	80133b4 <dec_lock>
 801595c:	4603      	mov	r3, r0
 801595e:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8015960:	7bfb      	ldrb	r3, [r7, #15]
 8015962:	2b00      	cmp	r3, #0
 8015964:	d102      	bne.n	801596c <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8015966:	687b      	ldr	r3, [r7, #4]
 8015968:	2200      	movs	r2, #0
 801596a:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 801596c:	68bb      	ldr	r3, [r7, #8]
 801596e:	2100      	movs	r1, #0
 8015970:	4618      	mov	r0, r3
 8015972:	f7fd fbf7 	bl	8013164 <unlock_fs>
#endif
	}
	return res;
 8015976:	7bfb      	ldrb	r3, [r7, #15]
}
 8015978:	4618      	mov	r0, r3
 801597a:	3710      	adds	r7, #16
 801597c:	46bd      	mov	sp, r7
 801597e:	bd80      	pop	{r7, pc}

08015980 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8015980:	b580      	push	{r7, lr}
 8015982:	b084      	sub	sp, #16
 8015984:	af00      	add	r7, sp, #0
 8015986:	6078      	str	r0, [r7, #4]
 8015988:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 801598a:	687b      	ldr	r3, [r7, #4]
 801598c:	f107 0208 	add.w	r2, r7, #8
 8015990:	4611      	mov	r1, r2
 8015992:	4618      	mov	r0, r3
 8015994:	f7ff f830 	bl	80149f8 <validate>
 8015998:	4603      	mov	r3, r0
 801599a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 801599c:	7bfb      	ldrb	r3, [r7, #15]
 801599e:	2b00      	cmp	r3, #0
 80159a0:	d126      	bne.n	80159f0 <f_readdir+0x70>
		if (!fno) {
 80159a2:	683b      	ldr	r3, [r7, #0]
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d106      	bne.n	80159b6 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 80159a8:	2100      	movs	r1, #0
 80159aa:	6878      	ldr	r0, [r7, #4]
 80159ac:	f7fe f926 	bl	8013bfc <dir_sdi>
 80159b0:	4603      	mov	r3, r0
 80159b2:	73fb      	strb	r3, [r7, #15]
 80159b4:	e01c      	b.n	80159f0 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 80159b6:	2100      	movs	r1, #0
 80159b8:	6878      	ldr	r0, [r7, #4]
 80159ba:	f7fe fae5 	bl	8013f88 <dir_read>
 80159be:	4603      	mov	r3, r0
 80159c0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 80159c2:	7bfb      	ldrb	r3, [r7, #15]
 80159c4:	2b04      	cmp	r3, #4
 80159c6:	d101      	bne.n	80159cc <f_readdir+0x4c>
 80159c8:	2300      	movs	r3, #0
 80159ca:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 80159cc:	7bfb      	ldrb	r3, [r7, #15]
 80159ce:	2b00      	cmp	r3, #0
 80159d0:	d10e      	bne.n	80159f0 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 80159d2:	6839      	ldr	r1, [r7, #0]
 80159d4:	6878      	ldr	r0, [r7, #4]
 80159d6:	f7fe fbbb 	bl	8014150 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 80159da:	2100      	movs	r1, #0
 80159dc:	6878      	ldr	r0, [r7, #4]
 80159de:	f7fe f988 	bl	8013cf2 <dir_next>
 80159e2:	4603      	mov	r3, r0
 80159e4:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 80159e6:	7bfb      	ldrb	r3, [r7, #15]
 80159e8:	2b04      	cmp	r3, #4
 80159ea:	d101      	bne.n	80159f0 <f_readdir+0x70>
 80159ec:	2300      	movs	r3, #0
 80159ee:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 80159f0:	68bb      	ldr	r3, [r7, #8]
 80159f2:	7bfa      	ldrb	r2, [r7, #15]
 80159f4:	4611      	mov	r1, r2
 80159f6:	4618      	mov	r0, r3
 80159f8:	f7fd fbb4 	bl	8013164 <unlock_fs>
 80159fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80159fe:	4618      	mov	r0, r3
 8015a00:	3710      	adds	r7, #16
 8015a02:	46bd      	mov	sp, r7
 8015a04:	bd80      	pop	{r7, pc}
	...

08015a08 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8015a08:	b480      	push	{r7}
 8015a0a:	b087      	sub	sp, #28
 8015a0c:	af00      	add	r7, sp, #0
 8015a0e:	60f8      	str	r0, [r7, #12]
 8015a10:	60b9      	str	r1, [r7, #8]
 8015a12:	4613      	mov	r3, r2
 8015a14:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8015a16:	2301      	movs	r3, #1
 8015a18:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8015a1a:	2300      	movs	r3, #0
 8015a1c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8015a1e:	4b1f      	ldr	r3, [pc, #124]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a20:	7a5b      	ldrb	r3, [r3, #9]
 8015a22:	b2db      	uxtb	r3, r3
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d131      	bne.n	8015a8c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8015a28:	4b1c      	ldr	r3, [pc, #112]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a2a:	7a5b      	ldrb	r3, [r3, #9]
 8015a2c:	b2db      	uxtb	r3, r3
 8015a2e:	461a      	mov	r2, r3
 8015a30:	4b1a      	ldr	r3, [pc, #104]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a32:	2100      	movs	r1, #0
 8015a34:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8015a36:	4b19      	ldr	r3, [pc, #100]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a38:	7a5b      	ldrb	r3, [r3, #9]
 8015a3a:	b2db      	uxtb	r3, r3
 8015a3c:	4a17      	ldr	r2, [pc, #92]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a3e:	009b      	lsls	r3, r3, #2
 8015a40:	4413      	add	r3, r2
 8015a42:	68fa      	ldr	r2, [r7, #12]
 8015a44:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8015a46:	4b15      	ldr	r3, [pc, #84]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a48:	7a5b      	ldrb	r3, [r3, #9]
 8015a4a:	b2db      	uxtb	r3, r3
 8015a4c:	461a      	mov	r2, r3
 8015a4e:	4b13      	ldr	r3, [pc, #76]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a50:	4413      	add	r3, r2
 8015a52:	79fa      	ldrb	r2, [r7, #7]
 8015a54:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8015a56:	4b11      	ldr	r3, [pc, #68]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a58:	7a5b      	ldrb	r3, [r3, #9]
 8015a5a:	b2db      	uxtb	r3, r3
 8015a5c:	1c5a      	adds	r2, r3, #1
 8015a5e:	b2d1      	uxtb	r1, r2
 8015a60:	4a0e      	ldr	r2, [pc, #56]	; (8015a9c <FATFS_LinkDriverEx+0x94>)
 8015a62:	7251      	strb	r1, [r2, #9]
 8015a64:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8015a66:	7dbb      	ldrb	r3, [r7, #22]
 8015a68:	3330      	adds	r3, #48	; 0x30
 8015a6a:	b2da      	uxtb	r2, r3
 8015a6c:	68bb      	ldr	r3, [r7, #8]
 8015a6e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8015a70:	68bb      	ldr	r3, [r7, #8]
 8015a72:	3301      	adds	r3, #1
 8015a74:	223a      	movs	r2, #58	; 0x3a
 8015a76:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8015a78:	68bb      	ldr	r3, [r7, #8]
 8015a7a:	3302      	adds	r3, #2
 8015a7c:	222f      	movs	r2, #47	; 0x2f
 8015a7e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8015a80:	68bb      	ldr	r3, [r7, #8]
 8015a82:	3303      	adds	r3, #3
 8015a84:	2200      	movs	r2, #0
 8015a86:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8015a88:	2300      	movs	r3, #0
 8015a8a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8015a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8015a8e:	4618      	mov	r0, r3
 8015a90:	371c      	adds	r7, #28
 8015a92:	46bd      	mov	sp, r7
 8015a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015a98:	4770      	bx	lr
 8015a9a:	bf00      	nop
 8015a9c:	2000085c 	.word	0x2000085c

08015aa0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8015aa0:	b580      	push	{r7, lr}
 8015aa2:	b082      	sub	sp, #8
 8015aa4:	af00      	add	r7, sp, #0
 8015aa6:	6078      	str	r0, [r7, #4]
 8015aa8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8015aaa:	2200      	movs	r2, #0
 8015aac:	6839      	ldr	r1, [r7, #0]
 8015aae:	6878      	ldr	r0, [r7, #4]
 8015ab0:	f7ff ffaa 	bl	8015a08 <FATFS_LinkDriverEx>
 8015ab4:	4603      	mov	r3, r0
}
 8015ab6:	4618      	mov	r0, r3
 8015ab8:	3708      	adds	r7, #8
 8015aba:	46bd      	mov	sp, r7
 8015abc:	bd80      	pop	{r7, pc}

08015abe <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8015abe:	b580      	push	{r7, lr}
 8015ac0:	b084      	sub	sp, #16
 8015ac2:	af00      	add	r7, sp, #0
 8015ac4:	4603      	mov	r3, r0
 8015ac6:	6039      	str	r1, [r7, #0]
 8015ac8:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8015aca:	2200      	movs	r2, #0
 8015acc:	2101      	movs	r1, #1
 8015ace:	2001      	movs	r0, #1
 8015ad0:	f000 f9e6 	bl	8015ea0 <osSemaphoreNew>
 8015ad4:	4602      	mov	r2, r0
 8015ad6:	683b      	ldr	r3, [r7, #0]
 8015ad8:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8015ada:	683b      	ldr	r3, [r7, #0]
 8015adc:	681b      	ldr	r3, [r3, #0]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	bf14      	ite	ne
 8015ae2:	2301      	movne	r3, #1
 8015ae4:	2300      	moveq	r3, #0
 8015ae6:	b2db      	uxtb	r3, r3
 8015ae8:	60fb      	str	r3, [r7, #12]

    return ret;
 8015aea:	68fb      	ldr	r3, [r7, #12]
}
 8015aec:	4618      	mov	r0, r3
 8015aee:	3710      	adds	r7, #16
 8015af0:	46bd      	mov	sp, r7
 8015af2:	bd80      	pop	{r7, pc}

08015af4 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8015af4:	b580      	push	{r7, lr}
 8015af6:	b082      	sub	sp, #8
 8015af8:	af00      	add	r7, sp, #0
 8015afa:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8015afc:	6878      	ldr	r0, [r7, #4]
 8015afe:	f000 faef 	bl	80160e0 <osSemaphoreDelete>
#endif
    return 1;
 8015b02:	2301      	movs	r3, #1
}
 8015b04:	4618      	mov	r0, r3
 8015b06:	3708      	adds	r7, #8
 8015b08:	46bd      	mov	sp, r7
 8015b0a:	bd80      	pop	{r7, pc}

08015b0c <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8015b0c:	b580      	push	{r7, lr}
 8015b0e:	b084      	sub	sp, #16
 8015b10:	af00      	add	r7, sp, #0
 8015b12:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8015b14:	2300      	movs	r3, #0
 8015b16:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8015b18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8015b1c:	6878      	ldr	r0, [r7, #4]
 8015b1e:	f000 fa49 	bl	8015fb4 <osSemaphoreAcquire>
 8015b22:	4603      	mov	r3, r0
 8015b24:	2b00      	cmp	r3, #0
 8015b26:	d101      	bne.n	8015b2c <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8015b28:	2301      	movs	r3, #1
 8015b2a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8015b2c:	68fb      	ldr	r3, [r7, #12]
}
 8015b2e:	4618      	mov	r0, r3
 8015b30:	3710      	adds	r7, #16
 8015b32:	46bd      	mov	sp, r7
 8015b34:	bd80      	pop	{r7, pc}

08015b36 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8015b36:	b580      	push	{r7, lr}
 8015b38:	b082      	sub	sp, #8
 8015b3a:	af00      	add	r7, sp, #0
 8015b3c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8015b3e:	6878      	ldr	r0, [r7, #4]
 8015b40:	f000 fa8a 	bl	8016058 <osSemaphoreRelease>
#endif
}
 8015b44:	bf00      	nop
 8015b46:	3708      	adds	r7, #8
 8015b48:	46bd      	mov	sp, r7
 8015b4a:	bd80      	pop	{r7, pc}

08015b4c <__NVIC_SetPriority>:
{
 8015b4c:	b480      	push	{r7}
 8015b4e:	b083      	sub	sp, #12
 8015b50:	af00      	add	r7, sp, #0
 8015b52:	4603      	mov	r3, r0
 8015b54:	6039      	str	r1, [r7, #0]
 8015b56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8015b58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015b5c:	2b00      	cmp	r3, #0
 8015b5e:	db0a      	blt.n	8015b76 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015b60:	683b      	ldr	r3, [r7, #0]
 8015b62:	b2da      	uxtb	r2, r3
 8015b64:	490c      	ldr	r1, [pc, #48]	; (8015b98 <__NVIC_SetPriority+0x4c>)
 8015b66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8015b6a:	0112      	lsls	r2, r2, #4
 8015b6c:	b2d2      	uxtb	r2, r2
 8015b6e:	440b      	add	r3, r1
 8015b70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8015b74:	e00a      	b.n	8015b8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8015b76:	683b      	ldr	r3, [r7, #0]
 8015b78:	b2da      	uxtb	r2, r3
 8015b7a:	4908      	ldr	r1, [pc, #32]	; (8015b9c <__NVIC_SetPriority+0x50>)
 8015b7c:	79fb      	ldrb	r3, [r7, #7]
 8015b7e:	f003 030f 	and.w	r3, r3, #15
 8015b82:	3b04      	subs	r3, #4
 8015b84:	0112      	lsls	r2, r2, #4
 8015b86:	b2d2      	uxtb	r2, r2
 8015b88:	440b      	add	r3, r1
 8015b8a:	761a      	strb	r2, [r3, #24]
}
 8015b8c:	bf00      	nop
 8015b8e:	370c      	adds	r7, #12
 8015b90:	46bd      	mov	sp, r7
 8015b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015b96:	4770      	bx	lr
 8015b98:	e000e100 	.word	0xe000e100
 8015b9c:	e000ed00 	.word	0xe000ed00

08015ba0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8015ba0:	b580      	push	{r7, lr}
 8015ba2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8015ba4:	4b05      	ldr	r3, [pc, #20]	; (8015bbc <SysTick_Handler+0x1c>)
 8015ba6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8015ba8:	f002 fb74 	bl	8018294 <xTaskGetSchedulerState>
 8015bac:	4603      	mov	r3, r0
 8015bae:	2b01      	cmp	r3, #1
 8015bb0:	d001      	beq.n	8015bb6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8015bb2:	f003 fa59 	bl	8019068 <xPortSysTickHandler>
  }
}
 8015bb6:	bf00      	nop
 8015bb8:	bd80      	pop	{r7, pc}
 8015bba:	bf00      	nop
 8015bbc:	e000e010 	.word	0xe000e010

08015bc0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8015bc0:	b580      	push	{r7, lr}
 8015bc2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8015bc4:	2100      	movs	r1, #0
 8015bc6:	f06f 0004 	mvn.w	r0, #4
 8015bca:	f7ff ffbf 	bl	8015b4c <__NVIC_SetPriority>
#endif
}
 8015bce:	bf00      	nop
 8015bd0:	bd80      	pop	{r7, pc}
	...

08015bd4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8015bd4:	b480      	push	{r7}
 8015bd6:	b083      	sub	sp, #12
 8015bd8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015bda:	f3ef 8305 	mrs	r3, IPSR
 8015bde:	603b      	str	r3, [r7, #0]
  return(result);
 8015be0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015be2:	2b00      	cmp	r3, #0
 8015be4:	d003      	beq.n	8015bee <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8015be6:	f06f 0305 	mvn.w	r3, #5
 8015bea:	607b      	str	r3, [r7, #4]
 8015bec:	e00c      	b.n	8015c08 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8015bee:	4b0a      	ldr	r3, [pc, #40]	; (8015c18 <osKernelInitialize+0x44>)
 8015bf0:	681b      	ldr	r3, [r3, #0]
 8015bf2:	2b00      	cmp	r3, #0
 8015bf4:	d105      	bne.n	8015c02 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8015bf6:	4b08      	ldr	r3, [pc, #32]	; (8015c18 <osKernelInitialize+0x44>)
 8015bf8:	2201      	movs	r2, #1
 8015bfa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	607b      	str	r3, [r7, #4]
 8015c00:	e002      	b.n	8015c08 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8015c02:	f04f 33ff 	mov.w	r3, #4294967295
 8015c06:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015c08:	687b      	ldr	r3, [r7, #4]
}
 8015c0a:	4618      	mov	r0, r3
 8015c0c:	370c      	adds	r7, #12
 8015c0e:	46bd      	mov	sp, r7
 8015c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c14:	4770      	bx	lr
 8015c16:	bf00      	nop
 8015c18:	20000868 	.word	0x20000868

08015c1c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8015c1c:	b580      	push	{r7, lr}
 8015c1e:	b082      	sub	sp, #8
 8015c20:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015c22:	f3ef 8305 	mrs	r3, IPSR
 8015c26:	603b      	str	r3, [r7, #0]
  return(result);
 8015c28:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015c2a:	2b00      	cmp	r3, #0
 8015c2c:	d003      	beq.n	8015c36 <osKernelStart+0x1a>
    stat = osErrorISR;
 8015c2e:	f06f 0305 	mvn.w	r3, #5
 8015c32:	607b      	str	r3, [r7, #4]
 8015c34:	e010      	b.n	8015c58 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8015c36:	4b0b      	ldr	r3, [pc, #44]	; (8015c64 <osKernelStart+0x48>)
 8015c38:	681b      	ldr	r3, [r3, #0]
 8015c3a:	2b01      	cmp	r3, #1
 8015c3c:	d109      	bne.n	8015c52 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8015c3e:	f7ff ffbf 	bl	8015bc0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8015c42:	4b08      	ldr	r3, [pc, #32]	; (8015c64 <osKernelStart+0x48>)
 8015c44:	2202      	movs	r2, #2
 8015c46:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8015c48:	f001 feb8 	bl	80179bc <vTaskStartScheduler>
      stat = osOK;
 8015c4c:	2300      	movs	r3, #0
 8015c4e:	607b      	str	r3, [r7, #4]
 8015c50:	e002      	b.n	8015c58 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8015c52:	f04f 33ff 	mov.w	r3, #4294967295
 8015c56:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8015c58:	687b      	ldr	r3, [r7, #4]
}
 8015c5a:	4618      	mov	r0, r3
 8015c5c:	3708      	adds	r7, #8
 8015c5e:	46bd      	mov	sp, r7
 8015c60:	bd80      	pop	{r7, pc}
 8015c62:	bf00      	nop
 8015c64:	20000868 	.word	0x20000868

08015c68 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8015c68:	b580      	push	{r7, lr}
 8015c6a:	b08e      	sub	sp, #56	; 0x38
 8015c6c:	af04      	add	r7, sp, #16
 8015c6e:	60f8      	str	r0, [r7, #12]
 8015c70:	60b9      	str	r1, [r7, #8]
 8015c72:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8015c74:	2300      	movs	r3, #0
 8015c76:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015c78:	f3ef 8305 	mrs	r3, IPSR
 8015c7c:	617b      	str	r3, [r7, #20]
  return(result);
 8015c7e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8015c80:	2b00      	cmp	r3, #0
 8015c82:	d17e      	bne.n	8015d82 <osThreadNew+0x11a>
 8015c84:	68fb      	ldr	r3, [r7, #12]
 8015c86:	2b00      	cmp	r3, #0
 8015c88:	d07b      	beq.n	8015d82 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8015c8a:	2380      	movs	r3, #128	; 0x80
 8015c8c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8015c8e:	2318      	movs	r3, #24
 8015c90:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8015c92:	2300      	movs	r3, #0
 8015c94:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8015c96:	f04f 33ff 	mov.w	r3, #4294967295
 8015c9a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8015c9c:	687b      	ldr	r3, [r7, #4]
 8015c9e:	2b00      	cmp	r3, #0
 8015ca0:	d045      	beq.n	8015d2e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8015ca2:	687b      	ldr	r3, [r7, #4]
 8015ca4:	681b      	ldr	r3, [r3, #0]
 8015ca6:	2b00      	cmp	r3, #0
 8015ca8:	d002      	beq.n	8015cb0 <osThreadNew+0x48>
        name = attr->name;
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	681b      	ldr	r3, [r3, #0]
 8015cae:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8015cb0:	687b      	ldr	r3, [r7, #4]
 8015cb2:	699b      	ldr	r3, [r3, #24]
 8015cb4:	2b00      	cmp	r3, #0
 8015cb6:	d002      	beq.n	8015cbe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8015cb8:	687b      	ldr	r3, [r7, #4]
 8015cba:	699b      	ldr	r3, [r3, #24]
 8015cbc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8015cbe:	69fb      	ldr	r3, [r7, #28]
 8015cc0:	2b00      	cmp	r3, #0
 8015cc2:	d008      	beq.n	8015cd6 <osThreadNew+0x6e>
 8015cc4:	69fb      	ldr	r3, [r7, #28]
 8015cc6:	2b38      	cmp	r3, #56	; 0x38
 8015cc8:	d805      	bhi.n	8015cd6 <osThreadNew+0x6e>
 8015cca:	687b      	ldr	r3, [r7, #4]
 8015ccc:	685b      	ldr	r3, [r3, #4]
 8015cce:	f003 0301 	and.w	r3, r3, #1
 8015cd2:	2b00      	cmp	r3, #0
 8015cd4:	d001      	beq.n	8015cda <osThreadNew+0x72>
        return (NULL);
 8015cd6:	2300      	movs	r3, #0
 8015cd8:	e054      	b.n	8015d84 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8015cda:	687b      	ldr	r3, [r7, #4]
 8015cdc:	695b      	ldr	r3, [r3, #20]
 8015cde:	2b00      	cmp	r3, #0
 8015ce0:	d003      	beq.n	8015cea <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	695b      	ldr	r3, [r3, #20]
 8015ce6:	089b      	lsrs	r3, r3, #2
 8015ce8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015cea:	687b      	ldr	r3, [r7, #4]
 8015cec:	689b      	ldr	r3, [r3, #8]
 8015cee:	2b00      	cmp	r3, #0
 8015cf0:	d00e      	beq.n	8015d10 <osThreadNew+0xa8>
 8015cf2:	687b      	ldr	r3, [r7, #4]
 8015cf4:	68db      	ldr	r3, [r3, #12]
 8015cf6:	2bbb      	cmp	r3, #187	; 0xbb
 8015cf8:	d90a      	bls.n	8015d10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8015cfe:	2b00      	cmp	r3, #0
 8015d00:	d006      	beq.n	8015d10 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8015d02:	687b      	ldr	r3, [r7, #4]
 8015d04:	695b      	ldr	r3, [r3, #20]
 8015d06:	2b00      	cmp	r3, #0
 8015d08:	d002      	beq.n	8015d10 <osThreadNew+0xa8>
        mem = 1;
 8015d0a:	2301      	movs	r3, #1
 8015d0c:	61bb      	str	r3, [r7, #24]
 8015d0e:	e010      	b.n	8015d32 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	689b      	ldr	r3, [r3, #8]
 8015d14:	2b00      	cmp	r3, #0
 8015d16:	d10c      	bne.n	8015d32 <osThreadNew+0xca>
 8015d18:	687b      	ldr	r3, [r7, #4]
 8015d1a:	68db      	ldr	r3, [r3, #12]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d108      	bne.n	8015d32 <osThreadNew+0xca>
 8015d20:	687b      	ldr	r3, [r7, #4]
 8015d22:	691b      	ldr	r3, [r3, #16]
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d104      	bne.n	8015d32 <osThreadNew+0xca>
          mem = 0;
 8015d28:	2300      	movs	r3, #0
 8015d2a:	61bb      	str	r3, [r7, #24]
 8015d2c:	e001      	b.n	8015d32 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8015d2e:	2300      	movs	r3, #0
 8015d30:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8015d32:	69bb      	ldr	r3, [r7, #24]
 8015d34:	2b01      	cmp	r3, #1
 8015d36:	d110      	bne.n	8015d5a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015d38:	687b      	ldr	r3, [r7, #4]
 8015d3a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8015d3c:	687a      	ldr	r2, [r7, #4]
 8015d3e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8015d40:	9202      	str	r2, [sp, #8]
 8015d42:	9301      	str	r3, [sp, #4]
 8015d44:	69fb      	ldr	r3, [r7, #28]
 8015d46:	9300      	str	r3, [sp, #0]
 8015d48:	68bb      	ldr	r3, [r7, #8]
 8015d4a:	6a3a      	ldr	r2, [r7, #32]
 8015d4c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015d4e:	68f8      	ldr	r0, [r7, #12]
 8015d50:	f001 fae0 	bl	8017314 <xTaskCreateStatic>
 8015d54:	4603      	mov	r3, r0
 8015d56:	613b      	str	r3, [r7, #16]
 8015d58:	e013      	b.n	8015d82 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8015d5a:	69bb      	ldr	r3, [r7, #24]
 8015d5c:	2b00      	cmp	r3, #0
 8015d5e:	d110      	bne.n	8015d82 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8015d60:	6a3b      	ldr	r3, [r7, #32]
 8015d62:	b29a      	uxth	r2, r3
 8015d64:	f107 0310 	add.w	r3, r7, #16
 8015d68:	9301      	str	r3, [sp, #4]
 8015d6a:	69fb      	ldr	r3, [r7, #28]
 8015d6c:	9300      	str	r3, [sp, #0]
 8015d6e:	68bb      	ldr	r3, [r7, #8]
 8015d70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8015d72:	68f8      	ldr	r0, [r7, #12]
 8015d74:	f001 fb2b 	bl	80173ce <xTaskCreate>
 8015d78:	4603      	mov	r3, r0
 8015d7a:	2b01      	cmp	r3, #1
 8015d7c:	d001      	beq.n	8015d82 <osThreadNew+0x11a>
            hTask = NULL;
 8015d7e:	2300      	movs	r3, #0
 8015d80:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8015d82:	693b      	ldr	r3, [r7, #16]
}
 8015d84:	4618      	mov	r0, r3
 8015d86:	3728      	adds	r7, #40	; 0x28
 8015d88:	46bd      	mov	sp, r7
 8015d8a:	bd80      	pop	{r7, pc}

08015d8c <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8015d8c:	b580      	push	{r7, lr}
 8015d8e:	b082      	sub	sp, #8
 8015d90:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8015d92:	f002 fa6f 	bl	8018274 <xTaskGetCurrentTaskHandle>
 8015d96:	6078      	str	r0, [r7, #4]

  return (id);
 8015d98:	687b      	ldr	r3, [r7, #4]
}
 8015d9a:	4618      	mov	r0, r3
 8015d9c:	3708      	adds	r7, #8
 8015d9e:	46bd      	mov	sp, r7
 8015da0:	bd80      	pop	{r7, pc}
	...

08015da4 <osThreadGetState>:

osThreadState_t osThreadGetState (osThreadId_t thread_id) {
 8015da4:	b580      	push	{r7, lr}
 8015da6:	b086      	sub	sp, #24
 8015da8:	af00      	add	r7, sp, #0
 8015daa:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8015dac:	687b      	ldr	r3, [r7, #4]
 8015dae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015db0:	f3ef 8305 	mrs	r3, IPSR
 8015db4:	60fb      	str	r3, [r7, #12]
  return(result);
 8015db6:	68fb      	ldr	r3, [r7, #12]
  osThreadState_t state;

  if (IS_IRQ() || (hTask == NULL)) {
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	d102      	bne.n	8015dc2 <osThreadGetState+0x1e>
 8015dbc:	693b      	ldr	r3, [r7, #16]
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d103      	bne.n	8015dca <osThreadGetState+0x26>
    state = osThreadError;
 8015dc2:	f04f 33ff 	mov.w	r3, #4294967295
 8015dc6:	617b      	str	r3, [r7, #20]
 8015dc8:	e022      	b.n	8015e10 <osThreadGetState+0x6c>
  }
  else {
    switch (eTaskGetState (hTask)) {
 8015dca:	6938      	ldr	r0, [r7, #16]
 8015dcc:	f001 fd00 	bl	80177d0 <eTaskGetState>
 8015dd0:	4603      	mov	r3, r0
 8015dd2:	2b04      	cmp	r3, #4
 8015dd4:	d818      	bhi.n	8015e08 <osThreadGetState+0x64>
 8015dd6:	a201      	add	r2, pc, #4	; (adr r2, 8015ddc <osThreadGetState+0x38>)
 8015dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ddc:	08015df1 	.word	0x08015df1
 8015de0:	08015df7 	.word	0x08015df7
 8015de4:	08015dfd 	.word	0x08015dfd
 8015de8:	08015dfd 	.word	0x08015dfd
 8015dec:	08015e03 	.word	0x08015e03
      case eRunning:   state = osThreadRunning;    break;
 8015df0:	2302      	movs	r3, #2
 8015df2:	617b      	str	r3, [r7, #20]
 8015df4:	e00c      	b.n	8015e10 <osThreadGetState+0x6c>
      case eReady:     state = osThreadReady;      break;
 8015df6:	2301      	movs	r3, #1
 8015df8:	617b      	str	r3, [r7, #20]
 8015dfa:	e009      	b.n	8015e10 <osThreadGetState+0x6c>
      case eBlocked:
      case eSuspended: state = osThreadBlocked;    break;
 8015dfc:	2303      	movs	r3, #3
 8015dfe:	617b      	str	r3, [r7, #20]
 8015e00:	e006      	b.n	8015e10 <osThreadGetState+0x6c>
      case eDeleted:   state = osThreadTerminated; break;
 8015e02:	2304      	movs	r3, #4
 8015e04:	617b      	str	r3, [r7, #20]
 8015e06:	e003      	b.n	8015e10 <osThreadGetState+0x6c>
      case eInvalid:
      default:         state = osThreadError;      break;
 8015e08:	f04f 33ff 	mov.w	r3, #4294967295
 8015e0c:	617b      	str	r3, [r7, #20]
 8015e0e:	bf00      	nop
    }
  }

  return (state);
 8015e10:	697b      	ldr	r3, [r7, #20]
}
 8015e12:	4618      	mov	r0, r3
 8015e14:	3718      	adds	r7, #24
 8015e16:	46bd      	mov	sp, r7
 8015e18:	bd80      	pop	{r7, pc}
 8015e1a:	bf00      	nop

08015e1c <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8015e1c:	b580      	push	{r7, lr}
 8015e1e:	b086      	sub	sp, #24
 8015e20:	af00      	add	r7, sp, #0
 8015e22:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8015e24:	687b      	ldr	r3, [r7, #4]
 8015e26:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015e28:	f3ef 8305 	mrs	r3, IPSR
 8015e2c:	60fb      	str	r3, [r7, #12]
  return(result);
 8015e2e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015e30:	2b00      	cmp	r3, #0
 8015e32:	d003      	beq.n	8015e3c <osThreadResume+0x20>
    stat = osErrorISR;
 8015e34:	f06f 0305 	mvn.w	r3, #5
 8015e38:	617b      	str	r3, [r7, #20]
 8015e3a:	e00b      	b.n	8015e54 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 8015e3c:	693b      	ldr	r3, [r7, #16]
 8015e3e:	2b00      	cmp	r3, #0
 8015e40:	d103      	bne.n	8015e4a <osThreadResume+0x2e>
    stat = osErrorParameter;
 8015e42:	f06f 0303 	mvn.w	r3, #3
 8015e46:	617b      	str	r3, [r7, #20]
 8015e48:	e004      	b.n	8015e54 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 8015e4a:	2300      	movs	r3, #0
 8015e4c:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 8015e4e:	6938      	ldr	r0, [r7, #16]
 8015e50:	f001 fd56 	bl	8017900 <vTaskResume>
  }

  return (stat);
 8015e54:	697b      	ldr	r3, [r7, #20]
}
 8015e56:	4618      	mov	r0, r3
 8015e58:	3718      	adds	r7, #24
 8015e5a:	46bd      	mov	sp, r7
 8015e5c:	bd80      	pop	{r7, pc}

08015e5e <osThreadExit>:
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 8015e5e:	b580      	push	{r7, lr}
 8015e60:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8015e62:	2000      	movs	r0, #0
 8015e64:	f001 fc0e 	bl	8017684 <vTaskDelete>
#endif
  for (;;);
 8015e68:	e7fe      	b.n	8015e68 <osThreadExit+0xa>

08015e6a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8015e6a:	b580      	push	{r7, lr}
 8015e6c:	b084      	sub	sp, #16
 8015e6e:	af00      	add	r7, sp, #0
 8015e70:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015e72:	f3ef 8305 	mrs	r3, IPSR
 8015e76:	60bb      	str	r3, [r7, #8]
  return(result);
 8015e78:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8015e7a:	2b00      	cmp	r3, #0
 8015e7c:	d003      	beq.n	8015e86 <osDelay+0x1c>
    stat = osErrorISR;
 8015e7e:	f06f 0305 	mvn.w	r3, #5
 8015e82:	60fb      	str	r3, [r7, #12]
 8015e84:	e007      	b.n	8015e96 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8015e86:	2300      	movs	r3, #0
 8015e88:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8015e8a:	687b      	ldr	r3, [r7, #4]
 8015e8c:	2b00      	cmp	r3, #0
 8015e8e:	d002      	beq.n	8015e96 <osDelay+0x2c>
      vTaskDelay(ticks);
 8015e90:	6878      	ldr	r0, [r7, #4]
 8015e92:	f001 fc69 	bl	8017768 <vTaskDelay>
    }
  }

  return (stat);
 8015e96:	68fb      	ldr	r3, [r7, #12]
}
 8015e98:	4618      	mov	r0, r3
 8015e9a:	3710      	adds	r7, #16
 8015e9c:	46bd      	mov	sp, r7
 8015e9e:	bd80      	pop	{r7, pc}

08015ea0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8015ea0:	b580      	push	{r7, lr}
 8015ea2:	b08a      	sub	sp, #40	; 0x28
 8015ea4:	af02      	add	r7, sp, #8
 8015ea6:	60f8      	str	r0, [r7, #12]
 8015ea8:	60b9      	str	r1, [r7, #8]
 8015eaa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8015eac:	2300      	movs	r3, #0
 8015eae:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015eb0:	f3ef 8305 	mrs	r3, IPSR
 8015eb4:	613b      	str	r3, [r7, #16]
  return(result);
 8015eb6:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8015eb8:	2b00      	cmp	r3, #0
 8015eba:	d175      	bne.n	8015fa8 <osSemaphoreNew+0x108>
 8015ebc:	68fb      	ldr	r3, [r7, #12]
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d072      	beq.n	8015fa8 <osSemaphoreNew+0x108>
 8015ec2:	68ba      	ldr	r2, [r7, #8]
 8015ec4:	68fb      	ldr	r3, [r7, #12]
 8015ec6:	429a      	cmp	r2, r3
 8015ec8:	d86e      	bhi.n	8015fa8 <osSemaphoreNew+0x108>
    mem = -1;
 8015eca:	f04f 33ff 	mov.w	r3, #4294967295
 8015ece:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	2b00      	cmp	r3, #0
 8015ed4:	d015      	beq.n	8015f02 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	689b      	ldr	r3, [r3, #8]
 8015eda:	2b00      	cmp	r3, #0
 8015edc:	d006      	beq.n	8015eec <osSemaphoreNew+0x4c>
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	68db      	ldr	r3, [r3, #12]
 8015ee2:	2b4f      	cmp	r3, #79	; 0x4f
 8015ee4:	d902      	bls.n	8015eec <osSemaphoreNew+0x4c>
        mem = 1;
 8015ee6:	2301      	movs	r3, #1
 8015ee8:	61bb      	str	r3, [r7, #24]
 8015eea:	e00c      	b.n	8015f06 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	689b      	ldr	r3, [r3, #8]
 8015ef0:	2b00      	cmp	r3, #0
 8015ef2:	d108      	bne.n	8015f06 <osSemaphoreNew+0x66>
 8015ef4:	687b      	ldr	r3, [r7, #4]
 8015ef6:	68db      	ldr	r3, [r3, #12]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	d104      	bne.n	8015f06 <osSemaphoreNew+0x66>
          mem = 0;
 8015efc:	2300      	movs	r3, #0
 8015efe:	61bb      	str	r3, [r7, #24]
 8015f00:	e001      	b.n	8015f06 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8015f02:	2300      	movs	r3, #0
 8015f04:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8015f06:	69bb      	ldr	r3, [r7, #24]
 8015f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015f0c:	d04c      	beq.n	8015fa8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8015f0e:	68fb      	ldr	r3, [r7, #12]
 8015f10:	2b01      	cmp	r3, #1
 8015f12:	d128      	bne.n	8015f66 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8015f14:	69bb      	ldr	r3, [r7, #24]
 8015f16:	2b01      	cmp	r3, #1
 8015f18:	d10a      	bne.n	8015f30 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8015f1a:	687b      	ldr	r3, [r7, #4]
 8015f1c:	689b      	ldr	r3, [r3, #8]
 8015f1e:	2203      	movs	r2, #3
 8015f20:	9200      	str	r2, [sp, #0]
 8015f22:	2200      	movs	r2, #0
 8015f24:	2100      	movs	r1, #0
 8015f26:	2001      	movs	r0, #1
 8015f28:	f000 fa4e 	bl	80163c8 <xQueueGenericCreateStatic>
 8015f2c:	61f8      	str	r0, [r7, #28]
 8015f2e:	e005      	b.n	8015f3c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8015f30:	2203      	movs	r2, #3
 8015f32:	2100      	movs	r1, #0
 8015f34:	2001      	movs	r0, #1
 8015f36:	f000 fabf 	bl	80164b8 <xQueueGenericCreate>
 8015f3a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8015f3c:	69fb      	ldr	r3, [r7, #28]
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d022      	beq.n	8015f88 <osSemaphoreNew+0xe8>
 8015f42:	68bb      	ldr	r3, [r7, #8]
 8015f44:	2b00      	cmp	r3, #0
 8015f46:	d01f      	beq.n	8015f88 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8015f48:	2300      	movs	r3, #0
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	2100      	movs	r1, #0
 8015f4e:	69f8      	ldr	r0, [r7, #28]
 8015f50:	f000 fb7a 	bl	8016648 <xQueueGenericSend>
 8015f54:	4603      	mov	r3, r0
 8015f56:	2b01      	cmp	r3, #1
 8015f58:	d016      	beq.n	8015f88 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8015f5a:	69f8      	ldr	r0, [r7, #28]
 8015f5c:	f001 f806 	bl	8016f6c <vQueueDelete>
            hSemaphore = NULL;
 8015f60:	2300      	movs	r3, #0
 8015f62:	61fb      	str	r3, [r7, #28]
 8015f64:	e010      	b.n	8015f88 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8015f66:	69bb      	ldr	r3, [r7, #24]
 8015f68:	2b01      	cmp	r3, #1
 8015f6a:	d108      	bne.n	8015f7e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8015f6c:	687b      	ldr	r3, [r7, #4]
 8015f6e:	689b      	ldr	r3, [r3, #8]
 8015f70:	461a      	mov	r2, r3
 8015f72:	68b9      	ldr	r1, [r7, #8]
 8015f74:	68f8      	ldr	r0, [r7, #12]
 8015f76:	f000 fafc 	bl	8016572 <xQueueCreateCountingSemaphoreStatic>
 8015f7a:	61f8      	str	r0, [r7, #28]
 8015f7c:	e004      	b.n	8015f88 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8015f7e:	68b9      	ldr	r1, [r7, #8]
 8015f80:	68f8      	ldr	r0, [r7, #12]
 8015f82:	f000 fb2d 	bl	80165e0 <xQueueCreateCountingSemaphore>
 8015f86:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8015f88:	69fb      	ldr	r3, [r7, #28]
 8015f8a:	2b00      	cmp	r3, #0
 8015f8c:	d00c      	beq.n	8015fa8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8015f8e:	687b      	ldr	r3, [r7, #4]
 8015f90:	2b00      	cmp	r3, #0
 8015f92:	d003      	beq.n	8015f9c <osSemaphoreNew+0xfc>
          name = attr->name;
 8015f94:	687b      	ldr	r3, [r7, #4]
 8015f96:	681b      	ldr	r3, [r3, #0]
 8015f98:	617b      	str	r3, [r7, #20]
 8015f9a:	e001      	b.n	8015fa0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8015f9c:	2300      	movs	r3, #0
 8015f9e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8015fa0:	6979      	ldr	r1, [r7, #20]
 8015fa2:	69f8      	ldr	r0, [r7, #28]
 8015fa4:	f001 f92e 	bl	8017204 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8015fa8:	69fb      	ldr	r3, [r7, #28]
}
 8015faa:	4618      	mov	r0, r3
 8015fac:	3720      	adds	r7, #32
 8015fae:	46bd      	mov	sp, r7
 8015fb0:	bd80      	pop	{r7, pc}
	...

08015fb4 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b086      	sub	sp, #24
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
 8015fbc:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8015fbe:	687b      	ldr	r3, [r7, #4]
 8015fc0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8015fc2:	2300      	movs	r3, #0
 8015fc4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8015fc6:	693b      	ldr	r3, [r7, #16]
 8015fc8:	2b00      	cmp	r3, #0
 8015fca:	d103      	bne.n	8015fd4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8015fcc:	f06f 0303 	mvn.w	r3, #3
 8015fd0:	617b      	str	r3, [r7, #20]
 8015fd2:	e039      	b.n	8016048 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8015fd4:	f3ef 8305 	mrs	r3, IPSR
 8015fd8:	60fb      	str	r3, [r7, #12]
  return(result);
 8015fda:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8015fdc:	2b00      	cmp	r3, #0
 8015fde:	d022      	beq.n	8016026 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8015fe0:	683b      	ldr	r3, [r7, #0]
 8015fe2:	2b00      	cmp	r3, #0
 8015fe4:	d003      	beq.n	8015fee <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8015fe6:	f06f 0303 	mvn.w	r3, #3
 8015fea:	617b      	str	r3, [r7, #20]
 8015fec:	e02c      	b.n	8016048 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8015fee:	2300      	movs	r3, #0
 8015ff0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8015ff2:	f107 0308 	add.w	r3, r7, #8
 8015ff6:	461a      	mov	r2, r3
 8015ff8:	2100      	movs	r1, #0
 8015ffa:	6938      	ldr	r0, [r7, #16]
 8015ffc:	f000 ff36 	bl	8016e6c <xQueueReceiveFromISR>
 8016000:	4603      	mov	r3, r0
 8016002:	2b01      	cmp	r3, #1
 8016004:	d003      	beq.n	801600e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8016006:	f06f 0302 	mvn.w	r3, #2
 801600a:	617b      	str	r3, [r7, #20]
 801600c:	e01c      	b.n	8016048 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 801600e:	68bb      	ldr	r3, [r7, #8]
 8016010:	2b00      	cmp	r3, #0
 8016012:	d019      	beq.n	8016048 <osSemaphoreAcquire+0x94>
 8016014:	4b0f      	ldr	r3, [pc, #60]	; (8016054 <osSemaphoreAcquire+0xa0>)
 8016016:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801601a:	601a      	str	r2, [r3, #0]
 801601c:	f3bf 8f4f 	dsb	sy
 8016020:	f3bf 8f6f 	isb	sy
 8016024:	e010      	b.n	8016048 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8016026:	6839      	ldr	r1, [r7, #0]
 8016028:	6938      	ldr	r0, [r7, #16]
 801602a:	f000 fe13 	bl	8016c54 <xQueueSemaphoreTake>
 801602e:	4603      	mov	r3, r0
 8016030:	2b01      	cmp	r3, #1
 8016032:	d009      	beq.n	8016048 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8016034:	683b      	ldr	r3, [r7, #0]
 8016036:	2b00      	cmp	r3, #0
 8016038:	d003      	beq.n	8016042 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801603a:	f06f 0301 	mvn.w	r3, #1
 801603e:	617b      	str	r3, [r7, #20]
 8016040:	e002      	b.n	8016048 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8016042:	f06f 0302 	mvn.w	r3, #2
 8016046:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8016048:	697b      	ldr	r3, [r7, #20]
}
 801604a:	4618      	mov	r0, r3
 801604c:	3718      	adds	r7, #24
 801604e:	46bd      	mov	sp, r7
 8016050:	bd80      	pop	{r7, pc}
 8016052:	bf00      	nop
 8016054:	e000ed04 	.word	0xe000ed04

08016058 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8016058:	b580      	push	{r7, lr}
 801605a:	b086      	sub	sp, #24
 801605c:	af00      	add	r7, sp, #0
 801605e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8016064:	2300      	movs	r3, #0
 8016066:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8016068:	693b      	ldr	r3, [r7, #16]
 801606a:	2b00      	cmp	r3, #0
 801606c:	d103      	bne.n	8016076 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 801606e:	f06f 0303 	mvn.w	r3, #3
 8016072:	617b      	str	r3, [r7, #20]
 8016074:	e02c      	b.n	80160d0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8016076:	f3ef 8305 	mrs	r3, IPSR
 801607a:	60fb      	str	r3, [r7, #12]
  return(result);
 801607c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801607e:	2b00      	cmp	r3, #0
 8016080:	d01a      	beq.n	80160b8 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8016082:	2300      	movs	r3, #0
 8016084:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8016086:	f107 0308 	add.w	r3, r7, #8
 801608a:	4619      	mov	r1, r3
 801608c:	6938      	ldr	r0, [r7, #16]
 801608e:	f000 fc74 	bl	801697a <xQueueGiveFromISR>
 8016092:	4603      	mov	r3, r0
 8016094:	2b01      	cmp	r3, #1
 8016096:	d003      	beq.n	80160a0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8016098:	f06f 0302 	mvn.w	r3, #2
 801609c:	617b      	str	r3, [r7, #20]
 801609e:	e017      	b.n	80160d0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80160a0:	68bb      	ldr	r3, [r7, #8]
 80160a2:	2b00      	cmp	r3, #0
 80160a4:	d014      	beq.n	80160d0 <osSemaphoreRelease+0x78>
 80160a6:	4b0d      	ldr	r3, [pc, #52]	; (80160dc <osSemaphoreRelease+0x84>)
 80160a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80160ac:	601a      	str	r2, [r3, #0]
 80160ae:	f3bf 8f4f 	dsb	sy
 80160b2:	f3bf 8f6f 	isb	sy
 80160b6:	e00b      	b.n	80160d0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80160b8:	2300      	movs	r3, #0
 80160ba:	2200      	movs	r2, #0
 80160bc:	2100      	movs	r1, #0
 80160be:	6938      	ldr	r0, [r7, #16]
 80160c0:	f000 fac2 	bl	8016648 <xQueueGenericSend>
 80160c4:	4603      	mov	r3, r0
 80160c6:	2b01      	cmp	r3, #1
 80160c8:	d002      	beq.n	80160d0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80160ca:	f06f 0302 	mvn.w	r3, #2
 80160ce:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80160d0:	697b      	ldr	r3, [r7, #20]
}
 80160d2:	4618      	mov	r0, r3
 80160d4:	3718      	adds	r7, #24
 80160d6:	46bd      	mov	sp, r7
 80160d8:	bd80      	pop	{r7, pc}
 80160da:	bf00      	nop
 80160dc:	e000ed04 	.word	0xe000ed04

080160e0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80160e0:	b580      	push	{r7, lr}
 80160e2:	b086      	sub	sp, #24
 80160e4:	af00      	add	r7, sp, #0
 80160e6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80160e8:	687b      	ldr	r3, [r7, #4]
 80160ea:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80160ec:	f3ef 8305 	mrs	r3, IPSR
 80160f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80160f2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d003      	beq.n	8016100 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80160f8:	f06f 0305 	mvn.w	r3, #5
 80160fc:	617b      	str	r3, [r7, #20]
 80160fe:	e00e      	b.n	801611e <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 8016100:	693b      	ldr	r3, [r7, #16]
 8016102:	2b00      	cmp	r3, #0
 8016104:	d103      	bne.n	801610e <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 8016106:	f06f 0303 	mvn.w	r3, #3
 801610a:	617b      	str	r3, [r7, #20]
 801610c:	e007      	b.n	801611e <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 801610e:	6938      	ldr	r0, [r7, #16]
 8016110:	f001 f8a2 	bl	8017258 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 8016114:	2300      	movs	r3, #0
 8016116:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 8016118:	6938      	ldr	r0, [r7, #16]
 801611a:	f000 ff27 	bl	8016f6c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 801611e:	697b      	ldr	r3, [r7, #20]
}
 8016120:	4618      	mov	r0, r3
 8016122:	3718      	adds	r7, #24
 8016124:	46bd      	mov	sp, r7
 8016126:	bd80      	pop	{r7, pc}

08016128 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8016128:	b480      	push	{r7}
 801612a:	b085      	sub	sp, #20
 801612c:	af00      	add	r7, sp, #0
 801612e:	60f8      	str	r0, [r7, #12]
 8016130:	60b9      	str	r1, [r7, #8]
 8016132:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8016134:	68fb      	ldr	r3, [r7, #12]
 8016136:	4a07      	ldr	r2, [pc, #28]	; (8016154 <vApplicationGetIdleTaskMemory+0x2c>)
 8016138:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801613a:	68bb      	ldr	r3, [r7, #8]
 801613c:	4a06      	ldr	r2, [pc, #24]	; (8016158 <vApplicationGetIdleTaskMemory+0x30>)
 801613e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8016140:	687b      	ldr	r3, [r7, #4]
 8016142:	2280      	movs	r2, #128	; 0x80
 8016144:	601a      	str	r2, [r3, #0]
}
 8016146:	bf00      	nop
 8016148:	3714      	adds	r7, #20
 801614a:	46bd      	mov	sp, r7
 801614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016150:	4770      	bx	lr
 8016152:	bf00      	nop
 8016154:	2000086c 	.word	0x2000086c
 8016158:	20000928 	.word	0x20000928

0801615c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801615c:	b480      	push	{r7}
 801615e:	b085      	sub	sp, #20
 8016160:	af00      	add	r7, sp, #0
 8016162:	60f8      	str	r0, [r7, #12]
 8016164:	60b9      	str	r1, [r7, #8]
 8016166:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8016168:	68fb      	ldr	r3, [r7, #12]
 801616a:	4a07      	ldr	r2, [pc, #28]	; (8016188 <vApplicationGetTimerTaskMemory+0x2c>)
 801616c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801616e:	68bb      	ldr	r3, [r7, #8]
 8016170:	4a06      	ldr	r2, [pc, #24]	; (801618c <vApplicationGetTimerTaskMemory+0x30>)
 8016172:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	f44f 7280 	mov.w	r2, #256	; 0x100
 801617a:	601a      	str	r2, [r3, #0]
}
 801617c:	bf00      	nop
 801617e:	3714      	adds	r7, #20
 8016180:	46bd      	mov	sp, r7
 8016182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016186:	4770      	bx	lr
 8016188:	20000b28 	.word	0x20000b28
 801618c:	20000be4 	.word	0x20000be4

08016190 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8016190:	b480      	push	{r7}
 8016192:	b083      	sub	sp, #12
 8016194:	af00      	add	r7, sp, #0
 8016196:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	f103 0208 	add.w	r2, r3, #8
 801619e:	687b      	ldr	r3, [r7, #4]
 80161a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	f04f 32ff 	mov.w	r2, #4294967295
 80161a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80161aa:	687b      	ldr	r3, [r7, #4]
 80161ac:	f103 0208 	add.w	r2, r3, #8
 80161b0:	687b      	ldr	r3, [r7, #4]
 80161b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80161b4:	687b      	ldr	r3, [r7, #4]
 80161b6:	f103 0208 	add.w	r2, r3, #8
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80161be:	687b      	ldr	r3, [r7, #4]
 80161c0:	2200      	movs	r2, #0
 80161c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80161c4:	bf00      	nop
 80161c6:	370c      	adds	r7, #12
 80161c8:	46bd      	mov	sp, r7
 80161ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161ce:	4770      	bx	lr

080161d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80161d0:	b480      	push	{r7}
 80161d2:	b083      	sub	sp, #12
 80161d4:	af00      	add	r7, sp, #0
 80161d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	2200      	movs	r2, #0
 80161dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80161de:	bf00      	nop
 80161e0:	370c      	adds	r7, #12
 80161e2:	46bd      	mov	sp, r7
 80161e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80161e8:	4770      	bx	lr

080161ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80161ea:	b480      	push	{r7}
 80161ec:	b085      	sub	sp, #20
 80161ee:	af00      	add	r7, sp, #0
 80161f0:	6078      	str	r0, [r7, #4]
 80161f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80161f4:	687b      	ldr	r3, [r7, #4]
 80161f6:	685b      	ldr	r3, [r3, #4]
 80161f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80161fa:	683b      	ldr	r3, [r7, #0]
 80161fc:	68fa      	ldr	r2, [r7, #12]
 80161fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8016200:	68fb      	ldr	r3, [r7, #12]
 8016202:	689a      	ldr	r2, [r3, #8]
 8016204:	683b      	ldr	r3, [r7, #0]
 8016206:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8016208:	68fb      	ldr	r3, [r7, #12]
 801620a:	689b      	ldr	r3, [r3, #8]
 801620c:	683a      	ldr	r2, [r7, #0]
 801620e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8016210:	68fb      	ldr	r3, [r7, #12]
 8016212:	683a      	ldr	r2, [r7, #0]
 8016214:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8016216:	683b      	ldr	r3, [r7, #0]
 8016218:	687a      	ldr	r2, [r7, #4]
 801621a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801621c:	687b      	ldr	r3, [r7, #4]
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	1c5a      	adds	r2, r3, #1
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	601a      	str	r2, [r3, #0]
}
 8016226:	bf00      	nop
 8016228:	3714      	adds	r7, #20
 801622a:	46bd      	mov	sp, r7
 801622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016230:	4770      	bx	lr

08016232 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8016232:	b480      	push	{r7}
 8016234:	b085      	sub	sp, #20
 8016236:	af00      	add	r7, sp, #0
 8016238:	6078      	str	r0, [r7, #4]
 801623a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801623c:	683b      	ldr	r3, [r7, #0]
 801623e:	681b      	ldr	r3, [r3, #0]
 8016240:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8016242:	68bb      	ldr	r3, [r7, #8]
 8016244:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016248:	d103      	bne.n	8016252 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801624a:	687b      	ldr	r3, [r7, #4]
 801624c:	691b      	ldr	r3, [r3, #16]
 801624e:	60fb      	str	r3, [r7, #12]
 8016250:	e00c      	b.n	801626c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	3308      	adds	r3, #8
 8016256:	60fb      	str	r3, [r7, #12]
 8016258:	e002      	b.n	8016260 <vListInsert+0x2e>
 801625a:	68fb      	ldr	r3, [r7, #12]
 801625c:	685b      	ldr	r3, [r3, #4]
 801625e:	60fb      	str	r3, [r7, #12]
 8016260:	68fb      	ldr	r3, [r7, #12]
 8016262:	685b      	ldr	r3, [r3, #4]
 8016264:	681b      	ldr	r3, [r3, #0]
 8016266:	68ba      	ldr	r2, [r7, #8]
 8016268:	429a      	cmp	r2, r3
 801626a:	d2f6      	bcs.n	801625a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801626c:	68fb      	ldr	r3, [r7, #12]
 801626e:	685a      	ldr	r2, [r3, #4]
 8016270:	683b      	ldr	r3, [r7, #0]
 8016272:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8016274:	683b      	ldr	r3, [r7, #0]
 8016276:	685b      	ldr	r3, [r3, #4]
 8016278:	683a      	ldr	r2, [r7, #0]
 801627a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801627c:	683b      	ldr	r3, [r7, #0]
 801627e:	68fa      	ldr	r2, [r7, #12]
 8016280:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8016282:	68fb      	ldr	r3, [r7, #12]
 8016284:	683a      	ldr	r2, [r7, #0]
 8016286:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8016288:	683b      	ldr	r3, [r7, #0]
 801628a:	687a      	ldr	r2, [r7, #4]
 801628c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801628e:	687b      	ldr	r3, [r7, #4]
 8016290:	681b      	ldr	r3, [r3, #0]
 8016292:	1c5a      	adds	r2, r3, #1
 8016294:	687b      	ldr	r3, [r7, #4]
 8016296:	601a      	str	r2, [r3, #0]
}
 8016298:	bf00      	nop
 801629a:	3714      	adds	r7, #20
 801629c:	46bd      	mov	sp, r7
 801629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162a2:	4770      	bx	lr

080162a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80162a4:	b480      	push	{r7}
 80162a6:	b085      	sub	sp, #20
 80162a8:	af00      	add	r7, sp, #0
 80162aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80162ac:	687b      	ldr	r3, [r7, #4]
 80162ae:	691b      	ldr	r3, [r3, #16]
 80162b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80162b2:	687b      	ldr	r3, [r7, #4]
 80162b4:	685b      	ldr	r3, [r3, #4]
 80162b6:	687a      	ldr	r2, [r7, #4]
 80162b8:	6892      	ldr	r2, [r2, #8]
 80162ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80162bc:	687b      	ldr	r3, [r7, #4]
 80162be:	689b      	ldr	r3, [r3, #8]
 80162c0:	687a      	ldr	r2, [r7, #4]
 80162c2:	6852      	ldr	r2, [r2, #4]
 80162c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80162c6:	68fb      	ldr	r3, [r7, #12]
 80162c8:	685b      	ldr	r3, [r3, #4]
 80162ca:	687a      	ldr	r2, [r7, #4]
 80162cc:	429a      	cmp	r2, r3
 80162ce:	d103      	bne.n	80162d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	689a      	ldr	r2, [r3, #8]
 80162d4:	68fb      	ldr	r3, [r7, #12]
 80162d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80162d8:	687b      	ldr	r3, [r7, #4]
 80162da:	2200      	movs	r2, #0
 80162dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80162de:	68fb      	ldr	r3, [r7, #12]
 80162e0:	681b      	ldr	r3, [r3, #0]
 80162e2:	1e5a      	subs	r2, r3, #1
 80162e4:	68fb      	ldr	r3, [r7, #12]
 80162e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80162e8:	68fb      	ldr	r3, [r7, #12]
 80162ea:	681b      	ldr	r3, [r3, #0]
}
 80162ec:	4618      	mov	r0, r3
 80162ee:	3714      	adds	r7, #20
 80162f0:	46bd      	mov	sp, r7
 80162f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f6:	4770      	bx	lr

080162f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80162f8:	b580      	push	{r7, lr}
 80162fa:	b084      	sub	sp, #16
 80162fc:	af00      	add	r7, sp, #0
 80162fe:	6078      	str	r0, [r7, #4]
 8016300:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8016302:	687b      	ldr	r3, [r7, #4]
 8016304:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	2b00      	cmp	r3, #0
 801630a:	d10a      	bne.n	8016322 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801630c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016310:	f383 8811 	msr	BASEPRI, r3
 8016314:	f3bf 8f6f 	isb	sy
 8016318:	f3bf 8f4f 	dsb	sy
 801631c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801631e:	bf00      	nop
 8016320:	e7fe      	b.n	8016320 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8016322:	f002 fe0f 	bl	8018f44 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016326:	68fb      	ldr	r3, [r7, #12]
 8016328:	681a      	ldr	r2, [r3, #0]
 801632a:	68fb      	ldr	r3, [r7, #12]
 801632c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801632e:	68f9      	ldr	r1, [r7, #12]
 8016330:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016332:	fb01 f303 	mul.w	r3, r1, r3
 8016336:	441a      	add	r2, r3
 8016338:	68fb      	ldr	r3, [r7, #12]
 801633a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801633c:	68fb      	ldr	r3, [r7, #12]
 801633e:	2200      	movs	r2, #0
 8016340:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8016342:	68fb      	ldr	r3, [r7, #12]
 8016344:	681a      	ldr	r2, [r3, #0]
 8016346:	68fb      	ldr	r3, [r7, #12]
 8016348:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801634a:	68fb      	ldr	r3, [r7, #12]
 801634c:	681a      	ldr	r2, [r3, #0]
 801634e:	68fb      	ldr	r3, [r7, #12]
 8016350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016352:	3b01      	subs	r3, #1
 8016354:	68f9      	ldr	r1, [r7, #12]
 8016356:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8016358:	fb01 f303 	mul.w	r3, r1, r3
 801635c:	441a      	add	r2, r3
 801635e:	68fb      	ldr	r3, [r7, #12]
 8016360:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8016362:	68fb      	ldr	r3, [r7, #12]
 8016364:	22ff      	movs	r2, #255	; 0xff
 8016366:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801636a:	68fb      	ldr	r3, [r7, #12]
 801636c:	22ff      	movs	r2, #255	; 0xff
 801636e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8016372:	683b      	ldr	r3, [r7, #0]
 8016374:	2b00      	cmp	r3, #0
 8016376:	d114      	bne.n	80163a2 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016378:	68fb      	ldr	r3, [r7, #12]
 801637a:	691b      	ldr	r3, [r3, #16]
 801637c:	2b00      	cmp	r3, #0
 801637e:	d01a      	beq.n	80163b6 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016380:	68fb      	ldr	r3, [r7, #12]
 8016382:	3310      	adds	r3, #16
 8016384:	4618      	mov	r0, r3
 8016386:	f001 fdb3 	bl	8017ef0 <xTaskRemoveFromEventList>
 801638a:	4603      	mov	r3, r0
 801638c:	2b00      	cmp	r3, #0
 801638e:	d012      	beq.n	80163b6 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8016390:	4b0c      	ldr	r3, [pc, #48]	; (80163c4 <xQueueGenericReset+0xcc>)
 8016392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016396:	601a      	str	r2, [r3, #0]
 8016398:	f3bf 8f4f 	dsb	sy
 801639c:	f3bf 8f6f 	isb	sy
 80163a0:	e009      	b.n	80163b6 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80163a2:	68fb      	ldr	r3, [r7, #12]
 80163a4:	3310      	adds	r3, #16
 80163a6:	4618      	mov	r0, r3
 80163a8:	f7ff fef2 	bl	8016190 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80163ac:	68fb      	ldr	r3, [r7, #12]
 80163ae:	3324      	adds	r3, #36	; 0x24
 80163b0:	4618      	mov	r0, r3
 80163b2:	f7ff feed 	bl	8016190 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80163b6:	f002 fdf5 	bl	8018fa4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80163ba:	2301      	movs	r3, #1
}
 80163bc:	4618      	mov	r0, r3
 80163be:	3710      	adds	r7, #16
 80163c0:	46bd      	mov	sp, r7
 80163c2:	bd80      	pop	{r7, pc}
 80163c4:	e000ed04 	.word	0xe000ed04

080163c8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80163c8:	b580      	push	{r7, lr}
 80163ca:	b08e      	sub	sp, #56	; 0x38
 80163cc:	af02      	add	r7, sp, #8
 80163ce:	60f8      	str	r0, [r7, #12]
 80163d0:	60b9      	str	r1, [r7, #8]
 80163d2:	607a      	str	r2, [r7, #4]
 80163d4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d10a      	bne.n	80163f2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80163dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163e0:	f383 8811 	msr	BASEPRI, r3
 80163e4:	f3bf 8f6f 	isb	sy
 80163e8:	f3bf 8f4f 	dsb	sy
 80163ec:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80163ee:	bf00      	nop
 80163f0:	e7fe      	b.n	80163f0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80163f2:	683b      	ldr	r3, [r7, #0]
 80163f4:	2b00      	cmp	r3, #0
 80163f6:	d10a      	bne.n	801640e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80163f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80163fc:	f383 8811 	msr	BASEPRI, r3
 8016400:	f3bf 8f6f 	isb	sy
 8016404:	f3bf 8f4f 	dsb	sy
 8016408:	627b      	str	r3, [r7, #36]	; 0x24
}
 801640a:	bf00      	nop
 801640c:	e7fe      	b.n	801640c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d002      	beq.n	801641a <xQueueGenericCreateStatic+0x52>
 8016414:	68bb      	ldr	r3, [r7, #8]
 8016416:	2b00      	cmp	r3, #0
 8016418:	d001      	beq.n	801641e <xQueueGenericCreateStatic+0x56>
 801641a:	2301      	movs	r3, #1
 801641c:	e000      	b.n	8016420 <xQueueGenericCreateStatic+0x58>
 801641e:	2300      	movs	r3, #0
 8016420:	2b00      	cmp	r3, #0
 8016422:	d10a      	bne.n	801643a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8016424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016428:	f383 8811 	msr	BASEPRI, r3
 801642c:	f3bf 8f6f 	isb	sy
 8016430:	f3bf 8f4f 	dsb	sy
 8016434:	623b      	str	r3, [r7, #32]
}
 8016436:	bf00      	nop
 8016438:	e7fe      	b.n	8016438 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801643a:	687b      	ldr	r3, [r7, #4]
 801643c:	2b00      	cmp	r3, #0
 801643e:	d102      	bne.n	8016446 <xQueueGenericCreateStatic+0x7e>
 8016440:	68bb      	ldr	r3, [r7, #8]
 8016442:	2b00      	cmp	r3, #0
 8016444:	d101      	bne.n	801644a <xQueueGenericCreateStatic+0x82>
 8016446:	2301      	movs	r3, #1
 8016448:	e000      	b.n	801644c <xQueueGenericCreateStatic+0x84>
 801644a:	2300      	movs	r3, #0
 801644c:	2b00      	cmp	r3, #0
 801644e:	d10a      	bne.n	8016466 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8016450:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016454:	f383 8811 	msr	BASEPRI, r3
 8016458:	f3bf 8f6f 	isb	sy
 801645c:	f3bf 8f4f 	dsb	sy
 8016460:	61fb      	str	r3, [r7, #28]
}
 8016462:	bf00      	nop
 8016464:	e7fe      	b.n	8016464 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8016466:	2350      	movs	r3, #80	; 0x50
 8016468:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801646a:	697b      	ldr	r3, [r7, #20]
 801646c:	2b50      	cmp	r3, #80	; 0x50
 801646e:	d00a      	beq.n	8016486 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8016470:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016474:	f383 8811 	msr	BASEPRI, r3
 8016478:	f3bf 8f6f 	isb	sy
 801647c:	f3bf 8f4f 	dsb	sy
 8016480:	61bb      	str	r3, [r7, #24]
}
 8016482:	bf00      	nop
 8016484:	e7fe      	b.n	8016484 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8016486:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8016488:	683b      	ldr	r3, [r7, #0]
 801648a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801648c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801648e:	2b00      	cmp	r3, #0
 8016490:	d00d      	beq.n	80164ae <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8016492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016494:	2201      	movs	r2, #1
 8016496:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801649a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801649e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80164a0:	9300      	str	r3, [sp, #0]
 80164a2:	4613      	mov	r3, r2
 80164a4:	687a      	ldr	r2, [r7, #4]
 80164a6:	68b9      	ldr	r1, [r7, #8]
 80164a8:	68f8      	ldr	r0, [r7, #12]
 80164aa:	f000 f83f 	bl	801652c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80164ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 80164b0:	4618      	mov	r0, r3
 80164b2:	3730      	adds	r7, #48	; 0x30
 80164b4:	46bd      	mov	sp, r7
 80164b6:	bd80      	pop	{r7, pc}

080164b8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80164b8:	b580      	push	{r7, lr}
 80164ba:	b08a      	sub	sp, #40	; 0x28
 80164bc:	af02      	add	r7, sp, #8
 80164be:	60f8      	str	r0, [r7, #12]
 80164c0:	60b9      	str	r1, [r7, #8]
 80164c2:	4613      	mov	r3, r2
 80164c4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80164c6:	68fb      	ldr	r3, [r7, #12]
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d10a      	bne.n	80164e2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80164cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80164d0:	f383 8811 	msr	BASEPRI, r3
 80164d4:	f3bf 8f6f 	isb	sy
 80164d8:	f3bf 8f4f 	dsb	sy
 80164dc:	613b      	str	r3, [r7, #16]
}
 80164de:	bf00      	nop
 80164e0:	e7fe      	b.n	80164e0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	68ba      	ldr	r2, [r7, #8]
 80164e6:	fb02 f303 	mul.w	r3, r2, r3
 80164ea:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80164ec:	69fb      	ldr	r3, [r7, #28]
 80164ee:	3350      	adds	r3, #80	; 0x50
 80164f0:	4618      	mov	r0, r3
 80164f2:	f002 fe49 	bl	8019188 <pvPortMalloc>
 80164f6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80164f8:	69bb      	ldr	r3, [r7, #24]
 80164fa:	2b00      	cmp	r3, #0
 80164fc:	d011      	beq.n	8016522 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80164fe:	69bb      	ldr	r3, [r7, #24]
 8016500:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8016502:	697b      	ldr	r3, [r7, #20]
 8016504:	3350      	adds	r3, #80	; 0x50
 8016506:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8016508:	69bb      	ldr	r3, [r7, #24]
 801650a:	2200      	movs	r2, #0
 801650c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8016510:	79fa      	ldrb	r2, [r7, #7]
 8016512:	69bb      	ldr	r3, [r7, #24]
 8016514:	9300      	str	r3, [sp, #0]
 8016516:	4613      	mov	r3, r2
 8016518:	697a      	ldr	r2, [r7, #20]
 801651a:	68b9      	ldr	r1, [r7, #8]
 801651c:	68f8      	ldr	r0, [r7, #12]
 801651e:	f000 f805 	bl	801652c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8016522:	69bb      	ldr	r3, [r7, #24]
	}
 8016524:	4618      	mov	r0, r3
 8016526:	3720      	adds	r7, #32
 8016528:	46bd      	mov	sp, r7
 801652a:	bd80      	pop	{r7, pc}

0801652c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801652c:	b580      	push	{r7, lr}
 801652e:	b084      	sub	sp, #16
 8016530:	af00      	add	r7, sp, #0
 8016532:	60f8      	str	r0, [r7, #12]
 8016534:	60b9      	str	r1, [r7, #8]
 8016536:	607a      	str	r2, [r7, #4]
 8016538:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801653a:	68bb      	ldr	r3, [r7, #8]
 801653c:	2b00      	cmp	r3, #0
 801653e:	d103      	bne.n	8016548 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8016540:	69bb      	ldr	r3, [r7, #24]
 8016542:	69ba      	ldr	r2, [r7, #24]
 8016544:	601a      	str	r2, [r3, #0]
 8016546:	e002      	b.n	801654e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8016548:	69bb      	ldr	r3, [r7, #24]
 801654a:	687a      	ldr	r2, [r7, #4]
 801654c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801654e:	69bb      	ldr	r3, [r7, #24]
 8016550:	68fa      	ldr	r2, [r7, #12]
 8016552:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8016554:	69bb      	ldr	r3, [r7, #24]
 8016556:	68ba      	ldr	r2, [r7, #8]
 8016558:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801655a:	2101      	movs	r1, #1
 801655c:	69b8      	ldr	r0, [r7, #24]
 801655e:	f7ff fecb 	bl	80162f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8016562:	69bb      	ldr	r3, [r7, #24]
 8016564:	78fa      	ldrb	r2, [r7, #3]
 8016566:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801656a:	bf00      	nop
 801656c:	3710      	adds	r7, #16
 801656e:	46bd      	mov	sp, r7
 8016570:	bd80      	pop	{r7, pc}

08016572 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8016572:	b580      	push	{r7, lr}
 8016574:	b08a      	sub	sp, #40	; 0x28
 8016576:	af02      	add	r7, sp, #8
 8016578:	60f8      	str	r0, [r7, #12]
 801657a:	60b9      	str	r1, [r7, #8]
 801657c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801657e:	68fb      	ldr	r3, [r7, #12]
 8016580:	2b00      	cmp	r3, #0
 8016582:	d10a      	bne.n	801659a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8016584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016588:	f383 8811 	msr	BASEPRI, r3
 801658c:	f3bf 8f6f 	isb	sy
 8016590:	f3bf 8f4f 	dsb	sy
 8016594:	61bb      	str	r3, [r7, #24]
}
 8016596:	bf00      	nop
 8016598:	e7fe      	b.n	8016598 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801659a:	68ba      	ldr	r2, [r7, #8]
 801659c:	68fb      	ldr	r3, [r7, #12]
 801659e:	429a      	cmp	r2, r3
 80165a0:	d90a      	bls.n	80165b8 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 80165a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165a6:	f383 8811 	msr	BASEPRI, r3
 80165aa:	f3bf 8f6f 	isb	sy
 80165ae:	f3bf 8f4f 	dsb	sy
 80165b2:	617b      	str	r3, [r7, #20]
}
 80165b4:	bf00      	nop
 80165b6:	e7fe      	b.n	80165b6 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80165b8:	2302      	movs	r3, #2
 80165ba:	9300      	str	r3, [sp, #0]
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	2200      	movs	r2, #0
 80165c0:	2100      	movs	r1, #0
 80165c2:	68f8      	ldr	r0, [r7, #12]
 80165c4:	f7ff ff00 	bl	80163c8 <xQueueGenericCreateStatic>
 80165c8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80165ca:	69fb      	ldr	r3, [r7, #28]
 80165cc:	2b00      	cmp	r3, #0
 80165ce:	d002      	beq.n	80165d6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80165d0:	69fb      	ldr	r3, [r7, #28]
 80165d2:	68ba      	ldr	r2, [r7, #8]
 80165d4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80165d6:	69fb      	ldr	r3, [r7, #28]
	}
 80165d8:	4618      	mov	r0, r3
 80165da:	3720      	adds	r7, #32
 80165dc:	46bd      	mov	sp, r7
 80165de:	bd80      	pop	{r7, pc}

080165e0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80165e0:	b580      	push	{r7, lr}
 80165e2:	b086      	sub	sp, #24
 80165e4:	af00      	add	r7, sp, #0
 80165e6:	6078      	str	r0, [r7, #4]
 80165e8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80165ea:	687b      	ldr	r3, [r7, #4]
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d10a      	bne.n	8016606 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80165f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80165f4:	f383 8811 	msr	BASEPRI, r3
 80165f8:	f3bf 8f6f 	isb	sy
 80165fc:	f3bf 8f4f 	dsb	sy
 8016600:	613b      	str	r3, [r7, #16]
}
 8016602:	bf00      	nop
 8016604:	e7fe      	b.n	8016604 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8016606:	683a      	ldr	r2, [r7, #0]
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	429a      	cmp	r2, r3
 801660c:	d90a      	bls.n	8016624 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 801660e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016612:	f383 8811 	msr	BASEPRI, r3
 8016616:	f3bf 8f6f 	isb	sy
 801661a:	f3bf 8f4f 	dsb	sy
 801661e:	60fb      	str	r3, [r7, #12]
}
 8016620:	bf00      	nop
 8016622:	e7fe      	b.n	8016622 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8016624:	2202      	movs	r2, #2
 8016626:	2100      	movs	r1, #0
 8016628:	6878      	ldr	r0, [r7, #4]
 801662a:	f7ff ff45 	bl	80164b8 <xQueueGenericCreate>
 801662e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8016630:	697b      	ldr	r3, [r7, #20]
 8016632:	2b00      	cmp	r3, #0
 8016634:	d002      	beq.n	801663c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8016636:	697b      	ldr	r3, [r7, #20]
 8016638:	683a      	ldr	r2, [r7, #0]
 801663a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801663c:	697b      	ldr	r3, [r7, #20]
	}
 801663e:	4618      	mov	r0, r3
 8016640:	3718      	adds	r7, #24
 8016642:	46bd      	mov	sp, r7
 8016644:	bd80      	pop	{r7, pc}
	...

08016648 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8016648:	b580      	push	{r7, lr}
 801664a:	b08e      	sub	sp, #56	; 0x38
 801664c:	af00      	add	r7, sp, #0
 801664e:	60f8      	str	r0, [r7, #12]
 8016650:	60b9      	str	r1, [r7, #8]
 8016652:	607a      	str	r2, [r7, #4]
 8016654:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8016656:	2300      	movs	r3, #0
 8016658:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801665a:	68fb      	ldr	r3, [r7, #12]
 801665c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801665e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016660:	2b00      	cmp	r3, #0
 8016662:	d10a      	bne.n	801667a <xQueueGenericSend+0x32>
	__asm volatile
 8016664:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016668:	f383 8811 	msr	BASEPRI, r3
 801666c:	f3bf 8f6f 	isb	sy
 8016670:	f3bf 8f4f 	dsb	sy
 8016674:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8016676:	bf00      	nop
 8016678:	e7fe      	b.n	8016678 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801667a:	68bb      	ldr	r3, [r7, #8]
 801667c:	2b00      	cmp	r3, #0
 801667e:	d103      	bne.n	8016688 <xQueueGenericSend+0x40>
 8016680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016684:	2b00      	cmp	r3, #0
 8016686:	d101      	bne.n	801668c <xQueueGenericSend+0x44>
 8016688:	2301      	movs	r3, #1
 801668a:	e000      	b.n	801668e <xQueueGenericSend+0x46>
 801668c:	2300      	movs	r3, #0
 801668e:	2b00      	cmp	r3, #0
 8016690:	d10a      	bne.n	80166a8 <xQueueGenericSend+0x60>
	__asm volatile
 8016692:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016696:	f383 8811 	msr	BASEPRI, r3
 801669a:	f3bf 8f6f 	isb	sy
 801669e:	f3bf 8f4f 	dsb	sy
 80166a2:	627b      	str	r3, [r7, #36]	; 0x24
}
 80166a4:	bf00      	nop
 80166a6:	e7fe      	b.n	80166a6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80166a8:	683b      	ldr	r3, [r7, #0]
 80166aa:	2b02      	cmp	r3, #2
 80166ac:	d103      	bne.n	80166b6 <xQueueGenericSend+0x6e>
 80166ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80166b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80166b2:	2b01      	cmp	r3, #1
 80166b4:	d101      	bne.n	80166ba <xQueueGenericSend+0x72>
 80166b6:	2301      	movs	r3, #1
 80166b8:	e000      	b.n	80166bc <xQueueGenericSend+0x74>
 80166ba:	2300      	movs	r3, #0
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d10a      	bne.n	80166d6 <xQueueGenericSend+0x8e>
	__asm volatile
 80166c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166c4:	f383 8811 	msr	BASEPRI, r3
 80166c8:	f3bf 8f6f 	isb	sy
 80166cc:	f3bf 8f4f 	dsb	sy
 80166d0:	623b      	str	r3, [r7, #32]
}
 80166d2:	bf00      	nop
 80166d4:	e7fe      	b.n	80166d4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80166d6:	f001 fddd 	bl	8018294 <xTaskGetSchedulerState>
 80166da:	4603      	mov	r3, r0
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d102      	bne.n	80166e6 <xQueueGenericSend+0x9e>
 80166e0:	687b      	ldr	r3, [r7, #4]
 80166e2:	2b00      	cmp	r3, #0
 80166e4:	d101      	bne.n	80166ea <xQueueGenericSend+0xa2>
 80166e6:	2301      	movs	r3, #1
 80166e8:	e000      	b.n	80166ec <xQueueGenericSend+0xa4>
 80166ea:	2300      	movs	r3, #0
 80166ec:	2b00      	cmp	r3, #0
 80166ee:	d10a      	bne.n	8016706 <xQueueGenericSend+0xbe>
	__asm volatile
 80166f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80166f4:	f383 8811 	msr	BASEPRI, r3
 80166f8:	f3bf 8f6f 	isb	sy
 80166fc:	f3bf 8f4f 	dsb	sy
 8016700:	61fb      	str	r3, [r7, #28]
}
 8016702:	bf00      	nop
 8016704:	e7fe      	b.n	8016704 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016706:	f002 fc1d 	bl	8018f44 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801670a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801670c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801670e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016712:	429a      	cmp	r2, r3
 8016714:	d302      	bcc.n	801671c <xQueueGenericSend+0xd4>
 8016716:	683b      	ldr	r3, [r7, #0]
 8016718:	2b02      	cmp	r3, #2
 801671a:	d129      	bne.n	8016770 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801671c:	683a      	ldr	r2, [r7, #0]
 801671e:	68b9      	ldr	r1, [r7, #8]
 8016720:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016722:	f000 fc5e 	bl	8016fe2 <prvCopyDataToQueue>
 8016726:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801672c:	2b00      	cmp	r3, #0
 801672e:	d010      	beq.n	8016752 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016730:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016732:	3324      	adds	r3, #36	; 0x24
 8016734:	4618      	mov	r0, r3
 8016736:	f001 fbdb 	bl	8017ef0 <xTaskRemoveFromEventList>
 801673a:	4603      	mov	r3, r0
 801673c:	2b00      	cmp	r3, #0
 801673e:	d013      	beq.n	8016768 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8016740:	4b3f      	ldr	r3, [pc, #252]	; (8016840 <xQueueGenericSend+0x1f8>)
 8016742:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016746:	601a      	str	r2, [r3, #0]
 8016748:	f3bf 8f4f 	dsb	sy
 801674c:	f3bf 8f6f 	isb	sy
 8016750:	e00a      	b.n	8016768 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8016752:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016754:	2b00      	cmp	r3, #0
 8016756:	d007      	beq.n	8016768 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8016758:	4b39      	ldr	r3, [pc, #228]	; (8016840 <xQueueGenericSend+0x1f8>)
 801675a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801675e:	601a      	str	r2, [r3, #0]
 8016760:	f3bf 8f4f 	dsb	sy
 8016764:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8016768:	f002 fc1c 	bl	8018fa4 <vPortExitCritical>
				return pdPASS;
 801676c:	2301      	movs	r3, #1
 801676e:	e063      	b.n	8016838 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016770:	687b      	ldr	r3, [r7, #4]
 8016772:	2b00      	cmp	r3, #0
 8016774:	d103      	bne.n	801677e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016776:	f002 fc15 	bl	8018fa4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801677a:	2300      	movs	r3, #0
 801677c:	e05c      	b.n	8016838 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801677e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016780:	2b00      	cmp	r3, #0
 8016782:	d106      	bne.n	8016792 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016784:	f107 0314 	add.w	r3, r7, #20
 8016788:	4618      	mov	r0, r3
 801678a:	f001 fc15 	bl	8017fb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801678e:	2301      	movs	r3, #1
 8016790:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016792:	f002 fc07 	bl	8018fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016796:	f001 f981 	bl	8017a9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801679a:	f002 fbd3 	bl	8018f44 <vPortEnterCritical>
 801679e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167a0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80167a4:	b25b      	sxtb	r3, r3
 80167a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167aa:	d103      	bne.n	80167b4 <xQueueGenericSend+0x16c>
 80167ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167ae:	2200      	movs	r2, #0
 80167b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80167b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80167ba:	b25b      	sxtb	r3, r3
 80167bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80167c0:	d103      	bne.n	80167ca <xQueueGenericSend+0x182>
 80167c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167c4:	2200      	movs	r2, #0
 80167c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80167ca:	f002 fbeb 	bl	8018fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80167ce:	1d3a      	adds	r2, r7, #4
 80167d0:	f107 0314 	add.w	r3, r7, #20
 80167d4:	4611      	mov	r1, r2
 80167d6:	4618      	mov	r0, r3
 80167d8:	f001 fc04 	bl	8017fe4 <xTaskCheckForTimeOut>
 80167dc:	4603      	mov	r3, r0
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d124      	bne.n	801682c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80167e2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80167e4:	f000 fcf5 	bl	80171d2 <prvIsQueueFull>
 80167e8:	4603      	mov	r3, r0
 80167ea:	2b00      	cmp	r3, #0
 80167ec:	d018      	beq.n	8016820 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80167ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80167f0:	3310      	adds	r3, #16
 80167f2:	687a      	ldr	r2, [r7, #4]
 80167f4:	4611      	mov	r1, r2
 80167f6:	4618      	mov	r0, r3
 80167f8:	f001 fb2a 	bl	8017e50 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80167fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80167fe:	f000 fc80 	bl	8017102 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8016802:	f001 f959 	bl	8017ab8 <xTaskResumeAll>
 8016806:	4603      	mov	r3, r0
 8016808:	2b00      	cmp	r3, #0
 801680a:	f47f af7c 	bne.w	8016706 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801680e:	4b0c      	ldr	r3, [pc, #48]	; (8016840 <xQueueGenericSend+0x1f8>)
 8016810:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016814:	601a      	str	r2, [r3, #0]
 8016816:	f3bf 8f4f 	dsb	sy
 801681a:	f3bf 8f6f 	isb	sy
 801681e:	e772      	b.n	8016706 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8016820:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016822:	f000 fc6e 	bl	8017102 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016826:	f001 f947 	bl	8017ab8 <xTaskResumeAll>
 801682a:	e76c      	b.n	8016706 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801682c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801682e:	f000 fc68 	bl	8017102 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016832:	f001 f941 	bl	8017ab8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8016836:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8016838:	4618      	mov	r0, r3
 801683a:	3738      	adds	r7, #56	; 0x38
 801683c:	46bd      	mov	sp, r7
 801683e:	bd80      	pop	{r7, pc}
 8016840:	e000ed04 	.word	0xe000ed04

08016844 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8016844:	b580      	push	{r7, lr}
 8016846:	b090      	sub	sp, #64	; 0x40
 8016848:	af00      	add	r7, sp, #0
 801684a:	60f8      	str	r0, [r7, #12]
 801684c:	60b9      	str	r1, [r7, #8]
 801684e:	607a      	str	r2, [r7, #4]
 8016850:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016852:	68fb      	ldr	r3, [r7, #12]
 8016854:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8016856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016858:	2b00      	cmp	r3, #0
 801685a:	d10a      	bne.n	8016872 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 801685c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016860:	f383 8811 	msr	BASEPRI, r3
 8016864:	f3bf 8f6f 	isb	sy
 8016868:	f3bf 8f4f 	dsb	sy
 801686c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 801686e:	bf00      	nop
 8016870:	e7fe      	b.n	8016870 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016872:	68bb      	ldr	r3, [r7, #8]
 8016874:	2b00      	cmp	r3, #0
 8016876:	d103      	bne.n	8016880 <xQueueGenericSendFromISR+0x3c>
 8016878:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801687a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801687c:	2b00      	cmp	r3, #0
 801687e:	d101      	bne.n	8016884 <xQueueGenericSendFromISR+0x40>
 8016880:	2301      	movs	r3, #1
 8016882:	e000      	b.n	8016886 <xQueueGenericSendFromISR+0x42>
 8016884:	2300      	movs	r3, #0
 8016886:	2b00      	cmp	r3, #0
 8016888:	d10a      	bne.n	80168a0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 801688a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801688e:	f383 8811 	msr	BASEPRI, r3
 8016892:	f3bf 8f6f 	isb	sy
 8016896:	f3bf 8f4f 	dsb	sy
 801689a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801689c:	bf00      	nop
 801689e:	e7fe      	b.n	801689e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80168a0:	683b      	ldr	r3, [r7, #0]
 80168a2:	2b02      	cmp	r3, #2
 80168a4:	d103      	bne.n	80168ae <xQueueGenericSendFromISR+0x6a>
 80168a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80168aa:	2b01      	cmp	r3, #1
 80168ac:	d101      	bne.n	80168b2 <xQueueGenericSendFromISR+0x6e>
 80168ae:	2301      	movs	r3, #1
 80168b0:	e000      	b.n	80168b4 <xQueueGenericSendFromISR+0x70>
 80168b2:	2300      	movs	r3, #0
 80168b4:	2b00      	cmp	r3, #0
 80168b6:	d10a      	bne.n	80168ce <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80168b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168bc:	f383 8811 	msr	BASEPRI, r3
 80168c0:	f3bf 8f6f 	isb	sy
 80168c4:	f3bf 8f4f 	dsb	sy
 80168c8:	623b      	str	r3, [r7, #32]
}
 80168ca:	bf00      	nop
 80168cc:	e7fe      	b.n	80168cc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80168ce:	f002 fc1b 	bl	8019108 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80168d2:	f3ef 8211 	mrs	r2, BASEPRI
 80168d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80168da:	f383 8811 	msr	BASEPRI, r3
 80168de:	f3bf 8f6f 	isb	sy
 80168e2:	f3bf 8f4f 	dsb	sy
 80168e6:	61fa      	str	r2, [r7, #28]
 80168e8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80168ea:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80168ec:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80168ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168f0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80168f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80168f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80168f6:	429a      	cmp	r2, r3
 80168f8:	d302      	bcc.n	8016900 <xQueueGenericSendFromISR+0xbc>
 80168fa:	683b      	ldr	r3, [r7, #0]
 80168fc:	2b02      	cmp	r3, #2
 80168fe:	d12f      	bne.n	8016960 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016900:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016902:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016906:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801690a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801690c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801690e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8016910:	683a      	ldr	r2, [r7, #0]
 8016912:	68b9      	ldr	r1, [r7, #8]
 8016914:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8016916:	f000 fb64 	bl	8016fe2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801691a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801691e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016922:	d112      	bne.n	801694a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016924:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016928:	2b00      	cmp	r3, #0
 801692a:	d016      	beq.n	801695a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801692c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801692e:	3324      	adds	r3, #36	; 0x24
 8016930:	4618      	mov	r0, r3
 8016932:	f001 fadd 	bl	8017ef0 <xTaskRemoveFromEventList>
 8016936:	4603      	mov	r3, r0
 8016938:	2b00      	cmp	r3, #0
 801693a:	d00e      	beq.n	801695a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801693c:	687b      	ldr	r3, [r7, #4]
 801693e:	2b00      	cmp	r3, #0
 8016940:	d00b      	beq.n	801695a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016942:	687b      	ldr	r3, [r7, #4]
 8016944:	2201      	movs	r2, #1
 8016946:	601a      	str	r2, [r3, #0]
 8016948:	e007      	b.n	801695a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801694a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801694e:	3301      	adds	r3, #1
 8016950:	b2db      	uxtb	r3, r3
 8016952:	b25a      	sxtb	r2, r3
 8016954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016956:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 801695a:	2301      	movs	r3, #1
 801695c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 801695e:	e001      	b.n	8016964 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016960:	2300      	movs	r3, #0
 8016962:	63fb      	str	r3, [r7, #60]	; 0x3c
 8016964:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016966:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8016968:	697b      	ldr	r3, [r7, #20]
 801696a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 801696e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016970:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8016972:	4618      	mov	r0, r3
 8016974:	3740      	adds	r7, #64	; 0x40
 8016976:	46bd      	mov	sp, r7
 8016978:	bd80      	pop	{r7, pc}

0801697a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801697a:	b580      	push	{r7, lr}
 801697c:	b08e      	sub	sp, #56	; 0x38
 801697e:	af00      	add	r7, sp, #0
 8016980:	6078      	str	r0, [r7, #4]
 8016982:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8016988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801698a:	2b00      	cmp	r3, #0
 801698c:	d10a      	bne.n	80169a4 <xQueueGiveFromISR+0x2a>
	__asm volatile
 801698e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016992:	f383 8811 	msr	BASEPRI, r3
 8016996:	f3bf 8f6f 	isb	sy
 801699a:	f3bf 8f4f 	dsb	sy
 801699e:	623b      	str	r3, [r7, #32]
}
 80169a0:	bf00      	nop
 80169a2:	e7fe      	b.n	80169a2 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80169a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80169a8:	2b00      	cmp	r3, #0
 80169aa:	d00a      	beq.n	80169c2 <xQueueGiveFromISR+0x48>
	__asm volatile
 80169ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169b0:	f383 8811 	msr	BASEPRI, r3
 80169b4:	f3bf 8f6f 	isb	sy
 80169b8:	f3bf 8f4f 	dsb	sy
 80169bc:	61fb      	str	r3, [r7, #28]
}
 80169be:	bf00      	nop
 80169c0:	e7fe      	b.n	80169c0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80169c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169c4:	681b      	ldr	r3, [r3, #0]
 80169c6:	2b00      	cmp	r3, #0
 80169c8:	d103      	bne.n	80169d2 <xQueueGiveFromISR+0x58>
 80169ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80169cc:	689b      	ldr	r3, [r3, #8]
 80169ce:	2b00      	cmp	r3, #0
 80169d0:	d101      	bne.n	80169d6 <xQueueGiveFromISR+0x5c>
 80169d2:	2301      	movs	r3, #1
 80169d4:	e000      	b.n	80169d8 <xQueueGiveFromISR+0x5e>
 80169d6:	2300      	movs	r3, #0
 80169d8:	2b00      	cmp	r3, #0
 80169da:	d10a      	bne.n	80169f2 <xQueueGiveFromISR+0x78>
	__asm volatile
 80169dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169e0:	f383 8811 	msr	BASEPRI, r3
 80169e4:	f3bf 8f6f 	isb	sy
 80169e8:	f3bf 8f4f 	dsb	sy
 80169ec:	61bb      	str	r3, [r7, #24]
}
 80169ee:	bf00      	nop
 80169f0:	e7fe      	b.n	80169f0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80169f2:	f002 fb89 	bl	8019108 <vPortValidateInterruptPriority>
	__asm volatile
 80169f6:	f3ef 8211 	mrs	r2, BASEPRI
 80169fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80169fe:	f383 8811 	msr	BASEPRI, r3
 8016a02:	f3bf 8f6f 	isb	sy
 8016a06:	f3bf 8f4f 	dsb	sy
 8016a0a:	617a      	str	r2, [r7, #20]
 8016a0c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8016a0e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016a10:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016a12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016a16:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8016a18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8016a1c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8016a1e:	429a      	cmp	r2, r3
 8016a20:	d22b      	bcs.n	8016a7a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8016a22:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016a28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8016a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016a2e:	1c5a      	adds	r2, r3, #1
 8016a30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a32:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8016a34:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a3c:	d112      	bne.n	8016a64 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8016a3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016a42:	2b00      	cmp	r3, #0
 8016a44:	d016      	beq.n	8016a74 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8016a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a48:	3324      	adds	r3, #36	; 0x24
 8016a4a:	4618      	mov	r0, r3
 8016a4c:	f001 fa50 	bl	8017ef0 <xTaskRemoveFromEventList>
 8016a50:	4603      	mov	r3, r0
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d00e      	beq.n	8016a74 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8016a56:	683b      	ldr	r3, [r7, #0]
 8016a58:	2b00      	cmp	r3, #0
 8016a5a:	d00b      	beq.n	8016a74 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8016a5c:	683b      	ldr	r3, [r7, #0]
 8016a5e:	2201      	movs	r2, #1
 8016a60:	601a      	str	r2, [r3, #0]
 8016a62:	e007      	b.n	8016a74 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8016a64:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016a68:	3301      	adds	r3, #1
 8016a6a:	b2db      	uxtb	r3, r3
 8016a6c:	b25a      	sxtb	r2, r3
 8016a6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016a70:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8016a74:	2301      	movs	r3, #1
 8016a76:	637b      	str	r3, [r7, #52]	; 0x34
 8016a78:	e001      	b.n	8016a7e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8016a7a:	2300      	movs	r3, #0
 8016a7c:	637b      	str	r3, [r7, #52]	; 0x34
 8016a7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016a80:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8016a82:	68fb      	ldr	r3, [r7, #12]
 8016a84:	f383 8811 	msr	BASEPRI, r3
}
 8016a88:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016a8c:	4618      	mov	r0, r3
 8016a8e:	3738      	adds	r7, #56	; 0x38
 8016a90:	46bd      	mov	sp, r7
 8016a92:	bd80      	pop	{r7, pc}

08016a94 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8016a94:	b580      	push	{r7, lr}
 8016a96:	b08c      	sub	sp, #48	; 0x30
 8016a98:	af00      	add	r7, sp, #0
 8016a9a:	60f8      	str	r0, [r7, #12]
 8016a9c:	60b9      	str	r1, [r7, #8]
 8016a9e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8016aa0:	2300      	movs	r3, #0
 8016aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016aa4:	68fb      	ldr	r3, [r7, #12]
 8016aa6:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016aaa:	2b00      	cmp	r3, #0
 8016aac:	d10a      	bne.n	8016ac4 <xQueueReceive+0x30>
	__asm volatile
 8016aae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ab2:	f383 8811 	msr	BASEPRI, r3
 8016ab6:	f3bf 8f6f 	isb	sy
 8016aba:	f3bf 8f4f 	dsb	sy
 8016abe:	623b      	str	r3, [r7, #32]
}
 8016ac0:	bf00      	nop
 8016ac2:	e7fe      	b.n	8016ac2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016ac4:	68bb      	ldr	r3, [r7, #8]
 8016ac6:	2b00      	cmp	r3, #0
 8016ac8:	d103      	bne.n	8016ad2 <xQueueReceive+0x3e>
 8016aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ace:	2b00      	cmp	r3, #0
 8016ad0:	d101      	bne.n	8016ad6 <xQueueReceive+0x42>
 8016ad2:	2301      	movs	r3, #1
 8016ad4:	e000      	b.n	8016ad8 <xQueueReceive+0x44>
 8016ad6:	2300      	movs	r3, #0
 8016ad8:	2b00      	cmp	r3, #0
 8016ada:	d10a      	bne.n	8016af2 <xQueueReceive+0x5e>
	__asm volatile
 8016adc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ae0:	f383 8811 	msr	BASEPRI, r3
 8016ae4:	f3bf 8f6f 	isb	sy
 8016ae8:	f3bf 8f4f 	dsb	sy
 8016aec:	61fb      	str	r3, [r7, #28]
}
 8016aee:	bf00      	nop
 8016af0:	e7fe      	b.n	8016af0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016af2:	f001 fbcf 	bl	8018294 <xTaskGetSchedulerState>
 8016af6:	4603      	mov	r3, r0
 8016af8:	2b00      	cmp	r3, #0
 8016afa:	d102      	bne.n	8016b02 <xQueueReceive+0x6e>
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	2b00      	cmp	r3, #0
 8016b00:	d101      	bne.n	8016b06 <xQueueReceive+0x72>
 8016b02:	2301      	movs	r3, #1
 8016b04:	e000      	b.n	8016b08 <xQueueReceive+0x74>
 8016b06:	2300      	movs	r3, #0
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d10a      	bne.n	8016b22 <xQueueReceive+0x8e>
	__asm volatile
 8016b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016b10:	f383 8811 	msr	BASEPRI, r3
 8016b14:	f3bf 8f6f 	isb	sy
 8016b18:	f3bf 8f4f 	dsb	sy
 8016b1c:	61bb      	str	r3, [r7, #24]
}
 8016b1e:	bf00      	nop
 8016b20:	e7fe      	b.n	8016b20 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016b22:	f002 fa0f 	bl	8018f44 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016b26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016b2a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d01f      	beq.n	8016b72 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016b32:	68b9      	ldr	r1, [r7, #8]
 8016b34:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016b36:	f000 fabe 	bl	80170b6 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8016b3c:	1e5a      	subs	r2, r3, #1
 8016b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b40:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b44:	691b      	ldr	r3, [r3, #16]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d00f      	beq.n	8016b6a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016b4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016b4c:	3310      	adds	r3, #16
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f001 f9ce 	bl	8017ef0 <xTaskRemoveFromEventList>
 8016b54:	4603      	mov	r3, r0
 8016b56:	2b00      	cmp	r3, #0
 8016b58:	d007      	beq.n	8016b6a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016b5a:	4b3d      	ldr	r3, [pc, #244]	; (8016c50 <xQueueReceive+0x1bc>)
 8016b5c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016b60:	601a      	str	r2, [r3, #0]
 8016b62:	f3bf 8f4f 	dsb	sy
 8016b66:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016b6a:	f002 fa1b 	bl	8018fa4 <vPortExitCritical>
				return pdPASS;
 8016b6e:	2301      	movs	r3, #1
 8016b70:	e069      	b.n	8016c46 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	2b00      	cmp	r3, #0
 8016b76:	d103      	bne.n	8016b80 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8016b78:	f002 fa14 	bl	8018fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016b7c:	2300      	movs	r3, #0
 8016b7e:	e062      	b.n	8016c46 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016b80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016b82:	2b00      	cmp	r3, #0
 8016b84:	d106      	bne.n	8016b94 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016b86:	f107 0310 	add.w	r3, r7, #16
 8016b8a:	4618      	mov	r0, r3
 8016b8c:	f001 fa14 	bl	8017fb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016b90:	2301      	movs	r3, #1
 8016b92:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016b94:	f002 fa06 	bl	8018fa4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016b98:	f000 ff80 	bl	8017a9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016b9c:	f002 f9d2 	bl	8018f44 <vPortEnterCritical>
 8016ba0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ba2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016ba6:	b25b      	sxtb	r3, r3
 8016ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bac:	d103      	bne.n	8016bb6 <xQueueReceive+0x122>
 8016bae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bb0:	2200      	movs	r2, #0
 8016bb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016bb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bb8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016bbc:	b25b      	sxtb	r3, r3
 8016bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016bc2:	d103      	bne.n	8016bcc <xQueueReceive+0x138>
 8016bc4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bc6:	2200      	movs	r2, #0
 8016bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016bcc:	f002 f9ea 	bl	8018fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016bd0:	1d3a      	adds	r2, r7, #4
 8016bd2:	f107 0310 	add.w	r3, r7, #16
 8016bd6:	4611      	mov	r1, r2
 8016bd8:	4618      	mov	r0, r3
 8016bda:	f001 fa03 	bl	8017fe4 <xTaskCheckForTimeOut>
 8016bde:	4603      	mov	r3, r0
 8016be0:	2b00      	cmp	r3, #0
 8016be2:	d123      	bne.n	8016c2c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016be4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016be6:	f000 fade 	bl	80171a6 <prvIsQueueEmpty>
 8016bea:	4603      	mov	r3, r0
 8016bec:	2b00      	cmp	r3, #0
 8016bee:	d017      	beq.n	8016c20 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016bf2:	3324      	adds	r3, #36	; 0x24
 8016bf4:	687a      	ldr	r2, [r7, #4]
 8016bf6:	4611      	mov	r1, r2
 8016bf8:	4618      	mov	r0, r3
 8016bfa:	f001 f929 	bl	8017e50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016bfe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016c00:	f000 fa7f 	bl	8017102 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016c04:	f000 ff58 	bl	8017ab8 <xTaskResumeAll>
 8016c08:	4603      	mov	r3, r0
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	d189      	bne.n	8016b22 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8016c0e:	4b10      	ldr	r3, [pc, #64]	; (8016c50 <xQueueReceive+0x1bc>)
 8016c10:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016c14:	601a      	str	r2, [r3, #0]
 8016c16:	f3bf 8f4f 	dsb	sy
 8016c1a:	f3bf 8f6f 	isb	sy
 8016c1e:	e780      	b.n	8016b22 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8016c20:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016c22:	f000 fa6e 	bl	8017102 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016c26:	f000 ff47 	bl	8017ab8 <xTaskResumeAll>
 8016c2a:	e77a      	b.n	8016b22 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8016c2c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016c2e:	f000 fa68 	bl	8017102 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016c32:	f000 ff41 	bl	8017ab8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016c36:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8016c38:	f000 fab5 	bl	80171a6 <prvIsQueueEmpty>
 8016c3c:	4603      	mov	r3, r0
 8016c3e:	2b00      	cmp	r3, #0
 8016c40:	f43f af6f 	beq.w	8016b22 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016c44:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016c46:	4618      	mov	r0, r3
 8016c48:	3730      	adds	r7, #48	; 0x30
 8016c4a:	46bd      	mov	sp, r7
 8016c4c:	bd80      	pop	{r7, pc}
 8016c4e:	bf00      	nop
 8016c50:	e000ed04 	.word	0xe000ed04

08016c54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8016c54:	b580      	push	{r7, lr}
 8016c56:	b08e      	sub	sp, #56	; 0x38
 8016c58:	af00      	add	r7, sp, #0
 8016c5a:	6078      	str	r0, [r7, #4]
 8016c5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8016c5e:	2300      	movs	r3, #0
 8016c60:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8016c66:	2300      	movs	r3, #0
 8016c68:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8016c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c6c:	2b00      	cmp	r3, #0
 8016c6e:	d10a      	bne.n	8016c86 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8016c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c74:	f383 8811 	msr	BASEPRI, r3
 8016c78:	f3bf 8f6f 	isb	sy
 8016c7c:	f3bf 8f4f 	dsb	sy
 8016c80:	623b      	str	r3, [r7, #32]
}
 8016c82:	bf00      	nop
 8016c84:	e7fe      	b.n	8016c84 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8016c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016c8a:	2b00      	cmp	r3, #0
 8016c8c:	d00a      	beq.n	8016ca4 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8016c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016c92:	f383 8811 	msr	BASEPRI, r3
 8016c96:	f3bf 8f6f 	isb	sy
 8016c9a:	f3bf 8f4f 	dsb	sy
 8016c9e:	61fb      	str	r3, [r7, #28]
}
 8016ca0:	bf00      	nop
 8016ca2:	e7fe      	b.n	8016ca2 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8016ca4:	f001 faf6 	bl	8018294 <xTaskGetSchedulerState>
 8016ca8:	4603      	mov	r3, r0
 8016caa:	2b00      	cmp	r3, #0
 8016cac:	d102      	bne.n	8016cb4 <xQueueSemaphoreTake+0x60>
 8016cae:	683b      	ldr	r3, [r7, #0]
 8016cb0:	2b00      	cmp	r3, #0
 8016cb2:	d101      	bne.n	8016cb8 <xQueueSemaphoreTake+0x64>
 8016cb4:	2301      	movs	r3, #1
 8016cb6:	e000      	b.n	8016cba <xQueueSemaphoreTake+0x66>
 8016cb8:	2300      	movs	r3, #0
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d10a      	bne.n	8016cd4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8016cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016cc2:	f383 8811 	msr	BASEPRI, r3
 8016cc6:	f3bf 8f6f 	isb	sy
 8016cca:	f3bf 8f4f 	dsb	sy
 8016cce:	61bb      	str	r3, [r7, #24]
}
 8016cd0:	bf00      	nop
 8016cd2:	e7fe      	b.n	8016cd2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8016cd4:	f002 f936 	bl	8018f44 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8016cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016cdc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8016cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d024      	beq.n	8016d2e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8016ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ce6:	1e5a      	subs	r2, r3, #1
 8016ce8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cea:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cee:	681b      	ldr	r3, [r3, #0]
 8016cf0:	2b00      	cmp	r3, #0
 8016cf2:	d104      	bne.n	8016cfe <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8016cf4:	f001 fc44 	bl	8018580 <pvTaskIncrementMutexHeldCount>
 8016cf8:	4602      	mov	r2, r0
 8016cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016cfc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d00:	691b      	ldr	r3, [r3, #16]
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d00f      	beq.n	8016d26 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d08:	3310      	adds	r3, #16
 8016d0a:	4618      	mov	r0, r3
 8016d0c:	f001 f8f0 	bl	8017ef0 <xTaskRemoveFromEventList>
 8016d10:	4603      	mov	r3, r0
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d007      	beq.n	8016d26 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8016d16:	4b54      	ldr	r3, [pc, #336]	; (8016e68 <xQueueSemaphoreTake+0x214>)
 8016d18:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016d1c:	601a      	str	r2, [r3, #0]
 8016d1e:	f3bf 8f4f 	dsb	sy
 8016d22:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8016d26:	f002 f93d 	bl	8018fa4 <vPortExitCritical>
				return pdPASS;
 8016d2a:	2301      	movs	r3, #1
 8016d2c:	e097      	b.n	8016e5e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8016d2e:	683b      	ldr	r3, [r7, #0]
 8016d30:	2b00      	cmp	r3, #0
 8016d32:	d111      	bne.n	8016d58 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8016d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016d36:	2b00      	cmp	r3, #0
 8016d38:	d00a      	beq.n	8016d50 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8016d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016d3e:	f383 8811 	msr	BASEPRI, r3
 8016d42:	f3bf 8f6f 	isb	sy
 8016d46:	f3bf 8f4f 	dsb	sy
 8016d4a:	617b      	str	r3, [r7, #20]
}
 8016d4c:	bf00      	nop
 8016d4e:	e7fe      	b.n	8016d4e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8016d50:	f002 f928 	bl	8018fa4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8016d54:	2300      	movs	r3, #0
 8016d56:	e082      	b.n	8016e5e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8016d58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8016d5a:	2b00      	cmp	r3, #0
 8016d5c:	d106      	bne.n	8016d6c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8016d5e:	f107 030c 	add.w	r3, r7, #12
 8016d62:	4618      	mov	r0, r3
 8016d64:	f001 f928 	bl	8017fb8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8016d68:	2301      	movs	r3, #1
 8016d6a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8016d6c:	f002 f91a 	bl	8018fa4 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8016d70:	f000 fe94 	bl	8017a9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8016d74:	f002 f8e6 	bl	8018f44 <vPortEnterCritical>
 8016d78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d7a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016d7e:	b25b      	sxtb	r3, r3
 8016d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d84:	d103      	bne.n	8016d8e <xQueueSemaphoreTake+0x13a>
 8016d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d88:	2200      	movs	r2, #0
 8016d8a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8016d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d90:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8016d94:	b25b      	sxtb	r3, r3
 8016d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016d9a:	d103      	bne.n	8016da4 <xQueueSemaphoreTake+0x150>
 8016d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016d9e:	2200      	movs	r2, #0
 8016da0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8016da4:	f002 f8fe 	bl	8018fa4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8016da8:	463a      	mov	r2, r7
 8016daa:	f107 030c 	add.w	r3, r7, #12
 8016dae:	4611      	mov	r1, r2
 8016db0:	4618      	mov	r0, r3
 8016db2:	f001 f917 	bl	8017fe4 <xTaskCheckForTimeOut>
 8016db6:	4603      	mov	r3, r0
 8016db8:	2b00      	cmp	r3, #0
 8016dba:	d132      	bne.n	8016e22 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016dbc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016dbe:	f000 f9f2 	bl	80171a6 <prvIsQueueEmpty>
 8016dc2:	4603      	mov	r3, r0
 8016dc4:	2b00      	cmp	r3, #0
 8016dc6:	d026      	beq.n	8016e16 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8016dc8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dca:	681b      	ldr	r3, [r3, #0]
 8016dcc:	2b00      	cmp	r3, #0
 8016dce:	d109      	bne.n	8016de4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8016dd0:	f002 f8b8 	bl	8018f44 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8016dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016dd6:	689b      	ldr	r3, [r3, #8]
 8016dd8:	4618      	mov	r0, r3
 8016dda:	f001 fa79 	bl	80182d0 <xTaskPriorityInherit>
 8016dde:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8016de0:	f002 f8e0 	bl	8018fa4 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8016de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016de6:	3324      	adds	r3, #36	; 0x24
 8016de8:	683a      	ldr	r2, [r7, #0]
 8016dea:	4611      	mov	r1, r2
 8016dec:	4618      	mov	r0, r3
 8016dee:	f001 f82f 	bl	8017e50 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8016df2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016df4:	f000 f985 	bl	8017102 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8016df8:	f000 fe5e 	bl	8017ab8 <xTaskResumeAll>
 8016dfc:	4603      	mov	r3, r0
 8016dfe:	2b00      	cmp	r3, #0
 8016e00:	f47f af68 	bne.w	8016cd4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8016e04:	4b18      	ldr	r3, [pc, #96]	; (8016e68 <xQueueSemaphoreTake+0x214>)
 8016e06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8016e0a:	601a      	str	r2, [r3, #0]
 8016e0c:	f3bf 8f4f 	dsb	sy
 8016e10:	f3bf 8f6f 	isb	sy
 8016e14:	e75e      	b.n	8016cd4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8016e16:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016e18:	f000 f973 	bl	8017102 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8016e1c:	f000 fe4c 	bl	8017ab8 <xTaskResumeAll>
 8016e20:	e758      	b.n	8016cd4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8016e22:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016e24:	f000 f96d 	bl	8017102 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8016e28:	f000 fe46 	bl	8017ab8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8016e2c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016e2e:	f000 f9ba 	bl	80171a6 <prvIsQueueEmpty>
 8016e32:	4603      	mov	r3, r0
 8016e34:	2b00      	cmp	r3, #0
 8016e36:	f43f af4d 	beq.w	8016cd4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8016e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e3c:	2b00      	cmp	r3, #0
 8016e3e:	d00d      	beq.n	8016e5c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8016e40:	f002 f880 	bl	8018f44 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8016e44:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016e46:	f000 f8b4 	bl	8016fb2 <prvGetDisinheritPriorityAfterTimeout>
 8016e4a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8016e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016e4e:	689b      	ldr	r3, [r3, #8]
 8016e50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8016e52:	4618      	mov	r0, r3
 8016e54:	f001 fb12 	bl	801847c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8016e58:	f002 f8a4 	bl	8018fa4 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8016e5c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8016e5e:	4618      	mov	r0, r3
 8016e60:	3738      	adds	r7, #56	; 0x38
 8016e62:	46bd      	mov	sp, r7
 8016e64:	bd80      	pop	{r7, pc}
 8016e66:	bf00      	nop
 8016e68:	e000ed04 	.word	0xe000ed04

08016e6c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8016e6c:	b580      	push	{r7, lr}
 8016e6e:	b08e      	sub	sp, #56	; 0x38
 8016e70:	af00      	add	r7, sp, #0
 8016e72:	60f8      	str	r0, [r7, #12]
 8016e74:	60b9      	str	r1, [r7, #8]
 8016e76:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8016e7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016e7e:	2b00      	cmp	r3, #0
 8016e80:	d10a      	bne.n	8016e98 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8016e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016e86:	f383 8811 	msr	BASEPRI, r3
 8016e8a:	f3bf 8f6f 	isb	sy
 8016e8e:	f3bf 8f4f 	dsb	sy
 8016e92:	623b      	str	r3, [r7, #32]
}
 8016e94:	bf00      	nop
 8016e96:	e7fe      	b.n	8016e96 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8016e98:	68bb      	ldr	r3, [r7, #8]
 8016e9a:	2b00      	cmp	r3, #0
 8016e9c:	d103      	bne.n	8016ea6 <xQueueReceiveFromISR+0x3a>
 8016e9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ea2:	2b00      	cmp	r3, #0
 8016ea4:	d101      	bne.n	8016eaa <xQueueReceiveFromISR+0x3e>
 8016ea6:	2301      	movs	r3, #1
 8016ea8:	e000      	b.n	8016eac <xQueueReceiveFromISR+0x40>
 8016eaa:	2300      	movs	r3, #0
 8016eac:	2b00      	cmp	r3, #0
 8016eae:	d10a      	bne.n	8016ec6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8016eb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016eb4:	f383 8811 	msr	BASEPRI, r3
 8016eb8:	f3bf 8f6f 	isb	sy
 8016ebc:	f3bf 8f4f 	dsb	sy
 8016ec0:	61fb      	str	r3, [r7, #28]
}
 8016ec2:	bf00      	nop
 8016ec4:	e7fe      	b.n	8016ec4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016ec6:	f002 f91f 	bl	8019108 <vPortValidateInterruptPriority>
	__asm volatile
 8016eca:	f3ef 8211 	mrs	r2, BASEPRI
 8016ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016ed2:	f383 8811 	msr	BASEPRI, r3
 8016ed6:	f3bf 8f6f 	isb	sy
 8016eda:	f3bf 8f4f 	dsb	sy
 8016ede:	61ba      	str	r2, [r7, #24]
 8016ee0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8016ee2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8016ee4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ee6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016eea:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8016eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016eee:	2b00      	cmp	r3, #0
 8016ef0:	d02f      	beq.n	8016f52 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8016ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016ef4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8016ef8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8016efc:	68b9      	ldr	r1, [r7, #8]
 8016efe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8016f00:	f000 f8d9 	bl	80170b6 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8016f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016f06:	1e5a      	subs	r2, r3, #1
 8016f08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016f0a:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8016f0c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8016f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016f14:	d112      	bne.n	8016f3c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8016f16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016f18:	691b      	ldr	r3, [r3, #16]
 8016f1a:	2b00      	cmp	r3, #0
 8016f1c:	d016      	beq.n	8016f4c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8016f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016f20:	3310      	adds	r3, #16
 8016f22:	4618      	mov	r0, r3
 8016f24:	f000 ffe4 	bl	8017ef0 <xTaskRemoveFromEventList>
 8016f28:	4603      	mov	r3, r0
 8016f2a:	2b00      	cmp	r3, #0
 8016f2c:	d00e      	beq.n	8016f4c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8016f2e:	687b      	ldr	r3, [r7, #4]
 8016f30:	2b00      	cmp	r3, #0
 8016f32:	d00b      	beq.n	8016f4c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8016f34:	687b      	ldr	r3, [r7, #4]
 8016f36:	2201      	movs	r2, #1
 8016f38:	601a      	str	r2, [r3, #0]
 8016f3a:	e007      	b.n	8016f4c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8016f3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016f40:	3301      	adds	r3, #1
 8016f42:	b2db      	uxtb	r3, r3
 8016f44:	b25a      	sxtb	r2, r3
 8016f46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8016f48:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8016f4c:	2301      	movs	r3, #1
 8016f4e:	637b      	str	r3, [r7, #52]	; 0x34
 8016f50:	e001      	b.n	8016f56 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8016f52:	2300      	movs	r3, #0
 8016f54:	637b      	str	r3, [r7, #52]	; 0x34
 8016f56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016f58:	613b      	str	r3, [r7, #16]
	__asm volatile
 8016f5a:	693b      	ldr	r3, [r7, #16]
 8016f5c:	f383 8811 	msr	BASEPRI, r3
}
 8016f60:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016f62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8016f64:	4618      	mov	r0, r3
 8016f66:	3738      	adds	r7, #56	; 0x38
 8016f68:	46bd      	mov	sp, r7
 8016f6a:	bd80      	pop	{r7, pc}

08016f6c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b084      	sub	sp, #16
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8016f78:	68fb      	ldr	r3, [r7, #12]
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d10a      	bne.n	8016f94 <vQueueDelete+0x28>
	__asm volatile
 8016f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8016f82:	f383 8811 	msr	BASEPRI, r3
 8016f86:	f3bf 8f6f 	isb	sy
 8016f8a:	f3bf 8f4f 	dsb	sy
 8016f8e:	60bb      	str	r3, [r7, #8]
}
 8016f90:	bf00      	nop
 8016f92:	e7fe      	b.n	8016f92 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8016f94:	68f8      	ldr	r0, [r7, #12]
 8016f96:	f000 f95f 	bl	8017258 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8016f9a:	68fb      	ldr	r3, [r7, #12]
 8016f9c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8016fa0:	2b00      	cmp	r3, #0
 8016fa2:	d102      	bne.n	8016faa <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8016fa4:	68f8      	ldr	r0, [r7, #12]
 8016fa6:	f002 f9bb 	bl	8019320 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8016faa:	bf00      	nop
 8016fac:	3710      	adds	r7, #16
 8016fae:	46bd      	mov	sp, r7
 8016fb0:	bd80      	pop	{r7, pc}

08016fb2 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8016fb2:	b480      	push	{r7}
 8016fb4:	b085      	sub	sp, #20
 8016fb6:	af00      	add	r7, sp, #0
 8016fb8:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8016fba:	687b      	ldr	r3, [r7, #4]
 8016fbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8016fbe:	2b00      	cmp	r3, #0
 8016fc0:	d006      	beq.n	8016fd0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8016fc2:	687b      	ldr	r3, [r7, #4]
 8016fc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016fc6:	681b      	ldr	r3, [r3, #0]
 8016fc8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8016fcc:	60fb      	str	r3, [r7, #12]
 8016fce:	e001      	b.n	8016fd4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8016fd0:	2300      	movs	r3, #0
 8016fd2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8016fd4:	68fb      	ldr	r3, [r7, #12]
	}
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	3714      	adds	r7, #20
 8016fda:	46bd      	mov	sp, r7
 8016fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fe0:	4770      	bx	lr

08016fe2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8016fe2:	b580      	push	{r7, lr}
 8016fe4:	b086      	sub	sp, #24
 8016fe6:	af00      	add	r7, sp, #0
 8016fe8:	60f8      	str	r0, [r7, #12]
 8016fea:	60b9      	str	r1, [r7, #8]
 8016fec:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8016fee:	2300      	movs	r3, #0
 8016ff0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8016ff2:	68fb      	ldr	r3, [r7, #12]
 8016ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8016ff6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8016ff8:	68fb      	ldr	r3, [r7, #12]
 8016ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8016ffc:	2b00      	cmp	r3, #0
 8016ffe:	d10d      	bne.n	801701c <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8017000:	68fb      	ldr	r3, [r7, #12]
 8017002:	681b      	ldr	r3, [r3, #0]
 8017004:	2b00      	cmp	r3, #0
 8017006:	d14d      	bne.n	80170a4 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8017008:	68fb      	ldr	r3, [r7, #12]
 801700a:	689b      	ldr	r3, [r3, #8]
 801700c:	4618      	mov	r0, r3
 801700e:	f001 f9c7 	bl	80183a0 <xTaskPriorityDisinherit>
 8017012:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8017014:	68fb      	ldr	r3, [r7, #12]
 8017016:	2200      	movs	r2, #0
 8017018:	609a      	str	r2, [r3, #8]
 801701a:	e043      	b.n	80170a4 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	2b00      	cmp	r3, #0
 8017020:	d119      	bne.n	8017056 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8017022:	68fb      	ldr	r3, [r7, #12]
 8017024:	6858      	ldr	r0, [r3, #4]
 8017026:	68fb      	ldr	r3, [r7, #12]
 8017028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801702a:	461a      	mov	r2, r3
 801702c:	68b9      	ldr	r1, [r7, #8]
 801702e:	f004 f9d3 	bl	801b3d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8017032:	68fb      	ldr	r3, [r7, #12]
 8017034:	685a      	ldr	r2, [r3, #4]
 8017036:	68fb      	ldr	r3, [r7, #12]
 8017038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801703a:	441a      	add	r2, r3
 801703c:	68fb      	ldr	r3, [r7, #12]
 801703e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017040:	68fb      	ldr	r3, [r7, #12]
 8017042:	685a      	ldr	r2, [r3, #4]
 8017044:	68fb      	ldr	r3, [r7, #12]
 8017046:	689b      	ldr	r3, [r3, #8]
 8017048:	429a      	cmp	r2, r3
 801704a:	d32b      	bcc.n	80170a4 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801704c:	68fb      	ldr	r3, [r7, #12]
 801704e:	681a      	ldr	r2, [r3, #0]
 8017050:	68fb      	ldr	r3, [r7, #12]
 8017052:	605a      	str	r2, [r3, #4]
 8017054:	e026      	b.n	80170a4 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8017056:	68fb      	ldr	r3, [r7, #12]
 8017058:	68d8      	ldr	r0, [r3, #12]
 801705a:	68fb      	ldr	r3, [r7, #12]
 801705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801705e:	461a      	mov	r2, r3
 8017060:	68b9      	ldr	r1, [r7, #8]
 8017062:	f004 f9b9 	bl	801b3d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8017066:	68fb      	ldr	r3, [r7, #12]
 8017068:	68da      	ldr	r2, [r3, #12]
 801706a:	68fb      	ldr	r3, [r7, #12]
 801706c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801706e:	425b      	negs	r3, r3
 8017070:	441a      	add	r2, r3
 8017072:	68fb      	ldr	r3, [r7, #12]
 8017074:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8017076:	68fb      	ldr	r3, [r7, #12]
 8017078:	68da      	ldr	r2, [r3, #12]
 801707a:	68fb      	ldr	r3, [r7, #12]
 801707c:	681b      	ldr	r3, [r3, #0]
 801707e:	429a      	cmp	r2, r3
 8017080:	d207      	bcs.n	8017092 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8017082:	68fb      	ldr	r3, [r7, #12]
 8017084:	689a      	ldr	r2, [r3, #8]
 8017086:	68fb      	ldr	r3, [r7, #12]
 8017088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801708a:	425b      	negs	r3, r3
 801708c:	441a      	add	r2, r3
 801708e:	68fb      	ldr	r3, [r7, #12]
 8017090:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8017092:	687b      	ldr	r3, [r7, #4]
 8017094:	2b02      	cmp	r3, #2
 8017096:	d105      	bne.n	80170a4 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8017098:	693b      	ldr	r3, [r7, #16]
 801709a:	2b00      	cmp	r3, #0
 801709c:	d002      	beq.n	80170a4 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801709e:	693b      	ldr	r3, [r7, #16]
 80170a0:	3b01      	subs	r3, #1
 80170a2:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80170a4:	693b      	ldr	r3, [r7, #16]
 80170a6:	1c5a      	adds	r2, r3, #1
 80170a8:	68fb      	ldr	r3, [r7, #12]
 80170aa:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80170ac:	697b      	ldr	r3, [r7, #20]
}
 80170ae:	4618      	mov	r0, r3
 80170b0:	3718      	adds	r7, #24
 80170b2:	46bd      	mov	sp, r7
 80170b4:	bd80      	pop	{r7, pc}

080170b6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80170b6:	b580      	push	{r7, lr}
 80170b8:	b082      	sub	sp, #8
 80170ba:	af00      	add	r7, sp, #0
 80170bc:	6078      	str	r0, [r7, #4]
 80170be:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80170c0:	687b      	ldr	r3, [r7, #4]
 80170c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80170c4:	2b00      	cmp	r3, #0
 80170c6:	d018      	beq.n	80170fa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80170c8:	687b      	ldr	r3, [r7, #4]
 80170ca:	68da      	ldr	r2, [r3, #12]
 80170cc:	687b      	ldr	r3, [r7, #4]
 80170ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80170d0:	441a      	add	r2, r3
 80170d2:	687b      	ldr	r3, [r7, #4]
 80170d4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80170d6:	687b      	ldr	r3, [r7, #4]
 80170d8:	68da      	ldr	r2, [r3, #12]
 80170da:	687b      	ldr	r3, [r7, #4]
 80170dc:	689b      	ldr	r3, [r3, #8]
 80170de:	429a      	cmp	r2, r3
 80170e0:	d303      	bcc.n	80170ea <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80170e2:	687b      	ldr	r3, [r7, #4]
 80170e4:	681a      	ldr	r2, [r3, #0]
 80170e6:	687b      	ldr	r3, [r7, #4]
 80170e8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80170ea:	687b      	ldr	r3, [r7, #4]
 80170ec:	68d9      	ldr	r1, [r3, #12]
 80170ee:	687b      	ldr	r3, [r7, #4]
 80170f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80170f2:	461a      	mov	r2, r3
 80170f4:	6838      	ldr	r0, [r7, #0]
 80170f6:	f004 f96f 	bl	801b3d8 <memcpy>
	}
}
 80170fa:	bf00      	nop
 80170fc:	3708      	adds	r7, #8
 80170fe:	46bd      	mov	sp, r7
 8017100:	bd80      	pop	{r7, pc}

08017102 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8017102:	b580      	push	{r7, lr}
 8017104:	b084      	sub	sp, #16
 8017106:	af00      	add	r7, sp, #0
 8017108:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 801710a:	f001 ff1b 	bl	8018f44 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801710e:	687b      	ldr	r3, [r7, #4]
 8017110:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8017114:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8017116:	e011      	b.n	801713c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8017118:	687b      	ldr	r3, [r7, #4]
 801711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801711c:	2b00      	cmp	r3, #0
 801711e:	d012      	beq.n	8017146 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8017120:	687b      	ldr	r3, [r7, #4]
 8017122:	3324      	adds	r3, #36	; 0x24
 8017124:	4618      	mov	r0, r3
 8017126:	f000 fee3 	bl	8017ef0 <xTaskRemoveFromEventList>
 801712a:	4603      	mov	r3, r0
 801712c:	2b00      	cmp	r3, #0
 801712e:	d001      	beq.n	8017134 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8017130:	f000 ffba 	bl	80180a8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8017134:	7bfb      	ldrb	r3, [r7, #15]
 8017136:	3b01      	subs	r3, #1
 8017138:	b2db      	uxtb	r3, r3
 801713a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801713c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017140:	2b00      	cmp	r3, #0
 8017142:	dce9      	bgt.n	8017118 <prvUnlockQueue+0x16>
 8017144:	e000      	b.n	8017148 <prvUnlockQueue+0x46>
					break;
 8017146:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8017148:	687b      	ldr	r3, [r7, #4]
 801714a:	22ff      	movs	r2, #255	; 0xff
 801714c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8017150:	f001 ff28 	bl	8018fa4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8017154:	f001 fef6 	bl	8018f44 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8017158:	687b      	ldr	r3, [r7, #4]
 801715a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801715e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017160:	e011      	b.n	8017186 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8017162:	687b      	ldr	r3, [r7, #4]
 8017164:	691b      	ldr	r3, [r3, #16]
 8017166:	2b00      	cmp	r3, #0
 8017168:	d012      	beq.n	8017190 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801716a:	687b      	ldr	r3, [r7, #4]
 801716c:	3310      	adds	r3, #16
 801716e:	4618      	mov	r0, r3
 8017170:	f000 febe 	bl	8017ef0 <xTaskRemoveFromEventList>
 8017174:	4603      	mov	r3, r0
 8017176:	2b00      	cmp	r3, #0
 8017178:	d001      	beq.n	801717e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801717a:	f000 ff95 	bl	80180a8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801717e:	7bbb      	ldrb	r3, [r7, #14]
 8017180:	3b01      	subs	r3, #1
 8017182:	b2db      	uxtb	r3, r3
 8017184:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8017186:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801718a:	2b00      	cmp	r3, #0
 801718c:	dce9      	bgt.n	8017162 <prvUnlockQueue+0x60>
 801718e:	e000      	b.n	8017192 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8017190:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8017192:	687b      	ldr	r3, [r7, #4]
 8017194:	22ff      	movs	r2, #255	; 0xff
 8017196:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801719a:	f001 ff03 	bl	8018fa4 <vPortExitCritical>
}
 801719e:	bf00      	nop
 80171a0:	3710      	adds	r7, #16
 80171a2:	46bd      	mov	sp, r7
 80171a4:	bd80      	pop	{r7, pc}

080171a6 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80171a6:	b580      	push	{r7, lr}
 80171a8:	b084      	sub	sp, #16
 80171aa:	af00      	add	r7, sp, #0
 80171ac:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80171ae:	f001 fec9 	bl	8018f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80171b2:	687b      	ldr	r3, [r7, #4]
 80171b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d102      	bne.n	80171c0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80171ba:	2301      	movs	r3, #1
 80171bc:	60fb      	str	r3, [r7, #12]
 80171be:	e001      	b.n	80171c4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80171c0:	2300      	movs	r3, #0
 80171c2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80171c4:	f001 feee 	bl	8018fa4 <vPortExitCritical>

	return xReturn;
 80171c8:	68fb      	ldr	r3, [r7, #12]
}
 80171ca:	4618      	mov	r0, r3
 80171cc:	3710      	adds	r7, #16
 80171ce:	46bd      	mov	sp, r7
 80171d0:	bd80      	pop	{r7, pc}

080171d2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80171d2:	b580      	push	{r7, lr}
 80171d4:	b084      	sub	sp, #16
 80171d6:	af00      	add	r7, sp, #0
 80171d8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80171da:	f001 feb3 	bl	8018f44 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80171de:	687b      	ldr	r3, [r7, #4]
 80171e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d102      	bne.n	80171f0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80171ea:	2301      	movs	r3, #1
 80171ec:	60fb      	str	r3, [r7, #12]
 80171ee:	e001      	b.n	80171f4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80171f0:	2300      	movs	r3, #0
 80171f2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80171f4:	f001 fed6 	bl	8018fa4 <vPortExitCritical>

	return xReturn;
 80171f8:	68fb      	ldr	r3, [r7, #12]
}
 80171fa:	4618      	mov	r0, r3
 80171fc:	3710      	adds	r7, #16
 80171fe:	46bd      	mov	sp, r7
 8017200:	bd80      	pop	{r7, pc}
	...

08017204 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8017204:	b480      	push	{r7}
 8017206:	b085      	sub	sp, #20
 8017208:	af00      	add	r7, sp, #0
 801720a:	6078      	str	r0, [r7, #4]
 801720c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801720e:	2300      	movs	r3, #0
 8017210:	60fb      	str	r3, [r7, #12]
 8017212:	e014      	b.n	801723e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8017214:	4a0f      	ldr	r2, [pc, #60]	; (8017254 <vQueueAddToRegistry+0x50>)
 8017216:	68fb      	ldr	r3, [r7, #12]
 8017218:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801721c:	2b00      	cmp	r3, #0
 801721e:	d10b      	bne.n	8017238 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8017220:	490c      	ldr	r1, [pc, #48]	; (8017254 <vQueueAddToRegistry+0x50>)
 8017222:	68fb      	ldr	r3, [r7, #12]
 8017224:	683a      	ldr	r2, [r7, #0]
 8017226:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801722a:	4a0a      	ldr	r2, [pc, #40]	; (8017254 <vQueueAddToRegistry+0x50>)
 801722c:	68fb      	ldr	r3, [r7, #12]
 801722e:	00db      	lsls	r3, r3, #3
 8017230:	4413      	add	r3, r2
 8017232:	687a      	ldr	r2, [r7, #4]
 8017234:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8017236:	e006      	b.n	8017246 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017238:	68fb      	ldr	r3, [r7, #12]
 801723a:	3301      	adds	r3, #1
 801723c:	60fb      	str	r3, [r7, #12]
 801723e:	68fb      	ldr	r3, [r7, #12]
 8017240:	2b07      	cmp	r3, #7
 8017242:	d9e7      	bls.n	8017214 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017244:	bf00      	nop
 8017246:	bf00      	nop
 8017248:	3714      	adds	r7, #20
 801724a:	46bd      	mov	sp, r7
 801724c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017250:	4770      	bx	lr
 8017252:	bf00      	nop
 8017254:	200076ac 	.word	0x200076ac

08017258 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8017258:	b480      	push	{r7}
 801725a:	b085      	sub	sp, #20
 801725c:	af00      	add	r7, sp, #0
 801725e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8017260:	2300      	movs	r3, #0
 8017262:	60fb      	str	r3, [r7, #12]
 8017264:	e016      	b.n	8017294 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8017266:	4a10      	ldr	r2, [pc, #64]	; (80172a8 <vQueueUnregisterQueue+0x50>)
 8017268:	68fb      	ldr	r3, [r7, #12]
 801726a:	00db      	lsls	r3, r3, #3
 801726c:	4413      	add	r3, r2
 801726e:	685b      	ldr	r3, [r3, #4]
 8017270:	687a      	ldr	r2, [r7, #4]
 8017272:	429a      	cmp	r2, r3
 8017274:	d10b      	bne.n	801728e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8017276:	4a0c      	ldr	r2, [pc, #48]	; (80172a8 <vQueueUnregisterQueue+0x50>)
 8017278:	68fb      	ldr	r3, [r7, #12]
 801727a:	2100      	movs	r1, #0
 801727c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8017280:	4a09      	ldr	r2, [pc, #36]	; (80172a8 <vQueueUnregisterQueue+0x50>)
 8017282:	68fb      	ldr	r3, [r7, #12]
 8017284:	00db      	lsls	r3, r3, #3
 8017286:	4413      	add	r3, r2
 8017288:	2200      	movs	r2, #0
 801728a:	605a      	str	r2, [r3, #4]
				break;
 801728c:	e006      	b.n	801729c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801728e:	68fb      	ldr	r3, [r7, #12]
 8017290:	3301      	adds	r3, #1
 8017292:	60fb      	str	r3, [r7, #12]
 8017294:	68fb      	ldr	r3, [r7, #12]
 8017296:	2b07      	cmp	r3, #7
 8017298:	d9e5      	bls.n	8017266 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801729a:	bf00      	nop
 801729c:	bf00      	nop
 801729e:	3714      	adds	r7, #20
 80172a0:	46bd      	mov	sp, r7
 80172a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80172a6:	4770      	bx	lr
 80172a8:	200076ac 	.word	0x200076ac

080172ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80172ac:	b580      	push	{r7, lr}
 80172ae:	b086      	sub	sp, #24
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	60f8      	str	r0, [r7, #12]
 80172b4:	60b9      	str	r1, [r7, #8]
 80172b6:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80172b8:	68fb      	ldr	r3, [r7, #12]
 80172ba:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80172bc:	f001 fe42 	bl	8018f44 <vPortEnterCritical>
 80172c0:	697b      	ldr	r3, [r7, #20]
 80172c2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80172c6:	b25b      	sxtb	r3, r3
 80172c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172cc:	d103      	bne.n	80172d6 <vQueueWaitForMessageRestricted+0x2a>
 80172ce:	697b      	ldr	r3, [r7, #20]
 80172d0:	2200      	movs	r2, #0
 80172d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80172d6:	697b      	ldr	r3, [r7, #20]
 80172d8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80172dc:	b25b      	sxtb	r3, r3
 80172de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80172e2:	d103      	bne.n	80172ec <vQueueWaitForMessageRestricted+0x40>
 80172e4:	697b      	ldr	r3, [r7, #20]
 80172e6:	2200      	movs	r2, #0
 80172e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80172ec:	f001 fe5a 	bl	8018fa4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80172f0:	697b      	ldr	r3, [r7, #20]
 80172f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d106      	bne.n	8017306 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80172f8:	697b      	ldr	r3, [r7, #20]
 80172fa:	3324      	adds	r3, #36	; 0x24
 80172fc:	687a      	ldr	r2, [r7, #4]
 80172fe:	68b9      	ldr	r1, [r7, #8]
 8017300:	4618      	mov	r0, r3
 8017302:	f000 fdc9 	bl	8017e98 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8017306:	6978      	ldr	r0, [r7, #20]
 8017308:	f7ff fefb 	bl	8017102 <prvUnlockQueue>
	}
 801730c:	bf00      	nop
 801730e:	3718      	adds	r7, #24
 8017310:	46bd      	mov	sp, r7
 8017312:	bd80      	pop	{r7, pc}

08017314 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8017314:	b580      	push	{r7, lr}
 8017316:	b08e      	sub	sp, #56	; 0x38
 8017318:	af04      	add	r7, sp, #16
 801731a:	60f8      	str	r0, [r7, #12]
 801731c:	60b9      	str	r1, [r7, #8]
 801731e:	607a      	str	r2, [r7, #4]
 8017320:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8017322:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017324:	2b00      	cmp	r3, #0
 8017326:	d10a      	bne.n	801733e <xTaskCreateStatic+0x2a>
	__asm volatile
 8017328:	f04f 0350 	mov.w	r3, #80	; 0x50
 801732c:	f383 8811 	msr	BASEPRI, r3
 8017330:	f3bf 8f6f 	isb	sy
 8017334:	f3bf 8f4f 	dsb	sy
 8017338:	623b      	str	r3, [r7, #32]
}
 801733a:	bf00      	nop
 801733c:	e7fe      	b.n	801733c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801733e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017340:	2b00      	cmp	r3, #0
 8017342:	d10a      	bne.n	801735a <xTaskCreateStatic+0x46>
	__asm volatile
 8017344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017348:	f383 8811 	msr	BASEPRI, r3
 801734c:	f3bf 8f6f 	isb	sy
 8017350:	f3bf 8f4f 	dsb	sy
 8017354:	61fb      	str	r3, [r7, #28]
}
 8017356:	bf00      	nop
 8017358:	e7fe      	b.n	8017358 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801735a:	23bc      	movs	r3, #188	; 0xbc
 801735c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801735e:	693b      	ldr	r3, [r7, #16]
 8017360:	2bbc      	cmp	r3, #188	; 0xbc
 8017362:	d00a      	beq.n	801737a <xTaskCreateStatic+0x66>
	__asm volatile
 8017364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017368:	f383 8811 	msr	BASEPRI, r3
 801736c:	f3bf 8f6f 	isb	sy
 8017370:	f3bf 8f4f 	dsb	sy
 8017374:	61bb      	str	r3, [r7, #24]
}
 8017376:	bf00      	nop
 8017378:	e7fe      	b.n	8017378 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801737a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801737c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801737e:	2b00      	cmp	r3, #0
 8017380:	d01e      	beq.n	80173c0 <xTaskCreateStatic+0xac>
 8017382:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017384:	2b00      	cmp	r3, #0
 8017386:	d01b      	beq.n	80173c0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8017388:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801738a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801738c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801738e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8017390:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8017392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8017394:	2202      	movs	r2, #2
 8017396:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801739a:	2300      	movs	r3, #0
 801739c:	9303      	str	r3, [sp, #12]
 801739e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80173a0:	9302      	str	r3, [sp, #8]
 80173a2:	f107 0314 	add.w	r3, r7, #20
 80173a6:	9301      	str	r3, [sp, #4]
 80173a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80173aa:	9300      	str	r3, [sp, #0]
 80173ac:	683b      	ldr	r3, [r7, #0]
 80173ae:	687a      	ldr	r2, [r7, #4]
 80173b0:	68b9      	ldr	r1, [r7, #8]
 80173b2:	68f8      	ldr	r0, [r7, #12]
 80173b4:	f000 f850 	bl	8017458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80173b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80173ba:	f000 f8f3 	bl	80175a4 <prvAddNewTaskToReadyList>
 80173be:	e001      	b.n	80173c4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80173c0:	2300      	movs	r3, #0
 80173c2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80173c4:	697b      	ldr	r3, [r7, #20]
	}
 80173c6:	4618      	mov	r0, r3
 80173c8:	3728      	adds	r7, #40	; 0x28
 80173ca:	46bd      	mov	sp, r7
 80173cc:	bd80      	pop	{r7, pc}

080173ce <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80173ce:	b580      	push	{r7, lr}
 80173d0:	b08c      	sub	sp, #48	; 0x30
 80173d2:	af04      	add	r7, sp, #16
 80173d4:	60f8      	str	r0, [r7, #12]
 80173d6:	60b9      	str	r1, [r7, #8]
 80173d8:	603b      	str	r3, [r7, #0]
 80173da:	4613      	mov	r3, r2
 80173dc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80173de:	88fb      	ldrh	r3, [r7, #6]
 80173e0:	009b      	lsls	r3, r3, #2
 80173e2:	4618      	mov	r0, r3
 80173e4:	f001 fed0 	bl	8019188 <pvPortMalloc>
 80173e8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80173ea:	697b      	ldr	r3, [r7, #20]
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d00e      	beq.n	801740e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80173f0:	20bc      	movs	r0, #188	; 0xbc
 80173f2:	f001 fec9 	bl	8019188 <pvPortMalloc>
 80173f6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80173f8:	69fb      	ldr	r3, [r7, #28]
 80173fa:	2b00      	cmp	r3, #0
 80173fc:	d003      	beq.n	8017406 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80173fe:	69fb      	ldr	r3, [r7, #28]
 8017400:	697a      	ldr	r2, [r7, #20]
 8017402:	631a      	str	r2, [r3, #48]	; 0x30
 8017404:	e005      	b.n	8017412 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8017406:	6978      	ldr	r0, [r7, #20]
 8017408:	f001 ff8a 	bl	8019320 <vPortFree>
 801740c:	e001      	b.n	8017412 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801740e:	2300      	movs	r3, #0
 8017410:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8017412:	69fb      	ldr	r3, [r7, #28]
 8017414:	2b00      	cmp	r3, #0
 8017416:	d017      	beq.n	8017448 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8017418:	69fb      	ldr	r3, [r7, #28]
 801741a:	2200      	movs	r2, #0
 801741c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8017420:	88fa      	ldrh	r2, [r7, #6]
 8017422:	2300      	movs	r3, #0
 8017424:	9303      	str	r3, [sp, #12]
 8017426:	69fb      	ldr	r3, [r7, #28]
 8017428:	9302      	str	r3, [sp, #8]
 801742a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801742c:	9301      	str	r3, [sp, #4]
 801742e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017430:	9300      	str	r3, [sp, #0]
 8017432:	683b      	ldr	r3, [r7, #0]
 8017434:	68b9      	ldr	r1, [r7, #8]
 8017436:	68f8      	ldr	r0, [r7, #12]
 8017438:	f000 f80e 	bl	8017458 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801743c:	69f8      	ldr	r0, [r7, #28]
 801743e:	f000 f8b1 	bl	80175a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8017442:	2301      	movs	r3, #1
 8017444:	61bb      	str	r3, [r7, #24]
 8017446:	e002      	b.n	801744e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8017448:	f04f 33ff 	mov.w	r3, #4294967295
 801744c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801744e:	69bb      	ldr	r3, [r7, #24]
	}
 8017450:	4618      	mov	r0, r3
 8017452:	3720      	adds	r7, #32
 8017454:	46bd      	mov	sp, r7
 8017456:	bd80      	pop	{r7, pc}

08017458 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8017458:	b580      	push	{r7, lr}
 801745a:	b088      	sub	sp, #32
 801745c:	af00      	add	r7, sp, #0
 801745e:	60f8      	str	r0, [r7, #12]
 8017460:	60b9      	str	r1, [r7, #8]
 8017462:	607a      	str	r2, [r7, #4]
 8017464:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8017466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017468:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801746a:	687b      	ldr	r3, [r7, #4]
 801746c:	009b      	lsls	r3, r3, #2
 801746e:	461a      	mov	r2, r3
 8017470:	21a5      	movs	r1, #165	; 0xa5
 8017472:	f003 ffd9 	bl	801b428 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8017476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017478:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801747a:	687b      	ldr	r3, [r7, #4]
 801747c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8017480:	3b01      	subs	r3, #1
 8017482:	009b      	lsls	r3, r3, #2
 8017484:	4413      	add	r3, r2
 8017486:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8017488:	69bb      	ldr	r3, [r7, #24]
 801748a:	f023 0307 	bic.w	r3, r3, #7
 801748e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8017490:	69bb      	ldr	r3, [r7, #24]
 8017492:	f003 0307 	and.w	r3, r3, #7
 8017496:	2b00      	cmp	r3, #0
 8017498:	d00a      	beq.n	80174b0 <prvInitialiseNewTask+0x58>
	__asm volatile
 801749a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801749e:	f383 8811 	msr	BASEPRI, r3
 80174a2:	f3bf 8f6f 	isb	sy
 80174a6:	f3bf 8f4f 	dsb	sy
 80174aa:	617b      	str	r3, [r7, #20]
}
 80174ac:	bf00      	nop
 80174ae:	e7fe      	b.n	80174ae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80174b0:	68bb      	ldr	r3, [r7, #8]
 80174b2:	2b00      	cmp	r3, #0
 80174b4:	d01f      	beq.n	80174f6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80174b6:	2300      	movs	r3, #0
 80174b8:	61fb      	str	r3, [r7, #28]
 80174ba:	e012      	b.n	80174e2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80174bc:	68ba      	ldr	r2, [r7, #8]
 80174be:	69fb      	ldr	r3, [r7, #28]
 80174c0:	4413      	add	r3, r2
 80174c2:	7819      	ldrb	r1, [r3, #0]
 80174c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80174c6:	69fb      	ldr	r3, [r7, #28]
 80174c8:	4413      	add	r3, r2
 80174ca:	3334      	adds	r3, #52	; 0x34
 80174cc:	460a      	mov	r2, r1
 80174ce:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80174d0:	68ba      	ldr	r2, [r7, #8]
 80174d2:	69fb      	ldr	r3, [r7, #28]
 80174d4:	4413      	add	r3, r2
 80174d6:	781b      	ldrb	r3, [r3, #0]
 80174d8:	2b00      	cmp	r3, #0
 80174da:	d006      	beq.n	80174ea <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80174dc:	69fb      	ldr	r3, [r7, #28]
 80174de:	3301      	adds	r3, #1
 80174e0:	61fb      	str	r3, [r7, #28]
 80174e2:	69fb      	ldr	r3, [r7, #28]
 80174e4:	2b0f      	cmp	r3, #15
 80174e6:	d9e9      	bls.n	80174bc <prvInitialiseNewTask+0x64>
 80174e8:	e000      	b.n	80174ec <prvInitialiseNewTask+0x94>
			{
				break;
 80174ea:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80174ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174ee:	2200      	movs	r2, #0
 80174f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80174f4:	e003      	b.n	80174fe <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80174f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80174f8:	2200      	movs	r2, #0
 80174fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80174fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017500:	2b37      	cmp	r3, #55	; 0x37
 8017502:	d901      	bls.n	8017508 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8017504:	2337      	movs	r3, #55	; 0x37
 8017506:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8017508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801750a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801750c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 801750e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017510:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8017512:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8017514:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017516:	2200      	movs	r2, #0
 8017518:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801751a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801751c:	3304      	adds	r3, #4
 801751e:	4618      	mov	r0, r3
 8017520:	f7fe fe56 	bl	80161d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8017524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017526:	3318      	adds	r3, #24
 8017528:	4618      	mov	r0, r3
 801752a:	f7fe fe51 	bl	80161d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801752e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017532:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017534:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8017536:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801753a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801753c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801753e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017540:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8017542:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8017544:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017546:	2200      	movs	r2, #0
 8017548:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801754c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801754e:	2200      	movs	r2, #0
 8017550:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8017554:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017556:	3354      	adds	r3, #84	; 0x54
 8017558:	2260      	movs	r2, #96	; 0x60
 801755a:	2100      	movs	r1, #0
 801755c:	4618      	mov	r0, r3
 801755e:	f003 ff63 	bl	801b428 <memset>
 8017562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017564:	4a0c      	ldr	r2, [pc, #48]	; (8017598 <prvInitialiseNewTask+0x140>)
 8017566:	659a      	str	r2, [r3, #88]	; 0x58
 8017568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801756a:	4a0c      	ldr	r2, [pc, #48]	; (801759c <prvInitialiseNewTask+0x144>)
 801756c:	65da      	str	r2, [r3, #92]	; 0x5c
 801756e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017570:	4a0b      	ldr	r2, [pc, #44]	; (80175a0 <prvInitialiseNewTask+0x148>)
 8017572:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8017574:	683a      	ldr	r2, [r7, #0]
 8017576:	68f9      	ldr	r1, [r7, #12]
 8017578:	69b8      	ldr	r0, [r7, #24]
 801757a:	f001 fbb7 	bl	8018cec <pxPortInitialiseStack>
 801757e:	4602      	mov	r2, r0
 8017580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017582:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8017584:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017586:	2b00      	cmp	r3, #0
 8017588:	d002      	beq.n	8017590 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801758a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801758c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801758e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8017590:	bf00      	nop
 8017592:	3720      	adds	r7, #32
 8017594:	46bd      	mov	sp, r7
 8017596:	bd80      	pop	{r7, pc}
 8017598:	08022ff4 	.word	0x08022ff4
 801759c:	08023014 	.word	0x08023014
 80175a0:	08022fd4 	.word	0x08022fd4

080175a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80175a4:	b580      	push	{r7, lr}
 80175a6:	b082      	sub	sp, #8
 80175a8:	af00      	add	r7, sp, #0
 80175aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80175ac:	f001 fcca 	bl	8018f44 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80175b0:	4b2d      	ldr	r3, [pc, #180]	; (8017668 <prvAddNewTaskToReadyList+0xc4>)
 80175b2:	681b      	ldr	r3, [r3, #0]
 80175b4:	3301      	adds	r3, #1
 80175b6:	4a2c      	ldr	r2, [pc, #176]	; (8017668 <prvAddNewTaskToReadyList+0xc4>)
 80175b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80175ba:	4b2c      	ldr	r3, [pc, #176]	; (801766c <prvAddNewTaskToReadyList+0xc8>)
 80175bc:	681b      	ldr	r3, [r3, #0]
 80175be:	2b00      	cmp	r3, #0
 80175c0:	d109      	bne.n	80175d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80175c2:	4a2a      	ldr	r2, [pc, #168]	; (801766c <prvAddNewTaskToReadyList+0xc8>)
 80175c4:	687b      	ldr	r3, [r7, #4]
 80175c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80175c8:	4b27      	ldr	r3, [pc, #156]	; (8017668 <prvAddNewTaskToReadyList+0xc4>)
 80175ca:	681b      	ldr	r3, [r3, #0]
 80175cc:	2b01      	cmp	r3, #1
 80175ce:	d110      	bne.n	80175f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80175d0:	f000 fd8e 	bl	80180f0 <prvInitialiseTaskLists>
 80175d4:	e00d      	b.n	80175f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80175d6:	4b26      	ldr	r3, [pc, #152]	; (8017670 <prvAddNewTaskToReadyList+0xcc>)
 80175d8:	681b      	ldr	r3, [r3, #0]
 80175da:	2b00      	cmp	r3, #0
 80175dc:	d109      	bne.n	80175f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80175de:	4b23      	ldr	r3, [pc, #140]	; (801766c <prvAddNewTaskToReadyList+0xc8>)
 80175e0:	681b      	ldr	r3, [r3, #0]
 80175e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80175e8:	429a      	cmp	r2, r3
 80175ea:	d802      	bhi.n	80175f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80175ec:	4a1f      	ldr	r2, [pc, #124]	; (801766c <prvAddNewTaskToReadyList+0xc8>)
 80175ee:	687b      	ldr	r3, [r7, #4]
 80175f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80175f2:	4b20      	ldr	r3, [pc, #128]	; (8017674 <prvAddNewTaskToReadyList+0xd0>)
 80175f4:	681b      	ldr	r3, [r3, #0]
 80175f6:	3301      	adds	r3, #1
 80175f8:	4a1e      	ldr	r2, [pc, #120]	; (8017674 <prvAddNewTaskToReadyList+0xd0>)
 80175fa:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80175fc:	4b1d      	ldr	r3, [pc, #116]	; (8017674 <prvAddNewTaskToReadyList+0xd0>)
 80175fe:	681a      	ldr	r2, [r3, #0]
 8017600:	687b      	ldr	r3, [r7, #4]
 8017602:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8017604:	687b      	ldr	r3, [r7, #4]
 8017606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017608:	4b1b      	ldr	r3, [pc, #108]	; (8017678 <prvAddNewTaskToReadyList+0xd4>)
 801760a:	681b      	ldr	r3, [r3, #0]
 801760c:	429a      	cmp	r2, r3
 801760e:	d903      	bls.n	8017618 <prvAddNewTaskToReadyList+0x74>
 8017610:	687b      	ldr	r3, [r7, #4]
 8017612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017614:	4a18      	ldr	r2, [pc, #96]	; (8017678 <prvAddNewTaskToReadyList+0xd4>)
 8017616:	6013      	str	r3, [r2, #0]
 8017618:	687b      	ldr	r3, [r7, #4]
 801761a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801761c:	4613      	mov	r3, r2
 801761e:	009b      	lsls	r3, r3, #2
 8017620:	4413      	add	r3, r2
 8017622:	009b      	lsls	r3, r3, #2
 8017624:	4a15      	ldr	r2, [pc, #84]	; (801767c <prvAddNewTaskToReadyList+0xd8>)
 8017626:	441a      	add	r2, r3
 8017628:	687b      	ldr	r3, [r7, #4]
 801762a:	3304      	adds	r3, #4
 801762c:	4619      	mov	r1, r3
 801762e:	4610      	mov	r0, r2
 8017630:	f7fe fddb 	bl	80161ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8017634:	f001 fcb6 	bl	8018fa4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8017638:	4b0d      	ldr	r3, [pc, #52]	; (8017670 <prvAddNewTaskToReadyList+0xcc>)
 801763a:	681b      	ldr	r3, [r3, #0]
 801763c:	2b00      	cmp	r3, #0
 801763e:	d00e      	beq.n	801765e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8017640:	4b0a      	ldr	r3, [pc, #40]	; (801766c <prvAddNewTaskToReadyList+0xc8>)
 8017642:	681b      	ldr	r3, [r3, #0]
 8017644:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801764a:	429a      	cmp	r2, r3
 801764c:	d207      	bcs.n	801765e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801764e:	4b0c      	ldr	r3, [pc, #48]	; (8017680 <prvAddNewTaskToReadyList+0xdc>)
 8017650:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017654:	601a      	str	r2, [r3, #0]
 8017656:	f3bf 8f4f 	dsb	sy
 801765a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801765e:	bf00      	nop
 8017660:	3708      	adds	r7, #8
 8017662:	46bd      	mov	sp, r7
 8017664:	bd80      	pop	{r7, pc}
 8017666:	bf00      	nop
 8017668:	200014b8 	.word	0x200014b8
 801766c:	20000fe4 	.word	0x20000fe4
 8017670:	200014c4 	.word	0x200014c4
 8017674:	200014d4 	.word	0x200014d4
 8017678:	200014c0 	.word	0x200014c0
 801767c:	20000fe8 	.word	0x20000fe8
 8017680:	e000ed04 	.word	0xe000ed04

08017684 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8017684:	b580      	push	{r7, lr}
 8017686:	b084      	sub	sp, #16
 8017688:	af00      	add	r7, sp, #0
 801768a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801768c:	f001 fc5a 	bl	8018f44 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8017690:	687b      	ldr	r3, [r7, #4]
 8017692:	2b00      	cmp	r3, #0
 8017694:	d102      	bne.n	801769c <vTaskDelete+0x18>
 8017696:	4b2c      	ldr	r3, [pc, #176]	; (8017748 <vTaskDelete+0xc4>)
 8017698:	681b      	ldr	r3, [r3, #0]
 801769a:	e000      	b.n	801769e <vTaskDelete+0x1a>
 801769c:	687b      	ldr	r3, [r7, #4]
 801769e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80176a0:	68fb      	ldr	r3, [r7, #12]
 80176a2:	3304      	adds	r3, #4
 80176a4:	4618      	mov	r0, r3
 80176a6:	f7fe fdfd 	bl	80162a4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80176aa:	68fb      	ldr	r3, [r7, #12]
 80176ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80176ae:	2b00      	cmp	r3, #0
 80176b0:	d004      	beq.n	80176bc <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80176b2:	68fb      	ldr	r3, [r7, #12]
 80176b4:	3318      	adds	r3, #24
 80176b6:	4618      	mov	r0, r3
 80176b8:	f7fe fdf4 	bl	80162a4 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 80176bc:	4b23      	ldr	r3, [pc, #140]	; (801774c <vTaskDelete+0xc8>)
 80176be:	681b      	ldr	r3, [r3, #0]
 80176c0:	3301      	adds	r3, #1
 80176c2:	4a22      	ldr	r2, [pc, #136]	; (801774c <vTaskDelete+0xc8>)
 80176c4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80176c6:	4b20      	ldr	r3, [pc, #128]	; (8017748 <vTaskDelete+0xc4>)
 80176c8:	681b      	ldr	r3, [r3, #0]
 80176ca:	68fa      	ldr	r2, [r7, #12]
 80176cc:	429a      	cmp	r2, r3
 80176ce:	d10b      	bne.n	80176e8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80176d0:	68fb      	ldr	r3, [r7, #12]
 80176d2:	3304      	adds	r3, #4
 80176d4:	4619      	mov	r1, r3
 80176d6:	481e      	ldr	r0, [pc, #120]	; (8017750 <vTaskDelete+0xcc>)
 80176d8:	f7fe fd87 	bl	80161ea <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80176dc:	4b1d      	ldr	r3, [pc, #116]	; (8017754 <vTaskDelete+0xd0>)
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	3301      	adds	r3, #1
 80176e2:	4a1c      	ldr	r2, [pc, #112]	; (8017754 <vTaskDelete+0xd0>)
 80176e4:	6013      	str	r3, [r2, #0]
 80176e6:	e009      	b.n	80176fc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80176e8:	4b1b      	ldr	r3, [pc, #108]	; (8017758 <vTaskDelete+0xd4>)
 80176ea:	681b      	ldr	r3, [r3, #0]
 80176ec:	3b01      	subs	r3, #1
 80176ee:	4a1a      	ldr	r2, [pc, #104]	; (8017758 <vTaskDelete+0xd4>)
 80176f0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80176f2:	68f8      	ldr	r0, [r7, #12]
 80176f4:	f000 fd6a 	bl	80181cc <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80176f8:	f000 fd9c 	bl	8018234 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80176fc:	f001 fc52 	bl	8018fa4 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8017700:	4b16      	ldr	r3, [pc, #88]	; (801775c <vTaskDelete+0xd8>)
 8017702:	681b      	ldr	r3, [r3, #0]
 8017704:	2b00      	cmp	r3, #0
 8017706:	d01b      	beq.n	8017740 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 8017708:	4b0f      	ldr	r3, [pc, #60]	; (8017748 <vTaskDelete+0xc4>)
 801770a:	681b      	ldr	r3, [r3, #0]
 801770c:	68fa      	ldr	r2, [r7, #12]
 801770e:	429a      	cmp	r2, r3
 8017710:	d116      	bne.n	8017740 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8017712:	4b13      	ldr	r3, [pc, #76]	; (8017760 <vTaskDelete+0xdc>)
 8017714:	681b      	ldr	r3, [r3, #0]
 8017716:	2b00      	cmp	r3, #0
 8017718:	d00a      	beq.n	8017730 <vTaskDelete+0xac>
	__asm volatile
 801771a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801771e:	f383 8811 	msr	BASEPRI, r3
 8017722:	f3bf 8f6f 	isb	sy
 8017726:	f3bf 8f4f 	dsb	sy
 801772a:	60bb      	str	r3, [r7, #8]
}
 801772c:	bf00      	nop
 801772e:	e7fe      	b.n	801772e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8017730:	4b0c      	ldr	r3, [pc, #48]	; (8017764 <vTaskDelete+0xe0>)
 8017732:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017736:	601a      	str	r2, [r3, #0]
 8017738:	f3bf 8f4f 	dsb	sy
 801773c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8017740:	bf00      	nop
 8017742:	3710      	adds	r7, #16
 8017744:	46bd      	mov	sp, r7
 8017746:	bd80      	pop	{r7, pc}
 8017748:	20000fe4 	.word	0x20000fe4
 801774c:	200014d4 	.word	0x200014d4
 8017750:	2000148c 	.word	0x2000148c
 8017754:	200014a0 	.word	0x200014a0
 8017758:	200014b8 	.word	0x200014b8
 801775c:	200014c4 	.word	0x200014c4
 8017760:	200014e0 	.word	0x200014e0
 8017764:	e000ed04 	.word	0xe000ed04

08017768 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8017768:	b580      	push	{r7, lr}
 801776a:	b084      	sub	sp, #16
 801776c:	af00      	add	r7, sp, #0
 801776e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8017770:	2300      	movs	r3, #0
 8017772:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8017774:	687b      	ldr	r3, [r7, #4]
 8017776:	2b00      	cmp	r3, #0
 8017778:	d017      	beq.n	80177aa <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801777a:	4b13      	ldr	r3, [pc, #76]	; (80177c8 <vTaskDelay+0x60>)
 801777c:	681b      	ldr	r3, [r3, #0]
 801777e:	2b00      	cmp	r3, #0
 8017780:	d00a      	beq.n	8017798 <vTaskDelay+0x30>
	__asm volatile
 8017782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017786:	f383 8811 	msr	BASEPRI, r3
 801778a:	f3bf 8f6f 	isb	sy
 801778e:	f3bf 8f4f 	dsb	sy
 8017792:	60bb      	str	r3, [r7, #8]
}
 8017794:	bf00      	nop
 8017796:	e7fe      	b.n	8017796 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8017798:	f000 f980 	bl	8017a9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801779c:	2100      	movs	r1, #0
 801779e:	6878      	ldr	r0, [r7, #4]
 80177a0:	f000 ff02 	bl	80185a8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80177a4:	f000 f988 	bl	8017ab8 <xTaskResumeAll>
 80177a8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80177aa:	68fb      	ldr	r3, [r7, #12]
 80177ac:	2b00      	cmp	r3, #0
 80177ae:	d107      	bne.n	80177c0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80177b0:	4b06      	ldr	r3, [pc, #24]	; (80177cc <vTaskDelay+0x64>)
 80177b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80177b6:	601a      	str	r2, [r3, #0]
 80177b8:	f3bf 8f4f 	dsb	sy
 80177bc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80177c0:	bf00      	nop
 80177c2:	3710      	adds	r7, #16
 80177c4:	46bd      	mov	sp, r7
 80177c6:	bd80      	pop	{r7, pc}
 80177c8:	200014e0 	.word	0x200014e0
 80177cc:	e000ed04 	.word	0xe000ed04

080177d0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80177d0:	b580      	push	{r7, lr}
 80177d2:	b088      	sub	sp, #32
 80177d4:	af00      	add	r7, sp, #0
 80177d6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80177d8:	687b      	ldr	r3, [r7, #4]
 80177da:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80177dc:	69bb      	ldr	r3, [r7, #24]
 80177de:	2b00      	cmp	r3, #0
 80177e0:	d10a      	bne.n	80177f8 <eTaskGetState+0x28>
	__asm volatile
 80177e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80177e6:	f383 8811 	msr	BASEPRI, r3
 80177ea:	f3bf 8f6f 	isb	sy
 80177ee:	f3bf 8f4f 	dsb	sy
 80177f2:	60bb      	str	r3, [r7, #8]
}
 80177f4:	bf00      	nop
 80177f6:	e7fe      	b.n	80177f6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80177f8:	4b23      	ldr	r3, [pc, #140]	; (8017888 <eTaskGetState+0xb8>)
 80177fa:	681b      	ldr	r3, [r3, #0]
 80177fc:	69ba      	ldr	r2, [r7, #24]
 80177fe:	429a      	cmp	r2, r3
 8017800:	d102      	bne.n	8017808 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 8017802:	2300      	movs	r3, #0
 8017804:	77fb      	strb	r3, [r7, #31]
 8017806:	e03a      	b.n	801787e <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 8017808:	f001 fb9c 	bl	8018f44 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 801780c:	69bb      	ldr	r3, [r7, #24]
 801780e:	695b      	ldr	r3, [r3, #20]
 8017810:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 8017812:	4b1e      	ldr	r3, [pc, #120]	; (801788c <eTaskGetState+0xbc>)
 8017814:	681b      	ldr	r3, [r3, #0]
 8017816:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 8017818:	4b1d      	ldr	r3, [pc, #116]	; (8017890 <eTaskGetState+0xc0>)
 801781a:	681b      	ldr	r3, [r3, #0]
 801781c:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 801781e:	f001 fbc1 	bl	8018fa4 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8017822:	697a      	ldr	r2, [r7, #20]
 8017824:	693b      	ldr	r3, [r7, #16]
 8017826:	429a      	cmp	r2, r3
 8017828:	d003      	beq.n	8017832 <eTaskGetState+0x62>
 801782a:	697a      	ldr	r2, [r7, #20]
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	429a      	cmp	r2, r3
 8017830:	d102      	bne.n	8017838 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8017832:	2302      	movs	r3, #2
 8017834:	77fb      	strb	r3, [r7, #31]
 8017836:	e022      	b.n	801787e <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8017838:	697b      	ldr	r3, [r7, #20]
 801783a:	4a16      	ldr	r2, [pc, #88]	; (8017894 <eTaskGetState+0xc4>)
 801783c:	4293      	cmp	r3, r2
 801783e:	d112      	bne.n	8017866 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8017840:	69bb      	ldr	r3, [r7, #24]
 8017842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017844:	2b00      	cmp	r3, #0
 8017846:	d10b      	bne.n	8017860 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8017848:	69bb      	ldr	r3, [r7, #24]
 801784a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801784e:	b2db      	uxtb	r3, r3
 8017850:	2b01      	cmp	r3, #1
 8017852:	d102      	bne.n	801785a <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8017854:	2302      	movs	r3, #2
 8017856:	77fb      	strb	r3, [r7, #31]
 8017858:	e011      	b.n	801787e <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 801785a:	2303      	movs	r3, #3
 801785c:	77fb      	strb	r3, [r7, #31]
 801785e:	e00e      	b.n	801787e <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8017860:	2302      	movs	r3, #2
 8017862:	77fb      	strb	r3, [r7, #31]
 8017864:	e00b      	b.n	801787e <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8017866:	697b      	ldr	r3, [r7, #20]
 8017868:	4a0b      	ldr	r2, [pc, #44]	; (8017898 <eTaskGetState+0xc8>)
 801786a:	4293      	cmp	r3, r2
 801786c:	d002      	beq.n	8017874 <eTaskGetState+0xa4>
 801786e:	697b      	ldr	r3, [r7, #20]
 8017870:	2b00      	cmp	r3, #0
 8017872:	d102      	bne.n	801787a <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8017874:	2304      	movs	r3, #4
 8017876:	77fb      	strb	r3, [r7, #31]
 8017878:	e001      	b.n	801787e <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 801787a:	2301      	movs	r3, #1
 801787c:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 801787e:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8017880:	4618      	mov	r0, r3
 8017882:	3720      	adds	r7, #32
 8017884:	46bd      	mov	sp, r7
 8017886:	bd80      	pop	{r7, pc}
 8017888:	20000fe4 	.word	0x20000fe4
 801788c:	20001470 	.word	0x20001470
 8017890:	20001474 	.word	0x20001474
 8017894:	200014a4 	.word	0x200014a4
 8017898:	2000148c 	.word	0x2000148c

0801789c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 801789c:	b480      	push	{r7}
 801789e:	b087      	sub	sp, #28
 80178a0:	af00      	add	r7, sp, #0
 80178a2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 80178a4:	2300      	movs	r3, #0
 80178a6:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 80178ac:	687b      	ldr	r3, [r7, #4]
 80178ae:	2b00      	cmp	r3, #0
 80178b0:	d10a      	bne.n	80178c8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 80178b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80178b6:	f383 8811 	msr	BASEPRI, r3
 80178ba:	f3bf 8f6f 	isb	sy
 80178be:	f3bf 8f4f 	dsb	sy
 80178c2:	60fb      	str	r3, [r7, #12]
}
 80178c4:	bf00      	nop
 80178c6:	e7fe      	b.n	80178c6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 80178c8:	693b      	ldr	r3, [r7, #16]
 80178ca:	695b      	ldr	r3, [r3, #20]
 80178cc:	4a0a      	ldr	r2, [pc, #40]	; (80178f8 <prvTaskIsTaskSuspended+0x5c>)
 80178ce:	4293      	cmp	r3, r2
 80178d0:	d10a      	bne.n	80178e8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 80178d2:	693b      	ldr	r3, [r7, #16]
 80178d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80178d6:	4a09      	ldr	r2, [pc, #36]	; (80178fc <prvTaskIsTaskSuspended+0x60>)
 80178d8:	4293      	cmp	r3, r2
 80178da:	d005      	beq.n	80178e8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 80178dc:	693b      	ldr	r3, [r7, #16]
 80178de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80178e0:	2b00      	cmp	r3, #0
 80178e2:	d101      	bne.n	80178e8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 80178e4:	2301      	movs	r3, #1
 80178e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80178e8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 80178ea:	4618      	mov	r0, r3
 80178ec:	371c      	adds	r7, #28
 80178ee:	46bd      	mov	sp, r7
 80178f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f4:	4770      	bx	lr
 80178f6:	bf00      	nop
 80178f8:	200014a4 	.word	0x200014a4
 80178fc:	20001478 	.word	0x20001478

08017900 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8017900:	b580      	push	{r7, lr}
 8017902:	b084      	sub	sp, #16
 8017904:	af00      	add	r7, sp, #0
 8017906:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	2b00      	cmp	r3, #0
 8017910:	d10a      	bne.n	8017928 <vTaskResume+0x28>
	__asm volatile
 8017912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017916:	f383 8811 	msr	BASEPRI, r3
 801791a:	f3bf 8f6f 	isb	sy
 801791e:	f3bf 8f4f 	dsb	sy
 8017922:	60bb      	str	r3, [r7, #8]
}
 8017924:	bf00      	nop
 8017926:	e7fe      	b.n	8017926 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8017928:	4b20      	ldr	r3, [pc, #128]	; (80179ac <vTaskResume+0xac>)
 801792a:	681b      	ldr	r3, [r3, #0]
 801792c:	68fa      	ldr	r2, [r7, #12]
 801792e:	429a      	cmp	r2, r3
 8017930:	d038      	beq.n	80179a4 <vTaskResume+0xa4>
 8017932:	68fb      	ldr	r3, [r7, #12]
 8017934:	2b00      	cmp	r3, #0
 8017936:	d035      	beq.n	80179a4 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8017938:	f001 fb04 	bl	8018f44 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 801793c:	68f8      	ldr	r0, [r7, #12]
 801793e:	f7ff ffad 	bl	801789c <prvTaskIsTaskSuspended>
 8017942:	4603      	mov	r3, r0
 8017944:	2b00      	cmp	r3, #0
 8017946:	d02b      	beq.n	80179a0 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8017948:	68fb      	ldr	r3, [r7, #12]
 801794a:	3304      	adds	r3, #4
 801794c:	4618      	mov	r0, r3
 801794e:	f7fe fca9 	bl	80162a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017952:	68fb      	ldr	r3, [r7, #12]
 8017954:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017956:	4b16      	ldr	r3, [pc, #88]	; (80179b0 <vTaskResume+0xb0>)
 8017958:	681b      	ldr	r3, [r3, #0]
 801795a:	429a      	cmp	r2, r3
 801795c:	d903      	bls.n	8017966 <vTaskResume+0x66>
 801795e:	68fb      	ldr	r3, [r7, #12]
 8017960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017962:	4a13      	ldr	r2, [pc, #76]	; (80179b0 <vTaskResume+0xb0>)
 8017964:	6013      	str	r3, [r2, #0]
 8017966:	68fb      	ldr	r3, [r7, #12]
 8017968:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801796a:	4613      	mov	r3, r2
 801796c:	009b      	lsls	r3, r3, #2
 801796e:	4413      	add	r3, r2
 8017970:	009b      	lsls	r3, r3, #2
 8017972:	4a10      	ldr	r2, [pc, #64]	; (80179b4 <vTaskResume+0xb4>)
 8017974:	441a      	add	r2, r3
 8017976:	68fb      	ldr	r3, [r7, #12]
 8017978:	3304      	adds	r3, #4
 801797a:	4619      	mov	r1, r3
 801797c:	4610      	mov	r0, r2
 801797e:	f7fe fc34 	bl	80161ea <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017982:	68fb      	ldr	r3, [r7, #12]
 8017984:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017986:	4b09      	ldr	r3, [pc, #36]	; (80179ac <vTaskResume+0xac>)
 8017988:	681b      	ldr	r3, [r3, #0]
 801798a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801798c:	429a      	cmp	r2, r3
 801798e:	d307      	bcc.n	80179a0 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8017990:	4b09      	ldr	r3, [pc, #36]	; (80179b8 <vTaskResume+0xb8>)
 8017992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017996:	601a      	str	r2, [r3, #0]
 8017998:	f3bf 8f4f 	dsb	sy
 801799c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 80179a0:	f001 fb00 	bl	8018fa4 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80179a4:	bf00      	nop
 80179a6:	3710      	adds	r7, #16
 80179a8:	46bd      	mov	sp, r7
 80179aa:	bd80      	pop	{r7, pc}
 80179ac:	20000fe4 	.word	0x20000fe4
 80179b0:	200014c0 	.word	0x200014c0
 80179b4:	20000fe8 	.word	0x20000fe8
 80179b8:	e000ed04 	.word	0xe000ed04

080179bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80179bc:	b580      	push	{r7, lr}
 80179be:	b08a      	sub	sp, #40	; 0x28
 80179c0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80179c2:	2300      	movs	r3, #0
 80179c4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80179c6:	2300      	movs	r3, #0
 80179c8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80179ca:	463a      	mov	r2, r7
 80179cc:	1d39      	adds	r1, r7, #4
 80179ce:	f107 0308 	add.w	r3, r7, #8
 80179d2:	4618      	mov	r0, r3
 80179d4:	f7fe fba8 	bl	8016128 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80179d8:	6839      	ldr	r1, [r7, #0]
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	68ba      	ldr	r2, [r7, #8]
 80179de:	9202      	str	r2, [sp, #8]
 80179e0:	9301      	str	r3, [sp, #4]
 80179e2:	2300      	movs	r3, #0
 80179e4:	9300      	str	r3, [sp, #0]
 80179e6:	2300      	movs	r3, #0
 80179e8:	460a      	mov	r2, r1
 80179ea:	4924      	ldr	r1, [pc, #144]	; (8017a7c <vTaskStartScheduler+0xc0>)
 80179ec:	4824      	ldr	r0, [pc, #144]	; (8017a80 <vTaskStartScheduler+0xc4>)
 80179ee:	f7ff fc91 	bl	8017314 <xTaskCreateStatic>
 80179f2:	4603      	mov	r3, r0
 80179f4:	4a23      	ldr	r2, [pc, #140]	; (8017a84 <vTaskStartScheduler+0xc8>)
 80179f6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80179f8:	4b22      	ldr	r3, [pc, #136]	; (8017a84 <vTaskStartScheduler+0xc8>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	2b00      	cmp	r3, #0
 80179fe:	d002      	beq.n	8017a06 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8017a00:	2301      	movs	r3, #1
 8017a02:	617b      	str	r3, [r7, #20]
 8017a04:	e001      	b.n	8017a0a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8017a06:	2300      	movs	r3, #0
 8017a08:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8017a0a:	697b      	ldr	r3, [r7, #20]
 8017a0c:	2b01      	cmp	r3, #1
 8017a0e:	d102      	bne.n	8017a16 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8017a10:	f000 fe1e 	bl	8018650 <xTimerCreateTimerTask>
 8017a14:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8017a16:	697b      	ldr	r3, [r7, #20]
 8017a18:	2b01      	cmp	r3, #1
 8017a1a:	d11b      	bne.n	8017a54 <vTaskStartScheduler+0x98>
	__asm volatile
 8017a1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a20:	f383 8811 	msr	BASEPRI, r3
 8017a24:	f3bf 8f6f 	isb	sy
 8017a28:	f3bf 8f4f 	dsb	sy
 8017a2c:	613b      	str	r3, [r7, #16]
}
 8017a2e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017a30:	4b15      	ldr	r3, [pc, #84]	; (8017a88 <vTaskStartScheduler+0xcc>)
 8017a32:	681b      	ldr	r3, [r3, #0]
 8017a34:	3354      	adds	r3, #84	; 0x54
 8017a36:	4a15      	ldr	r2, [pc, #84]	; (8017a8c <vTaskStartScheduler+0xd0>)
 8017a38:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8017a3a:	4b15      	ldr	r3, [pc, #84]	; (8017a90 <vTaskStartScheduler+0xd4>)
 8017a3c:	f04f 32ff 	mov.w	r2, #4294967295
 8017a40:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8017a42:	4b14      	ldr	r3, [pc, #80]	; (8017a94 <vTaskStartScheduler+0xd8>)
 8017a44:	2201      	movs	r2, #1
 8017a46:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8017a48:	4b13      	ldr	r3, [pc, #76]	; (8017a98 <vTaskStartScheduler+0xdc>)
 8017a4a:	2200      	movs	r2, #0
 8017a4c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8017a4e:	f001 f9d7 	bl	8018e00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8017a52:	e00e      	b.n	8017a72 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8017a54:	697b      	ldr	r3, [r7, #20]
 8017a56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8017a5a:	d10a      	bne.n	8017a72 <vTaskStartScheduler+0xb6>
	__asm volatile
 8017a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017a60:	f383 8811 	msr	BASEPRI, r3
 8017a64:	f3bf 8f6f 	isb	sy
 8017a68:	f3bf 8f4f 	dsb	sy
 8017a6c:	60fb      	str	r3, [r7, #12]
}
 8017a6e:	bf00      	nop
 8017a70:	e7fe      	b.n	8017a70 <vTaskStartScheduler+0xb4>
}
 8017a72:	bf00      	nop
 8017a74:	3718      	adds	r7, #24
 8017a76:	46bd      	mov	sp, r7
 8017a78:	bd80      	pop	{r7, pc}
 8017a7a:	bf00      	nop
 8017a7c:	08022c54 	.word	0x08022c54
 8017a80:	080180c1 	.word	0x080180c1
 8017a84:	200014dc 	.word	0x200014dc
 8017a88:	20000fe4 	.word	0x20000fe4
 8017a8c:	200001fc 	.word	0x200001fc
 8017a90:	200014d8 	.word	0x200014d8
 8017a94:	200014c4 	.word	0x200014c4
 8017a98:	200014bc 	.word	0x200014bc

08017a9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8017a9c:	b480      	push	{r7}
 8017a9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8017aa0:	4b04      	ldr	r3, [pc, #16]	; (8017ab4 <vTaskSuspendAll+0x18>)
 8017aa2:	681b      	ldr	r3, [r3, #0]
 8017aa4:	3301      	adds	r3, #1
 8017aa6:	4a03      	ldr	r2, [pc, #12]	; (8017ab4 <vTaskSuspendAll+0x18>)
 8017aa8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8017aaa:	bf00      	nop
 8017aac:	46bd      	mov	sp, r7
 8017aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ab2:	4770      	bx	lr
 8017ab4:	200014e0 	.word	0x200014e0

08017ab8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8017ab8:	b580      	push	{r7, lr}
 8017aba:	b084      	sub	sp, #16
 8017abc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8017abe:	2300      	movs	r3, #0
 8017ac0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8017ac2:	2300      	movs	r3, #0
 8017ac4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8017ac6:	4b42      	ldr	r3, [pc, #264]	; (8017bd0 <xTaskResumeAll+0x118>)
 8017ac8:	681b      	ldr	r3, [r3, #0]
 8017aca:	2b00      	cmp	r3, #0
 8017acc:	d10a      	bne.n	8017ae4 <xTaskResumeAll+0x2c>
	__asm volatile
 8017ace:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ad2:	f383 8811 	msr	BASEPRI, r3
 8017ad6:	f3bf 8f6f 	isb	sy
 8017ada:	f3bf 8f4f 	dsb	sy
 8017ade:	603b      	str	r3, [r7, #0]
}
 8017ae0:	bf00      	nop
 8017ae2:	e7fe      	b.n	8017ae2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8017ae4:	f001 fa2e 	bl	8018f44 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8017ae8:	4b39      	ldr	r3, [pc, #228]	; (8017bd0 <xTaskResumeAll+0x118>)
 8017aea:	681b      	ldr	r3, [r3, #0]
 8017aec:	3b01      	subs	r3, #1
 8017aee:	4a38      	ldr	r2, [pc, #224]	; (8017bd0 <xTaskResumeAll+0x118>)
 8017af0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017af2:	4b37      	ldr	r3, [pc, #220]	; (8017bd0 <xTaskResumeAll+0x118>)
 8017af4:	681b      	ldr	r3, [r3, #0]
 8017af6:	2b00      	cmp	r3, #0
 8017af8:	d162      	bne.n	8017bc0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8017afa:	4b36      	ldr	r3, [pc, #216]	; (8017bd4 <xTaskResumeAll+0x11c>)
 8017afc:	681b      	ldr	r3, [r3, #0]
 8017afe:	2b00      	cmp	r3, #0
 8017b00:	d05e      	beq.n	8017bc0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017b02:	e02f      	b.n	8017b64 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017b04:	4b34      	ldr	r3, [pc, #208]	; (8017bd8 <xTaskResumeAll+0x120>)
 8017b06:	68db      	ldr	r3, [r3, #12]
 8017b08:	68db      	ldr	r3, [r3, #12]
 8017b0a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017b0c:	68fb      	ldr	r3, [r7, #12]
 8017b0e:	3318      	adds	r3, #24
 8017b10:	4618      	mov	r0, r3
 8017b12:	f7fe fbc7 	bl	80162a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017b16:	68fb      	ldr	r3, [r7, #12]
 8017b18:	3304      	adds	r3, #4
 8017b1a:	4618      	mov	r0, r3
 8017b1c:	f7fe fbc2 	bl	80162a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8017b20:	68fb      	ldr	r3, [r7, #12]
 8017b22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017b24:	4b2d      	ldr	r3, [pc, #180]	; (8017bdc <xTaskResumeAll+0x124>)
 8017b26:	681b      	ldr	r3, [r3, #0]
 8017b28:	429a      	cmp	r2, r3
 8017b2a:	d903      	bls.n	8017b34 <xTaskResumeAll+0x7c>
 8017b2c:	68fb      	ldr	r3, [r7, #12]
 8017b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017b30:	4a2a      	ldr	r2, [pc, #168]	; (8017bdc <xTaskResumeAll+0x124>)
 8017b32:	6013      	str	r3, [r2, #0]
 8017b34:	68fb      	ldr	r3, [r7, #12]
 8017b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017b38:	4613      	mov	r3, r2
 8017b3a:	009b      	lsls	r3, r3, #2
 8017b3c:	4413      	add	r3, r2
 8017b3e:	009b      	lsls	r3, r3, #2
 8017b40:	4a27      	ldr	r2, [pc, #156]	; (8017be0 <xTaskResumeAll+0x128>)
 8017b42:	441a      	add	r2, r3
 8017b44:	68fb      	ldr	r3, [r7, #12]
 8017b46:	3304      	adds	r3, #4
 8017b48:	4619      	mov	r1, r3
 8017b4a:	4610      	mov	r0, r2
 8017b4c:	f7fe fb4d 	bl	80161ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017b50:	68fb      	ldr	r3, [r7, #12]
 8017b52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017b54:	4b23      	ldr	r3, [pc, #140]	; (8017be4 <xTaskResumeAll+0x12c>)
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017b5a:	429a      	cmp	r2, r3
 8017b5c:	d302      	bcc.n	8017b64 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8017b5e:	4b22      	ldr	r3, [pc, #136]	; (8017be8 <xTaskResumeAll+0x130>)
 8017b60:	2201      	movs	r2, #1
 8017b62:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8017b64:	4b1c      	ldr	r3, [pc, #112]	; (8017bd8 <xTaskResumeAll+0x120>)
 8017b66:	681b      	ldr	r3, [r3, #0]
 8017b68:	2b00      	cmp	r3, #0
 8017b6a:	d1cb      	bne.n	8017b04 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8017b6c:	68fb      	ldr	r3, [r7, #12]
 8017b6e:	2b00      	cmp	r3, #0
 8017b70:	d001      	beq.n	8017b76 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8017b72:	f000 fb5f 	bl	8018234 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8017b76:	4b1d      	ldr	r3, [pc, #116]	; (8017bec <xTaskResumeAll+0x134>)
 8017b78:	681b      	ldr	r3, [r3, #0]
 8017b7a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	2b00      	cmp	r3, #0
 8017b80:	d010      	beq.n	8017ba4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8017b82:	f000 f847 	bl	8017c14 <xTaskIncrementTick>
 8017b86:	4603      	mov	r3, r0
 8017b88:	2b00      	cmp	r3, #0
 8017b8a:	d002      	beq.n	8017b92 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8017b8c:	4b16      	ldr	r3, [pc, #88]	; (8017be8 <xTaskResumeAll+0x130>)
 8017b8e:	2201      	movs	r2, #1
 8017b90:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8017b92:	687b      	ldr	r3, [r7, #4]
 8017b94:	3b01      	subs	r3, #1
 8017b96:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8017b98:	687b      	ldr	r3, [r7, #4]
 8017b9a:	2b00      	cmp	r3, #0
 8017b9c:	d1f1      	bne.n	8017b82 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8017b9e:	4b13      	ldr	r3, [pc, #76]	; (8017bec <xTaskResumeAll+0x134>)
 8017ba0:	2200      	movs	r2, #0
 8017ba2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8017ba4:	4b10      	ldr	r3, [pc, #64]	; (8017be8 <xTaskResumeAll+0x130>)
 8017ba6:	681b      	ldr	r3, [r3, #0]
 8017ba8:	2b00      	cmp	r3, #0
 8017baa:	d009      	beq.n	8017bc0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8017bac:	2301      	movs	r3, #1
 8017bae:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8017bb0:	4b0f      	ldr	r3, [pc, #60]	; (8017bf0 <xTaskResumeAll+0x138>)
 8017bb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8017bb6:	601a      	str	r2, [r3, #0]
 8017bb8:	f3bf 8f4f 	dsb	sy
 8017bbc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8017bc0:	f001 f9f0 	bl	8018fa4 <vPortExitCritical>

	return xAlreadyYielded;
 8017bc4:	68bb      	ldr	r3, [r7, #8]
}
 8017bc6:	4618      	mov	r0, r3
 8017bc8:	3710      	adds	r7, #16
 8017bca:	46bd      	mov	sp, r7
 8017bcc:	bd80      	pop	{r7, pc}
 8017bce:	bf00      	nop
 8017bd0:	200014e0 	.word	0x200014e0
 8017bd4:	200014b8 	.word	0x200014b8
 8017bd8:	20001478 	.word	0x20001478
 8017bdc:	200014c0 	.word	0x200014c0
 8017be0:	20000fe8 	.word	0x20000fe8
 8017be4:	20000fe4 	.word	0x20000fe4
 8017be8:	200014cc 	.word	0x200014cc
 8017bec:	200014c8 	.word	0x200014c8
 8017bf0:	e000ed04 	.word	0xe000ed04

08017bf4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8017bf4:	b480      	push	{r7}
 8017bf6:	b083      	sub	sp, #12
 8017bf8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8017bfa:	4b05      	ldr	r3, [pc, #20]	; (8017c10 <xTaskGetTickCount+0x1c>)
 8017bfc:	681b      	ldr	r3, [r3, #0]
 8017bfe:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8017c00:	687b      	ldr	r3, [r7, #4]
}
 8017c02:	4618      	mov	r0, r3
 8017c04:	370c      	adds	r7, #12
 8017c06:	46bd      	mov	sp, r7
 8017c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c0c:	4770      	bx	lr
 8017c0e:	bf00      	nop
 8017c10:	200014bc 	.word	0x200014bc

08017c14 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8017c14:	b580      	push	{r7, lr}
 8017c16:	b086      	sub	sp, #24
 8017c18:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017c1e:	4b4f      	ldr	r3, [pc, #316]	; (8017d5c <xTaskIncrementTick+0x148>)
 8017c20:	681b      	ldr	r3, [r3, #0]
 8017c22:	2b00      	cmp	r3, #0
 8017c24:	f040 808f 	bne.w	8017d46 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8017c28:	4b4d      	ldr	r3, [pc, #308]	; (8017d60 <xTaskIncrementTick+0x14c>)
 8017c2a:	681b      	ldr	r3, [r3, #0]
 8017c2c:	3301      	adds	r3, #1
 8017c2e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8017c30:	4a4b      	ldr	r2, [pc, #300]	; (8017d60 <xTaskIncrementTick+0x14c>)
 8017c32:	693b      	ldr	r3, [r7, #16]
 8017c34:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8017c36:	693b      	ldr	r3, [r7, #16]
 8017c38:	2b00      	cmp	r3, #0
 8017c3a:	d120      	bne.n	8017c7e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8017c3c:	4b49      	ldr	r3, [pc, #292]	; (8017d64 <xTaskIncrementTick+0x150>)
 8017c3e:	681b      	ldr	r3, [r3, #0]
 8017c40:	681b      	ldr	r3, [r3, #0]
 8017c42:	2b00      	cmp	r3, #0
 8017c44:	d00a      	beq.n	8017c5c <xTaskIncrementTick+0x48>
	__asm volatile
 8017c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017c4a:	f383 8811 	msr	BASEPRI, r3
 8017c4e:	f3bf 8f6f 	isb	sy
 8017c52:	f3bf 8f4f 	dsb	sy
 8017c56:	603b      	str	r3, [r7, #0]
}
 8017c58:	bf00      	nop
 8017c5a:	e7fe      	b.n	8017c5a <xTaskIncrementTick+0x46>
 8017c5c:	4b41      	ldr	r3, [pc, #260]	; (8017d64 <xTaskIncrementTick+0x150>)
 8017c5e:	681b      	ldr	r3, [r3, #0]
 8017c60:	60fb      	str	r3, [r7, #12]
 8017c62:	4b41      	ldr	r3, [pc, #260]	; (8017d68 <xTaskIncrementTick+0x154>)
 8017c64:	681b      	ldr	r3, [r3, #0]
 8017c66:	4a3f      	ldr	r2, [pc, #252]	; (8017d64 <xTaskIncrementTick+0x150>)
 8017c68:	6013      	str	r3, [r2, #0]
 8017c6a:	4a3f      	ldr	r2, [pc, #252]	; (8017d68 <xTaskIncrementTick+0x154>)
 8017c6c:	68fb      	ldr	r3, [r7, #12]
 8017c6e:	6013      	str	r3, [r2, #0]
 8017c70:	4b3e      	ldr	r3, [pc, #248]	; (8017d6c <xTaskIncrementTick+0x158>)
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	3301      	adds	r3, #1
 8017c76:	4a3d      	ldr	r2, [pc, #244]	; (8017d6c <xTaskIncrementTick+0x158>)
 8017c78:	6013      	str	r3, [r2, #0]
 8017c7a:	f000 fadb 	bl	8018234 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8017c7e:	4b3c      	ldr	r3, [pc, #240]	; (8017d70 <xTaskIncrementTick+0x15c>)
 8017c80:	681b      	ldr	r3, [r3, #0]
 8017c82:	693a      	ldr	r2, [r7, #16]
 8017c84:	429a      	cmp	r2, r3
 8017c86:	d349      	bcc.n	8017d1c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017c88:	4b36      	ldr	r3, [pc, #216]	; (8017d64 <xTaskIncrementTick+0x150>)
 8017c8a:	681b      	ldr	r3, [r3, #0]
 8017c8c:	681b      	ldr	r3, [r3, #0]
 8017c8e:	2b00      	cmp	r3, #0
 8017c90:	d104      	bne.n	8017c9c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8017c92:	4b37      	ldr	r3, [pc, #220]	; (8017d70 <xTaskIncrementTick+0x15c>)
 8017c94:	f04f 32ff 	mov.w	r2, #4294967295
 8017c98:	601a      	str	r2, [r3, #0]
					break;
 8017c9a:	e03f      	b.n	8017d1c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017c9c:	4b31      	ldr	r3, [pc, #196]	; (8017d64 <xTaskIncrementTick+0x150>)
 8017c9e:	681b      	ldr	r3, [r3, #0]
 8017ca0:	68db      	ldr	r3, [r3, #12]
 8017ca2:	68db      	ldr	r3, [r3, #12]
 8017ca4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8017ca6:	68bb      	ldr	r3, [r7, #8]
 8017ca8:	685b      	ldr	r3, [r3, #4]
 8017caa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8017cac:	693a      	ldr	r2, [r7, #16]
 8017cae:	687b      	ldr	r3, [r7, #4]
 8017cb0:	429a      	cmp	r2, r3
 8017cb2:	d203      	bcs.n	8017cbc <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8017cb4:	4a2e      	ldr	r2, [pc, #184]	; (8017d70 <xTaskIncrementTick+0x15c>)
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8017cba:	e02f      	b.n	8017d1c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8017cbc:	68bb      	ldr	r3, [r7, #8]
 8017cbe:	3304      	adds	r3, #4
 8017cc0:	4618      	mov	r0, r3
 8017cc2:	f7fe faef 	bl	80162a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8017cc6:	68bb      	ldr	r3, [r7, #8]
 8017cc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8017cca:	2b00      	cmp	r3, #0
 8017ccc:	d004      	beq.n	8017cd8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8017cce:	68bb      	ldr	r3, [r7, #8]
 8017cd0:	3318      	adds	r3, #24
 8017cd2:	4618      	mov	r0, r3
 8017cd4:	f7fe fae6 	bl	80162a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8017cd8:	68bb      	ldr	r3, [r7, #8]
 8017cda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017cdc:	4b25      	ldr	r3, [pc, #148]	; (8017d74 <xTaskIncrementTick+0x160>)
 8017cde:	681b      	ldr	r3, [r3, #0]
 8017ce0:	429a      	cmp	r2, r3
 8017ce2:	d903      	bls.n	8017cec <xTaskIncrementTick+0xd8>
 8017ce4:	68bb      	ldr	r3, [r7, #8]
 8017ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017ce8:	4a22      	ldr	r2, [pc, #136]	; (8017d74 <xTaskIncrementTick+0x160>)
 8017cea:	6013      	str	r3, [r2, #0]
 8017cec:	68bb      	ldr	r3, [r7, #8]
 8017cee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017cf0:	4613      	mov	r3, r2
 8017cf2:	009b      	lsls	r3, r3, #2
 8017cf4:	4413      	add	r3, r2
 8017cf6:	009b      	lsls	r3, r3, #2
 8017cf8:	4a1f      	ldr	r2, [pc, #124]	; (8017d78 <xTaskIncrementTick+0x164>)
 8017cfa:	441a      	add	r2, r3
 8017cfc:	68bb      	ldr	r3, [r7, #8]
 8017cfe:	3304      	adds	r3, #4
 8017d00:	4619      	mov	r1, r3
 8017d02:	4610      	mov	r0, r2
 8017d04:	f7fe fa71 	bl	80161ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8017d08:	68bb      	ldr	r3, [r7, #8]
 8017d0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017d0c:	4b1b      	ldr	r3, [pc, #108]	; (8017d7c <xTaskIncrementTick+0x168>)
 8017d0e:	681b      	ldr	r3, [r3, #0]
 8017d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017d12:	429a      	cmp	r2, r3
 8017d14:	d3b8      	bcc.n	8017c88 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8017d16:	2301      	movs	r3, #1
 8017d18:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8017d1a:	e7b5      	b.n	8017c88 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8017d1c:	4b17      	ldr	r3, [pc, #92]	; (8017d7c <xTaskIncrementTick+0x168>)
 8017d1e:	681b      	ldr	r3, [r3, #0]
 8017d20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017d22:	4915      	ldr	r1, [pc, #84]	; (8017d78 <xTaskIncrementTick+0x164>)
 8017d24:	4613      	mov	r3, r2
 8017d26:	009b      	lsls	r3, r3, #2
 8017d28:	4413      	add	r3, r2
 8017d2a:	009b      	lsls	r3, r3, #2
 8017d2c:	440b      	add	r3, r1
 8017d2e:	681b      	ldr	r3, [r3, #0]
 8017d30:	2b01      	cmp	r3, #1
 8017d32:	d901      	bls.n	8017d38 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8017d34:	2301      	movs	r3, #1
 8017d36:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8017d38:	4b11      	ldr	r3, [pc, #68]	; (8017d80 <xTaskIncrementTick+0x16c>)
 8017d3a:	681b      	ldr	r3, [r3, #0]
 8017d3c:	2b00      	cmp	r3, #0
 8017d3e:	d007      	beq.n	8017d50 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8017d40:	2301      	movs	r3, #1
 8017d42:	617b      	str	r3, [r7, #20]
 8017d44:	e004      	b.n	8017d50 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8017d46:	4b0f      	ldr	r3, [pc, #60]	; (8017d84 <xTaskIncrementTick+0x170>)
 8017d48:	681b      	ldr	r3, [r3, #0]
 8017d4a:	3301      	adds	r3, #1
 8017d4c:	4a0d      	ldr	r2, [pc, #52]	; (8017d84 <xTaskIncrementTick+0x170>)
 8017d4e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8017d50:	697b      	ldr	r3, [r7, #20]
}
 8017d52:	4618      	mov	r0, r3
 8017d54:	3718      	adds	r7, #24
 8017d56:	46bd      	mov	sp, r7
 8017d58:	bd80      	pop	{r7, pc}
 8017d5a:	bf00      	nop
 8017d5c:	200014e0 	.word	0x200014e0
 8017d60:	200014bc 	.word	0x200014bc
 8017d64:	20001470 	.word	0x20001470
 8017d68:	20001474 	.word	0x20001474
 8017d6c:	200014d0 	.word	0x200014d0
 8017d70:	200014d8 	.word	0x200014d8
 8017d74:	200014c0 	.word	0x200014c0
 8017d78:	20000fe8 	.word	0x20000fe8
 8017d7c:	20000fe4 	.word	0x20000fe4
 8017d80:	200014cc 	.word	0x200014cc
 8017d84:	200014c8 	.word	0x200014c8

08017d88 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8017d88:	b480      	push	{r7}
 8017d8a:	b085      	sub	sp, #20
 8017d8c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8017d8e:	4b2a      	ldr	r3, [pc, #168]	; (8017e38 <vTaskSwitchContext+0xb0>)
 8017d90:	681b      	ldr	r3, [r3, #0]
 8017d92:	2b00      	cmp	r3, #0
 8017d94:	d003      	beq.n	8017d9e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8017d96:	4b29      	ldr	r3, [pc, #164]	; (8017e3c <vTaskSwitchContext+0xb4>)
 8017d98:	2201      	movs	r2, #1
 8017d9a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8017d9c:	e046      	b.n	8017e2c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8017d9e:	4b27      	ldr	r3, [pc, #156]	; (8017e3c <vTaskSwitchContext+0xb4>)
 8017da0:	2200      	movs	r2, #0
 8017da2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017da4:	4b26      	ldr	r3, [pc, #152]	; (8017e40 <vTaskSwitchContext+0xb8>)
 8017da6:	681b      	ldr	r3, [r3, #0]
 8017da8:	60fb      	str	r3, [r7, #12]
 8017daa:	e010      	b.n	8017dce <vTaskSwitchContext+0x46>
 8017dac:	68fb      	ldr	r3, [r7, #12]
 8017dae:	2b00      	cmp	r3, #0
 8017db0:	d10a      	bne.n	8017dc8 <vTaskSwitchContext+0x40>
	__asm volatile
 8017db2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017db6:	f383 8811 	msr	BASEPRI, r3
 8017dba:	f3bf 8f6f 	isb	sy
 8017dbe:	f3bf 8f4f 	dsb	sy
 8017dc2:	607b      	str	r3, [r7, #4]
}
 8017dc4:	bf00      	nop
 8017dc6:	e7fe      	b.n	8017dc6 <vTaskSwitchContext+0x3e>
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	3b01      	subs	r3, #1
 8017dcc:	60fb      	str	r3, [r7, #12]
 8017dce:	491d      	ldr	r1, [pc, #116]	; (8017e44 <vTaskSwitchContext+0xbc>)
 8017dd0:	68fa      	ldr	r2, [r7, #12]
 8017dd2:	4613      	mov	r3, r2
 8017dd4:	009b      	lsls	r3, r3, #2
 8017dd6:	4413      	add	r3, r2
 8017dd8:	009b      	lsls	r3, r3, #2
 8017dda:	440b      	add	r3, r1
 8017ddc:	681b      	ldr	r3, [r3, #0]
 8017dde:	2b00      	cmp	r3, #0
 8017de0:	d0e4      	beq.n	8017dac <vTaskSwitchContext+0x24>
 8017de2:	68fa      	ldr	r2, [r7, #12]
 8017de4:	4613      	mov	r3, r2
 8017de6:	009b      	lsls	r3, r3, #2
 8017de8:	4413      	add	r3, r2
 8017dea:	009b      	lsls	r3, r3, #2
 8017dec:	4a15      	ldr	r2, [pc, #84]	; (8017e44 <vTaskSwitchContext+0xbc>)
 8017dee:	4413      	add	r3, r2
 8017df0:	60bb      	str	r3, [r7, #8]
 8017df2:	68bb      	ldr	r3, [r7, #8]
 8017df4:	685b      	ldr	r3, [r3, #4]
 8017df6:	685a      	ldr	r2, [r3, #4]
 8017df8:	68bb      	ldr	r3, [r7, #8]
 8017dfa:	605a      	str	r2, [r3, #4]
 8017dfc:	68bb      	ldr	r3, [r7, #8]
 8017dfe:	685a      	ldr	r2, [r3, #4]
 8017e00:	68bb      	ldr	r3, [r7, #8]
 8017e02:	3308      	adds	r3, #8
 8017e04:	429a      	cmp	r2, r3
 8017e06:	d104      	bne.n	8017e12 <vTaskSwitchContext+0x8a>
 8017e08:	68bb      	ldr	r3, [r7, #8]
 8017e0a:	685b      	ldr	r3, [r3, #4]
 8017e0c:	685a      	ldr	r2, [r3, #4]
 8017e0e:	68bb      	ldr	r3, [r7, #8]
 8017e10:	605a      	str	r2, [r3, #4]
 8017e12:	68bb      	ldr	r3, [r7, #8]
 8017e14:	685b      	ldr	r3, [r3, #4]
 8017e16:	68db      	ldr	r3, [r3, #12]
 8017e18:	4a0b      	ldr	r2, [pc, #44]	; (8017e48 <vTaskSwitchContext+0xc0>)
 8017e1a:	6013      	str	r3, [r2, #0]
 8017e1c:	4a08      	ldr	r2, [pc, #32]	; (8017e40 <vTaskSwitchContext+0xb8>)
 8017e1e:	68fb      	ldr	r3, [r7, #12]
 8017e20:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8017e22:	4b09      	ldr	r3, [pc, #36]	; (8017e48 <vTaskSwitchContext+0xc0>)
 8017e24:	681b      	ldr	r3, [r3, #0]
 8017e26:	3354      	adds	r3, #84	; 0x54
 8017e28:	4a08      	ldr	r2, [pc, #32]	; (8017e4c <vTaskSwitchContext+0xc4>)
 8017e2a:	6013      	str	r3, [r2, #0]
}
 8017e2c:	bf00      	nop
 8017e2e:	3714      	adds	r7, #20
 8017e30:	46bd      	mov	sp, r7
 8017e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e36:	4770      	bx	lr
 8017e38:	200014e0 	.word	0x200014e0
 8017e3c:	200014cc 	.word	0x200014cc
 8017e40:	200014c0 	.word	0x200014c0
 8017e44:	20000fe8 	.word	0x20000fe8
 8017e48:	20000fe4 	.word	0x20000fe4
 8017e4c:	200001fc 	.word	0x200001fc

08017e50 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8017e50:	b580      	push	{r7, lr}
 8017e52:	b084      	sub	sp, #16
 8017e54:	af00      	add	r7, sp, #0
 8017e56:	6078      	str	r0, [r7, #4]
 8017e58:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8017e5a:	687b      	ldr	r3, [r7, #4]
 8017e5c:	2b00      	cmp	r3, #0
 8017e5e:	d10a      	bne.n	8017e76 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8017e60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017e64:	f383 8811 	msr	BASEPRI, r3
 8017e68:	f3bf 8f6f 	isb	sy
 8017e6c:	f3bf 8f4f 	dsb	sy
 8017e70:	60fb      	str	r3, [r7, #12]
}
 8017e72:	bf00      	nop
 8017e74:	e7fe      	b.n	8017e74 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017e76:	4b07      	ldr	r3, [pc, #28]	; (8017e94 <vTaskPlaceOnEventList+0x44>)
 8017e78:	681b      	ldr	r3, [r3, #0]
 8017e7a:	3318      	adds	r3, #24
 8017e7c:	4619      	mov	r1, r3
 8017e7e:	6878      	ldr	r0, [r7, #4]
 8017e80:	f7fe f9d7 	bl	8016232 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8017e84:	2101      	movs	r1, #1
 8017e86:	6838      	ldr	r0, [r7, #0]
 8017e88:	f000 fb8e 	bl	80185a8 <prvAddCurrentTaskToDelayedList>
}
 8017e8c:	bf00      	nop
 8017e8e:	3710      	adds	r7, #16
 8017e90:	46bd      	mov	sp, r7
 8017e92:	bd80      	pop	{r7, pc}
 8017e94:	20000fe4 	.word	0x20000fe4

08017e98 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8017e98:	b580      	push	{r7, lr}
 8017e9a:	b086      	sub	sp, #24
 8017e9c:	af00      	add	r7, sp, #0
 8017e9e:	60f8      	str	r0, [r7, #12]
 8017ea0:	60b9      	str	r1, [r7, #8]
 8017ea2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8017ea4:	68fb      	ldr	r3, [r7, #12]
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	d10a      	bne.n	8017ec0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8017eaa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017eae:	f383 8811 	msr	BASEPRI, r3
 8017eb2:	f3bf 8f6f 	isb	sy
 8017eb6:	f3bf 8f4f 	dsb	sy
 8017eba:	617b      	str	r3, [r7, #20]
}
 8017ebc:	bf00      	nop
 8017ebe:	e7fe      	b.n	8017ebe <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8017ec0:	4b0a      	ldr	r3, [pc, #40]	; (8017eec <vTaskPlaceOnEventListRestricted+0x54>)
 8017ec2:	681b      	ldr	r3, [r3, #0]
 8017ec4:	3318      	adds	r3, #24
 8017ec6:	4619      	mov	r1, r3
 8017ec8:	68f8      	ldr	r0, [r7, #12]
 8017eca:	f7fe f98e 	bl	80161ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8017ece:	687b      	ldr	r3, [r7, #4]
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d002      	beq.n	8017eda <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8017ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8017ed8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8017eda:	6879      	ldr	r1, [r7, #4]
 8017edc:	68b8      	ldr	r0, [r7, #8]
 8017ede:	f000 fb63 	bl	80185a8 <prvAddCurrentTaskToDelayedList>
	}
 8017ee2:	bf00      	nop
 8017ee4:	3718      	adds	r7, #24
 8017ee6:	46bd      	mov	sp, r7
 8017ee8:	bd80      	pop	{r7, pc}
 8017eea:	bf00      	nop
 8017eec:	20000fe4 	.word	0x20000fe4

08017ef0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8017ef0:	b580      	push	{r7, lr}
 8017ef2:	b086      	sub	sp, #24
 8017ef4:	af00      	add	r7, sp, #0
 8017ef6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8017ef8:	687b      	ldr	r3, [r7, #4]
 8017efa:	68db      	ldr	r3, [r3, #12]
 8017efc:	68db      	ldr	r3, [r3, #12]
 8017efe:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8017f00:	693b      	ldr	r3, [r7, #16]
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d10a      	bne.n	8017f1c <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8017f06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017f0a:	f383 8811 	msr	BASEPRI, r3
 8017f0e:	f3bf 8f6f 	isb	sy
 8017f12:	f3bf 8f4f 	dsb	sy
 8017f16:	60fb      	str	r3, [r7, #12]
}
 8017f18:	bf00      	nop
 8017f1a:	e7fe      	b.n	8017f1a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8017f1c:	693b      	ldr	r3, [r7, #16]
 8017f1e:	3318      	adds	r3, #24
 8017f20:	4618      	mov	r0, r3
 8017f22:	f7fe f9bf 	bl	80162a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8017f26:	4b1e      	ldr	r3, [pc, #120]	; (8017fa0 <xTaskRemoveFromEventList+0xb0>)
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	2b00      	cmp	r3, #0
 8017f2c:	d11d      	bne.n	8017f6a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8017f2e:	693b      	ldr	r3, [r7, #16]
 8017f30:	3304      	adds	r3, #4
 8017f32:	4618      	mov	r0, r3
 8017f34:	f7fe f9b6 	bl	80162a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8017f38:	693b      	ldr	r3, [r7, #16]
 8017f3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017f3c:	4b19      	ldr	r3, [pc, #100]	; (8017fa4 <xTaskRemoveFromEventList+0xb4>)
 8017f3e:	681b      	ldr	r3, [r3, #0]
 8017f40:	429a      	cmp	r2, r3
 8017f42:	d903      	bls.n	8017f4c <xTaskRemoveFromEventList+0x5c>
 8017f44:	693b      	ldr	r3, [r7, #16]
 8017f46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f48:	4a16      	ldr	r2, [pc, #88]	; (8017fa4 <xTaskRemoveFromEventList+0xb4>)
 8017f4a:	6013      	str	r3, [r2, #0]
 8017f4c:	693b      	ldr	r3, [r7, #16]
 8017f4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017f50:	4613      	mov	r3, r2
 8017f52:	009b      	lsls	r3, r3, #2
 8017f54:	4413      	add	r3, r2
 8017f56:	009b      	lsls	r3, r3, #2
 8017f58:	4a13      	ldr	r2, [pc, #76]	; (8017fa8 <xTaskRemoveFromEventList+0xb8>)
 8017f5a:	441a      	add	r2, r3
 8017f5c:	693b      	ldr	r3, [r7, #16]
 8017f5e:	3304      	adds	r3, #4
 8017f60:	4619      	mov	r1, r3
 8017f62:	4610      	mov	r0, r2
 8017f64:	f7fe f941 	bl	80161ea <vListInsertEnd>
 8017f68:	e005      	b.n	8017f76 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8017f6a:	693b      	ldr	r3, [r7, #16]
 8017f6c:	3318      	adds	r3, #24
 8017f6e:	4619      	mov	r1, r3
 8017f70:	480e      	ldr	r0, [pc, #56]	; (8017fac <xTaskRemoveFromEventList+0xbc>)
 8017f72:	f7fe f93a 	bl	80161ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8017f76:	693b      	ldr	r3, [r7, #16]
 8017f78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8017f7a:	4b0d      	ldr	r3, [pc, #52]	; (8017fb0 <xTaskRemoveFromEventList+0xc0>)
 8017f7c:	681b      	ldr	r3, [r3, #0]
 8017f7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017f80:	429a      	cmp	r2, r3
 8017f82:	d905      	bls.n	8017f90 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8017f84:	2301      	movs	r3, #1
 8017f86:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8017f88:	4b0a      	ldr	r3, [pc, #40]	; (8017fb4 <xTaskRemoveFromEventList+0xc4>)
 8017f8a:	2201      	movs	r2, #1
 8017f8c:	601a      	str	r2, [r3, #0]
 8017f8e:	e001      	b.n	8017f94 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8017f90:	2300      	movs	r3, #0
 8017f92:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8017f94:	697b      	ldr	r3, [r7, #20]
}
 8017f96:	4618      	mov	r0, r3
 8017f98:	3718      	adds	r7, #24
 8017f9a:	46bd      	mov	sp, r7
 8017f9c:	bd80      	pop	{r7, pc}
 8017f9e:	bf00      	nop
 8017fa0:	200014e0 	.word	0x200014e0
 8017fa4:	200014c0 	.word	0x200014c0
 8017fa8:	20000fe8 	.word	0x20000fe8
 8017fac:	20001478 	.word	0x20001478
 8017fb0:	20000fe4 	.word	0x20000fe4
 8017fb4:	200014cc 	.word	0x200014cc

08017fb8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8017fb8:	b480      	push	{r7}
 8017fba:	b083      	sub	sp, #12
 8017fbc:	af00      	add	r7, sp, #0
 8017fbe:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8017fc0:	4b06      	ldr	r3, [pc, #24]	; (8017fdc <vTaskInternalSetTimeOutState+0x24>)
 8017fc2:	681a      	ldr	r2, [r3, #0]
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8017fc8:	4b05      	ldr	r3, [pc, #20]	; (8017fe0 <vTaskInternalSetTimeOutState+0x28>)
 8017fca:	681a      	ldr	r2, [r3, #0]
 8017fcc:	687b      	ldr	r3, [r7, #4]
 8017fce:	605a      	str	r2, [r3, #4]
}
 8017fd0:	bf00      	nop
 8017fd2:	370c      	adds	r7, #12
 8017fd4:	46bd      	mov	sp, r7
 8017fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017fda:	4770      	bx	lr
 8017fdc:	200014d0 	.word	0x200014d0
 8017fe0:	200014bc 	.word	0x200014bc

08017fe4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8017fe4:	b580      	push	{r7, lr}
 8017fe6:	b088      	sub	sp, #32
 8017fe8:	af00      	add	r7, sp, #0
 8017fea:	6078      	str	r0, [r7, #4]
 8017fec:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8017fee:	687b      	ldr	r3, [r7, #4]
 8017ff0:	2b00      	cmp	r3, #0
 8017ff2:	d10a      	bne.n	801800a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8017ff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8017ff8:	f383 8811 	msr	BASEPRI, r3
 8017ffc:	f3bf 8f6f 	isb	sy
 8018000:	f3bf 8f4f 	dsb	sy
 8018004:	613b      	str	r3, [r7, #16]
}
 8018006:	bf00      	nop
 8018008:	e7fe      	b.n	8018008 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 801800a:	683b      	ldr	r3, [r7, #0]
 801800c:	2b00      	cmp	r3, #0
 801800e:	d10a      	bne.n	8018026 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8018010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018014:	f383 8811 	msr	BASEPRI, r3
 8018018:	f3bf 8f6f 	isb	sy
 801801c:	f3bf 8f4f 	dsb	sy
 8018020:	60fb      	str	r3, [r7, #12]
}
 8018022:	bf00      	nop
 8018024:	e7fe      	b.n	8018024 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8018026:	f000 ff8d 	bl	8018f44 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801802a:	4b1d      	ldr	r3, [pc, #116]	; (80180a0 <xTaskCheckForTimeOut+0xbc>)
 801802c:	681b      	ldr	r3, [r3, #0]
 801802e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8018030:	687b      	ldr	r3, [r7, #4]
 8018032:	685b      	ldr	r3, [r3, #4]
 8018034:	69ba      	ldr	r2, [r7, #24]
 8018036:	1ad3      	subs	r3, r2, r3
 8018038:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801803a:	683b      	ldr	r3, [r7, #0]
 801803c:	681b      	ldr	r3, [r3, #0]
 801803e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018042:	d102      	bne.n	801804a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8018044:	2300      	movs	r3, #0
 8018046:	61fb      	str	r3, [r7, #28]
 8018048:	e023      	b.n	8018092 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801804a:	687b      	ldr	r3, [r7, #4]
 801804c:	681a      	ldr	r2, [r3, #0]
 801804e:	4b15      	ldr	r3, [pc, #84]	; (80180a4 <xTaskCheckForTimeOut+0xc0>)
 8018050:	681b      	ldr	r3, [r3, #0]
 8018052:	429a      	cmp	r2, r3
 8018054:	d007      	beq.n	8018066 <xTaskCheckForTimeOut+0x82>
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	685b      	ldr	r3, [r3, #4]
 801805a:	69ba      	ldr	r2, [r7, #24]
 801805c:	429a      	cmp	r2, r3
 801805e:	d302      	bcc.n	8018066 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8018060:	2301      	movs	r3, #1
 8018062:	61fb      	str	r3, [r7, #28]
 8018064:	e015      	b.n	8018092 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8018066:	683b      	ldr	r3, [r7, #0]
 8018068:	681b      	ldr	r3, [r3, #0]
 801806a:	697a      	ldr	r2, [r7, #20]
 801806c:	429a      	cmp	r2, r3
 801806e:	d20b      	bcs.n	8018088 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8018070:	683b      	ldr	r3, [r7, #0]
 8018072:	681a      	ldr	r2, [r3, #0]
 8018074:	697b      	ldr	r3, [r7, #20]
 8018076:	1ad2      	subs	r2, r2, r3
 8018078:	683b      	ldr	r3, [r7, #0]
 801807a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801807c:	6878      	ldr	r0, [r7, #4]
 801807e:	f7ff ff9b 	bl	8017fb8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8018082:	2300      	movs	r3, #0
 8018084:	61fb      	str	r3, [r7, #28]
 8018086:	e004      	b.n	8018092 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8018088:	683b      	ldr	r3, [r7, #0]
 801808a:	2200      	movs	r2, #0
 801808c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801808e:	2301      	movs	r3, #1
 8018090:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8018092:	f000 ff87 	bl	8018fa4 <vPortExitCritical>

	return xReturn;
 8018096:	69fb      	ldr	r3, [r7, #28]
}
 8018098:	4618      	mov	r0, r3
 801809a:	3720      	adds	r7, #32
 801809c:	46bd      	mov	sp, r7
 801809e:	bd80      	pop	{r7, pc}
 80180a0:	200014bc 	.word	0x200014bc
 80180a4:	200014d0 	.word	0x200014d0

080180a8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80180a8:	b480      	push	{r7}
 80180aa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80180ac:	4b03      	ldr	r3, [pc, #12]	; (80180bc <vTaskMissedYield+0x14>)
 80180ae:	2201      	movs	r2, #1
 80180b0:	601a      	str	r2, [r3, #0]
}
 80180b2:	bf00      	nop
 80180b4:	46bd      	mov	sp, r7
 80180b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ba:	4770      	bx	lr
 80180bc:	200014cc 	.word	0x200014cc

080180c0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80180c0:	b580      	push	{r7, lr}
 80180c2:	b082      	sub	sp, #8
 80180c4:	af00      	add	r7, sp, #0
 80180c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80180c8:	f000 f852 	bl	8018170 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80180cc:	4b06      	ldr	r3, [pc, #24]	; (80180e8 <prvIdleTask+0x28>)
 80180ce:	681b      	ldr	r3, [r3, #0]
 80180d0:	2b01      	cmp	r3, #1
 80180d2:	d9f9      	bls.n	80180c8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80180d4:	4b05      	ldr	r3, [pc, #20]	; (80180ec <prvIdleTask+0x2c>)
 80180d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80180da:	601a      	str	r2, [r3, #0]
 80180dc:	f3bf 8f4f 	dsb	sy
 80180e0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80180e4:	e7f0      	b.n	80180c8 <prvIdleTask+0x8>
 80180e6:	bf00      	nop
 80180e8:	20000fe8 	.word	0x20000fe8
 80180ec:	e000ed04 	.word	0xe000ed04

080180f0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80180f0:	b580      	push	{r7, lr}
 80180f2:	b082      	sub	sp, #8
 80180f4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80180f6:	2300      	movs	r3, #0
 80180f8:	607b      	str	r3, [r7, #4]
 80180fa:	e00c      	b.n	8018116 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80180fc:	687a      	ldr	r2, [r7, #4]
 80180fe:	4613      	mov	r3, r2
 8018100:	009b      	lsls	r3, r3, #2
 8018102:	4413      	add	r3, r2
 8018104:	009b      	lsls	r3, r3, #2
 8018106:	4a12      	ldr	r2, [pc, #72]	; (8018150 <prvInitialiseTaskLists+0x60>)
 8018108:	4413      	add	r3, r2
 801810a:	4618      	mov	r0, r3
 801810c:	f7fe f840 	bl	8016190 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8018110:	687b      	ldr	r3, [r7, #4]
 8018112:	3301      	adds	r3, #1
 8018114:	607b      	str	r3, [r7, #4]
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	2b37      	cmp	r3, #55	; 0x37
 801811a:	d9ef      	bls.n	80180fc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801811c:	480d      	ldr	r0, [pc, #52]	; (8018154 <prvInitialiseTaskLists+0x64>)
 801811e:	f7fe f837 	bl	8016190 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8018122:	480d      	ldr	r0, [pc, #52]	; (8018158 <prvInitialiseTaskLists+0x68>)
 8018124:	f7fe f834 	bl	8016190 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8018128:	480c      	ldr	r0, [pc, #48]	; (801815c <prvInitialiseTaskLists+0x6c>)
 801812a:	f7fe f831 	bl	8016190 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801812e:	480c      	ldr	r0, [pc, #48]	; (8018160 <prvInitialiseTaskLists+0x70>)
 8018130:	f7fe f82e 	bl	8016190 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8018134:	480b      	ldr	r0, [pc, #44]	; (8018164 <prvInitialiseTaskLists+0x74>)
 8018136:	f7fe f82b 	bl	8016190 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801813a:	4b0b      	ldr	r3, [pc, #44]	; (8018168 <prvInitialiseTaskLists+0x78>)
 801813c:	4a05      	ldr	r2, [pc, #20]	; (8018154 <prvInitialiseTaskLists+0x64>)
 801813e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8018140:	4b0a      	ldr	r3, [pc, #40]	; (801816c <prvInitialiseTaskLists+0x7c>)
 8018142:	4a05      	ldr	r2, [pc, #20]	; (8018158 <prvInitialiseTaskLists+0x68>)
 8018144:	601a      	str	r2, [r3, #0]
}
 8018146:	bf00      	nop
 8018148:	3708      	adds	r7, #8
 801814a:	46bd      	mov	sp, r7
 801814c:	bd80      	pop	{r7, pc}
 801814e:	bf00      	nop
 8018150:	20000fe8 	.word	0x20000fe8
 8018154:	20001448 	.word	0x20001448
 8018158:	2000145c 	.word	0x2000145c
 801815c:	20001478 	.word	0x20001478
 8018160:	2000148c 	.word	0x2000148c
 8018164:	200014a4 	.word	0x200014a4
 8018168:	20001470 	.word	0x20001470
 801816c:	20001474 	.word	0x20001474

08018170 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8018170:	b580      	push	{r7, lr}
 8018172:	b082      	sub	sp, #8
 8018174:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8018176:	e019      	b.n	80181ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8018178:	f000 fee4 	bl	8018f44 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801817c:	4b10      	ldr	r3, [pc, #64]	; (80181c0 <prvCheckTasksWaitingTermination+0x50>)
 801817e:	68db      	ldr	r3, [r3, #12]
 8018180:	68db      	ldr	r3, [r3, #12]
 8018182:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8018184:	687b      	ldr	r3, [r7, #4]
 8018186:	3304      	adds	r3, #4
 8018188:	4618      	mov	r0, r3
 801818a:	f7fe f88b 	bl	80162a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801818e:	4b0d      	ldr	r3, [pc, #52]	; (80181c4 <prvCheckTasksWaitingTermination+0x54>)
 8018190:	681b      	ldr	r3, [r3, #0]
 8018192:	3b01      	subs	r3, #1
 8018194:	4a0b      	ldr	r2, [pc, #44]	; (80181c4 <prvCheckTasksWaitingTermination+0x54>)
 8018196:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8018198:	4b0b      	ldr	r3, [pc, #44]	; (80181c8 <prvCheckTasksWaitingTermination+0x58>)
 801819a:	681b      	ldr	r3, [r3, #0]
 801819c:	3b01      	subs	r3, #1
 801819e:	4a0a      	ldr	r2, [pc, #40]	; (80181c8 <prvCheckTasksWaitingTermination+0x58>)
 80181a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80181a2:	f000 feff 	bl	8018fa4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80181a6:	6878      	ldr	r0, [r7, #4]
 80181a8:	f000 f810 	bl	80181cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80181ac:	4b06      	ldr	r3, [pc, #24]	; (80181c8 <prvCheckTasksWaitingTermination+0x58>)
 80181ae:	681b      	ldr	r3, [r3, #0]
 80181b0:	2b00      	cmp	r3, #0
 80181b2:	d1e1      	bne.n	8018178 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80181b4:	bf00      	nop
 80181b6:	bf00      	nop
 80181b8:	3708      	adds	r7, #8
 80181ba:	46bd      	mov	sp, r7
 80181bc:	bd80      	pop	{r7, pc}
 80181be:	bf00      	nop
 80181c0:	2000148c 	.word	0x2000148c
 80181c4:	200014b8 	.word	0x200014b8
 80181c8:	200014a0 	.word	0x200014a0

080181cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80181cc:	b580      	push	{r7, lr}
 80181ce:	b084      	sub	sp, #16
 80181d0:	af00      	add	r7, sp, #0
 80181d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80181d4:	687b      	ldr	r3, [r7, #4]
 80181d6:	3354      	adds	r3, #84	; 0x54
 80181d8:	4618      	mov	r0, r3
 80181da:	f004 fb6b 	bl	801c8b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80181e4:	2b00      	cmp	r3, #0
 80181e6:	d108      	bne.n	80181fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80181ec:	4618      	mov	r0, r3
 80181ee:	f001 f897 	bl	8019320 <vPortFree>
				vPortFree( pxTCB );
 80181f2:	6878      	ldr	r0, [r7, #4]
 80181f4:	f001 f894 	bl	8019320 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80181f8:	e018      	b.n	801822c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8018200:	2b01      	cmp	r3, #1
 8018202:	d103      	bne.n	801820c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8018204:	6878      	ldr	r0, [r7, #4]
 8018206:	f001 f88b 	bl	8019320 <vPortFree>
	}
 801820a:	e00f      	b.n	801822c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801820c:	687b      	ldr	r3, [r7, #4]
 801820e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8018212:	2b02      	cmp	r3, #2
 8018214:	d00a      	beq.n	801822c <prvDeleteTCB+0x60>
	__asm volatile
 8018216:	f04f 0350 	mov.w	r3, #80	; 0x50
 801821a:	f383 8811 	msr	BASEPRI, r3
 801821e:	f3bf 8f6f 	isb	sy
 8018222:	f3bf 8f4f 	dsb	sy
 8018226:	60fb      	str	r3, [r7, #12]
}
 8018228:	bf00      	nop
 801822a:	e7fe      	b.n	801822a <prvDeleteTCB+0x5e>
	}
 801822c:	bf00      	nop
 801822e:	3710      	adds	r7, #16
 8018230:	46bd      	mov	sp, r7
 8018232:	bd80      	pop	{r7, pc}

08018234 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8018234:	b480      	push	{r7}
 8018236:	b083      	sub	sp, #12
 8018238:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801823a:	4b0c      	ldr	r3, [pc, #48]	; (801826c <prvResetNextTaskUnblockTime+0x38>)
 801823c:	681b      	ldr	r3, [r3, #0]
 801823e:	681b      	ldr	r3, [r3, #0]
 8018240:	2b00      	cmp	r3, #0
 8018242:	d104      	bne.n	801824e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8018244:	4b0a      	ldr	r3, [pc, #40]	; (8018270 <prvResetNextTaskUnblockTime+0x3c>)
 8018246:	f04f 32ff 	mov.w	r2, #4294967295
 801824a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801824c:	e008      	b.n	8018260 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801824e:	4b07      	ldr	r3, [pc, #28]	; (801826c <prvResetNextTaskUnblockTime+0x38>)
 8018250:	681b      	ldr	r3, [r3, #0]
 8018252:	68db      	ldr	r3, [r3, #12]
 8018254:	68db      	ldr	r3, [r3, #12]
 8018256:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8018258:	687b      	ldr	r3, [r7, #4]
 801825a:	685b      	ldr	r3, [r3, #4]
 801825c:	4a04      	ldr	r2, [pc, #16]	; (8018270 <prvResetNextTaskUnblockTime+0x3c>)
 801825e:	6013      	str	r3, [r2, #0]
}
 8018260:	bf00      	nop
 8018262:	370c      	adds	r7, #12
 8018264:	46bd      	mov	sp, r7
 8018266:	f85d 7b04 	ldr.w	r7, [sp], #4
 801826a:	4770      	bx	lr
 801826c:	20001470 	.word	0x20001470
 8018270:	200014d8 	.word	0x200014d8

08018274 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8018274:	b480      	push	{r7}
 8018276:	b083      	sub	sp, #12
 8018278:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801827a:	4b05      	ldr	r3, [pc, #20]	; (8018290 <xTaskGetCurrentTaskHandle+0x1c>)
 801827c:	681b      	ldr	r3, [r3, #0]
 801827e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8018280:	687b      	ldr	r3, [r7, #4]
	}
 8018282:	4618      	mov	r0, r3
 8018284:	370c      	adds	r7, #12
 8018286:	46bd      	mov	sp, r7
 8018288:	f85d 7b04 	ldr.w	r7, [sp], #4
 801828c:	4770      	bx	lr
 801828e:	bf00      	nop
 8018290:	20000fe4 	.word	0x20000fe4

08018294 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8018294:	b480      	push	{r7}
 8018296:	b083      	sub	sp, #12
 8018298:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801829a:	4b0b      	ldr	r3, [pc, #44]	; (80182c8 <xTaskGetSchedulerState+0x34>)
 801829c:	681b      	ldr	r3, [r3, #0]
 801829e:	2b00      	cmp	r3, #0
 80182a0:	d102      	bne.n	80182a8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80182a2:	2301      	movs	r3, #1
 80182a4:	607b      	str	r3, [r7, #4]
 80182a6:	e008      	b.n	80182ba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80182a8:	4b08      	ldr	r3, [pc, #32]	; (80182cc <xTaskGetSchedulerState+0x38>)
 80182aa:	681b      	ldr	r3, [r3, #0]
 80182ac:	2b00      	cmp	r3, #0
 80182ae:	d102      	bne.n	80182b6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80182b0:	2302      	movs	r3, #2
 80182b2:	607b      	str	r3, [r7, #4]
 80182b4:	e001      	b.n	80182ba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80182b6:	2300      	movs	r3, #0
 80182b8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80182ba:	687b      	ldr	r3, [r7, #4]
	}
 80182bc:	4618      	mov	r0, r3
 80182be:	370c      	adds	r7, #12
 80182c0:	46bd      	mov	sp, r7
 80182c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80182c6:	4770      	bx	lr
 80182c8:	200014c4 	.word	0x200014c4
 80182cc:	200014e0 	.word	0x200014e0

080182d0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80182d0:	b580      	push	{r7, lr}
 80182d2:	b084      	sub	sp, #16
 80182d4:	af00      	add	r7, sp, #0
 80182d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80182dc:	2300      	movs	r3, #0
 80182de:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80182e0:	687b      	ldr	r3, [r7, #4]
 80182e2:	2b00      	cmp	r3, #0
 80182e4:	d051      	beq.n	801838a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80182e6:	68bb      	ldr	r3, [r7, #8]
 80182e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80182ea:	4b2a      	ldr	r3, [pc, #168]	; (8018394 <xTaskPriorityInherit+0xc4>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80182f0:	429a      	cmp	r2, r3
 80182f2:	d241      	bcs.n	8018378 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80182f4:	68bb      	ldr	r3, [r7, #8]
 80182f6:	699b      	ldr	r3, [r3, #24]
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	db06      	blt.n	801830a <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80182fc:	4b25      	ldr	r3, [pc, #148]	; (8018394 <xTaskPriorityInherit+0xc4>)
 80182fe:	681b      	ldr	r3, [r3, #0]
 8018300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018302:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8018306:	68bb      	ldr	r3, [r7, #8]
 8018308:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801830a:	68bb      	ldr	r3, [r7, #8]
 801830c:	6959      	ldr	r1, [r3, #20]
 801830e:	68bb      	ldr	r3, [r7, #8]
 8018310:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018312:	4613      	mov	r3, r2
 8018314:	009b      	lsls	r3, r3, #2
 8018316:	4413      	add	r3, r2
 8018318:	009b      	lsls	r3, r3, #2
 801831a:	4a1f      	ldr	r2, [pc, #124]	; (8018398 <xTaskPriorityInherit+0xc8>)
 801831c:	4413      	add	r3, r2
 801831e:	4299      	cmp	r1, r3
 8018320:	d122      	bne.n	8018368 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018322:	68bb      	ldr	r3, [r7, #8]
 8018324:	3304      	adds	r3, #4
 8018326:	4618      	mov	r0, r3
 8018328:	f7fd ffbc 	bl	80162a4 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801832c:	4b19      	ldr	r3, [pc, #100]	; (8018394 <xTaskPriorityInherit+0xc4>)
 801832e:	681b      	ldr	r3, [r3, #0]
 8018330:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018332:	68bb      	ldr	r3, [r7, #8]
 8018334:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8018336:	68bb      	ldr	r3, [r7, #8]
 8018338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801833a:	4b18      	ldr	r3, [pc, #96]	; (801839c <xTaskPriorityInherit+0xcc>)
 801833c:	681b      	ldr	r3, [r3, #0]
 801833e:	429a      	cmp	r2, r3
 8018340:	d903      	bls.n	801834a <xTaskPriorityInherit+0x7a>
 8018342:	68bb      	ldr	r3, [r7, #8]
 8018344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018346:	4a15      	ldr	r2, [pc, #84]	; (801839c <xTaskPriorityInherit+0xcc>)
 8018348:	6013      	str	r3, [r2, #0]
 801834a:	68bb      	ldr	r3, [r7, #8]
 801834c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801834e:	4613      	mov	r3, r2
 8018350:	009b      	lsls	r3, r3, #2
 8018352:	4413      	add	r3, r2
 8018354:	009b      	lsls	r3, r3, #2
 8018356:	4a10      	ldr	r2, [pc, #64]	; (8018398 <xTaskPriorityInherit+0xc8>)
 8018358:	441a      	add	r2, r3
 801835a:	68bb      	ldr	r3, [r7, #8]
 801835c:	3304      	adds	r3, #4
 801835e:	4619      	mov	r1, r3
 8018360:	4610      	mov	r0, r2
 8018362:	f7fd ff42 	bl	80161ea <vListInsertEnd>
 8018366:	e004      	b.n	8018372 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8018368:	4b0a      	ldr	r3, [pc, #40]	; (8018394 <xTaskPriorityInherit+0xc4>)
 801836a:	681b      	ldr	r3, [r3, #0]
 801836c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801836e:	68bb      	ldr	r3, [r7, #8]
 8018370:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8018372:	2301      	movs	r3, #1
 8018374:	60fb      	str	r3, [r7, #12]
 8018376:	e008      	b.n	801838a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8018378:	68bb      	ldr	r3, [r7, #8]
 801837a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801837c:	4b05      	ldr	r3, [pc, #20]	; (8018394 <xTaskPriorityInherit+0xc4>)
 801837e:	681b      	ldr	r3, [r3, #0]
 8018380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018382:	429a      	cmp	r2, r3
 8018384:	d201      	bcs.n	801838a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8018386:	2301      	movs	r3, #1
 8018388:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801838a:	68fb      	ldr	r3, [r7, #12]
	}
 801838c:	4618      	mov	r0, r3
 801838e:	3710      	adds	r7, #16
 8018390:	46bd      	mov	sp, r7
 8018392:	bd80      	pop	{r7, pc}
 8018394:	20000fe4 	.word	0x20000fe4
 8018398:	20000fe8 	.word	0x20000fe8
 801839c:	200014c0 	.word	0x200014c0

080183a0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80183a0:	b580      	push	{r7, lr}
 80183a2:	b086      	sub	sp, #24
 80183a4:	af00      	add	r7, sp, #0
 80183a6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80183a8:	687b      	ldr	r3, [r7, #4]
 80183aa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80183ac:	2300      	movs	r3, #0
 80183ae:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d056      	beq.n	8018464 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80183b6:	4b2e      	ldr	r3, [pc, #184]	; (8018470 <xTaskPriorityDisinherit+0xd0>)
 80183b8:	681b      	ldr	r3, [r3, #0]
 80183ba:	693a      	ldr	r2, [r7, #16]
 80183bc:	429a      	cmp	r2, r3
 80183be:	d00a      	beq.n	80183d6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80183c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183c4:	f383 8811 	msr	BASEPRI, r3
 80183c8:	f3bf 8f6f 	isb	sy
 80183cc:	f3bf 8f4f 	dsb	sy
 80183d0:	60fb      	str	r3, [r7, #12]
}
 80183d2:	bf00      	nop
 80183d4:	e7fe      	b.n	80183d4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80183d6:	693b      	ldr	r3, [r7, #16]
 80183d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80183da:	2b00      	cmp	r3, #0
 80183dc:	d10a      	bne.n	80183f4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80183de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80183e2:	f383 8811 	msr	BASEPRI, r3
 80183e6:	f3bf 8f6f 	isb	sy
 80183ea:	f3bf 8f4f 	dsb	sy
 80183ee:	60bb      	str	r3, [r7, #8]
}
 80183f0:	bf00      	nop
 80183f2:	e7fe      	b.n	80183f2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80183f4:	693b      	ldr	r3, [r7, #16]
 80183f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80183f8:	1e5a      	subs	r2, r3, #1
 80183fa:	693b      	ldr	r3, [r7, #16]
 80183fc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80183fe:	693b      	ldr	r3, [r7, #16]
 8018400:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018402:	693b      	ldr	r3, [r7, #16]
 8018404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8018406:	429a      	cmp	r2, r3
 8018408:	d02c      	beq.n	8018464 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801840a:	693b      	ldr	r3, [r7, #16]
 801840c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801840e:	2b00      	cmp	r3, #0
 8018410:	d128      	bne.n	8018464 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018412:	693b      	ldr	r3, [r7, #16]
 8018414:	3304      	adds	r3, #4
 8018416:	4618      	mov	r0, r3
 8018418:	f7fd ff44 	bl	80162a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801841c:	693b      	ldr	r3, [r7, #16]
 801841e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8018420:	693b      	ldr	r3, [r7, #16]
 8018422:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018424:	693b      	ldr	r3, [r7, #16]
 8018426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018428:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801842c:	693b      	ldr	r3, [r7, #16]
 801842e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8018430:	693b      	ldr	r3, [r7, #16]
 8018432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018434:	4b0f      	ldr	r3, [pc, #60]	; (8018474 <xTaskPriorityDisinherit+0xd4>)
 8018436:	681b      	ldr	r3, [r3, #0]
 8018438:	429a      	cmp	r2, r3
 801843a:	d903      	bls.n	8018444 <xTaskPriorityDisinherit+0xa4>
 801843c:	693b      	ldr	r3, [r7, #16]
 801843e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018440:	4a0c      	ldr	r2, [pc, #48]	; (8018474 <xTaskPriorityDisinherit+0xd4>)
 8018442:	6013      	str	r3, [r2, #0]
 8018444:	693b      	ldr	r3, [r7, #16]
 8018446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018448:	4613      	mov	r3, r2
 801844a:	009b      	lsls	r3, r3, #2
 801844c:	4413      	add	r3, r2
 801844e:	009b      	lsls	r3, r3, #2
 8018450:	4a09      	ldr	r2, [pc, #36]	; (8018478 <xTaskPriorityDisinherit+0xd8>)
 8018452:	441a      	add	r2, r3
 8018454:	693b      	ldr	r3, [r7, #16]
 8018456:	3304      	adds	r3, #4
 8018458:	4619      	mov	r1, r3
 801845a:	4610      	mov	r0, r2
 801845c:	f7fd fec5 	bl	80161ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8018460:	2301      	movs	r3, #1
 8018462:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8018464:	697b      	ldr	r3, [r7, #20]
	}
 8018466:	4618      	mov	r0, r3
 8018468:	3718      	adds	r7, #24
 801846a:	46bd      	mov	sp, r7
 801846c:	bd80      	pop	{r7, pc}
 801846e:	bf00      	nop
 8018470:	20000fe4 	.word	0x20000fe4
 8018474:	200014c0 	.word	0x200014c0
 8018478:	20000fe8 	.word	0x20000fe8

0801847c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801847c:	b580      	push	{r7, lr}
 801847e:	b088      	sub	sp, #32
 8018480:	af00      	add	r7, sp, #0
 8018482:	6078      	str	r0, [r7, #4]
 8018484:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801848a:	2301      	movs	r3, #1
 801848c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801848e:	687b      	ldr	r3, [r7, #4]
 8018490:	2b00      	cmp	r3, #0
 8018492:	d06a      	beq.n	801856a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8018494:	69bb      	ldr	r3, [r7, #24]
 8018496:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8018498:	2b00      	cmp	r3, #0
 801849a:	d10a      	bne.n	80184b2 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801849c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80184a0:	f383 8811 	msr	BASEPRI, r3
 80184a4:	f3bf 8f6f 	isb	sy
 80184a8:	f3bf 8f4f 	dsb	sy
 80184ac:	60fb      	str	r3, [r7, #12]
}
 80184ae:	bf00      	nop
 80184b0:	e7fe      	b.n	80184b0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80184b2:	69bb      	ldr	r3, [r7, #24]
 80184b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80184b6:	683a      	ldr	r2, [r7, #0]
 80184b8:	429a      	cmp	r2, r3
 80184ba:	d902      	bls.n	80184c2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80184bc:	683b      	ldr	r3, [r7, #0]
 80184be:	61fb      	str	r3, [r7, #28]
 80184c0:	e002      	b.n	80184c8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80184c2:	69bb      	ldr	r3, [r7, #24]
 80184c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80184c6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80184c8:	69bb      	ldr	r3, [r7, #24]
 80184ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80184cc:	69fa      	ldr	r2, [r7, #28]
 80184ce:	429a      	cmp	r2, r3
 80184d0:	d04b      	beq.n	801856a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80184d2:	69bb      	ldr	r3, [r7, #24]
 80184d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80184d6:	697a      	ldr	r2, [r7, #20]
 80184d8:	429a      	cmp	r2, r3
 80184da:	d146      	bne.n	801856a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80184dc:	4b25      	ldr	r3, [pc, #148]	; (8018574 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	69ba      	ldr	r2, [r7, #24]
 80184e2:	429a      	cmp	r2, r3
 80184e4:	d10a      	bne.n	80184fc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80184e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80184ea:	f383 8811 	msr	BASEPRI, r3
 80184ee:	f3bf 8f6f 	isb	sy
 80184f2:	f3bf 8f4f 	dsb	sy
 80184f6:	60bb      	str	r3, [r7, #8]
}
 80184f8:	bf00      	nop
 80184fa:	e7fe      	b.n	80184fa <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80184fc:	69bb      	ldr	r3, [r7, #24]
 80184fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8018500:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8018502:	69bb      	ldr	r3, [r7, #24]
 8018504:	69fa      	ldr	r2, [r7, #28]
 8018506:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8018508:	69bb      	ldr	r3, [r7, #24]
 801850a:	699b      	ldr	r3, [r3, #24]
 801850c:	2b00      	cmp	r3, #0
 801850e:	db04      	blt.n	801851a <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018510:	69fb      	ldr	r3, [r7, #28]
 8018512:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8018516:	69bb      	ldr	r3, [r7, #24]
 8018518:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801851a:	69bb      	ldr	r3, [r7, #24]
 801851c:	6959      	ldr	r1, [r3, #20]
 801851e:	693a      	ldr	r2, [r7, #16]
 8018520:	4613      	mov	r3, r2
 8018522:	009b      	lsls	r3, r3, #2
 8018524:	4413      	add	r3, r2
 8018526:	009b      	lsls	r3, r3, #2
 8018528:	4a13      	ldr	r2, [pc, #76]	; (8018578 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801852a:	4413      	add	r3, r2
 801852c:	4299      	cmp	r1, r3
 801852e:	d11c      	bne.n	801856a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8018530:	69bb      	ldr	r3, [r7, #24]
 8018532:	3304      	adds	r3, #4
 8018534:	4618      	mov	r0, r3
 8018536:	f7fd feb5 	bl	80162a4 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801853a:	69bb      	ldr	r3, [r7, #24]
 801853c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801853e:	4b0f      	ldr	r3, [pc, #60]	; (801857c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8018540:	681b      	ldr	r3, [r3, #0]
 8018542:	429a      	cmp	r2, r3
 8018544:	d903      	bls.n	801854e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8018546:	69bb      	ldr	r3, [r7, #24]
 8018548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801854a:	4a0c      	ldr	r2, [pc, #48]	; (801857c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801854c:	6013      	str	r3, [r2, #0]
 801854e:	69bb      	ldr	r3, [r7, #24]
 8018550:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018552:	4613      	mov	r3, r2
 8018554:	009b      	lsls	r3, r3, #2
 8018556:	4413      	add	r3, r2
 8018558:	009b      	lsls	r3, r3, #2
 801855a:	4a07      	ldr	r2, [pc, #28]	; (8018578 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801855c:	441a      	add	r2, r3
 801855e:	69bb      	ldr	r3, [r7, #24]
 8018560:	3304      	adds	r3, #4
 8018562:	4619      	mov	r1, r3
 8018564:	4610      	mov	r0, r2
 8018566:	f7fd fe40 	bl	80161ea <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801856a:	bf00      	nop
 801856c:	3720      	adds	r7, #32
 801856e:	46bd      	mov	sp, r7
 8018570:	bd80      	pop	{r7, pc}
 8018572:	bf00      	nop
 8018574:	20000fe4 	.word	0x20000fe4
 8018578:	20000fe8 	.word	0x20000fe8
 801857c:	200014c0 	.word	0x200014c0

08018580 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8018580:	b480      	push	{r7}
 8018582:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8018584:	4b07      	ldr	r3, [pc, #28]	; (80185a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8018586:	681b      	ldr	r3, [r3, #0]
 8018588:	2b00      	cmp	r3, #0
 801858a:	d004      	beq.n	8018596 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801858c:	4b05      	ldr	r3, [pc, #20]	; (80185a4 <pvTaskIncrementMutexHeldCount+0x24>)
 801858e:	681b      	ldr	r3, [r3, #0]
 8018590:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018592:	3201      	adds	r2, #1
 8018594:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8018596:	4b03      	ldr	r3, [pc, #12]	; (80185a4 <pvTaskIncrementMutexHeldCount+0x24>)
 8018598:	681b      	ldr	r3, [r3, #0]
	}
 801859a:	4618      	mov	r0, r3
 801859c:	46bd      	mov	sp, r7
 801859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185a2:	4770      	bx	lr
 80185a4:	20000fe4 	.word	0x20000fe4

080185a8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80185a8:	b580      	push	{r7, lr}
 80185aa:	b084      	sub	sp, #16
 80185ac:	af00      	add	r7, sp, #0
 80185ae:	6078      	str	r0, [r7, #4]
 80185b0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80185b2:	4b21      	ldr	r3, [pc, #132]	; (8018638 <prvAddCurrentTaskToDelayedList+0x90>)
 80185b4:	681b      	ldr	r3, [r3, #0]
 80185b6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80185b8:	4b20      	ldr	r3, [pc, #128]	; (801863c <prvAddCurrentTaskToDelayedList+0x94>)
 80185ba:	681b      	ldr	r3, [r3, #0]
 80185bc:	3304      	adds	r3, #4
 80185be:	4618      	mov	r0, r3
 80185c0:	f7fd fe70 	bl	80162a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80185c4:	687b      	ldr	r3, [r7, #4]
 80185c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80185ca:	d10a      	bne.n	80185e2 <prvAddCurrentTaskToDelayedList+0x3a>
 80185cc:	683b      	ldr	r3, [r7, #0]
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d007      	beq.n	80185e2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80185d2:	4b1a      	ldr	r3, [pc, #104]	; (801863c <prvAddCurrentTaskToDelayedList+0x94>)
 80185d4:	681b      	ldr	r3, [r3, #0]
 80185d6:	3304      	adds	r3, #4
 80185d8:	4619      	mov	r1, r3
 80185da:	4819      	ldr	r0, [pc, #100]	; (8018640 <prvAddCurrentTaskToDelayedList+0x98>)
 80185dc:	f7fd fe05 	bl	80161ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80185e0:	e026      	b.n	8018630 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80185e2:	68fa      	ldr	r2, [r7, #12]
 80185e4:	687b      	ldr	r3, [r7, #4]
 80185e6:	4413      	add	r3, r2
 80185e8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80185ea:	4b14      	ldr	r3, [pc, #80]	; (801863c <prvAddCurrentTaskToDelayedList+0x94>)
 80185ec:	681b      	ldr	r3, [r3, #0]
 80185ee:	68ba      	ldr	r2, [r7, #8]
 80185f0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80185f2:	68ba      	ldr	r2, [r7, #8]
 80185f4:	68fb      	ldr	r3, [r7, #12]
 80185f6:	429a      	cmp	r2, r3
 80185f8:	d209      	bcs.n	801860e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80185fa:	4b12      	ldr	r3, [pc, #72]	; (8018644 <prvAddCurrentTaskToDelayedList+0x9c>)
 80185fc:	681a      	ldr	r2, [r3, #0]
 80185fe:	4b0f      	ldr	r3, [pc, #60]	; (801863c <prvAddCurrentTaskToDelayedList+0x94>)
 8018600:	681b      	ldr	r3, [r3, #0]
 8018602:	3304      	adds	r3, #4
 8018604:	4619      	mov	r1, r3
 8018606:	4610      	mov	r0, r2
 8018608:	f7fd fe13 	bl	8016232 <vListInsert>
}
 801860c:	e010      	b.n	8018630 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801860e:	4b0e      	ldr	r3, [pc, #56]	; (8018648 <prvAddCurrentTaskToDelayedList+0xa0>)
 8018610:	681a      	ldr	r2, [r3, #0]
 8018612:	4b0a      	ldr	r3, [pc, #40]	; (801863c <prvAddCurrentTaskToDelayedList+0x94>)
 8018614:	681b      	ldr	r3, [r3, #0]
 8018616:	3304      	adds	r3, #4
 8018618:	4619      	mov	r1, r3
 801861a:	4610      	mov	r0, r2
 801861c:	f7fd fe09 	bl	8016232 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8018620:	4b0a      	ldr	r3, [pc, #40]	; (801864c <prvAddCurrentTaskToDelayedList+0xa4>)
 8018622:	681b      	ldr	r3, [r3, #0]
 8018624:	68ba      	ldr	r2, [r7, #8]
 8018626:	429a      	cmp	r2, r3
 8018628:	d202      	bcs.n	8018630 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801862a:	4a08      	ldr	r2, [pc, #32]	; (801864c <prvAddCurrentTaskToDelayedList+0xa4>)
 801862c:	68bb      	ldr	r3, [r7, #8]
 801862e:	6013      	str	r3, [r2, #0]
}
 8018630:	bf00      	nop
 8018632:	3710      	adds	r7, #16
 8018634:	46bd      	mov	sp, r7
 8018636:	bd80      	pop	{r7, pc}
 8018638:	200014bc 	.word	0x200014bc
 801863c:	20000fe4 	.word	0x20000fe4
 8018640:	200014a4 	.word	0x200014a4
 8018644:	20001474 	.word	0x20001474
 8018648:	20001470 	.word	0x20001470
 801864c:	200014d8 	.word	0x200014d8

08018650 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8018650:	b580      	push	{r7, lr}
 8018652:	b08a      	sub	sp, #40	; 0x28
 8018654:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8018656:	2300      	movs	r3, #0
 8018658:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801865a:	f000 fb07 	bl	8018c6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801865e:	4b1c      	ldr	r3, [pc, #112]	; (80186d0 <xTimerCreateTimerTask+0x80>)
 8018660:	681b      	ldr	r3, [r3, #0]
 8018662:	2b00      	cmp	r3, #0
 8018664:	d021      	beq.n	80186aa <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8018666:	2300      	movs	r3, #0
 8018668:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801866a:	2300      	movs	r3, #0
 801866c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801866e:	1d3a      	adds	r2, r7, #4
 8018670:	f107 0108 	add.w	r1, r7, #8
 8018674:	f107 030c 	add.w	r3, r7, #12
 8018678:	4618      	mov	r0, r3
 801867a:	f7fd fd6f 	bl	801615c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801867e:	6879      	ldr	r1, [r7, #4]
 8018680:	68bb      	ldr	r3, [r7, #8]
 8018682:	68fa      	ldr	r2, [r7, #12]
 8018684:	9202      	str	r2, [sp, #8]
 8018686:	9301      	str	r3, [sp, #4]
 8018688:	2302      	movs	r3, #2
 801868a:	9300      	str	r3, [sp, #0]
 801868c:	2300      	movs	r3, #0
 801868e:	460a      	mov	r2, r1
 8018690:	4910      	ldr	r1, [pc, #64]	; (80186d4 <xTimerCreateTimerTask+0x84>)
 8018692:	4811      	ldr	r0, [pc, #68]	; (80186d8 <xTimerCreateTimerTask+0x88>)
 8018694:	f7fe fe3e 	bl	8017314 <xTaskCreateStatic>
 8018698:	4603      	mov	r3, r0
 801869a:	4a10      	ldr	r2, [pc, #64]	; (80186dc <xTimerCreateTimerTask+0x8c>)
 801869c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801869e:	4b0f      	ldr	r3, [pc, #60]	; (80186dc <xTimerCreateTimerTask+0x8c>)
 80186a0:	681b      	ldr	r3, [r3, #0]
 80186a2:	2b00      	cmp	r3, #0
 80186a4:	d001      	beq.n	80186aa <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80186a6:	2301      	movs	r3, #1
 80186a8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80186aa:	697b      	ldr	r3, [r7, #20]
 80186ac:	2b00      	cmp	r3, #0
 80186ae:	d10a      	bne.n	80186c6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 80186b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186b4:	f383 8811 	msr	BASEPRI, r3
 80186b8:	f3bf 8f6f 	isb	sy
 80186bc:	f3bf 8f4f 	dsb	sy
 80186c0:	613b      	str	r3, [r7, #16]
}
 80186c2:	bf00      	nop
 80186c4:	e7fe      	b.n	80186c4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80186c6:	697b      	ldr	r3, [r7, #20]
}
 80186c8:	4618      	mov	r0, r3
 80186ca:	3718      	adds	r7, #24
 80186cc:	46bd      	mov	sp, r7
 80186ce:	bd80      	pop	{r7, pc}
 80186d0:	20001514 	.word	0x20001514
 80186d4:	08022c5c 	.word	0x08022c5c
 80186d8:	08018815 	.word	0x08018815
 80186dc:	20001518 	.word	0x20001518

080186e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80186e0:	b580      	push	{r7, lr}
 80186e2:	b08a      	sub	sp, #40	; 0x28
 80186e4:	af00      	add	r7, sp, #0
 80186e6:	60f8      	str	r0, [r7, #12]
 80186e8:	60b9      	str	r1, [r7, #8]
 80186ea:	607a      	str	r2, [r7, #4]
 80186ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80186ee:	2300      	movs	r3, #0
 80186f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80186f2:	68fb      	ldr	r3, [r7, #12]
 80186f4:	2b00      	cmp	r3, #0
 80186f6:	d10a      	bne.n	801870e <xTimerGenericCommand+0x2e>
	__asm volatile
 80186f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80186fc:	f383 8811 	msr	BASEPRI, r3
 8018700:	f3bf 8f6f 	isb	sy
 8018704:	f3bf 8f4f 	dsb	sy
 8018708:	623b      	str	r3, [r7, #32]
}
 801870a:	bf00      	nop
 801870c:	e7fe      	b.n	801870c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801870e:	4b1a      	ldr	r3, [pc, #104]	; (8018778 <xTimerGenericCommand+0x98>)
 8018710:	681b      	ldr	r3, [r3, #0]
 8018712:	2b00      	cmp	r3, #0
 8018714:	d02a      	beq.n	801876c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8018716:	68bb      	ldr	r3, [r7, #8]
 8018718:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 801871a:	687b      	ldr	r3, [r7, #4]
 801871c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801871e:	68fb      	ldr	r3, [r7, #12]
 8018720:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8018722:	68bb      	ldr	r3, [r7, #8]
 8018724:	2b05      	cmp	r3, #5
 8018726:	dc18      	bgt.n	801875a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8018728:	f7ff fdb4 	bl	8018294 <xTaskGetSchedulerState>
 801872c:	4603      	mov	r3, r0
 801872e:	2b02      	cmp	r3, #2
 8018730:	d109      	bne.n	8018746 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8018732:	4b11      	ldr	r3, [pc, #68]	; (8018778 <xTimerGenericCommand+0x98>)
 8018734:	6818      	ldr	r0, [r3, #0]
 8018736:	f107 0110 	add.w	r1, r7, #16
 801873a:	2300      	movs	r3, #0
 801873c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801873e:	f7fd ff83 	bl	8016648 <xQueueGenericSend>
 8018742:	6278      	str	r0, [r7, #36]	; 0x24
 8018744:	e012      	b.n	801876c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8018746:	4b0c      	ldr	r3, [pc, #48]	; (8018778 <xTimerGenericCommand+0x98>)
 8018748:	6818      	ldr	r0, [r3, #0]
 801874a:	f107 0110 	add.w	r1, r7, #16
 801874e:	2300      	movs	r3, #0
 8018750:	2200      	movs	r2, #0
 8018752:	f7fd ff79 	bl	8016648 <xQueueGenericSend>
 8018756:	6278      	str	r0, [r7, #36]	; 0x24
 8018758:	e008      	b.n	801876c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801875a:	4b07      	ldr	r3, [pc, #28]	; (8018778 <xTimerGenericCommand+0x98>)
 801875c:	6818      	ldr	r0, [r3, #0]
 801875e:	f107 0110 	add.w	r1, r7, #16
 8018762:	2300      	movs	r3, #0
 8018764:	683a      	ldr	r2, [r7, #0]
 8018766:	f7fe f86d 	bl	8016844 <xQueueGenericSendFromISR>
 801876a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801876c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801876e:	4618      	mov	r0, r3
 8018770:	3728      	adds	r7, #40	; 0x28
 8018772:	46bd      	mov	sp, r7
 8018774:	bd80      	pop	{r7, pc}
 8018776:	bf00      	nop
 8018778:	20001514 	.word	0x20001514

0801877c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801877c:	b580      	push	{r7, lr}
 801877e:	b088      	sub	sp, #32
 8018780:	af02      	add	r7, sp, #8
 8018782:	6078      	str	r0, [r7, #4]
 8018784:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018786:	4b22      	ldr	r3, [pc, #136]	; (8018810 <prvProcessExpiredTimer+0x94>)
 8018788:	681b      	ldr	r3, [r3, #0]
 801878a:	68db      	ldr	r3, [r3, #12]
 801878c:	68db      	ldr	r3, [r3, #12]
 801878e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018790:	697b      	ldr	r3, [r7, #20]
 8018792:	3304      	adds	r3, #4
 8018794:	4618      	mov	r0, r3
 8018796:	f7fd fd85 	bl	80162a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801879a:	697b      	ldr	r3, [r7, #20]
 801879c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187a0:	f003 0304 	and.w	r3, r3, #4
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d022      	beq.n	80187ee <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80187a8:	697b      	ldr	r3, [r7, #20]
 80187aa:	699a      	ldr	r2, [r3, #24]
 80187ac:	687b      	ldr	r3, [r7, #4]
 80187ae:	18d1      	adds	r1, r2, r3
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	683a      	ldr	r2, [r7, #0]
 80187b4:	6978      	ldr	r0, [r7, #20]
 80187b6:	f000 f8d1 	bl	801895c <prvInsertTimerInActiveList>
 80187ba:	4603      	mov	r3, r0
 80187bc:	2b00      	cmp	r3, #0
 80187be:	d01f      	beq.n	8018800 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80187c0:	2300      	movs	r3, #0
 80187c2:	9300      	str	r3, [sp, #0]
 80187c4:	2300      	movs	r3, #0
 80187c6:	687a      	ldr	r2, [r7, #4]
 80187c8:	2100      	movs	r1, #0
 80187ca:	6978      	ldr	r0, [r7, #20]
 80187cc:	f7ff ff88 	bl	80186e0 <xTimerGenericCommand>
 80187d0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80187d2:	693b      	ldr	r3, [r7, #16]
 80187d4:	2b00      	cmp	r3, #0
 80187d6:	d113      	bne.n	8018800 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80187d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80187dc:	f383 8811 	msr	BASEPRI, r3
 80187e0:	f3bf 8f6f 	isb	sy
 80187e4:	f3bf 8f4f 	dsb	sy
 80187e8:	60fb      	str	r3, [r7, #12]
}
 80187ea:	bf00      	nop
 80187ec:	e7fe      	b.n	80187ec <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80187ee:	697b      	ldr	r3, [r7, #20]
 80187f0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80187f4:	f023 0301 	bic.w	r3, r3, #1
 80187f8:	b2da      	uxtb	r2, r3
 80187fa:	697b      	ldr	r3, [r7, #20]
 80187fc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018800:	697b      	ldr	r3, [r7, #20]
 8018802:	6a1b      	ldr	r3, [r3, #32]
 8018804:	6978      	ldr	r0, [r7, #20]
 8018806:	4798      	blx	r3
}
 8018808:	bf00      	nop
 801880a:	3718      	adds	r7, #24
 801880c:	46bd      	mov	sp, r7
 801880e:	bd80      	pop	{r7, pc}
 8018810:	2000150c 	.word	0x2000150c

08018814 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8018814:	b580      	push	{r7, lr}
 8018816:	b084      	sub	sp, #16
 8018818:	af00      	add	r7, sp, #0
 801881a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801881c:	f107 0308 	add.w	r3, r7, #8
 8018820:	4618      	mov	r0, r3
 8018822:	f000 f857 	bl	80188d4 <prvGetNextExpireTime>
 8018826:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8018828:	68bb      	ldr	r3, [r7, #8]
 801882a:	4619      	mov	r1, r3
 801882c:	68f8      	ldr	r0, [r7, #12]
 801882e:	f000 f803 	bl	8018838 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8018832:	f000 f8d5 	bl	80189e0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8018836:	e7f1      	b.n	801881c <prvTimerTask+0x8>

08018838 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8018838:	b580      	push	{r7, lr}
 801883a:	b084      	sub	sp, #16
 801883c:	af00      	add	r7, sp, #0
 801883e:	6078      	str	r0, [r7, #4]
 8018840:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8018842:	f7ff f92b 	bl	8017a9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018846:	f107 0308 	add.w	r3, r7, #8
 801884a:	4618      	mov	r0, r3
 801884c:	f000 f866 	bl	801891c <prvSampleTimeNow>
 8018850:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8018852:	68bb      	ldr	r3, [r7, #8]
 8018854:	2b00      	cmp	r3, #0
 8018856:	d130      	bne.n	80188ba <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8018858:	683b      	ldr	r3, [r7, #0]
 801885a:	2b00      	cmp	r3, #0
 801885c:	d10a      	bne.n	8018874 <prvProcessTimerOrBlockTask+0x3c>
 801885e:	687a      	ldr	r2, [r7, #4]
 8018860:	68fb      	ldr	r3, [r7, #12]
 8018862:	429a      	cmp	r2, r3
 8018864:	d806      	bhi.n	8018874 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8018866:	f7ff f927 	bl	8017ab8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801886a:	68f9      	ldr	r1, [r7, #12]
 801886c:	6878      	ldr	r0, [r7, #4]
 801886e:	f7ff ff85 	bl	801877c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8018872:	e024      	b.n	80188be <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8018874:	683b      	ldr	r3, [r7, #0]
 8018876:	2b00      	cmp	r3, #0
 8018878:	d008      	beq.n	801888c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 801887a:	4b13      	ldr	r3, [pc, #76]	; (80188c8 <prvProcessTimerOrBlockTask+0x90>)
 801887c:	681b      	ldr	r3, [r3, #0]
 801887e:	681b      	ldr	r3, [r3, #0]
 8018880:	2b00      	cmp	r3, #0
 8018882:	d101      	bne.n	8018888 <prvProcessTimerOrBlockTask+0x50>
 8018884:	2301      	movs	r3, #1
 8018886:	e000      	b.n	801888a <prvProcessTimerOrBlockTask+0x52>
 8018888:	2300      	movs	r3, #0
 801888a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 801888c:	4b0f      	ldr	r3, [pc, #60]	; (80188cc <prvProcessTimerOrBlockTask+0x94>)
 801888e:	6818      	ldr	r0, [r3, #0]
 8018890:	687a      	ldr	r2, [r7, #4]
 8018892:	68fb      	ldr	r3, [r7, #12]
 8018894:	1ad3      	subs	r3, r2, r3
 8018896:	683a      	ldr	r2, [r7, #0]
 8018898:	4619      	mov	r1, r3
 801889a:	f7fe fd07 	bl	80172ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 801889e:	f7ff f90b 	bl	8017ab8 <xTaskResumeAll>
 80188a2:	4603      	mov	r3, r0
 80188a4:	2b00      	cmp	r3, #0
 80188a6:	d10a      	bne.n	80188be <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80188a8:	4b09      	ldr	r3, [pc, #36]	; (80188d0 <prvProcessTimerOrBlockTask+0x98>)
 80188aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80188ae:	601a      	str	r2, [r3, #0]
 80188b0:	f3bf 8f4f 	dsb	sy
 80188b4:	f3bf 8f6f 	isb	sy
}
 80188b8:	e001      	b.n	80188be <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80188ba:	f7ff f8fd 	bl	8017ab8 <xTaskResumeAll>
}
 80188be:	bf00      	nop
 80188c0:	3710      	adds	r7, #16
 80188c2:	46bd      	mov	sp, r7
 80188c4:	bd80      	pop	{r7, pc}
 80188c6:	bf00      	nop
 80188c8:	20001510 	.word	0x20001510
 80188cc:	20001514 	.word	0x20001514
 80188d0:	e000ed04 	.word	0xe000ed04

080188d4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80188d4:	b480      	push	{r7}
 80188d6:	b085      	sub	sp, #20
 80188d8:	af00      	add	r7, sp, #0
 80188da:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80188dc:	4b0e      	ldr	r3, [pc, #56]	; (8018918 <prvGetNextExpireTime+0x44>)
 80188de:	681b      	ldr	r3, [r3, #0]
 80188e0:	681b      	ldr	r3, [r3, #0]
 80188e2:	2b00      	cmp	r3, #0
 80188e4:	d101      	bne.n	80188ea <prvGetNextExpireTime+0x16>
 80188e6:	2201      	movs	r2, #1
 80188e8:	e000      	b.n	80188ec <prvGetNextExpireTime+0x18>
 80188ea:	2200      	movs	r2, #0
 80188ec:	687b      	ldr	r3, [r7, #4]
 80188ee:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80188f0:	687b      	ldr	r3, [r7, #4]
 80188f2:	681b      	ldr	r3, [r3, #0]
 80188f4:	2b00      	cmp	r3, #0
 80188f6:	d105      	bne.n	8018904 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80188f8:	4b07      	ldr	r3, [pc, #28]	; (8018918 <prvGetNextExpireTime+0x44>)
 80188fa:	681b      	ldr	r3, [r3, #0]
 80188fc:	68db      	ldr	r3, [r3, #12]
 80188fe:	681b      	ldr	r3, [r3, #0]
 8018900:	60fb      	str	r3, [r7, #12]
 8018902:	e001      	b.n	8018908 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8018904:	2300      	movs	r3, #0
 8018906:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8018908:	68fb      	ldr	r3, [r7, #12]
}
 801890a:	4618      	mov	r0, r3
 801890c:	3714      	adds	r7, #20
 801890e:	46bd      	mov	sp, r7
 8018910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018914:	4770      	bx	lr
 8018916:	bf00      	nop
 8018918:	2000150c 	.word	0x2000150c

0801891c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 801891c:	b580      	push	{r7, lr}
 801891e:	b084      	sub	sp, #16
 8018920:	af00      	add	r7, sp, #0
 8018922:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8018924:	f7ff f966 	bl	8017bf4 <xTaskGetTickCount>
 8018928:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801892a:	4b0b      	ldr	r3, [pc, #44]	; (8018958 <prvSampleTimeNow+0x3c>)
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	68fa      	ldr	r2, [r7, #12]
 8018930:	429a      	cmp	r2, r3
 8018932:	d205      	bcs.n	8018940 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8018934:	f000 f936 	bl	8018ba4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	2201      	movs	r2, #1
 801893c:	601a      	str	r2, [r3, #0]
 801893e:	e002      	b.n	8018946 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8018940:	687b      	ldr	r3, [r7, #4]
 8018942:	2200      	movs	r2, #0
 8018944:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8018946:	4a04      	ldr	r2, [pc, #16]	; (8018958 <prvSampleTimeNow+0x3c>)
 8018948:	68fb      	ldr	r3, [r7, #12]
 801894a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 801894c:	68fb      	ldr	r3, [r7, #12]
}
 801894e:	4618      	mov	r0, r3
 8018950:	3710      	adds	r7, #16
 8018952:	46bd      	mov	sp, r7
 8018954:	bd80      	pop	{r7, pc}
 8018956:	bf00      	nop
 8018958:	2000151c 	.word	0x2000151c

0801895c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 801895c:	b580      	push	{r7, lr}
 801895e:	b086      	sub	sp, #24
 8018960:	af00      	add	r7, sp, #0
 8018962:	60f8      	str	r0, [r7, #12]
 8018964:	60b9      	str	r1, [r7, #8]
 8018966:	607a      	str	r2, [r7, #4]
 8018968:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801896a:	2300      	movs	r3, #0
 801896c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 801896e:	68fb      	ldr	r3, [r7, #12]
 8018970:	68ba      	ldr	r2, [r7, #8]
 8018972:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018974:	68fb      	ldr	r3, [r7, #12]
 8018976:	68fa      	ldr	r2, [r7, #12]
 8018978:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 801897a:	68ba      	ldr	r2, [r7, #8]
 801897c:	687b      	ldr	r3, [r7, #4]
 801897e:	429a      	cmp	r2, r3
 8018980:	d812      	bhi.n	80189a8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8018982:	687a      	ldr	r2, [r7, #4]
 8018984:	683b      	ldr	r3, [r7, #0]
 8018986:	1ad2      	subs	r2, r2, r3
 8018988:	68fb      	ldr	r3, [r7, #12]
 801898a:	699b      	ldr	r3, [r3, #24]
 801898c:	429a      	cmp	r2, r3
 801898e:	d302      	bcc.n	8018996 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8018990:	2301      	movs	r3, #1
 8018992:	617b      	str	r3, [r7, #20]
 8018994:	e01b      	b.n	80189ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8018996:	4b10      	ldr	r3, [pc, #64]	; (80189d8 <prvInsertTimerInActiveList+0x7c>)
 8018998:	681a      	ldr	r2, [r3, #0]
 801899a:	68fb      	ldr	r3, [r7, #12]
 801899c:	3304      	adds	r3, #4
 801899e:	4619      	mov	r1, r3
 80189a0:	4610      	mov	r0, r2
 80189a2:	f7fd fc46 	bl	8016232 <vListInsert>
 80189a6:	e012      	b.n	80189ce <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80189a8:	687a      	ldr	r2, [r7, #4]
 80189aa:	683b      	ldr	r3, [r7, #0]
 80189ac:	429a      	cmp	r2, r3
 80189ae:	d206      	bcs.n	80189be <prvInsertTimerInActiveList+0x62>
 80189b0:	68ba      	ldr	r2, [r7, #8]
 80189b2:	683b      	ldr	r3, [r7, #0]
 80189b4:	429a      	cmp	r2, r3
 80189b6:	d302      	bcc.n	80189be <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80189b8:	2301      	movs	r3, #1
 80189ba:	617b      	str	r3, [r7, #20]
 80189bc:	e007      	b.n	80189ce <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80189be:	4b07      	ldr	r3, [pc, #28]	; (80189dc <prvInsertTimerInActiveList+0x80>)
 80189c0:	681a      	ldr	r2, [r3, #0]
 80189c2:	68fb      	ldr	r3, [r7, #12]
 80189c4:	3304      	adds	r3, #4
 80189c6:	4619      	mov	r1, r3
 80189c8:	4610      	mov	r0, r2
 80189ca:	f7fd fc32 	bl	8016232 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80189ce:	697b      	ldr	r3, [r7, #20]
}
 80189d0:	4618      	mov	r0, r3
 80189d2:	3718      	adds	r7, #24
 80189d4:	46bd      	mov	sp, r7
 80189d6:	bd80      	pop	{r7, pc}
 80189d8:	20001510 	.word	0x20001510
 80189dc:	2000150c 	.word	0x2000150c

080189e0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80189e0:	b580      	push	{r7, lr}
 80189e2:	b08e      	sub	sp, #56	; 0x38
 80189e4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80189e6:	e0ca      	b.n	8018b7e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80189e8:	687b      	ldr	r3, [r7, #4]
 80189ea:	2b00      	cmp	r3, #0
 80189ec:	da18      	bge.n	8018a20 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80189ee:	1d3b      	adds	r3, r7, #4
 80189f0:	3304      	adds	r3, #4
 80189f2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80189f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80189f6:	2b00      	cmp	r3, #0
 80189f8:	d10a      	bne.n	8018a10 <prvProcessReceivedCommands+0x30>
	__asm volatile
 80189fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80189fe:	f383 8811 	msr	BASEPRI, r3
 8018a02:	f3bf 8f6f 	isb	sy
 8018a06:	f3bf 8f4f 	dsb	sy
 8018a0a:	61fb      	str	r3, [r7, #28]
}
 8018a0c:	bf00      	nop
 8018a0e:	e7fe      	b.n	8018a0e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8018a10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018a12:	681b      	ldr	r3, [r3, #0]
 8018a14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018a16:	6850      	ldr	r0, [r2, #4]
 8018a18:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8018a1a:	6892      	ldr	r2, [r2, #8]
 8018a1c:	4611      	mov	r1, r2
 8018a1e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8018a20:	687b      	ldr	r3, [r7, #4]
 8018a22:	2b00      	cmp	r3, #0
 8018a24:	f2c0 80aa 	blt.w	8018b7c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8018a28:	68fb      	ldr	r3, [r7, #12]
 8018a2a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8018a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a2e:	695b      	ldr	r3, [r3, #20]
 8018a30:	2b00      	cmp	r3, #0
 8018a32:	d004      	beq.n	8018a3e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018a34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a36:	3304      	adds	r3, #4
 8018a38:	4618      	mov	r0, r3
 8018a3a:	f7fd fc33 	bl	80162a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8018a3e:	463b      	mov	r3, r7
 8018a40:	4618      	mov	r0, r3
 8018a42:	f7ff ff6b 	bl	801891c <prvSampleTimeNow>
 8018a46:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	2b09      	cmp	r3, #9
 8018a4c:	f200 8097 	bhi.w	8018b7e <prvProcessReceivedCommands+0x19e>
 8018a50:	a201      	add	r2, pc, #4	; (adr r2, 8018a58 <prvProcessReceivedCommands+0x78>)
 8018a52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a56:	bf00      	nop
 8018a58:	08018a81 	.word	0x08018a81
 8018a5c:	08018a81 	.word	0x08018a81
 8018a60:	08018a81 	.word	0x08018a81
 8018a64:	08018af5 	.word	0x08018af5
 8018a68:	08018b09 	.word	0x08018b09
 8018a6c:	08018b53 	.word	0x08018b53
 8018a70:	08018a81 	.word	0x08018a81
 8018a74:	08018a81 	.word	0x08018a81
 8018a78:	08018af5 	.word	0x08018af5
 8018a7c:	08018b09 	.word	0x08018b09
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018a80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a82:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018a86:	f043 0301 	orr.w	r3, r3, #1
 8018a8a:	b2da      	uxtb	r2, r3
 8018a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a8e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8018a92:	68ba      	ldr	r2, [r7, #8]
 8018a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a96:	699b      	ldr	r3, [r3, #24]
 8018a98:	18d1      	adds	r1, r2, r3
 8018a9a:	68bb      	ldr	r3, [r7, #8]
 8018a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018a9e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018aa0:	f7ff ff5c 	bl	801895c <prvInsertTimerInActiveList>
 8018aa4:	4603      	mov	r3, r0
 8018aa6:	2b00      	cmp	r3, #0
 8018aa8:	d069      	beq.n	8018b7e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018aac:	6a1b      	ldr	r3, [r3, #32]
 8018aae:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018ab0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ab4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018ab8:	f003 0304 	and.w	r3, r3, #4
 8018abc:	2b00      	cmp	r3, #0
 8018abe:	d05e      	beq.n	8018b7e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8018ac0:	68ba      	ldr	r2, [r7, #8]
 8018ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018ac4:	699b      	ldr	r3, [r3, #24]
 8018ac6:	441a      	add	r2, r3
 8018ac8:	2300      	movs	r3, #0
 8018aca:	9300      	str	r3, [sp, #0]
 8018acc:	2300      	movs	r3, #0
 8018ace:	2100      	movs	r1, #0
 8018ad0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018ad2:	f7ff fe05 	bl	80186e0 <xTimerGenericCommand>
 8018ad6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8018ad8:	6a3b      	ldr	r3, [r7, #32]
 8018ada:	2b00      	cmp	r3, #0
 8018adc:	d14f      	bne.n	8018b7e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8018ade:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ae2:	f383 8811 	msr	BASEPRI, r3
 8018ae6:	f3bf 8f6f 	isb	sy
 8018aea:	f3bf 8f4f 	dsb	sy
 8018aee:	61bb      	str	r3, [r7, #24]
}
 8018af0:	bf00      	nop
 8018af2:	e7fe      	b.n	8018af2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018af6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018afa:	f023 0301 	bic.w	r3, r3, #1
 8018afe:	b2da      	uxtb	r2, r3
 8018b00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b02:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8018b06:	e03a      	b.n	8018b7e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8018b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b0a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b0e:	f043 0301 	orr.w	r3, r3, #1
 8018b12:	b2da      	uxtb	r2, r3
 8018b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b16:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8018b1a:	68ba      	ldr	r2, [r7, #8]
 8018b1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b1e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8018b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b22:	699b      	ldr	r3, [r3, #24]
 8018b24:	2b00      	cmp	r3, #0
 8018b26:	d10a      	bne.n	8018b3e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8018b28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018b2c:	f383 8811 	msr	BASEPRI, r3
 8018b30:	f3bf 8f6f 	isb	sy
 8018b34:	f3bf 8f4f 	dsb	sy
 8018b38:	617b      	str	r3, [r7, #20]
}
 8018b3a:	bf00      	nop
 8018b3c:	e7fe      	b.n	8018b3c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8018b3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b40:	699a      	ldr	r2, [r3, #24]
 8018b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b44:	18d1      	adds	r1, r2, r3
 8018b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018b48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8018b4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018b4c:	f7ff ff06 	bl	801895c <prvInsertTimerInActiveList>
					break;
 8018b50:	e015      	b.n	8018b7e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8018b52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b58:	f003 0302 	and.w	r3, r3, #2
 8018b5c:	2b00      	cmp	r3, #0
 8018b5e:	d103      	bne.n	8018b68 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8018b60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8018b62:	f000 fbdd 	bl	8019320 <vPortFree>
 8018b66:	e00a      	b.n	8018b7e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8018b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018b6e:	f023 0301 	bic.w	r3, r3, #1
 8018b72:	b2da      	uxtb	r2, r3
 8018b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018b76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8018b7a:	e000      	b.n	8018b7e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8018b7c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8018b7e:	4b08      	ldr	r3, [pc, #32]	; (8018ba0 <prvProcessReceivedCommands+0x1c0>)
 8018b80:	681b      	ldr	r3, [r3, #0]
 8018b82:	1d39      	adds	r1, r7, #4
 8018b84:	2200      	movs	r2, #0
 8018b86:	4618      	mov	r0, r3
 8018b88:	f7fd ff84 	bl	8016a94 <xQueueReceive>
 8018b8c:	4603      	mov	r3, r0
 8018b8e:	2b00      	cmp	r3, #0
 8018b90:	f47f af2a 	bne.w	80189e8 <prvProcessReceivedCommands+0x8>
	}
}
 8018b94:	bf00      	nop
 8018b96:	bf00      	nop
 8018b98:	3730      	adds	r7, #48	; 0x30
 8018b9a:	46bd      	mov	sp, r7
 8018b9c:	bd80      	pop	{r7, pc}
 8018b9e:	bf00      	nop
 8018ba0:	20001514 	.word	0x20001514

08018ba4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8018ba4:	b580      	push	{r7, lr}
 8018ba6:	b088      	sub	sp, #32
 8018ba8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018baa:	e048      	b.n	8018c3e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8018bac:	4b2d      	ldr	r3, [pc, #180]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018bae:	681b      	ldr	r3, [r3, #0]
 8018bb0:	68db      	ldr	r3, [r3, #12]
 8018bb2:	681b      	ldr	r3, [r3, #0]
 8018bb4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8018bb6:	4b2b      	ldr	r3, [pc, #172]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018bb8:	681b      	ldr	r3, [r3, #0]
 8018bba:	68db      	ldr	r3, [r3, #12]
 8018bbc:	68db      	ldr	r3, [r3, #12]
 8018bbe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8018bc0:	68fb      	ldr	r3, [r7, #12]
 8018bc2:	3304      	adds	r3, #4
 8018bc4:	4618      	mov	r0, r3
 8018bc6:	f7fd fb6d 	bl	80162a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8018bca:	68fb      	ldr	r3, [r7, #12]
 8018bcc:	6a1b      	ldr	r3, [r3, #32]
 8018bce:	68f8      	ldr	r0, [r7, #12]
 8018bd0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8018bd2:	68fb      	ldr	r3, [r7, #12]
 8018bd4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018bd8:	f003 0304 	and.w	r3, r3, #4
 8018bdc:	2b00      	cmp	r3, #0
 8018bde:	d02e      	beq.n	8018c3e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8018be0:	68fb      	ldr	r3, [r7, #12]
 8018be2:	699b      	ldr	r3, [r3, #24]
 8018be4:	693a      	ldr	r2, [r7, #16]
 8018be6:	4413      	add	r3, r2
 8018be8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8018bea:	68ba      	ldr	r2, [r7, #8]
 8018bec:	693b      	ldr	r3, [r7, #16]
 8018bee:	429a      	cmp	r2, r3
 8018bf0:	d90e      	bls.n	8018c10 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8018bf2:	68fb      	ldr	r3, [r7, #12]
 8018bf4:	68ba      	ldr	r2, [r7, #8]
 8018bf6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8018bf8:	68fb      	ldr	r3, [r7, #12]
 8018bfa:	68fa      	ldr	r2, [r7, #12]
 8018bfc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8018bfe:	4b19      	ldr	r3, [pc, #100]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018c00:	681a      	ldr	r2, [r3, #0]
 8018c02:	68fb      	ldr	r3, [r7, #12]
 8018c04:	3304      	adds	r3, #4
 8018c06:	4619      	mov	r1, r3
 8018c08:	4610      	mov	r0, r2
 8018c0a:	f7fd fb12 	bl	8016232 <vListInsert>
 8018c0e:	e016      	b.n	8018c3e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8018c10:	2300      	movs	r3, #0
 8018c12:	9300      	str	r3, [sp, #0]
 8018c14:	2300      	movs	r3, #0
 8018c16:	693a      	ldr	r2, [r7, #16]
 8018c18:	2100      	movs	r1, #0
 8018c1a:	68f8      	ldr	r0, [r7, #12]
 8018c1c:	f7ff fd60 	bl	80186e0 <xTimerGenericCommand>
 8018c20:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8018c22:	687b      	ldr	r3, [r7, #4]
 8018c24:	2b00      	cmp	r3, #0
 8018c26:	d10a      	bne.n	8018c3e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8018c28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018c2c:	f383 8811 	msr	BASEPRI, r3
 8018c30:	f3bf 8f6f 	isb	sy
 8018c34:	f3bf 8f4f 	dsb	sy
 8018c38:	603b      	str	r3, [r7, #0]
}
 8018c3a:	bf00      	nop
 8018c3c:	e7fe      	b.n	8018c3c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8018c3e:	4b09      	ldr	r3, [pc, #36]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018c40:	681b      	ldr	r3, [r3, #0]
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	2b00      	cmp	r3, #0
 8018c46:	d1b1      	bne.n	8018bac <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8018c48:	4b06      	ldr	r3, [pc, #24]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018c4a:	681b      	ldr	r3, [r3, #0]
 8018c4c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8018c4e:	4b06      	ldr	r3, [pc, #24]	; (8018c68 <prvSwitchTimerLists+0xc4>)
 8018c50:	681b      	ldr	r3, [r3, #0]
 8018c52:	4a04      	ldr	r2, [pc, #16]	; (8018c64 <prvSwitchTimerLists+0xc0>)
 8018c54:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8018c56:	4a04      	ldr	r2, [pc, #16]	; (8018c68 <prvSwitchTimerLists+0xc4>)
 8018c58:	697b      	ldr	r3, [r7, #20]
 8018c5a:	6013      	str	r3, [r2, #0]
}
 8018c5c:	bf00      	nop
 8018c5e:	3718      	adds	r7, #24
 8018c60:	46bd      	mov	sp, r7
 8018c62:	bd80      	pop	{r7, pc}
 8018c64:	2000150c 	.word	0x2000150c
 8018c68:	20001510 	.word	0x20001510

08018c6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8018c6c:	b580      	push	{r7, lr}
 8018c6e:	b082      	sub	sp, #8
 8018c70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8018c72:	f000 f967 	bl	8018f44 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8018c76:	4b15      	ldr	r3, [pc, #84]	; (8018ccc <prvCheckForValidListAndQueue+0x60>)
 8018c78:	681b      	ldr	r3, [r3, #0]
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d120      	bne.n	8018cc0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8018c7e:	4814      	ldr	r0, [pc, #80]	; (8018cd0 <prvCheckForValidListAndQueue+0x64>)
 8018c80:	f7fd fa86 	bl	8016190 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8018c84:	4813      	ldr	r0, [pc, #76]	; (8018cd4 <prvCheckForValidListAndQueue+0x68>)
 8018c86:	f7fd fa83 	bl	8016190 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8018c8a:	4b13      	ldr	r3, [pc, #76]	; (8018cd8 <prvCheckForValidListAndQueue+0x6c>)
 8018c8c:	4a10      	ldr	r2, [pc, #64]	; (8018cd0 <prvCheckForValidListAndQueue+0x64>)
 8018c8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8018c90:	4b12      	ldr	r3, [pc, #72]	; (8018cdc <prvCheckForValidListAndQueue+0x70>)
 8018c92:	4a10      	ldr	r2, [pc, #64]	; (8018cd4 <prvCheckForValidListAndQueue+0x68>)
 8018c94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8018c96:	2300      	movs	r3, #0
 8018c98:	9300      	str	r3, [sp, #0]
 8018c9a:	4b11      	ldr	r3, [pc, #68]	; (8018ce0 <prvCheckForValidListAndQueue+0x74>)
 8018c9c:	4a11      	ldr	r2, [pc, #68]	; (8018ce4 <prvCheckForValidListAndQueue+0x78>)
 8018c9e:	2110      	movs	r1, #16
 8018ca0:	200a      	movs	r0, #10
 8018ca2:	f7fd fb91 	bl	80163c8 <xQueueGenericCreateStatic>
 8018ca6:	4603      	mov	r3, r0
 8018ca8:	4a08      	ldr	r2, [pc, #32]	; (8018ccc <prvCheckForValidListAndQueue+0x60>)
 8018caa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8018cac:	4b07      	ldr	r3, [pc, #28]	; (8018ccc <prvCheckForValidListAndQueue+0x60>)
 8018cae:	681b      	ldr	r3, [r3, #0]
 8018cb0:	2b00      	cmp	r3, #0
 8018cb2:	d005      	beq.n	8018cc0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8018cb4:	4b05      	ldr	r3, [pc, #20]	; (8018ccc <prvCheckForValidListAndQueue+0x60>)
 8018cb6:	681b      	ldr	r3, [r3, #0]
 8018cb8:	490b      	ldr	r1, [pc, #44]	; (8018ce8 <prvCheckForValidListAndQueue+0x7c>)
 8018cba:	4618      	mov	r0, r3
 8018cbc:	f7fe faa2 	bl	8017204 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8018cc0:	f000 f970 	bl	8018fa4 <vPortExitCritical>
}
 8018cc4:	bf00      	nop
 8018cc6:	46bd      	mov	sp, r7
 8018cc8:	bd80      	pop	{r7, pc}
 8018cca:	bf00      	nop
 8018ccc:	20001514 	.word	0x20001514
 8018cd0:	200014e4 	.word	0x200014e4
 8018cd4:	200014f8 	.word	0x200014f8
 8018cd8:	2000150c 	.word	0x2000150c
 8018cdc:	20001510 	.word	0x20001510
 8018ce0:	200015c0 	.word	0x200015c0
 8018ce4:	20001520 	.word	0x20001520
 8018ce8:	08022c64 	.word	0x08022c64

08018cec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8018cec:	b480      	push	{r7}
 8018cee:	b085      	sub	sp, #20
 8018cf0:	af00      	add	r7, sp, #0
 8018cf2:	60f8      	str	r0, [r7, #12]
 8018cf4:	60b9      	str	r1, [r7, #8]
 8018cf6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8018cf8:	68fb      	ldr	r3, [r7, #12]
 8018cfa:	3b04      	subs	r3, #4
 8018cfc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8018cfe:	68fb      	ldr	r3, [r7, #12]
 8018d00:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8018d04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018d06:	68fb      	ldr	r3, [r7, #12]
 8018d08:	3b04      	subs	r3, #4
 8018d0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8018d0c:	68bb      	ldr	r3, [r7, #8]
 8018d0e:	f023 0201 	bic.w	r2, r3, #1
 8018d12:	68fb      	ldr	r3, [r7, #12]
 8018d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8018d16:	68fb      	ldr	r3, [r7, #12]
 8018d18:	3b04      	subs	r3, #4
 8018d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8018d1c:	4a0c      	ldr	r2, [pc, #48]	; (8018d50 <pxPortInitialiseStack+0x64>)
 8018d1e:	68fb      	ldr	r3, [r7, #12]
 8018d20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8018d22:	68fb      	ldr	r3, [r7, #12]
 8018d24:	3b14      	subs	r3, #20
 8018d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8018d28:	687a      	ldr	r2, [r7, #4]
 8018d2a:	68fb      	ldr	r3, [r7, #12]
 8018d2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8018d2e:	68fb      	ldr	r3, [r7, #12]
 8018d30:	3b04      	subs	r3, #4
 8018d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8018d34:	68fb      	ldr	r3, [r7, #12]
 8018d36:	f06f 0202 	mvn.w	r2, #2
 8018d3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8018d3c:	68fb      	ldr	r3, [r7, #12]
 8018d3e:	3b20      	subs	r3, #32
 8018d40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8018d42:	68fb      	ldr	r3, [r7, #12]
}
 8018d44:	4618      	mov	r0, r3
 8018d46:	3714      	adds	r7, #20
 8018d48:	46bd      	mov	sp, r7
 8018d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d4e:	4770      	bx	lr
 8018d50:	08018d55 	.word	0x08018d55

08018d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8018d54:	b480      	push	{r7}
 8018d56:	b085      	sub	sp, #20
 8018d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8018d5a:	2300      	movs	r3, #0
 8018d5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8018d5e:	4b12      	ldr	r3, [pc, #72]	; (8018da8 <prvTaskExitError+0x54>)
 8018d60:	681b      	ldr	r3, [r3, #0]
 8018d62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018d66:	d00a      	beq.n	8018d7e <prvTaskExitError+0x2a>
	__asm volatile
 8018d68:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d6c:	f383 8811 	msr	BASEPRI, r3
 8018d70:	f3bf 8f6f 	isb	sy
 8018d74:	f3bf 8f4f 	dsb	sy
 8018d78:	60fb      	str	r3, [r7, #12]
}
 8018d7a:	bf00      	nop
 8018d7c:	e7fe      	b.n	8018d7c <prvTaskExitError+0x28>
	__asm volatile
 8018d7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018d82:	f383 8811 	msr	BASEPRI, r3
 8018d86:	f3bf 8f6f 	isb	sy
 8018d8a:	f3bf 8f4f 	dsb	sy
 8018d8e:	60bb      	str	r3, [r7, #8]
}
 8018d90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8018d92:	bf00      	nop
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	2b00      	cmp	r3, #0
 8018d98:	d0fc      	beq.n	8018d94 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8018d9a:	bf00      	nop
 8018d9c:	bf00      	nop
 8018d9e:	3714      	adds	r7, #20
 8018da0:	46bd      	mov	sp, r7
 8018da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018da6:	4770      	bx	lr
 8018da8:	2000018c 	.word	0x2000018c
 8018dac:	00000000 	.word	0x00000000

08018db0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8018db0:	4b07      	ldr	r3, [pc, #28]	; (8018dd0 <pxCurrentTCBConst2>)
 8018db2:	6819      	ldr	r1, [r3, #0]
 8018db4:	6808      	ldr	r0, [r1, #0]
 8018db6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018dba:	f380 8809 	msr	PSP, r0
 8018dbe:	f3bf 8f6f 	isb	sy
 8018dc2:	f04f 0000 	mov.w	r0, #0
 8018dc6:	f380 8811 	msr	BASEPRI, r0
 8018dca:	4770      	bx	lr
 8018dcc:	f3af 8000 	nop.w

08018dd0 <pxCurrentTCBConst2>:
 8018dd0:	20000fe4 	.word	0x20000fe4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8018dd4:	bf00      	nop
 8018dd6:	bf00      	nop

08018dd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8018dd8:	4808      	ldr	r0, [pc, #32]	; (8018dfc <prvPortStartFirstTask+0x24>)
 8018dda:	6800      	ldr	r0, [r0, #0]
 8018ddc:	6800      	ldr	r0, [r0, #0]
 8018dde:	f380 8808 	msr	MSP, r0
 8018de2:	f04f 0000 	mov.w	r0, #0
 8018de6:	f380 8814 	msr	CONTROL, r0
 8018dea:	b662      	cpsie	i
 8018dec:	b661      	cpsie	f
 8018dee:	f3bf 8f4f 	dsb	sy
 8018df2:	f3bf 8f6f 	isb	sy
 8018df6:	df00      	svc	0
 8018df8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8018dfa:	bf00      	nop
 8018dfc:	e000ed08 	.word	0xe000ed08

08018e00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8018e00:	b580      	push	{r7, lr}
 8018e02:	b086      	sub	sp, #24
 8018e04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8018e06:	4b46      	ldr	r3, [pc, #280]	; (8018f20 <xPortStartScheduler+0x120>)
 8018e08:	681b      	ldr	r3, [r3, #0]
 8018e0a:	4a46      	ldr	r2, [pc, #280]	; (8018f24 <xPortStartScheduler+0x124>)
 8018e0c:	4293      	cmp	r3, r2
 8018e0e:	d10a      	bne.n	8018e26 <xPortStartScheduler+0x26>
	__asm volatile
 8018e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e14:	f383 8811 	msr	BASEPRI, r3
 8018e18:	f3bf 8f6f 	isb	sy
 8018e1c:	f3bf 8f4f 	dsb	sy
 8018e20:	613b      	str	r3, [r7, #16]
}
 8018e22:	bf00      	nop
 8018e24:	e7fe      	b.n	8018e24 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8018e26:	4b3e      	ldr	r3, [pc, #248]	; (8018f20 <xPortStartScheduler+0x120>)
 8018e28:	681b      	ldr	r3, [r3, #0]
 8018e2a:	4a3f      	ldr	r2, [pc, #252]	; (8018f28 <xPortStartScheduler+0x128>)
 8018e2c:	4293      	cmp	r3, r2
 8018e2e:	d10a      	bne.n	8018e46 <xPortStartScheduler+0x46>
	__asm volatile
 8018e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018e34:	f383 8811 	msr	BASEPRI, r3
 8018e38:	f3bf 8f6f 	isb	sy
 8018e3c:	f3bf 8f4f 	dsb	sy
 8018e40:	60fb      	str	r3, [r7, #12]
}
 8018e42:	bf00      	nop
 8018e44:	e7fe      	b.n	8018e44 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8018e46:	4b39      	ldr	r3, [pc, #228]	; (8018f2c <xPortStartScheduler+0x12c>)
 8018e48:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8018e4a:	697b      	ldr	r3, [r7, #20]
 8018e4c:	781b      	ldrb	r3, [r3, #0]
 8018e4e:	b2db      	uxtb	r3, r3
 8018e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8018e52:	697b      	ldr	r3, [r7, #20]
 8018e54:	22ff      	movs	r2, #255	; 0xff
 8018e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8018e58:	697b      	ldr	r3, [r7, #20]
 8018e5a:	781b      	ldrb	r3, [r3, #0]
 8018e5c:	b2db      	uxtb	r3, r3
 8018e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8018e60:	78fb      	ldrb	r3, [r7, #3]
 8018e62:	b2db      	uxtb	r3, r3
 8018e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8018e68:	b2da      	uxtb	r2, r3
 8018e6a:	4b31      	ldr	r3, [pc, #196]	; (8018f30 <xPortStartScheduler+0x130>)
 8018e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8018e6e:	4b31      	ldr	r3, [pc, #196]	; (8018f34 <xPortStartScheduler+0x134>)
 8018e70:	2207      	movs	r2, #7
 8018e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018e74:	e009      	b.n	8018e8a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8018e76:	4b2f      	ldr	r3, [pc, #188]	; (8018f34 <xPortStartScheduler+0x134>)
 8018e78:	681b      	ldr	r3, [r3, #0]
 8018e7a:	3b01      	subs	r3, #1
 8018e7c:	4a2d      	ldr	r2, [pc, #180]	; (8018f34 <xPortStartScheduler+0x134>)
 8018e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8018e80:	78fb      	ldrb	r3, [r7, #3]
 8018e82:	b2db      	uxtb	r3, r3
 8018e84:	005b      	lsls	r3, r3, #1
 8018e86:	b2db      	uxtb	r3, r3
 8018e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8018e8a:	78fb      	ldrb	r3, [r7, #3]
 8018e8c:	b2db      	uxtb	r3, r3
 8018e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8018e92:	2b80      	cmp	r3, #128	; 0x80
 8018e94:	d0ef      	beq.n	8018e76 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8018e96:	4b27      	ldr	r3, [pc, #156]	; (8018f34 <xPortStartScheduler+0x134>)
 8018e98:	681b      	ldr	r3, [r3, #0]
 8018e9a:	f1c3 0307 	rsb	r3, r3, #7
 8018e9e:	2b04      	cmp	r3, #4
 8018ea0:	d00a      	beq.n	8018eb8 <xPortStartScheduler+0xb8>
	__asm volatile
 8018ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018ea6:	f383 8811 	msr	BASEPRI, r3
 8018eaa:	f3bf 8f6f 	isb	sy
 8018eae:	f3bf 8f4f 	dsb	sy
 8018eb2:	60bb      	str	r3, [r7, #8]
}
 8018eb4:	bf00      	nop
 8018eb6:	e7fe      	b.n	8018eb6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8018eb8:	4b1e      	ldr	r3, [pc, #120]	; (8018f34 <xPortStartScheduler+0x134>)
 8018eba:	681b      	ldr	r3, [r3, #0]
 8018ebc:	021b      	lsls	r3, r3, #8
 8018ebe:	4a1d      	ldr	r2, [pc, #116]	; (8018f34 <xPortStartScheduler+0x134>)
 8018ec0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8018ec2:	4b1c      	ldr	r3, [pc, #112]	; (8018f34 <xPortStartScheduler+0x134>)
 8018ec4:	681b      	ldr	r3, [r3, #0]
 8018ec6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8018eca:	4a1a      	ldr	r2, [pc, #104]	; (8018f34 <xPortStartScheduler+0x134>)
 8018ecc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8018ece:	687b      	ldr	r3, [r7, #4]
 8018ed0:	b2da      	uxtb	r2, r3
 8018ed2:	697b      	ldr	r3, [r7, #20]
 8018ed4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8018ed6:	4b18      	ldr	r3, [pc, #96]	; (8018f38 <xPortStartScheduler+0x138>)
 8018ed8:	681b      	ldr	r3, [r3, #0]
 8018eda:	4a17      	ldr	r2, [pc, #92]	; (8018f38 <xPortStartScheduler+0x138>)
 8018edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8018ee0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8018ee2:	4b15      	ldr	r3, [pc, #84]	; (8018f38 <xPortStartScheduler+0x138>)
 8018ee4:	681b      	ldr	r3, [r3, #0]
 8018ee6:	4a14      	ldr	r2, [pc, #80]	; (8018f38 <xPortStartScheduler+0x138>)
 8018ee8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8018eec:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8018eee:	f000 f8dd 	bl	80190ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8018ef2:	4b12      	ldr	r3, [pc, #72]	; (8018f3c <xPortStartScheduler+0x13c>)
 8018ef4:	2200      	movs	r2, #0
 8018ef6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8018ef8:	f000 f8fc 	bl	80190f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8018efc:	4b10      	ldr	r3, [pc, #64]	; (8018f40 <xPortStartScheduler+0x140>)
 8018efe:	681b      	ldr	r3, [r3, #0]
 8018f00:	4a0f      	ldr	r2, [pc, #60]	; (8018f40 <xPortStartScheduler+0x140>)
 8018f02:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8018f06:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8018f08:	f7ff ff66 	bl	8018dd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8018f0c:	f7fe ff3c 	bl	8017d88 <vTaskSwitchContext>
	prvTaskExitError();
 8018f10:	f7ff ff20 	bl	8018d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8018f14:	2300      	movs	r3, #0
}
 8018f16:	4618      	mov	r0, r3
 8018f18:	3718      	adds	r7, #24
 8018f1a:	46bd      	mov	sp, r7
 8018f1c:	bd80      	pop	{r7, pc}
 8018f1e:	bf00      	nop
 8018f20:	e000ed00 	.word	0xe000ed00
 8018f24:	410fc271 	.word	0x410fc271
 8018f28:	410fc270 	.word	0x410fc270
 8018f2c:	e000e400 	.word	0xe000e400
 8018f30:	20001610 	.word	0x20001610
 8018f34:	20001614 	.word	0x20001614
 8018f38:	e000ed20 	.word	0xe000ed20
 8018f3c:	2000018c 	.word	0x2000018c
 8018f40:	e000ef34 	.word	0xe000ef34

08018f44 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8018f44:	b480      	push	{r7}
 8018f46:	b083      	sub	sp, #12
 8018f48:	af00      	add	r7, sp, #0
	__asm volatile
 8018f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f4e:	f383 8811 	msr	BASEPRI, r3
 8018f52:	f3bf 8f6f 	isb	sy
 8018f56:	f3bf 8f4f 	dsb	sy
 8018f5a:	607b      	str	r3, [r7, #4]
}
 8018f5c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8018f5e:	4b0f      	ldr	r3, [pc, #60]	; (8018f9c <vPortEnterCritical+0x58>)
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	3301      	adds	r3, #1
 8018f64:	4a0d      	ldr	r2, [pc, #52]	; (8018f9c <vPortEnterCritical+0x58>)
 8018f66:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8018f68:	4b0c      	ldr	r3, [pc, #48]	; (8018f9c <vPortEnterCritical+0x58>)
 8018f6a:	681b      	ldr	r3, [r3, #0]
 8018f6c:	2b01      	cmp	r3, #1
 8018f6e:	d10f      	bne.n	8018f90 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8018f70:	4b0b      	ldr	r3, [pc, #44]	; (8018fa0 <vPortEnterCritical+0x5c>)
 8018f72:	681b      	ldr	r3, [r3, #0]
 8018f74:	b2db      	uxtb	r3, r3
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	d00a      	beq.n	8018f90 <vPortEnterCritical+0x4c>
	__asm volatile
 8018f7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018f7e:	f383 8811 	msr	BASEPRI, r3
 8018f82:	f3bf 8f6f 	isb	sy
 8018f86:	f3bf 8f4f 	dsb	sy
 8018f8a:	603b      	str	r3, [r7, #0]
}
 8018f8c:	bf00      	nop
 8018f8e:	e7fe      	b.n	8018f8e <vPortEnterCritical+0x4a>
	}
}
 8018f90:	bf00      	nop
 8018f92:	370c      	adds	r7, #12
 8018f94:	46bd      	mov	sp, r7
 8018f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018f9a:	4770      	bx	lr
 8018f9c:	2000018c 	.word	0x2000018c
 8018fa0:	e000ed04 	.word	0xe000ed04

08018fa4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8018fa4:	b480      	push	{r7}
 8018fa6:	b083      	sub	sp, #12
 8018fa8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8018faa:	4b12      	ldr	r3, [pc, #72]	; (8018ff4 <vPortExitCritical+0x50>)
 8018fac:	681b      	ldr	r3, [r3, #0]
 8018fae:	2b00      	cmp	r3, #0
 8018fb0:	d10a      	bne.n	8018fc8 <vPortExitCritical+0x24>
	__asm volatile
 8018fb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8018fb6:	f383 8811 	msr	BASEPRI, r3
 8018fba:	f3bf 8f6f 	isb	sy
 8018fbe:	f3bf 8f4f 	dsb	sy
 8018fc2:	607b      	str	r3, [r7, #4]
}
 8018fc4:	bf00      	nop
 8018fc6:	e7fe      	b.n	8018fc6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8018fc8:	4b0a      	ldr	r3, [pc, #40]	; (8018ff4 <vPortExitCritical+0x50>)
 8018fca:	681b      	ldr	r3, [r3, #0]
 8018fcc:	3b01      	subs	r3, #1
 8018fce:	4a09      	ldr	r2, [pc, #36]	; (8018ff4 <vPortExitCritical+0x50>)
 8018fd0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8018fd2:	4b08      	ldr	r3, [pc, #32]	; (8018ff4 <vPortExitCritical+0x50>)
 8018fd4:	681b      	ldr	r3, [r3, #0]
 8018fd6:	2b00      	cmp	r3, #0
 8018fd8:	d105      	bne.n	8018fe6 <vPortExitCritical+0x42>
 8018fda:	2300      	movs	r3, #0
 8018fdc:	603b      	str	r3, [r7, #0]
	__asm volatile
 8018fde:	683b      	ldr	r3, [r7, #0]
 8018fe0:	f383 8811 	msr	BASEPRI, r3
}
 8018fe4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8018fe6:	bf00      	nop
 8018fe8:	370c      	adds	r7, #12
 8018fea:	46bd      	mov	sp, r7
 8018fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ff0:	4770      	bx	lr
 8018ff2:	bf00      	nop
 8018ff4:	2000018c 	.word	0x2000018c
	...

08019000 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8019000:	f3ef 8009 	mrs	r0, PSP
 8019004:	f3bf 8f6f 	isb	sy
 8019008:	4b15      	ldr	r3, [pc, #84]	; (8019060 <pxCurrentTCBConst>)
 801900a:	681a      	ldr	r2, [r3, #0]
 801900c:	f01e 0f10 	tst.w	lr, #16
 8019010:	bf08      	it	eq
 8019012:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8019016:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801901a:	6010      	str	r0, [r2, #0]
 801901c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8019020:	f04f 0050 	mov.w	r0, #80	; 0x50
 8019024:	f380 8811 	msr	BASEPRI, r0
 8019028:	f3bf 8f4f 	dsb	sy
 801902c:	f3bf 8f6f 	isb	sy
 8019030:	f7fe feaa 	bl	8017d88 <vTaskSwitchContext>
 8019034:	f04f 0000 	mov.w	r0, #0
 8019038:	f380 8811 	msr	BASEPRI, r0
 801903c:	bc09      	pop	{r0, r3}
 801903e:	6819      	ldr	r1, [r3, #0]
 8019040:	6808      	ldr	r0, [r1, #0]
 8019042:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019046:	f01e 0f10 	tst.w	lr, #16
 801904a:	bf08      	it	eq
 801904c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8019050:	f380 8809 	msr	PSP, r0
 8019054:	f3bf 8f6f 	isb	sy
 8019058:	4770      	bx	lr
 801905a:	bf00      	nop
 801905c:	f3af 8000 	nop.w

08019060 <pxCurrentTCBConst>:
 8019060:	20000fe4 	.word	0x20000fe4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8019064:	bf00      	nop
 8019066:	bf00      	nop

08019068 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8019068:	b580      	push	{r7, lr}
 801906a:	b082      	sub	sp, #8
 801906c:	af00      	add	r7, sp, #0
	__asm volatile
 801906e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019072:	f383 8811 	msr	BASEPRI, r3
 8019076:	f3bf 8f6f 	isb	sy
 801907a:	f3bf 8f4f 	dsb	sy
 801907e:	607b      	str	r3, [r7, #4]
}
 8019080:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8019082:	f7fe fdc7 	bl	8017c14 <xTaskIncrementTick>
 8019086:	4603      	mov	r3, r0
 8019088:	2b00      	cmp	r3, #0
 801908a:	d003      	beq.n	8019094 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801908c:	4b06      	ldr	r3, [pc, #24]	; (80190a8 <xPortSysTickHandler+0x40>)
 801908e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8019092:	601a      	str	r2, [r3, #0]
 8019094:	2300      	movs	r3, #0
 8019096:	603b      	str	r3, [r7, #0]
	__asm volatile
 8019098:	683b      	ldr	r3, [r7, #0]
 801909a:	f383 8811 	msr	BASEPRI, r3
}
 801909e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80190a0:	bf00      	nop
 80190a2:	3708      	adds	r7, #8
 80190a4:	46bd      	mov	sp, r7
 80190a6:	bd80      	pop	{r7, pc}
 80190a8:	e000ed04 	.word	0xe000ed04

080190ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80190ac:	b480      	push	{r7}
 80190ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80190b0:	4b0b      	ldr	r3, [pc, #44]	; (80190e0 <vPortSetupTimerInterrupt+0x34>)
 80190b2:	2200      	movs	r2, #0
 80190b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80190b6:	4b0b      	ldr	r3, [pc, #44]	; (80190e4 <vPortSetupTimerInterrupt+0x38>)
 80190b8:	2200      	movs	r2, #0
 80190ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80190bc:	4b0a      	ldr	r3, [pc, #40]	; (80190e8 <vPortSetupTimerInterrupt+0x3c>)
 80190be:	681b      	ldr	r3, [r3, #0]
 80190c0:	4a0a      	ldr	r2, [pc, #40]	; (80190ec <vPortSetupTimerInterrupt+0x40>)
 80190c2:	fba2 2303 	umull	r2, r3, r2, r3
 80190c6:	099b      	lsrs	r3, r3, #6
 80190c8:	4a09      	ldr	r2, [pc, #36]	; (80190f0 <vPortSetupTimerInterrupt+0x44>)
 80190ca:	3b01      	subs	r3, #1
 80190cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80190ce:	4b04      	ldr	r3, [pc, #16]	; (80190e0 <vPortSetupTimerInterrupt+0x34>)
 80190d0:	2207      	movs	r2, #7
 80190d2:	601a      	str	r2, [r3, #0]
}
 80190d4:	bf00      	nop
 80190d6:	46bd      	mov	sp, r7
 80190d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80190dc:	4770      	bx	lr
 80190de:	bf00      	nop
 80190e0:	e000e010 	.word	0xe000e010
 80190e4:	e000e018 	.word	0xe000e018
 80190e8:	20000004 	.word	0x20000004
 80190ec:	10624dd3 	.word	0x10624dd3
 80190f0:	e000e014 	.word	0xe000e014

080190f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80190f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8019104 <vPortEnableVFP+0x10>
 80190f8:	6801      	ldr	r1, [r0, #0]
 80190fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80190fe:	6001      	str	r1, [r0, #0]
 8019100:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8019102:	bf00      	nop
 8019104:	e000ed88 	.word	0xe000ed88

08019108 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8019108:	b480      	push	{r7}
 801910a:	b085      	sub	sp, #20
 801910c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801910e:	f3ef 8305 	mrs	r3, IPSR
 8019112:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8019114:	68fb      	ldr	r3, [r7, #12]
 8019116:	2b0f      	cmp	r3, #15
 8019118:	d914      	bls.n	8019144 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801911a:	4a17      	ldr	r2, [pc, #92]	; (8019178 <vPortValidateInterruptPriority+0x70>)
 801911c:	68fb      	ldr	r3, [r7, #12]
 801911e:	4413      	add	r3, r2
 8019120:	781b      	ldrb	r3, [r3, #0]
 8019122:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8019124:	4b15      	ldr	r3, [pc, #84]	; (801917c <vPortValidateInterruptPriority+0x74>)
 8019126:	781b      	ldrb	r3, [r3, #0]
 8019128:	7afa      	ldrb	r2, [r7, #11]
 801912a:	429a      	cmp	r2, r3
 801912c:	d20a      	bcs.n	8019144 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801912e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019132:	f383 8811 	msr	BASEPRI, r3
 8019136:	f3bf 8f6f 	isb	sy
 801913a:	f3bf 8f4f 	dsb	sy
 801913e:	607b      	str	r3, [r7, #4]
}
 8019140:	bf00      	nop
 8019142:	e7fe      	b.n	8019142 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8019144:	4b0e      	ldr	r3, [pc, #56]	; (8019180 <vPortValidateInterruptPriority+0x78>)
 8019146:	681b      	ldr	r3, [r3, #0]
 8019148:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801914c:	4b0d      	ldr	r3, [pc, #52]	; (8019184 <vPortValidateInterruptPriority+0x7c>)
 801914e:	681b      	ldr	r3, [r3, #0]
 8019150:	429a      	cmp	r2, r3
 8019152:	d90a      	bls.n	801916a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8019154:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019158:	f383 8811 	msr	BASEPRI, r3
 801915c:	f3bf 8f6f 	isb	sy
 8019160:	f3bf 8f4f 	dsb	sy
 8019164:	603b      	str	r3, [r7, #0]
}
 8019166:	bf00      	nop
 8019168:	e7fe      	b.n	8019168 <vPortValidateInterruptPriority+0x60>
	}
 801916a:	bf00      	nop
 801916c:	3714      	adds	r7, #20
 801916e:	46bd      	mov	sp, r7
 8019170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019174:	4770      	bx	lr
 8019176:	bf00      	nop
 8019178:	e000e3f0 	.word	0xe000e3f0
 801917c:	20001610 	.word	0x20001610
 8019180:	e000ed0c 	.word	0xe000ed0c
 8019184:	20001614 	.word	0x20001614

08019188 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8019188:	b580      	push	{r7, lr}
 801918a:	b08a      	sub	sp, #40	; 0x28
 801918c:	af00      	add	r7, sp, #0
 801918e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8019190:	2300      	movs	r3, #0
 8019192:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8019194:	f7fe fc82 	bl	8017a9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8019198:	4b5b      	ldr	r3, [pc, #364]	; (8019308 <pvPortMalloc+0x180>)
 801919a:	681b      	ldr	r3, [r3, #0]
 801919c:	2b00      	cmp	r3, #0
 801919e:	d101      	bne.n	80191a4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80191a0:	f000 f920 	bl	80193e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80191a4:	4b59      	ldr	r3, [pc, #356]	; (801930c <pvPortMalloc+0x184>)
 80191a6:	681a      	ldr	r2, [r3, #0]
 80191a8:	687b      	ldr	r3, [r7, #4]
 80191aa:	4013      	ands	r3, r2
 80191ac:	2b00      	cmp	r3, #0
 80191ae:	f040 8093 	bne.w	80192d8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80191b2:	687b      	ldr	r3, [r7, #4]
 80191b4:	2b00      	cmp	r3, #0
 80191b6:	d01d      	beq.n	80191f4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80191b8:	2208      	movs	r2, #8
 80191ba:	687b      	ldr	r3, [r7, #4]
 80191bc:	4413      	add	r3, r2
 80191be:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80191c0:	687b      	ldr	r3, [r7, #4]
 80191c2:	f003 0307 	and.w	r3, r3, #7
 80191c6:	2b00      	cmp	r3, #0
 80191c8:	d014      	beq.n	80191f4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80191ca:	687b      	ldr	r3, [r7, #4]
 80191cc:	f023 0307 	bic.w	r3, r3, #7
 80191d0:	3308      	adds	r3, #8
 80191d2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80191d4:	687b      	ldr	r3, [r7, #4]
 80191d6:	f003 0307 	and.w	r3, r3, #7
 80191da:	2b00      	cmp	r3, #0
 80191dc:	d00a      	beq.n	80191f4 <pvPortMalloc+0x6c>
	__asm volatile
 80191de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80191e2:	f383 8811 	msr	BASEPRI, r3
 80191e6:	f3bf 8f6f 	isb	sy
 80191ea:	f3bf 8f4f 	dsb	sy
 80191ee:	617b      	str	r3, [r7, #20]
}
 80191f0:	bf00      	nop
 80191f2:	e7fe      	b.n	80191f2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80191f4:	687b      	ldr	r3, [r7, #4]
 80191f6:	2b00      	cmp	r3, #0
 80191f8:	d06e      	beq.n	80192d8 <pvPortMalloc+0x150>
 80191fa:	4b45      	ldr	r3, [pc, #276]	; (8019310 <pvPortMalloc+0x188>)
 80191fc:	681b      	ldr	r3, [r3, #0]
 80191fe:	687a      	ldr	r2, [r7, #4]
 8019200:	429a      	cmp	r2, r3
 8019202:	d869      	bhi.n	80192d8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8019204:	4b43      	ldr	r3, [pc, #268]	; (8019314 <pvPortMalloc+0x18c>)
 8019206:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8019208:	4b42      	ldr	r3, [pc, #264]	; (8019314 <pvPortMalloc+0x18c>)
 801920a:	681b      	ldr	r3, [r3, #0]
 801920c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801920e:	e004      	b.n	801921a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8019210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019212:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8019214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019216:	681b      	ldr	r3, [r3, #0]
 8019218:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801921a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801921c:	685b      	ldr	r3, [r3, #4]
 801921e:	687a      	ldr	r2, [r7, #4]
 8019220:	429a      	cmp	r2, r3
 8019222:	d903      	bls.n	801922c <pvPortMalloc+0xa4>
 8019224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019226:	681b      	ldr	r3, [r3, #0]
 8019228:	2b00      	cmp	r3, #0
 801922a:	d1f1      	bne.n	8019210 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801922c:	4b36      	ldr	r3, [pc, #216]	; (8019308 <pvPortMalloc+0x180>)
 801922e:	681b      	ldr	r3, [r3, #0]
 8019230:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019232:	429a      	cmp	r2, r3
 8019234:	d050      	beq.n	80192d8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8019236:	6a3b      	ldr	r3, [r7, #32]
 8019238:	681b      	ldr	r3, [r3, #0]
 801923a:	2208      	movs	r2, #8
 801923c:	4413      	add	r3, r2
 801923e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8019240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019242:	681a      	ldr	r2, [r3, #0]
 8019244:	6a3b      	ldr	r3, [r7, #32]
 8019246:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8019248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801924a:	685a      	ldr	r2, [r3, #4]
 801924c:	687b      	ldr	r3, [r7, #4]
 801924e:	1ad2      	subs	r2, r2, r3
 8019250:	2308      	movs	r3, #8
 8019252:	005b      	lsls	r3, r3, #1
 8019254:	429a      	cmp	r2, r3
 8019256:	d91f      	bls.n	8019298 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8019258:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	4413      	add	r3, r2
 801925e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8019260:	69bb      	ldr	r3, [r7, #24]
 8019262:	f003 0307 	and.w	r3, r3, #7
 8019266:	2b00      	cmp	r3, #0
 8019268:	d00a      	beq.n	8019280 <pvPortMalloc+0xf8>
	__asm volatile
 801926a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801926e:	f383 8811 	msr	BASEPRI, r3
 8019272:	f3bf 8f6f 	isb	sy
 8019276:	f3bf 8f4f 	dsb	sy
 801927a:	613b      	str	r3, [r7, #16]
}
 801927c:	bf00      	nop
 801927e:	e7fe      	b.n	801927e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8019280:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019282:	685a      	ldr	r2, [r3, #4]
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	1ad2      	subs	r2, r2, r3
 8019288:	69bb      	ldr	r3, [r7, #24]
 801928a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801928c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801928e:	687a      	ldr	r2, [r7, #4]
 8019290:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8019292:	69b8      	ldr	r0, [r7, #24]
 8019294:	f000 f908 	bl	80194a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8019298:	4b1d      	ldr	r3, [pc, #116]	; (8019310 <pvPortMalloc+0x188>)
 801929a:	681a      	ldr	r2, [r3, #0]
 801929c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801929e:	685b      	ldr	r3, [r3, #4]
 80192a0:	1ad3      	subs	r3, r2, r3
 80192a2:	4a1b      	ldr	r2, [pc, #108]	; (8019310 <pvPortMalloc+0x188>)
 80192a4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80192a6:	4b1a      	ldr	r3, [pc, #104]	; (8019310 <pvPortMalloc+0x188>)
 80192a8:	681a      	ldr	r2, [r3, #0]
 80192aa:	4b1b      	ldr	r3, [pc, #108]	; (8019318 <pvPortMalloc+0x190>)
 80192ac:	681b      	ldr	r3, [r3, #0]
 80192ae:	429a      	cmp	r2, r3
 80192b0:	d203      	bcs.n	80192ba <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80192b2:	4b17      	ldr	r3, [pc, #92]	; (8019310 <pvPortMalloc+0x188>)
 80192b4:	681b      	ldr	r3, [r3, #0]
 80192b6:	4a18      	ldr	r2, [pc, #96]	; (8019318 <pvPortMalloc+0x190>)
 80192b8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80192ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192bc:	685a      	ldr	r2, [r3, #4]
 80192be:	4b13      	ldr	r3, [pc, #76]	; (801930c <pvPortMalloc+0x184>)
 80192c0:	681b      	ldr	r3, [r3, #0]
 80192c2:	431a      	orrs	r2, r3
 80192c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192c6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80192c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80192ca:	2200      	movs	r2, #0
 80192cc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80192ce:	4b13      	ldr	r3, [pc, #76]	; (801931c <pvPortMalloc+0x194>)
 80192d0:	681b      	ldr	r3, [r3, #0]
 80192d2:	3301      	adds	r3, #1
 80192d4:	4a11      	ldr	r2, [pc, #68]	; (801931c <pvPortMalloc+0x194>)
 80192d6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80192d8:	f7fe fbee 	bl	8017ab8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80192dc:	69fb      	ldr	r3, [r7, #28]
 80192de:	f003 0307 	and.w	r3, r3, #7
 80192e2:	2b00      	cmp	r3, #0
 80192e4:	d00a      	beq.n	80192fc <pvPortMalloc+0x174>
	__asm volatile
 80192e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80192ea:	f383 8811 	msr	BASEPRI, r3
 80192ee:	f3bf 8f6f 	isb	sy
 80192f2:	f3bf 8f4f 	dsb	sy
 80192f6:	60fb      	str	r3, [r7, #12]
}
 80192f8:	bf00      	nop
 80192fa:	e7fe      	b.n	80192fa <pvPortMalloc+0x172>
	return pvReturn;
 80192fc:	69fb      	ldr	r3, [r7, #28]
}
 80192fe:	4618      	mov	r0, r3
 8019300:	3728      	adds	r7, #40	; 0x28
 8019302:	46bd      	mov	sp, r7
 8019304:	bd80      	pop	{r7, pc}
 8019306:	bf00      	nop
 8019308:	20005c70 	.word	0x20005c70
 801930c:	20005c84 	.word	0x20005c84
 8019310:	20005c74 	.word	0x20005c74
 8019314:	20005c68 	.word	0x20005c68
 8019318:	20005c78 	.word	0x20005c78
 801931c:	20005c7c 	.word	0x20005c7c

08019320 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8019320:	b580      	push	{r7, lr}
 8019322:	b086      	sub	sp, #24
 8019324:	af00      	add	r7, sp, #0
 8019326:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8019328:	687b      	ldr	r3, [r7, #4]
 801932a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801932c:	687b      	ldr	r3, [r7, #4]
 801932e:	2b00      	cmp	r3, #0
 8019330:	d04d      	beq.n	80193ce <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8019332:	2308      	movs	r3, #8
 8019334:	425b      	negs	r3, r3
 8019336:	697a      	ldr	r2, [r7, #20]
 8019338:	4413      	add	r3, r2
 801933a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801933c:	697b      	ldr	r3, [r7, #20]
 801933e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8019340:	693b      	ldr	r3, [r7, #16]
 8019342:	685a      	ldr	r2, [r3, #4]
 8019344:	4b24      	ldr	r3, [pc, #144]	; (80193d8 <vPortFree+0xb8>)
 8019346:	681b      	ldr	r3, [r3, #0]
 8019348:	4013      	ands	r3, r2
 801934a:	2b00      	cmp	r3, #0
 801934c:	d10a      	bne.n	8019364 <vPortFree+0x44>
	__asm volatile
 801934e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019352:	f383 8811 	msr	BASEPRI, r3
 8019356:	f3bf 8f6f 	isb	sy
 801935a:	f3bf 8f4f 	dsb	sy
 801935e:	60fb      	str	r3, [r7, #12]
}
 8019360:	bf00      	nop
 8019362:	e7fe      	b.n	8019362 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8019364:	693b      	ldr	r3, [r7, #16]
 8019366:	681b      	ldr	r3, [r3, #0]
 8019368:	2b00      	cmp	r3, #0
 801936a:	d00a      	beq.n	8019382 <vPortFree+0x62>
	__asm volatile
 801936c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8019370:	f383 8811 	msr	BASEPRI, r3
 8019374:	f3bf 8f6f 	isb	sy
 8019378:	f3bf 8f4f 	dsb	sy
 801937c:	60bb      	str	r3, [r7, #8]
}
 801937e:	bf00      	nop
 8019380:	e7fe      	b.n	8019380 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8019382:	693b      	ldr	r3, [r7, #16]
 8019384:	685a      	ldr	r2, [r3, #4]
 8019386:	4b14      	ldr	r3, [pc, #80]	; (80193d8 <vPortFree+0xb8>)
 8019388:	681b      	ldr	r3, [r3, #0]
 801938a:	4013      	ands	r3, r2
 801938c:	2b00      	cmp	r3, #0
 801938e:	d01e      	beq.n	80193ce <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8019390:	693b      	ldr	r3, [r7, #16]
 8019392:	681b      	ldr	r3, [r3, #0]
 8019394:	2b00      	cmp	r3, #0
 8019396:	d11a      	bne.n	80193ce <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8019398:	693b      	ldr	r3, [r7, #16]
 801939a:	685a      	ldr	r2, [r3, #4]
 801939c:	4b0e      	ldr	r3, [pc, #56]	; (80193d8 <vPortFree+0xb8>)
 801939e:	681b      	ldr	r3, [r3, #0]
 80193a0:	43db      	mvns	r3, r3
 80193a2:	401a      	ands	r2, r3
 80193a4:	693b      	ldr	r3, [r7, #16]
 80193a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80193a8:	f7fe fb78 	bl	8017a9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80193ac:	693b      	ldr	r3, [r7, #16]
 80193ae:	685a      	ldr	r2, [r3, #4]
 80193b0:	4b0a      	ldr	r3, [pc, #40]	; (80193dc <vPortFree+0xbc>)
 80193b2:	681b      	ldr	r3, [r3, #0]
 80193b4:	4413      	add	r3, r2
 80193b6:	4a09      	ldr	r2, [pc, #36]	; (80193dc <vPortFree+0xbc>)
 80193b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80193ba:	6938      	ldr	r0, [r7, #16]
 80193bc:	f000 f874 	bl	80194a8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80193c0:	4b07      	ldr	r3, [pc, #28]	; (80193e0 <vPortFree+0xc0>)
 80193c2:	681b      	ldr	r3, [r3, #0]
 80193c4:	3301      	adds	r3, #1
 80193c6:	4a06      	ldr	r2, [pc, #24]	; (80193e0 <vPortFree+0xc0>)
 80193c8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80193ca:	f7fe fb75 	bl	8017ab8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80193ce:	bf00      	nop
 80193d0:	3718      	adds	r7, #24
 80193d2:	46bd      	mov	sp, r7
 80193d4:	bd80      	pop	{r7, pc}
 80193d6:	bf00      	nop
 80193d8:	20005c84 	.word	0x20005c84
 80193dc:	20005c74 	.word	0x20005c74
 80193e0:	20005c80 	.word	0x20005c80

080193e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80193e4:	b480      	push	{r7}
 80193e6:	b085      	sub	sp, #20
 80193e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80193ea:	f244 6350 	movw	r3, #18000	; 0x4650
 80193ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80193f0:	4b27      	ldr	r3, [pc, #156]	; (8019490 <prvHeapInit+0xac>)
 80193f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80193f4:	68fb      	ldr	r3, [r7, #12]
 80193f6:	f003 0307 	and.w	r3, r3, #7
 80193fa:	2b00      	cmp	r3, #0
 80193fc:	d00c      	beq.n	8019418 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80193fe:	68fb      	ldr	r3, [r7, #12]
 8019400:	3307      	adds	r3, #7
 8019402:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019404:	68fb      	ldr	r3, [r7, #12]
 8019406:	f023 0307 	bic.w	r3, r3, #7
 801940a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801940c:	68ba      	ldr	r2, [r7, #8]
 801940e:	68fb      	ldr	r3, [r7, #12]
 8019410:	1ad3      	subs	r3, r2, r3
 8019412:	4a1f      	ldr	r2, [pc, #124]	; (8019490 <prvHeapInit+0xac>)
 8019414:	4413      	add	r3, r2
 8019416:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8019418:	68fb      	ldr	r3, [r7, #12]
 801941a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801941c:	4a1d      	ldr	r2, [pc, #116]	; (8019494 <prvHeapInit+0xb0>)
 801941e:	687b      	ldr	r3, [r7, #4]
 8019420:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8019422:	4b1c      	ldr	r3, [pc, #112]	; (8019494 <prvHeapInit+0xb0>)
 8019424:	2200      	movs	r2, #0
 8019426:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8019428:	687b      	ldr	r3, [r7, #4]
 801942a:	68ba      	ldr	r2, [r7, #8]
 801942c:	4413      	add	r3, r2
 801942e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8019430:	2208      	movs	r2, #8
 8019432:	68fb      	ldr	r3, [r7, #12]
 8019434:	1a9b      	subs	r3, r3, r2
 8019436:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8019438:	68fb      	ldr	r3, [r7, #12]
 801943a:	f023 0307 	bic.w	r3, r3, #7
 801943e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8019440:	68fb      	ldr	r3, [r7, #12]
 8019442:	4a15      	ldr	r2, [pc, #84]	; (8019498 <prvHeapInit+0xb4>)
 8019444:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8019446:	4b14      	ldr	r3, [pc, #80]	; (8019498 <prvHeapInit+0xb4>)
 8019448:	681b      	ldr	r3, [r3, #0]
 801944a:	2200      	movs	r2, #0
 801944c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801944e:	4b12      	ldr	r3, [pc, #72]	; (8019498 <prvHeapInit+0xb4>)
 8019450:	681b      	ldr	r3, [r3, #0]
 8019452:	2200      	movs	r2, #0
 8019454:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801945a:	683b      	ldr	r3, [r7, #0]
 801945c:	68fa      	ldr	r2, [r7, #12]
 801945e:	1ad2      	subs	r2, r2, r3
 8019460:	683b      	ldr	r3, [r7, #0]
 8019462:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8019464:	4b0c      	ldr	r3, [pc, #48]	; (8019498 <prvHeapInit+0xb4>)
 8019466:	681a      	ldr	r2, [r3, #0]
 8019468:	683b      	ldr	r3, [r7, #0]
 801946a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801946c:	683b      	ldr	r3, [r7, #0]
 801946e:	685b      	ldr	r3, [r3, #4]
 8019470:	4a0a      	ldr	r2, [pc, #40]	; (801949c <prvHeapInit+0xb8>)
 8019472:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8019474:	683b      	ldr	r3, [r7, #0]
 8019476:	685b      	ldr	r3, [r3, #4]
 8019478:	4a09      	ldr	r2, [pc, #36]	; (80194a0 <prvHeapInit+0xbc>)
 801947a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801947c:	4b09      	ldr	r3, [pc, #36]	; (80194a4 <prvHeapInit+0xc0>)
 801947e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8019482:	601a      	str	r2, [r3, #0]
}
 8019484:	bf00      	nop
 8019486:	3714      	adds	r7, #20
 8019488:	46bd      	mov	sp, r7
 801948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801948e:	4770      	bx	lr
 8019490:	20001618 	.word	0x20001618
 8019494:	20005c68 	.word	0x20005c68
 8019498:	20005c70 	.word	0x20005c70
 801949c:	20005c78 	.word	0x20005c78
 80194a0:	20005c74 	.word	0x20005c74
 80194a4:	20005c84 	.word	0x20005c84

080194a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80194a8:	b480      	push	{r7}
 80194aa:	b085      	sub	sp, #20
 80194ac:	af00      	add	r7, sp, #0
 80194ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80194b0:	4b28      	ldr	r3, [pc, #160]	; (8019554 <prvInsertBlockIntoFreeList+0xac>)
 80194b2:	60fb      	str	r3, [r7, #12]
 80194b4:	e002      	b.n	80194bc <prvInsertBlockIntoFreeList+0x14>
 80194b6:	68fb      	ldr	r3, [r7, #12]
 80194b8:	681b      	ldr	r3, [r3, #0]
 80194ba:	60fb      	str	r3, [r7, #12]
 80194bc:	68fb      	ldr	r3, [r7, #12]
 80194be:	681b      	ldr	r3, [r3, #0]
 80194c0:	687a      	ldr	r2, [r7, #4]
 80194c2:	429a      	cmp	r2, r3
 80194c4:	d8f7      	bhi.n	80194b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80194ca:	68fb      	ldr	r3, [r7, #12]
 80194cc:	685b      	ldr	r3, [r3, #4]
 80194ce:	68ba      	ldr	r2, [r7, #8]
 80194d0:	4413      	add	r3, r2
 80194d2:	687a      	ldr	r2, [r7, #4]
 80194d4:	429a      	cmp	r2, r3
 80194d6:	d108      	bne.n	80194ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	685a      	ldr	r2, [r3, #4]
 80194dc:	687b      	ldr	r3, [r7, #4]
 80194de:	685b      	ldr	r3, [r3, #4]
 80194e0:	441a      	add	r2, r3
 80194e2:	68fb      	ldr	r3, [r7, #12]
 80194e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80194e6:	68fb      	ldr	r3, [r7, #12]
 80194e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80194ee:	687b      	ldr	r3, [r7, #4]
 80194f0:	685b      	ldr	r3, [r3, #4]
 80194f2:	68ba      	ldr	r2, [r7, #8]
 80194f4:	441a      	add	r2, r3
 80194f6:	68fb      	ldr	r3, [r7, #12]
 80194f8:	681b      	ldr	r3, [r3, #0]
 80194fa:	429a      	cmp	r2, r3
 80194fc:	d118      	bne.n	8019530 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80194fe:	68fb      	ldr	r3, [r7, #12]
 8019500:	681a      	ldr	r2, [r3, #0]
 8019502:	4b15      	ldr	r3, [pc, #84]	; (8019558 <prvInsertBlockIntoFreeList+0xb0>)
 8019504:	681b      	ldr	r3, [r3, #0]
 8019506:	429a      	cmp	r2, r3
 8019508:	d00d      	beq.n	8019526 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	685a      	ldr	r2, [r3, #4]
 801950e:	68fb      	ldr	r3, [r7, #12]
 8019510:	681b      	ldr	r3, [r3, #0]
 8019512:	685b      	ldr	r3, [r3, #4]
 8019514:	441a      	add	r2, r3
 8019516:	687b      	ldr	r3, [r7, #4]
 8019518:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801951a:	68fb      	ldr	r3, [r7, #12]
 801951c:	681b      	ldr	r3, [r3, #0]
 801951e:	681a      	ldr	r2, [r3, #0]
 8019520:	687b      	ldr	r3, [r7, #4]
 8019522:	601a      	str	r2, [r3, #0]
 8019524:	e008      	b.n	8019538 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8019526:	4b0c      	ldr	r3, [pc, #48]	; (8019558 <prvInsertBlockIntoFreeList+0xb0>)
 8019528:	681a      	ldr	r2, [r3, #0]
 801952a:	687b      	ldr	r3, [r7, #4]
 801952c:	601a      	str	r2, [r3, #0]
 801952e:	e003      	b.n	8019538 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8019530:	68fb      	ldr	r3, [r7, #12]
 8019532:	681a      	ldr	r2, [r3, #0]
 8019534:	687b      	ldr	r3, [r7, #4]
 8019536:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8019538:	68fa      	ldr	r2, [r7, #12]
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	429a      	cmp	r2, r3
 801953e:	d002      	beq.n	8019546 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8019540:	68fb      	ldr	r3, [r7, #12]
 8019542:	687a      	ldr	r2, [r7, #4]
 8019544:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8019546:	bf00      	nop
 8019548:	3714      	adds	r7, #20
 801954a:	46bd      	mov	sp, r7
 801954c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019550:	4770      	bx	lr
 8019552:	bf00      	nop
 8019554:	20005c68 	.word	0x20005c68
 8019558:	20005c70 	.word	0x20005c70

0801955c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801955c:	b580      	push	{r7, lr}
 801955e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8019560:	2200      	movs	r2, #0
 8019562:	4912      	ldr	r1, [pc, #72]	; (80195ac <MX_USB_DEVICE_Init+0x50>)
 8019564:	4812      	ldr	r0, [pc, #72]	; (80195b0 <MX_USB_DEVICE_Init+0x54>)
 8019566:	f7f8 fadf 	bl	8011b28 <USBD_Init>
 801956a:	4603      	mov	r3, r0
 801956c:	2b00      	cmp	r3, #0
 801956e:	d001      	beq.n	8019574 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8019570:	f7e9 fb36 	bl	8002be0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8019574:	490f      	ldr	r1, [pc, #60]	; (80195b4 <MX_USB_DEVICE_Init+0x58>)
 8019576:	480e      	ldr	r0, [pc, #56]	; (80195b0 <MX_USB_DEVICE_Init+0x54>)
 8019578:	f7f8 fb06 	bl	8011b88 <USBD_RegisterClass>
 801957c:	4603      	mov	r3, r0
 801957e:	2b00      	cmp	r3, #0
 8019580:	d001      	beq.n	8019586 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8019582:	f7e9 fb2d 	bl	8002be0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8019586:	490c      	ldr	r1, [pc, #48]	; (80195b8 <MX_USB_DEVICE_Init+0x5c>)
 8019588:	4809      	ldr	r0, [pc, #36]	; (80195b0 <MX_USB_DEVICE_Init+0x54>)
 801958a:	f7f8 fa57 	bl	8011a3c <USBD_CDC_RegisterInterface>
 801958e:	4603      	mov	r3, r0
 8019590:	2b00      	cmp	r3, #0
 8019592:	d001      	beq.n	8019598 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8019594:	f7e9 fb24 	bl	8002be0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8019598:	4805      	ldr	r0, [pc, #20]	; (80195b0 <MX_USB_DEVICE_Init+0x54>)
 801959a:	f7f8 fb1c 	bl	8011bd6 <USBD_Start>
 801959e:	4603      	mov	r3, r0
 80195a0:	2b00      	cmp	r3, #0
 80195a2:	d001      	beq.n	80195a8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80195a4:	f7e9 fb1c 	bl	8002be0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80195a8:	bf00      	nop
 80195aa:	bd80      	pop	{r7, pc}
 80195ac:	200001a4 	.word	0x200001a4
 80195b0:	200076ec 	.word	0x200076ec
 80195b4:	20000088 	.word	0x20000088
 80195b8:	20000190 	.word	0x20000190

080195bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80195bc:	b580      	push	{r7, lr}
 80195be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80195c0:	2200      	movs	r2, #0
 80195c2:	4905      	ldr	r1, [pc, #20]	; (80195d8 <CDC_Init_FS+0x1c>)
 80195c4:	4805      	ldr	r0, [pc, #20]	; (80195dc <CDC_Init_FS+0x20>)
 80195c6:	f7f8 fa4e 	bl	8011a66 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80195ca:	4905      	ldr	r1, [pc, #20]	; (80195e0 <CDC_Init_FS+0x24>)
 80195cc:	4803      	ldr	r0, [pc, #12]	; (80195dc <CDC_Init_FS+0x20>)
 80195ce:	f7f8 fa68 	bl	8011aa2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80195d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80195d4:	4618      	mov	r0, r3
 80195d6:	bd80      	pop	{r7, pc}
 80195d8:	200081bc 	.word	0x200081bc
 80195dc:	200076ec 	.word	0x200076ec
 80195e0:	200079bc 	.word	0x200079bc

080195e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80195e4:	b480      	push	{r7}
 80195e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80195e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80195ea:	4618      	mov	r0, r3
 80195ec:	46bd      	mov	sp, r7
 80195ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195f2:	4770      	bx	lr

080195f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80195f4:	b480      	push	{r7}
 80195f6:	b083      	sub	sp, #12
 80195f8:	af00      	add	r7, sp, #0
 80195fa:	4603      	mov	r3, r0
 80195fc:	6039      	str	r1, [r7, #0]
 80195fe:	71fb      	strb	r3, [r7, #7]
 8019600:	4613      	mov	r3, r2
 8019602:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8019604:	79fb      	ldrb	r3, [r7, #7]
 8019606:	2b23      	cmp	r3, #35	; 0x23
 8019608:	d84a      	bhi.n	80196a0 <CDC_Control_FS+0xac>
 801960a:	a201      	add	r2, pc, #4	; (adr r2, 8019610 <CDC_Control_FS+0x1c>)
 801960c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019610:	080196a1 	.word	0x080196a1
 8019614:	080196a1 	.word	0x080196a1
 8019618:	080196a1 	.word	0x080196a1
 801961c:	080196a1 	.word	0x080196a1
 8019620:	080196a1 	.word	0x080196a1
 8019624:	080196a1 	.word	0x080196a1
 8019628:	080196a1 	.word	0x080196a1
 801962c:	080196a1 	.word	0x080196a1
 8019630:	080196a1 	.word	0x080196a1
 8019634:	080196a1 	.word	0x080196a1
 8019638:	080196a1 	.word	0x080196a1
 801963c:	080196a1 	.word	0x080196a1
 8019640:	080196a1 	.word	0x080196a1
 8019644:	080196a1 	.word	0x080196a1
 8019648:	080196a1 	.word	0x080196a1
 801964c:	080196a1 	.word	0x080196a1
 8019650:	080196a1 	.word	0x080196a1
 8019654:	080196a1 	.word	0x080196a1
 8019658:	080196a1 	.word	0x080196a1
 801965c:	080196a1 	.word	0x080196a1
 8019660:	080196a1 	.word	0x080196a1
 8019664:	080196a1 	.word	0x080196a1
 8019668:	080196a1 	.word	0x080196a1
 801966c:	080196a1 	.word	0x080196a1
 8019670:	080196a1 	.word	0x080196a1
 8019674:	080196a1 	.word	0x080196a1
 8019678:	080196a1 	.word	0x080196a1
 801967c:	080196a1 	.word	0x080196a1
 8019680:	080196a1 	.word	0x080196a1
 8019684:	080196a1 	.word	0x080196a1
 8019688:	080196a1 	.word	0x080196a1
 801968c:	080196a1 	.word	0x080196a1
 8019690:	080196a1 	.word	0x080196a1
 8019694:	080196a1 	.word	0x080196a1
 8019698:	080196a1 	.word	0x080196a1
 801969c:	080196a1 	.word	0x080196a1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80196a0:	bf00      	nop
  }

  return (USBD_OK);
 80196a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80196a4:	4618      	mov	r0, r3
 80196a6:	370c      	adds	r7, #12
 80196a8:	46bd      	mov	sp, r7
 80196aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196ae:	4770      	bx	lr

080196b0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80196b0:	b580      	push	{r7, lr}
 80196b2:	b082      	sub	sp, #8
 80196b4:	af00      	add	r7, sp, #0
 80196b6:	6078      	str	r0, [r7, #4]
 80196b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80196ba:	6879      	ldr	r1, [r7, #4]
 80196bc:	4805      	ldr	r0, [pc, #20]	; (80196d4 <CDC_Receive_FS+0x24>)
 80196be:	f7f8 f9f0 	bl	8011aa2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80196c2:	4804      	ldr	r0, [pc, #16]	; (80196d4 <CDC_Receive_FS+0x24>)
 80196c4:	f7f8 fa06 	bl	8011ad4 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80196c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80196ca:	4618      	mov	r0, r3
 80196cc:	3708      	adds	r7, #8
 80196ce:	46bd      	mov	sp, r7
 80196d0:	bd80      	pop	{r7, pc}
 80196d2:	bf00      	nop
 80196d4:	200076ec 	.word	0x200076ec

080196d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80196d8:	b480      	push	{r7}
 80196da:	b087      	sub	sp, #28
 80196dc:	af00      	add	r7, sp, #0
 80196de:	60f8      	str	r0, [r7, #12]
 80196e0:	60b9      	str	r1, [r7, #8]
 80196e2:	4613      	mov	r3, r2
 80196e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80196e6:	2300      	movs	r3, #0
 80196e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80196ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80196ee:	4618      	mov	r0, r3
 80196f0:	371c      	adds	r7, #28
 80196f2:	46bd      	mov	sp, r7
 80196f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80196f8:	4770      	bx	lr
	...

080196fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80196fc:	b480      	push	{r7}
 80196fe:	b083      	sub	sp, #12
 8019700:	af00      	add	r7, sp, #0
 8019702:	4603      	mov	r3, r0
 8019704:	6039      	str	r1, [r7, #0]
 8019706:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8019708:	683b      	ldr	r3, [r7, #0]
 801970a:	2212      	movs	r2, #18
 801970c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801970e:	4b03      	ldr	r3, [pc, #12]	; (801971c <USBD_FS_DeviceDescriptor+0x20>)
}
 8019710:	4618      	mov	r0, r3
 8019712:	370c      	adds	r7, #12
 8019714:	46bd      	mov	sp, r7
 8019716:	f85d 7b04 	ldr.w	r7, [sp], #4
 801971a:	4770      	bx	lr
 801971c:	200001c0 	.word	0x200001c0

08019720 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019720:	b480      	push	{r7}
 8019722:	b083      	sub	sp, #12
 8019724:	af00      	add	r7, sp, #0
 8019726:	4603      	mov	r3, r0
 8019728:	6039      	str	r1, [r7, #0]
 801972a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801972c:	683b      	ldr	r3, [r7, #0]
 801972e:	2204      	movs	r2, #4
 8019730:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8019732:	4b03      	ldr	r3, [pc, #12]	; (8019740 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8019734:	4618      	mov	r0, r3
 8019736:	370c      	adds	r7, #12
 8019738:	46bd      	mov	sp, r7
 801973a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801973e:	4770      	bx	lr
 8019740:	200001d4 	.word	0x200001d4

08019744 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019744:	b580      	push	{r7, lr}
 8019746:	b082      	sub	sp, #8
 8019748:	af00      	add	r7, sp, #0
 801974a:	4603      	mov	r3, r0
 801974c:	6039      	str	r1, [r7, #0]
 801974e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019750:	79fb      	ldrb	r3, [r7, #7]
 8019752:	2b00      	cmp	r3, #0
 8019754:	d105      	bne.n	8019762 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019756:	683a      	ldr	r2, [r7, #0]
 8019758:	4907      	ldr	r1, [pc, #28]	; (8019778 <USBD_FS_ProductStrDescriptor+0x34>)
 801975a:	4808      	ldr	r0, [pc, #32]	; (801977c <USBD_FS_ProductStrDescriptor+0x38>)
 801975c:	f7f9 fa6d 	bl	8012c3a <USBD_GetString>
 8019760:	e004      	b.n	801976c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8019762:	683a      	ldr	r2, [r7, #0]
 8019764:	4904      	ldr	r1, [pc, #16]	; (8019778 <USBD_FS_ProductStrDescriptor+0x34>)
 8019766:	4805      	ldr	r0, [pc, #20]	; (801977c <USBD_FS_ProductStrDescriptor+0x38>)
 8019768:	f7f9 fa67 	bl	8012c3a <USBD_GetString>
  }
  return USBD_StrDesc;
 801976c:	4b02      	ldr	r3, [pc, #8]	; (8019778 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801976e:	4618      	mov	r0, r3
 8019770:	3708      	adds	r7, #8
 8019772:	46bd      	mov	sp, r7
 8019774:	bd80      	pop	{r7, pc}
 8019776:	bf00      	nop
 8019778:	200089bc 	.word	0x200089bc
 801977c:	08022c6c 	.word	0x08022c6c

08019780 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019780:	b580      	push	{r7, lr}
 8019782:	b082      	sub	sp, #8
 8019784:	af00      	add	r7, sp, #0
 8019786:	4603      	mov	r3, r0
 8019788:	6039      	str	r1, [r7, #0]
 801978a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801978c:	683a      	ldr	r2, [r7, #0]
 801978e:	4904      	ldr	r1, [pc, #16]	; (80197a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8019790:	4804      	ldr	r0, [pc, #16]	; (80197a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8019792:	f7f9 fa52 	bl	8012c3a <USBD_GetString>
  return USBD_StrDesc;
 8019796:	4b02      	ldr	r3, [pc, #8]	; (80197a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8019798:	4618      	mov	r0, r3
 801979a:	3708      	adds	r7, #8
 801979c:	46bd      	mov	sp, r7
 801979e:	bd80      	pop	{r7, pc}
 80197a0:	200089bc 	.word	0x200089bc
 80197a4:	08022c84 	.word	0x08022c84

080197a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80197a8:	b580      	push	{r7, lr}
 80197aa:	b082      	sub	sp, #8
 80197ac:	af00      	add	r7, sp, #0
 80197ae:	4603      	mov	r3, r0
 80197b0:	6039      	str	r1, [r7, #0]
 80197b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80197b4:	683b      	ldr	r3, [r7, #0]
 80197b6:	221a      	movs	r2, #26
 80197b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80197ba:	f000 f843 	bl	8019844 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80197be:	4b02      	ldr	r3, [pc, #8]	; (80197c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80197c0:	4618      	mov	r0, r3
 80197c2:	3708      	adds	r7, #8
 80197c4:	46bd      	mov	sp, r7
 80197c6:	bd80      	pop	{r7, pc}
 80197c8:	200001d8 	.word	0x200001d8

080197cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80197cc:	b580      	push	{r7, lr}
 80197ce:	b082      	sub	sp, #8
 80197d0:	af00      	add	r7, sp, #0
 80197d2:	4603      	mov	r3, r0
 80197d4:	6039      	str	r1, [r7, #0]
 80197d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80197d8:	79fb      	ldrb	r3, [r7, #7]
 80197da:	2b00      	cmp	r3, #0
 80197dc:	d105      	bne.n	80197ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80197de:	683a      	ldr	r2, [r7, #0]
 80197e0:	4907      	ldr	r1, [pc, #28]	; (8019800 <USBD_FS_ConfigStrDescriptor+0x34>)
 80197e2:	4808      	ldr	r0, [pc, #32]	; (8019804 <USBD_FS_ConfigStrDescriptor+0x38>)
 80197e4:	f7f9 fa29 	bl	8012c3a <USBD_GetString>
 80197e8:	e004      	b.n	80197f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80197ea:	683a      	ldr	r2, [r7, #0]
 80197ec:	4904      	ldr	r1, [pc, #16]	; (8019800 <USBD_FS_ConfigStrDescriptor+0x34>)
 80197ee:	4805      	ldr	r0, [pc, #20]	; (8019804 <USBD_FS_ConfigStrDescriptor+0x38>)
 80197f0:	f7f9 fa23 	bl	8012c3a <USBD_GetString>
  }
  return USBD_StrDesc;
 80197f4:	4b02      	ldr	r3, [pc, #8]	; (8019800 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80197f6:	4618      	mov	r0, r3
 80197f8:	3708      	adds	r7, #8
 80197fa:	46bd      	mov	sp, r7
 80197fc:	bd80      	pop	{r7, pc}
 80197fe:	bf00      	nop
 8019800:	200089bc 	.word	0x200089bc
 8019804:	08022c98 	.word	0x08022c98

08019808 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8019808:	b580      	push	{r7, lr}
 801980a:	b082      	sub	sp, #8
 801980c:	af00      	add	r7, sp, #0
 801980e:	4603      	mov	r3, r0
 8019810:	6039      	str	r1, [r7, #0]
 8019812:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8019814:	79fb      	ldrb	r3, [r7, #7]
 8019816:	2b00      	cmp	r3, #0
 8019818:	d105      	bne.n	8019826 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801981a:	683a      	ldr	r2, [r7, #0]
 801981c:	4907      	ldr	r1, [pc, #28]	; (801983c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801981e:	4808      	ldr	r0, [pc, #32]	; (8019840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8019820:	f7f9 fa0b 	bl	8012c3a <USBD_GetString>
 8019824:	e004      	b.n	8019830 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8019826:	683a      	ldr	r2, [r7, #0]
 8019828:	4904      	ldr	r1, [pc, #16]	; (801983c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801982a:	4805      	ldr	r0, [pc, #20]	; (8019840 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801982c:	f7f9 fa05 	bl	8012c3a <USBD_GetString>
  }
  return USBD_StrDesc;
 8019830:	4b02      	ldr	r3, [pc, #8]	; (801983c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8019832:	4618      	mov	r0, r3
 8019834:	3708      	adds	r7, #8
 8019836:	46bd      	mov	sp, r7
 8019838:	bd80      	pop	{r7, pc}
 801983a:	bf00      	nop
 801983c:	200089bc 	.word	0x200089bc
 8019840:	08022ca4 	.word	0x08022ca4

08019844 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8019844:	b580      	push	{r7, lr}
 8019846:	b084      	sub	sp, #16
 8019848:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801984a:	4b0f      	ldr	r3, [pc, #60]	; (8019888 <Get_SerialNum+0x44>)
 801984c:	681b      	ldr	r3, [r3, #0]
 801984e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8019850:	4b0e      	ldr	r3, [pc, #56]	; (801988c <Get_SerialNum+0x48>)
 8019852:	681b      	ldr	r3, [r3, #0]
 8019854:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8019856:	4b0e      	ldr	r3, [pc, #56]	; (8019890 <Get_SerialNum+0x4c>)
 8019858:	681b      	ldr	r3, [r3, #0]
 801985a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801985c:	68fa      	ldr	r2, [r7, #12]
 801985e:	687b      	ldr	r3, [r7, #4]
 8019860:	4413      	add	r3, r2
 8019862:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8019864:	68fb      	ldr	r3, [r7, #12]
 8019866:	2b00      	cmp	r3, #0
 8019868:	d009      	beq.n	801987e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801986a:	2208      	movs	r2, #8
 801986c:	4909      	ldr	r1, [pc, #36]	; (8019894 <Get_SerialNum+0x50>)
 801986e:	68f8      	ldr	r0, [r7, #12]
 8019870:	f000 f814 	bl	801989c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8019874:	2204      	movs	r2, #4
 8019876:	4908      	ldr	r1, [pc, #32]	; (8019898 <Get_SerialNum+0x54>)
 8019878:	68b8      	ldr	r0, [r7, #8]
 801987a:	f000 f80f 	bl	801989c <IntToUnicode>
  }
}
 801987e:	bf00      	nop
 8019880:	3710      	adds	r7, #16
 8019882:	46bd      	mov	sp, r7
 8019884:	bd80      	pop	{r7, pc}
 8019886:	bf00      	nop
 8019888:	1fff7a10 	.word	0x1fff7a10
 801988c:	1fff7a14 	.word	0x1fff7a14
 8019890:	1fff7a18 	.word	0x1fff7a18
 8019894:	200001da 	.word	0x200001da
 8019898:	200001ea 	.word	0x200001ea

0801989c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801989c:	b480      	push	{r7}
 801989e:	b087      	sub	sp, #28
 80198a0:	af00      	add	r7, sp, #0
 80198a2:	60f8      	str	r0, [r7, #12]
 80198a4:	60b9      	str	r1, [r7, #8]
 80198a6:	4613      	mov	r3, r2
 80198a8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80198aa:	2300      	movs	r3, #0
 80198ac:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80198ae:	2300      	movs	r3, #0
 80198b0:	75fb      	strb	r3, [r7, #23]
 80198b2:	e027      	b.n	8019904 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80198b4:	68fb      	ldr	r3, [r7, #12]
 80198b6:	0f1b      	lsrs	r3, r3, #28
 80198b8:	2b09      	cmp	r3, #9
 80198ba:	d80b      	bhi.n	80198d4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80198bc:	68fb      	ldr	r3, [r7, #12]
 80198be:	0f1b      	lsrs	r3, r3, #28
 80198c0:	b2da      	uxtb	r2, r3
 80198c2:	7dfb      	ldrb	r3, [r7, #23]
 80198c4:	005b      	lsls	r3, r3, #1
 80198c6:	4619      	mov	r1, r3
 80198c8:	68bb      	ldr	r3, [r7, #8]
 80198ca:	440b      	add	r3, r1
 80198cc:	3230      	adds	r2, #48	; 0x30
 80198ce:	b2d2      	uxtb	r2, r2
 80198d0:	701a      	strb	r2, [r3, #0]
 80198d2:	e00a      	b.n	80198ea <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80198d4:	68fb      	ldr	r3, [r7, #12]
 80198d6:	0f1b      	lsrs	r3, r3, #28
 80198d8:	b2da      	uxtb	r2, r3
 80198da:	7dfb      	ldrb	r3, [r7, #23]
 80198dc:	005b      	lsls	r3, r3, #1
 80198de:	4619      	mov	r1, r3
 80198e0:	68bb      	ldr	r3, [r7, #8]
 80198e2:	440b      	add	r3, r1
 80198e4:	3237      	adds	r2, #55	; 0x37
 80198e6:	b2d2      	uxtb	r2, r2
 80198e8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80198ea:	68fb      	ldr	r3, [r7, #12]
 80198ec:	011b      	lsls	r3, r3, #4
 80198ee:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80198f0:	7dfb      	ldrb	r3, [r7, #23]
 80198f2:	005b      	lsls	r3, r3, #1
 80198f4:	3301      	adds	r3, #1
 80198f6:	68ba      	ldr	r2, [r7, #8]
 80198f8:	4413      	add	r3, r2
 80198fa:	2200      	movs	r2, #0
 80198fc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80198fe:	7dfb      	ldrb	r3, [r7, #23]
 8019900:	3301      	adds	r3, #1
 8019902:	75fb      	strb	r3, [r7, #23]
 8019904:	7dfa      	ldrb	r2, [r7, #23]
 8019906:	79fb      	ldrb	r3, [r7, #7]
 8019908:	429a      	cmp	r2, r3
 801990a:	d3d3      	bcc.n	80198b4 <IntToUnicode+0x18>
  }
}
 801990c:	bf00      	nop
 801990e:	bf00      	nop
 8019910:	371c      	adds	r7, #28
 8019912:	46bd      	mov	sp, r7
 8019914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019918:	4770      	bx	lr
	...

0801991c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b08a      	sub	sp, #40	; 0x28
 8019920:	af00      	add	r7, sp, #0
 8019922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8019924:	f107 0314 	add.w	r3, r7, #20
 8019928:	2200      	movs	r2, #0
 801992a:	601a      	str	r2, [r3, #0]
 801992c:	605a      	str	r2, [r3, #4]
 801992e:	609a      	str	r2, [r3, #8]
 8019930:	60da      	str	r2, [r3, #12]
 8019932:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8019934:	687b      	ldr	r3, [r7, #4]
 8019936:	681b      	ldr	r3, [r3, #0]
 8019938:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 801993c:	d147      	bne.n	80199ce <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801993e:	2300      	movs	r3, #0
 8019940:	613b      	str	r3, [r7, #16]
 8019942:	4b25      	ldr	r3, [pc, #148]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 8019944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019946:	4a24      	ldr	r2, [pc, #144]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 8019948:	f043 0301 	orr.w	r3, r3, #1
 801994c:	6313      	str	r3, [r2, #48]	; 0x30
 801994e:	4b22      	ldr	r3, [pc, #136]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 8019950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8019952:	f003 0301 	and.w	r3, r3, #1
 8019956:	613b      	str	r3, [r7, #16]
 8019958:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801995a:	f44f 7300 	mov.w	r3, #512	; 0x200
 801995e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8019960:	2300      	movs	r3, #0
 8019962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8019964:	2300      	movs	r3, #0
 8019966:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8019968:	f107 0314 	add.w	r3, r7, #20
 801996c:	4619      	mov	r1, r3
 801996e:	481b      	ldr	r0, [pc, #108]	; (80199dc <HAL_PCD_MspInit+0xc0>)
 8019970:	f7ef fd1e 	bl	80093b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8019974:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8019978:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801997a:	2302      	movs	r3, #2
 801997c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801997e:	2300      	movs	r3, #0
 8019980:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8019982:	2303      	movs	r3, #3
 8019984:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8019986:	230a      	movs	r3, #10
 8019988:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801998a:	f107 0314 	add.w	r3, r7, #20
 801998e:	4619      	mov	r1, r3
 8019990:	4812      	ldr	r0, [pc, #72]	; (80199dc <HAL_PCD_MspInit+0xc0>)
 8019992:	f7ef fd0d 	bl	80093b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8019996:	4b10      	ldr	r3, [pc, #64]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 8019998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801999a:	4a0f      	ldr	r2, [pc, #60]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 801999c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80199a0:	6353      	str	r3, [r2, #52]	; 0x34
 80199a2:	2300      	movs	r3, #0
 80199a4:	60fb      	str	r3, [r7, #12]
 80199a6:	4b0c      	ldr	r3, [pc, #48]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 80199a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80199aa:	4a0b      	ldr	r2, [pc, #44]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 80199ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80199b0:	6453      	str	r3, [r2, #68]	; 0x44
 80199b2:	4b09      	ldr	r3, [pc, #36]	; (80199d8 <HAL_PCD_MspInit+0xbc>)
 80199b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80199b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80199ba:	60fb      	str	r3, [r7, #12]
 80199bc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80199be:	2200      	movs	r2, #0
 80199c0:	2105      	movs	r1, #5
 80199c2:	2043      	movs	r0, #67	; 0x43
 80199c4:	f7ef fcbc 	bl	8009340 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80199c8:	2043      	movs	r0, #67	; 0x43
 80199ca:	f7ef fcd5 	bl	8009378 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80199ce:	bf00      	nop
 80199d0:	3728      	adds	r7, #40	; 0x28
 80199d2:	46bd      	mov	sp, r7
 80199d4:	bd80      	pop	{r7, pc}
 80199d6:	bf00      	nop
 80199d8:	40023800 	.word	0x40023800
 80199dc:	40020000 	.word	0x40020000

080199e0 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80199e0:	b580      	push	{r7, lr}
 80199e2:	b082      	sub	sp, #8
 80199e4:	af00      	add	r7, sp, #0
 80199e6:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80199e8:	687b      	ldr	r3, [r7, #4]
 80199ea:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 80199ee:	687b      	ldr	r3, [r7, #4]
 80199f0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80199f4:	4619      	mov	r1, r3
 80199f6:	4610      	mov	r0, r2
 80199f8:	f7f8 f938 	bl	8011c6c <USBD_LL_SetupStage>
}
 80199fc:	bf00      	nop
 80199fe:	3708      	adds	r7, #8
 8019a00:	46bd      	mov	sp, r7
 8019a02:	bd80      	pop	{r7, pc}

08019a04 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019a04:	b580      	push	{r7, lr}
 8019a06:	b082      	sub	sp, #8
 8019a08:	af00      	add	r7, sp, #0
 8019a0a:	6078      	str	r0, [r7, #4]
 8019a0c:	460b      	mov	r3, r1
 8019a0e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8019a10:	687b      	ldr	r3, [r7, #4]
 8019a12:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8019a16:	78fa      	ldrb	r2, [r7, #3]
 8019a18:	6879      	ldr	r1, [r7, #4]
 8019a1a:	4613      	mov	r3, r2
 8019a1c:	00db      	lsls	r3, r3, #3
 8019a1e:	1a9b      	subs	r3, r3, r2
 8019a20:	009b      	lsls	r3, r3, #2
 8019a22:	440b      	add	r3, r1
 8019a24:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8019a28:	681a      	ldr	r2, [r3, #0]
 8019a2a:	78fb      	ldrb	r3, [r7, #3]
 8019a2c:	4619      	mov	r1, r3
 8019a2e:	f7f8 f972 	bl	8011d16 <USBD_LL_DataOutStage>
}
 8019a32:	bf00      	nop
 8019a34:	3708      	adds	r7, #8
 8019a36:	46bd      	mov	sp, r7
 8019a38:	bd80      	pop	{r7, pc}

08019a3a <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019a3a:	b580      	push	{r7, lr}
 8019a3c:	b082      	sub	sp, #8
 8019a3e:	af00      	add	r7, sp, #0
 8019a40:	6078      	str	r0, [r7, #4]
 8019a42:	460b      	mov	r3, r1
 8019a44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8019a46:	687b      	ldr	r3, [r7, #4]
 8019a48:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8019a4c:	78fa      	ldrb	r2, [r7, #3]
 8019a4e:	6879      	ldr	r1, [r7, #4]
 8019a50:	4613      	mov	r3, r2
 8019a52:	00db      	lsls	r3, r3, #3
 8019a54:	1a9b      	subs	r3, r3, r2
 8019a56:	009b      	lsls	r3, r3, #2
 8019a58:	440b      	add	r3, r1
 8019a5a:	3348      	adds	r3, #72	; 0x48
 8019a5c:	681a      	ldr	r2, [r3, #0]
 8019a5e:	78fb      	ldrb	r3, [r7, #3]
 8019a60:	4619      	mov	r1, r3
 8019a62:	f7f8 f9bb 	bl	8011ddc <USBD_LL_DataInStage>
}
 8019a66:	bf00      	nop
 8019a68:	3708      	adds	r7, #8
 8019a6a:	46bd      	mov	sp, r7
 8019a6c:	bd80      	pop	{r7, pc}

08019a6e <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019a6e:	b580      	push	{r7, lr}
 8019a70:	b082      	sub	sp, #8
 8019a72:	af00      	add	r7, sp, #0
 8019a74:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8019a76:	687b      	ldr	r3, [r7, #4]
 8019a78:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019a7c:	4618      	mov	r0, r3
 8019a7e:	f7f8 facf 	bl	8012020 <USBD_LL_SOF>
}
 8019a82:	bf00      	nop
 8019a84:	3708      	adds	r7, #8
 8019a86:	46bd      	mov	sp, r7
 8019a88:	bd80      	pop	{r7, pc}

08019a8a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019a8a:	b580      	push	{r7, lr}
 8019a8c:	b084      	sub	sp, #16
 8019a8e:	af00      	add	r7, sp, #0
 8019a90:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8019a92:	2301      	movs	r3, #1
 8019a94:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	68db      	ldr	r3, [r3, #12]
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	d102      	bne.n	8019aa4 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8019a9e:	2300      	movs	r3, #0
 8019aa0:	73fb      	strb	r3, [r7, #15]
 8019aa2:	e008      	b.n	8019ab6 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8019aa4:	687b      	ldr	r3, [r7, #4]
 8019aa6:	68db      	ldr	r3, [r3, #12]
 8019aa8:	2b02      	cmp	r3, #2
 8019aaa:	d102      	bne.n	8019ab2 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8019aac:	2301      	movs	r3, #1
 8019aae:	73fb      	strb	r3, [r7, #15]
 8019ab0:	e001      	b.n	8019ab6 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8019ab2:	f7e9 f895 	bl	8002be0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8019ab6:	687b      	ldr	r3, [r7, #4]
 8019ab8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019abc:	7bfa      	ldrb	r2, [r7, #15]
 8019abe:	4611      	mov	r1, r2
 8019ac0:	4618      	mov	r0, r3
 8019ac2:	f7f8 fa6f 	bl	8011fa4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8019ac6:	687b      	ldr	r3, [r7, #4]
 8019ac8:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019acc:	4618      	mov	r0, r3
 8019ace:	f7f8 fa1b 	bl	8011f08 <USBD_LL_Reset>
}
 8019ad2:	bf00      	nop
 8019ad4:	3710      	adds	r7, #16
 8019ad6:	46bd      	mov	sp, r7
 8019ad8:	bd80      	pop	{r7, pc}
	...

08019adc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019adc:	b580      	push	{r7, lr}
 8019ade:	b082      	sub	sp, #8
 8019ae0:	af00      	add	r7, sp, #0
 8019ae2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019aea:	4618      	mov	r0, r3
 8019aec:	f7f8 fa6a 	bl	8011fc4 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8019af0:	687b      	ldr	r3, [r7, #4]
 8019af2:	681b      	ldr	r3, [r3, #0]
 8019af4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8019af8:	681b      	ldr	r3, [r3, #0]
 8019afa:	687a      	ldr	r2, [r7, #4]
 8019afc:	6812      	ldr	r2, [r2, #0]
 8019afe:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8019b02:	f043 0301 	orr.w	r3, r3, #1
 8019b06:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8019b08:	687b      	ldr	r3, [r7, #4]
 8019b0a:	6a1b      	ldr	r3, [r3, #32]
 8019b0c:	2b00      	cmp	r3, #0
 8019b0e:	d005      	beq.n	8019b1c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8019b10:	4b04      	ldr	r3, [pc, #16]	; (8019b24 <HAL_PCD_SuspendCallback+0x48>)
 8019b12:	691b      	ldr	r3, [r3, #16]
 8019b14:	4a03      	ldr	r2, [pc, #12]	; (8019b24 <HAL_PCD_SuspendCallback+0x48>)
 8019b16:	f043 0306 	orr.w	r3, r3, #6
 8019b1a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8019b1c:	bf00      	nop
 8019b1e:	3708      	adds	r7, #8
 8019b20:	46bd      	mov	sp, r7
 8019b22:	bd80      	pop	{r7, pc}
 8019b24:	e000ed00 	.word	0xe000ed00

08019b28 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b28:	b580      	push	{r7, lr}
 8019b2a:	b082      	sub	sp, #8
 8019b2c:	af00      	add	r7, sp, #0
 8019b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019b36:	4618      	mov	r0, r3
 8019b38:	f7f8 fa5a 	bl	8011ff0 <USBD_LL_Resume>
}
 8019b3c:	bf00      	nop
 8019b3e:	3708      	adds	r7, #8
 8019b40:	46bd      	mov	sp, r7
 8019b42:	bd80      	pop	{r7, pc}

08019b44 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b44:	b580      	push	{r7, lr}
 8019b46:	b082      	sub	sp, #8
 8019b48:	af00      	add	r7, sp, #0
 8019b4a:	6078      	str	r0, [r7, #4]
 8019b4c:	460b      	mov	r3, r1
 8019b4e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019b50:	687b      	ldr	r3, [r7, #4]
 8019b52:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019b56:	78fa      	ldrb	r2, [r7, #3]
 8019b58:	4611      	mov	r1, r2
 8019b5a:	4618      	mov	r0, r3
 8019b5c:	f7f8 faa8 	bl	80120b0 <USBD_LL_IsoOUTIncomplete>
}
 8019b60:	bf00      	nop
 8019b62:	3708      	adds	r7, #8
 8019b64:	46bd      	mov	sp, r7
 8019b66:	bd80      	pop	{r7, pc}

08019b68 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b68:	b580      	push	{r7, lr}
 8019b6a:	b082      	sub	sp, #8
 8019b6c:	af00      	add	r7, sp, #0
 8019b6e:	6078      	str	r0, [r7, #4]
 8019b70:	460b      	mov	r3, r1
 8019b72:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8019b74:	687b      	ldr	r3, [r7, #4]
 8019b76:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019b7a:	78fa      	ldrb	r2, [r7, #3]
 8019b7c:	4611      	mov	r1, r2
 8019b7e:	4618      	mov	r0, r3
 8019b80:	f7f8 fa70 	bl	8012064 <USBD_LL_IsoINIncomplete>
}
 8019b84:	bf00      	nop
 8019b86:	3708      	adds	r7, #8
 8019b88:	46bd      	mov	sp, r7
 8019b8a:	bd80      	pop	{r7, pc}

08019b8c <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019b8c:	b580      	push	{r7, lr}
 8019b8e:	b082      	sub	sp, #8
 8019b90:	af00      	add	r7, sp, #0
 8019b92:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8019b94:	687b      	ldr	r3, [r7, #4]
 8019b96:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019b9a:	4618      	mov	r0, r3
 8019b9c:	f7f8 faae 	bl	80120fc <USBD_LL_DevConnected>
}
 8019ba0:	bf00      	nop
 8019ba2:	3708      	adds	r7, #8
 8019ba4:	46bd      	mov	sp, r7
 8019ba6:	bd80      	pop	{r7, pc}

08019ba8 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8019ba8:	b580      	push	{r7, lr}
 8019baa:	b082      	sub	sp, #8
 8019bac:	af00      	add	r7, sp, #0
 8019bae:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8019bb0:	687b      	ldr	r3, [r7, #4]
 8019bb2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8019bb6:	4618      	mov	r0, r3
 8019bb8:	f7f8 faab 	bl	8012112 <USBD_LL_DevDisconnected>
}
 8019bbc:	bf00      	nop
 8019bbe:	3708      	adds	r7, #8
 8019bc0:	46bd      	mov	sp, r7
 8019bc2:	bd80      	pop	{r7, pc}

08019bc4 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8019bc4:	b580      	push	{r7, lr}
 8019bc6:	b082      	sub	sp, #8
 8019bc8:	af00      	add	r7, sp, #0
 8019bca:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8019bcc:	687b      	ldr	r3, [r7, #4]
 8019bce:	781b      	ldrb	r3, [r3, #0]
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d13c      	bne.n	8019c4e <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8019bd4:	4a20      	ldr	r2, [pc, #128]	; (8019c58 <USBD_LL_Init+0x94>)
 8019bd6:	687b      	ldr	r3, [r7, #4]
 8019bd8:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8019bdc:	687b      	ldr	r3, [r7, #4]
 8019bde:	4a1e      	ldr	r2, [pc, #120]	; (8019c58 <USBD_LL_Init+0x94>)
 8019be0:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8019be4:	4b1c      	ldr	r3, [pc, #112]	; (8019c58 <USBD_LL_Init+0x94>)
 8019be6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8019bea:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8019bec:	4b1a      	ldr	r3, [pc, #104]	; (8019c58 <USBD_LL_Init+0x94>)
 8019bee:	2204      	movs	r2, #4
 8019bf0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8019bf2:	4b19      	ldr	r3, [pc, #100]	; (8019c58 <USBD_LL_Init+0x94>)
 8019bf4:	2202      	movs	r2, #2
 8019bf6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8019bf8:	4b17      	ldr	r3, [pc, #92]	; (8019c58 <USBD_LL_Init+0x94>)
 8019bfa:	2200      	movs	r2, #0
 8019bfc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8019bfe:	4b16      	ldr	r3, [pc, #88]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c00:	2202      	movs	r2, #2
 8019c02:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8019c04:	4b14      	ldr	r3, [pc, #80]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c06:	2200      	movs	r2, #0
 8019c08:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8019c0a:	4b13      	ldr	r3, [pc, #76]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c0c:	2200      	movs	r2, #0
 8019c0e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8019c10:	4b11      	ldr	r3, [pc, #68]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c12:	2200      	movs	r2, #0
 8019c14:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8019c16:	4b10      	ldr	r3, [pc, #64]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c18:	2201      	movs	r2, #1
 8019c1a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8019c1c:	4b0e      	ldr	r3, [pc, #56]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c1e:	2200      	movs	r2, #0
 8019c20:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8019c22:	480d      	ldr	r0, [pc, #52]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c24:	f7f0 fe7c 	bl	800a920 <HAL_PCD_Init>
 8019c28:	4603      	mov	r3, r0
 8019c2a:	2b00      	cmp	r3, #0
 8019c2c:	d001      	beq.n	8019c32 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8019c2e:	f7e8 ffd7 	bl	8002be0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8019c32:	2180      	movs	r1, #128	; 0x80
 8019c34:	4808      	ldr	r0, [pc, #32]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c36:	f7f1 ffda 	bl	800bbee <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8019c3a:	2240      	movs	r2, #64	; 0x40
 8019c3c:	2100      	movs	r1, #0
 8019c3e:	4806      	ldr	r0, [pc, #24]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c40:	f7f1 ff8e 	bl	800bb60 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8019c44:	2280      	movs	r2, #128	; 0x80
 8019c46:	2101      	movs	r1, #1
 8019c48:	4803      	ldr	r0, [pc, #12]	; (8019c58 <USBD_LL_Init+0x94>)
 8019c4a:	f7f1 ff89 	bl	800bb60 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8019c4e:	2300      	movs	r3, #0
}
 8019c50:	4618      	mov	r0, r3
 8019c52:	3708      	adds	r7, #8
 8019c54:	46bd      	mov	sp, r7
 8019c56:	bd80      	pop	{r7, pc}
 8019c58:	20008bbc 	.word	0x20008bbc

08019c5c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8019c5c:	b580      	push	{r7, lr}
 8019c5e:	b084      	sub	sp, #16
 8019c60:	af00      	add	r7, sp, #0
 8019c62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019c64:	2300      	movs	r3, #0
 8019c66:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019c68:	2300      	movs	r3, #0
 8019c6a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8019c6c:	687b      	ldr	r3, [r7, #4]
 8019c6e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019c72:	4618      	mov	r0, r3
 8019c74:	f7f0 ff71 	bl	800ab5a <HAL_PCD_Start>
 8019c78:	4603      	mov	r3, r0
 8019c7a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019c7c:	7bfb      	ldrb	r3, [r7, #15]
 8019c7e:	4618      	mov	r0, r3
 8019c80:	f000 f942 	bl	8019f08 <USBD_Get_USB_Status>
 8019c84:	4603      	mov	r3, r0
 8019c86:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019c88:	7bbb      	ldrb	r3, [r7, #14]
}
 8019c8a:	4618      	mov	r0, r3
 8019c8c:	3710      	adds	r7, #16
 8019c8e:	46bd      	mov	sp, r7
 8019c90:	bd80      	pop	{r7, pc}

08019c92 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8019c92:	b580      	push	{r7, lr}
 8019c94:	b084      	sub	sp, #16
 8019c96:	af00      	add	r7, sp, #0
 8019c98:	6078      	str	r0, [r7, #4]
 8019c9a:	4608      	mov	r0, r1
 8019c9c:	4611      	mov	r1, r2
 8019c9e:	461a      	mov	r2, r3
 8019ca0:	4603      	mov	r3, r0
 8019ca2:	70fb      	strb	r3, [r7, #3]
 8019ca4:	460b      	mov	r3, r1
 8019ca6:	70bb      	strb	r3, [r7, #2]
 8019ca8:	4613      	mov	r3, r2
 8019caa:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019cac:	2300      	movs	r3, #0
 8019cae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019cb0:	2300      	movs	r3, #0
 8019cb2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8019cb4:	687b      	ldr	r3, [r7, #4]
 8019cb6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019cba:	78bb      	ldrb	r3, [r7, #2]
 8019cbc:	883a      	ldrh	r2, [r7, #0]
 8019cbe:	78f9      	ldrb	r1, [r7, #3]
 8019cc0:	f7f1 fb55 	bl	800b36e <HAL_PCD_EP_Open>
 8019cc4:	4603      	mov	r3, r0
 8019cc6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019cc8:	7bfb      	ldrb	r3, [r7, #15]
 8019cca:	4618      	mov	r0, r3
 8019ccc:	f000 f91c 	bl	8019f08 <USBD_Get_USB_Status>
 8019cd0:	4603      	mov	r3, r0
 8019cd2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019cd4:	7bbb      	ldrb	r3, [r7, #14]
}
 8019cd6:	4618      	mov	r0, r3
 8019cd8:	3710      	adds	r7, #16
 8019cda:	46bd      	mov	sp, r7
 8019cdc:	bd80      	pop	{r7, pc}

08019cde <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019cde:	b580      	push	{r7, lr}
 8019ce0:	b084      	sub	sp, #16
 8019ce2:	af00      	add	r7, sp, #0
 8019ce4:	6078      	str	r0, [r7, #4]
 8019ce6:	460b      	mov	r3, r1
 8019ce8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019cea:	2300      	movs	r3, #0
 8019cec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019cee:	2300      	movs	r3, #0
 8019cf0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8019cf2:	687b      	ldr	r3, [r7, #4]
 8019cf4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019cf8:	78fa      	ldrb	r2, [r7, #3]
 8019cfa:	4611      	mov	r1, r2
 8019cfc:	4618      	mov	r0, r3
 8019cfe:	f7f1 fb9e 	bl	800b43e <HAL_PCD_EP_Close>
 8019d02:	4603      	mov	r3, r0
 8019d04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019d06:	7bfb      	ldrb	r3, [r7, #15]
 8019d08:	4618      	mov	r0, r3
 8019d0a:	f000 f8fd 	bl	8019f08 <USBD_Get_USB_Status>
 8019d0e:	4603      	mov	r3, r0
 8019d10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019d12:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d14:	4618      	mov	r0, r3
 8019d16:	3710      	adds	r7, #16
 8019d18:	46bd      	mov	sp, r7
 8019d1a:	bd80      	pop	{r7, pc}

08019d1c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019d1c:	b580      	push	{r7, lr}
 8019d1e:	b084      	sub	sp, #16
 8019d20:	af00      	add	r7, sp, #0
 8019d22:	6078      	str	r0, [r7, #4]
 8019d24:	460b      	mov	r3, r1
 8019d26:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019d28:	2300      	movs	r3, #0
 8019d2a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019d2c:	2300      	movs	r3, #0
 8019d2e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8019d30:	687b      	ldr	r3, [r7, #4]
 8019d32:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019d36:	78fa      	ldrb	r2, [r7, #3]
 8019d38:	4611      	mov	r1, r2
 8019d3a:	4618      	mov	r0, r3
 8019d3c:	f7f1 fc76 	bl	800b62c <HAL_PCD_EP_SetStall>
 8019d40:	4603      	mov	r3, r0
 8019d42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019d44:	7bfb      	ldrb	r3, [r7, #15]
 8019d46:	4618      	mov	r0, r3
 8019d48:	f000 f8de 	bl	8019f08 <USBD_Get_USB_Status>
 8019d4c:	4603      	mov	r3, r0
 8019d4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019d50:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d52:	4618      	mov	r0, r3
 8019d54:	3710      	adds	r7, #16
 8019d56:	46bd      	mov	sp, r7
 8019d58:	bd80      	pop	{r7, pc}

08019d5a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019d5a:	b580      	push	{r7, lr}
 8019d5c:	b084      	sub	sp, #16
 8019d5e:	af00      	add	r7, sp, #0
 8019d60:	6078      	str	r0, [r7, #4]
 8019d62:	460b      	mov	r3, r1
 8019d64:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019d66:	2300      	movs	r3, #0
 8019d68:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019d6a:	2300      	movs	r3, #0
 8019d6c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8019d6e:	687b      	ldr	r3, [r7, #4]
 8019d70:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019d74:	78fa      	ldrb	r2, [r7, #3]
 8019d76:	4611      	mov	r1, r2
 8019d78:	4618      	mov	r0, r3
 8019d7a:	f7f1 fcbb 	bl	800b6f4 <HAL_PCD_EP_ClrStall>
 8019d7e:	4603      	mov	r3, r0
 8019d80:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019d82:	7bfb      	ldrb	r3, [r7, #15]
 8019d84:	4618      	mov	r0, r3
 8019d86:	f000 f8bf 	bl	8019f08 <USBD_Get_USB_Status>
 8019d8a:	4603      	mov	r3, r0
 8019d8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019d8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8019d90:	4618      	mov	r0, r3
 8019d92:	3710      	adds	r7, #16
 8019d94:	46bd      	mov	sp, r7
 8019d96:	bd80      	pop	{r7, pc}

08019d98 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019d98:	b480      	push	{r7}
 8019d9a:	b085      	sub	sp, #20
 8019d9c:	af00      	add	r7, sp, #0
 8019d9e:	6078      	str	r0, [r7, #4]
 8019da0:	460b      	mov	r3, r1
 8019da2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8019da4:	687b      	ldr	r3, [r7, #4]
 8019da6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019daa:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8019dac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8019db0:	2b00      	cmp	r3, #0
 8019db2:	da0b      	bge.n	8019dcc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8019db4:	78fb      	ldrb	r3, [r7, #3]
 8019db6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019dba:	68f9      	ldr	r1, [r7, #12]
 8019dbc:	4613      	mov	r3, r2
 8019dbe:	00db      	lsls	r3, r3, #3
 8019dc0:	1a9b      	subs	r3, r3, r2
 8019dc2:	009b      	lsls	r3, r3, #2
 8019dc4:	440b      	add	r3, r1
 8019dc6:	333e      	adds	r3, #62	; 0x3e
 8019dc8:	781b      	ldrb	r3, [r3, #0]
 8019dca:	e00b      	b.n	8019de4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8019dcc:	78fb      	ldrb	r3, [r7, #3]
 8019dce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8019dd2:	68f9      	ldr	r1, [r7, #12]
 8019dd4:	4613      	mov	r3, r2
 8019dd6:	00db      	lsls	r3, r3, #3
 8019dd8:	1a9b      	subs	r3, r3, r2
 8019dda:	009b      	lsls	r3, r3, #2
 8019ddc:	440b      	add	r3, r1
 8019dde:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8019de2:	781b      	ldrb	r3, [r3, #0]
  }
}
 8019de4:	4618      	mov	r0, r3
 8019de6:	3714      	adds	r7, #20
 8019de8:	46bd      	mov	sp, r7
 8019dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dee:	4770      	bx	lr

08019df0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8019df0:	b580      	push	{r7, lr}
 8019df2:	b084      	sub	sp, #16
 8019df4:	af00      	add	r7, sp, #0
 8019df6:	6078      	str	r0, [r7, #4]
 8019df8:	460b      	mov	r3, r1
 8019dfa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019dfc:	2300      	movs	r3, #0
 8019dfe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019e00:	2300      	movs	r3, #0
 8019e02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8019e04:	687b      	ldr	r3, [r7, #4]
 8019e06:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019e0a:	78fa      	ldrb	r2, [r7, #3]
 8019e0c:	4611      	mov	r1, r2
 8019e0e:	4618      	mov	r0, r3
 8019e10:	f7f1 fa88 	bl	800b324 <HAL_PCD_SetAddress>
 8019e14:	4603      	mov	r3, r0
 8019e16:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019e18:	7bfb      	ldrb	r3, [r7, #15]
 8019e1a:	4618      	mov	r0, r3
 8019e1c:	f000 f874 	bl	8019f08 <USBD_Get_USB_Status>
 8019e20:	4603      	mov	r3, r0
 8019e22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8019e24:	7bbb      	ldrb	r3, [r7, #14]
}
 8019e26:	4618      	mov	r0, r3
 8019e28:	3710      	adds	r7, #16
 8019e2a:	46bd      	mov	sp, r7
 8019e2c:	bd80      	pop	{r7, pc}

08019e2e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019e2e:	b580      	push	{r7, lr}
 8019e30:	b086      	sub	sp, #24
 8019e32:	af00      	add	r7, sp, #0
 8019e34:	60f8      	str	r0, [r7, #12]
 8019e36:	607a      	str	r2, [r7, #4]
 8019e38:	603b      	str	r3, [r7, #0]
 8019e3a:	460b      	mov	r3, r1
 8019e3c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019e3e:	2300      	movs	r3, #0
 8019e40:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019e42:	2300      	movs	r3, #0
 8019e44:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8019e46:	68fb      	ldr	r3, [r7, #12]
 8019e48:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019e4c:	7af9      	ldrb	r1, [r7, #11]
 8019e4e:	683b      	ldr	r3, [r7, #0]
 8019e50:	687a      	ldr	r2, [r7, #4]
 8019e52:	f7f1 fba1 	bl	800b598 <HAL_PCD_EP_Transmit>
 8019e56:	4603      	mov	r3, r0
 8019e58:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019e5a:	7dfb      	ldrb	r3, [r7, #23]
 8019e5c:	4618      	mov	r0, r3
 8019e5e:	f000 f853 	bl	8019f08 <USBD_Get_USB_Status>
 8019e62:	4603      	mov	r3, r0
 8019e64:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019e66:	7dbb      	ldrb	r3, [r7, #22]
}
 8019e68:	4618      	mov	r0, r3
 8019e6a:	3718      	adds	r7, #24
 8019e6c:	46bd      	mov	sp, r7
 8019e6e:	bd80      	pop	{r7, pc}

08019e70 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8019e70:	b580      	push	{r7, lr}
 8019e72:	b086      	sub	sp, #24
 8019e74:	af00      	add	r7, sp, #0
 8019e76:	60f8      	str	r0, [r7, #12]
 8019e78:	607a      	str	r2, [r7, #4]
 8019e7a:	603b      	str	r3, [r7, #0]
 8019e7c:	460b      	mov	r3, r1
 8019e7e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8019e80:	2300      	movs	r3, #0
 8019e82:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019e84:	2300      	movs	r3, #0
 8019e86:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8019e88:	68fb      	ldr	r3, [r7, #12]
 8019e8a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8019e8e:	7af9      	ldrb	r1, [r7, #11]
 8019e90:	683b      	ldr	r3, [r7, #0]
 8019e92:	687a      	ldr	r2, [r7, #4]
 8019e94:	f7f1 fb1d 	bl	800b4d2 <HAL_PCD_EP_Receive>
 8019e98:	4603      	mov	r3, r0
 8019e9a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8019e9c:	7dfb      	ldrb	r3, [r7, #23]
 8019e9e:	4618      	mov	r0, r3
 8019ea0:	f000 f832 	bl	8019f08 <USBD_Get_USB_Status>
 8019ea4:	4603      	mov	r3, r0
 8019ea6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8019ea8:	7dbb      	ldrb	r3, [r7, #22]
}
 8019eaa:	4618      	mov	r0, r3
 8019eac:	3718      	adds	r7, #24
 8019eae:	46bd      	mov	sp, r7
 8019eb0:	bd80      	pop	{r7, pc}

08019eb2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8019eb2:	b580      	push	{r7, lr}
 8019eb4:	b082      	sub	sp, #8
 8019eb6:	af00      	add	r7, sp, #0
 8019eb8:	6078      	str	r0, [r7, #4]
 8019eba:	460b      	mov	r3, r1
 8019ebc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8019ebe:	687b      	ldr	r3, [r7, #4]
 8019ec0:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8019ec4:	78fa      	ldrb	r2, [r7, #3]
 8019ec6:	4611      	mov	r1, r2
 8019ec8:	4618      	mov	r0, r3
 8019eca:	f7f1 fb4d 	bl	800b568 <HAL_PCD_EP_GetRxCount>
 8019ece:	4603      	mov	r3, r0
}
 8019ed0:	4618      	mov	r0, r3
 8019ed2:	3708      	adds	r7, #8
 8019ed4:	46bd      	mov	sp, r7
 8019ed6:	bd80      	pop	{r7, pc}

08019ed8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8019ed8:	b480      	push	{r7}
 8019eda:	b083      	sub	sp, #12
 8019edc:	af00      	add	r7, sp, #0
 8019ede:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8019ee0:	4b03      	ldr	r3, [pc, #12]	; (8019ef0 <USBD_static_malloc+0x18>)
}
 8019ee2:	4618      	mov	r0, r3
 8019ee4:	370c      	adds	r7, #12
 8019ee6:	46bd      	mov	sp, r7
 8019ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019eec:	4770      	bx	lr
 8019eee:	bf00      	nop
 8019ef0:	20005c88 	.word	0x20005c88

08019ef4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8019ef4:	b480      	push	{r7}
 8019ef6:	b083      	sub	sp, #12
 8019ef8:	af00      	add	r7, sp, #0
 8019efa:	6078      	str	r0, [r7, #4]

}
 8019efc:	bf00      	nop
 8019efe:	370c      	adds	r7, #12
 8019f00:	46bd      	mov	sp, r7
 8019f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f06:	4770      	bx	lr

08019f08 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8019f08:	b480      	push	{r7}
 8019f0a:	b085      	sub	sp, #20
 8019f0c:	af00      	add	r7, sp, #0
 8019f0e:	4603      	mov	r3, r0
 8019f10:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8019f12:	2300      	movs	r3, #0
 8019f14:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8019f16:	79fb      	ldrb	r3, [r7, #7]
 8019f18:	2b03      	cmp	r3, #3
 8019f1a:	d817      	bhi.n	8019f4c <USBD_Get_USB_Status+0x44>
 8019f1c:	a201      	add	r2, pc, #4	; (adr r2, 8019f24 <USBD_Get_USB_Status+0x1c>)
 8019f1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019f22:	bf00      	nop
 8019f24:	08019f35 	.word	0x08019f35
 8019f28:	08019f3b 	.word	0x08019f3b
 8019f2c:	08019f41 	.word	0x08019f41
 8019f30:	08019f47 	.word	0x08019f47
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8019f34:	2300      	movs	r3, #0
 8019f36:	73fb      	strb	r3, [r7, #15]
    break;
 8019f38:	e00b      	b.n	8019f52 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8019f3a:	2303      	movs	r3, #3
 8019f3c:	73fb      	strb	r3, [r7, #15]
    break;
 8019f3e:	e008      	b.n	8019f52 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8019f40:	2301      	movs	r3, #1
 8019f42:	73fb      	strb	r3, [r7, #15]
    break;
 8019f44:	e005      	b.n	8019f52 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8019f46:	2303      	movs	r3, #3
 8019f48:	73fb      	strb	r3, [r7, #15]
    break;
 8019f4a:	e002      	b.n	8019f52 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8019f4c:	2303      	movs	r3, #3
 8019f4e:	73fb      	strb	r3, [r7, #15]
    break;
 8019f50:	bf00      	nop
  }
  return usb_status;
 8019f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8019f54:	4618      	mov	r0, r3
 8019f56:	3714      	adds	r7, #20
 8019f58:	46bd      	mov	sp, r7
 8019f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f5e:	4770      	bx	lr

08019f60 <_Znwj>:
 8019f60:	2801      	cmp	r0, #1
 8019f62:	bf38      	it	cc
 8019f64:	2001      	movcc	r0, #1
 8019f66:	b510      	push	{r4, lr}
 8019f68:	4604      	mov	r4, r0
 8019f6a:	4620      	mov	r0, r4
 8019f6c:	f001 fa24 	bl	801b3b8 <malloc>
 8019f70:	b930      	cbnz	r0, 8019f80 <_Znwj+0x20>
 8019f72:	f000 f81b 	bl	8019fac <_ZSt15get_new_handlerv>
 8019f76:	b908      	cbnz	r0, 8019f7c <_Znwj+0x1c>
 8019f78:	f000 ffd4 	bl	801af24 <abort>
 8019f7c:	4780      	blx	r0
 8019f7e:	e7f4      	b.n	8019f6a <_Znwj+0xa>
 8019f80:	bd10      	pop	{r4, pc}

08019f82 <__cxa_pure_virtual>:
 8019f82:	b508      	push	{r3, lr}
 8019f84:	f000 f80c 	bl	8019fa0 <_ZSt9terminatev>

08019f88 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8019f88:	b508      	push	{r3, lr}
 8019f8a:	4780      	blx	r0
 8019f8c:	f000 ffca 	bl	801af24 <abort>

08019f90 <_ZSt13get_terminatev>:
 8019f90:	4b02      	ldr	r3, [pc, #8]	; (8019f9c <_ZSt13get_terminatev+0xc>)
 8019f92:	6818      	ldr	r0, [r3, #0]
 8019f94:	f3bf 8f5b 	dmb	ish
 8019f98:	4770      	bx	lr
 8019f9a:	bf00      	nop
 8019f9c:	200001f4 	.word	0x200001f4

08019fa0 <_ZSt9terminatev>:
 8019fa0:	b508      	push	{r3, lr}
 8019fa2:	f7ff fff5 	bl	8019f90 <_ZSt13get_terminatev>
 8019fa6:	f7ff ffef 	bl	8019f88 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08019fac <_ZSt15get_new_handlerv>:
 8019fac:	4b02      	ldr	r3, [pc, #8]	; (8019fb8 <_ZSt15get_new_handlerv+0xc>)
 8019fae:	6818      	ldr	r0, [r3, #0]
 8019fb0:	f3bf 8f5b 	dmb	ish
 8019fb4:	4770      	bx	lr
 8019fb6:	bf00      	nop
 8019fb8:	20005ea8 	.word	0x20005ea8

08019fbc <pow>:
 8019fbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019fc0:	ec59 8b10 	vmov	r8, r9, d0
 8019fc4:	ec57 6b11 	vmov	r6, r7, d1
 8019fc8:	f000 f8a6 	bl	801a118 <__ieee754_pow>
 8019fcc:	4b4e      	ldr	r3, [pc, #312]	; (801a108 <pow+0x14c>)
 8019fce:	f993 3000 	ldrsb.w	r3, [r3]
 8019fd2:	3301      	adds	r3, #1
 8019fd4:	ec55 4b10 	vmov	r4, r5, d0
 8019fd8:	d015      	beq.n	801a006 <pow+0x4a>
 8019fda:	4632      	mov	r2, r6
 8019fdc:	463b      	mov	r3, r7
 8019fde:	4630      	mov	r0, r6
 8019fe0:	4639      	mov	r1, r7
 8019fe2:	f7e6 fdc3 	bl	8000b6c <__aeabi_dcmpun>
 8019fe6:	b970      	cbnz	r0, 801a006 <pow+0x4a>
 8019fe8:	4642      	mov	r2, r8
 8019fea:	464b      	mov	r3, r9
 8019fec:	4640      	mov	r0, r8
 8019fee:	4649      	mov	r1, r9
 8019ff0:	f7e6 fdbc 	bl	8000b6c <__aeabi_dcmpun>
 8019ff4:	2200      	movs	r2, #0
 8019ff6:	2300      	movs	r3, #0
 8019ff8:	b148      	cbz	r0, 801a00e <pow+0x52>
 8019ffa:	4630      	mov	r0, r6
 8019ffc:	4639      	mov	r1, r7
 8019ffe:	f7e6 fd83 	bl	8000b08 <__aeabi_dcmpeq>
 801a002:	2800      	cmp	r0, #0
 801a004:	d17d      	bne.n	801a102 <pow+0x146>
 801a006:	ec45 4b10 	vmov	d0, r4, r5
 801a00a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a00e:	4640      	mov	r0, r8
 801a010:	4649      	mov	r1, r9
 801a012:	f7e6 fd79 	bl	8000b08 <__aeabi_dcmpeq>
 801a016:	b1e0      	cbz	r0, 801a052 <pow+0x96>
 801a018:	2200      	movs	r2, #0
 801a01a:	2300      	movs	r3, #0
 801a01c:	4630      	mov	r0, r6
 801a01e:	4639      	mov	r1, r7
 801a020:	f7e6 fd72 	bl	8000b08 <__aeabi_dcmpeq>
 801a024:	2800      	cmp	r0, #0
 801a026:	d16c      	bne.n	801a102 <pow+0x146>
 801a028:	ec47 6b10 	vmov	d0, r6, r7
 801a02c:	f000 fe53 	bl	801acd6 <finite>
 801a030:	2800      	cmp	r0, #0
 801a032:	d0e8      	beq.n	801a006 <pow+0x4a>
 801a034:	2200      	movs	r2, #0
 801a036:	2300      	movs	r3, #0
 801a038:	4630      	mov	r0, r6
 801a03a:	4639      	mov	r1, r7
 801a03c:	f7e6 fd6e 	bl	8000b1c <__aeabi_dcmplt>
 801a040:	2800      	cmp	r0, #0
 801a042:	d0e0      	beq.n	801a006 <pow+0x4a>
 801a044:	f000 ff76 	bl	801af34 <__errno>
 801a048:	2321      	movs	r3, #33	; 0x21
 801a04a:	6003      	str	r3, [r0, #0]
 801a04c:	2400      	movs	r4, #0
 801a04e:	4d2f      	ldr	r5, [pc, #188]	; (801a10c <pow+0x150>)
 801a050:	e7d9      	b.n	801a006 <pow+0x4a>
 801a052:	ec45 4b10 	vmov	d0, r4, r5
 801a056:	f000 fe3e 	bl	801acd6 <finite>
 801a05a:	bbb8      	cbnz	r0, 801a0cc <pow+0x110>
 801a05c:	ec49 8b10 	vmov	d0, r8, r9
 801a060:	f000 fe39 	bl	801acd6 <finite>
 801a064:	b390      	cbz	r0, 801a0cc <pow+0x110>
 801a066:	ec47 6b10 	vmov	d0, r6, r7
 801a06a:	f000 fe34 	bl	801acd6 <finite>
 801a06e:	b368      	cbz	r0, 801a0cc <pow+0x110>
 801a070:	4622      	mov	r2, r4
 801a072:	462b      	mov	r3, r5
 801a074:	4620      	mov	r0, r4
 801a076:	4629      	mov	r1, r5
 801a078:	f7e6 fd78 	bl	8000b6c <__aeabi_dcmpun>
 801a07c:	b160      	cbz	r0, 801a098 <pow+0xdc>
 801a07e:	f000 ff59 	bl	801af34 <__errno>
 801a082:	2321      	movs	r3, #33	; 0x21
 801a084:	6003      	str	r3, [r0, #0]
 801a086:	2200      	movs	r2, #0
 801a088:	2300      	movs	r3, #0
 801a08a:	4610      	mov	r0, r2
 801a08c:	4619      	mov	r1, r3
 801a08e:	f7e6 fbfd 	bl	800088c <__aeabi_ddiv>
 801a092:	4604      	mov	r4, r0
 801a094:	460d      	mov	r5, r1
 801a096:	e7b6      	b.n	801a006 <pow+0x4a>
 801a098:	f000 ff4c 	bl	801af34 <__errno>
 801a09c:	2322      	movs	r3, #34	; 0x22
 801a09e:	6003      	str	r3, [r0, #0]
 801a0a0:	2200      	movs	r2, #0
 801a0a2:	2300      	movs	r3, #0
 801a0a4:	4640      	mov	r0, r8
 801a0a6:	4649      	mov	r1, r9
 801a0a8:	f7e6 fd38 	bl	8000b1c <__aeabi_dcmplt>
 801a0ac:	2400      	movs	r4, #0
 801a0ae:	b158      	cbz	r0, 801a0c8 <pow+0x10c>
 801a0b0:	ec47 6b10 	vmov	d0, r6, r7
 801a0b4:	f000 fe24 	bl	801ad00 <rint>
 801a0b8:	4632      	mov	r2, r6
 801a0ba:	ec51 0b10 	vmov	r0, r1, d0
 801a0be:	463b      	mov	r3, r7
 801a0c0:	f7e6 fd22 	bl	8000b08 <__aeabi_dcmpeq>
 801a0c4:	2800      	cmp	r0, #0
 801a0c6:	d0c2      	beq.n	801a04e <pow+0x92>
 801a0c8:	4d11      	ldr	r5, [pc, #68]	; (801a110 <pow+0x154>)
 801a0ca:	e79c      	b.n	801a006 <pow+0x4a>
 801a0cc:	2200      	movs	r2, #0
 801a0ce:	2300      	movs	r3, #0
 801a0d0:	4620      	mov	r0, r4
 801a0d2:	4629      	mov	r1, r5
 801a0d4:	f7e6 fd18 	bl	8000b08 <__aeabi_dcmpeq>
 801a0d8:	2800      	cmp	r0, #0
 801a0da:	d094      	beq.n	801a006 <pow+0x4a>
 801a0dc:	ec49 8b10 	vmov	d0, r8, r9
 801a0e0:	f000 fdf9 	bl	801acd6 <finite>
 801a0e4:	2800      	cmp	r0, #0
 801a0e6:	d08e      	beq.n	801a006 <pow+0x4a>
 801a0e8:	ec47 6b10 	vmov	d0, r6, r7
 801a0ec:	f000 fdf3 	bl	801acd6 <finite>
 801a0f0:	2800      	cmp	r0, #0
 801a0f2:	d088      	beq.n	801a006 <pow+0x4a>
 801a0f4:	f000 ff1e 	bl	801af34 <__errno>
 801a0f8:	2322      	movs	r3, #34	; 0x22
 801a0fa:	6003      	str	r3, [r0, #0]
 801a0fc:	2400      	movs	r4, #0
 801a0fe:	2500      	movs	r5, #0
 801a100:	e781      	b.n	801a006 <pow+0x4a>
 801a102:	4d04      	ldr	r5, [pc, #16]	; (801a114 <pow+0x158>)
 801a104:	2400      	movs	r4, #0
 801a106:	e77e      	b.n	801a006 <pow+0x4a>
 801a108:	200001f8 	.word	0x200001f8
 801a10c:	fff00000 	.word	0xfff00000
 801a110:	7ff00000 	.word	0x7ff00000
 801a114:	3ff00000 	.word	0x3ff00000

0801a118 <__ieee754_pow>:
 801a118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a11c:	ed2d 8b06 	vpush	{d8-d10}
 801a120:	b08d      	sub	sp, #52	; 0x34
 801a122:	ed8d 1b02 	vstr	d1, [sp, #8]
 801a126:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 801a12a:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 801a12e:	ea56 0100 	orrs.w	r1, r6, r0
 801a132:	ec53 2b10 	vmov	r2, r3, d0
 801a136:	f000 84d1 	beq.w	801aadc <__ieee754_pow+0x9c4>
 801a13a:	497f      	ldr	r1, [pc, #508]	; (801a338 <__ieee754_pow+0x220>)
 801a13c:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 801a140:	428c      	cmp	r4, r1
 801a142:	ee10 8a10 	vmov	r8, s0
 801a146:	4699      	mov	r9, r3
 801a148:	dc09      	bgt.n	801a15e <__ieee754_pow+0x46>
 801a14a:	d103      	bne.n	801a154 <__ieee754_pow+0x3c>
 801a14c:	b97a      	cbnz	r2, 801a16e <__ieee754_pow+0x56>
 801a14e:	42a6      	cmp	r6, r4
 801a150:	dd02      	ble.n	801a158 <__ieee754_pow+0x40>
 801a152:	e00c      	b.n	801a16e <__ieee754_pow+0x56>
 801a154:	428e      	cmp	r6, r1
 801a156:	dc02      	bgt.n	801a15e <__ieee754_pow+0x46>
 801a158:	428e      	cmp	r6, r1
 801a15a:	d110      	bne.n	801a17e <__ieee754_pow+0x66>
 801a15c:	b178      	cbz	r0, 801a17e <__ieee754_pow+0x66>
 801a15e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801a162:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801a166:	ea54 0308 	orrs.w	r3, r4, r8
 801a16a:	f000 84b7 	beq.w	801aadc <__ieee754_pow+0x9c4>
 801a16e:	4873      	ldr	r0, [pc, #460]	; (801a33c <__ieee754_pow+0x224>)
 801a170:	b00d      	add	sp, #52	; 0x34
 801a172:	ecbd 8b06 	vpop	{d8-d10}
 801a176:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a17a:	f000 bdb9 	b.w	801acf0 <nan>
 801a17e:	f1b9 0f00 	cmp.w	r9, #0
 801a182:	da36      	bge.n	801a1f2 <__ieee754_pow+0xda>
 801a184:	496e      	ldr	r1, [pc, #440]	; (801a340 <__ieee754_pow+0x228>)
 801a186:	428e      	cmp	r6, r1
 801a188:	dc51      	bgt.n	801a22e <__ieee754_pow+0x116>
 801a18a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 801a18e:	428e      	cmp	r6, r1
 801a190:	f340 84af 	ble.w	801aaf2 <__ieee754_pow+0x9da>
 801a194:	1531      	asrs	r1, r6, #20
 801a196:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801a19a:	2914      	cmp	r1, #20
 801a19c:	dd0f      	ble.n	801a1be <__ieee754_pow+0xa6>
 801a19e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 801a1a2:	fa20 fc01 	lsr.w	ip, r0, r1
 801a1a6:	fa0c f101 	lsl.w	r1, ip, r1
 801a1aa:	4281      	cmp	r1, r0
 801a1ac:	f040 84a1 	bne.w	801aaf2 <__ieee754_pow+0x9da>
 801a1b0:	f00c 0c01 	and.w	ip, ip, #1
 801a1b4:	f1cc 0102 	rsb	r1, ip, #2
 801a1b8:	9100      	str	r1, [sp, #0]
 801a1ba:	b180      	cbz	r0, 801a1de <__ieee754_pow+0xc6>
 801a1bc:	e059      	b.n	801a272 <__ieee754_pow+0x15a>
 801a1be:	2800      	cmp	r0, #0
 801a1c0:	d155      	bne.n	801a26e <__ieee754_pow+0x156>
 801a1c2:	f1c1 0114 	rsb	r1, r1, #20
 801a1c6:	fa46 fc01 	asr.w	ip, r6, r1
 801a1ca:	fa0c f101 	lsl.w	r1, ip, r1
 801a1ce:	42b1      	cmp	r1, r6
 801a1d0:	f040 848c 	bne.w	801aaec <__ieee754_pow+0x9d4>
 801a1d4:	f00c 0c01 	and.w	ip, ip, #1
 801a1d8:	f1cc 0102 	rsb	r1, ip, #2
 801a1dc:	9100      	str	r1, [sp, #0]
 801a1de:	4959      	ldr	r1, [pc, #356]	; (801a344 <__ieee754_pow+0x22c>)
 801a1e0:	428e      	cmp	r6, r1
 801a1e2:	d12d      	bne.n	801a240 <__ieee754_pow+0x128>
 801a1e4:	2f00      	cmp	r7, #0
 801a1e6:	da79      	bge.n	801a2dc <__ieee754_pow+0x1c4>
 801a1e8:	4956      	ldr	r1, [pc, #344]	; (801a344 <__ieee754_pow+0x22c>)
 801a1ea:	2000      	movs	r0, #0
 801a1ec:	f7e6 fb4e 	bl	800088c <__aeabi_ddiv>
 801a1f0:	e016      	b.n	801a220 <__ieee754_pow+0x108>
 801a1f2:	2100      	movs	r1, #0
 801a1f4:	9100      	str	r1, [sp, #0]
 801a1f6:	2800      	cmp	r0, #0
 801a1f8:	d13b      	bne.n	801a272 <__ieee754_pow+0x15a>
 801a1fa:	494f      	ldr	r1, [pc, #316]	; (801a338 <__ieee754_pow+0x220>)
 801a1fc:	428e      	cmp	r6, r1
 801a1fe:	d1ee      	bne.n	801a1de <__ieee754_pow+0xc6>
 801a200:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801a204:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801a208:	ea53 0308 	orrs.w	r3, r3, r8
 801a20c:	f000 8466 	beq.w	801aadc <__ieee754_pow+0x9c4>
 801a210:	4b4d      	ldr	r3, [pc, #308]	; (801a348 <__ieee754_pow+0x230>)
 801a212:	429c      	cmp	r4, r3
 801a214:	dd0d      	ble.n	801a232 <__ieee754_pow+0x11a>
 801a216:	2f00      	cmp	r7, #0
 801a218:	f280 8464 	bge.w	801aae4 <__ieee754_pow+0x9cc>
 801a21c:	2000      	movs	r0, #0
 801a21e:	2100      	movs	r1, #0
 801a220:	ec41 0b10 	vmov	d0, r0, r1
 801a224:	b00d      	add	sp, #52	; 0x34
 801a226:	ecbd 8b06 	vpop	{d8-d10}
 801a22a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a22e:	2102      	movs	r1, #2
 801a230:	e7e0      	b.n	801a1f4 <__ieee754_pow+0xdc>
 801a232:	2f00      	cmp	r7, #0
 801a234:	daf2      	bge.n	801a21c <__ieee754_pow+0x104>
 801a236:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 801a23a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801a23e:	e7ef      	b.n	801a220 <__ieee754_pow+0x108>
 801a240:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 801a244:	d104      	bne.n	801a250 <__ieee754_pow+0x138>
 801a246:	4610      	mov	r0, r2
 801a248:	4619      	mov	r1, r3
 801a24a:	f7e6 f9f5 	bl	8000638 <__aeabi_dmul>
 801a24e:	e7e7      	b.n	801a220 <__ieee754_pow+0x108>
 801a250:	493e      	ldr	r1, [pc, #248]	; (801a34c <__ieee754_pow+0x234>)
 801a252:	428f      	cmp	r7, r1
 801a254:	d10d      	bne.n	801a272 <__ieee754_pow+0x15a>
 801a256:	f1b9 0f00 	cmp.w	r9, #0
 801a25a:	db0a      	blt.n	801a272 <__ieee754_pow+0x15a>
 801a25c:	ec43 2b10 	vmov	d0, r2, r3
 801a260:	b00d      	add	sp, #52	; 0x34
 801a262:	ecbd 8b06 	vpop	{d8-d10}
 801a266:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a26a:	f000 bc77 	b.w	801ab5c <__ieee754_sqrt>
 801a26e:	2100      	movs	r1, #0
 801a270:	9100      	str	r1, [sp, #0]
 801a272:	ec43 2b10 	vmov	d0, r2, r3
 801a276:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a27a:	f000 fd23 	bl	801acc4 <fabs>
 801a27e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801a282:	ec51 0b10 	vmov	r0, r1, d0
 801a286:	f1b8 0f00 	cmp.w	r8, #0
 801a28a:	d12a      	bne.n	801a2e2 <__ieee754_pow+0x1ca>
 801a28c:	b12c      	cbz	r4, 801a29a <__ieee754_pow+0x182>
 801a28e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 801a344 <__ieee754_pow+0x22c>
 801a292:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 801a296:	45e6      	cmp	lr, ip
 801a298:	d123      	bne.n	801a2e2 <__ieee754_pow+0x1ca>
 801a29a:	2f00      	cmp	r7, #0
 801a29c:	da05      	bge.n	801a2aa <__ieee754_pow+0x192>
 801a29e:	4602      	mov	r2, r0
 801a2a0:	460b      	mov	r3, r1
 801a2a2:	2000      	movs	r0, #0
 801a2a4:	4927      	ldr	r1, [pc, #156]	; (801a344 <__ieee754_pow+0x22c>)
 801a2a6:	f7e6 faf1 	bl	800088c <__aeabi_ddiv>
 801a2aa:	f1b9 0f00 	cmp.w	r9, #0
 801a2ae:	dab7      	bge.n	801a220 <__ieee754_pow+0x108>
 801a2b0:	9b00      	ldr	r3, [sp, #0]
 801a2b2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801a2b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801a2ba:	4323      	orrs	r3, r4
 801a2bc:	d108      	bne.n	801a2d0 <__ieee754_pow+0x1b8>
 801a2be:	4602      	mov	r2, r0
 801a2c0:	460b      	mov	r3, r1
 801a2c2:	4610      	mov	r0, r2
 801a2c4:	4619      	mov	r1, r3
 801a2c6:	f7e5 ffff 	bl	80002c8 <__aeabi_dsub>
 801a2ca:	4602      	mov	r2, r0
 801a2cc:	460b      	mov	r3, r1
 801a2ce:	e78d      	b.n	801a1ec <__ieee754_pow+0xd4>
 801a2d0:	9b00      	ldr	r3, [sp, #0]
 801a2d2:	2b01      	cmp	r3, #1
 801a2d4:	d1a4      	bne.n	801a220 <__ieee754_pow+0x108>
 801a2d6:	4602      	mov	r2, r0
 801a2d8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801a2dc:	4610      	mov	r0, r2
 801a2de:	4619      	mov	r1, r3
 801a2e0:	e79e      	b.n	801a220 <__ieee754_pow+0x108>
 801a2e2:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 801a2e6:	f10c 35ff 	add.w	r5, ip, #4294967295
 801a2ea:	950a      	str	r5, [sp, #40]	; 0x28
 801a2ec:	9d00      	ldr	r5, [sp, #0]
 801a2ee:	46ac      	mov	ip, r5
 801a2f0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801a2f2:	ea5c 0505 	orrs.w	r5, ip, r5
 801a2f6:	d0e4      	beq.n	801a2c2 <__ieee754_pow+0x1aa>
 801a2f8:	4b15      	ldr	r3, [pc, #84]	; (801a350 <__ieee754_pow+0x238>)
 801a2fa:	429e      	cmp	r6, r3
 801a2fc:	f340 80fc 	ble.w	801a4f8 <__ieee754_pow+0x3e0>
 801a300:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801a304:	429e      	cmp	r6, r3
 801a306:	4b10      	ldr	r3, [pc, #64]	; (801a348 <__ieee754_pow+0x230>)
 801a308:	dd07      	ble.n	801a31a <__ieee754_pow+0x202>
 801a30a:	429c      	cmp	r4, r3
 801a30c:	dc0a      	bgt.n	801a324 <__ieee754_pow+0x20c>
 801a30e:	2f00      	cmp	r7, #0
 801a310:	da84      	bge.n	801a21c <__ieee754_pow+0x104>
 801a312:	a307      	add	r3, pc, #28	; (adr r3, 801a330 <__ieee754_pow+0x218>)
 801a314:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a318:	e795      	b.n	801a246 <__ieee754_pow+0x12e>
 801a31a:	429c      	cmp	r4, r3
 801a31c:	dbf7      	blt.n	801a30e <__ieee754_pow+0x1f6>
 801a31e:	4b09      	ldr	r3, [pc, #36]	; (801a344 <__ieee754_pow+0x22c>)
 801a320:	429c      	cmp	r4, r3
 801a322:	dd17      	ble.n	801a354 <__ieee754_pow+0x23c>
 801a324:	2f00      	cmp	r7, #0
 801a326:	dcf4      	bgt.n	801a312 <__ieee754_pow+0x1fa>
 801a328:	e778      	b.n	801a21c <__ieee754_pow+0x104>
 801a32a:	bf00      	nop
 801a32c:	f3af 8000 	nop.w
 801a330:	8800759c 	.word	0x8800759c
 801a334:	7e37e43c 	.word	0x7e37e43c
 801a338:	7ff00000 	.word	0x7ff00000
 801a33c:	0802326f 	.word	0x0802326f
 801a340:	433fffff 	.word	0x433fffff
 801a344:	3ff00000 	.word	0x3ff00000
 801a348:	3fefffff 	.word	0x3fefffff
 801a34c:	3fe00000 	.word	0x3fe00000
 801a350:	41e00000 	.word	0x41e00000
 801a354:	4b64      	ldr	r3, [pc, #400]	; (801a4e8 <__ieee754_pow+0x3d0>)
 801a356:	2200      	movs	r2, #0
 801a358:	f7e5 ffb6 	bl	80002c8 <__aeabi_dsub>
 801a35c:	a356      	add	r3, pc, #344	; (adr r3, 801a4b8 <__ieee754_pow+0x3a0>)
 801a35e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a362:	4604      	mov	r4, r0
 801a364:	460d      	mov	r5, r1
 801a366:	f7e6 f967 	bl	8000638 <__aeabi_dmul>
 801a36a:	a355      	add	r3, pc, #340	; (adr r3, 801a4c0 <__ieee754_pow+0x3a8>)
 801a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a370:	4606      	mov	r6, r0
 801a372:	460f      	mov	r7, r1
 801a374:	4620      	mov	r0, r4
 801a376:	4629      	mov	r1, r5
 801a378:	f7e6 f95e 	bl	8000638 <__aeabi_dmul>
 801a37c:	4b5b      	ldr	r3, [pc, #364]	; (801a4ec <__ieee754_pow+0x3d4>)
 801a37e:	4682      	mov	sl, r0
 801a380:	468b      	mov	fp, r1
 801a382:	2200      	movs	r2, #0
 801a384:	4620      	mov	r0, r4
 801a386:	4629      	mov	r1, r5
 801a388:	f7e6 f956 	bl	8000638 <__aeabi_dmul>
 801a38c:	4602      	mov	r2, r0
 801a38e:	460b      	mov	r3, r1
 801a390:	a14d      	add	r1, pc, #308	; (adr r1, 801a4c8 <__ieee754_pow+0x3b0>)
 801a392:	e9d1 0100 	ldrd	r0, r1, [r1]
 801a396:	f7e5 ff97 	bl	80002c8 <__aeabi_dsub>
 801a39a:	4622      	mov	r2, r4
 801a39c:	462b      	mov	r3, r5
 801a39e:	f7e6 f94b 	bl	8000638 <__aeabi_dmul>
 801a3a2:	4602      	mov	r2, r0
 801a3a4:	460b      	mov	r3, r1
 801a3a6:	2000      	movs	r0, #0
 801a3a8:	4951      	ldr	r1, [pc, #324]	; (801a4f0 <__ieee754_pow+0x3d8>)
 801a3aa:	f7e5 ff8d 	bl	80002c8 <__aeabi_dsub>
 801a3ae:	4622      	mov	r2, r4
 801a3b0:	4680      	mov	r8, r0
 801a3b2:	4689      	mov	r9, r1
 801a3b4:	462b      	mov	r3, r5
 801a3b6:	4620      	mov	r0, r4
 801a3b8:	4629      	mov	r1, r5
 801a3ba:	f7e6 f93d 	bl	8000638 <__aeabi_dmul>
 801a3be:	4602      	mov	r2, r0
 801a3c0:	460b      	mov	r3, r1
 801a3c2:	4640      	mov	r0, r8
 801a3c4:	4649      	mov	r1, r9
 801a3c6:	f7e6 f937 	bl	8000638 <__aeabi_dmul>
 801a3ca:	a341      	add	r3, pc, #260	; (adr r3, 801a4d0 <__ieee754_pow+0x3b8>)
 801a3cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a3d0:	f7e6 f932 	bl	8000638 <__aeabi_dmul>
 801a3d4:	4602      	mov	r2, r0
 801a3d6:	460b      	mov	r3, r1
 801a3d8:	4650      	mov	r0, sl
 801a3da:	4659      	mov	r1, fp
 801a3dc:	f7e5 ff74 	bl	80002c8 <__aeabi_dsub>
 801a3e0:	4602      	mov	r2, r0
 801a3e2:	460b      	mov	r3, r1
 801a3e4:	4680      	mov	r8, r0
 801a3e6:	4689      	mov	r9, r1
 801a3e8:	4630      	mov	r0, r6
 801a3ea:	4639      	mov	r1, r7
 801a3ec:	f7e5 ff6e 	bl	80002cc <__adddf3>
 801a3f0:	2400      	movs	r4, #0
 801a3f2:	4632      	mov	r2, r6
 801a3f4:	463b      	mov	r3, r7
 801a3f6:	4620      	mov	r0, r4
 801a3f8:	460d      	mov	r5, r1
 801a3fa:	f7e5 ff65 	bl	80002c8 <__aeabi_dsub>
 801a3fe:	4602      	mov	r2, r0
 801a400:	460b      	mov	r3, r1
 801a402:	4640      	mov	r0, r8
 801a404:	4649      	mov	r1, r9
 801a406:	f7e5 ff5f 	bl	80002c8 <__aeabi_dsub>
 801a40a:	9b00      	ldr	r3, [sp, #0]
 801a40c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801a40e:	3b01      	subs	r3, #1
 801a410:	4313      	orrs	r3, r2
 801a412:	4682      	mov	sl, r0
 801a414:	468b      	mov	fp, r1
 801a416:	f040 81f1 	bne.w	801a7fc <__ieee754_pow+0x6e4>
 801a41a:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 801a4d8 <__ieee754_pow+0x3c0>
 801a41e:	eeb0 8a47 	vmov.f32	s16, s14
 801a422:	eef0 8a67 	vmov.f32	s17, s15
 801a426:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801a42a:	2600      	movs	r6, #0
 801a42c:	4632      	mov	r2, r6
 801a42e:	463b      	mov	r3, r7
 801a430:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801a434:	f7e5 ff48 	bl	80002c8 <__aeabi_dsub>
 801a438:	4622      	mov	r2, r4
 801a43a:	462b      	mov	r3, r5
 801a43c:	f7e6 f8fc 	bl	8000638 <__aeabi_dmul>
 801a440:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801a444:	4680      	mov	r8, r0
 801a446:	4689      	mov	r9, r1
 801a448:	4650      	mov	r0, sl
 801a44a:	4659      	mov	r1, fp
 801a44c:	f7e6 f8f4 	bl	8000638 <__aeabi_dmul>
 801a450:	4602      	mov	r2, r0
 801a452:	460b      	mov	r3, r1
 801a454:	4640      	mov	r0, r8
 801a456:	4649      	mov	r1, r9
 801a458:	f7e5 ff38 	bl	80002cc <__adddf3>
 801a45c:	4632      	mov	r2, r6
 801a45e:	463b      	mov	r3, r7
 801a460:	4680      	mov	r8, r0
 801a462:	4689      	mov	r9, r1
 801a464:	4620      	mov	r0, r4
 801a466:	4629      	mov	r1, r5
 801a468:	f7e6 f8e6 	bl	8000638 <__aeabi_dmul>
 801a46c:	460b      	mov	r3, r1
 801a46e:	4604      	mov	r4, r0
 801a470:	460d      	mov	r5, r1
 801a472:	4602      	mov	r2, r0
 801a474:	4649      	mov	r1, r9
 801a476:	4640      	mov	r0, r8
 801a478:	f7e5 ff28 	bl	80002cc <__adddf3>
 801a47c:	4b1d      	ldr	r3, [pc, #116]	; (801a4f4 <__ieee754_pow+0x3dc>)
 801a47e:	4299      	cmp	r1, r3
 801a480:	ec45 4b19 	vmov	d9, r4, r5
 801a484:	4606      	mov	r6, r0
 801a486:	460f      	mov	r7, r1
 801a488:	468b      	mov	fp, r1
 801a48a:	f340 82fe 	ble.w	801aa8a <__ieee754_pow+0x972>
 801a48e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801a492:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801a496:	4303      	orrs	r3, r0
 801a498:	f000 81f0 	beq.w	801a87c <__ieee754_pow+0x764>
 801a49c:	a310      	add	r3, pc, #64	; (adr r3, 801a4e0 <__ieee754_pow+0x3c8>)
 801a49e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4a2:	ec51 0b18 	vmov	r0, r1, d8
 801a4a6:	f7e6 f8c7 	bl	8000638 <__aeabi_dmul>
 801a4aa:	a30d      	add	r3, pc, #52	; (adr r3, 801a4e0 <__ieee754_pow+0x3c8>)
 801a4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a4b0:	e6cb      	b.n	801a24a <__ieee754_pow+0x132>
 801a4b2:	bf00      	nop
 801a4b4:	f3af 8000 	nop.w
 801a4b8:	60000000 	.word	0x60000000
 801a4bc:	3ff71547 	.word	0x3ff71547
 801a4c0:	f85ddf44 	.word	0xf85ddf44
 801a4c4:	3e54ae0b 	.word	0x3e54ae0b
 801a4c8:	55555555 	.word	0x55555555
 801a4cc:	3fd55555 	.word	0x3fd55555
 801a4d0:	652b82fe 	.word	0x652b82fe
 801a4d4:	3ff71547 	.word	0x3ff71547
 801a4d8:	00000000 	.word	0x00000000
 801a4dc:	bff00000 	.word	0xbff00000
 801a4e0:	8800759c 	.word	0x8800759c
 801a4e4:	7e37e43c 	.word	0x7e37e43c
 801a4e8:	3ff00000 	.word	0x3ff00000
 801a4ec:	3fd00000 	.word	0x3fd00000
 801a4f0:	3fe00000 	.word	0x3fe00000
 801a4f4:	408fffff 	.word	0x408fffff
 801a4f8:	4bd7      	ldr	r3, [pc, #860]	; (801a858 <__ieee754_pow+0x740>)
 801a4fa:	ea03 0309 	and.w	r3, r3, r9
 801a4fe:	2200      	movs	r2, #0
 801a500:	b92b      	cbnz	r3, 801a50e <__ieee754_pow+0x3f6>
 801a502:	4bd6      	ldr	r3, [pc, #856]	; (801a85c <__ieee754_pow+0x744>)
 801a504:	f7e6 f898 	bl	8000638 <__aeabi_dmul>
 801a508:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801a50c:	460c      	mov	r4, r1
 801a50e:	1523      	asrs	r3, r4, #20
 801a510:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801a514:	4413      	add	r3, r2
 801a516:	9309      	str	r3, [sp, #36]	; 0x24
 801a518:	4bd1      	ldr	r3, [pc, #836]	; (801a860 <__ieee754_pow+0x748>)
 801a51a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801a51e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801a522:	429c      	cmp	r4, r3
 801a524:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801a528:	dd08      	ble.n	801a53c <__ieee754_pow+0x424>
 801a52a:	4bce      	ldr	r3, [pc, #824]	; (801a864 <__ieee754_pow+0x74c>)
 801a52c:	429c      	cmp	r4, r3
 801a52e:	f340 8163 	ble.w	801a7f8 <__ieee754_pow+0x6e0>
 801a532:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a534:	3301      	adds	r3, #1
 801a536:	9309      	str	r3, [sp, #36]	; 0x24
 801a538:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801a53c:	2400      	movs	r4, #0
 801a53e:	00e3      	lsls	r3, r4, #3
 801a540:	930b      	str	r3, [sp, #44]	; 0x2c
 801a542:	4bc9      	ldr	r3, [pc, #804]	; (801a868 <__ieee754_pow+0x750>)
 801a544:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801a548:	ed93 7b00 	vldr	d7, [r3]
 801a54c:	4629      	mov	r1, r5
 801a54e:	ec53 2b17 	vmov	r2, r3, d7
 801a552:	eeb0 8a47 	vmov.f32	s16, s14
 801a556:	eef0 8a67 	vmov.f32	s17, s15
 801a55a:	4682      	mov	sl, r0
 801a55c:	f7e5 feb4 	bl	80002c8 <__aeabi_dsub>
 801a560:	4652      	mov	r2, sl
 801a562:	4606      	mov	r6, r0
 801a564:	460f      	mov	r7, r1
 801a566:	462b      	mov	r3, r5
 801a568:	ec51 0b18 	vmov	r0, r1, d8
 801a56c:	f7e5 feae 	bl	80002cc <__adddf3>
 801a570:	4602      	mov	r2, r0
 801a572:	460b      	mov	r3, r1
 801a574:	2000      	movs	r0, #0
 801a576:	49bd      	ldr	r1, [pc, #756]	; (801a86c <__ieee754_pow+0x754>)
 801a578:	f7e6 f988 	bl	800088c <__aeabi_ddiv>
 801a57c:	ec41 0b19 	vmov	d9, r0, r1
 801a580:	4602      	mov	r2, r0
 801a582:	460b      	mov	r3, r1
 801a584:	4630      	mov	r0, r6
 801a586:	4639      	mov	r1, r7
 801a588:	f7e6 f856 	bl	8000638 <__aeabi_dmul>
 801a58c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801a590:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a594:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801a598:	2300      	movs	r3, #0
 801a59a:	9304      	str	r3, [sp, #16]
 801a59c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 801a5a0:	46ab      	mov	fp, r5
 801a5a2:	106d      	asrs	r5, r5, #1
 801a5a4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801a5a8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801a5ac:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801a5b0:	2200      	movs	r2, #0
 801a5b2:	4640      	mov	r0, r8
 801a5b4:	4649      	mov	r1, r9
 801a5b6:	4614      	mov	r4, r2
 801a5b8:	461d      	mov	r5, r3
 801a5ba:	f7e6 f83d 	bl	8000638 <__aeabi_dmul>
 801a5be:	4602      	mov	r2, r0
 801a5c0:	460b      	mov	r3, r1
 801a5c2:	4630      	mov	r0, r6
 801a5c4:	4639      	mov	r1, r7
 801a5c6:	f7e5 fe7f 	bl	80002c8 <__aeabi_dsub>
 801a5ca:	ec53 2b18 	vmov	r2, r3, d8
 801a5ce:	4606      	mov	r6, r0
 801a5d0:	460f      	mov	r7, r1
 801a5d2:	4620      	mov	r0, r4
 801a5d4:	4629      	mov	r1, r5
 801a5d6:	f7e5 fe77 	bl	80002c8 <__aeabi_dsub>
 801a5da:	4602      	mov	r2, r0
 801a5dc:	460b      	mov	r3, r1
 801a5de:	4650      	mov	r0, sl
 801a5e0:	4659      	mov	r1, fp
 801a5e2:	f7e5 fe71 	bl	80002c8 <__aeabi_dsub>
 801a5e6:	4642      	mov	r2, r8
 801a5e8:	464b      	mov	r3, r9
 801a5ea:	f7e6 f825 	bl	8000638 <__aeabi_dmul>
 801a5ee:	4602      	mov	r2, r0
 801a5f0:	460b      	mov	r3, r1
 801a5f2:	4630      	mov	r0, r6
 801a5f4:	4639      	mov	r1, r7
 801a5f6:	f7e5 fe67 	bl	80002c8 <__aeabi_dsub>
 801a5fa:	ec53 2b19 	vmov	r2, r3, d9
 801a5fe:	f7e6 f81b 	bl	8000638 <__aeabi_dmul>
 801a602:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a606:	ec41 0b18 	vmov	d8, r0, r1
 801a60a:	4610      	mov	r0, r2
 801a60c:	4619      	mov	r1, r3
 801a60e:	f7e6 f813 	bl	8000638 <__aeabi_dmul>
 801a612:	a37d      	add	r3, pc, #500	; (adr r3, 801a808 <__ieee754_pow+0x6f0>)
 801a614:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a618:	4604      	mov	r4, r0
 801a61a:	460d      	mov	r5, r1
 801a61c:	f7e6 f80c 	bl	8000638 <__aeabi_dmul>
 801a620:	a37b      	add	r3, pc, #492	; (adr r3, 801a810 <__ieee754_pow+0x6f8>)
 801a622:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a626:	f7e5 fe51 	bl	80002cc <__adddf3>
 801a62a:	4622      	mov	r2, r4
 801a62c:	462b      	mov	r3, r5
 801a62e:	f7e6 f803 	bl	8000638 <__aeabi_dmul>
 801a632:	a379      	add	r3, pc, #484	; (adr r3, 801a818 <__ieee754_pow+0x700>)
 801a634:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a638:	f7e5 fe48 	bl	80002cc <__adddf3>
 801a63c:	4622      	mov	r2, r4
 801a63e:	462b      	mov	r3, r5
 801a640:	f7e5 fffa 	bl	8000638 <__aeabi_dmul>
 801a644:	a376      	add	r3, pc, #472	; (adr r3, 801a820 <__ieee754_pow+0x708>)
 801a646:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a64a:	f7e5 fe3f 	bl	80002cc <__adddf3>
 801a64e:	4622      	mov	r2, r4
 801a650:	462b      	mov	r3, r5
 801a652:	f7e5 fff1 	bl	8000638 <__aeabi_dmul>
 801a656:	a374      	add	r3, pc, #464	; (adr r3, 801a828 <__ieee754_pow+0x710>)
 801a658:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a65c:	f7e5 fe36 	bl	80002cc <__adddf3>
 801a660:	4622      	mov	r2, r4
 801a662:	462b      	mov	r3, r5
 801a664:	f7e5 ffe8 	bl	8000638 <__aeabi_dmul>
 801a668:	a371      	add	r3, pc, #452	; (adr r3, 801a830 <__ieee754_pow+0x718>)
 801a66a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a66e:	f7e5 fe2d 	bl	80002cc <__adddf3>
 801a672:	4622      	mov	r2, r4
 801a674:	4606      	mov	r6, r0
 801a676:	460f      	mov	r7, r1
 801a678:	462b      	mov	r3, r5
 801a67a:	4620      	mov	r0, r4
 801a67c:	4629      	mov	r1, r5
 801a67e:	f7e5 ffdb 	bl	8000638 <__aeabi_dmul>
 801a682:	4602      	mov	r2, r0
 801a684:	460b      	mov	r3, r1
 801a686:	4630      	mov	r0, r6
 801a688:	4639      	mov	r1, r7
 801a68a:	f7e5 ffd5 	bl	8000638 <__aeabi_dmul>
 801a68e:	4642      	mov	r2, r8
 801a690:	4604      	mov	r4, r0
 801a692:	460d      	mov	r5, r1
 801a694:	464b      	mov	r3, r9
 801a696:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801a69a:	f7e5 fe17 	bl	80002cc <__adddf3>
 801a69e:	ec53 2b18 	vmov	r2, r3, d8
 801a6a2:	f7e5 ffc9 	bl	8000638 <__aeabi_dmul>
 801a6a6:	4622      	mov	r2, r4
 801a6a8:	462b      	mov	r3, r5
 801a6aa:	f7e5 fe0f 	bl	80002cc <__adddf3>
 801a6ae:	4642      	mov	r2, r8
 801a6b0:	4682      	mov	sl, r0
 801a6b2:	468b      	mov	fp, r1
 801a6b4:	464b      	mov	r3, r9
 801a6b6:	4640      	mov	r0, r8
 801a6b8:	4649      	mov	r1, r9
 801a6ba:	f7e5 ffbd 	bl	8000638 <__aeabi_dmul>
 801a6be:	4b6c      	ldr	r3, [pc, #432]	; (801a870 <__ieee754_pow+0x758>)
 801a6c0:	2200      	movs	r2, #0
 801a6c2:	4606      	mov	r6, r0
 801a6c4:	460f      	mov	r7, r1
 801a6c6:	f7e5 fe01 	bl	80002cc <__adddf3>
 801a6ca:	4652      	mov	r2, sl
 801a6cc:	465b      	mov	r3, fp
 801a6ce:	f7e5 fdfd 	bl	80002cc <__adddf3>
 801a6d2:	9c04      	ldr	r4, [sp, #16]
 801a6d4:	460d      	mov	r5, r1
 801a6d6:	4622      	mov	r2, r4
 801a6d8:	460b      	mov	r3, r1
 801a6da:	4640      	mov	r0, r8
 801a6dc:	4649      	mov	r1, r9
 801a6de:	f7e5 ffab 	bl	8000638 <__aeabi_dmul>
 801a6e2:	4b63      	ldr	r3, [pc, #396]	; (801a870 <__ieee754_pow+0x758>)
 801a6e4:	4680      	mov	r8, r0
 801a6e6:	4689      	mov	r9, r1
 801a6e8:	2200      	movs	r2, #0
 801a6ea:	4620      	mov	r0, r4
 801a6ec:	4629      	mov	r1, r5
 801a6ee:	f7e5 fdeb 	bl	80002c8 <__aeabi_dsub>
 801a6f2:	4632      	mov	r2, r6
 801a6f4:	463b      	mov	r3, r7
 801a6f6:	f7e5 fde7 	bl	80002c8 <__aeabi_dsub>
 801a6fa:	4602      	mov	r2, r0
 801a6fc:	460b      	mov	r3, r1
 801a6fe:	4650      	mov	r0, sl
 801a700:	4659      	mov	r1, fp
 801a702:	f7e5 fde1 	bl	80002c8 <__aeabi_dsub>
 801a706:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801a70a:	f7e5 ff95 	bl	8000638 <__aeabi_dmul>
 801a70e:	4622      	mov	r2, r4
 801a710:	4606      	mov	r6, r0
 801a712:	460f      	mov	r7, r1
 801a714:	462b      	mov	r3, r5
 801a716:	ec51 0b18 	vmov	r0, r1, d8
 801a71a:	f7e5 ff8d 	bl	8000638 <__aeabi_dmul>
 801a71e:	4602      	mov	r2, r0
 801a720:	460b      	mov	r3, r1
 801a722:	4630      	mov	r0, r6
 801a724:	4639      	mov	r1, r7
 801a726:	f7e5 fdd1 	bl	80002cc <__adddf3>
 801a72a:	4606      	mov	r6, r0
 801a72c:	460f      	mov	r7, r1
 801a72e:	4602      	mov	r2, r0
 801a730:	460b      	mov	r3, r1
 801a732:	4640      	mov	r0, r8
 801a734:	4649      	mov	r1, r9
 801a736:	f7e5 fdc9 	bl	80002cc <__adddf3>
 801a73a:	9c04      	ldr	r4, [sp, #16]
 801a73c:	a33e      	add	r3, pc, #248	; (adr r3, 801a838 <__ieee754_pow+0x720>)
 801a73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a742:	4620      	mov	r0, r4
 801a744:	460d      	mov	r5, r1
 801a746:	f7e5 ff77 	bl	8000638 <__aeabi_dmul>
 801a74a:	4642      	mov	r2, r8
 801a74c:	ec41 0b18 	vmov	d8, r0, r1
 801a750:	464b      	mov	r3, r9
 801a752:	4620      	mov	r0, r4
 801a754:	4629      	mov	r1, r5
 801a756:	f7e5 fdb7 	bl	80002c8 <__aeabi_dsub>
 801a75a:	4602      	mov	r2, r0
 801a75c:	460b      	mov	r3, r1
 801a75e:	4630      	mov	r0, r6
 801a760:	4639      	mov	r1, r7
 801a762:	f7e5 fdb1 	bl	80002c8 <__aeabi_dsub>
 801a766:	a336      	add	r3, pc, #216	; (adr r3, 801a840 <__ieee754_pow+0x728>)
 801a768:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a76c:	f7e5 ff64 	bl	8000638 <__aeabi_dmul>
 801a770:	a335      	add	r3, pc, #212	; (adr r3, 801a848 <__ieee754_pow+0x730>)
 801a772:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a776:	4606      	mov	r6, r0
 801a778:	460f      	mov	r7, r1
 801a77a:	4620      	mov	r0, r4
 801a77c:	4629      	mov	r1, r5
 801a77e:	f7e5 ff5b 	bl	8000638 <__aeabi_dmul>
 801a782:	4602      	mov	r2, r0
 801a784:	460b      	mov	r3, r1
 801a786:	4630      	mov	r0, r6
 801a788:	4639      	mov	r1, r7
 801a78a:	f7e5 fd9f 	bl	80002cc <__adddf3>
 801a78e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a790:	4b38      	ldr	r3, [pc, #224]	; (801a874 <__ieee754_pow+0x75c>)
 801a792:	4413      	add	r3, r2
 801a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a798:	f7e5 fd98 	bl	80002cc <__adddf3>
 801a79c:	4682      	mov	sl, r0
 801a79e:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a7a0:	468b      	mov	fp, r1
 801a7a2:	f7e5 fedf 	bl	8000564 <__aeabi_i2d>
 801a7a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801a7a8:	4b33      	ldr	r3, [pc, #204]	; (801a878 <__ieee754_pow+0x760>)
 801a7aa:	4413      	add	r3, r2
 801a7ac:	e9d3 8900 	ldrd	r8, r9, [r3]
 801a7b0:	4606      	mov	r6, r0
 801a7b2:	460f      	mov	r7, r1
 801a7b4:	4652      	mov	r2, sl
 801a7b6:	465b      	mov	r3, fp
 801a7b8:	ec51 0b18 	vmov	r0, r1, d8
 801a7bc:	f7e5 fd86 	bl	80002cc <__adddf3>
 801a7c0:	4642      	mov	r2, r8
 801a7c2:	464b      	mov	r3, r9
 801a7c4:	f7e5 fd82 	bl	80002cc <__adddf3>
 801a7c8:	4632      	mov	r2, r6
 801a7ca:	463b      	mov	r3, r7
 801a7cc:	f7e5 fd7e 	bl	80002cc <__adddf3>
 801a7d0:	9c04      	ldr	r4, [sp, #16]
 801a7d2:	4632      	mov	r2, r6
 801a7d4:	463b      	mov	r3, r7
 801a7d6:	4620      	mov	r0, r4
 801a7d8:	460d      	mov	r5, r1
 801a7da:	f7e5 fd75 	bl	80002c8 <__aeabi_dsub>
 801a7de:	4642      	mov	r2, r8
 801a7e0:	464b      	mov	r3, r9
 801a7e2:	f7e5 fd71 	bl	80002c8 <__aeabi_dsub>
 801a7e6:	ec53 2b18 	vmov	r2, r3, d8
 801a7ea:	f7e5 fd6d 	bl	80002c8 <__aeabi_dsub>
 801a7ee:	4602      	mov	r2, r0
 801a7f0:	460b      	mov	r3, r1
 801a7f2:	4650      	mov	r0, sl
 801a7f4:	4659      	mov	r1, fp
 801a7f6:	e606      	b.n	801a406 <__ieee754_pow+0x2ee>
 801a7f8:	2401      	movs	r4, #1
 801a7fa:	e6a0      	b.n	801a53e <__ieee754_pow+0x426>
 801a7fc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 801a850 <__ieee754_pow+0x738>
 801a800:	e60d      	b.n	801a41e <__ieee754_pow+0x306>
 801a802:	bf00      	nop
 801a804:	f3af 8000 	nop.w
 801a808:	4a454eef 	.word	0x4a454eef
 801a80c:	3fca7e28 	.word	0x3fca7e28
 801a810:	93c9db65 	.word	0x93c9db65
 801a814:	3fcd864a 	.word	0x3fcd864a
 801a818:	a91d4101 	.word	0xa91d4101
 801a81c:	3fd17460 	.word	0x3fd17460
 801a820:	518f264d 	.word	0x518f264d
 801a824:	3fd55555 	.word	0x3fd55555
 801a828:	db6fabff 	.word	0xdb6fabff
 801a82c:	3fdb6db6 	.word	0x3fdb6db6
 801a830:	33333303 	.word	0x33333303
 801a834:	3fe33333 	.word	0x3fe33333
 801a838:	e0000000 	.word	0xe0000000
 801a83c:	3feec709 	.word	0x3feec709
 801a840:	dc3a03fd 	.word	0xdc3a03fd
 801a844:	3feec709 	.word	0x3feec709
 801a848:	145b01f5 	.word	0x145b01f5
 801a84c:	be3e2fe0 	.word	0xbe3e2fe0
 801a850:	00000000 	.word	0x00000000
 801a854:	3ff00000 	.word	0x3ff00000
 801a858:	7ff00000 	.word	0x7ff00000
 801a85c:	43400000 	.word	0x43400000
 801a860:	0003988e 	.word	0x0003988e
 801a864:	000bb679 	.word	0x000bb679
 801a868:	08022e90 	.word	0x08022e90
 801a86c:	3ff00000 	.word	0x3ff00000
 801a870:	40080000 	.word	0x40080000
 801a874:	08022eb0 	.word	0x08022eb0
 801a878:	08022ea0 	.word	0x08022ea0
 801a87c:	a3b5      	add	r3, pc, #724	; (adr r3, 801ab54 <__ieee754_pow+0xa3c>)
 801a87e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a882:	4640      	mov	r0, r8
 801a884:	4649      	mov	r1, r9
 801a886:	f7e5 fd21 	bl	80002cc <__adddf3>
 801a88a:	4622      	mov	r2, r4
 801a88c:	ec41 0b1a 	vmov	d10, r0, r1
 801a890:	462b      	mov	r3, r5
 801a892:	4630      	mov	r0, r6
 801a894:	4639      	mov	r1, r7
 801a896:	f7e5 fd17 	bl	80002c8 <__aeabi_dsub>
 801a89a:	4602      	mov	r2, r0
 801a89c:	460b      	mov	r3, r1
 801a89e:	ec51 0b1a 	vmov	r0, r1, d10
 801a8a2:	f7e6 f959 	bl	8000b58 <__aeabi_dcmpgt>
 801a8a6:	2800      	cmp	r0, #0
 801a8a8:	f47f adf8 	bne.w	801a49c <__ieee754_pow+0x384>
 801a8ac:	4aa4      	ldr	r2, [pc, #656]	; (801ab40 <__ieee754_pow+0xa28>)
 801a8ae:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a8b2:	4293      	cmp	r3, r2
 801a8b4:	f340 810b 	ble.w	801aace <__ieee754_pow+0x9b6>
 801a8b8:	151b      	asrs	r3, r3, #20
 801a8ba:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801a8be:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801a8c2:	fa4a f303 	asr.w	r3, sl, r3
 801a8c6:	445b      	add	r3, fp
 801a8c8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801a8cc:	4e9d      	ldr	r6, [pc, #628]	; (801ab44 <__ieee754_pow+0xa2c>)
 801a8ce:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801a8d2:	4116      	asrs	r6, r2
 801a8d4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801a8d8:	2000      	movs	r0, #0
 801a8da:	ea23 0106 	bic.w	r1, r3, r6
 801a8de:	f1c2 0214 	rsb	r2, r2, #20
 801a8e2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801a8e6:	fa4a fa02 	asr.w	sl, sl, r2
 801a8ea:	f1bb 0f00 	cmp.w	fp, #0
 801a8ee:	4602      	mov	r2, r0
 801a8f0:	460b      	mov	r3, r1
 801a8f2:	4620      	mov	r0, r4
 801a8f4:	4629      	mov	r1, r5
 801a8f6:	bfb8      	it	lt
 801a8f8:	f1ca 0a00 	rsblt	sl, sl, #0
 801a8fc:	f7e5 fce4 	bl	80002c8 <__aeabi_dsub>
 801a900:	ec41 0b19 	vmov	d9, r0, r1
 801a904:	4642      	mov	r2, r8
 801a906:	464b      	mov	r3, r9
 801a908:	ec51 0b19 	vmov	r0, r1, d9
 801a90c:	f7e5 fcde 	bl	80002cc <__adddf3>
 801a910:	2400      	movs	r4, #0
 801a912:	a379      	add	r3, pc, #484	; (adr r3, 801aaf8 <__ieee754_pow+0x9e0>)
 801a914:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a918:	4620      	mov	r0, r4
 801a91a:	460d      	mov	r5, r1
 801a91c:	f7e5 fe8c 	bl	8000638 <__aeabi_dmul>
 801a920:	ec53 2b19 	vmov	r2, r3, d9
 801a924:	4606      	mov	r6, r0
 801a926:	460f      	mov	r7, r1
 801a928:	4620      	mov	r0, r4
 801a92a:	4629      	mov	r1, r5
 801a92c:	f7e5 fccc 	bl	80002c8 <__aeabi_dsub>
 801a930:	4602      	mov	r2, r0
 801a932:	460b      	mov	r3, r1
 801a934:	4640      	mov	r0, r8
 801a936:	4649      	mov	r1, r9
 801a938:	f7e5 fcc6 	bl	80002c8 <__aeabi_dsub>
 801a93c:	a370      	add	r3, pc, #448	; (adr r3, 801ab00 <__ieee754_pow+0x9e8>)
 801a93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a942:	f7e5 fe79 	bl	8000638 <__aeabi_dmul>
 801a946:	a370      	add	r3, pc, #448	; (adr r3, 801ab08 <__ieee754_pow+0x9f0>)
 801a948:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a94c:	4680      	mov	r8, r0
 801a94e:	4689      	mov	r9, r1
 801a950:	4620      	mov	r0, r4
 801a952:	4629      	mov	r1, r5
 801a954:	f7e5 fe70 	bl	8000638 <__aeabi_dmul>
 801a958:	4602      	mov	r2, r0
 801a95a:	460b      	mov	r3, r1
 801a95c:	4640      	mov	r0, r8
 801a95e:	4649      	mov	r1, r9
 801a960:	f7e5 fcb4 	bl	80002cc <__adddf3>
 801a964:	4604      	mov	r4, r0
 801a966:	460d      	mov	r5, r1
 801a968:	4602      	mov	r2, r0
 801a96a:	460b      	mov	r3, r1
 801a96c:	4630      	mov	r0, r6
 801a96e:	4639      	mov	r1, r7
 801a970:	f7e5 fcac 	bl	80002cc <__adddf3>
 801a974:	4632      	mov	r2, r6
 801a976:	463b      	mov	r3, r7
 801a978:	4680      	mov	r8, r0
 801a97a:	4689      	mov	r9, r1
 801a97c:	f7e5 fca4 	bl	80002c8 <__aeabi_dsub>
 801a980:	4602      	mov	r2, r0
 801a982:	460b      	mov	r3, r1
 801a984:	4620      	mov	r0, r4
 801a986:	4629      	mov	r1, r5
 801a988:	f7e5 fc9e 	bl	80002c8 <__aeabi_dsub>
 801a98c:	4642      	mov	r2, r8
 801a98e:	4606      	mov	r6, r0
 801a990:	460f      	mov	r7, r1
 801a992:	464b      	mov	r3, r9
 801a994:	4640      	mov	r0, r8
 801a996:	4649      	mov	r1, r9
 801a998:	f7e5 fe4e 	bl	8000638 <__aeabi_dmul>
 801a99c:	a35c      	add	r3, pc, #368	; (adr r3, 801ab10 <__ieee754_pow+0x9f8>)
 801a99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9a2:	4604      	mov	r4, r0
 801a9a4:	460d      	mov	r5, r1
 801a9a6:	f7e5 fe47 	bl	8000638 <__aeabi_dmul>
 801a9aa:	a35b      	add	r3, pc, #364	; (adr r3, 801ab18 <__ieee754_pow+0xa00>)
 801a9ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9b0:	f7e5 fc8a 	bl	80002c8 <__aeabi_dsub>
 801a9b4:	4622      	mov	r2, r4
 801a9b6:	462b      	mov	r3, r5
 801a9b8:	f7e5 fe3e 	bl	8000638 <__aeabi_dmul>
 801a9bc:	a358      	add	r3, pc, #352	; (adr r3, 801ab20 <__ieee754_pow+0xa08>)
 801a9be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9c2:	f7e5 fc83 	bl	80002cc <__adddf3>
 801a9c6:	4622      	mov	r2, r4
 801a9c8:	462b      	mov	r3, r5
 801a9ca:	f7e5 fe35 	bl	8000638 <__aeabi_dmul>
 801a9ce:	a356      	add	r3, pc, #344	; (adr r3, 801ab28 <__ieee754_pow+0xa10>)
 801a9d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9d4:	f7e5 fc78 	bl	80002c8 <__aeabi_dsub>
 801a9d8:	4622      	mov	r2, r4
 801a9da:	462b      	mov	r3, r5
 801a9dc:	f7e5 fe2c 	bl	8000638 <__aeabi_dmul>
 801a9e0:	a353      	add	r3, pc, #332	; (adr r3, 801ab30 <__ieee754_pow+0xa18>)
 801a9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a9e6:	f7e5 fc71 	bl	80002cc <__adddf3>
 801a9ea:	4622      	mov	r2, r4
 801a9ec:	462b      	mov	r3, r5
 801a9ee:	f7e5 fe23 	bl	8000638 <__aeabi_dmul>
 801a9f2:	4602      	mov	r2, r0
 801a9f4:	460b      	mov	r3, r1
 801a9f6:	4640      	mov	r0, r8
 801a9f8:	4649      	mov	r1, r9
 801a9fa:	f7e5 fc65 	bl	80002c8 <__aeabi_dsub>
 801a9fe:	4604      	mov	r4, r0
 801aa00:	460d      	mov	r5, r1
 801aa02:	4602      	mov	r2, r0
 801aa04:	460b      	mov	r3, r1
 801aa06:	4640      	mov	r0, r8
 801aa08:	4649      	mov	r1, r9
 801aa0a:	f7e5 fe15 	bl	8000638 <__aeabi_dmul>
 801aa0e:	2200      	movs	r2, #0
 801aa10:	ec41 0b19 	vmov	d9, r0, r1
 801aa14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801aa18:	4620      	mov	r0, r4
 801aa1a:	4629      	mov	r1, r5
 801aa1c:	f7e5 fc54 	bl	80002c8 <__aeabi_dsub>
 801aa20:	4602      	mov	r2, r0
 801aa22:	460b      	mov	r3, r1
 801aa24:	ec51 0b19 	vmov	r0, r1, d9
 801aa28:	f7e5 ff30 	bl	800088c <__aeabi_ddiv>
 801aa2c:	4632      	mov	r2, r6
 801aa2e:	4604      	mov	r4, r0
 801aa30:	460d      	mov	r5, r1
 801aa32:	463b      	mov	r3, r7
 801aa34:	4640      	mov	r0, r8
 801aa36:	4649      	mov	r1, r9
 801aa38:	f7e5 fdfe 	bl	8000638 <__aeabi_dmul>
 801aa3c:	4632      	mov	r2, r6
 801aa3e:	463b      	mov	r3, r7
 801aa40:	f7e5 fc44 	bl	80002cc <__adddf3>
 801aa44:	4602      	mov	r2, r0
 801aa46:	460b      	mov	r3, r1
 801aa48:	4620      	mov	r0, r4
 801aa4a:	4629      	mov	r1, r5
 801aa4c:	f7e5 fc3c 	bl	80002c8 <__aeabi_dsub>
 801aa50:	4642      	mov	r2, r8
 801aa52:	464b      	mov	r3, r9
 801aa54:	f7e5 fc38 	bl	80002c8 <__aeabi_dsub>
 801aa58:	460b      	mov	r3, r1
 801aa5a:	4602      	mov	r2, r0
 801aa5c:	493a      	ldr	r1, [pc, #232]	; (801ab48 <__ieee754_pow+0xa30>)
 801aa5e:	2000      	movs	r0, #0
 801aa60:	f7e5 fc32 	bl	80002c8 <__aeabi_dsub>
 801aa64:	e9cd 0100 	strd	r0, r1, [sp]
 801aa68:	9b01      	ldr	r3, [sp, #4]
 801aa6a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801aa6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801aa72:	da2f      	bge.n	801aad4 <__ieee754_pow+0x9bc>
 801aa74:	4650      	mov	r0, sl
 801aa76:	ed9d 0b00 	vldr	d0, [sp]
 801aa7a:	f000 f9cd 	bl	801ae18 <scalbn>
 801aa7e:	ec51 0b10 	vmov	r0, r1, d0
 801aa82:	ec53 2b18 	vmov	r2, r3, d8
 801aa86:	f7ff bbe0 	b.w	801a24a <__ieee754_pow+0x132>
 801aa8a:	4b30      	ldr	r3, [pc, #192]	; (801ab4c <__ieee754_pow+0xa34>)
 801aa8c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801aa90:	429e      	cmp	r6, r3
 801aa92:	f77f af0b 	ble.w	801a8ac <__ieee754_pow+0x794>
 801aa96:	4b2e      	ldr	r3, [pc, #184]	; (801ab50 <__ieee754_pow+0xa38>)
 801aa98:	440b      	add	r3, r1
 801aa9a:	4303      	orrs	r3, r0
 801aa9c:	d00b      	beq.n	801aab6 <__ieee754_pow+0x99e>
 801aa9e:	a326      	add	r3, pc, #152	; (adr r3, 801ab38 <__ieee754_pow+0xa20>)
 801aaa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aaa4:	ec51 0b18 	vmov	r0, r1, d8
 801aaa8:	f7e5 fdc6 	bl	8000638 <__aeabi_dmul>
 801aaac:	a322      	add	r3, pc, #136	; (adr r3, 801ab38 <__ieee754_pow+0xa20>)
 801aaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aab2:	f7ff bbca 	b.w	801a24a <__ieee754_pow+0x132>
 801aab6:	4622      	mov	r2, r4
 801aab8:	462b      	mov	r3, r5
 801aaba:	f7e5 fc05 	bl	80002c8 <__aeabi_dsub>
 801aabe:	4642      	mov	r2, r8
 801aac0:	464b      	mov	r3, r9
 801aac2:	f7e6 f83f 	bl	8000b44 <__aeabi_dcmpge>
 801aac6:	2800      	cmp	r0, #0
 801aac8:	f43f aef0 	beq.w	801a8ac <__ieee754_pow+0x794>
 801aacc:	e7e7      	b.n	801aa9e <__ieee754_pow+0x986>
 801aace:	f04f 0a00 	mov.w	sl, #0
 801aad2:	e717      	b.n	801a904 <__ieee754_pow+0x7ec>
 801aad4:	e9dd 0100 	ldrd	r0, r1, [sp]
 801aad8:	4619      	mov	r1, r3
 801aada:	e7d2      	b.n	801aa82 <__ieee754_pow+0x96a>
 801aadc:	491a      	ldr	r1, [pc, #104]	; (801ab48 <__ieee754_pow+0xa30>)
 801aade:	2000      	movs	r0, #0
 801aae0:	f7ff bb9e 	b.w	801a220 <__ieee754_pow+0x108>
 801aae4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801aae8:	f7ff bb9a 	b.w	801a220 <__ieee754_pow+0x108>
 801aaec:	9000      	str	r0, [sp, #0]
 801aaee:	f7ff bb76 	b.w	801a1de <__ieee754_pow+0xc6>
 801aaf2:	2100      	movs	r1, #0
 801aaf4:	f7ff bb60 	b.w	801a1b8 <__ieee754_pow+0xa0>
 801aaf8:	00000000 	.word	0x00000000
 801aafc:	3fe62e43 	.word	0x3fe62e43
 801ab00:	fefa39ef 	.word	0xfefa39ef
 801ab04:	3fe62e42 	.word	0x3fe62e42
 801ab08:	0ca86c39 	.word	0x0ca86c39
 801ab0c:	be205c61 	.word	0xbe205c61
 801ab10:	72bea4d0 	.word	0x72bea4d0
 801ab14:	3e663769 	.word	0x3e663769
 801ab18:	c5d26bf1 	.word	0xc5d26bf1
 801ab1c:	3ebbbd41 	.word	0x3ebbbd41
 801ab20:	af25de2c 	.word	0xaf25de2c
 801ab24:	3f11566a 	.word	0x3f11566a
 801ab28:	16bebd93 	.word	0x16bebd93
 801ab2c:	3f66c16c 	.word	0x3f66c16c
 801ab30:	5555553e 	.word	0x5555553e
 801ab34:	3fc55555 	.word	0x3fc55555
 801ab38:	c2f8f359 	.word	0xc2f8f359
 801ab3c:	01a56e1f 	.word	0x01a56e1f
 801ab40:	3fe00000 	.word	0x3fe00000
 801ab44:	000fffff 	.word	0x000fffff
 801ab48:	3ff00000 	.word	0x3ff00000
 801ab4c:	4090cbff 	.word	0x4090cbff
 801ab50:	3f6f3400 	.word	0x3f6f3400
 801ab54:	652b82fe 	.word	0x652b82fe
 801ab58:	3c971547 	.word	0x3c971547

0801ab5c <__ieee754_sqrt>:
 801ab5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab60:	ec55 4b10 	vmov	r4, r5, d0
 801ab64:	4e56      	ldr	r6, [pc, #344]	; (801acc0 <__ieee754_sqrt+0x164>)
 801ab66:	43ae      	bics	r6, r5
 801ab68:	ee10 0a10 	vmov	r0, s0
 801ab6c:	ee10 3a10 	vmov	r3, s0
 801ab70:	4629      	mov	r1, r5
 801ab72:	462a      	mov	r2, r5
 801ab74:	d110      	bne.n	801ab98 <__ieee754_sqrt+0x3c>
 801ab76:	ee10 2a10 	vmov	r2, s0
 801ab7a:	462b      	mov	r3, r5
 801ab7c:	f7e5 fd5c 	bl	8000638 <__aeabi_dmul>
 801ab80:	4602      	mov	r2, r0
 801ab82:	460b      	mov	r3, r1
 801ab84:	4620      	mov	r0, r4
 801ab86:	4629      	mov	r1, r5
 801ab88:	f7e5 fba0 	bl	80002cc <__adddf3>
 801ab8c:	4604      	mov	r4, r0
 801ab8e:	460d      	mov	r5, r1
 801ab90:	ec45 4b10 	vmov	d0, r4, r5
 801ab94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ab98:	2d00      	cmp	r5, #0
 801ab9a:	dc10      	bgt.n	801abbe <__ieee754_sqrt+0x62>
 801ab9c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801aba0:	4330      	orrs	r0, r6
 801aba2:	d0f5      	beq.n	801ab90 <__ieee754_sqrt+0x34>
 801aba4:	b15d      	cbz	r5, 801abbe <__ieee754_sqrt+0x62>
 801aba6:	ee10 2a10 	vmov	r2, s0
 801abaa:	462b      	mov	r3, r5
 801abac:	ee10 0a10 	vmov	r0, s0
 801abb0:	f7e5 fb8a 	bl	80002c8 <__aeabi_dsub>
 801abb4:	4602      	mov	r2, r0
 801abb6:	460b      	mov	r3, r1
 801abb8:	f7e5 fe68 	bl	800088c <__aeabi_ddiv>
 801abbc:	e7e6      	b.n	801ab8c <__ieee754_sqrt+0x30>
 801abbe:	1509      	asrs	r1, r1, #20
 801abc0:	d076      	beq.n	801acb0 <__ieee754_sqrt+0x154>
 801abc2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801abc6:	07ce      	lsls	r6, r1, #31
 801abc8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801abcc:	bf5e      	ittt	pl
 801abce:	0fda      	lsrpl	r2, r3, #31
 801abd0:	005b      	lslpl	r3, r3, #1
 801abd2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 801abd6:	0fda      	lsrs	r2, r3, #31
 801abd8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801abdc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 801abe0:	2000      	movs	r0, #0
 801abe2:	106d      	asrs	r5, r5, #1
 801abe4:	005b      	lsls	r3, r3, #1
 801abe6:	f04f 0e16 	mov.w	lr, #22
 801abea:	4684      	mov	ip, r0
 801abec:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 801abf0:	eb0c 0401 	add.w	r4, ip, r1
 801abf4:	4294      	cmp	r4, r2
 801abf6:	bfde      	ittt	le
 801abf8:	1b12      	suble	r2, r2, r4
 801abfa:	eb04 0c01 	addle.w	ip, r4, r1
 801abfe:	1840      	addle	r0, r0, r1
 801ac00:	0052      	lsls	r2, r2, #1
 801ac02:	f1be 0e01 	subs.w	lr, lr, #1
 801ac06:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801ac0a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801ac0e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ac12:	d1ed      	bne.n	801abf0 <__ieee754_sqrt+0x94>
 801ac14:	4671      	mov	r1, lr
 801ac16:	2720      	movs	r7, #32
 801ac18:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801ac1c:	4562      	cmp	r2, ip
 801ac1e:	eb04 060e 	add.w	r6, r4, lr
 801ac22:	dc02      	bgt.n	801ac2a <__ieee754_sqrt+0xce>
 801ac24:	d113      	bne.n	801ac4e <__ieee754_sqrt+0xf2>
 801ac26:	429e      	cmp	r6, r3
 801ac28:	d811      	bhi.n	801ac4e <__ieee754_sqrt+0xf2>
 801ac2a:	2e00      	cmp	r6, #0
 801ac2c:	eb06 0e04 	add.w	lr, r6, r4
 801ac30:	da43      	bge.n	801acba <__ieee754_sqrt+0x15e>
 801ac32:	f1be 0f00 	cmp.w	lr, #0
 801ac36:	db40      	blt.n	801acba <__ieee754_sqrt+0x15e>
 801ac38:	f10c 0801 	add.w	r8, ip, #1
 801ac3c:	eba2 020c 	sub.w	r2, r2, ip
 801ac40:	429e      	cmp	r6, r3
 801ac42:	bf88      	it	hi
 801ac44:	f102 32ff 	addhi.w	r2, r2, #4294967295
 801ac48:	1b9b      	subs	r3, r3, r6
 801ac4a:	4421      	add	r1, r4
 801ac4c:	46c4      	mov	ip, r8
 801ac4e:	0052      	lsls	r2, r2, #1
 801ac50:	3f01      	subs	r7, #1
 801ac52:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801ac56:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801ac5a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801ac5e:	d1dd      	bne.n	801ac1c <__ieee754_sqrt+0xc0>
 801ac60:	4313      	orrs	r3, r2
 801ac62:	d006      	beq.n	801ac72 <__ieee754_sqrt+0x116>
 801ac64:	1c4c      	adds	r4, r1, #1
 801ac66:	bf13      	iteet	ne
 801ac68:	3101      	addne	r1, #1
 801ac6a:	3001      	addeq	r0, #1
 801ac6c:	4639      	moveq	r1, r7
 801ac6e:	f021 0101 	bicne.w	r1, r1, #1
 801ac72:	1043      	asrs	r3, r0, #1
 801ac74:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801ac78:	0849      	lsrs	r1, r1, #1
 801ac7a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801ac7e:	07c2      	lsls	r2, r0, #31
 801ac80:	bf48      	it	mi
 801ac82:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 801ac86:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801ac8a:	460c      	mov	r4, r1
 801ac8c:	463d      	mov	r5, r7
 801ac8e:	e77f      	b.n	801ab90 <__ieee754_sqrt+0x34>
 801ac90:	0ada      	lsrs	r2, r3, #11
 801ac92:	3815      	subs	r0, #21
 801ac94:	055b      	lsls	r3, r3, #21
 801ac96:	2a00      	cmp	r2, #0
 801ac98:	d0fa      	beq.n	801ac90 <__ieee754_sqrt+0x134>
 801ac9a:	02d7      	lsls	r7, r2, #11
 801ac9c:	d50a      	bpl.n	801acb4 <__ieee754_sqrt+0x158>
 801ac9e:	f1c1 0420 	rsb	r4, r1, #32
 801aca2:	fa23 f404 	lsr.w	r4, r3, r4
 801aca6:	1e4d      	subs	r5, r1, #1
 801aca8:	408b      	lsls	r3, r1
 801acaa:	4322      	orrs	r2, r4
 801acac:	1b41      	subs	r1, r0, r5
 801acae:	e788      	b.n	801abc2 <__ieee754_sqrt+0x66>
 801acb0:	4608      	mov	r0, r1
 801acb2:	e7f0      	b.n	801ac96 <__ieee754_sqrt+0x13a>
 801acb4:	0052      	lsls	r2, r2, #1
 801acb6:	3101      	adds	r1, #1
 801acb8:	e7ef      	b.n	801ac9a <__ieee754_sqrt+0x13e>
 801acba:	46e0      	mov	r8, ip
 801acbc:	e7be      	b.n	801ac3c <__ieee754_sqrt+0xe0>
 801acbe:	bf00      	nop
 801acc0:	7ff00000 	.word	0x7ff00000

0801acc4 <fabs>:
 801acc4:	ec51 0b10 	vmov	r0, r1, d0
 801acc8:	ee10 2a10 	vmov	r2, s0
 801accc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801acd0:	ec43 2b10 	vmov	d0, r2, r3
 801acd4:	4770      	bx	lr

0801acd6 <finite>:
 801acd6:	b082      	sub	sp, #8
 801acd8:	ed8d 0b00 	vstr	d0, [sp]
 801acdc:	9801      	ldr	r0, [sp, #4]
 801acde:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801ace2:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801ace6:	0fc0      	lsrs	r0, r0, #31
 801ace8:	b002      	add	sp, #8
 801acea:	4770      	bx	lr
 801acec:	0000      	movs	r0, r0
	...

0801acf0 <nan>:
 801acf0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 801acf8 <nan+0x8>
 801acf4:	4770      	bx	lr
 801acf6:	bf00      	nop
 801acf8:	00000000 	.word	0x00000000
 801acfc:	7ff80000 	.word	0x7ff80000

0801ad00 <rint>:
 801ad00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ad02:	ec51 0b10 	vmov	r0, r1, d0
 801ad06:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ad0a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 801ad0e:	2e13      	cmp	r6, #19
 801ad10:	ee10 4a10 	vmov	r4, s0
 801ad14:	460b      	mov	r3, r1
 801ad16:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 801ad1a:	dc58      	bgt.n	801adce <rint+0xce>
 801ad1c:	2e00      	cmp	r6, #0
 801ad1e:	da2b      	bge.n	801ad78 <rint+0x78>
 801ad20:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801ad24:	4302      	orrs	r2, r0
 801ad26:	d023      	beq.n	801ad70 <rint+0x70>
 801ad28:	f3c1 0213 	ubfx	r2, r1, #0, #20
 801ad2c:	4302      	orrs	r2, r0
 801ad2e:	4254      	negs	r4, r2
 801ad30:	4314      	orrs	r4, r2
 801ad32:	0c4b      	lsrs	r3, r1, #17
 801ad34:	0b24      	lsrs	r4, r4, #12
 801ad36:	045b      	lsls	r3, r3, #17
 801ad38:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 801ad3c:	ea44 0103 	orr.w	r1, r4, r3
 801ad40:	4b32      	ldr	r3, [pc, #200]	; (801ae0c <rint+0x10c>)
 801ad42:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 801ad46:	e9d3 6700 	ldrd	r6, r7, [r3]
 801ad4a:	4602      	mov	r2, r0
 801ad4c:	460b      	mov	r3, r1
 801ad4e:	4630      	mov	r0, r6
 801ad50:	4639      	mov	r1, r7
 801ad52:	f7e5 fabb 	bl	80002cc <__adddf3>
 801ad56:	e9cd 0100 	strd	r0, r1, [sp]
 801ad5a:	463b      	mov	r3, r7
 801ad5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ad60:	4632      	mov	r2, r6
 801ad62:	f7e5 fab1 	bl	80002c8 <__aeabi_dsub>
 801ad66:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801ad6a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801ad6e:	4639      	mov	r1, r7
 801ad70:	ec41 0b10 	vmov	d0, r0, r1
 801ad74:	b003      	add	sp, #12
 801ad76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ad78:	4a25      	ldr	r2, [pc, #148]	; (801ae10 <rint+0x110>)
 801ad7a:	4132      	asrs	r2, r6
 801ad7c:	ea01 0702 	and.w	r7, r1, r2
 801ad80:	4307      	orrs	r7, r0
 801ad82:	d0f5      	beq.n	801ad70 <rint+0x70>
 801ad84:	0851      	lsrs	r1, r2, #1
 801ad86:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801ad8a:	4314      	orrs	r4, r2
 801ad8c:	d00c      	beq.n	801ada8 <rint+0xa8>
 801ad8e:	ea23 0201 	bic.w	r2, r3, r1
 801ad92:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801ad96:	2e13      	cmp	r6, #19
 801ad98:	fa43 f606 	asr.w	r6, r3, r6
 801ad9c:	bf0c      	ite	eq
 801ad9e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 801ada2:	2400      	movne	r4, #0
 801ada4:	ea42 0306 	orr.w	r3, r2, r6
 801ada8:	4918      	ldr	r1, [pc, #96]	; (801ae0c <rint+0x10c>)
 801adaa:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801adae:	4622      	mov	r2, r4
 801adb0:	e9d5 4500 	ldrd	r4, r5, [r5]
 801adb4:	4620      	mov	r0, r4
 801adb6:	4629      	mov	r1, r5
 801adb8:	f7e5 fa88 	bl	80002cc <__adddf3>
 801adbc:	e9cd 0100 	strd	r0, r1, [sp]
 801adc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801adc4:	4622      	mov	r2, r4
 801adc6:	462b      	mov	r3, r5
 801adc8:	f7e5 fa7e 	bl	80002c8 <__aeabi_dsub>
 801adcc:	e7d0      	b.n	801ad70 <rint+0x70>
 801adce:	2e33      	cmp	r6, #51	; 0x33
 801add0:	dd07      	ble.n	801ade2 <rint+0xe2>
 801add2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801add6:	d1cb      	bne.n	801ad70 <rint+0x70>
 801add8:	ee10 2a10 	vmov	r2, s0
 801addc:	f7e5 fa76 	bl	80002cc <__adddf3>
 801ade0:	e7c6      	b.n	801ad70 <rint+0x70>
 801ade2:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 801ade6:	f04f 36ff 	mov.w	r6, #4294967295
 801adea:	40d6      	lsrs	r6, r2
 801adec:	4230      	tst	r0, r6
 801adee:	d0bf      	beq.n	801ad70 <rint+0x70>
 801adf0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 801adf4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 801adf8:	bf1f      	itttt	ne
 801adfa:	ea24 0101 	bicne.w	r1, r4, r1
 801adfe:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 801ae02:	fa44 f202 	asrne.w	r2, r4, r2
 801ae06:	ea41 0402 	orrne.w	r4, r1, r2
 801ae0a:	e7cd      	b.n	801ada8 <rint+0xa8>
 801ae0c:	08022ec0 	.word	0x08022ec0
 801ae10:	000fffff 	.word	0x000fffff
 801ae14:	00000000 	.word	0x00000000

0801ae18 <scalbn>:
 801ae18:	b570      	push	{r4, r5, r6, lr}
 801ae1a:	ec55 4b10 	vmov	r4, r5, d0
 801ae1e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801ae22:	4606      	mov	r6, r0
 801ae24:	462b      	mov	r3, r5
 801ae26:	b99a      	cbnz	r2, 801ae50 <scalbn+0x38>
 801ae28:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801ae2c:	4323      	orrs	r3, r4
 801ae2e:	d036      	beq.n	801ae9e <scalbn+0x86>
 801ae30:	4b39      	ldr	r3, [pc, #228]	; (801af18 <scalbn+0x100>)
 801ae32:	4629      	mov	r1, r5
 801ae34:	ee10 0a10 	vmov	r0, s0
 801ae38:	2200      	movs	r2, #0
 801ae3a:	f7e5 fbfd 	bl	8000638 <__aeabi_dmul>
 801ae3e:	4b37      	ldr	r3, [pc, #220]	; (801af1c <scalbn+0x104>)
 801ae40:	429e      	cmp	r6, r3
 801ae42:	4604      	mov	r4, r0
 801ae44:	460d      	mov	r5, r1
 801ae46:	da10      	bge.n	801ae6a <scalbn+0x52>
 801ae48:	a32b      	add	r3, pc, #172	; (adr r3, 801aef8 <scalbn+0xe0>)
 801ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ae4e:	e03a      	b.n	801aec6 <scalbn+0xae>
 801ae50:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801ae54:	428a      	cmp	r2, r1
 801ae56:	d10c      	bne.n	801ae72 <scalbn+0x5a>
 801ae58:	ee10 2a10 	vmov	r2, s0
 801ae5c:	4620      	mov	r0, r4
 801ae5e:	4629      	mov	r1, r5
 801ae60:	f7e5 fa34 	bl	80002cc <__adddf3>
 801ae64:	4604      	mov	r4, r0
 801ae66:	460d      	mov	r5, r1
 801ae68:	e019      	b.n	801ae9e <scalbn+0x86>
 801ae6a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801ae6e:	460b      	mov	r3, r1
 801ae70:	3a36      	subs	r2, #54	; 0x36
 801ae72:	4432      	add	r2, r6
 801ae74:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801ae78:	428a      	cmp	r2, r1
 801ae7a:	dd08      	ble.n	801ae8e <scalbn+0x76>
 801ae7c:	2d00      	cmp	r5, #0
 801ae7e:	a120      	add	r1, pc, #128	; (adr r1, 801af00 <scalbn+0xe8>)
 801ae80:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae84:	da1c      	bge.n	801aec0 <scalbn+0xa8>
 801ae86:	a120      	add	r1, pc, #128	; (adr r1, 801af08 <scalbn+0xf0>)
 801ae88:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ae8c:	e018      	b.n	801aec0 <scalbn+0xa8>
 801ae8e:	2a00      	cmp	r2, #0
 801ae90:	dd08      	ble.n	801aea4 <scalbn+0x8c>
 801ae92:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801ae96:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801ae9a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801ae9e:	ec45 4b10 	vmov	d0, r4, r5
 801aea2:	bd70      	pop	{r4, r5, r6, pc}
 801aea4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801aea8:	da19      	bge.n	801aede <scalbn+0xc6>
 801aeaa:	f24c 3350 	movw	r3, #50000	; 0xc350
 801aeae:	429e      	cmp	r6, r3
 801aeb0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801aeb4:	dd0a      	ble.n	801aecc <scalbn+0xb4>
 801aeb6:	a112      	add	r1, pc, #72	; (adr r1, 801af00 <scalbn+0xe8>)
 801aeb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aebc:	2b00      	cmp	r3, #0
 801aebe:	d1e2      	bne.n	801ae86 <scalbn+0x6e>
 801aec0:	a30f      	add	r3, pc, #60	; (adr r3, 801af00 <scalbn+0xe8>)
 801aec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801aec6:	f7e5 fbb7 	bl	8000638 <__aeabi_dmul>
 801aeca:	e7cb      	b.n	801ae64 <scalbn+0x4c>
 801aecc:	a10a      	add	r1, pc, #40	; (adr r1, 801aef8 <scalbn+0xe0>)
 801aece:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aed2:	2b00      	cmp	r3, #0
 801aed4:	d0b8      	beq.n	801ae48 <scalbn+0x30>
 801aed6:	a10e      	add	r1, pc, #56	; (adr r1, 801af10 <scalbn+0xf8>)
 801aed8:	e9d1 0100 	ldrd	r0, r1, [r1]
 801aedc:	e7b4      	b.n	801ae48 <scalbn+0x30>
 801aede:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801aee2:	3236      	adds	r2, #54	; 0x36
 801aee4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801aee8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801aeec:	4620      	mov	r0, r4
 801aeee:	4b0c      	ldr	r3, [pc, #48]	; (801af20 <scalbn+0x108>)
 801aef0:	2200      	movs	r2, #0
 801aef2:	e7e8      	b.n	801aec6 <scalbn+0xae>
 801aef4:	f3af 8000 	nop.w
 801aef8:	c2f8f359 	.word	0xc2f8f359
 801aefc:	01a56e1f 	.word	0x01a56e1f
 801af00:	8800759c 	.word	0x8800759c
 801af04:	7e37e43c 	.word	0x7e37e43c
 801af08:	8800759c 	.word	0x8800759c
 801af0c:	fe37e43c 	.word	0xfe37e43c
 801af10:	c2f8f359 	.word	0xc2f8f359
 801af14:	81a56e1f 	.word	0x81a56e1f
 801af18:	43500000 	.word	0x43500000
 801af1c:	ffff3cb0 	.word	0xffff3cb0
 801af20:	3c900000 	.word	0x3c900000

0801af24 <abort>:
 801af24:	b508      	push	{r3, lr}
 801af26:	2006      	movs	r0, #6
 801af28:	f001 fd5e 	bl	801c9e8 <raise>
 801af2c:	2001      	movs	r0, #1
 801af2e:	f7e8 fa4b 	bl	80033c8 <_exit>
	...

0801af34 <__errno>:
 801af34:	4b01      	ldr	r3, [pc, #4]	; (801af3c <__errno+0x8>)
 801af36:	6818      	ldr	r0, [r3, #0]
 801af38:	4770      	bx	lr
 801af3a:	bf00      	nop
 801af3c:	200001fc 	.word	0x200001fc

0801af40 <std>:
 801af40:	2300      	movs	r3, #0
 801af42:	b510      	push	{r4, lr}
 801af44:	4604      	mov	r4, r0
 801af46:	e9c0 3300 	strd	r3, r3, [r0]
 801af4a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801af4e:	6083      	str	r3, [r0, #8]
 801af50:	8181      	strh	r1, [r0, #12]
 801af52:	6643      	str	r3, [r0, #100]	; 0x64
 801af54:	81c2      	strh	r2, [r0, #14]
 801af56:	6183      	str	r3, [r0, #24]
 801af58:	4619      	mov	r1, r3
 801af5a:	2208      	movs	r2, #8
 801af5c:	305c      	adds	r0, #92	; 0x5c
 801af5e:	f000 fa63 	bl	801b428 <memset>
 801af62:	4b05      	ldr	r3, [pc, #20]	; (801af78 <std+0x38>)
 801af64:	6263      	str	r3, [r4, #36]	; 0x24
 801af66:	4b05      	ldr	r3, [pc, #20]	; (801af7c <std+0x3c>)
 801af68:	62a3      	str	r3, [r4, #40]	; 0x28
 801af6a:	4b05      	ldr	r3, [pc, #20]	; (801af80 <std+0x40>)
 801af6c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801af6e:	4b05      	ldr	r3, [pc, #20]	; (801af84 <std+0x44>)
 801af70:	6224      	str	r4, [r4, #32]
 801af72:	6323      	str	r3, [r4, #48]	; 0x30
 801af74:	bd10      	pop	{r4, pc}
 801af76:	bf00      	nop
 801af78:	0801cab9 	.word	0x0801cab9
 801af7c:	0801cadf 	.word	0x0801cadf
 801af80:	0801cb17 	.word	0x0801cb17
 801af84:	0801cb3b 	.word	0x0801cb3b

0801af88 <_cleanup_r>:
 801af88:	4901      	ldr	r1, [pc, #4]	; (801af90 <_cleanup_r+0x8>)
 801af8a:	f000 b8af 	b.w	801b0ec <_fwalk_reent>
 801af8e:	bf00      	nop
 801af90:	0801ef05 	.word	0x0801ef05

0801af94 <__sfmoreglue>:
 801af94:	b570      	push	{r4, r5, r6, lr}
 801af96:	1e4a      	subs	r2, r1, #1
 801af98:	2568      	movs	r5, #104	; 0x68
 801af9a:	4355      	muls	r5, r2
 801af9c:	460e      	mov	r6, r1
 801af9e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801afa2:	f000 fd17 	bl	801b9d4 <_malloc_r>
 801afa6:	4604      	mov	r4, r0
 801afa8:	b140      	cbz	r0, 801afbc <__sfmoreglue+0x28>
 801afaa:	2100      	movs	r1, #0
 801afac:	e9c0 1600 	strd	r1, r6, [r0]
 801afb0:	300c      	adds	r0, #12
 801afb2:	60a0      	str	r0, [r4, #8]
 801afb4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801afb8:	f000 fa36 	bl	801b428 <memset>
 801afbc:	4620      	mov	r0, r4
 801afbe:	bd70      	pop	{r4, r5, r6, pc}

0801afc0 <__sfp_lock_acquire>:
 801afc0:	4801      	ldr	r0, [pc, #4]	; (801afc8 <__sfp_lock_acquire+0x8>)
 801afc2:	f000 b9f5 	b.w	801b3b0 <__retarget_lock_acquire_recursive>
 801afc6:	bf00      	nop
 801afc8:	20008fcc 	.word	0x20008fcc

0801afcc <__sfp_lock_release>:
 801afcc:	4801      	ldr	r0, [pc, #4]	; (801afd4 <__sfp_lock_release+0x8>)
 801afce:	f000 b9f1 	b.w	801b3b4 <__retarget_lock_release_recursive>
 801afd2:	bf00      	nop
 801afd4:	20008fcc 	.word	0x20008fcc

0801afd8 <__sinit_lock_acquire>:
 801afd8:	4801      	ldr	r0, [pc, #4]	; (801afe0 <__sinit_lock_acquire+0x8>)
 801afda:	f000 b9e9 	b.w	801b3b0 <__retarget_lock_acquire_recursive>
 801afde:	bf00      	nop
 801afe0:	20008fc7 	.word	0x20008fc7

0801afe4 <__sinit_lock_release>:
 801afe4:	4801      	ldr	r0, [pc, #4]	; (801afec <__sinit_lock_release+0x8>)
 801afe6:	f000 b9e5 	b.w	801b3b4 <__retarget_lock_release_recursive>
 801afea:	bf00      	nop
 801afec:	20008fc7 	.word	0x20008fc7

0801aff0 <__sinit>:
 801aff0:	b510      	push	{r4, lr}
 801aff2:	4604      	mov	r4, r0
 801aff4:	f7ff fff0 	bl	801afd8 <__sinit_lock_acquire>
 801aff8:	69a3      	ldr	r3, [r4, #24]
 801affa:	b11b      	cbz	r3, 801b004 <__sinit+0x14>
 801affc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b000:	f7ff bff0 	b.w	801afe4 <__sinit_lock_release>
 801b004:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801b008:	6523      	str	r3, [r4, #80]	; 0x50
 801b00a:	4b13      	ldr	r3, [pc, #76]	; (801b058 <__sinit+0x68>)
 801b00c:	4a13      	ldr	r2, [pc, #76]	; (801b05c <__sinit+0x6c>)
 801b00e:	681b      	ldr	r3, [r3, #0]
 801b010:	62a2      	str	r2, [r4, #40]	; 0x28
 801b012:	42a3      	cmp	r3, r4
 801b014:	bf04      	itt	eq
 801b016:	2301      	moveq	r3, #1
 801b018:	61a3      	streq	r3, [r4, #24]
 801b01a:	4620      	mov	r0, r4
 801b01c:	f000 f820 	bl	801b060 <__sfp>
 801b020:	6060      	str	r0, [r4, #4]
 801b022:	4620      	mov	r0, r4
 801b024:	f000 f81c 	bl	801b060 <__sfp>
 801b028:	60a0      	str	r0, [r4, #8]
 801b02a:	4620      	mov	r0, r4
 801b02c:	f000 f818 	bl	801b060 <__sfp>
 801b030:	2200      	movs	r2, #0
 801b032:	60e0      	str	r0, [r4, #12]
 801b034:	2104      	movs	r1, #4
 801b036:	6860      	ldr	r0, [r4, #4]
 801b038:	f7ff ff82 	bl	801af40 <std>
 801b03c:	68a0      	ldr	r0, [r4, #8]
 801b03e:	2201      	movs	r2, #1
 801b040:	2109      	movs	r1, #9
 801b042:	f7ff ff7d 	bl	801af40 <std>
 801b046:	68e0      	ldr	r0, [r4, #12]
 801b048:	2202      	movs	r2, #2
 801b04a:	2112      	movs	r1, #18
 801b04c:	f7ff ff78 	bl	801af40 <std>
 801b050:	2301      	movs	r3, #1
 801b052:	61a3      	str	r3, [r4, #24]
 801b054:	e7d2      	b.n	801affc <__sinit+0xc>
 801b056:	bf00      	nop
 801b058:	08023034 	.word	0x08023034
 801b05c:	0801af89 	.word	0x0801af89

0801b060 <__sfp>:
 801b060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b062:	4607      	mov	r7, r0
 801b064:	f7ff ffac 	bl	801afc0 <__sfp_lock_acquire>
 801b068:	4b1e      	ldr	r3, [pc, #120]	; (801b0e4 <__sfp+0x84>)
 801b06a:	681e      	ldr	r6, [r3, #0]
 801b06c:	69b3      	ldr	r3, [r6, #24]
 801b06e:	b913      	cbnz	r3, 801b076 <__sfp+0x16>
 801b070:	4630      	mov	r0, r6
 801b072:	f7ff ffbd 	bl	801aff0 <__sinit>
 801b076:	3648      	adds	r6, #72	; 0x48
 801b078:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801b07c:	3b01      	subs	r3, #1
 801b07e:	d503      	bpl.n	801b088 <__sfp+0x28>
 801b080:	6833      	ldr	r3, [r6, #0]
 801b082:	b30b      	cbz	r3, 801b0c8 <__sfp+0x68>
 801b084:	6836      	ldr	r6, [r6, #0]
 801b086:	e7f7      	b.n	801b078 <__sfp+0x18>
 801b088:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801b08c:	b9d5      	cbnz	r5, 801b0c4 <__sfp+0x64>
 801b08e:	4b16      	ldr	r3, [pc, #88]	; (801b0e8 <__sfp+0x88>)
 801b090:	60e3      	str	r3, [r4, #12]
 801b092:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801b096:	6665      	str	r5, [r4, #100]	; 0x64
 801b098:	f000 f988 	bl	801b3ac <__retarget_lock_init_recursive>
 801b09c:	f7ff ff96 	bl	801afcc <__sfp_lock_release>
 801b0a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801b0a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801b0a8:	6025      	str	r5, [r4, #0]
 801b0aa:	61a5      	str	r5, [r4, #24]
 801b0ac:	2208      	movs	r2, #8
 801b0ae:	4629      	mov	r1, r5
 801b0b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801b0b4:	f000 f9b8 	bl	801b428 <memset>
 801b0b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801b0bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801b0c0:	4620      	mov	r0, r4
 801b0c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b0c4:	3468      	adds	r4, #104	; 0x68
 801b0c6:	e7d9      	b.n	801b07c <__sfp+0x1c>
 801b0c8:	2104      	movs	r1, #4
 801b0ca:	4638      	mov	r0, r7
 801b0cc:	f7ff ff62 	bl	801af94 <__sfmoreglue>
 801b0d0:	4604      	mov	r4, r0
 801b0d2:	6030      	str	r0, [r6, #0]
 801b0d4:	2800      	cmp	r0, #0
 801b0d6:	d1d5      	bne.n	801b084 <__sfp+0x24>
 801b0d8:	f7ff ff78 	bl	801afcc <__sfp_lock_release>
 801b0dc:	230c      	movs	r3, #12
 801b0de:	603b      	str	r3, [r7, #0]
 801b0e0:	e7ee      	b.n	801b0c0 <__sfp+0x60>
 801b0e2:	bf00      	nop
 801b0e4:	08023034 	.word	0x08023034
 801b0e8:	ffff0001 	.word	0xffff0001

0801b0ec <_fwalk_reent>:
 801b0ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b0f0:	4606      	mov	r6, r0
 801b0f2:	4688      	mov	r8, r1
 801b0f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801b0f8:	2700      	movs	r7, #0
 801b0fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801b0fe:	f1b9 0901 	subs.w	r9, r9, #1
 801b102:	d505      	bpl.n	801b110 <_fwalk_reent+0x24>
 801b104:	6824      	ldr	r4, [r4, #0]
 801b106:	2c00      	cmp	r4, #0
 801b108:	d1f7      	bne.n	801b0fa <_fwalk_reent+0xe>
 801b10a:	4638      	mov	r0, r7
 801b10c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b110:	89ab      	ldrh	r3, [r5, #12]
 801b112:	2b01      	cmp	r3, #1
 801b114:	d907      	bls.n	801b126 <_fwalk_reent+0x3a>
 801b116:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801b11a:	3301      	adds	r3, #1
 801b11c:	d003      	beq.n	801b126 <_fwalk_reent+0x3a>
 801b11e:	4629      	mov	r1, r5
 801b120:	4630      	mov	r0, r6
 801b122:	47c0      	blx	r8
 801b124:	4307      	orrs	r7, r0
 801b126:	3568      	adds	r5, #104	; 0x68
 801b128:	e7e9      	b.n	801b0fe <_fwalk_reent+0x12>
	...

0801b12c <__libc_init_array>:
 801b12c:	b570      	push	{r4, r5, r6, lr}
 801b12e:	4d0d      	ldr	r5, [pc, #52]	; (801b164 <__libc_init_array+0x38>)
 801b130:	4c0d      	ldr	r4, [pc, #52]	; (801b168 <__libc_init_array+0x3c>)
 801b132:	1b64      	subs	r4, r4, r5
 801b134:	10a4      	asrs	r4, r4, #2
 801b136:	2600      	movs	r6, #0
 801b138:	42a6      	cmp	r6, r4
 801b13a:	d109      	bne.n	801b150 <__libc_init_array+0x24>
 801b13c:	4d0b      	ldr	r5, [pc, #44]	; (801b16c <__libc_init_array+0x40>)
 801b13e:	4c0c      	ldr	r4, [pc, #48]	; (801b170 <__libc_init_array+0x44>)
 801b140:	f005 ffba 	bl	80210b8 <_init>
 801b144:	1b64      	subs	r4, r4, r5
 801b146:	10a4      	asrs	r4, r4, #2
 801b148:	2600      	movs	r6, #0
 801b14a:	42a6      	cmp	r6, r4
 801b14c:	d105      	bne.n	801b15a <__libc_init_array+0x2e>
 801b14e:	bd70      	pop	{r4, r5, r6, pc}
 801b150:	f855 3b04 	ldr.w	r3, [r5], #4
 801b154:	4798      	blx	r3
 801b156:	3601      	adds	r6, #1
 801b158:	e7ee      	b.n	801b138 <__libc_init_array+0xc>
 801b15a:	f855 3b04 	ldr.w	r3, [r5], #4
 801b15e:	4798      	blx	r3
 801b160:	3601      	adds	r6, #1
 801b162:	e7f2      	b.n	801b14a <__libc_init_array+0x1e>
 801b164:	08023500 	.word	0x08023500
 801b168:	08023500 	.word	0x08023500
 801b16c:	08023500 	.word	0x08023500
 801b170:	08023508 	.word	0x08023508

0801b174 <isxdigit>:
 801b174:	4b02      	ldr	r3, [pc, #8]	; (801b180 <isxdigit+0xc>)
 801b176:	4418      	add	r0, r3
 801b178:	7840      	ldrb	r0, [r0, #1]
 801b17a:	f000 0044 	and.w	r0, r0, #68	; 0x44
 801b17e:	4770      	bx	lr
 801b180:	08022ed0 	.word	0x08022ed0

0801b184 <localtime>:
 801b184:	b538      	push	{r3, r4, r5, lr}
 801b186:	4b0b      	ldr	r3, [pc, #44]	; (801b1b4 <localtime+0x30>)
 801b188:	681d      	ldr	r5, [r3, #0]
 801b18a:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 801b18c:	4604      	mov	r4, r0
 801b18e:	b953      	cbnz	r3, 801b1a6 <localtime+0x22>
 801b190:	2024      	movs	r0, #36	; 0x24
 801b192:	f000 f911 	bl	801b3b8 <malloc>
 801b196:	4602      	mov	r2, r0
 801b198:	63e8      	str	r0, [r5, #60]	; 0x3c
 801b19a:	b920      	cbnz	r0, 801b1a6 <localtime+0x22>
 801b19c:	4b06      	ldr	r3, [pc, #24]	; (801b1b8 <localtime+0x34>)
 801b19e:	4807      	ldr	r0, [pc, #28]	; (801b1bc <localtime+0x38>)
 801b1a0:	2132      	movs	r1, #50	; 0x32
 801b1a2:	f002 ff6f 	bl	801e084 <__assert_func>
 801b1a6:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 801b1a8:	4620      	mov	r0, r4
 801b1aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b1ae:	f000 b807 	b.w	801b1c0 <localtime_r>
 801b1b2:	bf00      	nop
 801b1b4:	200001fc 	.word	0x200001fc
 801b1b8:	08023038 	.word	0x08023038
 801b1bc:	0802304f 	.word	0x0802304f

0801b1c0 <localtime_r>:
 801b1c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 801b1c4:	4607      	mov	r7, r0
 801b1c6:	9101      	str	r1, [sp, #4]
 801b1c8:	f004 fa9c 	bl	801f704 <__gettzinfo>
 801b1cc:	9901      	ldr	r1, [sp, #4]
 801b1ce:	4680      	mov	r8, r0
 801b1d0:	4638      	mov	r0, r7
 801b1d2:	f004 fa9b 	bl	801f70c <gmtime_r>
 801b1d6:	6943      	ldr	r3, [r0, #20]
 801b1d8:	079a      	lsls	r2, r3, #30
 801b1da:	4604      	mov	r4, r0
 801b1dc:	f203 766c 	addw	r6, r3, #1900	; 0x76c
 801b1e0:	d105      	bne.n	801b1ee <localtime_r+0x2e>
 801b1e2:	2264      	movs	r2, #100	; 0x64
 801b1e4:	fb96 f3f2 	sdiv	r3, r6, r2
 801b1e8:	fb02 6313 	mls	r3, r2, r3, r6
 801b1ec:	bb7b      	cbnz	r3, 801b24e <localtime_r+0x8e>
 801b1ee:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801b1f2:	fb96 f5f3 	sdiv	r5, r6, r3
 801b1f6:	fb03 6515 	mls	r5, r3, r5, r6
 801b1fa:	fab5 f585 	clz	r5, r5
 801b1fe:	096d      	lsrs	r5, r5, #5
 801b200:	4b68      	ldr	r3, [pc, #416]	; (801b3a4 <localtime_r+0x1e4>)
 801b202:	2230      	movs	r2, #48	; 0x30
 801b204:	fb02 3505 	mla	r5, r2, r5, r3
 801b208:	f002 fca2 	bl	801db50 <__tz_lock>
 801b20c:	f002 fcac 	bl	801db68 <_tzset_unlocked>
 801b210:	4b65      	ldr	r3, [pc, #404]	; (801b3a8 <localtime_r+0x1e8>)
 801b212:	681b      	ldr	r3, [r3, #0]
 801b214:	b353      	cbz	r3, 801b26c <localtime_r+0xac>
 801b216:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801b21a:	42b3      	cmp	r3, r6
 801b21c:	d119      	bne.n	801b252 <localtime_r+0x92>
 801b21e:	f8d8 1000 	ldr.w	r1, [r8]
 801b222:	e9d7 6700 	ldrd	r6, r7, [r7]
 801b226:	e9d8 2308 	ldrd	r2, r3, [r8, #32]
 801b22a:	b9d1      	cbnz	r1, 801b262 <localtime_r+0xa2>
 801b22c:	4296      	cmp	r6, r2
 801b22e:	eb77 0303 	sbcs.w	r3, r7, r3
 801b232:	da23      	bge.n	801b27c <localtime_r+0xbc>
 801b234:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801b238:	4296      	cmp	r6, r2
 801b23a:	eb77 0303 	sbcs.w	r3, r7, r3
 801b23e:	bfb4      	ite	lt
 801b240:	2301      	movlt	r3, #1
 801b242:	2300      	movge	r3, #0
 801b244:	6223      	str	r3, [r4, #32]
 801b246:	db1b      	blt.n	801b280 <localtime_r+0xc0>
 801b248:	f8d8 1028 	ldr.w	r1, [r8, #40]	; 0x28
 801b24c:	e01a      	b.n	801b284 <localtime_r+0xc4>
 801b24e:	2501      	movs	r5, #1
 801b250:	e7d6      	b.n	801b200 <localtime_r+0x40>
 801b252:	4630      	mov	r0, r6
 801b254:	f002 fbd4 	bl	801da00 <__tzcalc_limits>
 801b258:	2800      	cmp	r0, #0
 801b25a:	d1e0      	bne.n	801b21e <localtime_r+0x5e>
 801b25c:	f04f 33ff 	mov.w	r3, #4294967295
 801b260:	e004      	b.n	801b26c <localtime_r+0xac>
 801b262:	4296      	cmp	r6, r2
 801b264:	eb77 0303 	sbcs.w	r3, r7, r3
 801b268:	da02      	bge.n	801b270 <localtime_r+0xb0>
 801b26a:	2300      	movs	r3, #0
 801b26c:	6223      	str	r3, [r4, #32]
 801b26e:	e7eb      	b.n	801b248 <localtime_r+0x88>
 801b270:	e9d8 2312 	ldrd	r2, r3, [r8, #72]	; 0x48
 801b274:	4296      	cmp	r6, r2
 801b276:	eb77 0303 	sbcs.w	r3, r7, r3
 801b27a:	daf6      	bge.n	801b26a <localtime_r+0xaa>
 801b27c:	2301      	movs	r3, #1
 801b27e:	6223      	str	r3, [r4, #32]
 801b280:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
 801b284:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 801b288:	203c      	movs	r0, #60	; 0x3c
 801b28a:	fb91 f6f3 	sdiv	r6, r1, r3
 801b28e:	fb03 1316 	mls	r3, r3, r6, r1
 801b292:	6861      	ldr	r1, [r4, #4]
 801b294:	fb93 f2f0 	sdiv	r2, r3, r0
 801b298:	fb00 3012 	mls	r0, r0, r2, r3
 801b29c:	6823      	ldr	r3, [r4, #0]
 801b29e:	1a89      	subs	r1, r1, r2
 801b2a0:	68a2      	ldr	r2, [r4, #8]
 801b2a2:	6061      	str	r1, [r4, #4]
 801b2a4:	1a1b      	subs	r3, r3, r0
 801b2a6:	1b92      	subs	r2, r2, r6
 801b2a8:	2b3b      	cmp	r3, #59	; 0x3b
 801b2aa:	6023      	str	r3, [r4, #0]
 801b2ac:	60a2      	str	r2, [r4, #8]
 801b2ae:	dd35      	ble.n	801b31c <localtime_r+0x15c>
 801b2b0:	3101      	adds	r1, #1
 801b2b2:	6061      	str	r1, [r4, #4]
 801b2b4:	3b3c      	subs	r3, #60	; 0x3c
 801b2b6:	6023      	str	r3, [r4, #0]
 801b2b8:	6863      	ldr	r3, [r4, #4]
 801b2ba:	2b3b      	cmp	r3, #59	; 0x3b
 801b2bc:	dd34      	ble.n	801b328 <localtime_r+0x168>
 801b2be:	3201      	adds	r2, #1
 801b2c0:	60a2      	str	r2, [r4, #8]
 801b2c2:	3b3c      	subs	r3, #60	; 0x3c
 801b2c4:	6063      	str	r3, [r4, #4]
 801b2c6:	68a3      	ldr	r3, [r4, #8]
 801b2c8:	2b17      	cmp	r3, #23
 801b2ca:	dd33      	ble.n	801b334 <localtime_r+0x174>
 801b2cc:	69e2      	ldr	r2, [r4, #28]
 801b2ce:	3201      	adds	r2, #1
 801b2d0:	61e2      	str	r2, [r4, #28]
 801b2d2:	69a2      	ldr	r2, [r4, #24]
 801b2d4:	3201      	adds	r2, #1
 801b2d6:	2a06      	cmp	r2, #6
 801b2d8:	bfc8      	it	gt
 801b2da:	2200      	movgt	r2, #0
 801b2dc:	61a2      	str	r2, [r4, #24]
 801b2de:	68e2      	ldr	r2, [r4, #12]
 801b2e0:	3b18      	subs	r3, #24
 801b2e2:	3201      	adds	r2, #1
 801b2e4:	60a3      	str	r3, [r4, #8]
 801b2e6:	6923      	ldr	r3, [r4, #16]
 801b2e8:	60e2      	str	r2, [r4, #12]
 801b2ea:	f855 1023 	ldr.w	r1, [r5, r3, lsl #2]
 801b2ee:	428a      	cmp	r2, r1
 801b2f0:	dd0e      	ble.n	801b310 <localtime_r+0x150>
 801b2f2:	2b0b      	cmp	r3, #11
 801b2f4:	eba2 0201 	sub.w	r2, r2, r1
 801b2f8:	60e2      	str	r2, [r4, #12]
 801b2fa:	f103 0201 	add.w	r2, r3, #1
 801b2fe:	bf09      	itett	eq
 801b300:	6963      	ldreq	r3, [r4, #20]
 801b302:	6122      	strne	r2, [r4, #16]
 801b304:	2200      	moveq	r2, #0
 801b306:	3301      	addeq	r3, #1
 801b308:	bf02      	ittt	eq
 801b30a:	6122      	streq	r2, [r4, #16]
 801b30c:	6163      	streq	r3, [r4, #20]
 801b30e:	61e2      	streq	r2, [r4, #28]
 801b310:	f002 fc24 	bl	801db5c <__tz_unlock>
 801b314:	4620      	mov	r0, r4
 801b316:	b002      	add	sp, #8
 801b318:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b31c:	2b00      	cmp	r3, #0
 801b31e:	dacb      	bge.n	801b2b8 <localtime_r+0xf8>
 801b320:	3901      	subs	r1, #1
 801b322:	6061      	str	r1, [r4, #4]
 801b324:	333c      	adds	r3, #60	; 0x3c
 801b326:	e7c6      	b.n	801b2b6 <localtime_r+0xf6>
 801b328:	2b00      	cmp	r3, #0
 801b32a:	dacc      	bge.n	801b2c6 <localtime_r+0x106>
 801b32c:	3a01      	subs	r2, #1
 801b32e:	60a2      	str	r2, [r4, #8]
 801b330:	333c      	adds	r3, #60	; 0x3c
 801b332:	e7c7      	b.n	801b2c4 <localtime_r+0x104>
 801b334:	2b00      	cmp	r3, #0
 801b336:	daeb      	bge.n	801b310 <localtime_r+0x150>
 801b338:	69e2      	ldr	r2, [r4, #28]
 801b33a:	3a01      	subs	r2, #1
 801b33c:	61e2      	str	r2, [r4, #28]
 801b33e:	69a2      	ldr	r2, [r4, #24]
 801b340:	3a01      	subs	r2, #1
 801b342:	bf48      	it	mi
 801b344:	2206      	movmi	r2, #6
 801b346:	61a2      	str	r2, [r4, #24]
 801b348:	68e2      	ldr	r2, [r4, #12]
 801b34a:	3318      	adds	r3, #24
 801b34c:	3a01      	subs	r2, #1
 801b34e:	60e2      	str	r2, [r4, #12]
 801b350:	60a3      	str	r3, [r4, #8]
 801b352:	2a00      	cmp	r2, #0
 801b354:	d1dc      	bne.n	801b310 <localtime_r+0x150>
 801b356:	6923      	ldr	r3, [r4, #16]
 801b358:	3b01      	subs	r3, #1
 801b35a:	d405      	bmi.n	801b368 <localtime_r+0x1a8>
 801b35c:	6123      	str	r3, [r4, #16]
 801b35e:	6923      	ldr	r3, [r4, #16]
 801b360:	f855 3023 	ldr.w	r3, [r5, r3, lsl #2]
 801b364:	60e3      	str	r3, [r4, #12]
 801b366:	e7d3      	b.n	801b310 <localtime_r+0x150>
 801b368:	230b      	movs	r3, #11
 801b36a:	6123      	str	r3, [r4, #16]
 801b36c:	6963      	ldr	r3, [r4, #20]
 801b36e:	1e5a      	subs	r2, r3, #1
 801b370:	6162      	str	r2, [r4, #20]
 801b372:	f203 726b 	addw	r2, r3, #1899	; 0x76b
 801b376:	0793      	lsls	r3, r2, #30
 801b378:	d105      	bne.n	801b386 <localtime_r+0x1c6>
 801b37a:	2164      	movs	r1, #100	; 0x64
 801b37c:	fb92 f3f1 	sdiv	r3, r2, r1
 801b380:	fb01 2313 	mls	r3, r1, r3, r2
 801b384:	b963      	cbnz	r3, 801b3a0 <localtime_r+0x1e0>
 801b386:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b38a:	fb92 f3f1 	sdiv	r3, r2, r1
 801b38e:	fb01 2313 	mls	r3, r1, r3, r2
 801b392:	fab3 f383 	clz	r3, r3
 801b396:	095b      	lsrs	r3, r3, #5
 801b398:	f503 73b6 	add.w	r3, r3, #364	; 0x16c
 801b39c:	61e3      	str	r3, [r4, #28]
 801b39e:	e7de      	b.n	801b35e <localtime_r+0x19e>
 801b3a0:	2301      	movs	r3, #1
 801b3a2:	e7f9      	b.n	801b398 <localtime_r+0x1d8>
 801b3a4:	08023110 	.word	0x08023110
 801b3a8:	20005ed0 	.word	0x20005ed0

0801b3ac <__retarget_lock_init_recursive>:
 801b3ac:	4770      	bx	lr

0801b3ae <__retarget_lock_acquire>:
 801b3ae:	4770      	bx	lr

0801b3b0 <__retarget_lock_acquire_recursive>:
 801b3b0:	4770      	bx	lr

0801b3b2 <__retarget_lock_release>:
 801b3b2:	4770      	bx	lr

0801b3b4 <__retarget_lock_release_recursive>:
 801b3b4:	4770      	bx	lr
	...

0801b3b8 <malloc>:
 801b3b8:	4b02      	ldr	r3, [pc, #8]	; (801b3c4 <malloc+0xc>)
 801b3ba:	4601      	mov	r1, r0
 801b3bc:	6818      	ldr	r0, [r3, #0]
 801b3be:	f000 bb09 	b.w	801b9d4 <_malloc_r>
 801b3c2:	bf00      	nop
 801b3c4:	200001fc 	.word	0x200001fc

0801b3c8 <free>:
 801b3c8:	4b02      	ldr	r3, [pc, #8]	; (801b3d4 <free+0xc>)
 801b3ca:	4601      	mov	r1, r0
 801b3cc:	6818      	ldr	r0, [r3, #0]
 801b3ce:	f000 bab1 	b.w	801b934 <_free_r>
 801b3d2:	bf00      	nop
 801b3d4:	200001fc 	.word	0x200001fc

0801b3d8 <memcpy>:
 801b3d8:	440a      	add	r2, r1
 801b3da:	4291      	cmp	r1, r2
 801b3dc:	f100 33ff 	add.w	r3, r0, #4294967295
 801b3e0:	d100      	bne.n	801b3e4 <memcpy+0xc>
 801b3e2:	4770      	bx	lr
 801b3e4:	b510      	push	{r4, lr}
 801b3e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 801b3ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 801b3ee:	4291      	cmp	r1, r2
 801b3f0:	d1f9      	bne.n	801b3e6 <memcpy+0xe>
 801b3f2:	bd10      	pop	{r4, pc}

0801b3f4 <memmove>:
 801b3f4:	4288      	cmp	r0, r1
 801b3f6:	b510      	push	{r4, lr}
 801b3f8:	eb01 0402 	add.w	r4, r1, r2
 801b3fc:	d902      	bls.n	801b404 <memmove+0x10>
 801b3fe:	4284      	cmp	r4, r0
 801b400:	4623      	mov	r3, r4
 801b402:	d807      	bhi.n	801b414 <memmove+0x20>
 801b404:	1e43      	subs	r3, r0, #1
 801b406:	42a1      	cmp	r1, r4
 801b408:	d008      	beq.n	801b41c <memmove+0x28>
 801b40a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b40e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b412:	e7f8      	b.n	801b406 <memmove+0x12>
 801b414:	4402      	add	r2, r0
 801b416:	4601      	mov	r1, r0
 801b418:	428a      	cmp	r2, r1
 801b41a:	d100      	bne.n	801b41e <memmove+0x2a>
 801b41c:	bd10      	pop	{r4, pc}
 801b41e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b422:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b426:	e7f7      	b.n	801b418 <memmove+0x24>

0801b428 <memset>:
 801b428:	4402      	add	r2, r0
 801b42a:	4603      	mov	r3, r0
 801b42c:	4293      	cmp	r3, r2
 801b42e:	d100      	bne.n	801b432 <memset+0xa>
 801b430:	4770      	bx	lr
 801b432:	f803 1b01 	strb.w	r1, [r3], #1
 801b436:	e7f9      	b.n	801b42c <memset+0x4>

0801b438 <validate_structure>:
 801b438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801b43a:	6801      	ldr	r1, [r0, #0]
 801b43c:	293b      	cmp	r1, #59	; 0x3b
 801b43e:	4604      	mov	r4, r0
 801b440:	d911      	bls.n	801b466 <validate_structure+0x2e>
 801b442:	223c      	movs	r2, #60	; 0x3c
 801b444:	4668      	mov	r0, sp
 801b446:	f002 fe4b 	bl	801e0e0 <div>
 801b44a:	9a01      	ldr	r2, [sp, #4]
 801b44c:	6863      	ldr	r3, [r4, #4]
 801b44e:	9900      	ldr	r1, [sp, #0]
 801b450:	2a00      	cmp	r2, #0
 801b452:	440b      	add	r3, r1
 801b454:	6063      	str	r3, [r4, #4]
 801b456:	bfbb      	ittet	lt
 801b458:	323c      	addlt	r2, #60	; 0x3c
 801b45a:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b45e:	6022      	strge	r2, [r4, #0]
 801b460:	6022      	strlt	r2, [r4, #0]
 801b462:	bfb8      	it	lt
 801b464:	6063      	strlt	r3, [r4, #4]
 801b466:	6861      	ldr	r1, [r4, #4]
 801b468:	293b      	cmp	r1, #59	; 0x3b
 801b46a:	d911      	bls.n	801b490 <validate_structure+0x58>
 801b46c:	223c      	movs	r2, #60	; 0x3c
 801b46e:	4668      	mov	r0, sp
 801b470:	f002 fe36 	bl	801e0e0 <div>
 801b474:	9a01      	ldr	r2, [sp, #4]
 801b476:	68a3      	ldr	r3, [r4, #8]
 801b478:	9900      	ldr	r1, [sp, #0]
 801b47a:	2a00      	cmp	r2, #0
 801b47c:	440b      	add	r3, r1
 801b47e:	60a3      	str	r3, [r4, #8]
 801b480:	bfbb      	ittet	lt
 801b482:	323c      	addlt	r2, #60	; 0x3c
 801b484:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b488:	6062      	strge	r2, [r4, #4]
 801b48a:	6062      	strlt	r2, [r4, #4]
 801b48c:	bfb8      	it	lt
 801b48e:	60a3      	strlt	r3, [r4, #8]
 801b490:	68a1      	ldr	r1, [r4, #8]
 801b492:	2917      	cmp	r1, #23
 801b494:	d911      	bls.n	801b4ba <validate_structure+0x82>
 801b496:	2218      	movs	r2, #24
 801b498:	4668      	mov	r0, sp
 801b49a:	f002 fe21 	bl	801e0e0 <div>
 801b49e:	9a01      	ldr	r2, [sp, #4]
 801b4a0:	68e3      	ldr	r3, [r4, #12]
 801b4a2:	9900      	ldr	r1, [sp, #0]
 801b4a4:	2a00      	cmp	r2, #0
 801b4a6:	440b      	add	r3, r1
 801b4a8:	60e3      	str	r3, [r4, #12]
 801b4aa:	bfbb      	ittet	lt
 801b4ac:	3218      	addlt	r2, #24
 801b4ae:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b4b2:	60a2      	strge	r2, [r4, #8]
 801b4b4:	60a2      	strlt	r2, [r4, #8]
 801b4b6:	bfb8      	it	lt
 801b4b8:	60e3      	strlt	r3, [r4, #12]
 801b4ba:	6921      	ldr	r1, [r4, #16]
 801b4bc:	290b      	cmp	r1, #11
 801b4be:	d911      	bls.n	801b4e4 <validate_structure+0xac>
 801b4c0:	220c      	movs	r2, #12
 801b4c2:	4668      	mov	r0, sp
 801b4c4:	f002 fe0c 	bl	801e0e0 <div>
 801b4c8:	9a01      	ldr	r2, [sp, #4]
 801b4ca:	6963      	ldr	r3, [r4, #20]
 801b4cc:	9900      	ldr	r1, [sp, #0]
 801b4ce:	2a00      	cmp	r2, #0
 801b4d0:	440b      	add	r3, r1
 801b4d2:	6163      	str	r3, [r4, #20]
 801b4d4:	bfbb      	ittet	lt
 801b4d6:	320c      	addlt	r2, #12
 801b4d8:	f103 33ff 	addlt.w	r3, r3, #4294967295
 801b4dc:	6122      	strge	r2, [r4, #16]
 801b4de:	6122      	strlt	r2, [r4, #16]
 801b4e0:	bfb8      	it	lt
 801b4e2:	6163      	strlt	r3, [r4, #20]
 801b4e4:	6963      	ldr	r3, [r4, #20]
 801b4e6:	0799      	lsls	r1, r3, #30
 801b4e8:	d120      	bne.n	801b52c <validate_structure+0xf4>
 801b4ea:	2164      	movs	r1, #100	; 0x64
 801b4ec:	fb93 f2f1 	sdiv	r2, r3, r1
 801b4f0:	fb01 3212 	mls	r2, r1, r2, r3
 801b4f4:	b9e2      	cbnz	r2, 801b530 <validate_structure+0xf8>
 801b4f6:	f203 736c 	addw	r3, r3, #1900	; 0x76c
 801b4fa:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b4fe:	fb93 f2f1 	sdiv	r2, r3, r1
 801b502:	fb01 3312 	mls	r3, r1, r2, r3
 801b506:	2b00      	cmp	r3, #0
 801b508:	bf14      	ite	ne
 801b50a:	231c      	movne	r3, #28
 801b50c:	231d      	moveq	r3, #29
 801b50e:	68e2      	ldr	r2, [r4, #12]
 801b510:	2a00      	cmp	r2, #0
 801b512:	dc0f      	bgt.n	801b534 <validate_structure+0xfc>
 801b514:	4f33      	ldr	r7, [pc, #204]	; (801b5e4 <validate_structure+0x1ac>)
 801b516:	260b      	movs	r6, #11
 801b518:	2064      	movs	r0, #100	; 0x64
 801b51a:	f44f 75c8 	mov.w	r5, #400	; 0x190
 801b51e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801b522:	f1bc 0f00 	cmp.w	ip, #0
 801b526:	dd31      	ble.n	801b58c <validate_structure+0x154>
 801b528:	b003      	add	sp, #12
 801b52a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b52c:	231c      	movs	r3, #28
 801b52e:	e7ee      	b.n	801b50e <validate_structure+0xd6>
 801b530:	231d      	movs	r3, #29
 801b532:	e7ec      	b.n	801b50e <validate_structure+0xd6>
 801b534:	4f2b      	ldr	r7, [pc, #172]	; (801b5e4 <validate_structure+0x1ac>)
 801b536:	f04f 0c00 	mov.w	ip, #0
 801b53a:	2564      	movs	r5, #100	; 0x64
 801b53c:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801b540:	e9d4 1203 	ldrd	r1, r2, [r4, #12]
 801b544:	2a01      	cmp	r2, #1
 801b546:	bf14      	ite	ne
 801b548:	f857 0022 	ldrne.w	r0, [r7, r2, lsl #2]
 801b54c:	4618      	moveq	r0, r3
 801b54e:	4281      	cmp	r1, r0
 801b550:	ddea      	ble.n	801b528 <validate_structure+0xf0>
 801b552:	3201      	adds	r2, #1
 801b554:	1a09      	subs	r1, r1, r0
 801b556:	2a0c      	cmp	r2, #12
 801b558:	60e1      	str	r1, [r4, #12]
 801b55a:	6122      	str	r2, [r4, #16]
 801b55c:	d1f0      	bne.n	801b540 <validate_structure+0x108>
 801b55e:	6963      	ldr	r3, [r4, #20]
 801b560:	1c5a      	adds	r2, r3, #1
 801b562:	0791      	lsls	r1, r2, #30
 801b564:	e9c4 c204 	strd	ip, r2, [r4, #16]
 801b568:	d137      	bne.n	801b5da <validate_structure+0x1a2>
 801b56a:	fb92 f1f5 	sdiv	r1, r2, r5
 801b56e:	fb05 2211 	mls	r2, r5, r1, r2
 801b572:	2a00      	cmp	r2, #0
 801b574:	d133      	bne.n	801b5de <validate_structure+0x1a6>
 801b576:	f203 736d 	addw	r3, r3, #1901	; 0x76d
 801b57a:	fb93 f2f6 	sdiv	r2, r3, r6
 801b57e:	fb06 3312 	mls	r3, r6, r2, r3
 801b582:	2b00      	cmp	r3, #0
 801b584:	bf14      	ite	ne
 801b586:	231c      	movne	r3, #28
 801b588:	231d      	moveq	r3, #29
 801b58a:	e7d9      	b.n	801b540 <validate_structure+0x108>
 801b58c:	6921      	ldr	r1, [r4, #16]
 801b58e:	3901      	subs	r1, #1
 801b590:	6121      	str	r1, [r4, #16]
 801b592:	3101      	adds	r1, #1
 801b594:	d114      	bne.n	801b5c0 <validate_structure+0x188>
 801b596:	6963      	ldr	r3, [r4, #20]
 801b598:	1e59      	subs	r1, r3, #1
 801b59a:	078a      	lsls	r2, r1, #30
 801b59c:	e9c4 6104 	strd	r6, r1, [r4, #16]
 801b5a0:	d117      	bne.n	801b5d2 <validate_structure+0x19a>
 801b5a2:	fb91 f2f0 	sdiv	r2, r1, r0
 801b5a6:	fb00 1112 	mls	r1, r0, r2, r1
 801b5aa:	b9a1      	cbnz	r1, 801b5d6 <validate_structure+0x19e>
 801b5ac:	f203 736b 	addw	r3, r3, #1899	; 0x76b
 801b5b0:	fb93 f2f5 	sdiv	r2, r3, r5
 801b5b4:	fb05 3312 	mls	r3, r5, r2, r3
 801b5b8:	2b00      	cmp	r3, #0
 801b5ba:	bf14      	ite	ne
 801b5bc:	231c      	movne	r3, #28
 801b5be:	231d      	moveq	r3, #29
 801b5c0:	6922      	ldr	r2, [r4, #16]
 801b5c2:	2a01      	cmp	r2, #1
 801b5c4:	bf14      	ite	ne
 801b5c6:	f857 2022 	ldrne.w	r2, [r7, r2, lsl #2]
 801b5ca:	461a      	moveq	r2, r3
 801b5cc:	4462      	add	r2, ip
 801b5ce:	60e2      	str	r2, [r4, #12]
 801b5d0:	e7a5      	b.n	801b51e <validate_structure+0xe6>
 801b5d2:	231c      	movs	r3, #28
 801b5d4:	e7f4      	b.n	801b5c0 <validate_structure+0x188>
 801b5d6:	231d      	movs	r3, #29
 801b5d8:	e7f2      	b.n	801b5c0 <validate_structure+0x188>
 801b5da:	231c      	movs	r3, #28
 801b5dc:	e7b0      	b.n	801b540 <validate_structure+0x108>
 801b5de:	231d      	movs	r3, #29
 801b5e0:	e7ae      	b.n	801b540 <validate_structure+0x108>
 801b5e2:	bf00      	nop
 801b5e4:	080230b0 	.word	0x080230b0

0801b5e8 <mktime>:
 801b5e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5ec:	b08b      	sub	sp, #44	; 0x2c
 801b5ee:	4605      	mov	r5, r0
 801b5f0:	f004 f888 	bl	801f704 <__gettzinfo>
 801b5f4:	4607      	mov	r7, r0
 801b5f6:	4628      	mov	r0, r5
 801b5f8:	f7ff ff1e 	bl	801b438 <validate_structure>
 801b5fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 801b600:	f04f 0a3c 	mov.w	sl, #60	; 0x3c
 801b604:	68a8      	ldr	r0, [r5, #8]
 801b606:	696e      	ldr	r6, [r5, #20]
 801b608:	fb0a 2303 	mla	r3, sl, r3, r2
 801b60c:	f44f 6a61 	mov.w	sl, #3600	; 0xe10
 801b610:	fb0a 3a00 	mla	sl, sl, r0, r3
 801b614:	e9d5 4303 	ldrd	r4, r3, [r5, #12]
 801b618:	4ac3      	ldr	r2, [pc, #780]	; (801b928 <mktime+0x340>)
 801b61a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 801b61e:	3c01      	subs	r4, #1
 801b620:	2b01      	cmp	r3, #1
 801b622:	4414      	add	r4, r2
 801b624:	dd11      	ble.n	801b64a <mktime+0x62>
 801b626:	07b1      	lsls	r1, r6, #30
 801b628:	d10f      	bne.n	801b64a <mktime+0x62>
 801b62a:	2264      	movs	r2, #100	; 0x64
 801b62c:	fb96 f3f2 	sdiv	r3, r6, r2
 801b630:	fb02 6313 	mls	r3, r2, r3, r6
 801b634:	b943      	cbnz	r3, 801b648 <mktime+0x60>
 801b636:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 801b63a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b63e:	fb91 f3f2 	sdiv	r3, r1, r2
 801b642:	fb02 1313 	mls	r3, r2, r3, r1
 801b646:	b903      	cbnz	r3, 801b64a <mktime+0x62>
 801b648:	3401      	adds	r4, #1
 801b64a:	f506 531c 	add.w	r3, r6, #9984	; 0x2700
 801b64e:	3310      	adds	r3, #16
 801b650:	f644 6220 	movw	r2, #20000	; 0x4e20
 801b654:	4293      	cmp	r3, r2
 801b656:	61ec      	str	r4, [r5, #28]
 801b658:	f200 8161 	bhi.w	801b91e <mktime+0x336>
 801b65c:	2e46      	cmp	r6, #70	; 0x46
 801b65e:	dd77      	ble.n	801b750 <mktime+0x168>
 801b660:	2346      	movs	r3, #70	; 0x46
 801b662:	f240 1e6d 	movw	lr, #365	; 0x16d
 801b666:	2164      	movs	r1, #100	; 0x64
 801b668:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801b66c:	079a      	lsls	r2, r3, #30
 801b66e:	d169      	bne.n	801b744 <mktime+0x15c>
 801b670:	fb93 f2f1 	sdiv	r2, r3, r1
 801b674:	fb01 3212 	mls	r2, r1, r2, r3
 801b678:	2a00      	cmp	r2, #0
 801b67a:	d166      	bne.n	801b74a <mktime+0x162>
 801b67c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801b680:	fb9c f2f0 	sdiv	r2, ip, r0
 801b684:	fb00 c212 	mls	r2, r0, r2, ip
 801b688:	2a00      	cmp	r2, #0
 801b68a:	bf14      	ite	ne
 801b68c:	4672      	movne	r2, lr
 801b68e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b692:	3301      	adds	r3, #1
 801b694:	429e      	cmp	r6, r3
 801b696:	4414      	add	r4, r2
 801b698:	d1e8      	bne.n	801b66c <mktime+0x84>
 801b69a:	4ba4      	ldr	r3, [pc, #656]	; (801b92c <mktime+0x344>)
 801b69c:	ea4f 7bea 	mov.w	fp, sl, asr #31
 801b6a0:	fbc3 ab04 	smlal	sl, fp, r3, r4
 801b6a4:	f002 fa54 	bl	801db50 <__tz_lock>
 801b6a8:	f002 fa5e 	bl	801db68 <_tzset_unlocked>
 801b6ac:	4ba0      	ldr	r3, [pc, #640]	; (801b930 <mktime+0x348>)
 801b6ae:	f8d3 9000 	ldr.w	r9, [r3]
 801b6b2:	f1b9 0f00 	cmp.w	r9, #0
 801b6b6:	d03f      	beq.n	801b738 <mktime+0x150>
 801b6b8:	f8d5 9020 	ldr.w	r9, [r5, #32]
 801b6bc:	6968      	ldr	r0, [r5, #20]
 801b6be:	687b      	ldr	r3, [r7, #4]
 801b6c0:	f1b9 0f01 	cmp.w	r9, #1
 801b6c4:	f200 706c 	addw	r0, r0, #1900	; 0x76c
 801b6c8:	46c8      	mov	r8, r9
 801b6ca:	bfa8      	it	ge
 801b6cc:	f04f 0801 	movge.w	r8, #1
 801b6d0:	4283      	cmp	r3, r0
 801b6d2:	d17f      	bne.n	801b7d4 <mktime+0x1ec>
 801b6d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b6d6:	4619      	mov	r1, r3
 801b6d8:	17da      	asrs	r2, r3, #31
 801b6da:	e9cd 1200 	strd	r1, r2, [sp]
 801b6de:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 801b6e2:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801b6e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801b6ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801b6ec:	1a80      	subs	r0, r0, r2
 801b6ee:	eb61 71e2 	sbc.w	r1, r1, r2, asr #31
 801b6f2:	4582      	cmp	sl, r0
 801b6f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801b6f8:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b6fc:	da71      	bge.n	801b7e2 <mktime+0x1fa>
 801b6fe:	9800      	ldr	r0, [sp, #0]
 801b700:	6a39      	ldr	r1, [r7, #32]
 801b702:	1a09      	subs	r1, r1, r0
 801b704:	9104      	str	r1, [sp, #16]
 801b706:	9801      	ldr	r0, [sp, #4]
 801b708:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b70a:	eb61 0100 	sbc.w	r1, r1, r0
 801b70e:	9105      	str	r1, [sp, #20]
 801b710:	6839      	ldr	r1, [r7, #0]
 801b712:	2900      	cmp	r1, #0
 801b714:	d075      	beq.n	801b802 <mktime+0x21a>
 801b716:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b71a:	4582      	cmp	sl, r0
 801b71c:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b720:	db05      	blt.n	801b72e <mktime+0x146>
 801b722:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801b726:	4582      	cmp	sl, r0
 801b728:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b72c:	db6f      	blt.n	801b80e <mktime+0x226>
 801b72e:	f1b9 0f00 	cmp.w	r9, #0
 801b732:	f04f 0900 	mov.w	r9, #0
 801b736:	da6f      	bge.n	801b818 <mktime+0x230>
 801b738:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801b73a:	eb1a 0a03 	adds.w	sl, sl, r3
 801b73e:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b742:	e0ae      	b.n	801b8a2 <mktime+0x2ba>
 801b744:	f240 126d 	movw	r2, #365	; 0x16d
 801b748:	e7a3      	b.n	801b692 <mktime+0xaa>
 801b74a:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b74e:	e7a0      	b.n	801b692 <mktime+0xaa>
 801b750:	d0a3      	beq.n	801b69a <mktime+0xb2>
 801b752:	2345      	movs	r3, #69	; 0x45
 801b754:	f240 1e6d 	movw	lr, #365	; 0x16d
 801b758:	2164      	movs	r1, #100	; 0x64
 801b75a:	f44f 70c8 	mov.w	r0, #400	; 0x190
 801b75e:	e012      	b.n	801b786 <mktime+0x19e>
 801b760:	bb62      	cbnz	r2, 801b7bc <mktime+0x1d4>
 801b762:	fb93 f2f1 	sdiv	r2, r3, r1
 801b766:	fb01 3212 	mls	r2, r1, r2, r3
 801b76a:	bb52      	cbnz	r2, 801b7c2 <mktime+0x1da>
 801b76c:	f203 7c6c 	addw	ip, r3, #1900	; 0x76c
 801b770:	fb9c f2f0 	sdiv	r2, ip, r0
 801b774:	fb00 c212 	mls	r2, r0, r2, ip
 801b778:	2a00      	cmp	r2, #0
 801b77a:	bf14      	ite	ne
 801b77c:	4672      	movne	r2, lr
 801b77e:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b782:	1aa4      	subs	r4, r4, r2
 801b784:	3b01      	subs	r3, #1
 801b786:	429e      	cmp	r6, r3
 801b788:	f003 0203 	and.w	r2, r3, #3
 801b78c:	dbe8      	blt.n	801b760 <mktime+0x178>
 801b78e:	b9da      	cbnz	r2, 801b7c8 <mktime+0x1e0>
 801b790:	2264      	movs	r2, #100	; 0x64
 801b792:	fb96 f3f2 	sdiv	r3, r6, r2
 801b796:	fb02 6313 	mls	r3, r2, r3, r6
 801b79a:	b9c3      	cbnz	r3, 801b7ce <mktime+0x1e6>
 801b79c:	f206 716c 	addw	r1, r6, #1900	; 0x76c
 801b7a0:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b7a4:	fb91 f3f2 	sdiv	r3, r1, r2
 801b7a8:	fb02 1313 	mls	r3, r2, r3, r1
 801b7ac:	2b00      	cmp	r3, #0
 801b7ae:	f240 136d 	movw	r3, #365	; 0x16d
 801b7b2:	bf08      	it	eq
 801b7b4:	f44f 73b7 	moveq.w	r3, #366	; 0x16e
 801b7b8:	1ae4      	subs	r4, r4, r3
 801b7ba:	e76e      	b.n	801b69a <mktime+0xb2>
 801b7bc:	f240 126d 	movw	r2, #365	; 0x16d
 801b7c0:	e7df      	b.n	801b782 <mktime+0x19a>
 801b7c2:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b7c6:	e7dc      	b.n	801b782 <mktime+0x19a>
 801b7c8:	f240 136d 	movw	r3, #365	; 0x16d
 801b7cc:	e7f4      	b.n	801b7b8 <mktime+0x1d0>
 801b7ce:	f44f 73b7 	mov.w	r3, #366	; 0x16e
 801b7d2:	e7f1      	b.n	801b7b8 <mktime+0x1d0>
 801b7d4:	f002 f914 	bl	801da00 <__tzcalc_limits>
 801b7d8:	2800      	cmp	r0, #0
 801b7da:	f47f af7b 	bne.w	801b6d4 <mktime+0xec>
 801b7de:	46c1      	mov	r9, r8
 801b7e0:	e054      	b.n	801b88c <mktime+0x2a4>
 801b7e2:	9800      	ldr	r0, [sp, #0]
 801b7e4:	9902      	ldr	r1, [sp, #8]
 801b7e6:	1a09      	subs	r1, r1, r0
 801b7e8:	9108      	str	r1, [sp, #32]
 801b7ea:	9801      	ldr	r0, [sp, #4]
 801b7ec:	9903      	ldr	r1, [sp, #12]
 801b7ee:	eb61 0100 	sbc.w	r1, r1, r0
 801b7f2:	9109      	str	r1, [sp, #36]	; 0x24
 801b7f4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 801b7f8:	4582      	cmp	sl, r0
 801b7fa:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b7fe:	dbee      	blt.n	801b7de <mktime+0x1f6>
 801b800:	e77d      	b.n	801b6fe <mktime+0x116>
 801b802:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801b806:	4582      	cmp	sl, r0
 801b808:	eb7b 0101 	sbcs.w	r1, fp, r1
 801b80c:	db89      	blt.n	801b722 <mktime+0x13a>
 801b80e:	f1b9 0f00 	cmp.w	r9, #0
 801b812:	db3f      	blt.n	801b894 <mktime+0x2ac>
 801b814:	f04f 0901 	mov.w	r9, #1
 801b818:	ea88 0809 	eor.w	r8, r8, r9
 801b81c:	f1b8 0f01 	cmp.w	r8, #1
 801b820:	d134      	bne.n	801b88c <mktime+0x2a4>
 801b822:	f1b9 0f00 	cmp.w	r9, #0
 801b826:	d04f      	beq.n	801b8c8 <mktime+0x2e0>
 801b828:	1ad3      	subs	r3, r2, r3
 801b82a:	682a      	ldr	r2, [r5, #0]
 801b82c:	f8d5 800c 	ldr.w	r8, [r5, #12]
 801b830:	441a      	add	r2, r3
 801b832:	eb1a 0a03 	adds.w	sl, sl, r3
 801b836:	602a      	str	r2, [r5, #0]
 801b838:	4628      	mov	r0, r5
 801b83a:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b83e:	f7ff fdfb 	bl	801b438 <validate_structure>
 801b842:	68ea      	ldr	r2, [r5, #12]
 801b844:	ebb2 0208 	subs.w	r2, r2, r8
 801b848:	d020      	beq.n	801b88c <mktime+0x2a4>
 801b84a:	2a01      	cmp	r2, #1
 801b84c:	dc3e      	bgt.n	801b8cc <mktime+0x2e4>
 801b84e:	1c90      	adds	r0, r2, #2
 801b850:	bfd8      	it	le
 801b852:	2201      	movle	r2, #1
 801b854:	69eb      	ldr	r3, [r5, #28]
 801b856:	18d3      	adds	r3, r2, r3
 801b858:	4414      	add	r4, r2
 801b85a:	d540      	bpl.n	801b8de <mktime+0x2f6>
 801b85c:	1e72      	subs	r2, r6, #1
 801b85e:	0791      	lsls	r1, r2, #30
 801b860:	d137      	bne.n	801b8d2 <mktime+0x2ea>
 801b862:	2164      	movs	r1, #100	; 0x64
 801b864:	fb92 f3f1 	sdiv	r3, r2, r1
 801b868:	fb01 2313 	mls	r3, r1, r3, r2
 801b86c:	bba3      	cbnz	r3, 801b8d8 <mktime+0x2f0>
 801b86e:	f206 766b 	addw	r6, r6, #1899	; 0x76b
 801b872:	f44f 72c8 	mov.w	r2, #400	; 0x190
 801b876:	fb96 f3f2 	sdiv	r3, r6, r2
 801b87a:	fb02 6613 	mls	r6, r2, r3, r6
 801b87e:	2e00      	cmp	r6, #0
 801b880:	f240 136d 	movw	r3, #365	; 0x16d
 801b884:	bf18      	it	ne
 801b886:	f44f 73b6 	movne.w	r3, #364	; 0x16c
 801b88a:	61eb      	str	r3, [r5, #28]
 801b88c:	f1b9 0f01 	cmp.w	r9, #1
 801b890:	f47f af52 	bne.w	801b738 <mktime+0x150>
 801b894:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801b896:	eb1a 0a03 	adds.w	sl, sl, r3
 801b89a:	eb4b 7be3 	adc.w	fp, fp, r3, asr #31
 801b89e:	f04f 0901 	mov.w	r9, #1
 801b8a2:	f002 f95b 	bl	801db5c <__tz_unlock>
 801b8a6:	3404      	adds	r4, #4
 801b8a8:	2307      	movs	r3, #7
 801b8aa:	fb94 f3f3 	sdiv	r3, r4, r3
 801b8ae:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801b8b2:	1ae4      	subs	r4, r4, r3
 801b8b4:	bf48      	it	mi
 801b8b6:	3407      	addmi	r4, #7
 801b8b8:	f8c5 9020 	str.w	r9, [r5, #32]
 801b8bc:	61ac      	str	r4, [r5, #24]
 801b8be:	4650      	mov	r0, sl
 801b8c0:	4659      	mov	r1, fp
 801b8c2:	b00b      	add	sp, #44	; 0x2c
 801b8c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b8c8:	1a9b      	subs	r3, r3, r2
 801b8ca:	e7ae      	b.n	801b82a <mktime+0x242>
 801b8cc:	f04f 32ff 	mov.w	r2, #4294967295
 801b8d0:	e7c0      	b.n	801b854 <mktime+0x26c>
 801b8d2:	f44f 73b6 	mov.w	r3, #364	; 0x16c
 801b8d6:	e7d8      	b.n	801b88a <mktime+0x2a2>
 801b8d8:	f240 136d 	movw	r3, #365	; 0x16d
 801b8dc:	e7d5      	b.n	801b88a <mktime+0x2a2>
 801b8de:	07b2      	lsls	r2, r6, #30
 801b8e0:	d117      	bne.n	801b912 <mktime+0x32a>
 801b8e2:	2164      	movs	r1, #100	; 0x64
 801b8e4:	fb96 f2f1 	sdiv	r2, r6, r1
 801b8e8:	fb01 6212 	mls	r2, r1, r2, r6
 801b8ec:	b9a2      	cbnz	r2, 801b918 <mktime+0x330>
 801b8ee:	f206 766c 	addw	r6, r6, #1900	; 0x76c
 801b8f2:	f44f 71c8 	mov.w	r1, #400	; 0x190
 801b8f6:	fb96 f2f1 	sdiv	r2, r6, r1
 801b8fa:	fb01 6612 	mls	r6, r1, r2, r6
 801b8fe:	2e00      	cmp	r6, #0
 801b900:	f240 126d 	movw	r2, #365	; 0x16d
 801b904:	bf08      	it	eq
 801b906:	f44f 72b7 	moveq.w	r2, #366	; 0x16e
 801b90a:	4293      	cmp	r3, r2
 801b90c:	bfa8      	it	ge
 801b90e:	1a9b      	subge	r3, r3, r2
 801b910:	e7bb      	b.n	801b88a <mktime+0x2a2>
 801b912:	f240 126d 	movw	r2, #365	; 0x16d
 801b916:	e7f8      	b.n	801b90a <mktime+0x322>
 801b918:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 801b91c:	e7f5      	b.n	801b90a <mktime+0x322>
 801b91e:	f04f 3aff 	mov.w	sl, #4294967295
 801b922:	f04f 3bff 	mov.w	fp, #4294967295
 801b926:	e7ca      	b.n	801b8be <mktime+0x2d6>
 801b928:	080230e0 	.word	0x080230e0
 801b92c:	00015180 	.word	0x00015180
 801b930:	20005ed0 	.word	0x20005ed0

0801b934 <_free_r>:
 801b934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801b936:	2900      	cmp	r1, #0
 801b938:	d048      	beq.n	801b9cc <_free_r+0x98>
 801b93a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b93e:	9001      	str	r0, [sp, #4]
 801b940:	2b00      	cmp	r3, #0
 801b942:	f1a1 0404 	sub.w	r4, r1, #4
 801b946:	bfb8      	it	lt
 801b948:	18e4      	addlt	r4, r4, r3
 801b94a:	f004 f81b 	bl	801f984 <__malloc_lock>
 801b94e:	4a20      	ldr	r2, [pc, #128]	; (801b9d0 <_free_r+0x9c>)
 801b950:	9801      	ldr	r0, [sp, #4]
 801b952:	6813      	ldr	r3, [r2, #0]
 801b954:	4615      	mov	r5, r2
 801b956:	b933      	cbnz	r3, 801b966 <_free_r+0x32>
 801b958:	6063      	str	r3, [r4, #4]
 801b95a:	6014      	str	r4, [r2, #0]
 801b95c:	b003      	add	sp, #12
 801b95e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801b962:	f004 b815 	b.w	801f990 <__malloc_unlock>
 801b966:	42a3      	cmp	r3, r4
 801b968:	d90b      	bls.n	801b982 <_free_r+0x4e>
 801b96a:	6821      	ldr	r1, [r4, #0]
 801b96c:	1862      	adds	r2, r4, r1
 801b96e:	4293      	cmp	r3, r2
 801b970:	bf04      	itt	eq
 801b972:	681a      	ldreq	r2, [r3, #0]
 801b974:	685b      	ldreq	r3, [r3, #4]
 801b976:	6063      	str	r3, [r4, #4]
 801b978:	bf04      	itt	eq
 801b97a:	1852      	addeq	r2, r2, r1
 801b97c:	6022      	streq	r2, [r4, #0]
 801b97e:	602c      	str	r4, [r5, #0]
 801b980:	e7ec      	b.n	801b95c <_free_r+0x28>
 801b982:	461a      	mov	r2, r3
 801b984:	685b      	ldr	r3, [r3, #4]
 801b986:	b10b      	cbz	r3, 801b98c <_free_r+0x58>
 801b988:	42a3      	cmp	r3, r4
 801b98a:	d9fa      	bls.n	801b982 <_free_r+0x4e>
 801b98c:	6811      	ldr	r1, [r2, #0]
 801b98e:	1855      	adds	r5, r2, r1
 801b990:	42a5      	cmp	r5, r4
 801b992:	d10b      	bne.n	801b9ac <_free_r+0x78>
 801b994:	6824      	ldr	r4, [r4, #0]
 801b996:	4421      	add	r1, r4
 801b998:	1854      	adds	r4, r2, r1
 801b99a:	42a3      	cmp	r3, r4
 801b99c:	6011      	str	r1, [r2, #0]
 801b99e:	d1dd      	bne.n	801b95c <_free_r+0x28>
 801b9a0:	681c      	ldr	r4, [r3, #0]
 801b9a2:	685b      	ldr	r3, [r3, #4]
 801b9a4:	6053      	str	r3, [r2, #4]
 801b9a6:	4421      	add	r1, r4
 801b9a8:	6011      	str	r1, [r2, #0]
 801b9aa:	e7d7      	b.n	801b95c <_free_r+0x28>
 801b9ac:	d902      	bls.n	801b9b4 <_free_r+0x80>
 801b9ae:	230c      	movs	r3, #12
 801b9b0:	6003      	str	r3, [r0, #0]
 801b9b2:	e7d3      	b.n	801b95c <_free_r+0x28>
 801b9b4:	6825      	ldr	r5, [r4, #0]
 801b9b6:	1961      	adds	r1, r4, r5
 801b9b8:	428b      	cmp	r3, r1
 801b9ba:	bf04      	itt	eq
 801b9bc:	6819      	ldreq	r1, [r3, #0]
 801b9be:	685b      	ldreq	r3, [r3, #4]
 801b9c0:	6063      	str	r3, [r4, #4]
 801b9c2:	bf04      	itt	eq
 801b9c4:	1949      	addeq	r1, r1, r5
 801b9c6:	6021      	streq	r1, [r4, #0]
 801b9c8:	6054      	str	r4, [r2, #4]
 801b9ca:	e7c7      	b.n	801b95c <_free_r+0x28>
 801b9cc:	b003      	add	sp, #12
 801b9ce:	bd30      	pop	{r4, r5, pc}
 801b9d0:	20005eac 	.word	0x20005eac

0801b9d4 <_malloc_r>:
 801b9d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9d6:	1ccd      	adds	r5, r1, #3
 801b9d8:	f025 0503 	bic.w	r5, r5, #3
 801b9dc:	3508      	adds	r5, #8
 801b9de:	2d0c      	cmp	r5, #12
 801b9e0:	bf38      	it	cc
 801b9e2:	250c      	movcc	r5, #12
 801b9e4:	2d00      	cmp	r5, #0
 801b9e6:	4606      	mov	r6, r0
 801b9e8:	db01      	blt.n	801b9ee <_malloc_r+0x1a>
 801b9ea:	42a9      	cmp	r1, r5
 801b9ec:	d903      	bls.n	801b9f6 <_malloc_r+0x22>
 801b9ee:	230c      	movs	r3, #12
 801b9f0:	6033      	str	r3, [r6, #0]
 801b9f2:	2000      	movs	r0, #0
 801b9f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b9f6:	f003 ffc5 	bl	801f984 <__malloc_lock>
 801b9fa:	4921      	ldr	r1, [pc, #132]	; (801ba80 <_malloc_r+0xac>)
 801b9fc:	680a      	ldr	r2, [r1, #0]
 801b9fe:	4614      	mov	r4, r2
 801ba00:	b99c      	cbnz	r4, 801ba2a <_malloc_r+0x56>
 801ba02:	4f20      	ldr	r7, [pc, #128]	; (801ba84 <_malloc_r+0xb0>)
 801ba04:	683b      	ldr	r3, [r7, #0]
 801ba06:	b923      	cbnz	r3, 801ba12 <_malloc_r+0x3e>
 801ba08:	4621      	mov	r1, r4
 801ba0a:	4630      	mov	r0, r6
 801ba0c:	f000 ffae 	bl	801c96c <_sbrk_r>
 801ba10:	6038      	str	r0, [r7, #0]
 801ba12:	4629      	mov	r1, r5
 801ba14:	4630      	mov	r0, r6
 801ba16:	f000 ffa9 	bl	801c96c <_sbrk_r>
 801ba1a:	1c43      	adds	r3, r0, #1
 801ba1c:	d123      	bne.n	801ba66 <_malloc_r+0x92>
 801ba1e:	230c      	movs	r3, #12
 801ba20:	6033      	str	r3, [r6, #0]
 801ba22:	4630      	mov	r0, r6
 801ba24:	f003 ffb4 	bl	801f990 <__malloc_unlock>
 801ba28:	e7e3      	b.n	801b9f2 <_malloc_r+0x1e>
 801ba2a:	6823      	ldr	r3, [r4, #0]
 801ba2c:	1b5b      	subs	r3, r3, r5
 801ba2e:	d417      	bmi.n	801ba60 <_malloc_r+0x8c>
 801ba30:	2b0b      	cmp	r3, #11
 801ba32:	d903      	bls.n	801ba3c <_malloc_r+0x68>
 801ba34:	6023      	str	r3, [r4, #0]
 801ba36:	441c      	add	r4, r3
 801ba38:	6025      	str	r5, [r4, #0]
 801ba3a:	e004      	b.n	801ba46 <_malloc_r+0x72>
 801ba3c:	6863      	ldr	r3, [r4, #4]
 801ba3e:	42a2      	cmp	r2, r4
 801ba40:	bf0c      	ite	eq
 801ba42:	600b      	streq	r3, [r1, #0]
 801ba44:	6053      	strne	r3, [r2, #4]
 801ba46:	4630      	mov	r0, r6
 801ba48:	f003 ffa2 	bl	801f990 <__malloc_unlock>
 801ba4c:	f104 000b 	add.w	r0, r4, #11
 801ba50:	1d23      	adds	r3, r4, #4
 801ba52:	f020 0007 	bic.w	r0, r0, #7
 801ba56:	1ac2      	subs	r2, r0, r3
 801ba58:	d0cc      	beq.n	801b9f4 <_malloc_r+0x20>
 801ba5a:	1a1b      	subs	r3, r3, r0
 801ba5c:	50a3      	str	r3, [r4, r2]
 801ba5e:	e7c9      	b.n	801b9f4 <_malloc_r+0x20>
 801ba60:	4622      	mov	r2, r4
 801ba62:	6864      	ldr	r4, [r4, #4]
 801ba64:	e7cc      	b.n	801ba00 <_malloc_r+0x2c>
 801ba66:	1cc4      	adds	r4, r0, #3
 801ba68:	f024 0403 	bic.w	r4, r4, #3
 801ba6c:	42a0      	cmp	r0, r4
 801ba6e:	d0e3      	beq.n	801ba38 <_malloc_r+0x64>
 801ba70:	1a21      	subs	r1, r4, r0
 801ba72:	4630      	mov	r0, r6
 801ba74:	f000 ff7a 	bl	801c96c <_sbrk_r>
 801ba78:	3001      	adds	r0, #1
 801ba7a:	d1dd      	bne.n	801ba38 <_malloc_r+0x64>
 801ba7c:	e7cf      	b.n	801ba1e <_malloc_r+0x4a>
 801ba7e:	bf00      	nop
 801ba80:	20005eac 	.word	0x20005eac
 801ba84:	20005eb0 	.word	0x20005eb0

0801ba88 <__cvt>:
 801ba88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801ba8c:	ec55 4b10 	vmov	r4, r5, d0
 801ba90:	2d00      	cmp	r5, #0
 801ba92:	460e      	mov	r6, r1
 801ba94:	4619      	mov	r1, r3
 801ba96:	462b      	mov	r3, r5
 801ba98:	bfbb      	ittet	lt
 801ba9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801ba9e:	461d      	movlt	r5, r3
 801baa0:	2300      	movge	r3, #0
 801baa2:	232d      	movlt	r3, #45	; 0x2d
 801baa4:	700b      	strb	r3, [r1, #0]
 801baa6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801baa8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801baac:	4691      	mov	r9, r2
 801baae:	f023 0820 	bic.w	r8, r3, #32
 801bab2:	bfbc      	itt	lt
 801bab4:	4622      	movlt	r2, r4
 801bab6:	4614      	movlt	r4, r2
 801bab8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801babc:	d005      	beq.n	801baca <__cvt+0x42>
 801babe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801bac2:	d100      	bne.n	801bac6 <__cvt+0x3e>
 801bac4:	3601      	adds	r6, #1
 801bac6:	2102      	movs	r1, #2
 801bac8:	e000      	b.n	801bacc <__cvt+0x44>
 801baca:	2103      	movs	r1, #3
 801bacc:	ab03      	add	r3, sp, #12
 801bace:	9301      	str	r3, [sp, #4]
 801bad0:	ab02      	add	r3, sp, #8
 801bad2:	9300      	str	r3, [sp, #0]
 801bad4:	ec45 4b10 	vmov	d0, r4, r5
 801bad8:	4653      	mov	r3, sl
 801bada:	4632      	mov	r2, r6
 801badc:	f002 fba0 	bl	801e220 <_dtoa_r>
 801bae0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801bae4:	4607      	mov	r7, r0
 801bae6:	d102      	bne.n	801baee <__cvt+0x66>
 801bae8:	f019 0f01 	tst.w	r9, #1
 801baec:	d022      	beq.n	801bb34 <__cvt+0xac>
 801baee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801baf2:	eb07 0906 	add.w	r9, r7, r6
 801baf6:	d110      	bne.n	801bb1a <__cvt+0x92>
 801baf8:	783b      	ldrb	r3, [r7, #0]
 801bafa:	2b30      	cmp	r3, #48	; 0x30
 801bafc:	d10a      	bne.n	801bb14 <__cvt+0x8c>
 801bafe:	2200      	movs	r2, #0
 801bb00:	2300      	movs	r3, #0
 801bb02:	4620      	mov	r0, r4
 801bb04:	4629      	mov	r1, r5
 801bb06:	f7e4 ffff 	bl	8000b08 <__aeabi_dcmpeq>
 801bb0a:	b918      	cbnz	r0, 801bb14 <__cvt+0x8c>
 801bb0c:	f1c6 0601 	rsb	r6, r6, #1
 801bb10:	f8ca 6000 	str.w	r6, [sl]
 801bb14:	f8da 3000 	ldr.w	r3, [sl]
 801bb18:	4499      	add	r9, r3
 801bb1a:	2200      	movs	r2, #0
 801bb1c:	2300      	movs	r3, #0
 801bb1e:	4620      	mov	r0, r4
 801bb20:	4629      	mov	r1, r5
 801bb22:	f7e4 fff1 	bl	8000b08 <__aeabi_dcmpeq>
 801bb26:	b108      	cbz	r0, 801bb2c <__cvt+0xa4>
 801bb28:	f8cd 900c 	str.w	r9, [sp, #12]
 801bb2c:	2230      	movs	r2, #48	; 0x30
 801bb2e:	9b03      	ldr	r3, [sp, #12]
 801bb30:	454b      	cmp	r3, r9
 801bb32:	d307      	bcc.n	801bb44 <__cvt+0xbc>
 801bb34:	9b03      	ldr	r3, [sp, #12]
 801bb36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801bb38:	1bdb      	subs	r3, r3, r7
 801bb3a:	4638      	mov	r0, r7
 801bb3c:	6013      	str	r3, [r2, #0]
 801bb3e:	b004      	add	sp, #16
 801bb40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801bb44:	1c59      	adds	r1, r3, #1
 801bb46:	9103      	str	r1, [sp, #12]
 801bb48:	701a      	strb	r2, [r3, #0]
 801bb4a:	e7f0      	b.n	801bb2e <__cvt+0xa6>

0801bb4c <__exponent>:
 801bb4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801bb4e:	4603      	mov	r3, r0
 801bb50:	2900      	cmp	r1, #0
 801bb52:	bfb8      	it	lt
 801bb54:	4249      	neglt	r1, r1
 801bb56:	f803 2b02 	strb.w	r2, [r3], #2
 801bb5a:	bfb4      	ite	lt
 801bb5c:	222d      	movlt	r2, #45	; 0x2d
 801bb5e:	222b      	movge	r2, #43	; 0x2b
 801bb60:	2909      	cmp	r1, #9
 801bb62:	7042      	strb	r2, [r0, #1]
 801bb64:	dd2a      	ble.n	801bbbc <__exponent+0x70>
 801bb66:	f10d 0407 	add.w	r4, sp, #7
 801bb6a:	46a4      	mov	ip, r4
 801bb6c:	270a      	movs	r7, #10
 801bb6e:	46a6      	mov	lr, r4
 801bb70:	460a      	mov	r2, r1
 801bb72:	fb91 f6f7 	sdiv	r6, r1, r7
 801bb76:	fb07 1516 	mls	r5, r7, r6, r1
 801bb7a:	3530      	adds	r5, #48	; 0x30
 801bb7c:	2a63      	cmp	r2, #99	; 0x63
 801bb7e:	f104 34ff 	add.w	r4, r4, #4294967295
 801bb82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801bb86:	4631      	mov	r1, r6
 801bb88:	dcf1      	bgt.n	801bb6e <__exponent+0x22>
 801bb8a:	3130      	adds	r1, #48	; 0x30
 801bb8c:	f1ae 0502 	sub.w	r5, lr, #2
 801bb90:	f804 1c01 	strb.w	r1, [r4, #-1]
 801bb94:	1c44      	adds	r4, r0, #1
 801bb96:	4629      	mov	r1, r5
 801bb98:	4561      	cmp	r1, ip
 801bb9a:	d30a      	bcc.n	801bbb2 <__exponent+0x66>
 801bb9c:	f10d 0209 	add.w	r2, sp, #9
 801bba0:	eba2 020e 	sub.w	r2, r2, lr
 801bba4:	4565      	cmp	r5, ip
 801bba6:	bf88      	it	hi
 801bba8:	2200      	movhi	r2, #0
 801bbaa:	4413      	add	r3, r2
 801bbac:	1a18      	subs	r0, r3, r0
 801bbae:	b003      	add	sp, #12
 801bbb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801bbb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 801bbb6:	f804 2f01 	strb.w	r2, [r4, #1]!
 801bbba:	e7ed      	b.n	801bb98 <__exponent+0x4c>
 801bbbc:	2330      	movs	r3, #48	; 0x30
 801bbbe:	3130      	adds	r1, #48	; 0x30
 801bbc0:	7083      	strb	r3, [r0, #2]
 801bbc2:	70c1      	strb	r1, [r0, #3]
 801bbc4:	1d03      	adds	r3, r0, #4
 801bbc6:	e7f1      	b.n	801bbac <__exponent+0x60>

0801bbc8 <_printf_float>:
 801bbc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bbcc:	ed2d 8b02 	vpush	{d8}
 801bbd0:	b08d      	sub	sp, #52	; 0x34
 801bbd2:	460c      	mov	r4, r1
 801bbd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 801bbd8:	4616      	mov	r6, r2
 801bbda:	461f      	mov	r7, r3
 801bbdc:	4605      	mov	r5, r0
 801bbde:	f003 fe45 	bl	801f86c <_localeconv_r>
 801bbe2:	f8d0 a000 	ldr.w	sl, [r0]
 801bbe6:	4650      	mov	r0, sl
 801bbe8:	f7e4 fb0c 	bl	8000204 <strlen>
 801bbec:	2300      	movs	r3, #0
 801bbee:	930a      	str	r3, [sp, #40]	; 0x28
 801bbf0:	6823      	ldr	r3, [r4, #0]
 801bbf2:	9305      	str	r3, [sp, #20]
 801bbf4:	f8d8 3000 	ldr.w	r3, [r8]
 801bbf8:	f894 b018 	ldrb.w	fp, [r4, #24]
 801bbfc:	3307      	adds	r3, #7
 801bbfe:	f023 0307 	bic.w	r3, r3, #7
 801bc02:	f103 0208 	add.w	r2, r3, #8
 801bc06:	f8c8 2000 	str.w	r2, [r8]
 801bc0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bc0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801bc12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801bc16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801bc1a:	9307      	str	r3, [sp, #28]
 801bc1c:	f8cd 8018 	str.w	r8, [sp, #24]
 801bc20:	ee08 0a10 	vmov	s16, r0
 801bc24:	4b9f      	ldr	r3, [pc, #636]	; (801bea4 <_printf_float+0x2dc>)
 801bc26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801bc2a:	f04f 32ff 	mov.w	r2, #4294967295
 801bc2e:	f7e4 ff9d 	bl	8000b6c <__aeabi_dcmpun>
 801bc32:	bb88      	cbnz	r0, 801bc98 <_printf_float+0xd0>
 801bc34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801bc38:	4b9a      	ldr	r3, [pc, #616]	; (801bea4 <_printf_float+0x2dc>)
 801bc3a:	f04f 32ff 	mov.w	r2, #4294967295
 801bc3e:	f7e4 ff77 	bl	8000b30 <__aeabi_dcmple>
 801bc42:	bb48      	cbnz	r0, 801bc98 <_printf_float+0xd0>
 801bc44:	2200      	movs	r2, #0
 801bc46:	2300      	movs	r3, #0
 801bc48:	4640      	mov	r0, r8
 801bc4a:	4649      	mov	r1, r9
 801bc4c:	f7e4 ff66 	bl	8000b1c <__aeabi_dcmplt>
 801bc50:	b110      	cbz	r0, 801bc58 <_printf_float+0x90>
 801bc52:	232d      	movs	r3, #45	; 0x2d
 801bc54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801bc58:	4b93      	ldr	r3, [pc, #588]	; (801bea8 <_printf_float+0x2e0>)
 801bc5a:	4894      	ldr	r0, [pc, #592]	; (801beac <_printf_float+0x2e4>)
 801bc5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 801bc60:	bf94      	ite	ls
 801bc62:	4698      	movls	r8, r3
 801bc64:	4680      	movhi	r8, r0
 801bc66:	2303      	movs	r3, #3
 801bc68:	6123      	str	r3, [r4, #16]
 801bc6a:	9b05      	ldr	r3, [sp, #20]
 801bc6c:	f023 0204 	bic.w	r2, r3, #4
 801bc70:	6022      	str	r2, [r4, #0]
 801bc72:	f04f 0900 	mov.w	r9, #0
 801bc76:	9700      	str	r7, [sp, #0]
 801bc78:	4633      	mov	r3, r6
 801bc7a:	aa0b      	add	r2, sp, #44	; 0x2c
 801bc7c:	4621      	mov	r1, r4
 801bc7e:	4628      	mov	r0, r5
 801bc80:	f000 f9d8 	bl	801c034 <_printf_common>
 801bc84:	3001      	adds	r0, #1
 801bc86:	f040 8090 	bne.w	801bdaa <_printf_float+0x1e2>
 801bc8a:	f04f 30ff 	mov.w	r0, #4294967295
 801bc8e:	b00d      	add	sp, #52	; 0x34
 801bc90:	ecbd 8b02 	vpop	{d8}
 801bc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc98:	4642      	mov	r2, r8
 801bc9a:	464b      	mov	r3, r9
 801bc9c:	4640      	mov	r0, r8
 801bc9e:	4649      	mov	r1, r9
 801bca0:	f7e4 ff64 	bl	8000b6c <__aeabi_dcmpun>
 801bca4:	b140      	cbz	r0, 801bcb8 <_printf_float+0xf0>
 801bca6:	464b      	mov	r3, r9
 801bca8:	2b00      	cmp	r3, #0
 801bcaa:	bfbc      	itt	lt
 801bcac:	232d      	movlt	r3, #45	; 0x2d
 801bcae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801bcb2:	487f      	ldr	r0, [pc, #508]	; (801beb0 <_printf_float+0x2e8>)
 801bcb4:	4b7f      	ldr	r3, [pc, #508]	; (801beb4 <_printf_float+0x2ec>)
 801bcb6:	e7d1      	b.n	801bc5c <_printf_float+0x94>
 801bcb8:	6863      	ldr	r3, [r4, #4]
 801bcba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801bcbe:	9206      	str	r2, [sp, #24]
 801bcc0:	1c5a      	adds	r2, r3, #1
 801bcc2:	d13f      	bne.n	801bd44 <_printf_float+0x17c>
 801bcc4:	2306      	movs	r3, #6
 801bcc6:	6063      	str	r3, [r4, #4]
 801bcc8:	9b05      	ldr	r3, [sp, #20]
 801bcca:	6861      	ldr	r1, [r4, #4]
 801bccc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801bcd0:	2300      	movs	r3, #0
 801bcd2:	9303      	str	r3, [sp, #12]
 801bcd4:	ab0a      	add	r3, sp, #40	; 0x28
 801bcd6:	e9cd b301 	strd	fp, r3, [sp, #4]
 801bcda:	ab09      	add	r3, sp, #36	; 0x24
 801bcdc:	ec49 8b10 	vmov	d0, r8, r9
 801bce0:	9300      	str	r3, [sp, #0]
 801bce2:	6022      	str	r2, [r4, #0]
 801bce4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 801bce8:	4628      	mov	r0, r5
 801bcea:	f7ff fecd 	bl	801ba88 <__cvt>
 801bcee:	9b06      	ldr	r3, [sp, #24]
 801bcf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bcf2:	2b47      	cmp	r3, #71	; 0x47
 801bcf4:	4680      	mov	r8, r0
 801bcf6:	d108      	bne.n	801bd0a <_printf_float+0x142>
 801bcf8:	1cc8      	adds	r0, r1, #3
 801bcfa:	db02      	blt.n	801bd02 <_printf_float+0x13a>
 801bcfc:	6863      	ldr	r3, [r4, #4]
 801bcfe:	4299      	cmp	r1, r3
 801bd00:	dd41      	ble.n	801bd86 <_printf_float+0x1be>
 801bd02:	f1ab 0b02 	sub.w	fp, fp, #2
 801bd06:	fa5f fb8b 	uxtb.w	fp, fp
 801bd0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801bd0e:	d820      	bhi.n	801bd52 <_printf_float+0x18a>
 801bd10:	3901      	subs	r1, #1
 801bd12:	465a      	mov	r2, fp
 801bd14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801bd18:	9109      	str	r1, [sp, #36]	; 0x24
 801bd1a:	f7ff ff17 	bl	801bb4c <__exponent>
 801bd1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bd20:	1813      	adds	r3, r2, r0
 801bd22:	2a01      	cmp	r2, #1
 801bd24:	4681      	mov	r9, r0
 801bd26:	6123      	str	r3, [r4, #16]
 801bd28:	dc02      	bgt.n	801bd30 <_printf_float+0x168>
 801bd2a:	6822      	ldr	r2, [r4, #0]
 801bd2c:	07d2      	lsls	r2, r2, #31
 801bd2e:	d501      	bpl.n	801bd34 <_printf_float+0x16c>
 801bd30:	3301      	adds	r3, #1
 801bd32:	6123      	str	r3, [r4, #16]
 801bd34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 801bd38:	2b00      	cmp	r3, #0
 801bd3a:	d09c      	beq.n	801bc76 <_printf_float+0xae>
 801bd3c:	232d      	movs	r3, #45	; 0x2d
 801bd3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801bd42:	e798      	b.n	801bc76 <_printf_float+0xae>
 801bd44:	9a06      	ldr	r2, [sp, #24]
 801bd46:	2a47      	cmp	r2, #71	; 0x47
 801bd48:	d1be      	bne.n	801bcc8 <_printf_float+0x100>
 801bd4a:	2b00      	cmp	r3, #0
 801bd4c:	d1bc      	bne.n	801bcc8 <_printf_float+0x100>
 801bd4e:	2301      	movs	r3, #1
 801bd50:	e7b9      	b.n	801bcc6 <_printf_float+0xfe>
 801bd52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801bd56:	d118      	bne.n	801bd8a <_printf_float+0x1c2>
 801bd58:	2900      	cmp	r1, #0
 801bd5a:	6863      	ldr	r3, [r4, #4]
 801bd5c:	dd0b      	ble.n	801bd76 <_printf_float+0x1ae>
 801bd5e:	6121      	str	r1, [r4, #16]
 801bd60:	b913      	cbnz	r3, 801bd68 <_printf_float+0x1a0>
 801bd62:	6822      	ldr	r2, [r4, #0]
 801bd64:	07d0      	lsls	r0, r2, #31
 801bd66:	d502      	bpl.n	801bd6e <_printf_float+0x1a6>
 801bd68:	3301      	adds	r3, #1
 801bd6a:	440b      	add	r3, r1
 801bd6c:	6123      	str	r3, [r4, #16]
 801bd6e:	65a1      	str	r1, [r4, #88]	; 0x58
 801bd70:	f04f 0900 	mov.w	r9, #0
 801bd74:	e7de      	b.n	801bd34 <_printf_float+0x16c>
 801bd76:	b913      	cbnz	r3, 801bd7e <_printf_float+0x1b6>
 801bd78:	6822      	ldr	r2, [r4, #0]
 801bd7a:	07d2      	lsls	r2, r2, #31
 801bd7c:	d501      	bpl.n	801bd82 <_printf_float+0x1ba>
 801bd7e:	3302      	adds	r3, #2
 801bd80:	e7f4      	b.n	801bd6c <_printf_float+0x1a4>
 801bd82:	2301      	movs	r3, #1
 801bd84:	e7f2      	b.n	801bd6c <_printf_float+0x1a4>
 801bd86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801bd8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bd8c:	4299      	cmp	r1, r3
 801bd8e:	db05      	blt.n	801bd9c <_printf_float+0x1d4>
 801bd90:	6823      	ldr	r3, [r4, #0]
 801bd92:	6121      	str	r1, [r4, #16]
 801bd94:	07d8      	lsls	r0, r3, #31
 801bd96:	d5ea      	bpl.n	801bd6e <_printf_float+0x1a6>
 801bd98:	1c4b      	adds	r3, r1, #1
 801bd9a:	e7e7      	b.n	801bd6c <_printf_float+0x1a4>
 801bd9c:	2900      	cmp	r1, #0
 801bd9e:	bfd4      	ite	le
 801bda0:	f1c1 0202 	rsble	r2, r1, #2
 801bda4:	2201      	movgt	r2, #1
 801bda6:	4413      	add	r3, r2
 801bda8:	e7e0      	b.n	801bd6c <_printf_float+0x1a4>
 801bdaa:	6823      	ldr	r3, [r4, #0]
 801bdac:	055a      	lsls	r2, r3, #21
 801bdae:	d407      	bmi.n	801bdc0 <_printf_float+0x1f8>
 801bdb0:	6923      	ldr	r3, [r4, #16]
 801bdb2:	4642      	mov	r2, r8
 801bdb4:	4631      	mov	r1, r6
 801bdb6:	4628      	mov	r0, r5
 801bdb8:	47b8      	blx	r7
 801bdba:	3001      	adds	r0, #1
 801bdbc:	d12c      	bne.n	801be18 <_printf_float+0x250>
 801bdbe:	e764      	b.n	801bc8a <_printf_float+0xc2>
 801bdc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801bdc4:	f240 80e0 	bls.w	801bf88 <_printf_float+0x3c0>
 801bdc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801bdcc:	2200      	movs	r2, #0
 801bdce:	2300      	movs	r3, #0
 801bdd0:	f7e4 fe9a 	bl	8000b08 <__aeabi_dcmpeq>
 801bdd4:	2800      	cmp	r0, #0
 801bdd6:	d034      	beq.n	801be42 <_printf_float+0x27a>
 801bdd8:	4a37      	ldr	r2, [pc, #220]	; (801beb8 <_printf_float+0x2f0>)
 801bdda:	2301      	movs	r3, #1
 801bddc:	4631      	mov	r1, r6
 801bdde:	4628      	mov	r0, r5
 801bde0:	47b8      	blx	r7
 801bde2:	3001      	adds	r0, #1
 801bde4:	f43f af51 	beq.w	801bc8a <_printf_float+0xc2>
 801bde8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bdec:	429a      	cmp	r2, r3
 801bdee:	db02      	blt.n	801bdf6 <_printf_float+0x22e>
 801bdf0:	6823      	ldr	r3, [r4, #0]
 801bdf2:	07d8      	lsls	r0, r3, #31
 801bdf4:	d510      	bpl.n	801be18 <_printf_float+0x250>
 801bdf6:	ee18 3a10 	vmov	r3, s16
 801bdfa:	4652      	mov	r2, sl
 801bdfc:	4631      	mov	r1, r6
 801bdfe:	4628      	mov	r0, r5
 801be00:	47b8      	blx	r7
 801be02:	3001      	adds	r0, #1
 801be04:	f43f af41 	beq.w	801bc8a <_printf_float+0xc2>
 801be08:	f04f 0800 	mov.w	r8, #0
 801be0c:	f104 091a 	add.w	r9, r4, #26
 801be10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801be12:	3b01      	subs	r3, #1
 801be14:	4543      	cmp	r3, r8
 801be16:	dc09      	bgt.n	801be2c <_printf_float+0x264>
 801be18:	6823      	ldr	r3, [r4, #0]
 801be1a:	079b      	lsls	r3, r3, #30
 801be1c:	f100 8105 	bmi.w	801c02a <_printf_float+0x462>
 801be20:	68e0      	ldr	r0, [r4, #12]
 801be22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801be24:	4298      	cmp	r0, r3
 801be26:	bfb8      	it	lt
 801be28:	4618      	movlt	r0, r3
 801be2a:	e730      	b.n	801bc8e <_printf_float+0xc6>
 801be2c:	2301      	movs	r3, #1
 801be2e:	464a      	mov	r2, r9
 801be30:	4631      	mov	r1, r6
 801be32:	4628      	mov	r0, r5
 801be34:	47b8      	blx	r7
 801be36:	3001      	adds	r0, #1
 801be38:	f43f af27 	beq.w	801bc8a <_printf_float+0xc2>
 801be3c:	f108 0801 	add.w	r8, r8, #1
 801be40:	e7e6      	b.n	801be10 <_printf_float+0x248>
 801be42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801be44:	2b00      	cmp	r3, #0
 801be46:	dc39      	bgt.n	801bebc <_printf_float+0x2f4>
 801be48:	4a1b      	ldr	r2, [pc, #108]	; (801beb8 <_printf_float+0x2f0>)
 801be4a:	2301      	movs	r3, #1
 801be4c:	4631      	mov	r1, r6
 801be4e:	4628      	mov	r0, r5
 801be50:	47b8      	blx	r7
 801be52:	3001      	adds	r0, #1
 801be54:	f43f af19 	beq.w	801bc8a <_printf_float+0xc2>
 801be58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801be5c:	4313      	orrs	r3, r2
 801be5e:	d102      	bne.n	801be66 <_printf_float+0x29e>
 801be60:	6823      	ldr	r3, [r4, #0]
 801be62:	07d9      	lsls	r1, r3, #31
 801be64:	d5d8      	bpl.n	801be18 <_printf_float+0x250>
 801be66:	ee18 3a10 	vmov	r3, s16
 801be6a:	4652      	mov	r2, sl
 801be6c:	4631      	mov	r1, r6
 801be6e:	4628      	mov	r0, r5
 801be70:	47b8      	blx	r7
 801be72:	3001      	adds	r0, #1
 801be74:	f43f af09 	beq.w	801bc8a <_printf_float+0xc2>
 801be78:	f04f 0900 	mov.w	r9, #0
 801be7c:	f104 0a1a 	add.w	sl, r4, #26
 801be80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801be82:	425b      	negs	r3, r3
 801be84:	454b      	cmp	r3, r9
 801be86:	dc01      	bgt.n	801be8c <_printf_float+0x2c4>
 801be88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801be8a:	e792      	b.n	801bdb2 <_printf_float+0x1ea>
 801be8c:	2301      	movs	r3, #1
 801be8e:	4652      	mov	r2, sl
 801be90:	4631      	mov	r1, r6
 801be92:	4628      	mov	r0, r5
 801be94:	47b8      	blx	r7
 801be96:	3001      	adds	r0, #1
 801be98:	f43f aef7 	beq.w	801bc8a <_printf_float+0xc2>
 801be9c:	f109 0901 	add.w	r9, r9, #1
 801bea0:	e7ee      	b.n	801be80 <_printf_float+0x2b8>
 801bea2:	bf00      	nop
 801bea4:	7fefffff 	.word	0x7fefffff
 801bea8:	08023170 	.word	0x08023170
 801beac:	08023174 	.word	0x08023174
 801beb0:	0802317c 	.word	0x0802317c
 801beb4:	08023178 	.word	0x08023178
 801beb8:	080234e1 	.word	0x080234e1
 801bebc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bebe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801bec0:	429a      	cmp	r2, r3
 801bec2:	bfa8      	it	ge
 801bec4:	461a      	movge	r2, r3
 801bec6:	2a00      	cmp	r2, #0
 801bec8:	4691      	mov	r9, r2
 801beca:	dc37      	bgt.n	801bf3c <_printf_float+0x374>
 801becc:	f04f 0b00 	mov.w	fp, #0
 801bed0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801bed4:	f104 021a 	add.w	r2, r4, #26
 801bed8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801beda:	9305      	str	r3, [sp, #20]
 801bedc:	eba3 0309 	sub.w	r3, r3, r9
 801bee0:	455b      	cmp	r3, fp
 801bee2:	dc33      	bgt.n	801bf4c <_printf_float+0x384>
 801bee4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bee8:	429a      	cmp	r2, r3
 801beea:	db3b      	blt.n	801bf64 <_printf_float+0x39c>
 801beec:	6823      	ldr	r3, [r4, #0]
 801beee:	07da      	lsls	r2, r3, #31
 801bef0:	d438      	bmi.n	801bf64 <_printf_float+0x39c>
 801bef2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bef4:	9b05      	ldr	r3, [sp, #20]
 801bef6:	9909      	ldr	r1, [sp, #36]	; 0x24
 801bef8:	1ad3      	subs	r3, r2, r3
 801befa:	eba2 0901 	sub.w	r9, r2, r1
 801befe:	4599      	cmp	r9, r3
 801bf00:	bfa8      	it	ge
 801bf02:	4699      	movge	r9, r3
 801bf04:	f1b9 0f00 	cmp.w	r9, #0
 801bf08:	dc35      	bgt.n	801bf76 <_printf_float+0x3ae>
 801bf0a:	f04f 0800 	mov.w	r8, #0
 801bf0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801bf12:	f104 0a1a 	add.w	sl, r4, #26
 801bf16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801bf1a:	1a9b      	subs	r3, r3, r2
 801bf1c:	eba3 0309 	sub.w	r3, r3, r9
 801bf20:	4543      	cmp	r3, r8
 801bf22:	f77f af79 	ble.w	801be18 <_printf_float+0x250>
 801bf26:	2301      	movs	r3, #1
 801bf28:	4652      	mov	r2, sl
 801bf2a:	4631      	mov	r1, r6
 801bf2c:	4628      	mov	r0, r5
 801bf2e:	47b8      	blx	r7
 801bf30:	3001      	adds	r0, #1
 801bf32:	f43f aeaa 	beq.w	801bc8a <_printf_float+0xc2>
 801bf36:	f108 0801 	add.w	r8, r8, #1
 801bf3a:	e7ec      	b.n	801bf16 <_printf_float+0x34e>
 801bf3c:	4613      	mov	r3, r2
 801bf3e:	4631      	mov	r1, r6
 801bf40:	4642      	mov	r2, r8
 801bf42:	4628      	mov	r0, r5
 801bf44:	47b8      	blx	r7
 801bf46:	3001      	adds	r0, #1
 801bf48:	d1c0      	bne.n	801becc <_printf_float+0x304>
 801bf4a:	e69e      	b.n	801bc8a <_printf_float+0xc2>
 801bf4c:	2301      	movs	r3, #1
 801bf4e:	4631      	mov	r1, r6
 801bf50:	4628      	mov	r0, r5
 801bf52:	9205      	str	r2, [sp, #20]
 801bf54:	47b8      	blx	r7
 801bf56:	3001      	adds	r0, #1
 801bf58:	f43f ae97 	beq.w	801bc8a <_printf_float+0xc2>
 801bf5c:	9a05      	ldr	r2, [sp, #20]
 801bf5e:	f10b 0b01 	add.w	fp, fp, #1
 801bf62:	e7b9      	b.n	801bed8 <_printf_float+0x310>
 801bf64:	ee18 3a10 	vmov	r3, s16
 801bf68:	4652      	mov	r2, sl
 801bf6a:	4631      	mov	r1, r6
 801bf6c:	4628      	mov	r0, r5
 801bf6e:	47b8      	blx	r7
 801bf70:	3001      	adds	r0, #1
 801bf72:	d1be      	bne.n	801bef2 <_printf_float+0x32a>
 801bf74:	e689      	b.n	801bc8a <_printf_float+0xc2>
 801bf76:	9a05      	ldr	r2, [sp, #20]
 801bf78:	464b      	mov	r3, r9
 801bf7a:	4442      	add	r2, r8
 801bf7c:	4631      	mov	r1, r6
 801bf7e:	4628      	mov	r0, r5
 801bf80:	47b8      	blx	r7
 801bf82:	3001      	adds	r0, #1
 801bf84:	d1c1      	bne.n	801bf0a <_printf_float+0x342>
 801bf86:	e680      	b.n	801bc8a <_printf_float+0xc2>
 801bf88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801bf8a:	2a01      	cmp	r2, #1
 801bf8c:	dc01      	bgt.n	801bf92 <_printf_float+0x3ca>
 801bf8e:	07db      	lsls	r3, r3, #31
 801bf90:	d538      	bpl.n	801c004 <_printf_float+0x43c>
 801bf92:	2301      	movs	r3, #1
 801bf94:	4642      	mov	r2, r8
 801bf96:	4631      	mov	r1, r6
 801bf98:	4628      	mov	r0, r5
 801bf9a:	47b8      	blx	r7
 801bf9c:	3001      	adds	r0, #1
 801bf9e:	f43f ae74 	beq.w	801bc8a <_printf_float+0xc2>
 801bfa2:	ee18 3a10 	vmov	r3, s16
 801bfa6:	4652      	mov	r2, sl
 801bfa8:	4631      	mov	r1, r6
 801bfaa:	4628      	mov	r0, r5
 801bfac:	47b8      	blx	r7
 801bfae:	3001      	adds	r0, #1
 801bfb0:	f43f ae6b 	beq.w	801bc8a <_printf_float+0xc2>
 801bfb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801bfb8:	2200      	movs	r2, #0
 801bfba:	2300      	movs	r3, #0
 801bfbc:	f7e4 fda4 	bl	8000b08 <__aeabi_dcmpeq>
 801bfc0:	b9d8      	cbnz	r0, 801bffa <_printf_float+0x432>
 801bfc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bfc4:	f108 0201 	add.w	r2, r8, #1
 801bfc8:	3b01      	subs	r3, #1
 801bfca:	4631      	mov	r1, r6
 801bfcc:	4628      	mov	r0, r5
 801bfce:	47b8      	blx	r7
 801bfd0:	3001      	adds	r0, #1
 801bfd2:	d10e      	bne.n	801bff2 <_printf_float+0x42a>
 801bfd4:	e659      	b.n	801bc8a <_printf_float+0xc2>
 801bfd6:	2301      	movs	r3, #1
 801bfd8:	4652      	mov	r2, sl
 801bfda:	4631      	mov	r1, r6
 801bfdc:	4628      	mov	r0, r5
 801bfde:	47b8      	blx	r7
 801bfe0:	3001      	adds	r0, #1
 801bfe2:	f43f ae52 	beq.w	801bc8a <_printf_float+0xc2>
 801bfe6:	f108 0801 	add.w	r8, r8, #1
 801bfea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801bfec:	3b01      	subs	r3, #1
 801bfee:	4543      	cmp	r3, r8
 801bff0:	dcf1      	bgt.n	801bfd6 <_printf_float+0x40e>
 801bff2:	464b      	mov	r3, r9
 801bff4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801bff8:	e6dc      	b.n	801bdb4 <_printf_float+0x1ec>
 801bffa:	f04f 0800 	mov.w	r8, #0
 801bffe:	f104 0a1a 	add.w	sl, r4, #26
 801c002:	e7f2      	b.n	801bfea <_printf_float+0x422>
 801c004:	2301      	movs	r3, #1
 801c006:	4642      	mov	r2, r8
 801c008:	e7df      	b.n	801bfca <_printf_float+0x402>
 801c00a:	2301      	movs	r3, #1
 801c00c:	464a      	mov	r2, r9
 801c00e:	4631      	mov	r1, r6
 801c010:	4628      	mov	r0, r5
 801c012:	47b8      	blx	r7
 801c014:	3001      	adds	r0, #1
 801c016:	f43f ae38 	beq.w	801bc8a <_printf_float+0xc2>
 801c01a:	f108 0801 	add.w	r8, r8, #1
 801c01e:	68e3      	ldr	r3, [r4, #12]
 801c020:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801c022:	1a5b      	subs	r3, r3, r1
 801c024:	4543      	cmp	r3, r8
 801c026:	dcf0      	bgt.n	801c00a <_printf_float+0x442>
 801c028:	e6fa      	b.n	801be20 <_printf_float+0x258>
 801c02a:	f04f 0800 	mov.w	r8, #0
 801c02e:	f104 0919 	add.w	r9, r4, #25
 801c032:	e7f4      	b.n	801c01e <_printf_float+0x456>

0801c034 <_printf_common>:
 801c034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801c038:	4616      	mov	r6, r2
 801c03a:	4699      	mov	r9, r3
 801c03c:	688a      	ldr	r2, [r1, #8]
 801c03e:	690b      	ldr	r3, [r1, #16]
 801c040:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801c044:	4293      	cmp	r3, r2
 801c046:	bfb8      	it	lt
 801c048:	4613      	movlt	r3, r2
 801c04a:	6033      	str	r3, [r6, #0]
 801c04c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801c050:	4607      	mov	r7, r0
 801c052:	460c      	mov	r4, r1
 801c054:	b10a      	cbz	r2, 801c05a <_printf_common+0x26>
 801c056:	3301      	adds	r3, #1
 801c058:	6033      	str	r3, [r6, #0]
 801c05a:	6823      	ldr	r3, [r4, #0]
 801c05c:	0699      	lsls	r1, r3, #26
 801c05e:	bf42      	ittt	mi
 801c060:	6833      	ldrmi	r3, [r6, #0]
 801c062:	3302      	addmi	r3, #2
 801c064:	6033      	strmi	r3, [r6, #0]
 801c066:	6825      	ldr	r5, [r4, #0]
 801c068:	f015 0506 	ands.w	r5, r5, #6
 801c06c:	d106      	bne.n	801c07c <_printf_common+0x48>
 801c06e:	f104 0a19 	add.w	sl, r4, #25
 801c072:	68e3      	ldr	r3, [r4, #12]
 801c074:	6832      	ldr	r2, [r6, #0]
 801c076:	1a9b      	subs	r3, r3, r2
 801c078:	42ab      	cmp	r3, r5
 801c07a:	dc26      	bgt.n	801c0ca <_printf_common+0x96>
 801c07c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801c080:	1e13      	subs	r3, r2, #0
 801c082:	6822      	ldr	r2, [r4, #0]
 801c084:	bf18      	it	ne
 801c086:	2301      	movne	r3, #1
 801c088:	0692      	lsls	r2, r2, #26
 801c08a:	d42b      	bmi.n	801c0e4 <_printf_common+0xb0>
 801c08c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c090:	4649      	mov	r1, r9
 801c092:	4638      	mov	r0, r7
 801c094:	47c0      	blx	r8
 801c096:	3001      	adds	r0, #1
 801c098:	d01e      	beq.n	801c0d8 <_printf_common+0xa4>
 801c09a:	6823      	ldr	r3, [r4, #0]
 801c09c:	68e5      	ldr	r5, [r4, #12]
 801c09e:	6832      	ldr	r2, [r6, #0]
 801c0a0:	f003 0306 	and.w	r3, r3, #6
 801c0a4:	2b04      	cmp	r3, #4
 801c0a6:	bf08      	it	eq
 801c0a8:	1aad      	subeq	r5, r5, r2
 801c0aa:	68a3      	ldr	r3, [r4, #8]
 801c0ac:	6922      	ldr	r2, [r4, #16]
 801c0ae:	bf0c      	ite	eq
 801c0b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801c0b4:	2500      	movne	r5, #0
 801c0b6:	4293      	cmp	r3, r2
 801c0b8:	bfc4      	itt	gt
 801c0ba:	1a9b      	subgt	r3, r3, r2
 801c0bc:	18ed      	addgt	r5, r5, r3
 801c0be:	2600      	movs	r6, #0
 801c0c0:	341a      	adds	r4, #26
 801c0c2:	42b5      	cmp	r5, r6
 801c0c4:	d11a      	bne.n	801c0fc <_printf_common+0xc8>
 801c0c6:	2000      	movs	r0, #0
 801c0c8:	e008      	b.n	801c0dc <_printf_common+0xa8>
 801c0ca:	2301      	movs	r3, #1
 801c0cc:	4652      	mov	r2, sl
 801c0ce:	4649      	mov	r1, r9
 801c0d0:	4638      	mov	r0, r7
 801c0d2:	47c0      	blx	r8
 801c0d4:	3001      	adds	r0, #1
 801c0d6:	d103      	bne.n	801c0e0 <_printf_common+0xac>
 801c0d8:	f04f 30ff 	mov.w	r0, #4294967295
 801c0dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c0e0:	3501      	adds	r5, #1
 801c0e2:	e7c6      	b.n	801c072 <_printf_common+0x3e>
 801c0e4:	18e1      	adds	r1, r4, r3
 801c0e6:	1c5a      	adds	r2, r3, #1
 801c0e8:	2030      	movs	r0, #48	; 0x30
 801c0ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801c0ee:	4422      	add	r2, r4
 801c0f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801c0f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801c0f8:	3302      	adds	r3, #2
 801c0fa:	e7c7      	b.n	801c08c <_printf_common+0x58>
 801c0fc:	2301      	movs	r3, #1
 801c0fe:	4622      	mov	r2, r4
 801c100:	4649      	mov	r1, r9
 801c102:	4638      	mov	r0, r7
 801c104:	47c0      	blx	r8
 801c106:	3001      	adds	r0, #1
 801c108:	d0e6      	beq.n	801c0d8 <_printf_common+0xa4>
 801c10a:	3601      	adds	r6, #1
 801c10c:	e7d9      	b.n	801c0c2 <_printf_common+0x8e>
	...

0801c110 <_printf_i>:
 801c110:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801c114:	460c      	mov	r4, r1
 801c116:	4691      	mov	r9, r2
 801c118:	7e27      	ldrb	r7, [r4, #24]
 801c11a:	990c      	ldr	r1, [sp, #48]	; 0x30
 801c11c:	2f78      	cmp	r7, #120	; 0x78
 801c11e:	4680      	mov	r8, r0
 801c120:	469a      	mov	sl, r3
 801c122:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801c126:	d807      	bhi.n	801c138 <_printf_i+0x28>
 801c128:	2f62      	cmp	r7, #98	; 0x62
 801c12a:	d80a      	bhi.n	801c142 <_printf_i+0x32>
 801c12c:	2f00      	cmp	r7, #0
 801c12e:	f000 80d8 	beq.w	801c2e2 <_printf_i+0x1d2>
 801c132:	2f58      	cmp	r7, #88	; 0x58
 801c134:	f000 80a3 	beq.w	801c27e <_printf_i+0x16e>
 801c138:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801c13c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801c140:	e03a      	b.n	801c1b8 <_printf_i+0xa8>
 801c142:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801c146:	2b15      	cmp	r3, #21
 801c148:	d8f6      	bhi.n	801c138 <_printf_i+0x28>
 801c14a:	a001      	add	r0, pc, #4	; (adr r0, 801c150 <_printf_i+0x40>)
 801c14c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801c150:	0801c1a9 	.word	0x0801c1a9
 801c154:	0801c1bd 	.word	0x0801c1bd
 801c158:	0801c139 	.word	0x0801c139
 801c15c:	0801c139 	.word	0x0801c139
 801c160:	0801c139 	.word	0x0801c139
 801c164:	0801c139 	.word	0x0801c139
 801c168:	0801c1bd 	.word	0x0801c1bd
 801c16c:	0801c139 	.word	0x0801c139
 801c170:	0801c139 	.word	0x0801c139
 801c174:	0801c139 	.word	0x0801c139
 801c178:	0801c139 	.word	0x0801c139
 801c17c:	0801c2c9 	.word	0x0801c2c9
 801c180:	0801c1ed 	.word	0x0801c1ed
 801c184:	0801c2ab 	.word	0x0801c2ab
 801c188:	0801c139 	.word	0x0801c139
 801c18c:	0801c139 	.word	0x0801c139
 801c190:	0801c2eb 	.word	0x0801c2eb
 801c194:	0801c139 	.word	0x0801c139
 801c198:	0801c1ed 	.word	0x0801c1ed
 801c19c:	0801c139 	.word	0x0801c139
 801c1a0:	0801c139 	.word	0x0801c139
 801c1a4:	0801c2b3 	.word	0x0801c2b3
 801c1a8:	680b      	ldr	r3, [r1, #0]
 801c1aa:	1d1a      	adds	r2, r3, #4
 801c1ac:	681b      	ldr	r3, [r3, #0]
 801c1ae:	600a      	str	r2, [r1, #0]
 801c1b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801c1b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801c1b8:	2301      	movs	r3, #1
 801c1ba:	e0a3      	b.n	801c304 <_printf_i+0x1f4>
 801c1bc:	6825      	ldr	r5, [r4, #0]
 801c1be:	6808      	ldr	r0, [r1, #0]
 801c1c0:	062e      	lsls	r6, r5, #24
 801c1c2:	f100 0304 	add.w	r3, r0, #4
 801c1c6:	d50a      	bpl.n	801c1de <_printf_i+0xce>
 801c1c8:	6805      	ldr	r5, [r0, #0]
 801c1ca:	600b      	str	r3, [r1, #0]
 801c1cc:	2d00      	cmp	r5, #0
 801c1ce:	da03      	bge.n	801c1d8 <_printf_i+0xc8>
 801c1d0:	232d      	movs	r3, #45	; 0x2d
 801c1d2:	426d      	negs	r5, r5
 801c1d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c1d8:	485e      	ldr	r0, [pc, #376]	; (801c354 <_printf_i+0x244>)
 801c1da:	230a      	movs	r3, #10
 801c1dc:	e019      	b.n	801c212 <_printf_i+0x102>
 801c1de:	f015 0f40 	tst.w	r5, #64	; 0x40
 801c1e2:	6805      	ldr	r5, [r0, #0]
 801c1e4:	600b      	str	r3, [r1, #0]
 801c1e6:	bf18      	it	ne
 801c1e8:	b22d      	sxthne	r5, r5
 801c1ea:	e7ef      	b.n	801c1cc <_printf_i+0xbc>
 801c1ec:	680b      	ldr	r3, [r1, #0]
 801c1ee:	6825      	ldr	r5, [r4, #0]
 801c1f0:	1d18      	adds	r0, r3, #4
 801c1f2:	6008      	str	r0, [r1, #0]
 801c1f4:	0628      	lsls	r0, r5, #24
 801c1f6:	d501      	bpl.n	801c1fc <_printf_i+0xec>
 801c1f8:	681d      	ldr	r5, [r3, #0]
 801c1fa:	e002      	b.n	801c202 <_printf_i+0xf2>
 801c1fc:	0669      	lsls	r1, r5, #25
 801c1fe:	d5fb      	bpl.n	801c1f8 <_printf_i+0xe8>
 801c200:	881d      	ldrh	r5, [r3, #0]
 801c202:	4854      	ldr	r0, [pc, #336]	; (801c354 <_printf_i+0x244>)
 801c204:	2f6f      	cmp	r7, #111	; 0x6f
 801c206:	bf0c      	ite	eq
 801c208:	2308      	moveq	r3, #8
 801c20a:	230a      	movne	r3, #10
 801c20c:	2100      	movs	r1, #0
 801c20e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801c212:	6866      	ldr	r6, [r4, #4]
 801c214:	60a6      	str	r6, [r4, #8]
 801c216:	2e00      	cmp	r6, #0
 801c218:	bfa2      	ittt	ge
 801c21a:	6821      	ldrge	r1, [r4, #0]
 801c21c:	f021 0104 	bicge.w	r1, r1, #4
 801c220:	6021      	strge	r1, [r4, #0]
 801c222:	b90d      	cbnz	r5, 801c228 <_printf_i+0x118>
 801c224:	2e00      	cmp	r6, #0
 801c226:	d04d      	beq.n	801c2c4 <_printf_i+0x1b4>
 801c228:	4616      	mov	r6, r2
 801c22a:	fbb5 f1f3 	udiv	r1, r5, r3
 801c22e:	fb03 5711 	mls	r7, r3, r1, r5
 801c232:	5dc7      	ldrb	r7, [r0, r7]
 801c234:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801c238:	462f      	mov	r7, r5
 801c23a:	42bb      	cmp	r3, r7
 801c23c:	460d      	mov	r5, r1
 801c23e:	d9f4      	bls.n	801c22a <_printf_i+0x11a>
 801c240:	2b08      	cmp	r3, #8
 801c242:	d10b      	bne.n	801c25c <_printf_i+0x14c>
 801c244:	6823      	ldr	r3, [r4, #0]
 801c246:	07df      	lsls	r7, r3, #31
 801c248:	d508      	bpl.n	801c25c <_printf_i+0x14c>
 801c24a:	6923      	ldr	r3, [r4, #16]
 801c24c:	6861      	ldr	r1, [r4, #4]
 801c24e:	4299      	cmp	r1, r3
 801c250:	bfde      	ittt	le
 801c252:	2330      	movle	r3, #48	; 0x30
 801c254:	f806 3c01 	strble.w	r3, [r6, #-1]
 801c258:	f106 36ff 	addle.w	r6, r6, #4294967295
 801c25c:	1b92      	subs	r2, r2, r6
 801c25e:	6122      	str	r2, [r4, #16]
 801c260:	f8cd a000 	str.w	sl, [sp]
 801c264:	464b      	mov	r3, r9
 801c266:	aa03      	add	r2, sp, #12
 801c268:	4621      	mov	r1, r4
 801c26a:	4640      	mov	r0, r8
 801c26c:	f7ff fee2 	bl	801c034 <_printf_common>
 801c270:	3001      	adds	r0, #1
 801c272:	d14c      	bne.n	801c30e <_printf_i+0x1fe>
 801c274:	f04f 30ff 	mov.w	r0, #4294967295
 801c278:	b004      	add	sp, #16
 801c27a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801c27e:	4835      	ldr	r0, [pc, #212]	; (801c354 <_printf_i+0x244>)
 801c280:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801c284:	6823      	ldr	r3, [r4, #0]
 801c286:	680e      	ldr	r6, [r1, #0]
 801c288:	061f      	lsls	r7, r3, #24
 801c28a:	f856 5b04 	ldr.w	r5, [r6], #4
 801c28e:	600e      	str	r6, [r1, #0]
 801c290:	d514      	bpl.n	801c2bc <_printf_i+0x1ac>
 801c292:	07d9      	lsls	r1, r3, #31
 801c294:	bf44      	itt	mi
 801c296:	f043 0320 	orrmi.w	r3, r3, #32
 801c29a:	6023      	strmi	r3, [r4, #0]
 801c29c:	b91d      	cbnz	r5, 801c2a6 <_printf_i+0x196>
 801c29e:	6823      	ldr	r3, [r4, #0]
 801c2a0:	f023 0320 	bic.w	r3, r3, #32
 801c2a4:	6023      	str	r3, [r4, #0]
 801c2a6:	2310      	movs	r3, #16
 801c2a8:	e7b0      	b.n	801c20c <_printf_i+0xfc>
 801c2aa:	6823      	ldr	r3, [r4, #0]
 801c2ac:	f043 0320 	orr.w	r3, r3, #32
 801c2b0:	6023      	str	r3, [r4, #0]
 801c2b2:	2378      	movs	r3, #120	; 0x78
 801c2b4:	4828      	ldr	r0, [pc, #160]	; (801c358 <_printf_i+0x248>)
 801c2b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801c2ba:	e7e3      	b.n	801c284 <_printf_i+0x174>
 801c2bc:	065e      	lsls	r6, r3, #25
 801c2be:	bf48      	it	mi
 801c2c0:	b2ad      	uxthmi	r5, r5
 801c2c2:	e7e6      	b.n	801c292 <_printf_i+0x182>
 801c2c4:	4616      	mov	r6, r2
 801c2c6:	e7bb      	b.n	801c240 <_printf_i+0x130>
 801c2c8:	680b      	ldr	r3, [r1, #0]
 801c2ca:	6826      	ldr	r6, [r4, #0]
 801c2cc:	6960      	ldr	r0, [r4, #20]
 801c2ce:	1d1d      	adds	r5, r3, #4
 801c2d0:	600d      	str	r5, [r1, #0]
 801c2d2:	0635      	lsls	r5, r6, #24
 801c2d4:	681b      	ldr	r3, [r3, #0]
 801c2d6:	d501      	bpl.n	801c2dc <_printf_i+0x1cc>
 801c2d8:	6018      	str	r0, [r3, #0]
 801c2da:	e002      	b.n	801c2e2 <_printf_i+0x1d2>
 801c2dc:	0671      	lsls	r1, r6, #25
 801c2de:	d5fb      	bpl.n	801c2d8 <_printf_i+0x1c8>
 801c2e0:	8018      	strh	r0, [r3, #0]
 801c2e2:	2300      	movs	r3, #0
 801c2e4:	6123      	str	r3, [r4, #16]
 801c2e6:	4616      	mov	r6, r2
 801c2e8:	e7ba      	b.n	801c260 <_printf_i+0x150>
 801c2ea:	680b      	ldr	r3, [r1, #0]
 801c2ec:	1d1a      	adds	r2, r3, #4
 801c2ee:	600a      	str	r2, [r1, #0]
 801c2f0:	681e      	ldr	r6, [r3, #0]
 801c2f2:	6862      	ldr	r2, [r4, #4]
 801c2f4:	2100      	movs	r1, #0
 801c2f6:	4630      	mov	r0, r6
 801c2f8:	f7e3 ff92 	bl	8000220 <memchr>
 801c2fc:	b108      	cbz	r0, 801c302 <_printf_i+0x1f2>
 801c2fe:	1b80      	subs	r0, r0, r6
 801c300:	6060      	str	r0, [r4, #4]
 801c302:	6863      	ldr	r3, [r4, #4]
 801c304:	6123      	str	r3, [r4, #16]
 801c306:	2300      	movs	r3, #0
 801c308:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801c30c:	e7a8      	b.n	801c260 <_printf_i+0x150>
 801c30e:	6923      	ldr	r3, [r4, #16]
 801c310:	4632      	mov	r2, r6
 801c312:	4649      	mov	r1, r9
 801c314:	4640      	mov	r0, r8
 801c316:	47d0      	blx	sl
 801c318:	3001      	adds	r0, #1
 801c31a:	d0ab      	beq.n	801c274 <_printf_i+0x164>
 801c31c:	6823      	ldr	r3, [r4, #0]
 801c31e:	079b      	lsls	r3, r3, #30
 801c320:	d413      	bmi.n	801c34a <_printf_i+0x23a>
 801c322:	68e0      	ldr	r0, [r4, #12]
 801c324:	9b03      	ldr	r3, [sp, #12]
 801c326:	4298      	cmp	r0, r3
 801c328:	bfb8      	it	lt
 801c32a:	4618      	movlt	r0, r3
 801c32c:	e7a4      	b.n	801c278 <_printf_i+0x168>
 801c32e:	2301      	movs	r3, #1
 801c330:	4632      	mov	r2, r6
 801c332:	4649      	mov	r1, r9
 801c334:	4640      	mov	r0, r8
 801c336:	47d0      	blx	sl
 801c338:	3001      	adds	r0, #1
 801c33a:	d09b      	beq.n	801c274 <_printf_i+0x164>
 801c33c:	3501      	adds	r5, #1
 801c33e:	68e3      	ldr	r3, [r4, #12]
 801c340:	9903      	ldr	r1, [sp, #12]
 801c342:	1a5b      	subs	r3, r3, r1
 801c344:	42ab      	cmp	r3, r5
 801c346:	dcf2      	bgt.n	801c32e <_printf_i+0x21e>
 801c348:	e7eb      	b.n	801c322 <_printf_i+0x212>
 801c34a:	2500      	movs	r5, #0
 801c34c:	f104 0619 	add.w	r6, r4, #25
 801c350:	e7f5      	b.n	801c33e <_printf_i+0x22e>
 801c352:	bf00      	nop
 801c354:	08023180 	.word	0x08023180
 801c358:	08023191 	.word	0x08023191

0801c35c <_scanf_float>:
 801c35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c360:	b087      	sub	sp, #28
 801c362:	4617      	mov	r7, r2
 801c364:	9303      	str	r3, [sp, #12]
 801c366:	688b      	ldr	r3, [r1, #8]
 801c368:	1e5a      	subs	r2, r3, #1
 801c36a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801c36e:	bf83      	ittte	hi
 801c370:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801c374:	195b      	addhi	r3, r3, r5
 801c376:	9302      	strhi	r3, [sp, #8]
 801c378:	2300      	movls	r3, #0
 801c37a:	bf86      	itte	hi
 801c37c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801c380:	608b      	strhi	r3, [r1, #8]
 801c382:	9302      	strls	r3, [sp, #8]
 801c384:	680b      	ldr	r3, [r1, #0]
 801c386:	468b      	mov	fp, r1
 801c388:	2500      	movs	r5, #0
 801c38a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801c38e:	f84b 3b1c 	str.w	r3, [fp], #28
 801c392:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801c396:	4680      	mov	r8, r0
 801c398:	460c      	mov	r4, r1
 801c39a:	465e      	mov	r6, fp
 801c39c:	46aa      	mov	sl, r5
 801c39e:	46a9      	mov	r9, r5
 801c3a0:	9501      	str	r5, [sp, #4]
 801c3a2:	68a2      	ldr	r2, [r4, #8]
 801c3a4:	b152      	cbz	r2, 801c3bc <_scanf_float+0x60>
 801c3a6:	683b      	ldr	r3, [r7, #0]
 801c3a8:	781b      	ldrb	r3, [r3, #0]
 801c3aa:	2b4e      	cmp	r3, #78	; 0x4e
 801c3ac:	d864      	bhi.n	801c478 <_scanf_float+0x11c>
 801c3ae:	2b40      	cmp	r3, #64	; 0x40
 801c3b0:	d83c      	bhi.n	801c42c <_scanf_float+0xd0>
 801c3b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801c3b6:	b2c8      	uxtb	r0, r1
 801c3b8:	280e      	cmp	r0, #14
 801c3ba:	d93a      	bls.n	801c432 <_scanf_float+0xd6>
 801c3bc:	f1b9 0f00 	cmp.w	r9, #0
 801c3c0:	d003      	beq.n	801c3ca <_scanf_float+0x6e>
 801c3c2:	6823      	ldr	r3, [r4, #0]
 801c3c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801c3c8:	6023      	str	r3, [r4, #0]
 801c3ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c3ce:	f1ba 0f01 	cmp.w	sl, #1
 801c3d2:	f200 8113 	bhi.w	801c5fc <_scanf_float+0x2a0>
 801c3d6:	455e      	cmp	r6, fp
 801c3d8:	f200 8105 	bhi.w	801c5e6 <_scanf_float+0x28a>
 801c3dc:	2501      	movs	r5, #1
 801c3de:	4628      	mov	r0, r5
 801c3e0:	b007      	add	sp, #28
 801c3e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c3e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801c3ea:	2a0d      	cmp	r2, #13
 801c3ec:	d8e6      	bhi.n	801c3bc <_scanf_float+0x60>
 801c3ee:	a101      	add	r1, pc, #4	; (adr r1, 801c3f4 <_scanf_float+0x98>)
 801c3f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801c3f4:	0801c533 	.word	0x0801c533
 801c3f8:	0801c3bd 	.word	0x0801c3bd
 801c3fc:	0801c3bd 	.word	0x0801c3bd
 801c400:	0801c3bd 	.word	0x0801c3bd
 801c404:	0801c593 	.word	0x0801c593
 801c408:	0801c56b 	.word	0x0801c56b
 801c40c:	0801c3bd 	.word	0x0801c3bd
 801c410:	0801c3bd 	.word	0x0801c3bd
 801c414:	0801c541 	.word	0x0801c541
 801c418:	0801c3bd 	.word	0x0801c3bd
 801c41c:	0801c3bd 	.word	0x0801c3bd
 801c420:	0801c3bd 	.word	0x0801c3bd
 801c424:	0801c3bd 	.word	0x0801c3bd
 801c428:	0801c4f9 	.word	0x0801c4f9
 801c42c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801c430:	e7db      	b.n	801c3ea <_scanf_float+0x8e>
 801c432:	290e      	cmp	r1, #14
 801c434:	d8c2      	bhi.n	801c3bc <_scanf_float+0x60>
 801c436:	a001      	add	r0, pc, #4	; (adr r0, 801c43c <_scanf_float+0xe0>)
 801c438:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801c43c:	0801c4eb 	.word	0x0801c4eb
 801c440:	0801c3bd 	.word	0x0801c3bd
 801c444:	0801c4eb 	.word	0x0801c4eb
 801c448:	0801c57f 	.word	0x0801c57f
 801c44c:	0801c3bd 	.word	0x0801c3bd
 801c450:	0801c499 	.word	0x0801c499
 801c454:	0801c4d5 	.word	0x0801c4d5
 801c458:	0801c4d5 	.word	0x0801c4d5
 801c45c:	0801c4d5 	.word	0x0801c4d5
 801c460:	0801c4d5 	.word	0x0801c4d5
 801c464:	0801c4d5 	.word	0x0801c4d5
 801c468:	0801c4d5 	.word	0x0801c4d5
 801c46c:	0801c4d5 	.word	0x0801c4d5
 801c470:	0801c4d5 	.word	0x0801c4d5
 801c474:	0801c4d5 	.word	0x0801c4d5
 801c478:	2b6e      	cmp	r3, #110	; 0x6e
 801c47a:	d809      	bhi.n	801c490 <_scanf_float+0x134>
 801c47c:	2b60      	cmp	r3, #96	; 0x60
 801c47e:	d8b2      	bhi.n	801c3e6 <_scanf_float+0x8a>
 801c480:	2b54      	cmp	r3, #84	; 0x54
 801c482:	d077      	beq.n	801c574 <_scanf_float+0x218>
 801c484:	2b59      	cmp	r3, #89	; 0x59
 801c486:	d199      	bne.n	801c3bc <_scanf_float+0x60>
 801c488:	2d07      	cmp	r5, #7
 801c48a:	d197      	bne.n	801c3bc <_scanf_float+0x60>
 801c48c:	2508      	movs	r5, #8
 801c48e:	e029      	b.n	801c4e4 <_scanf_float+0x188>
 801c490:	2b74      	cmp	r3, #116	; 0x74
 801c492:	d06f      	beq.n	801c574 <_scanf_float+0x218>
 801c494:	2b79      	cmp	r3, #121	; 0x79
 801c496:	e7f6      	b.n	801c486 <_scanf_float+0x12a>
 801c498:	6821      	ldr	r1, [r4, #0]
 801c49a:	05c8      	lsls	r0, r1, #23
 801c49c:	d51a      	bpl.n	801c4d4 <_scanf_float+0x178>
 801c49e:	9b02      	ldr	r3, [sp, #8]
 801c4a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801c4a4:	6021      	str	r1, [r4, #0]
 801c4a6:	f109 0901 	add.w	r9, r9, #1
 801c4aa:	b11b      	cbz	r3, 801c4b4 <_scanf_float+0x158>
 801c4ac:	3b01      	subs	r3, #1
 801c4ae:	3201      	adds	r2, #1
 801c4b0:	9302      	str	r3, [sp, #8]
 801c4b2:	60a2      	str	r2, [r4, #8]
 801c4b4:	68a3      	ldr	r3, [r4, #8]
 801c4b6:	3b01      	subs	r3, #1
 801c4b8:	60a3      	str	r3, [r4, #8]
 801c4ba:	6923      	ldr	r3, [r4, #16]
 801c4bc:	3301      	adds	r3, #1
 801c4be:	6123      	str	r3, [r4, #16]
 801c4c0:	687b      	ldr	r3, [r7, #4]
 801c4c2:	3b01      	subs	r3, #1
 801c4c4:	2b00      	cmp	r3, #0
 801c4c6:	607b      	str	r3, [r7, #4]
 801c4c8:	f340 8084 	ble.w	801c5d4 <_scanf_float+0x278>
 801c4cc:	683b      	ldr	r3, [r7, #0]
 801c4ce:	3301      	adds	r3, #1
 801c4d0:	603b      	str	r3, [r7, #0]
 801c4d2:	e766      	b.n	801c3a2 <_scanf_float+0x46>
 801c4d4:	eb1a 0f05 	cmn.w	sl, r5
 801c4d8:	f47f af70 	bne.w	801c3bc <_scanf_float+0x60>
 801c4dc:	6822      	ldr	r2, [r4, #0]
 801c4de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801c4e2:	6022      	str	r2, [r4, #0]
 801c4e4:	f806 3b01 	strb.w	r3, [r6], #1
 801c4e8:	e7e4      	b.n	801c4b4 <_scanf_float+0x158>
 801c4ea:	6822      	ldr	r2, [r4, #0]
 801c4ec:	0610      	lsls	r0, r2, #24
 801c4ee:	f57f af65 	bpl.w	801c3bc <_scanf_float+0x60>
 801c4f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801c4f6:	e7f4      	b.n	801c4e2 <_scanf_float+0x186>
 801c4f8:	f1ba 0f00 	cmp.w	sl, #0
 801c4fc:	d10e      	bne.n	801c51c <_scanf_float+0x1c0>
 801c4fe:	f1b9 0f00 	cmp.w	r9, #0
 801c502:	d10e      	bne.n	801c522 <_scanf_float+0x1c6>
 801c504:	6822      	ldr	r2, [r4, #0]
 801c506:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801c50a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801c50e:	d108      	bne.n	801c522 <_scanf_float+0x1c6>
 801c510:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c514:	6022      	str	r2, [r4, #0]
 801c516:	f04f 0a01 	mov.w	sl, #1
 801c51a:	e7e3      	b.n	801c4e4 <_scanf_float+0x188>
 801c51c:	f1ba 0f02 	cmp.w	sl, #2
 801c520:	d055      	beq.n	801c5ce <_scanf_float+0x272>
 801c522:	2d01      	cmp	r5, #1
 801c524:	d002      	beq.n	801c52c <_scanf_float+0x1d0>
 801c526:	2d04      	cmp	r5, #4
 801c528:	f47f af48 	bne.w	801c3bc <_scanf_float+0x60>
 801c52c:	3501      	adds	r5, #1
 801c52e:	b2ed      	uxtb	r5, r5
 801c530:	e7d8      	b.n	801c4e4 <_scanf_float+0x188>
 801c532:	f1ba 0f01 	cmp.w	sl, #1
 801c536:	f47f af41 	bne.w	801c3bc <_scanf_float+0x60>
 801c53a:	f04f 0a02 	mov.w	sl, #2
 801c53e:	e7d1      	b.n	801c4e4 <_scanf_float+0x188>
 801c540:	b97d      	cbnz	r5, 801c562 <_scanf_float+0x206>
 801c542:	f1b9 0f00 	cmp.w	r9, #0
 801c546:	f47f af3c 	bne.w	801c3c2 <_scanf_float+0x66>
 801c54a:	6822      	ldr	r2, [r4, #0]
 801c54c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801c550:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 801c554:	f47f af39 	bne.w	801c3ca <_scanf_float+0x6e>
 801c558:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c55c:	6022      	str	r2, [r4, #0]
 801c55e:	2501      	movs	r5, #1
 801c560:	e7c0      	b.n	801c4e4 <_scanf_float+0x188>
 801c562:	2d03      	cmp	r5, #3
 801c564:	d0e2      	beq.n	801c52c <_scanf_float+0x1d0>
 801c566:	2d05      	cmp	r5, #5
 801c568:	e7de      	b.n	801c528 <_scanf_float+0x1cc>
 801c56a:	2d02      	cmp	r5, #2
 801c56c:	f47f af26 	bne.w	801c3bc <_scanf_float+0x60>
 801c570:	2503      	movs	r5, #3
 801c572:	e7b7      	b.n	801c4e4 <_scanf_float+0x188>
 801c574:	2d06      	cmp	r5, #6
 801c576:	f47f af21 	bne.w	801c3bc <_scanf_float+0x60>
 801c57a:	2507      	movs	r5, #7
 801c57c:	e7b2      	b.n	801c4e4 <_scanf_float+0x188>
 801c57e:	6822      	ldr	r2, [r4, #0]
 801c580:	0591      	lsls	r1, r2, #22
 801c582:	f57f af1b 	bpl.w	801c3bc <_scanf_float+0x60>
 801c586:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 801c58a:	6022      	str	r2, [r4, #0]
 801c58c:	f8cd 9004 	str.w	r9, [sp, #4]
 801c590:	e7a8      	b.n	801c4e4 <_scanf_float+0x188>
 801c592:	6822      	ldr	r2, [r4, #0]
 801c594:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 801c598:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 801c59c:	d006      	beq.n	801c5ac <_scanf_float+0x250>
 801c59e:	0550      	lsls	r0, r2, #21
 801c5a0:	f57f af0c 	bpl.w	801c3bc <_scanf_float+0x60>
 801c5a4:	f1b9 0f00 	cmp.w	r9, #0
 801c5a8:	f43f af0f 	beq.w	801c3ca <_scanf_float+0x6e>
 801c5ac:	0591      	lsls	r1, r2, #22
 801c5ae:	bf58      	it	pl
 801c5b0:	9901      	ldrpl	r1, [sp, #4]
 801c5b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801c5b6:	bf58      	it	pl
 801c5b8:	eba9 0101 	subpl.w	r1, r9, r1
 801c5bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801c5c0:	bf58      	it	pl
 801c5c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801c5c6:	6022      	str	r2, [r4, #0]
 801c5c8:	f04f 0900 	mov.w	r9, #0
 801c5cc:	e78a      	b.n	801c4e4 <_scanf_float+0x188>
 801c5ce:	f04f 0a03 	mov.w	sl, #3
 801c5d2:	e787      	b.n	801c4e4 <_scanf_float+0x188>
 801c5d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801c5d8:	4639      	mov	r1, r7
 801c5da:	4640      	mov	r0, r8
 801c5dc:	4798      	blx	r3
 801c5de:	2800      	cmp	r0, #0
 801c5e0:	f43f aedf 	beq.w	801c3a2 <_scanf_float+0x46>
 801c5e4:	e6ea      	b.n	801c3bc <_scanf_float+0x60>
 801c5e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c5ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c5ee:	463a      	mov	r2, r7
 801c5f0:	4640      	mov	r0, r8
 801c5f2:	4798      	blx	r3
 801c5f4:	6923      	ldr	r3, [r4, #16]
 801c5f6:	3b01      	subs	r3, #1
 801c5f8:	6123      	str	r3, [r4, #16]
 801c5fa:	e6ec      	b.n	801c3d6 <_scanf_float+0x7a>
 801c5fc:	1e6b      	subs	r3, r5, #1
 801c5fe:	2b06      	cmp	r3, #6
 801c600:	d825      	bhi.n	801c64e <_scanf_float+0x2f2>
 801c602:	2d02      	cmp	r5, #2
 801c604:	d836      	bhi.n	801c674 <_scanf_float+0x318>
 801c606:	455e      	cmp	r6, fp
 801c608:	f67f aee8 	bls.w	801c3dc <_scanf_float+0x80>
 801c60c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c610:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c614:	463a      	mov	r2, r7
 801c616:	4640      	mov	r0, r8
 801c618:	4798      	blx	r3
 801c61a:	6923      	ldr	r3, [r4, #16]
 801c61c:	3b01      	subs	r3, #1
 801c61e:	6123      	str	r3, [r4, #16]
 801c620:	e7f1      	b.n	801c606 <_scanf_float+0x2aa>
 801c622:	9802      	ldr	r0, [sp, #8]
 801c624:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c628:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 801c62c:	9002      	str	r0, [sp, #8]
 801c62e:	463a      	mov	r2, r7
 801c630:	4640      	mov	r0, r8
 801c632:	4798      	blx	r3
 801c634:	6923      	ldr	r3, [r4, #16]
 801c636:	3b01      	subs	r3, #1
 801c638:	6123      	str	r3, [r4, #16]
 801c63a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801c63e:	fa5f fa8a 	uxtb.w	sl, sl
 801c642:	f1ba 0f02 	cmp.w	sl, #2
 801c646:	d1ec      	bne.n	801c622 <_scanf_float+0x2c6>
 801c648:	3d03      	subs	r5, #3
 801c64a:	b2ed      	uxtb	r5, r5
 801c64c:	1b76      	subs	r6, r6, r5
 801c64e:	6823      	ldr	r3, [r4, #0]
 801c650:	05da      	lsls	r2, r3, #23
 801c652:	d52f      	bpl.n	801c6b4 <_scanf_float+0x358>
 801c654:	055b      	lsls	r3, r3, #21
 801c656:	d510      	bpl.n	801c67a <_scanf_float+0x31e>
 801c658:	455e      	cmp	r6, fp
 801c65a:	f67f aebf 	bls.w	801c3dc <_scanf_float+0x80>
 801c65e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c662:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801c666:	463a      	mov	r2, r7
 801c668:	4640      	mov	r0, r8
 801c66a:	4798      	blx	r3
 801c66c:	6923      	ldr	r3, [r4, #16]
 801c66e:	3b01      	subs	r3, #1
 801c670:	6123      	str	r3, [r4, #16]
 801c672:	e7f1      	b.n	801c658 <_scanf_float+0x2fc>
 801c674:	46aa      	mov	sl, r5
 801c676:	9602      	str	r6, [sp, #8]
 801c678:	e7df      	b.n	801c63a <_scanf_float+0x2de>
 801c67a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801c67e:	6923      	ldr	r3, [r4, #16]
 801c680:	2965      	cmp	r1, #101	; 0x65
 801c682:	f103 33ff 	add.w	r3, r3, #4294967295
 801c686:	f106 35ff 	add.w	r5, r6, #4294967295
 801c68a:	6123      	str	r3, [r4, #16]
 801c68c:	d00c      	beq.n	801c6a8 <_scanf_float+0x34c>
 801c68e:	2945      	cmp	r1, #69	; 0x45
 801c690:	d00a      	beq.n	801c6a8 <_scanf_float+0x34c>
 801c692:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c696:	463a      	mov	r2, r7
 801c698:	4640      	mov	r0, r8
 801c69a:	4798      	blx	r3
 801c69c:	6923      	ldr	r3, [r4, #16]
 801c69e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801c6a2:	3b01      	subs	r3, #1
 801c6a4:	1eb5      	subs	r5, r6, #2
 801c6a6:	6123      	str	r3, [r4, #16]
 801c6a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801c6ac:	463a      	mov	r2, r7
 801c6ae:	4640      	mov	r0, r8
 801c6b0:	4798      	blx	r3
 801c6b2:	462e      	mov	r6, r5
 801c6b4:	6825      	ldr	r5, [r4, #0]
 801c6b6:	f015 0510 	ands.w	r5, r5, #16
 801c6ba:	d158      	bne.n	801c76e <_scanf_float+0x412>
 801c6bc:	7035      	strb	r5, [r6, #0]
 801c6be:	6823      	ldr	r3, [r4, #0]
 801c6c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801c6c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801c6c8:	d11c      	bne.n	801c704 <_scanf_float+0x3a8>
 801c6ca:	9b01      	ldr	r3, [sp, #4]
 801c6cc:	454b      	cmp	r3, r9
 801c6ce:	eba3 0209 	sub.w	r2, r3, r9
 801c6d2:	d124      	bne.n	801c71e <_scanf_float+0x3c2>
 801c6d4:	2200      	movs	r2, #0
 801c6d6:	4659      	mov	r1, fp
 801c6d8:	4640      	mov	r0, r8
 801c6da:	f001 f873 	bl	801d7c4 <_strtod_r>
 801c6de:	9b03      	ldr	r3, [sp, #12]
 801c6e0:	6821      	ldr	r1, [r4, #0]
 801c6e2:	681b      	ldr	r3, [r3, #0]
 801c6e4:	f011 0f02 	tst.w	r1, #2
 801c6e8:	ec57 6b10 	vmov	r6, r7, d0
 801c6ec:	f103 0204 	add.w	r2, r3, #4
 801c6f0:	d020      	beq.n	801c734 <_scanf_float+0x3d8>
 801c6f2:	9903      	ldr	r1, [sp, #12]
 801c6f4:	600a      	str	r2, [r1, #0]
 801c6f6:	681b      	ldr	r3, [r3, #0]
 801c6f8:	e9c3 6700 	strd	r6, r7, [r3]
 801c6fc:	68e3      	ldr	r3, [r4, #12]
 801c6fe:	3301      	adds	r3, #1
 801c700:	60e3      	str	r3, [r4, #12]
 801c702:	e66c      	b.n	801c3de <_scanf_float+0x82>
 801c704:	9b04      	ldr	r3, [sp, #16]
 801c706:	2b00      	cmp	r3, #0
 801c708:	d0e4      	beq.n	801c6d4 <_scanf_float+0x378>
 801c70a:	9905      	ldr	r1, [sp, #20]
 801c70c:	230a      	movs	r3, #10
 801c70e:	462a      	mov	r2, r5
 801c710:	3101      	adds	r1, #1
 801c712:	4640      	mov	r0, r8
 801c714:	f001 f8e0 	bl	801d8d8 <_strtol_r>
 801c718:	9b04      	ldr	r3, [sp, #16]
 801c71a:	9e05      	ldr	r6, [sp, #20]
 801c71c:	1ac2      	subs	r2, r0, r3
 801c71e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801c722:	429e      	cmp	r6, r3
 801c724:	bf28      	it	cs
 801c726:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 801c72a:	4912      	ldr	r1, [pc, #72]	; (801c774 <_scanf_float+0x418>)
 801c72c:	4630      	mov	r0, r6
 801c72e:	f000 f977 	bl	801ca20 <siprintf>
 801c732:	e7cf      	b.n	801c6d4 <_scanf_float+0x378>
 801c734:	f011 0f04 	tst.w	r1, #4
 801c738:	9903      	ldr	r1, [sp, #12]
 801c73a:	600a      	str	r2, [r1, #0]
 801c73c:	d1db      	bne.n	801c6f6 <_scanf_float+0x39a>
 801c73e:	f8d3 8000 	ldr.w	r8, [r3]
 801c742:	ee10 2a10 	vmov	r2, s0
 801c746:	ee10 0a10 	vmov	r0, s0
 801c74a:	463b      	mov	r3, r7
 801c74c:	4639      	mov	r1, r7
 801c74e:	f7e4 fa0d 	bl	8000b6c <__aeabi_dcmpun>
 801c752:	b128      	cbz	r0, 801c760 <_scanf_float+0x404>
 801c754:	4808      	ldr	r0, [pc, #32]	; (801c778 <_scanf_float+0x41c>)
 801c756:	f000 f919 	bl	801c98c <nanf>
 801c75a:	ed88 0a00 	vstr	s0, [r8]
 801c75e:	e7cd      	b.n	801c6fc <_scanf_float+0x3a0>
 801c760:	4630      	mov	r0, r6
 801c762:	4639      	mov	r1, r7
 801c764:	f7e4 fa60 	bl	8000c28 <__aeabi_d2f>
 801c768:	f8c8 0000 	str.w	r0, [r8]
 801c76c:	e7c6      	b.n	801c6fc <_scanf_float+0x3a0>
 801c76e:	2500      	movs	r5, #0
 801c770:	e635      	b.n	801c3de <_scanf_float+0x82>
 801c772:	bf00      	nop
 801c774:	080231a2 	.word	0x080231a2
 801c778:	0802326f 	.word	0x0802326f

0801c77c <iprintf>:
 801c77c:	b40f      	push	{r0, r1, r2, r3}
 801c77e:	4b0a      	ldr	r3, [pc, #40]	; (801c7a8 <iprintf+0x2c>)
 801c780:	b513      	push	{r0, r1, r4, lr}
 801c782:	681c      	ldr	r4, [r3, #0]
 801c784:	b124      	cbz	r4, 801c790 <iprintf+0x14>
 801c786:	69a3      	ldr	r3, [r4, #24]
 801c788:	b913      	cbnz	r3, 801c790 <iprintf+0x14>
 801c78a:	4620      	mov	r0, r4
 801c78c:	f7fe fc30 	bl	801aff0 <__sinit>
 801c790:	ab05      	add	r3, sp, #20
 801c792:	9a04      	ldr	r2, [sp, #16]
 801c794:	68a1      	ldr	r1, [r4, #8]
 801c796:	9301      	str	r3, [sp, #4]
 801c798:	4620      	mov	r0, r4
 801c79a:	f004 f947 	bl	8020a2c <_vfiprintf_r>
 801c79e:	b002      	add	sp, #8
 801c7a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c7a4:	b004      	add	sp, #16
 801c7a6:	4770      	bx	lr
 801c7a8:	200001fc 	.word	0x200001fc

0801c7ac <_puts_r>:
 801c7ac:	b570      	push	{r4, r5, r6, lr}
 801c7ae:	460e      	mov	r6, r1
 801c7b0:	4605      	mov	r5, r0
 801c7b2:	b118      	cbz	r0, 801c7bc <_puts_r+0x10>
 801c7b4:	6983      	ldr	r3, [r0, #24]
 801c7b6:	b90b      	cbnz	r3, 801c7bc <_puts_r+0x10>
 801c7b8:	f7fe fc1a 	bl	801aff0 <__sinit>
 801c7bc:	69ab      	ldr	r3, [r5, #24]
 801c7be:	68ac      	ldr	r4, [r5, #8]
 801c7c0:	b913      	cbnz	r3, 801c7c8 <_puts_r+0x1c>
 801c7c2:	4628      	mov	r0, r5
 801c7c4:	f7fe fc14 	bl	801aff0 <__sinit>
 801c7c8:	4b2c      	ldr	r3, [pc, #176]	; (801c87c <_puts_r+0xd0>)
 801c7ca:	429c      	cmp	r4, r3
 801c7cc:	d120      	bne.n	801c810 <_puts_r+0x64>
 801c7ce:	686c      	ldr	r4, [r5, #4]
 801c7d0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c7d2:	07db      	lsls	r3, r3, #31
 801c7d4:	d405      	bmi.n	801c7e2 <_puts_r+0x36>
 801c7d6:	89a3      	ldrh	r3, [r4, #12]
 801c7d8:	0598      	lsls	r0, r3, #22
 801c7da:	d402      	bmi.n	801c7e2 <_puts_r+0x36>
 801c7dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c7de:	f7fe fde7 	bl	801b3b0 <__retarget_lock_acquire_recursive>
 801c7e2:	89a3      	ldrh	r3, [r4, #12]
 801c7e4:	0719      	lsls	r1, r3, #28
 801c7e6:	d51d      	bpl.n	801c824 <_puts_r+0x78>
 801c7e8:	6923      	ldr	r3, [r4, #16]
 801c7ea:	b1db      	cbz	r3, 801c824 <_puts_r+0x78>
 801c7ec:	3e01      	subs	r6, #1
 801c7ee:	68a3      	ldr	r3, [r4, #8]
 801c7f0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801c7f4:	3b01      	subs	r3, #1
 801c7f6:	60a3      	str	r3, [r4, #8]
 801c7f8:	bb39      	cbnz	r1, 801c84a <_puts_r+0x9e>
 801c7fa:	2b00      	cmp	r3, #0
 801c7fc:	da38      	bge.n	801c870 <_puts_r+0xc4>
 801c7fe:	4622      	mov	r2, r4
 801c800:	210a      	movs	r1, #10
 801c802:	4628      	mov	r0, r5
 801c804:	f001 fb6c 	bl	801dee0 <__swbuf_r>
 801c808:	3001      	adds	r0, #1
 801c80a:	d011      	beq.n	801c830 <_puts_r+0x84>
 801c80c:	250a      	movs	r5, #10
 801c80e:	e011      	b.n	801c834 <_puts_r+0x88>
 801c810:	4b1b      	ldr	r3, [pc, #108]	; (801c880 <_puts_r+0xd4>)
 801c812:	429c      	cmp	r4, r3
 801c814:	d101      	bne.n	801c81a <_puts_r+0x6e>
 801c816:	68ac      	ldr	r4, [r5, #8]
 801c818:	e7da      	b.n	801c7d0 <_puts_r+0x24>
 801c81a:	4b1a      	ldr	r3, [pc, #104]	; (801c884 <_puts_r+0xd8>)
 801c81c:	429c      	cmp	r4, r3
 801c81e:	bf08      	it	eq
 801c820:	68ec      	ldreq	r4, [r5, #12]
 801c822:	e7d5      	b.n	801c7d0 <_puts_r+0x24>
 801c824:	4621      	mov	r1, r4
 801c826:	4628      	mov	r0, r5
 801c828:	f001 fbbe 	bl	801dfa8 <__swsetup_r>
 801c82c:	2800      	cmp	r0, #0
 801c82e:	d0dd      	beq.n	801c7ec <_puts_r+0x40>
 801c830:	f04f 35ff 	mov.w	r5, #4294967295
 801c834:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801c836:	07da      	lsls	r2, r3, #31
 801c838:	d405      	bmi.n	801c846 <_puts_r+0x9a>
 801c83a:	89a3      	ldrh	r3, [r4, #12]
 801c83c:	059b      	lsls	r3, r3, #22
 801c83e:	d402      	bmi.n	801c846 <_puts_r+0x9a>
 801c840:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801c842:	f7fe fdb7 	bl	801b3b4 <__retarget_lock_release_recursive>
 801c846:	4628      	mov	r0, r5
 801c848:	bd70      	pop	{r4, r5, r6, pc}
 801c84a:	2b00      	cmp	r3, #0
 801c84c:	da04      	bge.n	801c858 <_puts_r+0xac>
 801c84e:	69a2      	ldr	r2, [r4, #24]
 801c850:	429a      	cmp	r2, r3
 801c852:	dc06      	bgt.n	801c862 <_puts_r+0xb6>
 801c854:	290a      	cmp	r1, #10
 801c856:	d004      	beq.n	801c862 <_puts_r+0xb6>
 801c858:	6823      	ldr	r3, [r4, #0]
 801c85a:	1c5a      	adds	r2, r3, #1
 801c85c:	6022      	str	r2, [r4, #0]
 801c85e:	7019      	strb	r1, [r3, #0]
 801c860:	e7c5      	b.n	801c7ee <_puts_r+0x42>
 801c862:	4622      	mov	r2, r4
 801c864:	4628      	mov	r0, r5
 801c866:	f001 fb3b 	bl	801dee0 <__swbuf_r>
 801c86a:	3001      	adds	r0, #1
 801c86c:	d1bf      	bne.n	801c7ee <_puts_r+0x42>
 801c86e:	e7df      	b.n	801c830 <_puts_r+0x84>
 801c870:	6823      	ldr	r3, [r4, #0]
 801c872:	250a      	movs	r5, #10
 801c874:	1c5a      	adds	r2, r3, #1
 801c876:	6022      	str	r2, [r4, #0]
 801c878:	701d      	strb	r5, [r3, #0]
 801c87a:	e7db      	b.n	801c834 <_puts_r+0x88>
 801c87c:	08022ff4 	.word	0x08022ff4
 801c880:	08023014 	.word	0x08023014
 801c884:	08022fd4 	.word	0x08022fd4

0801c888 <puts>:
 801c888:	4b02      	ldr	r3, [pc, #8]	; (801c894 <puts+0xc>)
 801c88a:	4601      	mov	r1, r0
 801c88c:	6818      	ldr	r0, [r3, #0]
 801c88e:	f7ff bf8d 	b.w	801c7ac <_puts_r>
 801c892:	bf00      	nop
 801c894:	200001fc 	.word	0x200001fc

0801c898 <cleanup_glue>:
 801c898:	b538      	push	{r3, r4, r5, lr}
 801c89a:	460c      	mov	r4, r1
 801c89c:	6809      	ldr	r1, [r1, #0]
 801c89e:	4605      	mov	r5, r0
 801c8a0:	b109      	cbz	r1, 801c8a6 <cleanup_glue+0xe>
 801c8a2:	f7ff fff9 	bl	801c898 <cleanup_glue>
 801c8a6:	4621      	mov	r1, r4
 801c8a8:	4628      	mov	r0, r5
 801c8aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c8ae:	f7ff b841 	b.w	801b934 <_free_r>
	...

0801c8b4 <_reclaim_reent>:
 801c8b4:	4b2c      	ldr	r3, [pc, #176]	; (801c968 <_reclaim_reent+0xb4>)
 801c8b6:	681b      	ldr	r3, [r3, #0]
 801c8b8:	4283      	cmp	r3, r0
 801c8ba:	b570      	push	{r4, r5, r6, lr}
 801c8bc:	4604      	mov	r4, r0
 801c8be:	d051      	beq.n	801c964 <_reclaim_reent+0xb0>
 801c8c0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801c8c2:	b143      	cbz	r3, 801c8d6 <_reclaim_reent+0x22>
 801c8c4:	68db      	ldr	r3, [r3, #12]
 801c8c6:	2b00      	cmp	r3, #0
 801c8c8:	d14a      	bne.n	801c960 <_reclaim_reent+0xac>
 801c8ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c8cc:	6819      	ldr	r1, [r3, #0]
 801c8ce:	b111      	cbz	r1, 801c8d6 <_reclaim_reent+0x22>
 801c8d0:	4620      	mov	r0, r4
 801c8d2:	f7ff f82f 	bl	801b934 <_free_r>
 801c8d6:	6961      	ldr	r1, [r4, #20]
 801c8d8:	b111      	cbz	r1, 801c8e0 <_reclaim_reent+0x2c>
 801c8da:	4620      	mov	r0, r4
 801c8dc:	f7ff f82a 	bl	801b934 <_free_r>
 801c8e0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801c8e2:	b111      	cbz	r1, 801c8ea <_reclaim_reent+0x36>
 801c8e4:	4620      	mov	r0, r4
 801c8e6:	f7ff f825 	bl	801b934 <_free_r>
 801c8ea:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801c8ec:	b111      	cbz	r1, 801c8f4 <_reclaim_reent+0x40>
 801c8ee:	4620      	mov	r0, r4
 801c8f0:	f7ff f820 	bl	801b934 <_free_r>
 801c8f4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801c8f6:	b111      	cbz	r1, 801c8fe <_reclaim_reent+0x4a>
 801c8f8:	4620      	mov	r0, r4
 801c8fa:	f7ff f81b 	bl	801b934 <_free_r>
 801c8fe:	6c21      	ldr	r1, [r4, #64]	; 0x40
 801c900:	b111      	cbz	r1, 801c908 <_reclaim_reent+0x54>
 801c902:	4620      	mov	r0, r4
 801c904:	f7ff f816 	bl	801b934 <_free_r>
 801c908:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 801c90a:	b111      	cbz	r1, 801c912 <_reclaim_reent+0x5e>
 801c90c:	4620      	mov	r0, r4
 801c90e:	f7ff f811 	bl	801b934 <_free_r>
 801c912:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801c914:	b111      	cbz	r1, 801c91c <_reclaim_reent+0x68>
 801c916:	4620      	mov	r0, r4
 801c918:	f7ff f80c 	bl	801b934 <_free_r>
 801c91c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801c91e:	b111      	cbz	r1, 801c926 <_reclaim_reent+0x72>
 801c920:	4620      	mov	r0, r4
 801c922:	f7ff f807 	bl	801b934 <_free_r>
 801c926:	69a3      	ldr	r3, [r4, #24]
 801c928:	b1e3      	cbz	r3, 801c964 <_reclaim_reent+0xb0>
 801c92a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801c92c:	4620      	mov	r0, r4
 801c92e:	4798      	blx	r3
 801c930:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801c932:	b1b9      	cbz	r1, 801c964 <_reclaim_reent+0xb0>
 801c934:	4620      	mov	r0, r4
 801c936:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801c93a:	f7ff bfad 	b.w	801c898 <cleanup_glue>
 801c93e:	5949      	ldr	r1, [r1, r5]
 801c940:	b941      	cbnz	r1, 801c954 <_reclaim_reent+0xa0>
 801c942:	3504      	adds	r5, #4
 801c944:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801c946:	2d80      	cmp	r5, #128	; 0x80
 801c948:	68d9      	ldr	r1, [r3, #12]
 801c94a:	d1f8      	bne.n	801c93e <_reclaim_reent+0x8a>
 801c94c:	4620      	mov	r0, r4
 801c94e:	f7fe fff1 	bl	801b934 <_free_r>
 801c952:	e7ba      	b.n	801c8ca <_reclaim_reent+0x16>
 801c954:	680e      	ldr	r6, [r1, #0]
 801c956:	4620      	mov	r0, r4
 801c958:	f7fe ffec 	bl	801b934 <_free_r>
 801c95c:	4631      	mov	r1, r6
 801c95e:	e7ef      	b.n	801c940 <_reclaim_reent+0x8c>
 801c960:	2500      	movs	r5, #0
 801c962:	e7ef      	b.n	801c944 <_reclaim_reent+0x90>
 801c964:	bd70      	pop	{r4, r5, r6, pc}
 801c966:	bf00      	nop
 801c968:	200001fc 	.word	0x200001fc

0801c96c <_sbrk_r>:
 801c96c:	b538      	push	{r3, r4, r5, lr}
 801c96e:	4d06      	ldr	r5, [pc, #24]	; (801c988 <_sbrk_r+0x1c>)
 801c970:	2300      	movs	r3, #0
 801c972:	4604      	mov	r4, r0
 801c974:	4608      	mov	r0, r1
 801c976:	602b      	str	r3, [r5, #0]
 801c978:	f7e6 fd9e 	bl	80034b8 <_sbrk>
 801c97c:	1c43      	adds	r3, r0, #1
 801c97e:	d102      	bne.n	801c986 <_sbrk_r+0x1a>
 801c980:	682b      	ldr	r3, [r5, #0]
 801c982:	b103      	cbz	r3, 801c986 <_sbrk_r+0x1a>
 801c984:	6023      	str	r3, [r4, #0]
 801c986:	bd38      	pop	{r3, r4, r5, pc}
 801c988:	20008fd0 	.word	0x20008fd0

0801c98c <nanf>:
 801c98c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801c994 <nanf+0x8>
 801c990:	4770      	bx	lr
 801c992:	bf00      	nop
 801c994:	7fc00000 	.word	0x7fc00000

0801c998 <_raise_r>:
 801c998:	291f      	cmp	r1, #31
 801c99a:	b538      	push	{r3, r4, r5, lr}
 801c99c:	4604      	mov	r4, r0
 801c99e:	460d      	mov	r5, r1
 801c9a0:	d904      	bls.n	801c9ac <_raise_r+0x14>
 801c9a2:	2316      	movs	r3, #22
 801c9a4:	6003      	str	r3, [r0, #0]
 801c9a6:	f04f 30ff 	mov.w	r0, #4294967295
 801c9aa:	bd38      	pop	{r3, r4, r5, pc}
 801c9ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801c9ae:	b112      	cbz	r2, 801c9b6 <_raise_r+0x1e>
 801c9b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c9b4:	b94b      	cbnz	r3, 801c9ca <_raise_r+0x32>
 801c9b6:	4620      	mov	r0, r4
 801c9b8:	f000 f830 	bl	801ca1c <_getpid_r>
 801c9bc:	462a      	mov	r2, r5
 801c9be:	4601      	mov	r1, r0
 801c9c0:	4620      	mov	r0, r4
 801c9c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c9c6:	f000 b817 	b.w	801c9f8 <_kill_r>
 801c9ca:	2b01      	cmp	r3, #1
 801c9cc:	d00a      	beq.n	801c9e4 <_raise_r+0x4c>
 801c9ce:	1c59      	adds	r1, r3, #1
 801c9d0:	d103      	bne.n	801c9da <_raise_r+0x42>
 801c9d2:	2316      	movs	r3, #22
 801c9d4:	6003      	str	r3, [r0, #0]
 801c9d6:	2001      	movs	r0, #1
 801c9d8:	e7e7      	b.n	801c9aa <_raise_r+0x12>
 801c9da:	2400      	movs	r4, #0
 801c9dc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801c9e0:	4628      	mov	r0, r5
 801c9e2:	4798      	blx	r3
 801c9e4:	2000      	movs	r0, #0
 801c9e6:	e7e0      	b.n	801c9aa <_raise_r+0x12>

0801c9e8 <raise>:
 801c9e8:	4b02      	ldr	r3, [pc, #8]	; (801c9f4 <raise+0xc>)
 801c9ea:	4601      	mov	r1, r0
 801c9ec:	6818      	ldr	r0, [r3, #0]
 801c9ee:	f7ff bfd3 	b.w	801c998 <_raise_r>
 801c9f2:	bf00      	nop
 801c9f4:	200001fc 	.word	0x200001fc

0801c9f8 <_kill_r>:
 801c9f8:	b538      	push	{r3, r4, r5, lr}
 801c9fa:	4d07      	ldr	r5, [pc, #28]	; (801ca18 <_kill_r+0x20>)
 801c9fc:	2300      	movs	r3, #0
 801c9fe:	4604      	mov	r4, r0
 801ca00:	4608      	mov	r0, r1
 801ca02:	4611      	mov	r1, r2
 801ca04:	602b      	str	r3, [r5, #0]
 801ca06:	f7e6 fccf 	bl	80033a8 <_kill>
 801ca0a:	1c43      	adds	r3, r0, #1
 801ca0c:	d102      	bne.n	801ca14 <_kill_r+0x1c>
 801ca0e:	682b      	ldr	r3, [r5, #0]
 801ca10:	b103      	cbz	r3, 801ca14 <_kill_r+0x1c>
 801ca12:	6023      	str	r3, [r4, #0]
 801ca14:	bd38      	pop	{r3, r4, r5, pc}
 801ca16:	bf00      	nop
 801ca18:	20008fd0 	.word	0x20008fd0

0801ca1c <_getpid_r>:
 801ca1c:	f7e6 bcbc 	b.w	8003398 <_getpid>

0801ca20 <siprintf>:
 801ca20:	b40e      	push	{r1, r2, r3}
 801ca22:	b500      	push	{lr}
 801ca24:	b09c      	sub	sp, #112	; 0x70
 801ca26:	ab1d      	add	r3, sp, #116	; 0x74
 801ca28:	9002      	str	r0, [sp, #8]
 801ca2a:	9006      	str	r0, [sp, #24]
 801ca2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801ca30:	4809      	ldr	r0, [pc, #36]	; (801ca58 <siprintf+0x38>)
 801ca32:	9107      	str	r1, [sp, #28]
 801ca34:	9104      	str	r1, [sp, #16]
 801ca36:	4909      	ldr	r1, [pc, #36]	; (801ca5c <siprintf+0x3c>)
 801ca38:	f853 2b04 	ldr.w	r2, [r3], #4
 801ca3c:	9105      	str	r1, [sp, #20]
 801ca3e:	6800      	ldr	r0, [r0, #0]
 801ca40:	9301      	str	r3, [sp, #4]
 801ca42:	a902      	add	r1, sp, #8
 801ca44:	f003 fcf6 	bl	8020434 <_svfiprintf_r>
 801ca48:	9b02      	ldr	r3, [sp, #8]
 801ca4a:	2200      	movs	r2, #0
 801ca4c:	701a      	strb	r2, [r3, #0]
 801ca4e:	b01c      	add	sp, #112	; 0x70
 801ca50:	f85d eb04 	ldr.w	lr, [sp], #4
 801ca54:	b003      	add	sp, #12
 801ca56:	4770      	bx	lr
 801ca58:	200001fc 	.word	0x200001fc
 801ca5c:	ffff0208 	.word	0xffff0208

0801ca60 <siscanf>:
 801ca60:	b40e      	push	{r1, r2, r3}
 801ca62:	b510      	push	{r4, lr}
 801ca64:	b09f      	sub	sp, #124	; 0x7c
 801ca66:	ac21      	add	r4, sp, #132	; 0x84
 801ca68:	f44f 7101 	mov.w	r1, #516	; 0x204
 801ca6c:	f854 2b04 	ldr.w	r2, [r4], #4
 801ca70:	9201      	str	r2, [sp, #4]
 801ca72:	f8ad 101c 	strh.w	r1, [sp, #28]
 801ca76:	9004      	str	r0, [sp, #16]
 801ca78:	9008      	str	r0, [sp, #32]
 801ca7a:	f7e3 fbc3 	bl	8000204 <strlen>
 801ca7e:	4b0c      	ldr	r3, [pc, #48]	; (801cab0 <siscanf+0x50>)
 801ca80:	9005      	str	r0, [sp, #20]
 801ca82:	9009      	str	r0, [sp, #36]	; 0x24
 801ca84:	930d      	str	r3, [sp, #52]	; 0x34
 801ca86:	480b      	ldr	r0, [pc, #44]	; (801cab4 <siscanf+0x54>)
 801ca88:	9a01      	ldr	r2, [sp, #4]
 801ca8a:	6800      	ldr	r0, [r0, #0]
 801ca8c:	9403      	str	r4, [sp, #12]
 801ca8e:	2300      	movs	r3, #0
 801ca90:	9311      	str	r3, [sp, #68]	; 0x44
 801ca92:	9316      	str	r3, [sp, #88]	; 0x58
 801ca94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801ca98:	f8ad 301e 	strh.w	r3, [sp, #30]
 801ca9c:	a904      	add	r1, sp, #16
 801ca9e:	4623      	mov	r3, r4
 801caa0:	f003 fe22 	bl	80206e8 <__ssvfiscanf_r>
 801caa4:	b01f      	add	sp, #124	; 0x7c
 801caa6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801caaa:	b003      	add	sp, #12
 801caac:	4770      	bx	lr
 801caae:	bf00      	nop
 801cab0:	0801cadb 	.word	0x0801cadb
 801cab4:	200001fc 	.word	0x200001fc

0801cab8 <__sread>:
 801cab8:	b510      	push	{r4, lr}
 801caba:	460c      	mov	r4, r1
 801cabc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cac0:	f004 fa30 	bl	8020f24 <_read_r>
 801cac4:	2800      	cmp	r0, #0
 801cac6:	bfab      	itete	ge
 801cac8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801caca:	89a3      	ldrhlt	r3, [r4, #12]
 801cacc:	181b      	addge	r3, r3, r0
 801cace:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801cad2:	bfac      	ite	ge
 801cad4:	6563      	strge	r3, [r4, #84]	; 0x54
 801cad6:	81a3      	strhlt	r3, [r4, #12]
 801cad8:	bd10      	pop	{r4, pc}

0801cada <__seofread>:
 801cada:	2000      	movs	r0, #0
 801cadc:	4770      	bx	lr

0801cade <__swrite>:
 801cade:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801cae2:	461f      	mov	r7, r3
 801cae4:	898b      	ldrh	r3, [r1, #12]
 801cae6:	05db      	lsls	r3, r3, #23
 801cae8:	4605      	mov	r5, r0
 801caea:	460c      	mov	r4, r1
 801caec:	4616      	mov	r6, r2
 801caee:	d505      	bpl.n	801cafc <__swrite+0x1e>
 801caf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801caf4:	2302      	movs	r3, #2
 801caf6:	2200      	movs	r2, #0
 801caf8:	f002 febc 	bl	801f874 <_lseek_r>
 801cafc:	89a3      	ldrh	r3, [r4, #12]
 801cafe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801cb02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801cb06:	81a3      	strh	r3, [r4, #12]
 801cb08:	4632      	mov	r2, r6
 801cb0a:	463b      	mov	r3, r7
 801cb0c:	4628      	mov	r0, r5
 801cb0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801cb12:	f001 ba37 	b.w	801df84 <_write_r>

0801cb16 <__sseek>:
 801cb16:	b510      	push	{r4, lr}
 801cb18:	460c      	mov	r4, r1
 801cb1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb1e:	f002 fea9 	bl	801f874 <_lseek_r>
 801cb22:	1c43      	adds	r3, r0, #1
 801cb24:	89a3      	ldrh	r3, [r4, #12]
 801cb26:	bf15      	itete	ne
 801cb28:	6560      	strne	r0, [r4, #84]	; 0x54
 801cb2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801cb2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801cb32:	81a3      	strheq	r3, [r4, #12]
 801cb34:	bf18      	it	ne
 801cb36:	81a3      	strhne	r3, [r4, #12]
 801cb38:	bd10      	pop	{r4, pc}

0801cb3a <__sclose>:
 801cb3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801cb3e:	f001 babf 	b.w	801e0c0 <_close_r>

0801cb42 <strcpy>:
 801cb42:	4603      	mov	r3, r0
 801cb44:	f811 2b01 	ldrb.w	r2, [r1], #1
 801cb48:	f803 2b01 	strb.w	r2, [r3], #1
 801cb4c:	2a00      	cmp	r2, #0
 801cb4e:	d1f9      	bne.n	801cb44 <strcpy+0x2>
 801cb50:	4770      	bx	lr

0801cb52 <strncmp>:
 801cb52:	b510      	push	{r4, lr}
 801cb54:	b16a      	cbz	r2, 801cb72 <strncmp+0x20>
 801cb56:	3901      	subs	r1, #1
 801cb58:	1884      	adds	r4, r0, r2
 801cb5a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801cb5e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801cb62:	4293      	cmp	r3, r2
 801cb64:	d103      	bne.n	801cb6e <strncmp+0x1c>
 801cb66:	42a0      	cmp	r0, r4
 801cb68:	d001      	beq.n	801cb6e <strncmp+0x1c>
 801cb6a:	2b00      	cmp	r3, #0
 801cb6c:	d1f5      	bne.n	801cb5a <strncmp+0x8>
 801cb6e:	1a98      	subs	r0, r3, r2
 801cb70:	bd10      	pop	{r4, pc}
 801cb72:	4610      	mov	r0, r2
 801cb74:	e7fc      	b.n	801cb70 <strncmp+0x1e>

0801cb76 <sulp>:
 801cb76:	b570      	push	{r4, r5, r6, lr}
 801cb78:	4604      	mov	r4, r0
 801cb7a:	460d      	mov	r5, r1
 801cb7c:	ec45 4b10 	vmov	d0, r4, r5
 801cb80:	4616      	mov	r6, r2
 801cb82:	f003 fa77 	bl	8020074 <__ulp>
 801cb86:	ec51 0b10 	vmov	r0, r1, d0
 801cb8a:	b17e      	cbz	r6, 801cbac <sulp+0x36>
 801cb8c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801cb90:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801cb94:	2b00      	cmp	r3, #0
 801cb96:	dd09      	ble.n	801cbac <sulp+0x36>
 801cb98:	051b      	lsls	r3, r3, #20
 801cb9a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 801cb9e:	2400      	movs	r4, #0
 801cba0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 801cba4:	4622      	mov	r2, r4
 801cba6:	462b      	mov	r3, r5
 801cba8:	f7e3 fd46 	bl	8000638 <__aeabi_dmul>
 801cbac:	bd70      	pop	{r4, r5, r6, pc}
	...

0801cbb0 <_strtod_l>:
 801cbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbb4:	b0a3      	sub	sp, #140	; 0x8c
 801cbb6:	461f      	mov	r7, r3
 801cbb8:	2300      	movs	r3, #0
 801cbba:	931e      	str	r3, [sp, #120]	; 0x78
 801cbbc:	4ba4      	ldr	r3, [pc, #656]	; (801ce50 <_strtod_l+0x2a0>)
 801cbbe:	9219      	str	r2, [sp, #100]	; 0x64
 801cbc0:	681b      	ldr	r3, [r3, #0]
 801cbc2:	9307      	str	r3, [sp, #28]
 801cbc4:	4604      	mov	r4, r0
 801cbc6:	4618      	mov	r0, r3
 801cbc8:	4688      	mov	r8, r1
 801cbca:	f7e3 fb1b 	bl	8000204 <strlen>
 801cbce:	f04f 0a00 	mov.w	sl, #0
 801cbd2:	4605      	mov	r5, r0
 801cbd4:	f04f 0b00 	mov.w	fp, #0
 801cbd8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801cbdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cbde:	781a      	ldrb	r2, [r3, #0]
 801cbe0:	2a2b      	cmp	r2, #43	; 0x2b
 801cbe2:	d04c      	beq.n	801cc7e <_strtod_l+0xce>
 801cbe4:	d839      	bhi.n	801cc5a <_strtod_l+0xaa>
 801cbe6:	2a0d      	cmp	r2, #13
 801cbe8:	d832      	bhi.n	801cc50 <_strtod_l+0xa0>
 801cbea:	2a08      	cmp	r2, #8
 801cbec:	d832      	bhi.n	801cc54 <_strtod_l+0xa4>
 801cbee:	2a00      	cmp	r2, #0
 801cbf0:	d03c      	beq.n	801cc6c <_strtod_l+0xbc>
 801cbf2:	2300      	movs	r3, #0
 801cbf4:	930e      	str	r3, [sp, #56]	; 0x38
 801cbf6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801cbf8:	7833      	ldrb	r3, [r6, #0]
 801cbfa:	2b30      	cmp	r3, #48	; 0x30
 801cbfc:	f040 80b4 	bne.w	801cd68 <_strtod_l+0x1b8>
 801cc00:	7873      	ldrb	r3, [r6, #1]
 801cc02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801cc06:	2b58      	cmp	r3, #88	; 0x58
 801cc08:	d16c      	bne.n	801cce4 <_strtod_l+0x134>
 801cc0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cc0c:	9301      	str	r3, [sp, #4]
 801cc0e:	ab1e      	add	r3, sp, #120	; 0x78
 801cc10:	9702      	str	r7, [sp, #8]
 801cc12:	9300      	str	r3, [sp, #0]
 801cc14:	4a8f      	ldr	r2, [pc, #572]	; (801ce54 <_strtod_l+0x2a4>)
 801cc16:	ab1f      	add	r3, sp, #124	; 0x7c
 801cc18:	a91d      	add	r1, sp, #116	; 0x74
 801cc1a:	4620      	mov	r0, r4
 801cc1c:	f002 fa28 	bl	801f070 <__gethex>
 801cc20:	f010 0707 	ands.w	r7, r0, #7
 801cc24:	4605      	mov	r5, r0
 801cc26:	d005      	beq.n	801cc34 <_strtod_l+0x84>
 801cc28:	2f06      	cmp	r7, #6
 801cc2a:	d12a      	bne.n	801cc82 <_strtod_l+0xd2>
 801cc2c:	3601      	adds	r6, #1
 801cc2e:	2300      	movs	r3, #0
 801cc30:	961d      	str	r6, [sp, #116]	; 0x74
 801cc32:	930e      	str	r3, [sp, #56]	; 0x38
 801cc34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801cc36:	2b00      	cmp	r3, #0
 801cc38:	f040 8596 	bne.w	801d768 <_strtod_l+0xbb8>
 801cc3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801cc3e:	b1db      	cbz	r3, 801cc78 <_strtod_l+0xc8>
 801cc40:	4652      	mov	r2, sl
 801cc42:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801cc46:	ec43 2b10 	vmov	d0, r2, r3
 801cc4a:	b023      	add	sp, #140	; 0x8c
 801cc4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc50:	2a20      	cmp	r2, #32
 801cc52:	d1ce      	bne.n	801cbf2 <_strtod_l+0x42>
 801cc54:	3301      	adds	r3, #1
 801cc56:	931d      	str	r3, [sp, #116]	; 0x74
 801cc58:	e7c0      	b.n	801cbdc <_strtod_l+0x2c>
 801cc5a:	2a2d      	cmp	r2, #45	; 0x2d
 801cc5c:	d1c9      	bne.n	801cbf2 <_strtod_l+0x42>
 801cc5e:	2201      	movs	r2, #1
 801cc60:	920e      	str	r2, [sp, #56]	; 0x38
 801cc62:	1c5a      	adds	r2, r3, #1
 801cc64:	921d      	str	r2, [sp, #116]	; 0x74
 801cc66:	785b      	ldrb	r3, [r3, #1]
 801cc68:	2b00      	cmp	r3, #0
 801cc6a:	d1c4      	bne.n	801cbf6 <_strtod_l+0x46>
 801cc6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801cc6e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801cc72:	2b00      	cmp	r3, #0
 801cc74:	f040 8576 	bne.w	801d764 <_strtod_l+0xbb4>
 801cc78:	4652      	mov	r2, sl
 801cc7a:	465b      	mov	r3, fp
 801cc7c:	e7e3      	b.n	801cc46 <_strtod_l+0x96>
 801cc7e:	2200      	movs	r2, #0
 801cc80:	e7ee      	b.n	801cc60 <_strtod_l+0xb0>
 801cc82:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801cc84:	b13a      	cbz	r2, 801cc96 <_strtod_l+0xe6>
 801cc86:	2135      	movs	r1, #53	; 0x35
 801cc88:	a820      	add	r0, sp, #128	; 0x80
 801cc8a:	f003 fafe 	bl	802028a <__copybits>
 801cc8e:	991e      	ldr	r1, [sp, #120]	; 0x78
 801cc90:	4620      	mov	r0, r4
 801cc92:	f002 fec3 	bl	801fa1c <_Bfree>
 801cc96:	3f01      	subs	r7, #1
 801cc98:	2f05      	cmp	r7, #5
 801cc9a:	d807      	bhi.n	801ccac <_strtod_l+0xfc>
 801cc9c:	e8df f007 	tbb	[pc, r7]
 801cca0:	1d180b0e 	.word	0x1d180b0e
 801cca4:	030e      	.short	0x030e
 801cca6:	f04f 0b00 	mov.w	fp, #0
 801ccaa:	46da      	mov	sl, fp
 801ccac:	0728      	lsls	r0, r5, #28
 801ccae:	d5c1      	bpl.n	801cc34 <_strtod_l+0x84>
 801ccb0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 801ccb4:	e7be      	b.n	801cc34 <_strtod_l+0x84>
 801ccb6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 801ccba:	e7f7      	b.n	801ccac <_strtod_l+0xfc>
 801ccbc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 801ccc0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801ccc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 801ccc6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 801ccca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801ccce:	e7ed      	b.n	801ccac <_strtod_l+0xfc>
 801ccd0:	f8df b184 	ldr.w	fp, [pc, #388]	; 801ce58 <_strtod_l+0x2a8>
 801ccd4:	f04f 0a00 	mov.w	sl, #0
 801ccd8:	e7e8      	b.n	801ccac <_strtod_l+0xfc>
 801ccda:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 801ccde:	f04f 3aff 	mov.w	sl, #4294967295
 801cce2:	e7e3      	b.n	801ccac <_strtod_l+0xfc>
 801cce4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cce6:	1c5a      	adds	r2, r3, #1
 801cce8:	921d      	str	r2, [sp, #116]	; 0x74
 801ccea:	785b      	ldrb	r3, [r3, #1]
 801ccec:	2b30      	cmp	r3, #48	; 0x30
 801ccee:	d0f9      	beq.n	801cce4 <_strtod_l+0x134>
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	d09f      	beq.n	801cc34 <_strtod_l+0x84>
 801ccf4:	2301      	movs	r3, #1
 801ccf6:	f04f 0900 	mov.w	r9, #0
 801ccfa:	9304      	str	r3, [sp, #16]
 801ccfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ccfe:	930a      	str	r3, [sp, #40]	; 0x28
 801cd00:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801cd04:	464f      	mov	r7, r9
 801cd06:	220a      	movs	r2, #10
 801cd08:	981d      	ldr	r0, [sp, #116]	; 0x74
 801cd0a:	7806      	ldrb	r6, [r0, #0]
 801cd0c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801cd10:	b2d9      	uxtb	r1, r3
 801cd12:	2909      	cmp	r1, #9
 801cd14:	d92a      	bls.n	801cd6c <_strtod_l+0x1bc>
 801cd16:	9907      	ldr	r1, [sp, #28]
 801cd18:	462a      	mov	r2, r5
 801cd1a:	f7ff ff1a 	bl	801cb52 <strncmp>
 801cd1e:	b398      	cbz	r0, 801cd88 <_strtod_l+0x1d8>
 801cd20:	2000      	movs	r0, #0
 801cd22:	4633      	mov	r3, r6
 801cd24:	463d      	mov	r5, r7
 801cd26:	9007      	str	r0, [sp, #28]
 801cd28:	4602      	mov	r2, r0
 801cd2a:	2b65      	cmp	r3, #101	; 0x65
 801cd2c:	d001      	beq.n	801cd32 <_strtod_l+0x182>
 801cd2e:	2b45      	cmp	r3, #69	; 0x45
 801cd30:	d118      	bne.n	801cd64 <_strtod_l+0x1b4>
 801cd32:	b91d      	cbnz	r5, 801cd3c <_strtod_l+0x18c>
 801cd34:	9b04      	ldr	r3, [sp, #16]
 801cd36:	4303      	orrs	r3, r0
 801cd38:	d098      	beq.n	801cc6c <_strtod_l+0xbc>
 801cd3a:	2500      	movs	r5, #0
 801cd3c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 801cd40:	f108 0301 	add.w	r3, r8, #1
 801cd44:	931d      	str	r3, [sp, #116]	; 0x74
 801cd46:	f898 3001 	ldrb.w	r3, [r8, #1]
 801cd4a:	2b2b      	cmp	r3, #43	; 0x2b
 801cd4c:	d075      	beq.n	801ce3a <_strtod_l+0x28a>
 801cd4e:	2b2d      	cmp	r3, #45	; 0x2d
 801cd50:	d07b      	beq.n	801ce4a <_strtod_l+0x29a>
 801cd52:	f04f 0c00 	mov.w	ip, #0
 801cd56:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 801cd5a:	2909      	cmp	r1, #9
 801cd5c:	f240 8082 	bls.w	801ce64 <_strtod_l+0x2b4>
 801cd60:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 801cd64:	2600      	movs	r6, #0
 801cd66:	e09d      	b.n	801cea4 <_strtod_l+0x2f4>
 801cd68:	2300      	movs	r3, #0
 801cd6a:	e7c4      	b.n	801ccf6 <_strtod_l+0x146>
 801cd6c:	2f08      	cmp	r7, #8
 801cd6e:	bfd8      	it	le
 801cd70:	9909      	ldrle	r1, [sp, #36]	; 0x24
 801cd72:	f100 0001 	add.w	r0, r0, #1
 801cd76:	bfda      	itte	le
 801cd78:	fb02 3301 	mlale	r3, r2, r1, r3
 801cd7c:	9309      	strle	r3, [sp, #36]	; 0x24
 801cd7e:	fb02 3909 	mlagt	r9, r2, r9, r3
 801cd82:	3701      	adds	r7, #1
 801cd84:	901d      	str	r0, [sp, #116]	; 0x74
 801cd86:	e7bf      	b.n	801cd08 <_strtod_l+0x158>
 801cd88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cd8a:	195a      	adds	r2, r3, r5
 801cd8c:	921d      	str	r2, [sp, #116]	; 0x74
 801cd8e:	5d5b      	ldrb	r3, [r3, r5]
 801cd90:	2f00      	cmp	r7, #0
 801cd92:	d037      	beq.n	801ce04 <_strtod_l+0x254>
 801cd94:	9007      	str	r0, [sp, #28]
 801cd96:	463d      	mov	r5, r7
 801cd98:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 801cd9c:	2a09      	cmp	r2, #9
 801cd9e:	d912      	bls.n	801cdc6 <_strtod_l+0x216>
 801cda0:	2201      	movs	r2, #1
 801cda2:	e7c2      	b.n	801cd2a <_strtod_l+0x17a>
 801cda4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cda6:	1c5a      	adds	r2, r3, #1
 801cda8:	921d      	str	r2, [sp, #116]	; 0x74
 801cdaa:	785b      	ldrb	r3, [r3, #1]
 801cdac:	3001      	adds	r0, #1
 801cdae:	2b30      	cmp	r3, #48	; 0x30
 801cdb0:	d0f8      	beq.n	801cda4 <_strtod_l+0x1f4>
 801cdb2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 801cdb6:	2a08      	cmp	r2, #8
 801cdb8:	f200 84db 	bhi.w	801d772 <_strtod_l+0xbc2>
 801cdbc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801cdbe:	9007      	str	r0, [sp, #28]
 801cdc0:	2000      	movs	r0, #0
 801cdc2:	920a      	str	r2, [sp, #40]	; 0x28
 801cdc4:	4605      	mov	r5, r0
 801cdc6:	3b30      	subs	r3, #48	; 0x30
 801cdc8:	f100 0201 	add.w	r2, r0, #1
 801cdcc:	d014      	beq.n	801cdf8 <_strtod_l+0x248>
 801cdce:	9907      	ldr	r1, [sp, #28]
 801cdd0:	4411      	add	r1, r2
 801cdd2:	9107      	str	r1, [sp, #28]
 801cdd4:	462a      	mov	r2, r5
 801cdd6:	eb00 0e05 	add.w	lr, r0, r5
 801cdda:	210a      	movs	r1, #10
 801cddc:	4572      	cmp	r2, lr
 801cdde:	d113      	bne.n	801ce08 <_strtod_l+0x258>
 801cde0:	182a      	adds	r2, r5, r0
 801cde2:	2a08      	cmp	r2, #8
 801cde4:	f105 0501 	add.w	r5, r5, #1
 801cde8:	4405      	add	r5, r0
 801cdea:	dc1c      	bgt.n	801ce26 <_strtod_l+0x276>
 801cdec:	9909      	ldr	r1, [sp, #36]	; 0x24
 801cdee:	220a      	movs	r2, #10
 801cdf0:	fb02 3301 	mla	r3, r2, r1, r3
 801cdf4:	9309      	str	r3, [sp, #36]	; 0x24
 801cdf6:	2200      	movs	r2, #0
 801cdf8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cdfa:	1c59      	adds	r1, r3, #1
 801cdfc:	911d      	str	r1, [sp, #116]	; 0x74
 801cdfe:	785b      	ldrb	r3, [r3, #1]
 801ce00:	4610      	mov	r0, r2
 801ce02:	e7c9      	b.n	801cd98 <_strtod_l+0x1e8>
 801ce04:	4638      	mov	r0, r7
 801ce06:	e7d2      	b.n	801cdae <_strtod_l+0x1fe>
 801ce08:	2a08      	cmp	r2, #8
 801ce0a:	dc04      	bgt.n	801ce16 <_strtod_l+0x266>
 801ce0c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 801ce0e:	434e      	muls	r6, r1
 801ce10:	9609      	str	r6, [sp, #36]	; 0x24
 801ce12:	3201      	adds	r2, #1
 801ce14:	e7e2      	b.n	801cddc <_strtod_l+0x22c>
 801ce16:	f102 0c01 	add.w	ip, r2, #1
 801ce1a:	f1bc 0f10 	cmp.w	ip, #16
 801ce1e:	bfd8      	it	le
 801ce20:	fb01 f909 	mulle.w	r9, r1, r9
 801ce24:	e7f5      	b.n	801ce12 <_strtod_l+0x262>
 801ce26:	2d10      	cmp	r5, #16
 801ce28:	bfdc      	itt	le
 801ce2a:	220a      	movle	r2, #10
 801ce2c:	fb02 3909 	mlale	r9, r2, r9, r3
 801ce30:	e7e1      	b.n	801cdf6 <_strtod_l+0x246>
 801ce32:	2300      	movs	r3, #0
 801ce34:	9307      	str	r3, [sp, #28]
 801ce36:	2201      	movs	r2, #1
 801ce38:	e77c      	b.n	801cd34 <_strtod_l+0x184>
 801ce3a:	f04f 0c00 	mov.w	ip, #0
 801ce3e:	f108 0302 	add.w	r3, r8, #2
 801ce42:	931d      	str	r3, [sp, #116]	; 0x74
 801ce44:	f898 3002 	ldrb.w	r3, [r8, #2]
 801ce48:	e785      	b.n	801cd56 <_strtod_l+0x1a6>
 801ce4a:	f04f 0c01 	mov.w	ip, #1
 801ce4e:	e7f6      	b.n	801ce3e <_strtod_l+0x28e>
 801ce50:	08023358 	.word	0x08023358
 801ce54:	080231a8 	.word	0x080231a8
 801ce58:	7ff00000 	.word	0x7ff00000
 801ce5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ce5e:	1c59      	adds	r1, r3, #1
 801ce60:	911d      	str	r1, [sp, #116]	; 0x74
 801ce62:	785b      	ldrb	r3, [r3, #1]
 801ce64:	2b30      	cmp	r3, #48	; 0x30
 801ce66:	d0f9      	beq.n	801ce5c <_strtod_l+0x2ac>
 801ce68:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 801ce6c:	2908      	cmp	r1, #8
 801ce6e:	f63f af79 	bhi.w	801cd64 <_strtod_l+0x1b4>
 801ce72:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 801ce76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ce78:	9308      	str	r3, [sp, #32]
 801ce7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ce7c:	1c59      	adds	r1, r3, #1
 801ce7e:	911d      	str	r1, [sp, #116]	; 0x74
 801ce80:	785b      	ldrb	r3, [r3, #1]
 801ce82:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 801ce86:	2e09      	cmp	r6, #9
 801ce88:	d937      	bls.n	801cefa <_strtod_l+0x34a>
 801ce8a:	9e08      	ldr	r6, [sp, #32]
 801ce8c:	1b89      	subs	r1, r1, r6
 801ce8e:	2908      	cmp	r1, #8
 801ce90:	f644 661f 	movw	r6, #19999	; 0x4e1f
 801ce94:	dc02      	bgt.n	801ce9c <_strtod_l+0x2ec>
 801ce96:	4576      	cmp	r6, lr
 801ce98:	bfa8      	it	ge
 801ce9a:	4676      	movge	r6, lr
 801ce9c:	f1bc 0f00 	cmp.w	ip, #0
 801cea0:	d000      	beq.n	801cea4 <_strtod_l+0x2f4>
 801cea2:	4276      	negs	r6, r6
 801cea4:	2d00      	cmp	r5, #0
 801cea6:	d14f      	bne.n	801cf48 <_strtod_l+0x398>
 801cea8:	9904      	ldr	r1, [sp, #16]
 801ceaa:	4301      	orrs	r1, r0
 801ceac:	f47f aec2 	bne.w	801cc34 <_strtod_l+0x84>
 801ceb0:	2a00      	cmp	r2, #0
 801ceb2:	f47f aedb 	bne.w	801cc6c <_strtod_l+0xbc>
 801ceb6:	2b69      	cmp	r3, #105	; 0x69
 801ceb8:	d027      	beq.n	801cf0a <_strtod_l+0x35a>
 801ceba:	dc24      	bgt.n	801cf06 <_strtod_l+0x356>
 801cebc:	2b49      	cmp	r3, #73	; 0x49
 801cebe:	d024      	beq.n	801cf0a <_strtod_l+0x35a>
 801cec0:	2b4e      	cmp	r3, #78	; 0x4e
 801cec2:	f47f aed3 	bne.w	801cc6c <_strtod_l+0xbc>
 801cec6:	499e      	ldr	r1, [pc, #632]	; (801d140 <_strtod_l+0x590>)
 801cec8:	a81d      	add	r0, sp, #116	; 0x74
 801ceca:	f002 fb29 	bl	801f520 <__match>
 801cece:	2800      	cmp	r0, #0
 801ced0:	f43f aecc 	beq.w	801cc6c <_strtod_l+0xbc>
 801ced4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801ced6:	781b      	ldrb	r3, [r3, #0]
 801ced8:	2b28      	cmp	r3, #40	; 0x28
 801ceda:	d12d      	bne.n	801cf38 <_strtod_l+0x388>
 801cedc:	4999      	ldr	r1, [pc, #612]	; (801d144 <_strtod_l+0x594>)
 801cede:	aa20      	add	r2, sp, #128	; 0x80
 801cee0:	a81d      	add	r0, sp, #116	; 0x74
 801cee2:	f002 fb31 	bl	801f548 <__hexnan>
 801cee6:	2805      	cmp	r0, #5
 801cee8:	d126      	bne.n	801cf38 <_strtod_l+0x388>
 801ceea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801ceec:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 801cef0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 801cef4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 801cef8:	e69c      	b.n	801cc34 <_strtod_l+0x84>
 801cefa:	210a      	movs	r1, #10
 801cefc:	fb01 3e0e 	mla	lr, r1, lr, r3
 801cf00:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 801cf04:	e7b9      	b.n	801ce7a <_strtod_l+0x2ca>
 801cf06:	2b6e      	cmp	r3, #110	; 0x6e
 801cf08:	e7db      	b.n	801cec2 <_strtod_l+0x312>
 801cf0a:	498f      	ldr	r1, [pc, #572]	; (801d148 <_strtod_l+0x598>)
 801cf0c:	a81d      	add	r0, sp, #116	; 0x74
 801cf0e:	f002 fb07 	bl	801f520 <__match>
 801cf12:	2800      	cmp	r0, #0
 801cf14:	f43f aeaa 	beq.w	801cc6c <_strtod_l+0xbc>
 801cf18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cf1a:	498c      	ldr	r1, [pc, #560]	; (801d14c <_strtod_l+0x59c>)
 801cf1c:	3b01      	subs	r3, #1
 801cf1e:	a81d      	add	r0, sp, #116	; 0x74
 801cf20:	931d      	str	r3, [sp, #116]	; 0x74
 801cf22:	f002 fafd 	bl	801f520 <__match>
 801cf26:	b910      	cbnz	r0, 801cf2e <_strtod_l+0x37e>
 801cf28:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801cf2a:	3301      	adds	r3, #1
 801cf2c:	931d      	str	r3, [sp, #116]	; 0x74
 801cf2e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801d15c <_strtod_l+0x5ac>
 801cf32:	f04f 0a00 	mov.w	sl, #0
 801cf36:	e67d      	b.n	801cc34 <_strtod_l+0x84>
 801cf38:	4885      	ldr	r0, [pc, #532]	; (801d150 <_strtod_l+0x5a0>)
 801cf3a:	f7fd fed9 	bl	801acf0 <nan>
 801cf3e:	ed8d 0b04 	vstr	d0, [sp, #16]
 801cf42:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 801cf46:	e675      	b.n	801cc34 <_strtod_l+0x84>
 801cf48:	9b07      	ldr	r3, [sp, #28]
 801cf4a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801cf4c:	1af3      	subs	r3, r6, r3
 801cf4e:	2f00      	cmp	r7, #0
 801cf50:	bf08      	it	eq
 801cf52:	462f      	moveq	r7, r5
 801cf54:	2d10      	cmp	r5, #16
 801cf56:	9308      	str	r3, [sp, #32]
 801cf58:	46a8      	mov	r8, r5
 801cf5a:	bfa8      	it	ge
 801cf5c:	f04f 0810 	movge.w	r8, #16
 801cf60:	f7e3 faf0 	bl	8000544 <__aeabi_ui2d>
 801cf64:	2d09      	cmp	r5, #9
 801cf66:	4682      	mov	sl, r0
 801cf68:	468b      	mov	fp, r1
 801cf6a:	dd13      	ble.n	801cf94 <_strtod_l+0x3e4>
 801cf6c:	4b79      	ldr	r3, [pc, #484]	; (801d154 <_strtod_l+0x5a4>)
 801cf6e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801cf72:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801cf76:	f7e3 fb5f 	bl	8000638 <__aeabi_dmul>
 801cf7a:	4682      	mov	sl, r0
 801cf7c:	4648      	mov	r0, r9
 801cf7e:	468b      	mov	fp, r1
 801cf80:	f7e3 fae0 	bl	8000544 <__aeabi_ui2d>
 801cf84:	4602      	mov	r2, r0
 801cf86:	460b      	mov	r3, r1
 801cf88:	4650      	mov	r0, sl
 801cf8a:	4659      	mov	r1, fp
 801cf8c:	f7e3 f99e 	bl	80002cc <__adddf3>
 801cf90:	4682      	mov	sl, r0
 801cf92:	468b      	mov	fp, r1
 801cf94:	2d0f      	cmp	r5, #15
 801cf96:	dc38      	bgt.n	801d00a <_strtod_l+0x45a>
 801cf98:	9b08      	ldr	r3, [sp, #32]
 801cf9a:	2b00      	cmp	r3, #0
 801cf9c:	f43f ae4a 	beq.w	801cc34 <_strtod_l+0x84>
 801cfa0:	dd24      	ble.n	801cfec <_strtod_l+0x43c>
 801cfa2:	2b16      	cmp	r3, #22
 801cfa4:	dc0b      	bgt.n	801cfbe <_strtod_l+0x40e>
 801cfa6:	4d6b      	ldr	r5, [pc, #428]	; (801d154 <_strtod_l+0x5a4>)
 801cfa8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 801cfac:	e9d5 0100 	ldrd	r0, r1, [r5]
 801cfb0:	4652      	mov	r2, sl
 801cfb2:	465b      	mov	r3, fp
 801cfb4:	f7e3 fb40 	bl	8000638 <__aeabi_dmul>
 801cfb8:	4682      	mov	sl, r0
 801cfba:	468b      	mov	fp, r1
 801cfbc:	e63a      	b.n	801cc34 <_strtod_l+0x84>
 801cfbe:	9a08      	ldr	r2, [sp, #32]
 801cfc0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801cfc4:	4293      	cmp	r3, r2
 801cfc6:	db20      	blt.n	801d00a <_strtod_l+0x45a>
 801cfc8:	4c62      	ldr	r4, [pc, #392]	; (801d154 <_strtod_l+0x5a4>)
 801cfca:	f1c5 050f 	rsb	r5, r5, #15
 801cfce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801cfd2:	4652      	mov	r2, sl
 801cfd4:	465b      	mov	r3, fp
 801cfd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801cfda:	f7e3 fb2d 	bl	8000638 <__aeabi_dmul>
 801cfde:	9b08      	ldr	r3, [sp, #32]
 801cfe0:	1b5d      	subs	r5, r3, r5
 801cfe2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801cfe6:	e9d4 2300 	ldrd	r2, r3, [r4]
 801cfea:	e7e3      	b.n	801cfb4 <_strtod_l+0x404>
 801cfec:	9b08      	ldr	r3, [sp, #32]
 801cfee:	3316      	adds	r3, #22
 801cff0:	db0b      	blt.n	801d00a <_strtod_l+0x45a>
 801cff2:	9b07      	ldr	r3, [sp, #28]
 801cff4:	4a57      	ldr	r2, [pc, #348]	; (801d154 <_strtod_l+0x5a4>)
 801cff6:	1b9e      	subs	r6, r3, r6
 801cff8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 801cffc:	e9d6 2300 	ldrd	r2, r3, [r6]
 801d000:	4650      	mov	r0, sl
 801d002:	4659      	mov	r1, fp
 801d004:	f7e3 fc42 	bl	800088c <__aeabi_ddiv>
 801d008:	e7d6      	b.n	801cfb8 <_strtod_l+0x408>
 801d00a:	9b08      	ldr	r3, [sp, #32]
 801d00c:	eba5 0808 	sub.w	r8, r5, r8
 801d010:	4498      	add	r8, r3
 801d012:	f1b8 0f00 	cmp.w	r8, #0
 801d016:	dd71      	ble.n	801d0fc <_strtod_l+0x54c>
 801d018:	f018 030f 	ands.w	r3, r8, #15
 801d01c:	d00a      	beq.n	801d034 <_strtod_l+0x484>
 801d01e:	494d      	ldr	r1, [pc, #308]	; (801d154 <_strtod_l+0x5a4>)
 801d020:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801d024:	4652      	mov	r2, sl
 801d026:	465b      	mov	r3, fp
 801d028:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d02c:	f7e3 fb04 	bl	8000638 <__aeabi_dmul>
 801d030:	4682      	mov	sl, r0
 801d032:	468b      	mov	fp, r1
 801d034:	f038 080f 	bics.w	r8, r8, #15
 801d038:	d04d      	beq.n	801d0d6 <_strtod_l+0x526>
 801d03a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801d03e:	dd22      	ble.n	801d086 <_strtod_l+0x4d6>
 801d040:	2500      	movs	r5, #0
 801d042:	462e      	mov	r6, r5
 801d044:	9509      	str	r5, [sp, #36]	; 0x24
 801d046:	9507      	str	r5, [sp, #28]
 801d048:	2322      	movs	r3, #34	; 0x22
 801d04a:	f8df b110 	ldr.w	fp, [pc, #272]	; 801d15c <_strtod_l+0x5ac>
 801d04e:	6023      	str	r3, [r4, #0]
 801d050:	f04f 0a00 	mov.w	sl, #0
 801d054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d056:	2b00      	cmp	r3, #0
 801d058:	f43f adec 	beq.w	801cc34 <_strtod_l+0x84>
 801d05c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d05e:	4620      	mov	r0, r4
 801d060:	f002 fcdc 	bl	801fa1c <_Bfree>
 801d064:	9907      	ldr	r1, [sp, #28]
 801d066:	4620      	mov	r0, r4
 801d068:	f002 fcd8 	bl	801fa1c <_Bfree>
 801d06c:	4631      	mov	r1, r6
 801d06e:	4620      	mov	r0, r4
 801d070:	f002 fcd4 	bl	801fa1c <_Bfree>
 801d074:	9909      	ldr	r1, [sp, #36]	; 0x24
 801d076:	4620      	mov	r0, r4
 801d078:	f002 fcd0 	bl	801fa1c <_Bfree>
 801d07c:	4629      	mov	r1, r5
 801d07e:	4620      	mov	r0, r4
 801d080:	f002 fccc 	bl	801fa1c <_Bfree>
 801d084:	e5d6      	b.n	801cc34 <_strtod_l+0x84>
 801d086:	2300      	movs	r3, #0
 801d088:	ea4f 1828 	mov.w	r8, r8, asr #4
 801d08c:	4650      	mov	r0, sl
 801d08e:	4659      	mov	r1, fp
 801d090:	4699      	mov	r9, r3
 801d092:	f1b8 0f01 	cmp.w	r8, #1
 801d096:	dc21      	bgt.n	801d0dc <_strtod_l+0x52c>
 801d098:	b10b      	cbz	r3, 801d09e <_strtod_l+0x4ee>
 801d09a:	4682      	mov	sl, r0
 801d09c:	468b      	mov	fp, r1
 801d09e:	4b2e      	ldr	r3, [pc, #184]	; (801d158 <_strtod_l+0x5a8>)
 801d0a0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801d0a4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 801d0a8:	4652      	mov	r2, sl
 801d0aa:	465b      	mov	r3, fp
 801d0ac:	e9d9 0100 	ldrd	r0, r1, [r9]
 801d0b0:	f7e3 fac2 	bl	8000638 <__aeabi_dmul>
 801d0b4:	4b29      	ldr	r3, [pc, #164]	; (801d15c <_strtod_l+0x5ac>)
 801d0b6:	460a      	mov	r2, r1
 801d0b8:	400b      	ands	r3, r1
 801d0ba:	4929      	ldr	r1, [pc, #164]	; (801d160 <_strtod_l+0x5b0>)
 801d0bc:	428b      	cmp	r3, r1
 801d0be:	4682      	mov	sl, r0
 801d0c0:	d8be      	bhi.n	801d040 <_strtod_l+0x490>
 801d0c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801d0c6:	428b      	cmp	r3, r1
 801d0c8:	bf86      	itte	hi
 801d0ca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 801d164 <_strtod_l+0x5b4>
 801d0ce:	f04f 3aff 	movhi.w	sl, #4294967295
 801d0d2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801d0d6:	2300      	movs	r3, #0
 801d0d8:	9304      	str	r3, [sp, #16]
 801d0da:	e081      	b.n	801d1e0 <_strtod_l+0x630>
 801d0dc:	f018 0f01 	tst.w	r8, #1
 801d0e0:	d007      	beq.n	801d0f2 <_strtod_l+0x542>
 801d0e2:	4b1d      	ldr	r3, [pc, #116]	; (801d158 <_strtod_l+0x5a8>)
 801d0e4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801d0e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0ec:	f7e3 faa4 	bl	8000638 <__aeabi_dmul>
 801d0f0:	2301      	movs	r3, #1
 801d0f2:	f109 0901 	add.w	r9, r9, #1
 801d0f6:	ea4f 0868 	mov.w	r8, r8, asr #1
 801d0fa:	e7ca      	b.n	801d092 <_strtod_l+0x4e2>
 801d0fc:	d0eb      	beq.n	801d0d6 <_strtod_l+0x526>
 801d0fe:	f1c8 0800 	rsb	r8, r8, #0
 801d102:	f018 020f 	ands.w	r2, r8, #15
 801d106:	d00a      	beq.n	801d11e <_strtod_l+0x56e>
 801d108:	4b12      	ldr	r3, [pc, #72]	; (801d154 <_strtod_l+0x5a4>)
 801d10a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d10e:	4650      	mov	r0, sl
 801d110:	4659      	mov	r1, fp
 801d112:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d116:	f7e3 fbb9 	bl	800088c <__aeabi_ddiv>
 801d11a:	4682      	mov	sl, r0
 801d11c:	468b      	mov	fp, r1
 801d11e:	ea5f 1828 	movs.w	r8, r8, asr #4
 801d122:	d0d8      	beq.n	801d0d6 <_strtod_l+0x526>
 801d124:	f1b8 0f1f 	cmp.w	r8, #31
 801d128:	dd1e      	ble.n	801d168 <_strtod_l+0x5b8>
 801d12a:	2500      	movs	r5, #0
 801d12c:	462e      	mov	r6, r5
 801d12e:	9509      	str	r5, [sp, #36]	; 0x24
 801d130:	9507      	str	r5, [sp, #28]
 801d132:	2322      	movs	r3, #34	; 0x22
 801d134:	f04f 0a00 	mov.w	sl, #0
 801d138:	f04f 0b00 	mov.w	fp, #0
 801d13c:	6023      	str	r3, [r4, #0]
 801d13e:	e789      	b.n	801d054 <_strtod_l+0x4a4>
 801d140:	0802317d 	.word	0x0802317d
 801d144:	080231bc 	.word	0x080231bc
 801d148:	08023175 	.word	0x08023175
 801d14c:	08023273 	.word	0x08023273
 801d150:	0802326f 	.word	0x0802326f
 801d154:	080233f8 	.word	0x080233f8
 801d158:	080233d0 	.word	0x080233d0
 801d15c:	7ff00000 	.word	0x7ff00000
 801d160:	7ca00000 	.word	0x7ca00000
 801d164:	7fefffff 	.word	0x7fefffff
 801d168:	f018 0310 	ands.w	r3, r8, #16
 801d16c:	bf18      	it	ne
 801d16e:	236a      	movne	r3, #106	; 0x6a
 801d170:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 801d528 <_strtod_l+0x978>
 801d174:	9304      	str	r3, [sp, #16]
 801d176:	4650      	mov	r0, sl
 801d178:	4659      	mov	r1, fp
 801d17a:	2300      	movs	r3, #0
 801d17c:	f018 0f01 	tst.w	r8, #1
 801d180:	d004      	beq.n	801d18c <_strtod_l+0x5dc>
 801d182:	e9d9 2300 	ldrd	r2, r3, [r9]
 801d186:	f7e3 fa57 	bl	8000638 <__aeabi_dmul>
 801d18a:	2301      	movs	r3, #1
 801d18c:	ea5f 0868 	movs.w	r8, r8, asr #1
 801d190:	f109 0908 	add.w	r9, r9, #8
 801d194:	d1f2      	bne.n	801d17c <_strtod_l+0x5cc>
 801d196:	b10b      	cbz	r3, 801d19c <_strtod_l+0x5ec>
 801d198:	4682      	mov	sl, r0
 801d19a:	468b      	mov	fp, r1
 801d19c:	9b04      	ldr	r3, [sp, #16]
 801d19e:	b1bb      	cbz	r3, 801d1d0 <_strtod_l+0x620>
 801d1a0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801d1a4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801d1a8:	2b00      	cmp	r3, #0
 801d1aa:	4659      	mov	r1, fp
 801d1ac:	dd10      	ble.n	801d1d0 <_strtod_l+0x620>
 801d1ae:	2b1f      	cmp	r3, #31
 801d1b0:	f340 8128 	ble.w	801d404 <_strtod_l+0x854>
 801d1b4:	2b34      	cmp	r3, #52	; 0x34
 801d1b6:	bfde      	ittt	le
 801d1b8:	3b20      	suble	r3, #32
 801d1ba:	f04f 32ff 	movle.w	r2, #4294967295
 801d1be:	fa02 f303 	lslle.w	r3, r2, r3
 801d1c2:	f04f 0a00 	mov.w	sl, #0
 801d1c6:	bfcc      	ite	gt
 801d1c8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 801d1cc:	ea03 0b01 	andle.w	fp, r3, r1
 801d1d0:	2200      	movs	r2, #0
 801d1d2:	2300      	movs	r3, #0
 801d1d4:	4650      	mov	r0, sl
 801d1d6:	4659      	mov	r1, fp
 801d1d8:	f7e3 fc96 	bl	8000b08 <__aeabi_dcmpeq>
 801d1dc:	2800      	cmp	r0, #0
 801d1de:	d1a4      	bne.n	801d12a <_strtod_l+0x57a>
 801d1e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d1e2:	9300      	str	r3, [sp, #0]
 801d1e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 801d1e6:	462b      	mov	r3, r5
 801d1e8:	463a      	mov	r2, r7
 801d1ea:	4620      	mov	r0, r4
 801d1ec:	f002 fc82 	bl	801faf4 <__s2b>
 801d1f0:	9009      	str	r0, [sp, #36]	; 0x24
 801d1f2:	2800      	cmp	r0, #0
 801d1f4:	f43f af24 	beq.w	801d040 <_strtod_l+0x490>
 801d1f8:	9b07      	ldr	r3, [sp, #28]
 801d1fa:	1b9e      	subs	r6, r3, r6
 801d1fc:	9b08      	ldr	r3, [sp, #32]
 801d1fe:	2b00      	cmp	r3, #0
 801d200:	bfb4      	ite	lt
 801d202:	4633      	movlt	r3, r6
 801d204:	2300      	movge	r3, #0
 801d206:	9310      	str	r3, [sp, #64]	; 0x40
 801d208:	9b08      	ldr	r3, [sp, #32]
 801d20a:	2500      	movs	r5, #0
 801d20c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801d210:	9318      	str	r3, [sp, #96]	; 0x60
 801d212:	462e      	mov	r6, r5
 801d214:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d216:	4620      	mov	r0, r4
 801d218:	6859      	ldr	r1, [r3, #4]
 801d21a:	f002 fbbf 	bl	801f99c <_Balloc>
 801d21e:	9007      	str	r0, [sp, #28]
 801d220:	2800      	cmp	r0, #0
 801d222:	f43f af11 	beq.w	801d048 <_strtod_l+0x498>
 801d226:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801d228:	691a      	ldr	r2, [r3, #16]
 801d22a:	3202      	adds	r2, #2
 801d22c:	f103 010c 	add.w	r1, r3, #12
 801d230:	0092      	lsls	r2, r2, #2
 801d232:	300c      	adds	r0, #12
 801d234:	f7fe f8d0 	bl	801b3d8 <memcpy>
 801d238:	ec4b ab10 	vmov	d0, sl, fp
 801d23c:	aa20      	add	r2, sp, #128	; 0x80
 801d23e:	a91f      	add	r1, sp, #124	; 0x7c
 801d240:	4620      	mov	r0, r4
 801d242:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 801d246:	f002 ff91 	bl	802016c <__d2b>
 801d24a:	901e      	str	r0, [sp, #120]	; 0x78
 801d24c:	2800      	cmp	r0, #0
 801d24e:	f43f aefb 	beq.w	801d048 <_strtod_l+0x498>
 801d252:	2101      	movs	r1, #1
 801d254:	4620      	mov	r0, r4
 801d256:	f002 fce7 	bl	801fc28 <__i2b>
 801d25a:	4606      	mov	r6, r0
 801d25c:	2800      	cmp	r0, #0
 801d25e:	f43f aef3 	beq.w	801d048 <_strtod_l+0x498>
 801d262:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801d264:	9904      	ldr	r1, [sp, #16]
 801d266:	2b00      	cmp	r3, #0
 801d268:	bfab      	itete	ge
 801d26a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801d26c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801d26e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 801d270:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 801d274:	bfac      	ite	ge
 801d276:	eb03 0902 	addge.w	r9, r3, r2
 801d27a:	1ad7      	sublt	r7, r2, r3
 801d27c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801d27e:	eba3 0801 	sub.w	r8, r3, r1
 801d282:	4490      	add	r8, r2
 801d284:	4ba3      	ldr	r3, [pc, #652]	; (801d514 <_strtod_l+0x964>)
 801d286:	f108 38ff 	add.w	r8, r8, #4294967295
 801d28a:	4598      	cmp	r8, r3
 801d28c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801d290:	f280 80cc 	bge.w	801d42c <_strtod_l+0x87c>
 801d294:	eba3 0308 	sub.w	r3, r3, r8
 801d298:	2b1f      	cmp	r3, #31
 801d29a:	eba2 0203 	sub.w	r2, r2, r3
 801d29e:	f04f 0101 	mov.w	r1, #1
 801d2a2:	f300 80b6 	bgt.w	801d412 <_strtod_l+0x862>
 801d2a6:	fa01 f303 	lsl.w	r3, r1, r3
 801d2aa:	9311      	str	r3, [sp, #68]	; 0x44
 801d2ac:	2300      	movs	r3, #0
 801d2ae:	930c      	str	r3, [sp, #48]	; 0x30
 801d2b0:	eb09 0802 	add.w	r8, r9, r2
 801d2b4:	9b04      	ldr	r3, [sp, #16]
 801d2b6:	45c1      	cmp	r9, r8
 801d2b8:	4417      	add	r7, r2
 801d2ba:	441f      	add	r7, r3
 801d2bc:	464b      	mov	r3, r9
 801d2be:	bfa8      	it	ge
 801d2c0:	4643      	movge	r3, r8
 801d2c2:	42bb      	cmp	r3, r7
 801d2c4:	bfa8      	it	ge
 801d2c6:	463b      	movge	r3, r7
 801d2c8:	2b00      	cmp	r3, #0
 801d2ca:	bfc2      	ittt	gt
 801d2cc:	eba8 0803 	subgt.w	r8, r8, r3
 801d2d0:	1aff      	subgt	r7, r7, r3
 801d2d2:	eba9 0903 	subgt.w	r9, r9, r3
 801d2d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801d2d8:	2b00      	cmp	r3, #0
 801d2da:	dd17      	ble.n	801d30c <_strtod_l+0x75c>
 801d2dc:	4631      	mov	r1, r6
 801d2de:	461a      	mov	r2, r3
 801d2e0:	4620      	mov	r0, r4
 801d2e2:	f002 fd5d 	bl	801fda0 <__pow5mult>
 801d2e6:	4606      	mov	r6, r0
 801d2e8:	2800      	cmp	r0, #0
 801d2ea:	f43f aead 	beq.w	801d048 <_strtod_l+0x498>
 801d2ee:	4601      	mov	r1, r0
 801d2f0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801d2f2:	4620      	mov	r0, r4
 801d2f4:	f002 fcae 	bl	801fc54 <__multiply>
 801d2f8:	900f      	str	r0, [sp, #60]	; 0x3c
 801d2fa:	2800      	cmp	r0, #0
 801d2fc:	f43f aea4 	beq.w	801d048 <_strtod_l+0x498>
 801d300:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d302:	4620      	mov	r0, r4
 801d304:	f002 fb8a 	bl	801fa1c <_Bfree>
 801d308:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d30a:	931e      	str	r3, [sp, #120]	; 0x78
 801d30c:	f1b8 0f00 	cmp.w	r8, #0
 801d310:	f300 8091 	bgt.w	801d436 <_strtod_l+0x886>
 801d314:	9b08      	ldr	r3, [sp, #32]
 801d316:	2b00      	cmp	r3, #0
 801d318:	dd08      	ble.n	801d32c <_strtod_l+0x77c>
 801d31a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801d31c:	9907      	ldr	r1, [sp, #28]
 801d31e:	4620      	mov	r0, r4
 801d320:	f002 fd3e 	bl	801fda0 <__pow5mult>
 801d324:	9007      	str	r0, [sp, #28]
 801d326:	2800      	cmp	r0, #0
 801d328:	f43f ae8e 	beq.w	801d048 <_strtod_l+0x498>
 801d32c:	2f00      	cmp	r7, #0
 801d32e:	dd08      	ble.n	801d342 <_strtod_l+0x792>
 801d330:	9907      	ldr	r1, [sp, #28]
 801d332:	463a      	mov	r2, r7
 801d334:	4620      	mov	r0, r4
 801d336:	f002 fd8d 	bl	801fe54 <__lshift>
 801d33a:	9007      	str	r0, [sp, #28]
 801d33c:	2800      	cmp	r0, #0
 801d33e:	f43f ae83 	beq.w	801d048 <_strtod_l+0x498>
 801d342:	f1b9 0f00 	cmp.w	r9, #0
 801d346:	dd08      	ble.n	801d35a <_strtod_l+0x7aa>
 801d348:	4631      	mov	r1, r6
 801d34a:	464a      	mov	r2, r9
 801d34c:	4620      	mov	r0, r4
 801d34e:	f002 fd81 	bl	801fe54 <__lshift>
 801d352:	4606      	mov	r6, r0
 801d354:	2800      	cmp	r0, #0
 801d356:	f43f ae77 	beq.w	801d048 <_strtod_l+0x498>
 801d35a:	9a07      	ldr	r2, [sp, #28]
 801d35c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d35e:	4620      	mov	r0, r4
 801d360:	f002 fe00 	bl	801ff64 <__mdiff>
 801d364:	4605      	mov	r5, r0
 801d366:	2800      	cmp	r0, #0
 801d368:	f43f ae6e 	beq.w	801d048 <_strtod_l+0x498>
 801d36c:	68c3      	ldr	r3, [r0, #12]
 801d36e:	930f      	str	r3, [sp, #60]	; 0x3c
 801d370:	2300      	movs	r3, #0
 801d372:	60c3      	str	r3, [r0, #12]
 801d374:	4631      	mov	r1, r6
 801d376:	f002 fdd9 	bl	801ff2c <__mcmp>
 801d37a:	2800      	cmp	r0, #0
 801d37c:	da65      	bge.n	801d44a <_strtod_l+0x89a>
 801d37e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d380:	ea53 030a 	orrs.w	r3, r3, sl
 801d384:	f040 8087 	bne.w	801d496 <_strtod_l+0x8e6>
 801d388:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d38c:	2b00      	cmp	r3, #0
 801d38e:	f040 8082 	bne.w	801d496 <_strtod_l+0x8e6>
 801d392:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801d396:	0d1b      	lsrs	r3, r3, #20
 801d398:	051b      	lsls	r3, r3, #20
 801d39a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801d39e:	d97a      	bls.n	801d496 <_strtod_l+0x8e6>
 801d3a0:	696b      	ldr	r3, [r5, #20]
 801d3a2:	b913      	cbnz	r3, 801d3aa <_strtod_l+0x7fa>
 801d3a4:	692b      	ldr	r3, [r5, #16]
 801d3a6:	2b01      	cmp	r3, #1
 801d3a8:	dd75      	ble.n	801d496 <_strtod_l+0x8e6>
 801d3aa:	4629      	mov	r1, r5
 801d3ac:	2201      	movs	r2, #1
 801d3ae:	4620      	mov	r0, r4
 801d3b0:	f002 fd50 	bl	801fe54 <__lshift>
 801d3b4:	4631      	mov	r1, r6
 801d3b6:	4605      	mov	r5, r0
 801d3b8:	f002 fdb8 	bl	801ff2c <__mcmp>
 801d3bc:	2800      	cmp	r0, #0
 801d3be:	dd6a      	ble.n	801d496 <_strtod_l+0x8e6>
 801d3c0:	9904      	ldr	r1, [sp, #16]
 801d3c2:	4a55      	ldr	r2, [pc, #340]	; (801d518 <_strtod_l+0x968>)
 801d3c4:	465b      	mov	r3, fp
 801d3c6:	2900      	cmp	r1, #0
 801d3c8:	f000 8085 	beq.w	801d4d6 <_strtod_l+0x926>
 801d3cc:	ea02 010b 	and.w	r1, r2, fp
 801d3d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801d3d4:	dc7f      	bgt.n	801d4d6 <_strtod_l+0x926>
 801d3d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 801d3da:	f77f aeaa 	ble.w	801d132 <_strtod_l+0x582>
 801d3de:	4a4f      	ldr	r2, [pc, #316]	; (801d51c <_strtod_l+0x96c>)
 801d3e0:	2300      	movs	r3, #0
 801d3e2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801d3e6:	4650      	mov	r0, sl
 801d3e8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 801d3ec:	4659      	mov	r1, fp
 801d3ee:	f7e3 f923 	bl	8000638 <__aeabi_dmul>
 801d3f2:	460b      	mov	r3, r1
 801d3f4:	4303      	orrs	r3, r0
 801d3f6:	bf08      	it	eq
 801d3f8:	2322      	moveq	r3, #34	; 0x22
 801d3fa:	4682      	mov	sl, r0
 801d3fc:	468b      	mov	fp, r1
 801d3fe:	bf08      	it	eq
 801d400:	6023      	streq	r3, [r4, #0]
 801d402:	e62b      	b.n	801d05c <_strtod_l+0x4ac>
 801d404:	f04f 32ff 	mov.w	r2, #4294967295
 801d408:	fa02 f303 	lsl.w	r3, r2, r3
 801d40c:	ea03 0a0a 	and.w	sl, r3, sl
 801d410:	e6de      	b.n	801d1d0 <_strtod_l+0x620>
 801d412:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801d416:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801d41a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801d41e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801d422:	fa01 f308 	lsl.w	r3, r1, r8
 801d426:	930c      	str	r3, [sp, #48]	; 0x30
 801d428:	9111      	str	r1, [sp, #68]	; 0x44
 801d42a:	e741      	b.n	801d2b0 <_strtod_l+0x700>
 801d42c:	2300      	movs	r3, #0
 801d42e:	930c      	str	r3, [sp, #48]	; 0x30
 801d430:	2301      	movs	r3, #1
 801d432:	9311      	str	r3, [sp, #68]	; 0x44
 801d434:	e73c      	b.n	801d2b0 <_strtod_l+0x700>
 801d436:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d438:	4642      	mov	r2, r8
 801d43a:	4620      	mov	r0, r4
 801d43c:	f002 fd0a 	bl	801fe54 <__lshift>
 801d440:	901e      	str	r0, [sp, #120]	; 0x78
 801d442:	2800      	cmp	r0, #0
 801d444:	f47f af66 	bne.w	801d314 <_strtod_l+0x764>
 801d448:	e5fe      	b.n	801d048 <_strtod_l+0x498>
 801d44a:	465f      	mov	r7, fp
 801d44c:	d16e      	bne.n	801d52c <_strtod_l+0x97c>
 801d44e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801d450:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d454:	b342      	cbz	r2, 801d4a8 <_strtod_l+0x8f8>
 801d456:	4a32      	ldr	r2, [pc, #200]	; (801d520 <_strtod_l+0x970>)
 801d458:	4293      	cmp	r3, r2
 801d45a:	d128      	bne.n	801d4ae <_strtod_l+0x8fe>
 801d45c:	9b04      	ldr	r3, [sp, #16]
 801d45e:	4650      	mov	r0, sl
 801d460:	b1eb      	cbz	r3, 801d49e <_strtod_l+0x8ee>
 801d462:	4a2d      	ldr	r2, [pc, #180]	; (801d518 <_strtod_l+0x968>)
 801d464:	403a      	ands	r2, r7
 801d466:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801d46a:	f04f 31ff 	mov.w	r1, #4294967295
 801d46e:	d819      	bhi.n	801d4a4 <_strtod_l+0x8f4>
 801d470:	0d12      	lsrs	r2, r2, #20
 801d472:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801d476:	fa01 f303 	lsl.w	r3, r1, r3
 801d47a:	4298      	cmp	r0, r3
 801d47c:	d117      	bne.n	801d4ae <_strtod_l+0x8fe>
 801d47e:	4b29      	ldr	r3, [pc, #164]	; (801d524 <_strtod_l+0x974>)
 801d480:	429f      	cmp	r7, r3
 801d482:	d102      	bne.n	801d48a <_strtod_l+0x8da>
 801d484:	3001      	adds	r0, #1
 801d486:	f43f addf 	beq.w	801d048 <_strtod_l+0x498>
 801d48a:	4b23      	ldr	r3, [pc, #140]	; (801d518 <_strtod_l+0x968>)
 801d48c:	403b      	ands	r3, r7
 801d48e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 801d492:	f04f 0a00 	mov.w	sl, #0
 801d496:	9b04      	ldr	r3, [sp, #16]
 801d498:	2b00      	cmp	r3, #0
 801d49a:	d1a0      	bne.n	801d3de <_strtod_l+0x82e>
 801d49c:	e5de      	b.n	801d05c <_strtod_l+0x4ac>
 801d49e:	f04f 33ff 	mov.w	r3, #4294967295
 801d4a2:	e7ea      	b.n	801d47a <_strtod_l+0x8ca>
 801d4a4:	460b      	mov	r3, r1
 801d4a6:	e7e8      	b.n	801d47a <_strtod_l+0x8ca>
 801d4a8:	ea53 030a 	orrs.w	r3, r3, sl
 801d4ac:	d088      	beq.n	801d3c0 <_strtod_l+0x810>
 801d4ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801d4b0:	b1db      	cbz	r3, 801d4ea <_strtod_l+0x93a>
 801d4b2:	423b      	tst	r3, r7
 801d4b4:	d0ef      	beq.n	801d496 <_strtod_l+0x8e6>
 801d4b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d4b8:	9a04      	ldr	r2, [sp, #16]
 801d4ba:	4650      	mov	r0, sl
 801d4bc:	4659      	mov	r1, fp
 801d4be:	b1c3      	cbz	r3, 801d4f2 <_strtod_l+0x942>
 801d4c0:	f7ff fb59 	bl	801cb76 <sulp>
 801d4c4:	4602      	mov	r2, r0
 801d4c6:	460b      	mov	r3, r1
 801d4c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d4cc:	f7e2 fefe 	bl	80002cc <__adddf3>
 801d4d0:	4682      	mov	sl, r0
 801d4d2:	468b      	mov	fp, r1
 801d4d4:	e7df      	b.n	801d496 <_strtod_l+0x8e6>
 801d4d6:	4013      	ands	r3, r2
 801d4d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 801d4dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801d4e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801d4e4:	f04f 3aff 	mov.w	sl, #4294967295
 801d4e8:	e7d5      	b.n	801d496 <_strtod_l+0x8e6>
 801d4ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d4ec:	ea13 0f0a 	tst.w	r3, sl
 801d4f0:	e7e0      	b.n	801d4b4 <_strtod_l+0x904>
 801d4f2:	f7ff fb40 	bl	801cb76 <sulp>
 801d4f6:	4602      	mov	r2, r0
 801d4f8:	460b      	mov	r3, r1
 801d4fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801d4fe:	f7e2 fee3 	bl	80002c8 <__aeabi_dsub>
 801d502:	2200      	movs	r2, #0
 801d504:	2300      	movs	r3, #0
 801d506:	4682      	mov	sl, r0
 801d508:	468b      	mov	fp, r1
 801d50a:	f7e3 fafd 	bl	8000b08 <__aeabi_dcmpeq>
 801d50e:	2800      	cmp	r0, #0
 801d510:	d0c1      	beq.n	801d496 <_strtod_l+0x8e6>
 801d512:	e60e      	b.n	801d132 <_strtod_l+0x582>
 801d514:	fffffc02 	.word	0xfffffc02
 801d518:	7ff00000 	.word	0x7ff00000
 801d51c:	39500000 	.word	0x39500000
 801d520:	000fffff 	.word	0x000fffff
 801d524:	7fefffff 	.word	0x7fefffff
 801d528:	080231d0 	.word	0x080231d0
 801d52c:	4631      	mov	r1, r6
 801d52e:	4628      	mov	r0, r5
 801d530:	f002 fe78 	bl	8020224 <__ratio>
 801d534:	ec59 8b10 	vmov	r8, r9, d0
 801d538:	ee10 0a10 	vmov	r0, s0
 801d53c:	2200      	movs	r2, #0
 801d53e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801d542:	4649      	mov	r1, r9
 801d544:	f7e3 faf4 	bl	8000b30 <__aeabi_dcmple>
 801d548:	2800      	cmp	r0, #0
 801d54a:	d07c      	beq.n	801d646 <_strtod_l+0xa96>
 801d54c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d54e:	2b00      	cmp	r3, #0
 801d550:	d04c      	beq.n	801d5ec <_strtod_l+0xa3c>
 801d552:	4b95      	ldr	r3, [pc, #596]	; (801d7a8 <_strtod_l+0xbf8>)
 801d554:	2200      	movs	r2, #0
 801d556:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d55a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 801d7a8 <_strtod_l+0xbf8>
 801d55e:	f04f 0800 	mov.w	r8, #0
 801d562:	4b92      	ldr	r3, [pc, #584]	; (801d7ac <_strtod_l+0xbfc>)
 801d564:	403b      	ands	r3, r7
 801d566:	9311      	str	r3, [sp, #68]	; 0x44
 801d568:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d56a:	4b91      	ldr	r3, [pc, #580]	; (801d7b0 <_strtod_l+0xc00>)
 801d56c:	429a      	cmp	r2, r3
 801d56e:	f040 80b2 	bne.w	801d6d6 <_strtod_l+0xb26>
 801d572:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801d576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d57a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801d57e:	ec4b ab10 	vmov	d0, sl, fp
 801d582:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 801d586:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801d58a:	f002 fd73 	bl	8020074 <__ulp>
 801d58e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d592:	ec53 2b10 	vmov	r2, r3, d0
 801d596:	f7e3 f84f 	bl	8000638 <__aeabi_dmul>
 801d59a:	4652      	mov	r2, sl
 801d59c:	465b      	mov	r3, fp
 801d59e:	f7e2 fe95 	bl	80002cc <__adddf3>
 801d5a2:	460b      	mov	r3, r1
 801d5a4:	4981      	ldr	r1, [pc, #516]	; (801d7ac <_strtod_l+0xbfc>)
 801d5a6:	4a83      	ldr	r2, [pc, #524]	; (801d7b4 <_strtod_l+0xc04>)
 801d5a8:	4019      	ands	r1, r3
 801d5aa:	4291      	cmp	r1, r2
 801d5ac:	4682      	mov	sl, r0
 801d5ae:	d95e      	bls.n	801d66e <_strtod_l+0xabe>
 801d5b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801d5b2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801d5b6:	4293      	cmp	r3, r2
 801d5b8:	d103      	bne.n	801d5c2 <_strtod_l+0xa12>
 801d5ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801d5bc:	3301      	adds	r3, #1
 801d5be:	f43f ad43 	beq.w	801d048 <_strtod_l+0x498>
 801d5c2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 801d7c0 <_strtod_l+0xc10>
 801d5c6:	f04f 3aff 	mov.w	sl, #4294967295
 801d5ca:	991e      	ldr	r1, [sp, #120]	; 0x78
 801d5cc:	4620      	mov	r0, r4
 801d5ce:	f002 fa25 	bl	801fa1c <_Bfree>
 801d5d2:	9907      	ldr	r1, [sp, #28]
 801d5d4:	4620      	mov	r0, r4
 801d5d6:	f002 fa21 	bl	801fa1c <_Bfree>
 801d5da:	4631      	mov	r1, r6
 801d5dc:	4620      	mov	r0, r4
 801d5de:	f002 fa1d 	bl	801fa1c <_Bfree>
 801d5e2:	4629      	mov	r1, r5
 801d5e4:	4620      	mov	r0, r4
 801d5e6:	f002 fa19 	bl	801fa1c <_Bfree>
 801d5ea:	e613      	b.n	801d214 <_strtod_l+0x664>
 801d5ec:	f1ba 0f00 	cmp.w	sl, #0
 801d5f0:	d11b      	bne.n	801d62a <_strtod_l+0xa7a>
 801d5f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d5f6:	b9f3      	cbnz	r3, 801d636 <_strtod_l+0xa86>
 801d5f8:	4b6b      	ldr	r3, [pc, #428]	; (801d7a8 <_strtod_l+0xbf8>)
 801d5fa:	2200      	movs	r2, #0
 801d5fc:	4640      	mov	r0, r8
 801d5fe:	4649      	mov	r1, r9
 801d600:	f7e3 fa8c 	bl	8000b1c <__aeabi_dcmplt>
 801d604:	b9d0      	cbnz	r0, 801d63c <_strtod_l+0xa8c>
 801d606:	4640      	mov	r0, r8
 801d608:	4649      	mov	r1, r9
 801d60a:	4b6b      	ldr	r3, [pc, #428]	; (801d7b8 <_strtod_l+0xc08>)
 801d60c:	2200      	movs	r2, #0
 801d60e:	f7e3 f813 	bl	8000638 <__aeabi_dmul>
 801d612:	4680      	mov	r8, r0
 801d614:	4689      	mov	r9, r1
 801d616:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801d61a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801d61e:	931b      	str	r3, [sp, #108]	; 0x6c
 801d620:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801d624:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d628:	e79b      	b.n	801d562 <_strtod_l+0x9b2>
 801d62a:	f1ba 0f01 	cmp.w	sl, #1
 801d62e:	d102      	bne.n	801d636 <_strtod_l+0xa86>
 801d630:	2f00      	cmp	r7, #0
 801d632:	f43f ad7e 	beq.w	801d132 <_strtod_l+0x582>
 801d636:	4b61      	ldr	r3, [pc, #388]	; (801d7bc <_strtod_l+0xc0c>)
 801d638:	2200      	movs	r2, #0
 801d63a:	e78c      	b.n	801d556 <_strtod_l+0x9a6>
 801d63c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 801d7b8 <_strtod_l+0xc08>
 801d640:	f04f 0800 	mov.w	r8, #0
 801d644:	e7e7      	b.n	801d616 <_strtod_l+0xa66>
 801d646:	4b5c      	ldr	r3, [pc, #368]	; (801d7b8 <_strtod_l+0xc08>)
 801d648:	4640      	mov	r0, r8
 801d64a:	4649      	mov	r1, r9
 801d64c:	2200      	movs	r2, #0
 801d64e:	f7e2 fff3 	bl	8000638 <__aeabi_dmul>
 801d652:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d654:	4680      	mov	r8, r0
 801d656:	4689      	mov	r9, r1
 801d658:	b933      	cbnz	r3, 801d668 <_strtod_l+0xab8>
 801d65a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d65e:	9012      	str	r0, [sp, #72]	; 0x48
 801d660:	9313      	str	r3, [sp, #76]	; 0x4c
 801d662:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801d666:	e7dd      	b.n	801d624 <_strtod_l+0xa74>
 801d668:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801d66c:	e7f9      	b.n	801d662 <_strtod_l+0xab2>
 801d66e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801d672:	9b04      	ldr	r3, [sp, #16]
 801d674:	2b00      	cmp	r3, #0
 801d676:	d1a8      	bne.n	801d5ca <_strtod_l+0xa1a>
 801d678:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801d67c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d67e:	0d1b      	lsrs	r3, r3, #20
 801d680:	051b      	lsls	r3, r3, #20
 801d682:	429a      	cmp	r2, r3
 801d684:	d1a1      	bne.n	801d5ca <_strtod_l+0xa1a>
 801d686:	4640      	mov	r0, r8
 801d688:	4649      	mov	r1, r9
 801d68a:	f7e3 fb85 	bl	8000d98 <__aeabi_d2lz>
 801d68e:	f7e2 ffa5 	bl	80005dc <__aeabi_l2d>
 801d692:	4602      	mov	r2, r0
 801d694:	460b      	mov	r3, r1
 801d696:	4640      	mov	r0, r8
 801d698:	4649      	mov	r1, r9
 801d69a:	f7e2 fe15 	bl	80002c8 <__aeabi_dsub>
 801d69e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801d6a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d6a4:	ea43 030a 	orr.w	r3, r3, sl
 801d6a8:	4313      	orrs	r3, r2
 801d6aa:	4680      	mov	r8, r0
 801d6ac:	4689      	mov	r9, r1
 801d6ae:	d053      	beq.n	801d758 <_strtod_l+0xba8>
 801d6b0:	a335      	add	r3, pc, #212	; (adr r3, 801d788 <_strtod_l+0xbd8>)
 801d6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6b6:	f7e3 fa31 	bl	8000b1c <__aeabi_dcmplt>
 801d6ba:	2800      	cmp	r0, #0
 801d6bc:	f47f acce 	bne.w	801d05c <_strtod_l+0x4ac>
 801d6c0:	a333      	add	r3, pc, #204	; (adr r3, 801d790 <_strtod_l+0xbe0>)
 801d6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6c6:	4640      	mov	r0, r8
 801d6c8:	4649      	mov	r1, r9
 801d6ca:	f7e3 fa45 	bl	8000b58 <__aeabi_dcmpgt>
 801d6ce:	2800      	cmp	r0, #0
 801d6d0:	f43f af7b 	beq.w	801d5ca <_strtod_l+0xa1a>
 801d6d4:	e4c2      	b.n	801d05c <_strtod_l+0x4ac>
 801d6d6:	9b04      	ldr	r3, [sp, #16]
 801d6d8:	b333      	cbz	r3, 801d728 <_strtod_l+0xb78>
 801d6da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801d6dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 801d6e0:	d822      	bhi.n	801d728 <_strtod_l+0xb78>
 801d6e2:	a32d      	add	r3, pc, #180	; (adr r3, 801d798 <_strtod_l+0xbe8>)
 801d6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d6e8:	4640      	mov	r0, r8
 801d6ea:	4649      	mov	r1, r9
 801d6ec:	f7e3 fa20 	bl	8000b30 <__aeabi_dcmple>
 801d6f0:	b1a0      	cbz	r0, 801d71c <_strtod_l+0xb6c>
 801d6f2:	4649      	mov	r1, r9
 801d6f4:	4640      	mov	r0, r8
 801d6f6:	f7e3 fa77 	bl	8000be8 <__aeabi_d2uiz>
 801d6fa:	2801      	cmp	r0, #1
 801d6fc:	bf38      	it	cc
 801d6fe:	2001      	movcc	r0, #1
 801d700:	f7e2 ff20 	bl	8000544 <__aeabi_ui2d>
 801d704:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801d706:	4680      	mov	r8, r0
 801d708:	4689      	mov	r9, r1
 801d70a:	bb13      	cbnz	r3, 801d752 <_strtod_l+0xba2>
 801d70c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d710:	9014      	str	r0, [sp, #80]	; 0x50
 801d712:	9315      	str	r3, [sp, #84]	; 0x54
 801d714:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 801d718:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801d71c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801d71e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801d720:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801d724:	1a9b      	subs	r3, r3, r2
 801d726:	930d      	str	r3, [sp, #52]	; 0x34
 801d728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d72c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801d730:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801d734:	f002 fc9e 	bl	8020074 <__ulp>
 801d738:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801d73c:	ec53 2b10 	vmov	r2, r3, d0
 801d740:	f7e2 ff7a 	bl	8000638 <__aeabi_dmul>
 801d744:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801d748:	f7e2 fdc0 	bl	80002cc <__adddf3>
 801d74c:	4682      	mov	sl, r0
 801d74e:	468b      	mov	fp, r1
 801d750:	e78f      	b.n	801d672 <_strtod_l+0xac2>
 801d752:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 801d756:	e7dd      	b.n	801d714 <_strtod_l+0xb64>
 801d758:	a311      	add	r3, pc, #68	; (adr r3, 801d7a0 <_strtod_l+0xbf0>)
 801d75a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d75e:	f7e3 f9dd 	bl	8000b1c <__aeabi_dcmplt>
 801d762:	e7b4      	b.n	801d6ce <_strtod_l+0xb1e>
 801d764:	2300      	movs	r3, #0
 801d766:	930e      	str	r3, [sp, #56]	; 0x38
 801d768:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801d76a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801d76c:	6013      	str	r3, [r2, #0]
 801d76e:	f7ff ba65 	b.w	801cc3c <_strtod_l+0x8c>
 801d772:	2b65      	cmp	r3, #101	; 0x65
 801d774:	f43f ab5d 	beq.w	801ce32 <_strtod_l+0x282>
 801d778:	2b45      	cmp	r3, #69	; 0x45
 801d77a:	f43f ab5a 	beq.w	801ce32 <_strtod_l+0x282>
 801d77e:	2201      	movs	r2, #1
 801d780:	f7ff bb92 	b.w	801cea8 <_strtod_l+0x2f8>
 801d784:	f3af 8000 	nop.w
 801d788:	94a03595 	.word	0x94a03595
 801d78c:	3fdfffff 	.word	0x3fdfffff
 801d790:	35afe535 	.word	0x35afe535
 801d794:	3fe00000 	.word	0x3fe00000
 801d798:	ffc00000 	.word	0xffc00000
 801d79c:	41dfffff 	.word	0x41dfffff
 801d7a0:	94a03595 	.word	0x94a03595
 801d7a4:	3fcfffff 	.word	0x3fcfffff
 801d7a8:	3ff00000 	.word	0x3ff00000
 801d7ac:	7ff00000 	.word	0x7ff00000
 801d7b0:	7fe00000 	.word	0x7fe00000
 801d7b4:	7c9fffff 	.word	0x7c9fffff
 801d7b8:	3fe00000 	.word	0x3fe00000
 801d7bc:	bff00000 	.word	0xbff00000
 801d7c0:	7fefffff 	.word	0x7fefffff

0801d7c4 <_strtod_r>:
 801d7c4:	4b01      	ldr	r3, [pc, #4]	; (801d7cc <_strtod_r+0x8>)
 801d7c6:	f7ff b9f3 	b.w	801cbb0 <_strtod_l>
 801d7ca:	bf00      	nop
 801d7cc:	200002c4 	.word	0x200002c4

0801d7d0 <_strtol_l.isra.0>:
 801d7d0:	2b01      	cmp	r3, #1
 801d7d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801d7d6:	d001      	beq.n	801d7dc <_strtol_l.isra.0+0xc>
 801d7d8:	2b24      	cmp	r3, #36	; 0x24
 801d7da:	d906      	bls.n	801d7ea <_strtol_l.isra.0+0x1a>
 801d7dc:	f7fd fbaa 	bl	801af34 <__errno>
 801d7e0:	2316      	movs	r3, #22
 801d7e2:	6003      	str	r3, [r0, #0]
 801d7e4:	2000      	movs	r0, #0
 801d7e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801d7ea:	4f3a      	ldr	r7, [pc, #232]	; (801d8d4 <_strtol_l.isra.0+0x104>)
 801d7ec:	468e      	mov	lr, r1
 801d7ee:	4676      	mov	r6, lr
 801d7f0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801d7f4:	5de5      	ldrb	r5, [r4, r7]
 801d7f6:	f015 0508 	ands.w	r5, r5, #8
 801d7fa:	d1f8      	bne.n	801d7ee <_strtol_l.isra.0+0x1e>
 801d7fc:	2c2d      	cmp	r4, #45	; 0x2d
 801d7fe:	d134      	bne.n	801d86a <_strtol_l.isra.0+0x9a>
 801d800:	f89e 4000 	ldrb.w	r4, [lr]
 801d804:	f04f 0801 	mov.w	r8, #1
 801d808:	f106 0e02 	add.w	lr, r6, #2
 801d80c:	2b00      	cmp	r3, #0
 801d80e:	d05c      	beq.n	801d8ca <_strtol_l.isra.0+0xfa>
 801d810:	2b10      	cmp	r3, #16
 801d812:	d10c      	bne.n	801d82e <_strtol_l.isra.0+0x5e>
 801d814:	2c30      	cmp	r4, #48	; 0x30
 801d816:	d10a      	bne.n	801d82e <_strtol_l.isra.0+0x5e>
 801d818:	f89e 4000 	ldrb.w	r4, [lr]
 801d81c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 801d820:	2c58      	cmp	r4, #88	; 0x58
 801d822:	d14d      	bne.n	801d8c0 <_strtol_l.isra.0+0xf0>
 801d824:	f89e 4001 	ldrb.w	r4, [lr, #1]
 801d828:	2310      	movs	r3, #16
 801d82a:	f10e 0e02 	add.w	lr, lr, #2
 801d82e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801d832:	f10c 3cff 	add.w	ip, ip, #4294967295
 801d836:	2600      	movs	r6, #0
 801d838:	fbbc f9f3 	udiv	r9, ip, r3
 801d83c:	4635      	mov	r5, r6
 801d83e:	fb03 ca19 	mls	sl, r3, r9, ip
 801d842:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 801d846:	2f09      	cmp	r7, #9
 801d848:	d818      	bhi.n	801d87c <_strtol_l.isra.0+0xac>
 801d84a:	463c      	mov	r4, r7
 801d84c:	42a3      	cmp	r3, r4
 801d84e:	dd24      	ble.n	801d89a <_strtol_l.isra.0+0xca>
 801d850:	2e00      	cmp	r6, #0
 801d852:	db1f      	blt.n	801d894 <_strtol_l.isra.0+0xc4>
 801d854:	45a9      	cmp	r9, r5
 801d856:	d31d      	bcc.n	801d894 <_strtol_l.isra.0+0xc4>
 801d858:	d101      	bne.n	801d85e <_strtol_l.isra.0+0x8e>
 801d85a:	45a2      	cmp	sl, r4
 801d85c:	db1a      	blt.n	801d894 <_strtol_l.isra.0+0xc4>
 801d85e:	fb05 4503 	mla	r5, r5, r3, r4
 801d862:	2601      	movs	r6, #1
 801d864:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801d868:	e7eb      	b.n	801d842 <_strtol_l.isra.0+0x72>
 801d86a:	2c2b      	cmp	r4, #43	; 0x2b
 801d86c:	bf08      	it	eq
 801d86e:	f89e 4000 	ldrbeq.w	r4, [lr]
 801d872:	46a8      	mov	r8, r5
 801d874:	bf08      	it	eq
 801d876:	f106 0e02 	addeq.w	lr, r6, #2
 801d87a:	e7c7      	b.n	801d80c <_strtol_l.isra.0+0x3c>
 801d87c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 801d880:	2f19      	cmp	r7, #25
 801d882:	d801      	bhi.n	801d888 <_strtol_l.isra.0+0xb8>
 801d884:	3c37      	subs	r4, #55	; 0x37
 801d886:	e7e1      	b.n	801d84c <_strtol_l.isra.0+0x7c>
 801d888:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801d88c:	2f19      	cmp	r7, #25
 801d88e:	d804      	bhi.n	801d89a <_strtol_l.isra.0+0xca>
 801d890:	3c57      	subs	r4, #87	; 0x57
 801d892:	e7db      	b.n	801d84c <_strtol_l.isra.0+0x7c>
 801d894:	f04f 36ff 	mov.w	r6, #4294967295
 801d898:	e7e4      	b.n	801d864 <_strtol_l.isra.0+0x94>
 801d89a:	2e00      	cmp	r6, #0
 801d89c:	da05      	bge.n	801d8aa <_strtol_l.isra.0+0xda>
 801d89e:	2322      	movs	r3, #34	; 0x22
 801d8a0:	6003      	str	r3, [r0, #0]
 801d8a2:	4665      	mov	r5, ip
 801d8a4:	b942      	cbnz	r2, 801d8b8 <_strtol_l.isra.0+0xe8>
 801d8a6:	4628      	mov	r0, r5
 801d8a8:	e79d      	b.n	801d7e6 <_strtol_l.isra.0+0x16>
 801d8aa:	f1b8 0f00 	cmp.w	r8, #0
 801d8ae:	d000      	beq.n	801d8b2 <_strtol_l.isra.0+0xe2>
 801d8b0:	426d      	negs	r5, r5
 801d8b2:	2a00      	cmp	r2, #0
 801d8b4:	d0f7      	beq.n	801d8a6 <_strtol_l.isra.0+0xd6>
 801d8b6:	b10e      	cbz	r6, 801d8bc <_strtol_l.isra.0+0xec>
 801d8b8:	f10e 31ff 	add.w	r1, lr, #4294967295
 801d8bc:	6011      	str	r1, [r2, #0]
 801d8be:	e7f2      	b.n	801d8a6 <_strtol_l.isra.0+0xd6>
 801d8c0:	2430      	movs	r4, #48	; 0x30
 801d8c2:	2b00      	cmp	r3, #0
 801d8c4:	d1b3      	bne.n	801d82e <_strtol_l.isra.0+0x5e>
 801d8c6:	2308      	movs	r3, #8
 801d8c8:	e7b1      	b.n	801d82e <_strtol_l.isra.0+0x5e>
 801d8ca:	2c30      	cmp	r4, #48	; 0x30
 801d8cc:	d0a4      	beq.n	801d818 <_strtol_l.isra.0+0x48>
 801d8ce:	230a      	movs	r3, #10
 801d8d0:	e7ad      	b.n	801d82e <_strtol_l.isra.0+0x5e>
 801d8d2:	bf00      	nop
 801d8d4:	08022ed1 	.word	0x08022ed1

0801d8d8 <_strtol_r>:
 801d8d8:	f7ff bf7a 	b.w	801d7d0 <_strtol_l.isra.0>

0801d8dc <strtol>:
 801d8dc:	4613      	mov	r3, r2
 801d8de:	460a      	mov	r2, r1
 801d8e0:	4601      	mov	r1, r0
 801d8e2:	4802      	ldr	r0, [pc, #8]	; (801d8ec <strtol+0x10>)
 801d8e4:	6800      	ldr	r0, [r0, #0]
 801d8e6:	f7ff bf73 	b.w	801d7d0 <_strtol_l.isra.0>
 801d8ea:	bf00      	nop
 801d8ec:	200001fc 	.word	0x200001fc

0801d8f0 <_strtoul_l.isra.0>:
 801d8f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801d8f4:	4e3b      	ldr	r6, [pc, #236]	; (801d9e4 <_strtoul_l.isra.0+0xf4>)
 801d8f6:	4686      	mov	lr, r0
 801d8f8:	468c      	mov	ip, r1
 801d8fa:	4660      	mov	r0, ip
 801d8fc:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801d900:	5da5      	ldrb	r5, [r4, r6]
 801d902:	f015 0508 	ands.w	r5, r5, #8
 801d906:	d1f8      	bne.n	801d8fa <_strtoul_l.isra.0+0xa>
 801d908:	2c2d      	cmp	r4, #45	; 0x2d
 801d90a:	d134      	bne.n	801d976 <_strtoul_l.isra.0+0x86>
 801d90c:	f89c 4000 	ldrb.w	r4, [ip]
 801d910:	f04f 0801 	mov.w	r8, #1
 801d914:	f100 0c02 	add.w	ip, r0, #2
 801d918:	2b00      	cmp	r3, #0
 801d91a:	d05e      	beq.n	801d9da <_strtoul_l.isra.0+0xea>
 801d91c:	2b10      	cmp	r3, #16
 801d91e:	d10c      	bne.n	801d93a <_strtoul_l.isra.0+0x4a>
 801d920:	2c30      	cmp	r4, #48	; 0x30
 801d922:	d10a      	bne.n	801d93a <_strtoul_l.isra.0+0x4a>
 801d924:	f89c 0000 	ldrb.w	r0, [ip]
 801d928:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801d92c:	2858      	cmp	r0, #88	; 0x58
 801d92e:	d14f      	bne.n	801d9d0 <_strtoul_l.isra.0+0xe0>
 801d930:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801d934:	2310      	movs	r3, #16
 801d936:	f10c 0c02 	add.w	ip, ip, #2
 801d93a:	f04f 37ff 	mov.w	r7, #4294967295
 801d93e:	2500      	movs	r5, #0
 801d940:	fbb7 f7f3 	udiv	r7, r7, r3
 801d944:	fb03 f907 	mul.w	r9, r3, r7
 801d948:	ea6f 0909 	mvn.w	r9, r9
 801d94c:	4628      	mov	r0, r5
 801d94e:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 801d952:	2e09      	cmp	r6, #9
 801d954:	d818      	bhi.n	801d988 <_strtoul_l.isra.0+0x98>
 801d956:	4634      	mov	r4, r6
 801d958:	42a3      	cmp	r3, r4
 801d95a:	dd24      	ble.n	801d9a6 <_strtoul_l.isra.0+0xb6>
 801d95c:	2d00      	cmp	r5, #0
 801d95e:	db1f      	blt.n	801d9a0 <_strtoul_l.isra.0+0xb0>
 801d960:	4287      	cmp	r7, r0
 801d962:	d31d      	bcc.n	801d9a0 <_strtoul_l.isra.0+0xb0>
 801d964:	d101      	bne.n	801d96a <_strtoul_l.isra.0+0x7a>
 801d966:	45a1      	cmp	r9, r4
 801d968:	db1a      	blt.n	801d9a0 <_strtoul_l.isra.0+0xb0>
 801d96a:	fb00 4003 	mla	r0, r0, r3, r4
 801d96e:	2501      	movs	r5, #1
 801d970:	f81c 4b01 	ldrb.w	r4, [ip], #1
 801d974:	e7eb      	b.n	801d94e <_strtoul_l.isra.0+0x5e>
 801d976:	2c2b      	cmp	r4, #43	; 0x2b
 801d978:	bf08      	it	eq
 801d97a:	f89c 4000 	ldrbeq.w	r4, [ip]
 801d97e:	46a8      	mov	r8, r5
 801d980:	bf08      	it	eq
 801d982:	f100 0c02 	addeq.w	ip, r0, #2
 801d986:	e7c7      	b.n	801d918 <_strtoul_l.isra.0+0x28>
 801d988:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 801d98c:	2e19      	cmp	r6, #25
 801d98e:	d801      	bhi.n	801d994 <_strtoul_l.isra.0+0xa4>
 801d990:	3c37      	subs	r4, #55	; 0x37
 801d992:	e7e1      	b.n	801d958 <_strtoul_l.isra.0+0x68>
 801d994:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 801d998:	2e19      	cmp	r6, #25
 801d99a:	d804      	bhi.n	801d9a6 <_strtoul_l.isra.0+0xb6>
 801d99c:	3c57      	subs	r4, #87	; 0x57
 801d99e:	e7db      	b.n	801d958 <_strtoul_l.isra.0+0x68>
 801d9a0:	f04f 35ff 	mov.w	r5, #4294967295
 801d9a4:	e7e4      	b.n	801d970 <_strtoul_l.isra.0+0x80>
 801d9a6:	2d00      	cmp	r5, #0
 801d9a8:	da07      	bge.n	801d9ba <_strtoul_l.isra.0+0xca>
 801d9aa:	2322      	movs	r3, #34	; 0x22
 801d9ac:	f8ce 3000 	str.w	r3, [lr]
 801d9b0:	f04f 30ff 	mov.w	r0, #4294967295
 801d9b4:	b942      	cbnz	r2, 801d9c8 <_strtoul_l.isra.0+0xd8>
 801d9b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801d9ba:	f1b8 0f00 	cmp.w	r8, #0
 801d9be:	d000      	beq.n	801d9c2 <_strtoul_l.isra.0+0xd2>
 801d9c0:	4240      	negs	r0, r0
 801d9c2:	2a00      	cmp	r2, #0
 801d9c4:	d0f7      	beq.n	801d9b6 <_strtoul_l.isra.0+0xc6>
 801d9c6:	b10d      	cbz	r5, 801d9cc <_strtoul_l.isra.0+0xdc>
 801d9c8:	f10c 31ff 	add.w	r1, ip, #4294967295
 801d9cc:	6011      	str	r1, [r2, #0]
 801d9ce:	e7f2      	b.n	801d9b6 <_strtoul_l.isra.0+0xc6>
 801d9d0:	2430      	movs	r4, #48	; 0x30
 801d9d2:	2b00      	cmp	r3, #0
 801d9d4:	d1b1      	bne.n	801d93a <_strtoul_l.isra.0+0x4a>
 801d9d6:	2308      	movs	r3, #8
 801d9d8:	e7af      	b.n	801d93a <_strtoul_l.isra.0+0x4a>
 801d9da:	2c30      	cmp	r4, #48	; 0x30
 801d9dc:	d0a2      	beq.n	801d924 <_strtoul_l.isra.0+0x34>
 801d9de:	230a      	movs	r3, #10
 801d9e0:	e7ab      	b.n	801d93a <_strtoul_l.isra.0+0x4a>
 801d9e2:	bf00      	nop
 801d9e4:	08022ed1 	.word	0x08022ed1

0801d9e8 <_strtoul_r>:
 801d9e8:	f7ff bf82 	b.w	801d8f0 <_strtoul_l.isra.0>

0801d9ec <strtoul>:
 801d9ec:	4613      	mov	r3, r2
 801d9ee:	460a      	mov	r2, r1
 801d9f0:	4601      	mov	r1, r0
 801d9f2:	4802      	ldr	r0, [pc, #8]	; (801d9fc <strtoul+0x10>)
 801d9f4:	6800      	ldr	r0, [r0, #0]
 801d9f6:	f7ff bf7b 	b.w	801d8f0 <_strtoul_l.isra.0>
 801d9fa:	bf00      	nop
 801d9fc:	200001fc 	.word	0x200001fc

0801da00 <__tzcalc_limits>:
 801da00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801da04:	4680      	mov	r8, r0
 801da06:	f001 fe7d 	bl	801f704 <__gettzinfo>
 801da0a:	f240 73b1 	movw	r3, #1969	; 0x7b1
 801da0e:	4598      	cmp	r8, r3
 801da10:	f340 8098 	ble.w	801db44 <__tzcalc_limits+0x144>
 801da14:	f46f 63f6 	mvn.w	r3, #1968	; 0x7b0
 801da18:	4443      	add	r3, r8
 801da1a:	109b      	asrs	r3, r3, #2
 801da1c:	f240 126d 	movw	r2, #365	; 0x16d
 801da20:	f2a8 75b2 	subw	r5, r8, #1970	; 0x7b2
 801da24:	fb02 3505 	mla	r5, r2, r5, r3
 801da28:	f06f 0263 	mvn.w	r2, #99	; 0x63
 801da2c:	f2a8 736d 	subw	r3, r8, #1901	; 0x76d
 801da30:	fb93 f3f2 	sdiv	r3, r3, r2
 801da34:	441d      	add	r5, r3
 801da36:	f44f 73c8 	mov.w	r3, #400	; 0x190
 801da3a:	f46f 62c8 	mvn.w	r2, #1600	; 0x640
 801da3e:	fb98 f7f3 	sdiv	r7, r8, r3
 801da42:	fb03 8717 	mls	r7, r3, r7, r8
 801da46:	4442      	add	r2, r8
 801da48:	fab7 fc87 	clz	ip, r7
 801da4c:	fbb2 f2f3 	udiv	r2, r2, r3
 801da50:	f008 0303 	and.w	r3, r8, #3
 801da54:	4415      	add	r5, r2
 801da56:	2264      	movs	r2, #100	; 0x64
 801da58:	f8c0 8004 	str.w	r8, [r0, #4]
 801da5c:	fb98 f6f2 	sdiv	r6, r8, r2
 801da60:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
 801da64:	fb02 8616 	mls	r6, r2, r6, r8
 801da68:	4604      	mov	r4, r0
 801da6a:	f100 0b50 	add.w	fp, r0, #80	; 0x50
 801da6e:	9300      	str	r3, [sp, #0]
 801da70:	f04f 0e07 	mov.w	lr, #7
 801da74:	7a22      	ldrb	r2, [r4, #8]
 801da76:	6963      	ldr	r3, [r4, #20]
 801da78:	2a4a      	cmp	r2, #74	; 0x4a
 801da7a:	d128      	bne.n	801dace <__tzcalc_limits+0xce>
 801da7c:	9900      	ldr	r1, [sp, #0]
 801da7e:	18ea      	adds	r2, r5, r3
 801da80:	b901      	cbnz	r1, 801da84 <__tzcalc_limits+0x84>
 801da82:	b906      	cbnz	r6, 801da86 <__tzcalc_limits+0x86>
 801da84:	bb0f      	cbnz	r7, 801daca <__tzcalc_limits+0xca>
 801da86:	2b3b      	cmp	r3, #59	; 0x3b
 801da88:	bfd4      	ite	le
 801da8a:	2300      	movle	r3, #0
 801da8c:	2301      	movgt	r3, #1
 801da8e:	4413      	add	r3, r2
 801da90:	1e5a      	subs	r2, r3, #1
 801da92:	69a3      	ldr	r3, [r4, #24]
 801da94:	492c      	ldr	r1, [pc, #176]	; (801db48 <__tzcalc_limits+0x148>)
 801da96:	fb01 3202 	mla	r2, r1, r2, r3
 801da9a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 801da9c:	4413      	add	r3, r2
 801da9e:	461a      	mov	r2, r3
 801daa0:	17db      	asrs	r3, r3, #31
 801daa2:	e9c4 2308 	strd	r2, r3, [r4, #32]
 801daa6:	3428      	adds	r4, #40	; 0x28
 801daa8:	45a3      	cmp	fp, r4
 801daaa:	d1e3      	bne.n	801da74 <__tzcalc_limits+0x74>
 801daac:	e9d0 4508 	ldrd	r4, r5, [r0, #32]
 801dab0:	e9d0 2312 	ldrd	r2, r3, [r0, #72]	; 0x48
 801dab4:	4294      	cmp	r4, r2
 801dab6:	eb75 0303 	sbcs.w	r3, r5, r3
 801daba:	bfb4      	ite	lt
 801dabc:	2301      	movlt	r3, #1
 801dabe:	2300      	movge	r3, #0
 801dac0:	6003      	str	r3, [r0, #0]
 801dac2:	2001      	movs	r0, #1
 801dac4:	b003      	add	sp, #12
 801dac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801daca:	2300      	movs	r3, #0
 801dacc:	e7df      	b.n	801da8e <__tzcalc_limits+0x8e>
 801dace:	2a44      	cmp	r2, #68	; 0x44
 801dad0:	d101      	bne.n	801dad6 <__tzcalc_limits+0xd6>
 801dad2:	18ea      	adds	r2, r5, r3
 801dad4:	e7dd      	b.n	801da92 <__tzcalc_limits+0x92>
 801dad6:	9a00      	ldr	r2, [sp, #0]
 801dad8:	bb72      	cbnz	r2, 801db38 <__tzcalc_limits+0x138>
 801dada:	2e00      	cmp	r6, #0
 801dadc:	bf0c      	ite	eq
 801dade:	46e0      	moveq	r8, ip
 801dae0:	f04f 0801 	movne.w	r8, #1
 801dae4:	4919      	ldr	r1, [pc, #100]	; (801db4c <__tzcalc_limits+0x14c>)
 801dae6:	68e2      	ldr	r2, [r4, #12]
 801dae8:	9201      	str	r2, [sp, #4]
 801daea:	f04f 0a30 	mov.w	sl, #48	; 0x30
 801daee:	fb0a 1808 	mla	r8, sl, r8, r1
 801daf2:	462a      	mov	r2, r5
 801daf4:	f04f 0900 	mov.w	r9, #0
 801daf8:	f1a8 0804 	sub.w	r8, r8, #4
 801dafc:	9901      	ldr	r1, [sp, #4]
 801dafe:	f109 0901 	add.w	r9, r9, #1
 801db02:	4549      	cmp	r1, r9
 801db04:	f858 a029 	ldr.w	sl, [r8, r9, lsl #2]
 801db08:	dc18      	bgt.n	801db3c <__tzcalc_limits+0x13c>
 801db0a:	f102 0804 	add.w	r8, r2, #4
 801db0e:	fb98 f9fe 	sdiv	r9, r8, lr
 801db12:	ebc9 09c9 	rsb	r9, r9, r9, lsl #3
 801db16:	eba8 0909 	sub.w	r9, r8, r9
 801db1a:	ebb3 0909 	subs.w	r9, r3, r9
 801db1e:	6923      	ldr	r3, [r4, #16]
 801db20:	f103 33ff 	add.w	r3, r3, #4294967295
 801db24:	bf48      	it	mi
 801db26:	f109 0907 	addmi.w	r9, r9, #7
 801db2a:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 801db2e:	444b      	add	r3, r9
 801db30:	4553      	cmp	r3, sl
 801db32:	da05      	bge.n	801db40 <__tzcalc_limits+0x140>
 801db34:	441a      	add	r2, r3
 801db36:	e7ac      	b.n	801da92 <__tzcalc_limits+0x92>
 801db38:	46e0      	mov	r8, ip
 801db3a:	e7d3      	b.n	801dae4 <__tzcalc_limits+0xe4>
 801db3c:	4452      	add	r2, sl
 801db3e:	e7dd      	b.n	801dafc <__tzcalc_limits+0xfc>
 801db40:	3b07      	subs	r3, #7
 801db42:	e7f5      	b.n	801db30 <__tzcalc_limits+0x130>
 801db44:	2000      	movs	r0, #0
 801db46:	e7bd      	b.n	801dac4 <__tzcalc_limits+0xc4>
 801db48:	00015180 	.word	0x00015180
 801db4c:	08023110 	.word	0x08023110

0801db50 <__tz_lock>:
 801db50:	4801      	ldr	r0, [pc, #4]	; (801db58 <__tz_lock+0x8>)
 801db52:	f7fd bc2c 	b.w	801b3ae <__retarget_lock_acquire>
 801db56:	bf00      	nop
 801db58:	20008fcb 	.word	0x20008fcb

0801db5c <__tz_unlock>:
 801db5c:	4801      	ldr	r0, [pc, #4]	; (801db64 <__tz_unlock+0x8>)
 801db5e:	f7fd bc28 	b.w	801b3b2 <__retarget_lock_release>
 801db62:	bf00      	nop
 801db64:	20008fcb 	.word	0x20008fcb

0801db68 <_tzset_unlocked>:
 801db68:	4b01      	ldr	r3, [pc, #4]	; (801db70 <_tzset_unlocked+0x8>)
 801db6a:	6818      	ldr	r0, [r3, #0]
 801db6c:	f000 b802 	b.w	801db74 <_tzset_unlocked_r>
 801db70:	200001fc 	.word	0x200001fc

0801db74 <_tzset_unlocked_r>:
 801db74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801db78:	b08d      	sub	sp, #52	; 0x34
 801db7a:	4607      	mov	r7, r0
 801db7c:	f001 fdc2 	bl	801f704 <__gettzinfo>
 801db80:	49ae      	ldr	r1, [pc, #696]	; (801de3c <_tzset_unlocked_r+0x2c8>)
 801db82:	4eaf      	ldr	r6, [pc, #700]	; (801de40 <_tzset_unlocked_r+0x2cc>)
 801db84:	4605      	mov	r5, r0
 801db86:	4638      	mov	r0, r7
 801db88:	f001 fdb4 	bl	801f6f4 <_getenv_r>
 801db8c:	4604      	mov	r4, r0
 801db8e:	b970      	cbnz	r0, 801dbae <_tzset_unlocked_r+0x3a>
 801db90:	4bac      	ldr	r3, [pc, #688]	; (801de44 <_tzset_unlocked_r+0x2d0>)
 801db92:	4aad      	ldr	r2, [pc, #692]	; (801de48 <_tzset_unlocked_r+0x2d4>)
 801db94:	6018      	str	r0, [r3, #0]
 801db96:	4bad      	ldr	r3, [pc, #692]	; (801de4c <_tzset_unlocked_r+0x2d8>)
 801db98:	6018      	str	r0, [r3, #0]
 801db9a:	4bad      	ldr	r3, [pc, #692]	; (801de50 <_tzset_unlocked_r+0x2dc>)
 801db9c:	6830      	ldr	r0, [r6, #0]
 801db9e:	e9c3 2200 	strd	r2, r2, [r3]
 801dba2:	f7fd fc11 	bl	801b3c8 <free>
 801dba6:	6034      	str	r4, [r6, #0]
 801dba8:	b00d      	add	sp, #52	; 0x34
 801dbaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dbae:	6831      	ldr	r1, [r6, #0]
 801dbb0:	2900      	cmp	r1, #0
 801dbb2:	d15f      	bne.n	801dc74 <_tzset_unlocked_r+0x100>
 801dbb4:	6830      	ldr	r0, [r6, #0]
 801dbb6:	f7fd fc07 	bl	801b3c8 <free>
 801dbba:	4620      	mov	r0, r4
 801dbbc:	f7e2 fb22 	bl	8000204 <strlen>
 801dbc0:	1c41      	adds	r1, r0, #1
 801dbc2:	4638      	mov	r0, r7
 801dbc4:	f7fd ff06 	bl	801b9d4 <_malloc_r>
 801dbc8:	6030      	str	r0, [r6, #0]
 801dbca:	2800      	cmp	r0, #0
 801dbcc:	d157      	bne.n	801dc7e <_tzset_unlocked_r+0x10a>
 801dbce:	7823      	ldrb	r3, [r4, #0]
 801dbd0:	4aa0      	ldr	r2, [pc, #640]	; (801de54 <_tzset_unlocked_r+0x2e0>)
 801dbd2:	49a1      	ldr	r1, [pc, #644]	; (801de58 <_tzset_unlocked_r+0x2e4>)
 801dbd4:	2b3a      	cmp	r3, #58	; 0x3a
 801dbd6:	bf08      	it	eq
 801dbd8:	3401      	addeq	r4, #1
 801dbda:	ae0a      	add	r6, sp, #40	; 0x28
 801dbdc:	4633      	mov	r3, r6
 801dbde:	4620      	mov	r0, r4
 801dbe0:	f7fe ff3e 	bl	801ca60 <siscanf>
 801dbe4:	2800      	cmp	r0, #0
 801dbe6:	dddf      	ble.n	801dba8 <_tzset_unlocked_r+0x34>
 801dbe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dbea:	18e7      	adds	r7, r4, r3
 801dbec:	5ce3      	ldrb	r3, [r4, r3]
 801dbee:	2b2d      	cmp	r3, #45	; 0x2d
 801dbf0:	d149      	bne.n	801dc86 <_tzset_unlocked_r+0x112>
 801dbf2:	3701      	adds	r7, #1
 801dbf4:	f04f 34ff 	mov.w	r4, #4294967295
 801dbf8:	f10d 0a20 	add.w	sl, sp, #32
 801dbfc:	f10d 0b1e 	add.w	fp, sp, #30
 801dc00:	f04f 0800 	mov.w	r8, #0
 801dc04:	e9cd 6a01 	strd	r6, sl, [sp, #4]
 801dc08:	4994      	ldr	r1, [pc, #592]	; (801de5c <_tzset_unlocked_r+0x2e8>)
 801dc0a:	9603      	str	r6, [sp, #12]
 801dc0c:	f8cd b000 	str.w	fp, [sp]
 801dc10:	4633      	mov	r3, r6
 801dc12:	aa07      	add	r2, sp, #28
 801dc14:	4638      	mov	r0, r7
 801dc16:	f8ad 801e 	strh.w	r8, [sp, #30]
 801dc1a:	f8ad 8020 	strh.w	r8, [sp, #32]
 801dc1e:	f7fe ff1f 	bl	801ca60 <siscanf>
 801dc22:	4540      	cmp	r0, r8
 801dc24:	ddc0      	ble.n	801dba8 <_tzset_unlocked_r+0x34>
 801dc26:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801dc2a:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801dc2e:	f8df 9238 	ldr.w	r9, [pc, #568]	; 801de68 <_tzset_unlocked_r+0x2f4>
 801dc32:	213c      	movs	r1, #60	; 0x3c
 801dc34:	fb01 2203 	mla	r2, r1, r3, r2
 801dc38:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801dc3c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801dc40:	fb01 2303 	mla	r3, r1, r3, r2
 801dc44:	435c      	muls	r4, r3
 801dc46:	62ac      	str	r4, [r5, #40]	; 0x28
 801dc48:	4c81      	ldr	r4, [pc, #516]	; (801de50 <_tzset_unlocked_r+0x2dc>)
 801dc4a:	4b82      	ldr	r3, [pc, #520]	; (801de54 <_tzset_unlocked_r+0x2e0>)
 801dc4c:	6023      	str	r3, [r4, #0]
 801dc4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dc50:	4981      	ldr	r1, [pc, #516]	; (801de58 <_tzset_unlocked_r+0x2e4>)
 801dc52:	441f      	add	r7, r3
 801dc54:	464a      	mov	r2, r9
 801dc56:	4633      	mov	r3, r6
 801dc58:	4638      	mov	r0, r7
 801dc5a:	f7fe ff01 	bl	801ca60 <siscanf>
 801dc5e:	4540      	cmp	r0, r8
 801dc60:	dc16      	bgt.n	801dc90 <_tzset_unlocked_r+0x11c>
 801dc62:	6823      	ldr	r3, [r4, #0]
 801dc64:	6063      	str	r3, [r4, #4]
 801dc66:	4b77      	ldr	r3, [pc, #476]	; (801de44 <_tzset_unlocked_r+0x2d0>)
 801dc68:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801dc6a:	601a      	str	r2, [r3, #0]
 801dc6c:	4b77      	ldr	r3, [pc, #476]	; (801de4c <_tzset_unlocked_r+0x2d8>)
 801dc6e:	f8c3 8000 	str.w	r8, [r3]
 801dc72:	e799      	b.n	801dba8 <_tzset_unlocked_r+0x34>
 801dc74:	f7e2 fabc 	bl	80001f0 <strcmp>
 801dc78:	2800      	cmp	r0, #0
 801dc7a:	d19b      	bne.n	801dbb4 <_tzset_unlocked_r+0x40>
 801dc7c:	e794      	b.n	801dba8 <_tzset_unlocked_r+0x34>
 801dc7e:	4621      	mov	r1, r4
 801dc80:	f7fe ff5f 	bl	801cb42 <strcpy>
 801dc84:	e7a3      	b.n	801dbce <_tzset_unlocked_r+0x5a>
 801dc86:	2b2b      	cmp	r3, #43	; 0x2b
 801dc88:	bf08      	it	eq
 801dc8a:	3701      	addeq	r7, #1
 801dc8c:	2401      	movs	r4, #1
 801dc8e:	e7b3      	b.n	801dbf8 <_tzset_unlocked_r+0x84>
 801dc90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dc92:	f8c4 9004 	str.w	r9, [r4, #4]
 801dc96:	18fc      	adds	r4, r7, r3
 801dc98:	5cfb      	ldrb	r3, [r7, r3]
 801dc9a:	2b2d      	cmp	r3, #45	; 0x2d
 801dc9c:	f040 808b 	bne.w	801ddb6 <_tzset_unlocked_r+0x242>
 801dca0:	3401      	adds	r4, #1
 801dca2:	f04f 37ff 	mov.w	r7, #4294967295
 801dca6:	2300      	movs	r3, #0
 801dca8:	f8ad 301c 	strh.w	r3, [sp, #28]
 801dcac:	f8ad 301e 	strh.w	r3, [sp, #30]
 801dcb0:	f8ad 3020 	strh.w	r3, [sp, #32]
 801dcb4:	930a      	str	r3, [sp, #40]	; 0x28
 801dcb6:	e9cd a602 	strd	sl, r6, [sp, #8]
 801dcba:	e9cd b600 	strd	fp, r6, [sp]
 801dcbe:	4967      	ldr	r1, [pc, #412]	; (801de5c <_tzset_unlocked_r+0x2e8>)
 801dcc0:	4633      	mov	r3, r6
 801dcc2:	aa07      	add	r2, sp, #28
 801dcc4:	4620      	mov	r0, r4
 801dcc6:	f7fe fecb 	bl	801ca60 <siscanf>
 801dcca:	2800      	cmp	r0, #0
 801dccc:	dc78      	bgt.n	801ddc0 <_tzset_unlocked_r+0x24c>
 801dcce:	6aaf      	ldr	r7, [r5, #40]	; 0x28
 801dcd0:	f5a7 6761 	sub.w	r7, r7, #3600	; 0xe10
 801dcd4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dcd6:	652f      	str	r7, [r5, #80]	; 0x50
 801dcd8:	441c      	add	r4, r3
 801dcda:	462f      	mov	r7, r5
 801dcdc:	f04f 0900 	mov.w	r9, #0
 801dce0:	7823      	ldrb	r3, [r4, #0]
 801dce2:	2b2c      	cmp	r3, #44	; 0x2c
 801dce4:	bf08      	it	eq
 801dce6:	3401      	addeq	r4, #1
 801dce8:	f894 8000 	ldrb.w	r8, [r4]
 801dcec:	f1b8 0f4d 	cmp.w	r8, #77	; 0x4d
 801dcf0:	d178      	bne.n	801dde4 <_tzset_unlocked_r+0x270>
 801dcf2:	f10d 0326 	add.w	r3, sp, #38	; 0x26
 801dcf6:	e9cd 6301 	strd	r6, r3, [sp, #4]
 801dcfa:	ab09      	add	r3, sp, #36	; 0x24
 801dcfc:	9300      	str	r3, [sp, #0]
 801dcfe:	4958      	ldr	r1, [pc, #352]	; (801de60 <_tzset_unlocked_r+0x2ec>)
 801dd00:	9603      	str	r6, [sp, #12]
 801dd02:	4633      	mov	r3, r6
 801dd04:	f10d 0222 	add.w	r2, sp, #34	; 0x22
 801dd08:	4620      	mov	r0, r4
 801dd0a:	f7fe fea9 	bl	801ca60 <siscanf>
 801dd0e:	2803      	cmp	r0, #3
 801dd10:	f47f af4a 	bne.w	801dba8 <_tzset_unlocked_r+0x34>
 801dd14:	f8bd 1022 	ldrh.w	r1, [sp, #34]	; 0x22
 801dd18:	1e4b      	subs	r3, r1, #1
 801dd1a:	2b0b      	cmp	r3, #11
 801dd1c:	f63f af44 	bhi.w	801dba8 <_tzset_unlocked_r+0x34>
 801dd20:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
 801dd24:	1e53      	subs	r3, r2, #1
 801dd26:	2b04      	cmp	r3, #4
 801dd28:	f63f af3e 	bhi.w	801dba8 <_tzset_unlocked_r+0x34>
 801dd2c:	f8bd 3026 	ldrh.w	r3, [sp, #38]	; 0x26
 801dd30:	2b06      	cmp	r3, #6
 801dd32:	f63f af39 	bhi.w	801dba8 <_tzset_unlocked_r+0x34>
 801dd36:	e9c7 1203 	strd	r1, r2, [r7, #12]
 801dd3a:	f887 8008 	strb.w	r8, [r7, #8]
 801dd3e:	617b      	str	r3, [r7, #20]
 801dd40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801dd42:	eb04 0803 	add.w	r8, r4, r3
 801dd46:	2302      	movs	r3, #2
 801dd48:	f8ad 301c 	strh.w	r3, [sp, #28]
 801dd4c:	2300      	movs	r3, #0
 801dd4e:	f8ad 301e 	strh.w	r3, [sp, #30]
 801dd52:	f8ad 3020 	strh.w	r3, [sp, #32]
 801dd56:	930a      	str	r3, [sp, #40]	; 0x28
 801dd58:	f898 3000 	ldrb.w	r3, [r8]
 801dd5c:	2b2f      	cmp	r3, #47	; 0x2f
 801dd5e:	d109      	bne.n	801dd74 <_tzset_unlocked_r+0x200>
 801dd60:	e9cd a602 	strd	sl, r6, [sp, #8]
 801dd64:	e9cd b600 	strd	fp, r6, [sp]
 801dd68:	493e      	ldr	r1, [pc, #248]	; (801de64 <_tzset_unlocked_r+0x2f0>)
 801dd6a:	4633      	mov	r3, r6
 801dd6c:	aa07      	add	r2, sp, #28
 801dd6e:	4640      	mov	r0, r8
 801dd70:	f7fe fe76 	bl	801ca60 <siscanf>
 801dd74:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801dd78:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801dd7c:	213c      	movs	r1, #60	; 0x3c
 801dd7e:	fb01 2203 	mla	r2, r1, r3, r2
 801dd82:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801dd86:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801dd8a:	fb01 2303 	mla	r3, r1, r3, r2
 801dd8e:	61bb      	str	r3, [r7, #24]
 801dd90:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801dd92:	3728      	adds	r7, #40	; 0x28
 801dd94:	4444      	add	r4, r8
 801dd96:	f1b9 0f00 	cmp.w	r9, #0
 801dd9a:	d020      	beq.n	801ddde <_tzset_unlocked_r+0x26a>
 801dd9c:	6868      	ldr	r0, [r5, #4]
 801dd9e:	f7ff fe2f 	bl	801da00 <__tzcalc_limits>
 801dda2:	4b28      	ldr	r3, [pc, #160]	; (801de44 <_tzset_unlocked_r+0x2d0>)
 801dda4:	6aaa      	ldr	r2, [r5, #40]	; 0x28
 801dda6:	601a      	str	r2, [r3, #0]
 801dda8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 801ddaa:	1a9b      	subs	r3, r3, r2
 801ddac:	4a27      	ldr	r2, [pc, #156]	; (801de4c <_tzset_unlocked_r+0x2d8>)
 801ddae:	bf18      	it	ne
 801ddb0:	2301      	movne	r3, #1
 801ddb2:	6013      	str	r3, [r2, #0]
 801ddb4:	e6f8      	b.n	801dba8 <_tzset_unlocked_r+0x34>
 801ddb6:	2b2b      	cmp	r3, #43	; 0x2b
 801ddb8:	bf08      	it	eq
 801ddba:	3401      	addeq	r4, #1
 801ddbc:	2701      	movs	r7, #1
 801ddbe:	e772      	b.n	801dca6 <_tzset_unlocked_r+0x132>
 801ddc0:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 801ddc4:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 801ddc8:	213c      	movs	r1, #60	; 0x3c
 801ddca:	fb01 2203 	mla	r2, r1, r3, r2
 801ddce:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 801ddd2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801ddd6:	fb01 2303 	mla	r3, r1, r3, r2
 801ddda:	435f      	muls	r7, r3
 801dddc:	e77a      	b.n	801dcd4 <_tzset_unlocked_r+0x160>
 801ddde:	f04f 0901 	mov.w	r9, #1
 801dde2:	e77d      	b.n	801dce0 <_tzset_unlocked_r+0x16c>
 801dde4:	f1b8 0f4a 	cmp.w	r8, #74	; 0x4a
 801dde8:	bf06      	itte	eq
 801ddea:	3401      	addeq	r4, #1
 801ddec:	4643      	moveq	r3, r8
 801ddee:	2344      	movne	r3, #68	; 0x44
 801ddf0:	220a      	movs	r2, #10
 801ddf2:	a90b      	add	r1, sp, #44	; 0x2c
 801ddf4:	4620      	mov	r0, r4
 801ddf6:	9305      	str	r3, [sp, #20]
 801ddf8:	f7ff fdf8 	bl	801d9ec <strtoul>
 801ddfc:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 801de00:	9b05      	ldr	r3, [sp, #20]
 801de02:	f8ad 0026 	strh.w	r0, [sp, #38]	; 0x26
 801de06:	45a0      	cmp	r8, r4
 801de08:	d114      	bne.n	801de34 <_tzset_unlocked_r+0x2c0>
 801de0a:	234d      	movs	r3, #77	; 0x4d
 801de0c:	f1b9 0f00 	cmp.w	r9, #0
 801de10:	d107      	bne.n	801de22 <_tzset_unlocked_r+0x2ae>
 801de12:	722b      	strb	r3, [r5, #8]
 801de14:	2103      	movs	r1, #3
 801de16:	2302      	movs	r3, #2
 801de18:	e9c5 1303 	strd	r1, r3, [r5, #12]
 801de1c:	f8c5 9014 	str.w	r9, [r5, #20]
 801de20:	e791      	b.n	801dd46 <_tzset_unlocked_r+0x1d2>
 801de22:	f885 3030 	strb.w	r3, [r5, #48]	; 0x30
 801de26:	220b      	movs	r2, #11
 801de28:	2301      	movs	r3, #1
 801de2a:	e9c5 230d 	strd	r2, r3, [r5, #52]	; 0x34
 801de2e:	2300      	movs	r3, #0
 801de30:	63eb      	str	r3, [r5, #60]	; 0x3c
 801de32:	e788      	b.n	801dd46 <_tzset_unlocked_r+0x1d2>
 801de34:	b280      	uxth	r0, r0
 801de36:	723b      	strb	r3, [r7, #8]
 801de38:	6178      	str	r0, [r7, #20]
 801de3a:	e784      	b.n	801dd46 <_tzset_unlocked_r+0x1d2>
 801de3c:	080231f8 	.word	0x080231f8
 801de40:	20005ecc 	.word	0x20005ecc
 801de44:	20005ed4 	.word	0x20005ed4
 801de48:	080231fb 	.word	0x080231fb
 801de4c:	20005ed0 	.word	0x20005ed0
 801de50:	20000260 	.word	0x20000260
 801de54:	20005ebf 	.word	0x20005ebf
 801de58:	080231ff 	.word	0x080231ff
 801de5c:	08023222 	.word	0x08023222
 801de60:	0802320e 	.word	0x0802320e
 801de64:	08023221 	.word	0x08023221
 801de68:	20005eb4 	.word	0x20005eb4

0801de6c <_vsniprintf_r>:
 801de6c:	b530      	push	{r4, r5, lr}
 801de6e:	1e14      	subs	r4, r2, #0
 801de70:	4605      	mov	r5, r0
 801de72:	b09b      	sub	sp, #108	; 0x6c
 801de74:	4618      	mov	r0, r3
 801de76:	da05      	bge.n	801de84 <_vsniprintf_r+0x18>
 801de78:	238b      	movs	r3, #139	; 0x8b
 801de7a:	602b      	str	r3, [r5, #0]
 801de7c:	f04f 30ff 	mov.w	r0, #4294967295
 801de80:	b01b      	add	sp, #108	; 0x6c
 801de82:	bd30      	pop	{r4, r5, pc}
 801de84:	f44f 7302 	mov.w	r3, #520	; 0x208
 801de88:	f8ad 300c 	strh.w	r3, [sp, #12]
 801de8c:	bf14      	ite	ne
 801de8e:	f104 33ff 	addne.w	r3, r4, #4294967295
 801de92:	4623      	moveq	r3, r4
 801de94:	9302      	str	r3, [sp, #8]
 801de96:	9305      	str	r3, [sp, #20]
 801de98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801de9c:	9100      	str	r1, [sp, #0]
 801de9e:	9104      	str	r1, [sp, #16]
 801dea0:	f8ad 300e 	strh.w	r3, [sp, #14]
 801dea4:	4602      	mov	r2, r0
 801dea6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801dea8:	4669      	mov	r1, sp
 801deaa:	4628      	mov	r0, r5
 801deac:	f002 fac2 	bl	8020434 <_svfiprintf_r>
 801deb0:	1c43      	adds	r3, r0, #1
 801deb2:	bfbc      	itt	lt
 801deb4:	238b      	movlt	r3, #139	; 0x8b
 801deb6:	602b      	strlt	r3, [r5, #0]
 801deb8:	2c00      	cmp	r4, #0
 801deba:	d0e1      	beq.n	801de80 <_vsniprintf_r+0x14>
 801debc:	9b00      	ldr	r3, [sp, #0]
 801debe:	2200      	movs	r2, #0
 801dec0:	701a      	strb	r2, [r3, #0]
 801dec2:	e7dd      	b.n	801de80 <_vsniprintf_r+0x14>

0801dec4 <vsniprintf>:
 801dec4:	b507      	push	{r0, r1, r2, lr}
 801dec6:	9300      	str	r3, [sp, #0]
 801dec8:	4613      	mov	r3, r2
 801deca:	460a      	mov	r2, r1
 801decc:	4601      	mov	r1, r0
 801dece:	4803      	ldr	r0, [pc, #12]	; (801dedc <vsniprintf+0x18>)
 801ded0:	6800      	ldr	r0, [r0, #0]
 801ded2:	f7ff ffcb 	bl	801de6c <_vsniprintf_r>
 801ded6:	b003      	add	sp, #12
 801ded8:	f85d fb04 	ldr.w	pc, [sp], #4
 801dedc:	200001fc 	.word	0x200001fc

0801dee0 <__swbuf_r>:
 801dee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801dee2:	460e      	mov	r6, r1
 801dee4:	4614      	mov	r4, r2
 801dee6:	4605      	mov	r5, r0
 801dee8:	b118      	cbz	r0, 801def2 <__swbuf_r+0x12>
 801deea:	6983      	ldr	r3, [r0, #24]
 801deec:	b90b      	cbnz	r3, 801def2 <__swbuf_r+0x12>
 801deee:	f7fd f87f 	bl	801aff0 <__sinit>
 801def2:	4b21      	ldr	r3, [pc, #132]	; (801df78 <__swbuf_r+0x98>)
 801def4:	429c      	cmp	r4, r3
 801def6:	d12b      	bne.n	801df50 <__swbuf_r+0x70>
 801def8:	686c      	ldr	r4, [r5, #4]
 801defa:	69a3      	ldr	r3, [r4, #24]
 801defc:	60a3      	str	r3, [r4, #8]
 801defe:	89a3      	ldrh	r3, [r4, #12]
 801df00:	071a      	lsls	r2, r3, #28
 801df02:	d52f      	bpl.n	801df64 <__swbuf_r+0x84>
 801df04:	6923      	ldr	r3, [r4, #16]
 801df06:	b36b      	cbz	r3, 801df64 <__swbuf_r+0x84>
 801df08:	6923      	ldr	r3, [r4, #16]
 801df0a:	6820      	ldr	r0, [r4, #0]
 801df0c:	1ac0      	subs	r0, r0, r3
 801df0e:	6963      	ldr	r3, [r4, #20]
 801df10:	b2f6      	uxtb	r6, r6
 801df12:	4283      	cmp	r3, r0
 801df14:	4637      	mov	r7, r6
 801df16:	dc04      	bgt.n	801df22 <__swbuf_r+0x42>
 801df18:	4621      	mov	r1, r4
 801df1a:	4628      	mov	r0, r5
 801df1c:	f000 fff2 	bl	801ef04 <_fflush_r>
 801df20:	bb30      	cbnz	r0, 801df70 <__swbuf_r+0x90>
 801df22:	68a3      	ldr	r3, [r4, #8]
 801df24:	3b01      	subs	r3, #1
 801df26:	60a3      	str	r3, [r4, #8]
 801df28:	6823      	ldr	r3, [r4, #0]
 801df2a:	1c5a      	adds	r2, r3, #1
 801df2c:	6022      	str	r2, [r4, #0]
 801df2e:	701e      	strb	r6, [r3, #0]
 801df30:	6963      	ldr	r3, [r4, #20]
 801df32:	3001      	adds	r0, #1
 801df34:	4283      	cmp	r3, r0
 801df36:	d004      	beq.n	801df42 <__swbuf_r+0x62>
 801df38:	89a3      	ldrh	r3, [r4, #12]
 801df3a:	07db      	lsls	r3, r3, #31
 801df3c:	d506      	bpl.n	801df4c <__swbuf_r+0x6c>
 801df3e:	2e0a      	cmp	r6, #10
 801df40:	d104      	bne.n	801df4c <__swbuf_r+0x6c>
 801df42:	4621      	mov	r1, r4
 801df44:	4628      	mov	r0, r5
 801df46:	f000 ffdd 	bl	801ef04 <_fflush_r>
 801df4a:	b988      	cbnz	r0, 801df70 <__swbuf_r+0x90>
 801df4c:	4638      	mov	r0, r7
 801df4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801df50:	4b0a      	ldr	r3, [pc, #40]	; (801df7c <__swbuf_r+0x9c>)
 801df52:	429c      	cmp	r4, r3
 801df54:	d101      	bne.n	801df5a <__swbuf_r+0x7a>
 801df56:	68ac      	ldr	r4, [r5, #8]
 801df58:	e7cf      	b.n	801defa <__swbuf_r+0x1a>
 801df5a:	4b09      	ldr	r3, [pc, #36]	; (801df80 <__swbuf_r+0xa0>)
 801df5c:	429c      	cmp	r4, r3
 801df5e:	bf08      	it	eq
 801df60:	68ec      	ldreq	r4, [r5, #12]
 801df62:	e7ca      	b.n	801defa <__swbuf_r+0x1a>
 801df64:	4621      	mov	r1, r4
 801df66:	4628      	mov	r0, r5
 801df68:	f000 f81e 	bl	801dfa8 <__swsetup_r>
 801df6c:	2800      	cmp	r0, #0
 801df6e:	d0cb      	beq.n	801df08 <__swbuf_r+0x28>
 801df70:	f04f 37ff 	mov.w	r7, #4294967295
 801df74:	e7ea      	b.n	801df4c <__swbuf_r+0x6c>
 801df76:	bf00      	nop
 801df78:	08022ff4 	.word	0x08022ff4
 801df7c:	08023014 	.word	0x08023014
 801df80:	08022fd4 	.word	0x08022fd4

0801df84 <_write_r>:
 801df84:	b538      	push	{r3, r4, r5, lr}
 801df86:	4d07      	ldr	r5, [pc, #28]	; (801dfa4 <_write_r+0x20>)
 801df88:	4604      	mov	r4, r0
 801df8a:	4608      	mov	r0, r1
 801df8c:	4611      	mov	r1, r2
 801df8e:	2200      	movs	r2, #0
 801df90:	602a      	str	r2, [r5, #0]
 801df92:	461a      	mov	r2, r3
 801df94:	f7e5 fa3f 	bl	8003416 <_write>
 801df98:	1c43      	adds	r3, r0, #1
 801df9a:	d102      	bne.n	801dfa2 <_write_r+0x1e>
 801df9c:	682b      	ldr	r3, [r5, #0]
 801df9e:	b103      	cbz	r3, 801dfa2 <_write_r+0x1e>
 801dfa0:	6023      	str	r3, [r4, #0]
 801dfa2:	bd38      	pop	{r3, r4, r5, pc}
 801dfa4:	20008fd0 	.word	0x20008fd0

0801dfa8 <__swsetup_r>:
 801dfa8:	4b32      	ldr	r3, [pc, #200]	; (801e074 <__swsetup_r+0xcc>)
 801dfaa:	b570      	push	{r4, r5, r6, lr}
 801dfac:	681d      	ldr	r5, [r3, #0]
 801dfae:	4606      	mov	r6, r0
 801dfb0:	460c      	mov	r4, r1
 801dfb2:	b125      	cbz	r5, 801dfbe <__swsetup_r+0x16>
 801dfb4:	69ab      	ldr	r3, [r5, #24]
 801dfb6:	b913      	cbnz	r3, 801dfbe <__swsetup_r+0x16>
 801dfb8:	4628      	mov	r0, r5
 801dfba:	f7fd f819 	bl	801aff0 <__sinit>
 801dfbe:	4b2e      	ldr	r3, [pc, #184]	; (801e078 <__swsetup_r+0xd0>)
 801dfc0:	429c      	cmp	r4, r3
 801dfc2:	d10f      	bne.n	801dfe4 <__swsetup_r+0x3c>
 801dfc4:	686c      	ldr	r4, [r5, #4]
 801dfc6:	89a3      	ldrh	r3, [r4, #12]
 801dfc8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801dfcc:	0719      	lsls	r1, r3, #28
 801dfce:	d42c      	bmi.n	801e02a <__swsetup_r+0x82>
 801dfd0:	06dd      	lsls	r5, r3, #27
 801dfd2:	d411      	bmi.n	801dff8 <__swsetup_r+0x50>
 801dfd4:	2309      	movs	r3, #9
 801dfd6:	6033      	str	r3, [r6, #0]
 801dfd8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801dfdc:	81a3      	strh	r3, [r4, #12]
 801dfde:	f04f 30ff 	mov.w	r0, #4294967295
 801dfe2:	e03e      	b.n	801e062 <__swsetup_r+0xba>
 801dfe4:	4b25      	ldr	r3, [pc, #148]	; (801e07c <__swsetup_r+0xd4>)
 801dfe6:	429c      	cmp	r4, r3
 801dfe8:	d101      	bne.n	801dfee <__swsetup_r+0x46>
 801dfea:	68ac      	ldr	r4, [r5, #8]
 801dfec:	e7eb      	b.n	801dfc6 <__swsetup_r+0x1e>
 801dfee:	4b24      	ldr	r3, [pc, #144]	; (801e080 <__swsetup_r+0xd8>)
 801dff0:	429c      	cmp	r4, r3
 801dff2:	bf08      	it	eq
 801dff4:	68ec      	ldreq	r4, [r5, #12]
 801dff6:	e7e6      	b.n	801dfc6 <__swsetup_r+0x1e>
 801dff8:	0758      	lsls	r0, r3, #29
 801dffa:	d512      	bpl.n	801e022 <__swsetup_r+0x7a>
 801dffc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801dffe:	b141      	cbz	r1, 801e012 <__swsetup_r+0x6a>
 801e000:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e004:	4299      	cmp	r1, r3
 801e006:	d002      	beq.n	801e00e <__swsetup_r+0x66>
 801e008:	4630      	mov	r0, r6
 801e00a:	f7fd fc93 	bl	801b934 <_free_r>
 801e00e:	2300      	movs	r3, #0
 801e010:	6363      	str	r3, [r4, #52]	; 0x34
 801e012:	89a3      	ldrh	r3, [r4, #12]
 801e014:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801e018:	81a3      	strh	r3, [r4, #12]
 801e01a:	2300      	movs	r3, #0
 801e01c:	6063      	str	r3, [r4, #4]
 801e01e:	6923      	ldr	r3, [r4, #16]
 801e020:	6023      	str	r3, [r4, #0]
 801e022:	89a3      	ldrh	r3, [r4, #12]
 801e024:	f043 0308 	orr.w	r3, r3, #8
 801e028:	81a3      	strh	r3, [r4, #12]
 801e02a:	6923      	ldr	r3, [r4, #16]
 801e02c:	b94b      	cbnz	r3, 801e042 <__swsetup_r+0x9a>
 801e02e:	89a3      	ldrh	r3, [r4, #12]
 801e030:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801e034:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e038:	d003      	beq.n	801e042 <__swsetup_r+0x9a>
 801e03a:	4621      	mov	r1, r4
 801e03c:	4630      	mov	r0, r6
 801e03e:	f001 fc4f 	bl	801f8e0 <__smakebuf_r>
 801e042:	89a0      	ldrh	r0, [r4, #12]
 801e044:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e048:	f010 0301 	ands.w	r3, r0, #1
 801e04c:	d00a      	beq.n	801e064 <__swsetup_r+0xbc>
 801e04e:	2300      	movs	r3, #0
 801e050:	60a3      	str	r3, [r4, #8]
 801e052:	6963      	ldr	r3, [r4, #20]
 801e054:	425b      	negs	r3, r3
 801e056:	61a3      	str	r3, [r4, #24]
 801e058:	6923      	ldr	r3, [r4, #16]
 801e05a:	b943      	cbnz	r3, 801e06e <__swsetup_r+0xc6>
 801e05c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801e060:	d1ba      	bne.n	801dfd8 <__swsetup_r+0x30>
 801e062:	bd70      	pop	{r4, r5, r6, pc}
 801e064:	0781      	lsls	r1, r0, #30
 801e066:	bf58      	it	pl
 801e068:	6963      	ldrpl	r3, [r4, #20]
 801e06a:	60a3      	str	r3, [r4, #8]
 801e06c:	e7f4      	b.n	801e058 <__swsetup_r+0xb0>
 801e06e:	2000      	movs	r0, #0
 801e070:	e7f7      	b.n	801e062 <__swsetup_r+0xba>
 801e072:	bf00      	nop
 801e074:	200001fc 	.word	0x200001fc
 801e078:	08022ff4 	.word	0x08022ff4
 801e07c:	08023014 	.word	0x08023014
 801e080:	08022fd4 	.word	0x08022fd4

0801e084 <__assert_func>:
 801e084:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801e086:	4614      	mov	r4, r2
 801e088:	461a      	mov	r2, r3
 801e08a:	4b09      	ldr	r3, [pc, #36]	; (801e0b0 <__assert_func+0x2c>)
 801e08c:	681b      	ldr	r3, [r3, #0]
 801e08e:	4605      	mov	r5, r0
 801e090:	68d8      	ldr	r0, [r3, #12]
 801e092:	b14c      	cbz	r4, 801e0a8 <__assert_func+0x24>
 801e094:	4b07      	ldr	r3, [pc, #28]	; (801e0b4 <__assert_func+0x30>)
 801e096:	9100      	str	r1, [sp, #0]
 801e098:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801e09c:	4906      	ldr	r1, [pc, #24]	; (801e0b8 <__assert_func+0x34>)
 801e09e:	462b      	mov	r3, r5
 801e0a0:	f000 ff6c 	bl	801ef7c <fiprintf>
 801e0a4:	f7fc ff3e 	bl	801af24 <abort>
 801e0a8:	4b04      	ldr	r3, [pc, #16]	; (801e0bc <__assert_func+0x38>)
 801e0aa:	461c      	mov	r4, r3
 801e0ac:	e7f3      	b.n	801e096 <__assert_func+0x12>
 801e0ae:	bf00      	nop
 801e0b0:	200001fc 	.word	0x200001fc
 801e0b4:	08023234 	.word	0x08023234
 801e0b8:	08023241 	.word	0x08023241
 801e0bc:	0802326f 	.word	0x0802326f

0801e0c0 <_close_r>:
 801e0c0:	b538      	push	{r3, r4, r5, lr}
 801e0c2:	4d06      	ldr	r5, [pc, #24]	; (801e0dc <_close_r+0x1c>)
 801e0c4:	2300      	movs	r3, #0
 801e0c6:	4604      	mov	r4, r0
 801e0c8:	4608      	mov	r0, r1
 801e0ca:	602b      	str	r3, [r5, #0]
 801e0cc:	f7e5 f9bf 	bl	800344e <_close>
 801e0d0:	1c43      	adds	r3, r0, #1
 801e0d2:	d102      	bne.n	801e0da <_close_r+0x1a>
 801e0d4:	682b      	ldr	r3, [r5, #0]
 801e0d6:	b103      	cbz	r3, 801e0da <_close_r+0x1a>
 801e0d8:	6023      	str	r3, [r4, #0]
 801e0da:	bd38      	pop	{r3, r4, r5, pc}
 801e0dc:	20008fd0 	.word	0x20008fd0

0801e0e0 <div>:
 801e0e0:	2900      	cmp	r1, #0
 801e0e2:	b510      	push	{r4, lr}
 801e0e4:	fb91 f4f2 	sdiv	r4, r1, r2
 801e0e8:	fb02 1314 	mls	r3, r2, r4, r1
 801e0ec:	db06      	blt.n	801e0fc <div+0x1c>
 801e0ee:	2b00      	cmp	r3, #0
 801e0f0:	da01      	bge.n	801e0f6 <div+0x16>
 801e0f2:	3401      	adds	r4, #1
 801e0f4:	1a9b      	subs	r3, r3, r2
 801e0f6:	e9c0 4300 	strd	r4, r3, [r0]
 801e0fa:	bd10      	pop	{r4, pc}
 801e0fc:	2b00      	cmp	r3, #0
 801e0fe:	bfc4      	itt	gt
 801e100:	f104 34ff 	addgt.w	r4, r4, #4294967295
 801e104:	189b      	addgt	r3, r3, r2
 801e106:	e7f6      	b.n	801e0f6 <div+0x16>

0801e108 <quorem>:
 801e108:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e10c:	6903      	ldr	r3, [r0, #16]
 801e10e:	690c      	ldr	r4, [r1, #16]
 801e110:	42a3      	cmp	r3, r4
 801e112:	4607      	mov	r7, r0
 801e114:	f2c0 8081 	blt.w	801e21a <quorem+0x112>
 801e118:	3c01      	subs	r4, #1
 801e11a:	f101 0814 	add.w	r8, r1, #20
 801e11e:	f100 0514 	add.w	r5, r0, #20
 801e122:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e126:	9301      	str	r3, [sp, #4]
 801e128:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801e12c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e130:	3301      	adds	r3, #1
 801e132:	429a      	cmp	r2, r3
 801e134:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801e138:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801e13c:	fbb2 f6f3 	udiv	r6, r2, r3
 801e140:	d331      	bcc.n	801e1a6 <quorem+0x9e>
 801e142:	f04f 0e00 	mov.w	lr, #0
 801e146:	4640      	mov	r0, r8
 801e148:	46ac      	mov	ip, r5
 801e14a:	46f2      	mov	sl, lr
 801e14c:	f850 2b04 	ldr.w	r2, [r0], #4
 801e150:	b293      	uxth	r3, r2
 801e152:	fb06 e303 	mla	r3, r6, r3, lr
 801e156:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801e15a:	b29b      	uxth	r3, r3
 801e15c:	ebaa 0303 	sub.w	r3, sl, r3
 801e160:	0c12      	lsrs	r2, r2, #16
 801e162:	f8dc a000 	ldr.w	sl, [ip]
 801e166:	fb06 e202 	mla	r2, r6, r2, lr
 801e16a:	fa13 f38a 	uxtah	r3, r3, sl
 801e16e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801e172:	fa1f fa82 	uxth.w	sl, r2
 801e176:	f8dc 2000 	ldr.w	r2, [ip]
 801e17a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 801e17e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e182:	b29b      	uxth	r3, r3
 801e184:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e188:	4581      	cmp	r9, r0
 801e18a:	f84c 3b04 	str.w	r3, [ip], #4
 801e18e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801e192:	d2db      	bcs.n	801e14c <quorem+0x44>
 801e194:	f855 300b 	ldr.w	r3, [r5, fp]
 801e198:	b92b      	cbnz	r3, 801e1a6 <quorem+0x9e>
 801e19a:	9b01      	ldr	r3, [sp, #4]
 801e19c:	3b04      	subs	r3, #4
 801e19e:	429d      	cmp	r5, r3
 801e1a0:	461a      	mov	r2, r3
 801e1a2:	d32e      	bcc.n	801e202 <quorem+0xfa>
 801e1a4:	613c      	str	r4, [r7, #16]
 801e1a6:	4638      	mov	r0, r7
 801e1a8:	f001 fec0 	bl	801ff2c <__mcmp>
 801e1ac:	2800      	cmp	r0, #0
 801e1ae:	db24      	blt.n	801e1fa <quorem+0xf2>
 801e1b0:	3601      	adds	r6, #1
 801e1b2:	4628      	mov	r0, r5
 801e1b4:	f04f 0c00 	mov.w	ip, #0
 801e1b8:	f858 2b04 	ldr.w	r2, [r8], #4
 801e1bc:	f8d0 e000 	ldr.w	lr, [r0]
 801e1c0:	b293      	uxth	r3, r2
 801e1c2:	ebac 0303 	sub.w	r3, ip, r3
 801e1c6:	0c12      	lsrs	r2, r2, #16
 801e1c8:	fa13 f38e 	uxtah	r3, r3, lr
 801e1cc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801e1d0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801e1d4:	b29b      	uxth	r3, r3
 801e1d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801e1da:	45c1      	cmp	r9, r8
 801e1dc:	f840 3b04 	str.w	r3, [r0], #4
 801e1e0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801e1e4:	d2e8      	bcs.n	801e1b8 <quorem+0xb0>
 801e1e6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801e1ea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801e1ee:	b922      	cbnz	r2, 801e1fa <quorem+0xf2>
 801e1f0:	3b04      	subs	r3, #4
 801e1f2:	429d      	cmp	r5, r3
 801e1f4:	461a      	mov	r2, r3
 801e1f6:	d30a      	bcc.n	801e20e <quorem+0x106>
 801e1f8:	613c      	str	r4, [r7, #16]
 801e1fa:	4630      	mov	r0, r6
 801e1fc:	b003      	add	sp, #12
 801e1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e202:	6812      	ldr	r2, [r2, #0]
 801e204:	3b04      	subs	r3, #4
 801e206:	2a00      	cmp	r2, #0
 801e208:	d1cc      	bne.n	801e1a4 <quorem+0x9c>
 801e20a:	3c01      	subs	r4, #1
 801e20c:	e7c7      	b.n	801e19e <quorem+0x96>
 801e20e:	6812      	ldr	r2, [r2, #0]
 801e210:	3b04      	subs	r3, #4
 801e212:	2a00      	cmp	r2, #0
 801e214:	d1f0      	bne.n	801e1f8 <quorem+0xf0>
 801e216:	3c01      	subs	r4, #1
 801e218:	e7eb      	b.n	801e1f2 <quorem+0xea>
 801e21a:	2000      	movs	r0, #0
 801e21c:	e7ee      	b.n	801e1fc <quorem+0xf4>
	...

0801e220 <_dtoa_r>:
 801e220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e224:	ed2d 8b02 	vpush	{d8}
 801e228:	ec57 6b10 	vmov	r6, r7, d0
 801e22c:	b095      	sub	sp, #84	; 0x54
 801e22e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801e230:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 801e234:	9105      	str	r1, [sp, #20]
 801e236:	e9cd 6702 	strd	r6, r7, [sp, #8]
 801e23a:	4604      	mov	r4, r0
 801e23c:	9209      	str	r2, [sp, #36]	; 0x24
 801e23e:	930f      	str	r3, [sp, #60]	; 0x3c
 801e240:	b975      	cbnz	r5, 801e260 <_dtoa_r+0x40>
 801e242:	2010      	movs	r0, #16
 801e244:	f7fd f8b8 	bl	801b3b8 <malloc>
 801e248:	4602      	mov	r2, r0
 801e24a:	6260      	str	r0, [r4, #36]	; 0x24
 801e24c:	b920      	cbnz	r0, 801e258 <_dtoa_r+0x38>
 801e24e:	4bb2      	ldr	r3, [pc, #712]	; (801e518 <_dtoa_r+0x2f8>)
 801e250:	21ea      	movs	r1, #234	; 0xea
 801e252:	48b2      	ldr	r0, [pc, #712]	; (801e51c <_dtoa_r+0x2fc>)
 801e254:	f7ff ff16 	bl	801e084 <__assert_func>
 801e258:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801e25c:	6005      	str	r5, [r0, #0]
 801e25e:	60c5      	str	r5, [r0, #12]
 801e260:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e262:	6819      	ldr	r1, [r3, #0]
 801e264:	b151      	cbz	r1, 801e27c <_dtoa_r+0x5c>
 801e266:	685a      	ldr	r2, [r3, #4]
 801e268:	604a      	str	r2, [r1, #4]
 801e26a:	2301      	movs	r3, #1
 801e26c:	4093      	lsls	r3, r2
 801e26e:	608b      	str	r3, [r1, #8]
 801e270:	4620      	mov	r0, r4
 801e272:	f001 fbd3 	bl	801fa1c <_Bfree>
 801e276:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e278:	2200      	movs	r2, #0
 801e27a:	601a      	str	r2, [r3, #0]
 801e27c:	1e3b      	subs	r3, r7, #0
 801e27e:	bfb9      	ittee	lt
 801e280:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801e284:	9303      	strlt	r3, [sp, #12]
 801e286:	2300      	movge	r3, #0
 801e288:	f8c8 3000 	strge.w	r3, [r8]
 801e28c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 801e290:	4ba3      	ldr	r3, [pc, #652]	; (801e520 <_dtoa_r+0x300>)
 801e292:	bfbc      	itt	lt
 801e294:	2201      	movlt	r2, #1
 801e296:	f8c8 2000 	strlt.w	r2, [r8]
 801e29a:	ea33 0309 	bics.w	r3, r3, r9
 801e29e:	d11b      	bne.n	801e2d8 <_dtoa_r+0xb8>
 801e2a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e2a2:	f242 730f 	movw	r3, #9999	; 0x270f
 801e2a6:	6013      	str	r3, [r2, #0]
 801e2a8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801e2ac:	4333      	orrs	r3, r6
 801e2ae:	f000 857a 	beq.w	801eda6 <_dtoa_r+0xb86>
 801e2b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e2b4:	b963      	cbnz	r3, 801e2d0 <_dtoa_r+0xb0>
 801e2b6:	4b9b      	ldr	r3, [pc, #620]	; (801e524 <_dtoa_r+0x304>)
 801e2b8:	e024      	b.n	801e304 <_dtoa_r+0xe4>
 801e2ba:	4b9b      	ldr	r3, [pc, #620]	; (801e528 <_dtoa_r+0x308>)
 801e2bc:	9300      	str	r3, [sp, #0]
 801e2be:	3308      	adds	r3, #8
 801e2c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801e2c2:	6013      	str	r3, [r2, #0]
 801e2c4:	9800      	ldr	r0, [sp, #0]
 801e2c6:	b015      	add	sp, #84	; 0x54
 801e2c8:	ecbd 8b02 	vpop	{d8}
 801e2cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e2d0:	4b94      	ldr	r3, [pc, #592]	; (801e524 <_dtoa_r+0x304>)
 801e2d2:	9300      	str	r3, [sp, #0]
 801e2d4:	3303      	adds	r3, #3
 801e2d6:	e7f3      	b.n	801e2c0 <_dtoa_r+0xa0>
 801e2d8:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e2dc:	2200      	movs	r2, #0
 801e2de:	ec51 0b17 	vmov	r0, r1, d7
 801e2e2:	2300      	movs	r3, #0
 801e2e4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 801e2e8:	f7e2 fc0e 	bl	8000b08 <__aeabi_dcmpeq>
 801e2ec:	4680      	mov	r8, r0
 801e2ee:	b158      	cbz	r0, 801e308 <_dtoa_r+0xe8>
 801e2f0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801e2f2:	2301      	movs	r3, #1
 801e2f4:	6013      	str	r3, [r2, #0]
 801e2f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e2f8:	2b00      	cmp	r3, #0
 801e2fa:	f000 8551 	beq.w	801eda0 <_dtoa_r+0xb80>
 801e2fe:	488b      	ldr	r0, [pc, #556]	; (801e52c <_dtoa_r+0x30c>)
 801e300:	6018      	str	r0, [r3, #0]
 801e302:	1e43      	subs	r3, r0, #1
 801e304:	9300      	str	r3, [sp, #0]
 801e306:	e7dd      	b.n	801e2c4 <_dtoa_r+0xa4>
 801e308:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 801e30c:	aa12      	add	r2, sp, #72	; 0x48
 801e30e:	a913      	add	r1, sp, #76	; 0x4c
 801e310:	4620      	mov	r0, r4
 801e312:	f001 ff2b 	bl	802016c <__d2b>
 801e316:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801e31a:	4683      	mov	fp, r0
 801e31c:	2d00      	cmp	r5, #0
 801e31e:	d07c      	beq.n	801e41a <_dtoa_r+0x1fa>
 801e320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801e322:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 801e326:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e32a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 801e32e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 801e332:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801e336:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801e33a:	4b7d      	ldr	r3, [pc, #500]	; (801e530 <_dtoa_r+0x310>)
 801e33c:	2200      	movs	r2, #0
 801e33e:	4630      	mov	r0, r6
 801e340:	4639      	mov	r1, r7
 801e342:	f7e1 ffc1 	bl	80002c8 <__aeabi_dsub>
 801e346:	a36e      	add	r3, pc, #440	; (adr r3, 801e500 <_dtoa_r+0x2e0>)
 801e348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e34c:	f7e2 f974 	bl	8000638 <__aeabi_dmul>
 801e350:	a36d      	add	r3, pc, #436	; (adr r3, 801e508 <_dtoa_r+0x2e8>)
 801e352:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e356:	f7e1 ffb9 	bl	80002cc <__adddf3>
 801e35a:	4606      	mov	r6, r0
 801e35c:	4628      	mov	r0, r5
 801e35e:	460f      	mov	r7, r1
 801e360:	f7e2 f900 	bl	8000564 <__aeabi_i2d>
 801e364:	a36a      	add	r3, pc, #424	; (adr r3, 801e510 <_dtoa_r+0x2f0>)
 801e366:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e36a:	f7e2 f965 	bl	8000638 <__aeabi_dmul>
 801e36e:	4602      	mov	r2, r0
 801e370:	460b      	mov	r3, r1
 801e372:	4630      	mov	r0, r6
 801e374:	4639      	mov	r1, r7
 801e376:	f7e1 ffa9 	bl	80002cc <__adddf3>
 801e37a:	4606      	mov	r6, r0
 801e37c:	460f      	mov	r7, r1
 801e37e:	f7e2 fc0b 	bl	8000b98 <__aeabi_d2iz>
 801e382:	2200      	movs	r2, #0
 801e384:	4682      	mov	sl, r0
 801e386:	2300      	movs	r3, #0
 801e388:	4630      	mov	r0, r6
 801e38a:	4639      	mov	r1, r7
 801e38c:	f7e2 fbc6 	bl	8000b1c <__aeabi_dcmplt>
 801e390:	b148      	cbz	r0, 801e3a6 <_dtoa_r+0x186>
 801e392:	4650      	mov	r0, sl
 801e394:	f7e2 f8e6 	bl	8000564 <__aeabi_i2d>
 801e398:	4632      	mov	r2, r6
 801e39a:	463b      	mov	r3, r7
 801e39c:	f7e2 fbb4 	bl	8000b08 <__aeabi_dcmpeq>
 801e3a0:	b908      	cbnz	r0, 801e3a6 <_dtoa_r+0x186>
 801e3a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e3a6:	f1ba 0f16 	cmp.w	sl, #22
 801e3aa:	d854      	bhi.n	801e456 <_dtoa_r+0x236>
 801e3ac:	4b61      	ldr	r3, [pc, #388]	; (801e534 <_dtoa_r+0x314>)
 801e3ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e3b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e3b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e3ba:	f7e2 fbaf 	bl	8000b1c <__aeabi_dcmplt>
 801e3be:	2800      	cmp	r0, #0
 801e3c0:	d04b      	beq.n	801e45a <_dtoa_r+0x23a>
 801e3c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e3c6:	2300      	movs	r3, #0
 801e3c8:	930e      	str	r3, [sp, #56]	; 0x38
 801e3ca:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801e3cc:	1b5d      	subs	r5, r3, r5
 801e3ce:	1e6b      	subs	r3, r5, #1
 801e3d0:	9304      	str	r3, [sp, #16]
 801e3d2:	bf43      	ittte	mi
 801e3d4:	2300      	movmi	r3, #0
 801e3d6:	f1c5 0801 	rsbmi	r8, r5, #1
 801e3da:	9304      	strmi	r3, [sp, #16]
 801e3dc:	f04f 0800 	movpl.w	r8, #0
 801e3e0:	f1ba 0f00 	cmp.w	sl, #0
 801e3e4:	db3b      	blt.n	801e45e <_dtoa_r+0x23e>
 801e3e6:	9b04      	ldr	r3, [sp, #16]
 801e3e8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 801e3ec:	4453      	add	r3, sl
 801e3ee:	9304      	str	r3, [sp, #16]
 801e3f0:	2300      	movs	r3, #0
 801e3f2:	9306      	str	r3, [sp, #24]
 801e3f4:	9b05      	ldr	r3, [sp, #20]
 801e3f6:	2b09      	cmp	r3, #9
 801e3f8:	d869      	bhi.n	801e4ce <_dtoa_r+0x2ae>
 801e3fa:	2b05      	cmp	r3, #5
 801e3fc:	bfc4      	itt	gt
 801e3fe:	3b04      	subgt	r3, #4
 801e400:	9305      	strgt	r3, [sp, #20]
 801e402:	9b05      	ldr	r3, [sp, #20]
 801e404:	f1a3 0302 	sub.w	r3, r3, #2
 801e408:	bfcc      	ite	gt
 801e40a:	2500      	movgt	r5, #0
 801e40c:	2501      	movle	r5, #1
 801e40e:	2b03      	cmp	r3, #3
 801e410:	d869      	bhi.n	801e4e6 <_dtoa_r+0x2c6>
 801e412:	e8df f003 	tbb	[pc, r3]
 801e416:	4e2c      	.short	0x4e2c
 801e418:	5a4c      	.short	0x5a4c
 801e41a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 801e41e:	441d      	add	r5, r3
 801e420:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801e424:	2b20      	cmp	r3, #32
 801e426:	bfc1      	itttt	gt
 801e428:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 801e42c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801e430:	fa09 f303 	lslgt.w	r3, r9, r3
 801e434:	fa26 f000 	lsrgt.w	r0, r6, r0
 801e438:	bfda      	itte	le
 801e43a:	f1c3 0320 	rsble	r3, r3, #32
 801e43e:	fa06 f003 	lslle.w	r0, r6, r3
 801e442:	4318      	orrgt	r0, r3
 801e444:	f7e2 f87e 	bl	8000544 <__aeabi_ui2d>
 801e448:	2301      	movs	r3, #1
 801e44a:	4606      	mov	r6, r0
 801e44c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801e450:	3d01      	subs	r5, #1
 801e452:	9310      	str	r3, [sp, #64]	; 0x40
 801e454:	e771      	b.n	801e33a <_dtoa_r+0x11a>
 801e456:	2301      	movs	r3, #1
 801e458:	e7b6      	b.n	801e3c8 <_dtoa_r+0x1a8>
 801e45a:	900e      	str	r0, [sp, #56]	; 0x38
 801e45c:	e7b5      	b.n	801e3ca <_dtoa_r+0x1aa>
 801e45e:	f1ca 0300 	rsb	r3, sl, #0
 801e462:	9306      	str	r3, [sp, #24]
 801e464:	2300      	movs	r3, #0
 801e466:	eba8 080a 	sub.w	r8, r8, sl
 801e46a:	930d      	str	r3, [sp, #52]	; 0x34
 801e46c:	e7c2      	b.n	801e3f4 <_dtoa_r+0x1d4>
 801e46e:	2300      	movs	r3, #0
 801e470:	9308      	str	r3, [sp, #32]
 801e472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e474:	2b00      	cmp	r3, #0
 801e476:	dc39      	bgt.n	801e4ec <_dtoa_r+0x2cc>
 801e478:	f04f 0901 	mov.w	r9, #1
 801e47c:	f8cd 9004 	str.w	r9, [sp, #4]
 801e480:	464b      	mov	r3, r9
 801e482:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 801e486:	6a60      	ldr	r0, [r4, #36]	; 0x24
 801e488:	2200      	movs	r2, #0
 801e48a:	6042      	str	r2, [r0, #4]
 801e48c:	2204      	movs	r2, #4
 801e48e:	f102 0614 	add.w	r6, r2, #20
 801e492:	429e      	cmp	r6, r3
 801e494:	6841      	ldr	r1, [r0, #4]
 801e496:	d92f      	bls.n	801e4f8 <_dtoa_r+0x2d8>
 801e498:	4620      	mov	r0, r4
 801e49a:	f001 fa7f 	bl	801f99c <_Balloc>
 801e49e:	9000      	str	r0, [sp, #0]
 801e4a0:	2800      	cmp	r0, #0
 801e4a2:	d14b      	bne.n	801e53c <_dtoa_r+0x31c>
 801e4a4:	4b24      	ldr	r3, [pc, #144]	; (801e538 <_dtoa_r+0x318>)
 801e4a6:	4602      	mov	r2, r0
 801e4a8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801e4ac:	e6d1      	b.n	801e252 <_dtoa_r+0x32>
 801e4ae:	2301      	movs	r3, #1
 801e4b0:	e7de      	b.n	801e470 <_dtoa_r+0x250>
 801e4b2:	2300      	movs	r3, #0
 801e4b4:	9308      	str	r3, [sp, #32]
 801e4b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e4b8:	eb0a 0903 	add.w	r9, sl, r3
 801e4bc:	f109 0301 	add.w	r3, r9, #1
 801e4c0:	2b01      	cmp	r3, #1
 801e4c2:	9301      	str	r3, [sp, #4]
 801e4c4:	bfb8      	it	lt
 801e4c6:	2301      	movlt	r3, #1
 801e4c8:	e7dd      	b.n	801e486 <_dtoa_r+0x266>
 801e4ca:	2301      	movs	r3, #1
 801e4cc:	e7f2      	b.n	801e4b4 <_dtoa_r+0x294>
 801e4ce:	2501      	movs	r5, #1
 801e4d0:	2300      	movs	r3, #0
 801e4d2:	9305      	str	r3, [sp, #20]
 801e4d4:	9508      	str	r5, [sp, #32]
 801e4d6:	f04f 39ff 	mov.w	r9, #4294967295
 801e4da:	2200      	movs	r2, #0
 801e4dc:	f8cd 9004 	str.w	r9, [sp, #4]
 801e4e0:	2312      	movs	r3, #18
 801e4e2:	9209      	str	r2, [sp, #36]	; 0x24
 801e4e4:	e7cf      	b.n	801e486 <_dtoa_r+0x266>
 801e4e6:	2301      	movs	r3, #1
 801e4e8:	9308      	str	r3, [sp, #32]
 801e4ea:	e7f4      	b.n	801e4d6 <_dtoa_r+0x2b6>
 801e4ec:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 801e4f0:	f8cd 9004 	str.w	r9, [sp, #4]
 801e4f4:	464b      	mov	r3, r9
 801e4f6:	e7c6      	b.n	801e486 <_dtoa_r+0x266>
 801e4f8:	3101      	adds	r1, #1
 801e4fa:	6041      	str	r1, [r0, #4]
 801e4fc:	0052      	lsls	r2, r2, #1
 801e4fe:	e7c6      	b.n	801e48e <_dtoa_r+0x26e>
 801e500:	636f4361 	.word	0x636f4361
 801e504:	3fd287a7 	.word	0x3fd287a7
 801e508:	8b60c8b3 	.word	0x8b60c8b3
 801e50c:	3fc68a28 	.word	0x3fc68a28
 801e510:	509f79fb 	.word	0x509f79fb
 801e514:	3fd34413 	.word	0x3fd34413
 801e518:	08023038 	.word	0x08023038
 801e51c:	0802327d 	.word	0x0802327d
 801e520:	7ff00000 	.word	0x7ff00000
 801e524:	08023279 	.word	0x08023279
 801e528:	08023270 	.word	0x08023270
 801e52c:	080234e2 	.word	0x080234e2
 801e530:	3ff80000 	.word	0x3ff80000
 801e534:	080233f8 	.word	0x080233f8
 801e538:	080232dc 	.word	0x080232dc
 801e53c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801e53e:	9a00      	ldr	r2, [sp, #0]
 801e540:	601a      	str	r2, [r3, #0]
 801e542:	9b01      	ldr	r3, [sp, #4]
 801e544:	2b0e      	cmp	r3, #14
 801e546:	f200 80ad 	bhi.w	801e6a4 <_dtoa_r+0x484>
 801e54a:	2d00      	cmp	r5, #0
 801e54c:	f000 80aa 	beq.w	801e6a4 <_dtoa_r+0x484>
 801e550:	f1ba 0f00 	cmp.w	sl, #0
 801e554:	dd36      	ble.n	801e5c4 <_dtoa_r+0x3a4>
 801e556:	4ac3      	ldr	r2, [pc, #780]	; (801e864 <_dtoa_r+0x644>)
 801e558:	f00a 030f 	and.w	r3, sl, #15
 801e55c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801e560:	ed93 7b00 	vldr	d7, [r3]
 801e564:	f41a 7f80 	tst.w	sl, #256	; 0x100
 801e568:	ea4f 172a 	mov.w	r7, sl, asr #4
 801e56c:	eeb0 8a47 	vmov.f32	s16, s14
 801e570:	eef0 8a67 	vmov.f32	s17, s15
 801e574:	d016      	beq.n	801e5a4 <_dtoa_r+0x384>
 801e576:	4bbc      	ldr	r3, [pc, #752]	; (801e868 <_dtoa_r+0x648>)
 801e578:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e57c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801e580:	f7e2 f984 	bl	800088c <__aeabi_ddiv>
 801e584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e588:	f007 070f 	and.w	r7, r7, #15
 801e58c:	2503      	movs	r5, #3
 801e58e:	4eb6      	ldr	r6, [pc, #728]	; (801e868 <_dtoa_r+0x648>)
 801e590:	b957      	cbnz	r7, 801e5a8 <_dtoa_r+0x388>
 801e592:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801e596:	ec53 2b18 	vmov	r2, r3, d8
 801e59a:	f7e2 f977 	bl	800088c <__aeabi_ddiv>
 801e59e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e5a2:	e029      	b.n	801e5f8 <_dtoa_r+0x3d8>
 801e5a4:	2502      	movs	r5, #2
 801e5a6:	e7f2      	b.n	801e58e <_dtoa_r+0x36e>
 801e5a8:	07f9      	lsls	r1, r7, #31
 801e5aa:	d508      	bpl.n	801e5be <_dtoa_r+0x39e>
 801e5ac:	ec51 0b18 	vmov	r0, r1, d8
 801e5b0:	e9d6 2300 	ldrd	r2, r3, [r6]
 801e5b4:	f7e2 f840 	bl	8000638 <__aeabi_dmul>
 801e5b8:	ec41 0b18 	vmov	d8, r0, r1
 801e5bc:	3501      	adds	r5, #1
 801e5be:	107f      	asrs	r7, r7, #1
 801e5c0:	3608      	adds	r6, #8
 801e5c2:	e7e5      	b.n	801e590 <_dtoa_r+0x370>
 801e5c4:	f000 80a6 	beq.w	801e714 <_dtoa_r+0x4f4>
 801e5c8:	f1ca 0600 	rsb	r6, sl, #0
 801e5cc:	4ba5      	ldr	r3, [pc, #660]	; (801e864 <_dtoa_r+0x644>)
 801e5ce:	4fa6      	ldr	r7, [pc, #664]	; (801e868 <_dtoa_r+0x648>)
 801e5d0:	f006 020f 	and.w	r2, r6, #15
 801e5d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e5dc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801e5e0:	f7e2 f82a 	bl	8000638 <__aeabi_dmul>
 801e5e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e5e8:	1136      	asrs	r6, r6, #4
 801e5ea:	2300      	movs	r3, #0
 801e5ec:	2502      	movs	r5, #2
 801e5ee:	2e00      	cmp	r6, #0
 801e5f0:	f040 8085 	bne.w	801e6fe <_dtoa_r+0x4de>
 801e5f4:	2b00      	cmp	r3, #0
 801e5f6:	d1d2      	bne.n	801e59e <_dtoa_r+0x37e>
 801e5f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801e5fa:	2b00      	cmp	r3, #0
 801e5fc:	f000 808c 	beq.w	801e718 <_dtoa_r+0x4f8>
 801e600:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e604:	4b99      	ldr	r3, [pc, #612]	; (801e86c <_dtoa_r+0x64c>)
 801e606:	2200      	movs	r2, #0
 801e608:	4630      	mov	r0, r6
 801e60a:	4639      	mov	r1, r7
 801e60c:	f7e2 fa86 	bl	8000b1c <__aeabi_dcmplt>
 801e610:	2800      	cmp	r0, #0
 801e612:	f000 8081 	beq.w	801e718 <_dtoa_r+0x4f8>
 801e616:	9b01      	ldr	r3, [sp, #4]
 801e618:	2b00      	cmp	r3, #0
 801e61a:	d07d      	beq.n	801e718 <_dtoa_r+0x4f8>
 801e61c:	f1b9 0f00 	cmp.w	r9, #0
 801e620:	dd3c      	ble.n	801e69c <_dtoa_r+0x47c>
 801e622:	f10a 33ff 	add.w	r3, sl, #4294967295
 801e626:	9307      	str	r3, [sp, #28]
 801e628:	2200      	movs	r2, #0
 801e62a:	4b91      	ldr	r3, [pc, #580]	; (801e870 <_dtoa_r+0x650>)
 801e62c:	4630      	mov	r0, r6
 801e62e:	4639      	mov	r1, r7
 801e630:	f7e2 f802 	bl	8000638 <__aeabi_dmul>
 801e634:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e638:	3501      	adds	r5, #1
 801e63a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 801e63e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e642:	4628      	mov	r0, r5
 801e644:	f7e1 ff8e 	bl	8000564 <__aeabi_i2d>
 801e648:	4632      	mov	r2, r6
 801e64a:	463b      	mov	r3, r7
 801e64c:	f7e1 fff4 	bl	8000638 <__aeabi_dmul>
 801e650:	4b88      	ldr	r3, [pc, #544]	; (801e874 <_dtoa_r+0x654>)
 801e652:	2200      	movs	r2, #0
 801e654:	f7e1 fe3a 	bl	80002cc <__adddf3>
 801e658:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801e65c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801e660:	9303      	str	r3, [sp, #12]
 801e662:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e664:	2b00      	cmp	r3, #0
 801e666:	d15c      	bne.n	801e722 <_dtoa_r+0x502>
 801e668:	4b83      	ldr	r3, [pc, #524]	; (801e878 <_dtoa_r+0x658>)
 801e66a:	2200      	movs	r2, #0
 801e66c:	4630      	mov	r0, r6
 801e66e:	4639      	mov	r1, r7
 801e670:	f7e1 fe2a 	bl	80002c8 <__aeabi_dsub>
 801e674:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e678:	4606      	mov	r6, r0
 801e67a:	460f      	mov	r7, r1
 801e67c:	f7e2 fa6c 	bl	8000b58 <__aeabi_dcmpgt>
 801e680:	2800      	cmp	r0, #0
 801e682:	f040 8296 	bne.w	801ebb2 <_dtoa_r+0x992>
 801e686:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801e68a:	4630      	mov	r0, r6
 801e68c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801e690:	4639      	mov	r1, r7
 801e692:	f7e2 fa43 	bl	8000b1c <__aeabi_dcmplt>
 801e696:	2800      	cmp	r0, #0
 801e698:	f040 8288 	bne.w	801ebac <_dtoa_r+0x98c>
 801e69c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801e6a0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801e6a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801e6a6:	2b00      	cmp	r3, #0
 801e6a8:	f2c0 8158 	blt.w	801e95c <_dtoa_r+0x73c>
 801e6ac:	f1ba 0f0e 	cmp.w	sl, #14
 801e6b0:	f300 8154 	bgt.w	801e95c <_dtoa_r+0x73c>
 801e6b4:	4b6b      	ldr	r3, [pc, #428]	; (801e864 <_dtoa_r+0x644>)
 801e6b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801e6ba:	e9d3 8900 	ldrd	r8, r9, [r3]
 801e6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e6c0:	2b00      	cmp	r3, #0
 801e6c2:	f280 80e3 	bge.w	801e88c <_dtoa_r+0x66c>
 801e6c6:	9b01      	ldr	r3, [sp, #4]
 801e6c8:	2b00      	cmp	r3, #0
 801e6ca:	f300 80df 	bgt.w	801e88c <_dtoa_r+0x66c>
 801e6ce:	f040 826d 	bne.w	801ebac <_dtoa_r+0x98c>
 801e6d2:	4b69      	ldr	r3, [pc, #420]	; (801e878 <_dtoa_r+0x658>)
 801e6d4:	2200      	movs	r2, #0
 801e6d6:	4640      	mov	r0, r8
 801e6d8:	4649      	mov	r1, r9
 801e6da:	f7e1 ffad 	bl	8000638 <__aeabi_dmul>
 801e6de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801e6e2:	f7e2 fa2f 	bl	8000b44 <__aeabi_dcmpge>
 801e6e6:	9e01      	ldr	r6, [sp, #4]
 801e6e8:	4637      	mov	r7, r6
 801e6ea:	2800      	cmp	r0, #0
 801e6ec:	f040 8243 	bne.w	801eb76 <_dtoa_r+0x956>
 801e6f0:	9d00      	ldr	r5, [sp, #0]
 801e6f2:	2331      	movs	r3, #49	; 0x31
 801e6f4:	f805 3b01 	strb.w	r3, [r5], #1
 801e6f8:	f10a 0a01 	add.w	sl, sl, #1
 801e6fc:	e23f      	b.n	801eb7e <_dtoa_r+0x95e>
 801e6fe:	07f2      	lsls	r2, r6, #31
 801e700:	d505      	bpl.n	801e70e <_dtoa_r+0x4ee>
 801e702:	e9d7 2300 	ldrd	r2, r3, [r7]
 801e706:	f7e1 ff97 	bl	8000638 <__aeabi_dmul>
 801e70a:	3501      	adds	r5, #1
 801e70c:	2301      	movs	r3, #1
 801e70e:	1076      	asrs	r6, r6, #1
 801e710:	3708      	adds	r7, #8
 801e712:	e76c      	b.n	801e5ee <_dtoa_r+0x3ce>
 801e714:	2502      	movs	r5, #2
 801e716:	e76f      	b.n	801e5f8 <_dtoa_r+0x3d8>
 801e718:	9b01      	ldr	r3, [sp, #4]
 801e71a:	f8cd a01c 	str.w	sl, [sp, #28]
 801e71e:	930c      	str	r3, [sp, #48]	; 0x30
 801e720:	e78d      	b.n	801e63e <_dtoa_r+0x41e>
 801e722:	9900      	ldr	r1, [sp, #0]
 801e724:	980c      	ldr	r0, [sp, #48]	; 0x30
 801e726:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e728:	4b4e      	ldr	r3, [pc, #312]	; (801e864 <_dtoa_r+0x644>)
 801e72a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801e72e:	4401      	add	r1, r0
 801e730:	9102      	str	r1, [sp, #8]
 801e732:	9908      	ldr	r1, [sp, #32]
 801e734:	eeb0 8a47 	vmov.f32	s16, s14
 801e738:	eef0 8a67 	vmov.f32	s17, s15
 801e73c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801e740:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801e744:	2900      	cmp	r1, #0
 801e746:	d045      	beq.n	801e7d4 <_dtoa_r+0x5b4>
 801e748:	494c      	ldr	r1, [pc, #304]	; (801e87c <_dtoa_r+0x65c>)
 801e74a:	2000      	movs	r0, #0
 801e74c:	f7e2 f89e 	bl	800088c <__aeabi_ddiv>
 801e750:	ec53 2b18 	vmov	r2, r3, d8
 801e754:	f7e1 fdb8 	bl	80002c8 <__aeabi_dsub>
 801e758:	9d00      	ldr	r5, [sp, #0]
 801e75a:	ec41 0b18 	vmov	d8, r0, r1
 801e75e:	4639      	mov	r1, r7
 801e760:	4630      	mov	r0, r6
 801e762:	f7e2 fa19 	bl	8000b98 <__aeabi_d2iz>
 801e766:	900c      	str	r0, [sp, #48]	; 0x30
 801e768:	f7e1 fefc 	bl	8000564 <__aeabi_i2d>
 801e76c:	4602      	mov	r2, r0
 801e76e:	460b      	mov	r3, r1
 801e770:	4630      	mov	r0, r6
 801e772:	4639      	mov	r1, r7
 801e774:	f7e1 fda8 	bl	80002c8 <__aeabi_dsub>
 801e778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801e77a:	3330      	adds	r3, #48	; 0x30
 801e77c:	f805 3b01 	strb.w	r3, [r5], #1
 801e780:	ec53 2b18 	vmov	r2, r3, d8
 801e784:	4606      	mov	r6, r0
 801e786:	460f      	mov	r7, r1
 801e788:	f7e2 f9c8 	bl	8000b1c <__aeabi_dcmplt>
 801e78c:	2800      	cmp	r0, #0
 801e78e:	d165      	bne.n	801e85c <_dtoa_r+0x63c>
 801e790:	4632      	mov	r2, r6
 801e792:	463b      	mov	r3, r7
 801e794:	4935      	ldr	r1, [pc, #212]	; (801e86c <_dtoa_r+0x64c>)
 801e796:	2000      	movs	r0, #0
 801e798:	f7e1 fd96 	bl	80002c8 <__aeabi_dsub>
 801e79c:	ec53 2b18 	vmov	r2, r3, d8
 801e7a0:	f7e2 f9bc 	bl	8000b1c <__aeabi_dcmplt>
 801e7a4:	2800      	cmp	r0, #0
 801e7a6:	f040 80b9 	bne.w	801e91c <_dtoa_r+0x6fc>
 801e7aa:	9b02      	ldr	r3, [sp, #8]
 801e7ac:	429d      	cmp	r5, r3
 801e7ae:	f43f af75 	beq.w	801e69c <_dtoa_r+0x47c>
 801e7b2:	4b2f      	ldr	r3, [pc, #188]	; (801e870 <_dtoa_r+0x650>)
 801e7b4:	ec51 0b18 	vmov	r0, r1, d8
 801e7b8:	2200      	movs	r2, #0
 801e7ba:	f7e1 ff3d 	bl	8000638 <__aeabi_dmul>
 801e7be:	4b2c      	ldr	r3, [pc, #176]	; (801e870 <_dtoa_r+0x650>)
 801e7c0:	ec41 0b18 	vmov	d8, r0, r1
 801e7c4:	2200      	movs	r2, #0
 801e7c6:	4630      	mov	r0, r6
 801e7c8:	4639      	mov	r1, r7
 801e7ca:	f7e1 ff35 	bl	8000638 <__aeabi_dmul>
 801e7ce:	4606      	mov	r6, r0
 801e7d0:	460f      	mov	r7, r1
 801e7d2:	e7c4      	b.n	801e75e <_dtoa_r+0x53e>
 801e7d4:	ec51 0b17 	vmov	r0, r1, d7
 801e7d8:	f7e1 ff2e 	bl	8000638 <__aeabi_dmul>
 801e7dc:	9b02      	ldr	r3, [sp, #8]
 801e7de:	9d00      	ldr	r5, [sp, #0]
 801e7e0:	930c      	str	r3, [sp, #48]	; 0x30
 801e7e2:	ec41 0b18 	vmov	d8, r0, r1
 801e7e6:	4639      	mov	r1, r7
 801e7e8:	4630      	mov	r0, r6
 801e7ea:	f7e2 f9d5 	bl	8000b98 <__aeabi_d2iz>
 801e7ee:	9011      	str	r0, [sp, #68]	; 0x44
 801e7f0:	f7e1 feb8 	bl	8000564 <__aeabi_i2d>
 801e7f4:	4602      	mov	r2, r0
 801e7f6:	460b      	mov	r3, r1
 801e7f8:	4630      	mov	r0, r6
 801e7fa:	4639      	mov	r1, r7
 801e7fc:	f7e1 fd64 	bl	80002c8 <__aeabi_dsub>
 801e800:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801e802:	3330      	adds	r3, #48	; 0x30
 801e804:	f805 3b01 	strb.w	r3, [r5], #1
 801e808:	9b02      	ldr	r3, [sp, #8]
 801e80a:	429d      	cmp	r5, r3
 801e80c:	4606      	mov	r6, r0
 801e80e:	460f      	mov	r7, r1
 801e810:	f04f 0200 	mov.w	r2, #0
 801e814:	d134      	bne.n	801e880 <_dtoa_r+0x660>
 801e816:	4b19      	ldr	r3, [pc, #100]	; (801e87c <_dtoa_r+0x65c>)
 801e818:	ec51 0b18 	vmov	r0, r1, d8
 801e81c:	f7e1 fd56 	bl	80002cc <__adddf3>
 801e820:	4602      	mov	r2, r0
 801e822:	460b      	mov	r3, r1
 801e824:	4630      	mov	r0, r6
 801e826:	4639      	mov	r1, r7
 801e828:	f7e2 f996 	bl	8000b58 <__aeabi_dcmpgt>
 801e82c:	2800      	cmp	r0, #0
 801e82e:	d175      	bne.n	801e91c <_dtoa_r+0x6fc>
 801e830:	ec53 2b18 	vmov	r2, r3, d8
 801e834:	4911      	ldr	r1, [pc, #68]	; (801e87c <_dtoa_r+0x65c>)
 801e836:	2000      	movs	r0, #0
 801e838:	f7e1 fd46 	bl	80002c8 <__aeabi_dsub>
 801e83c:	4602      	mov	r2, r0
 801e83e:	460b      	mov	r3, r1
 801e840:	4630      	mov	r0, r6
 801e842:	4639      	mov	r1, r7
 801e844:	f7e2 f96a 	bl	8000b1c <__aeabi_dcmplt>
 801e848:	2800      	cmp	r0, #0
 801e84a:	f43f af27 	beq.w	801e69c <_dtoa_r+0x47c>
 801e84e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801e850:	1e6b      	subs	r3, r5, #1
 801e852:	930c      	str	r3, [sp, #48]	; 0x30
 801e854:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801e858:	2b30      	cmp	r3, #48	; 0x30
 801e85a:	d0f8      	beq.n	801e84e <_dtoa_r+0x62e>
 801e85c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801e860:	e04a      	b.n	801e8f8 <_dtoa_r+0x6d8>
 801e862:	bf00      	nop
 801e864:	080233f8 	.word	0x080233f8
 801e868:	080233d0 	.word	0x080233d0
 801e86c:	3ff00000 	.word	0x3ff00000
 801e870:	40240000 	.word	0x40240000
 801e874:	401c0000 	.word	0x401c0000
 801e878:	40140000 	.word	0x40140000
 801e87c:	3fe00000 	.word	0x3fe00000
 801e880:	4baf      	ldr	r3, [pc, #700]	; (801eb40 <_dtoa_r+0x920>)
 801e882:	f7e1 fed9 	bl	8000638 <__aeabi_dmul>
 801e886:	4606      	mov	r6, r0
 801e888:	460f      	mov	r7, r1
 801e88a:	e7ac      	b.n	801e7e6 <_dtoa_r+0x5c6>
 801e88c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801e890:	9d00      	ldr	r5, [sp, #0]
 801e892:	4642      	mov	r2, r8
 801e894:	464b      	mov	r3, r9
 801e896:	4630      	mov	r0, r6
 801e898:	4639      	mov	r1, r7
 801e89a:	f7e1 fff7 	bl	800088c <__aeabi_ddiv>
 801e89e:	f7e2 f97b 	bl	8000b98 <__aeabi_d2iz>
 801e8a2:	9002      	str	r0, [sp, #8]
 801e8a4:	f7e1 fe5e 	bl	8000564 <__aeabi_i2d>
 801e8a8:	4642      	mov	r2, r8
 801e8aa:	464b      	mov	r3, r9
 801e8ac:	f7e1 fec4 	bl	8000638 <__aeabi_dmul>
 801e8b0:	4602      	mov	r2, r0
 801e8b2:	460b      	mov	r3, r1
 801e8b4:	4630      	mov	r0, r6
 801e8b6:	4639      	mov	r1, r7
 801e8b8:	f7e1 fd06 	bl	80002c8 <__aeabi_dsub>
 801e8bc:	9e02      	ldr	r6, [sp, #8]
 801e8be:	9f01      	ldr	r7, [sp, #4]
 801e8c0:	3630      	adds	r6, #48	; 0x30
 801e8c2:	f805 6b01 	strb.w	r6, [r5], #1
 801e8c6:	9e00      	ldr	r6, [sp, #0]
 801e8c8:	1bae      	subs	r6, r5, r6
 801e8ca:	42b7      	cmp	r7, r6
 801e8cc:	4602      	mov	r2, r0
 801e8ce:	460b      	mov	r3, r1
 801e8d0:	d137      	bne.n	801e942 <_dtoa_r+0x722>
 801e8d2:	f7e1 fcfb 	bl	80002cc <__adddf3>
 801e8d6:	4642      	mov	r2, r8
 801e8d8:	464b      	mov	r3, r9
 801e8da:	4606      	mov	r6, r0
 801e8dc:	460f      	mov	r7, r1
 801e8de:	f7e2 f93b 	bl	8000b58 <__aeabi_dcmpgt>
 801e8e2:	b9c8      	cbnz	r0, 801e918 <_dtoa_r+0x6f8>
 801e8e4:	4642      	mov	r2, r8
 801e8e6:	464b      	mov	r3, r9
 801e8e8:	4630      	mov	r0, r6
 801e8ea:	4639      	mov	r1, r7
 801e8ec:	f7e2 f90c 	bl	8000b08 <__aeabi_dcmpeq>
 801e8f0:	b110      	cbz	r0, 801e8f8 <_dtoa_r+0x6d8>
 801e8f2:	9b02      	ldr	r3, [sp, #8]
 801e8f4:	07d9      	lsls	r1, r3, #31
 801e8f6:	d40f      	bmi.n	801e918 <_dtoa_r+0x6f8>
 801e8f8:	4620      	mov	r0, r4
 801e8fa:	4659      	mov	r1, fp
 801e8fc:	f001 f88e 	bl	801fa1c <_Bfree>
 801e900:	2300      	movs	r3, #0
 801e902:	702b      	strb	r3, [r5, #0]
 801e904:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801e906:	f10a 0001 	add.w	r0, sl, #1
 801e90a:	6018      	str	r0, [r3, #0]
 801e90c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801e90e:	2b00      	cmp	r3, #0
 801e910:	f43f acd8 	beq.w	801e2c4 <_dtoa_r+0xa4>
 801e914:	601d      	str	r5, [r3, #0]
 801e916:	e4d5      	b.n	801e2c4 <_dtoa_r+0xa4>
 801e918:	f8cd a01c 	str.w	sl, [sp, #28]
 801e91c:	462b      	mov	r3, r5
 801e91e:	461d      	mov	r5, r3
 801e920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801e924:	2a39      	cmp	r2, #57	; 0x39
 801e926:	d108      	bne.n	801e93a <_dtoa_r+0x71a>
 801e928:	9a00      	ldr	r2, [sp, #0]
 801e92a:	429a      	cmp	r2, r3
 801e92c:	d1f7      	bne.n	801e91e <_dtoa_r+0x6fe>
 801e92e:	9a07      	ldr	r2, [sp, #28]
 801e930:	9900      	ldr	r1, [sp, #0]
 801e932:	3201      	adds	r2, #1
 801e934:	9207      	str	r2, [sp, #28]
 801e936:	2230      	movs	r2, #48	; 0x30
 801e938:	700a      	strb	r2, [r1, #0]
 801e93a:	781a      	ldrb	r2, [r3, #0]
 801e93c:	3201      	adds	r2, #1
 801e93e:	701a      	strb	r2, [r3, #0]
 801e940:	e78c      	b.n	801e85c <_dtoa_r+0x63c>
 801e942:	4b7f      	ldr	r3, [pc, #508]	; (801eb40 <_dtoa_r+0x920>)
 801e944:	2200      	movs	r2, #0
 801e946:	f7e1 fe77 	bl	8000638 <__aeabi_dmul>
 801e94a:	2200      	movs	r2, #0
 801e94c:	2300      	movs	r3, #0
 801e94e:	4606      	mov	r6, r0
 801e950:	460f      	mov	r7, r1
 801e952:	f7e2 f8d9 	bl	8000b08 <__aeabi_dcmpeq>
 801e956:	2800      	cmp	r0, #0
 801e958:	d09b      	beq.n	801e892 <_dtoa_r+0x672>
 801e95a:	e7cd      	b.n	801e8f8 <_dtoa_r+0x6d8>
 801e95c:	9a08      	ldr	r2, [sp, #32]
 801e95e:	2a00      	cmp	r2, #0
 801e960:	f000 80c4 	beq.w	801eaec <_dtoa_r+0x8cc>
 801e964:	9a05      	ldr	r2, [sp, #20]
 801e966:	2a01      	cmp	r2, #1
 801e968:	f300 80a8 	bgt.w	801eabc <_dtoa_r+0x89c>
 801e96c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801e96e:	2a00      	cmp	r2, #0
 801e970:	f000 80a0 	beq.w	801eab4 <_dtoa_r+0x894>
 801e974:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801e978:	9e06      	ldr	r6, [sp, #24]
 801e97a:	4645      	mov	r5, r8
 801e97c:	9a04      	ldr	r2, [sp, #16]
 801e97e:	2101      	movs	r1, #1
 801e980:	441a      	add	r2, r3
 801e982:	4620      	mov	r0, r4
 801e984:	4498      	add	r8, r3
 801e986:	9204      	str	r2, [sp, #16]
 801e988:	f001 f94e 	bl	801fc28 <__i2b>
 801e98c:	4607      	mov	r7, r0
 801e98e:	2d00      	cmp	r5, #0
 801e990:	dd0b      	ble.n	801e9aa <_dtoa_r+0x78a>
 801e992:	9b04      	ldr	r3, [sp, #16]
 801e994:	2b00      	cmp	r3, #0
 801e996:	dd08      	ble.n	801e9aa <_dtoa_r+0x78a>
 801e998:	42ab      	cmp	r3, r5
 801e99a:	9a04      	ldr	r2, [sp, #16]
 801e99c:	bfa8      	it	ge
 801e99e:	462b      	movge	r3, r5
 801e9a0:	eba8 0803 	sub.w	r8, r8, r3
 801e9a4:	1aed      	subs	r5, r5, r3
 801e9a6:	1ad3      	subs	r3, r2, r3
 801e9a8:	9304      	str	r3, [sp, #16]
 801e9aa:	9b06      	ldr	r3, [sp, #24]
 801e9ac:	b1fb      	cbz	r3, 801e9ee <_dtoa_r+0x7ce>
 801e9ae:	9b08      	ldr	r3, [sp, #32]
 801e9b0:	2b00      	cmp	r3, #0
 801e9b2:	f000 809f 	beq.w	801eaf4 <_dtoa_r+0x8d4>
 801e9b6:	2e00      	cmp	r6, #0
 801e9b8:	dd11      	ble.n	801e9de <_dtoa_r+0x7be>
 801e9ba:	4639      	mov	r1, r7
 801e9bc:	4632      	mov	r2, r6
 801e9be:	4620      	mov	r0, r4
 801e9c0:	f001 f9ee 	bl	801fda0 <__pow5mult>
 801e9c4:	465a      	mov	r2, fp
 801e9c6:	4601      	mov	r1, r0
 801e9c8:	4607      	mov	r7, r0
 801e9ca:	4620      	mov	r0, r4
 801e9cc:	f001 f942 	bl	801fc54 <__multiply>
 801e9d0:	4659      	mov	r1, fp
 801e9d2:	9007      	str	r0, [sp, #28]
 801e9d4:	4620      	mov	r0, r4
 801e9d6:	f001 f821 	bl	801fa1c <_Bfree>
 801e9da:	9b07      	ldr	r3, [sp, #28]
 801e9dc:	469b      	mov	fp, r3
 801e9de:	9b06      	ldr	r3, [sp, #24]
 801e9e0:	1b9a      	subs	r2, r3, r6
 801e9e2:	d004      	beq.n	801e9ee <_dtoa_r+0x7ce>
 801e9e4:	4659      	mov	r1, fp
 801e9e6:	4620      	mov	r0, r4
 801e9e8:	f001 f9da 	bl	801fda0 <__pow5mult>
 801e9ec:	4683      	mov	fp, r0
 801e9ee:	2101      	movs	r1, #1
 801e9f0:	4620      	mov	r0, r4
 801e9f2:	f001 f919 	bl	801fc28 <__i2b>
 801e9f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801e9f8:	2b00      	cmp	r3, #0
 801e9fa:	4606      	mov	r6, r0
 801e9fc:	dd7c      	ble.n	801eaf8 <_dtoa_r+0x8d8>
 801e9fe:	461a      	mov	r2, r3
 801ea00:	4601      	mov	r1, r0
 801ea02:	4620      	mov	r0, r4
 801ea04:	f001 f9cc 	bl	801fda0 <__pow5mult>
 801ea08:	9b05      	ldr	r3, [sp, #20]
 801ea0a:	2b01      	cmp	r3, #1
 801ea0c:	4606      	mov	r6, r0
 801ea0e:	dd76      	ble.n	801eafe <_dtoa_r+0x8de>
 801ea10:	2300      	movs	r3, #0
 801ea12:	9306      	str	r3, [sp, #24]
 801ea14:	6933      	ldr	r3, [r6, #16]
 801ea16:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801ea1a:	6918      	ldr	r0, [r3, #16]
 801ea1c:	f001 f8b4 	bl	801fb88 <__hi0bits>
 801ea20:	f1c0 0020 	rsb	r0, r0, #32
 801ea24:	9b04      	ldr	r3, [sp, #16]
 801ea26:	4418      	add	r0, r3
 801ea28:	f010 001f 	ands.w	r0, r0, #31
 801ea2c:	f000 8086 	beq.w	801eb3c <_dtoa_r+0x91c>
 801ea30:	f1c0 0320 	rsb	r3, r0, #32
 801ea34:	2b04      	cmp	r3, #4
 801ea36:	dd7f      	ble.n	801eb38 <_dtoa_r+0x918>
 801ea38:	f1c0 001c 	rsb	r0, r0, #28
 801ea3c:	9b04      	ldr	r3, [sp, #16]
 801ea3e:	4403      	add	r3, r0
 801ea40:	4480      	add	r8, r0
 801ea42:	4405      	add	r5, r0
 801ea44:	9304      	str	r3, [sp, #16]
 801ea46:	f1b8 0f00 	cmp.w	r8, #0
 801ea4a:	dd05      	ble.n	801ea58 <_dtoa_r+0x838>
 801ea4c:	4659      	mov	r1, fp
 801ea4e:	4642      	mov	r2, r8
 801ea50:	4620      	mov	r0, r4
 801ea52:	f001 f9ff 	bl	801fe54 <__lshift>
 801ea56:	4683      	mov	fp, r0
 801ea58:	9b04      	ldr	r3, [sp, #16]
 801ea5a:	2b00      	cmp	r3, #0
 801ea5c:	dd05      	ble.n	801ea6a <_dtoa_r+0x84a>
 801ea5e:	4631      	mov	r1, r6
 801ea60:	461a      	mov	r2, r3
 801ea62:	4620      	mov	r0, r4
 801ea64:	f001 f9f6 	bl	801fe54 <__lshift>
 801ea68:	4606      	mov	r6, r0
 801ea6a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801ea6c:	2b00      	cmp	r3, #0
 801ea6e:	d069      	beq.n	801eb44 <_dtoa_r+0x924>
 801ea70:	4631      	mov	r1, r6
 801ea72:	4658      	mov	r0, fp
 801ea74:	f001 fa5a 	bl	801ff2c <__mcmp>
 801ea78:	2800      	cmp	r0, #0
 801ea7a:	da63      	bge.n	801eb44 <_dtoa_r+0x924>
 801ea7c:	2300      	movs	r3, #0
 801ea7e:	4659      	mov	r1, fp
 801ea80:	220a      	movs	r2, #10
 801ea82:	4620      	mov	r0, r4
 801ea84:	f000 ffec 	bl	801fa60 <__multadd>
 801ea88:	9b08      	ldr	r3, [sp, #32]
 801ea8a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801ea8e:	4683      	mov	fp, r0
 801ea90:	2b00      	cmp	r3, #0
 801ea92:	f000 818f 	beq.w	801edb4 <_dtoa_r+0xb94>
 801ea96:	4639      	mov	r1, r7
 801ea98:	2300      	movs	r3, #0
 801ea9a:	220a      	movs	r2, #10
 801ea9c:	4620      	mov	r0, r4
 801ea9e:	f000 ffdf 	bl	801fa60 <__multadd>
 801eaa2:	f1b9 0f00 	cmp.w	r9, #0
 801eaa6:	4607      	mov	r7, r0
 801eaa8:	f300 808e 	bgt.w	801ebc8 <_dtoa_r+0x9a8>
 801eaac:	9b05      	ldr	r3, [sp, #20]
 801eaae:	2b02      	cmp	r3, #2
 801eab0:	dc50      	bgt.n	801eb54 <_dtoa_r+0x934>
 801eab2:	e089      	b.n	801ebc8 <_dtoa_r+0x9a8>
 801eab4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801eab6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801eaba:	e75d      	b.n	801e978 <_dtoa_r+0x758>
 801eabc:	9b01      	ldr	r3, [sp, #4]
 801eabe:	1e5e      	subs	r6, r3, #1
 801eac0:	9b06      	ldr	r3, [sp, #24]
 801eac2:	42b3      	cmp	r3, r6
 801eac4:	bfbf      	itttt	lt
 801eac6:	9b06      	ldrlt	r3, [sp, #24]
 801eac8:	9606      	strlt	r6, [sp, #24]
 801eaca:	1af2      	sublt	r2, r6, r3
 801eacc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801eace:	bfb6      	itet	lt
 801ead0:	189b      	addlt	r3, r3, r2
 801ead2:	1b9e      	subge	r6, r3, r6
 801ead4:	930d      	strlt	r3, [sp, #52]	; 0x34
 801ead6:	9b01      	ldr	r3, [sp, #4]
 801ead8:	bfb8      	it	lt
 801eada:	2600      	movlt	r6, #0
 801eadc:	2b00      	cmp	r3, #0
 801eade:	bfb5      	itete	lt
 801eae0:	eba8 0503 	sublt.w	r5, r8, r3
 801eae4:	9b01      	ldrge	r3, [sp, #4]
 801eae6:	2300      	movlt	r3, #0
 801eae8:	4645      	movge	r5, r8
 801eaea:	e747      	b.n	801e97c <_dtoa_r+0x75c>
 801eaec:	9e06      	ldr	r6, [sp, #24]
 801eaee:	9f08      	ldr	r7, [sp, #32]
 801eaf0:	4645      	mov	r5, r8
 801eaf2:	e74c      	b.n	801e98e <_dtoa_r+0x76e>
 801eaf4:	9a06      	ldr	r2, [sp, #24]
 801eaf6:	e775      	b.n	801e9e4 <_dtoa_r+0x7c4>
 801eaf8:	9b05      	ldr	r3, [sp, #20]
 801eafa:	2b01      	cmp	r3, #1
 801eafc:	dc18      	bgt.n	801eb30 <_dtoa_r+0x910>
 801eafe:	9b02      	ldr	r3, [sp, #8]
 801eb00:	b9b3      	cbnz	r3, 801eb30 <_dtoa_r+0x910>
 801eb02:	9b03      	ldr	r3, [sp, #12]
 801eb04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801eb08:	b9a3      	cbnz	r3, 801eb34 <_dtoa_r+0x914>
 801eb0a:	9b03      	ldr	r3, [sp, #12]
 801eb0c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801eb10:	0d1b      	lsrs	r3, r3, #20
 801eb12:	051b      	lsls	r3, r3, #20
 801eb14:	b12b      	cbz	r3, 801eb22 <_dtoa_r+0x902>
 801eb16:	9b04      	ldr	r3, [sp, #16]
 801eb18:	3301      	adds	r3, #1
 801eb1a:	9304      	str	r3, [sp, #16]
 801eb1c:	f108 0801 	add.w	r8, r8, #1
 801eb20:	2301      	movs	r3, #1
 801eb22:	9306      	str	r3, [sp, #24]
 801eb24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801eb26:	2b00      	cmp	r3, #0
 801eb28:	f47f af74 	bne.w	801ea14 <_dtoa_r+0x7f4>
 801eb2c:	2001      	movs	r0, #1
 801eb2e:	e779      	b.n	801ea24 <_dtoa_r+0x804>
 801eb30:	2300      	movs	r3, #0
 801eb32:	e7f6      	b.n	801eb22 <_dtoa_r+0x902>
 801eb34:	9b02      	ldr	r3, [sp, #8]
 801eb36:	e7f4      	b.n	801eb22 <_dtoa_r+0x902>
 801eb38:	d085      	beq.n	801ea46 <_dtoa_r+0x826>
 801eb3a:	4618      	mov	r0, r3
 801eb3c:	301c      	adds	r0, #28
 801eb3e:	e77d      	b.n	801ea3c <_dtoa_r+0x81c>
 801eb40:	40240000 	.word	0x40240000
 801eb44:	9b01      	ldr	r3, [sp, #4]
 801eb46:	2b00      	cmp	r3, #0
 801eb48:	dc38      	bgt.n	801ebbc <_dtoa_r+0x99c>
 801eb4a:	9b05      	ldr	r3, [sp, #20]
 801eb4c:	2b02      	cmp	r3, #2
 801eb4e:	dd35      	ble.n	801ebbc <_dtoa_r+0x99c>
 801eb50:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801eb54:	f1b9 0f00 	cmp.w	r9, #0
 801eb58:	d10d      	bne.n	801eb76 <_dtoa_r+0x956>
 801eb5a:	4631      	mov	r1, r6
 801eb5c:	464b      	mov	r3, r9
 801eb5e:	2205      	movs	r2, #5
 801eb60:	4620      	mov	r0, r4
 801eb62:	f000 ff7d 	bl	801fa60 <__multadd>
 801eb66:	4601      	mov	r1, r0
 801eb68:	4606      	mov	r6, r0
 801eb6a:	4658      	mov	r0, fp
 801eb6c:	f001 f9de 	bl	801ff2c <__mcmp>
 801eb70:	2800      	cmp	r0, #0
 801eb72:	f73f adbd 	bgt.w	801e6f0 <_dtoa_r+0x4d0>
 801eb76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801eb78:	9d00      	ldr	r5, [sp, #0]
 801eb7a:	ea6f 0a03 	mvn.w	sl, r3
 801eb7e:	f04f 0800 	mov.w	r8, #0
 801eb82:	4631      	mov	r1, r6
 801eb84:	4620      	mov	r0, r4
 801eb86:	f000 ff49 	bl	801fa1c <_Bfree>
 801eb8a:	2f00      	cmp	r7, #0
 801eb8c:	f43f aeb4 	beq.w	801e8f8 <_dtoa_r+0x6d8>
 801eb90:	f1b8 0f00 	cmp.w	r8, #0
 801eb94:	d005      	beq.n	801eba2 <_dtoa_r+0x982>
 801eb96:	45b8      	cmp	r8, r7
 801eb98:	d003      	beq.n	801eba2 <_dtoa_r+0x982>
 801eb9a:	4641      	mov	r1, r8
 801eb9c:	4620      	mov	r0, r4
 801eb9e:	f000 ff3d 	bl	801fa1c <_Bfree>
 801eba2:	4639      	mov	r1, r7
 801eba4:	4620      	mov	r0, r4
 801eba6:	f000 ff39 	bl	801fa1c <_Bfree>
 801ebaa:	e6a5      	b.n	801e8f8 <_dtoa_r+0x6d8>
 801ebac:	2600      	movs	r6, #0
 801ebae:	4637      	mov	r7, r6
 801ebb0:	e7e1      	b.n	801eb76 <_dtoa_r+0x956>
 801ebb2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801ebb4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801ebb8:	4637      	mov	r7, r6
 801ebba:	e599      	b.n	801e6f0 <_dtoa_r+0x4d0>
 801ebbc:	9b08      	ldr	r3, [sp, #32]
 801ebbe:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801ebc2:	2b00      	cmp	r3, #0
 801ebc4:	f000 80fd 	beq.w	801edc2 <_dtoa_r+0xba2>
 801ebc8:	2d00      	cmp	r5, #0
 801ebca:	dd05      	ble.n	801ebd8 <_dtoa_r+0x9b8>
 801ebcc:	4639      	mov	r1, r7
 801ebce:	462a      	mov	r2, r5
 801ebd0:	4620      	mov	r0, r4
 801ebd2:	f001 f93f 	bl	801fe54 <__lshift>
 801ebd6:	4607      	mov	r7, r0
 801ebd8:	9b06      	ldr	r3, [sp, #24]
 801ebda:	2b00      	cmp	r3, #0
 801ebdc:	d05c      	beq.n	801ec98 <_dtoa_r+0xa78>
 801ebde:	6879      	ldr	r1, [r7, #4]
 801ebe0:	4620      	mov	r0, r4
 801ebe2:	f000 fedb 	bl	801f99c <_Balloc>
 801ebe6:	4605      	mov	r5, r0
 801ebe8:	b928      	cbnz	r0, 801ebf6 <_dtoa_r+0x9d6>
 801ebea:	4b80      	ldr	r3, [pc, #512]	; (801edec <_dtoa_r+0xbcc>)
 801ebec:	4602      	mov	r2, r0
 801ebee:	f240 21ea 	movw	r1, #746	; 0x2ea
 801ebf2:	f7ff bb2e 	b.w	801e252 <_dtoa_r+0x32>
 801ebf6:	693a      	ldr	r2, [r7, #16]
 801ebf8:	3202      	adds	r2, #2
 801ebfa:	0092      	lsls	r2, r2, #2
 801ebfc:	f107 010c 	add.w	r1, r7, #12
 801ec00:	300c      	adds	r0, #12
 801ec02:	f7fc fbe9 	bl	801b3d8 <memcpy>
 801ec06:	2201      	movs	r2, #1
 801ec08:	4629      	mov	r1, r5
 801ec0a:	4620      	mov	r0, r4
 801ec0c:	f001 f922 	bl	801fe54 <__lshift>
 801ec10:	9b00      	ldr	r3, [sp, #0]
 801ec12:	3301      	adds	r3, #1
 801ec14:	9301      	str	r3, [sp, #4]
 801ec16:	9b00      	ldr	r3, [sp, #0]
 801ec18:	444b      	add	r3, r9
 801ec1a:	9307      	str	r3, [sp, #28]
 801ec1c:	9b02      	ldr	r3, [sp, #8]
 801ec1e:	f003 0301 	and.w	r3, r3, #1
 801ec22:	46b8      	mov	r8, r7
 801ec24:	9306      	str	r3, [sp, #24]
 801ec26:	4607      	mov	r7, r0
 801ec28:	9b01      	ldr	r3, [sp, #4]
 801ec2a:	4631      	mov	r1, r6
 801ec2c:	3b01      	subs	r3, #1
 801ec2e:	4658      	mov	r0, fp
 801ec30:	9302      	str	r3, [sp, #8]
 801ec32:	f7ff fa69 	bl	801e108 <quorem>
 801ec36:	4603      	mov	r3, r0
 801ec38:	3330      	adds	r3, #48	; 0x30
 801ec3a:	9004      	str	r0, [sp, #16]
 801ec3c:	4641      	mov	r1, r8
 801ec3e:	4658      	mov	r0, fp
 801ec40:	9308      	str	r3, [sp, #32]
 801ec42:	f001 f973 	bl	801ff2c <__mcmp>
 801ec46:	463a      	mov	r2, r7
 801ec48:	4681      	mov	r9, r0
 801ec4a:	4631      	mov	r1, r6
 801ec4c:	4620      	mov	r0, r4
 801ec4e:	f001 f989 	bl	801ff64 <__mdiff>
 801ec52:	68c2      	ldr	r2, [r0, #12]
 801ec54:	9b08      	ldr	r3, [sp, #32]
 801ec56:	4605      	mov	r5, r0
 801ec58:	bb02      	cbnz	r2, 801ec9c <_dtoa_r+0xa7c>
 801ec5a:	4601      	mov	r1, r0
 801ec5c:	4658      	mov	r0, fp
 801ec5e:	f001 f965 	bl	801ff2c <__mcmp>
 801ec62:	9b08      	ldr	r3, [sp, #32]
 801ec64:	4602      	mov	r2, r0
 801ec66:	4629      	mov	r1, r5
 801ec68:	4620      	mov	r0, r4
 801ec6a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801ec6e:	f000 fed5 	bl	801fa1c <_Bfree>
 801ec72:	9b05      	ldr	r3, [sp, #20]
 801ec74:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801ec76:	9d01      	ldr	r5, [sp, #4]
 801ec78:	ea43 0102 	orr.w	r1, r3, r2
 801ec7c:	9b06      	ldr	r3, [sp, #24]
 801ec7e:	430b      	orrs	r3, r1
 801ec80:	9b08      	ldr	r3, [sp, #32]
 801ec82:	d10d      	bne.n	801eca0 <_dtoa_r+0xa80>
 801ec84:	2b39      	cmp	r3, #57	; 0x39
 801ec86:	d029      	beq.n	801ecdc <_dtoa_r+0xabc>
 801ec88:	f1b9 0f00 	cmp.w	r9, #0
 801ec8c:	dd01      	ble.n	801ec92 <_dtoa_r+0xa72>
 801ec8e:	9b04      	ldr	r3, [sp, #16]
 801ec90:	3331      	adds	r3, #49	; 0x31
 801ec92:	9a02      	ldr	r2, [sp, #8]
 801ec94:	7013      	strb	r3, [r2, #0]
 801ec96:	e774      	b.n	801eb82 <_dtoa_r+0x962>
 801ec98:	4638      	mov	r0, r7
 801ec9a:	e7b9      	b.n	801ec10 <_dtoa_r+0x9f0>
 801ec9c:	2201      	movs	r2, #1
 801ec9e:	e7e2      	b.n	801ec66 <_dtoa_r+0xa46>
 801eca0:	f1b9 0f00 	cmp.w	r9, #0
 801eca4:	db06      	blt.n	801ecb4 <_dtoa_r+0xa94>
 801eca6:	9905      	ldr	r1, [sp, #20]
 801eca8:	ea41 0909 	orr.w	r9, r1, r9
 801ecac:	9906      	ldr	r1, [sp, #24]
 801ecae:	ea59 0101 	orrs.w	r1, r9, r1
 801ecb2:	d120      	bne.n	801ecf6 <_dtoa_r+0xad6>
 801ecb4:	2a00      	cmp	r2, #0
 801ecb6:	ddec      	ble.n	801ec92 <_dtoa_r+0xa72>
 801ecb8:	4659      	mov	r1, fp
 801ecba:	2201      	movs	r2, #1
 801ecbc:	4620      	mov	r0, r4
 801ecbe:	9301      	str	r3, [sp, #4]
 801ecc0:	f001 f8c8 	bl	801fe54 <__lshift>
 801ecc4:	4631      	mov	r1, r6
 801ecc6:	4683      	mov	fp, r0
 801ecc8:	f001 f930 	bl	801ff2c <__mcmp>
 801eccc:	2800      	cmp	r0, #0
 801ecce:	9b01      	ldr	r3, [sp, #4]
 801ecd0:	dc02      	bgt.n	801ecd8 <_dtoa_r+0xab8>
 801ecd2:	d1de      	bne.n	801ec92 <_dtoa_r+0xa72>
 801ecd4:	07da      	lsls	r2, r3, #31
 801ecd6:	d5dc      	bpl.n	801ec92 <_dtoa_r+0xa72>
 801ecd8:	2b39      	cmp	r3, #57	; 0x39
 801ecda:	d1d8      	bne.n	801ec8e <_dtoa_r+0xa6e>
 801ecdc:	9a02      	ldr	r2, [sp, #8]
 801ecde:	2339      	movs	r3, #57	; 0x39
 801ece0:	7013      	strb	r3, [r2, #0]
 801ece2:	462b      	mov	r3, r5
 801ece4:	461d      	mov	r5, r3
 801ece6:	3b01      	subs	r3, #1
 801ece8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801ecec:	2a39      	cmp	r2, #57	; 0x39
 801ecee:	d050      	beq.n	801ed92 <_dtoa_r+0xb72>
 801ecf0:	3201      	adds	r2, #1
 801ecf2:	701a      	strb	r2, [r3, #0]
 801ecf4:	e745      	b.n	801eb82 <_dtoa_r+0x962>
 801ecf6:	2a00      	cmp	r2, #0
 801ecf8:	dd03      	ble.n	801ed02 <_dtoa_r+0xae2>
 801ecfa:	2b39      	cmp	r3, #57	; 0x39
 801ecfc:	d0ee      	beq.n	801ecdc <_dtoa_r+0xabc>
 801ecfe:	3301      	adds	r3, #1
 801ed00:	e7c7      	b.n	801ec92 <_dtoa_r+0xa72>
 801ed02:	9a01      	ldr	r2, [sp, #4]
 801ed04:	9907      	ldr	r1, [sp, #28]
 801ed06:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ed0a:	428a      	cmp	r2, r1
 801ed0c:	d02a      	beq.n	801ed64 <_dtoa_r+0xb44>
 801ed0e:	4659      	mov	r1, fp
 801ed10:	2300      	movs	r3, #0
 801ed12:	220a      	movs	r2, #10
 801ed14:	4620      	mov	r0, r4
 801ed16:	f000 fea3 	bl	801fa60 <__multadd>
 801ed1a:	45b8      	cmp	r8, r7
 801ed1c:	4683      	mov	fp, r0
 801ed1e:	f04f 0300 	mov.w	r3, #0
 801ed22:	f04f 020a 	mov.w	r2, #10
 801ed26:	4641      	mov	r1, r8
 801ed28:	4620      	mov	r0, r4
 801ed2a:	d107      	bne.n	801ed3c <_dtoa_r+0xb1c>
 801ed2c:	f000 fe98 	bl	801fa60 <__multadd>
 801ed30:	4680      	mov	r8, r0
 801ed32:	4607      	mov	r7, r0
 801ed34:	9b01      	ldr	r3, [sp, #4]
 801ed36:	3301      	adds	r3, #1
 801ed38:	9301      	str	r3, [sp, #4]
 801ed3a:	e775      	b.n	801ec28 <_dtoa_r+0xa08>
 801ed3c:	f000 fe90 	bl	801fa60 <__multadd>
 801ed40:	4639      	mov	r1, r7
 801ed42:	4680      	mov	r8, r0
 801ed44:	2300      	movs	r3, #0
 801ed46:	220a      	movs	r2, #10
 801ed48:	4620      	mov	r0, r4
 801ed4a:	f000 fe89 	bl	801fa60 <__multadd>
 801ed4e:	4607      	mov	r7, r0
 801ed50:	e7f0      	b.n	801ed34 <_dtoa_r+0xb14>
 801ed52:	f1b9 0f00 	cmp.w	r9, #0
 801ed56:	9a00      	ldr	r2, [sp, #0]
 801ed58:	bfcc      	ite	gt
 801ed5a:	464d      	movgt	r5, r9
 801ed5c:	2501      	movle	r5, #1
 801ed5e:	4415      	add	r5, r2
 801ed60:	f04f 0800 	mov.w	r8, #0
 801ed64:	4659      	mov	r1, fp
 801ed66:	2201      	movs	r2, #1
 801ed68:	4620      	mov	r0, r4
 801ed6a:	9301      	str	r3, [sp, #4]
 801ed6c:	f001 f872 	bl	801fe54 <__lshift>
 801ed70:	4631      	mov	r1, r6
 801ed72:	4683      	mov	fp, r0
 801ed74:	f001 f8da 	bl	801ff2c <__mcmp>
 801ed78:	2800      	cmp	r0, #0
 801ed7a:	dcb2      	bgt.n	801ece2 <_dtoa_r+0xac2>
 801ed7c:	d102      	bne.n	801ed84 <_dtoa_r+0xb64>
 801ed7e:	9b01      	ldr	r3, [sp, #4]
 801ed80:	07db      	lsls	r3, r3, #31
 801ed82:	d4ae      	bmi.n	801ece2 <_dtoa_r+0xac2>
 801ed84:	462b      	mov	r3, r5
 801ed86:	461d      	mov	r5, r3
 801ed88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801ed8c:	2a30      	cmp	r2, #48	; 0x30
 801ed8e:	d0fa      	beq.n	801ed86 <_dtoa_r+0xb66>
 801ed90:	e6f7      	b.n	801eb82 <_dtoa_r+0x962>
 801ed92:	9a00      	ldr	r2, [sp, #0]
 801ed94:	429a      	cmp	r2, r3
 801ed96:	d1a5      	bne.n	801ece4 <_dtoa_r+0xac4>
 801ed98:	f10a 0a01 	add.w	sl, sl, #1
 801ed9c:	2331      	movs	r3, #49	; 0x31
 801ed9e:	e779      	b.n	801ec94 <_dtoa_r+0xa74>
 801eda0:	4b13      	ldr	r3, [pc, #76]	; (801edf0 <_dtoa_r+0xbd0>)
 801eda2:	f7ff baaf 	b.w	801e304 <_dtoa_r+0xe4>
 801eda6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801eda8:	2b00      	cmp	r3, #0
 801edaa:	f47f aa86 	bne.w	801e2ba <_dtoa_r+0x9a>
 801edae:	4b11      	ldr	r3, [pc, #68]	; (801edf4 <_dtoa_r+0xbd4>)
 801edb0:	f7ff baa8 	b.w	801e304 <_dtoa_r+0xe4>
 801edb4:	f1b9 0f00 	cmp.w	r9, #0
 801edb8:	dc03      	bgt.n	801edc2 <_dtoa_r+0xba2>
 801edba:	9b05      	ldr	r3, [sp, #20]
 801edbc:	2b02      	cmp	r3, #2
 801edbe:	f73f aec9 	bgt.w	801eb54 <_dtoa_r+0x934>
 801edc2:	9d00      	ldr	r5, [sp, #0]
 801edc4:	4631      	mov	r1, r6
 801edc6:	4658      	mov	r0, fp
 801edc8:	f7ff f99e 	bl	801e108 <quorem>
 801edcc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801edd0:	f805 3b01 	strb.w	r3, [r5], #1
 801edd4:	9a00      	ldr	r2, [sp, #0]
 801edd6:	1aaa      	subs	r2, r5, r2
 801edd8:	4591      	cmp	r9, r2
 801edda:	ddba      	ble.n	801ed52 <_dtoa_r+0xb32>
 801eddc:	4659      	mov	r1, fp
 801edde:	2300      	movs	r3, #0
 801ede0:	220a      	movs	r2, #10
 801ede2:	4620      	mov	r0, r4
 801ede4:	f000 fe3c 	bl	801fa60 <__multadd>
 801ede8:	4683      	mov	fp, r0
 801edea:	e7eb      	b.n	801edc4 <_dtoa_r+0xba4>
 801edec:	080232dc 	.word	0x080232dc
 801edf0:	080234e1 	.word	0x080234e1
 801edf4:	08023270 	.word	0x08023270

0801edf8 <__sflush_r>:
 801edf8:	898a      	ldrh	r2, [r1, #12]
 801edfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801edfe:	4605      	mov	r5, r0
 801ee00:	0710      	lsls	r0, r2, #28
 801ee02:	460c      	mov	r4, r1
 801ee04:	d458      	bmi.n	801eeb8 <__sflush_r+0xc0>
 801ee06:	684b      	ldr	r3, [r1, #4]
 801ee08:	2b00      	cmp	r3, #0
 801ee0a:	dc05      	bgt.n	801ee18 <__sflush_r+0x20>
 801ee0c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ee0e:	2b00      	cmp	r3, #0
 801ee10:	dc02      	bgt.n	801ee18 <__sflush_r+0x20>
 801ee12:	2000      	movs	r0, #0
 801ee14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ee18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ee1a:	2e00      	cmp	r6, #0
 801ee1c:	d0f9      	beq.n	801ee12 <__sflush_r+0x1a>
 801ee1e:	2300      	movs	r3, #0
 801ee20:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ee24:	682f      	ldr	r7, [r5, #0]
 801ee26:	602b      	str	r3, [r5, #0]
 801ee28:	d032      	beq.n	801ee90 <__sflush_r+0x98>
 801ee2a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ee2c:	89a3      	ldrh	r3, [r4, #12]
 801ee2e:	075a      	lsls	r2, r3, #29
 801ee30:	d505      	bpl.n	801ee3e <__sflush_r+0x46>
 801ee32:	6863      	ldr	r3, [r4, #4]
 801ee34:	1ac0      	subs	r0, r0, r3
 801ee36:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ee38:	b10b      	cbz	r3, 801ee3e <__sflush_r+0x46>
 801ee3a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ee3c:	1ac0      	subs	r0, r0, r3
 801ee3e:	2300      	movs	r3, #0
 801ee40:	4602      	mov	r2, r0
 801ee42:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ee44:	6a21      	ldr	r1, [r4, #32]
 801ee46:	4628      	mov	r0, r5
 801ee48:	47b0      	blx	r6
 801ee4a:	1c43      	adds	r3, r0, #1
 801ee4c:	89a3      	ldrh	r3, [r4, #12]
 801ee4e:	d106      	bne.n	801ee5e <__sflush_r+0x66>
 801ee50:	6829      	ldr	r1, [r5, #0]
 801ee52:	291d      	cmp	r1, #29
 801ee54:	d82c      	bhi.n	801eeb0 <__sflush_r+0xb8>
 801ee56:	4a2a      	ldr	r2, [pc, #168]	; (801ef00 <__sflush_r+0x108>)
 801ee58:	40ca      	lsrs	r2, r1
 801ee5a:	07d6      	lsls	r6, r2, #31
 801ee5c:	d528      	bpl.n	801eeb0 <__sflush_r+0xb8>
 801ee5e:	2200      	movs	r2, #0
 801ee60:	6062      	str	r2, [r4, #4]
 801ee62:	04d9      	lsls	r1, r3, #19
 801ee64:	6922      	ldr	r2, [r4, #16]
 801ee66:	6022      	str	r2, [r4, #0]
 801ee68:	d504      	bpl.n	801ee74 <__sflush_r+0x7c>
 801ee6a:	1c42      	adds	r2, r0, #1
 801ee6c:	d101      	bne.n	801ee72 <__sflush_r+0x7a>
 801ee6e:	682b      	ldr	r3, [r5, #0]
 801ee70:	b903      	cbnz	r3, 801ee74 <__sflush_r+0x7c>
 801ee72:	6560      	str	r0, [r4, #84]	; 0x54
 801ee74:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ee76:	602f      	str	r7, [r5, #0]
 801ee78:	2900      	cmp	r1, #0
 801ee7a:	d0ca      	beq.n	801ee12 <__sflush_r+0x1a>
 801ee7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ee80:	4299      	cmp	r1, r3
 801ee82:	d002      	beq.n	801ee8a <__sflush_r+0x92>
 801ee84:	4628      	mov	r0, r5
 801ee86:	f7fc fd55 	bl	801b934 <_free_r>
 801ee8a:	2000      	movs	r0, #0
 801ee8c:	6360      	str	r0, [r4, #52]	; 0x34
 801ee8e:	e7c1      	b.n	801ee14 <__sflush_r+0x1c>
 801ee90:	6a21      	ldr	r1, [r4, #32]
 801ee92:	2301      	movs	r3, #1
 801ee94:	4628      	mov	r0, r5
 801ee96:	47b0      	blx	r6
 801ee98:	1c41      	adds	r1, r0, #1
 801ee9a:	d1c7      	bne.n	801ee2c <__sflush_r+0x34>
 801ee9c:	682b      	ldr	r3, [r5, #0]
 801ee9e:	2b00      	cmp	r3, #0
 801eea0:	d0c4      	beq.n	801ee2c <__sflush_r+0x34>
 801eea2:	2b1d      	cmp	r3, #29
 801eea4:	d001      	beq.n	801eeaa <__sflush_r+0xb2>
 801eea6:	2b16      	cmp	r3, #22
 801eea8:	d101      	bne.n	801eeae <__sflush_r+0xb6>
 801eeaa:	602f      	str	r7, [r5, #0]
 801eeac:	e7b1      	b.n	801ee12 <__sflush_r+0x1a>
 801eeae:	89a3      	ldrh	r3, [r4, #12]
 801eeb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eeb4:	81a3      	strh	r3, [r4, #12]
 801eeb6:	e7ad      	b.n	801ee14 <__sflush_r+0x1c>
 801eeb8:	690f      	ldr	r7, [r1, #16]
 801eeba:	2f00      	cmp	r7, #0
 801eebc:	d0a9      	beq.n	801ee12 <__sflush_r+0x1a>
 801eebe:	0793      	lsls	r3, r2, #30
 801eec0:	680e      	ldr	r6, [r1, #0]
 801eec2:	bf08      	it	eq
 801eec4:	694b      	ldreq	r3, [r1, #20]
 801eec6:	600f      	str	r7, [r1, #0]
 801eec8:	bf18      	it	ne
 801eeca:	2300      	movne	r3, #0
 801eecc:	eba6 0807 	sub.w	r8, r6, r7
 801eed0:	608b      	str	r3, [r1, #8]
 801eed2:	f1b8 0f00 	cmp.w	r8, #0
 801eed6:	dd9c      	ble.n	801ee12 <__sflush_r+0x1a>
 801eed8:	6a21      	ldr	r1, [r4, #32]
 801eeda:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801eedc:	4643      	mov	r3, r8
 801eede:	463a      	mov	r2, r7
 801eee0:	4628      	mov	r0, r5
 801eee2:	47b0      	blx	r6
 801eee4:	2800      	cmp	r0, #0
 801eee6:	dc06      	bgt.n	801eef6 <__sflush_r+0xfe>
 801eee8:	89a3      	ldrh	r3, [r4, #12]
 801eeea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801eeee:	81a3      	strh	r3, [r4, #12]
 801eef0:	f04f 30ff 	mov.w	r0, #4294967295
 801eef4:	e78e      	b.n	801ee14 <__sflush_r+0x1c>
 801eef6:	4407      	add	r7, r0
 801eef8:	eba8 0800 	sub.w	r8, r8, r0
 801eefc:	e7e9      	b.n	801eed2 <__sflush_r+0xda>
 801eefe:	bf00      	nop
 801ef00:	20400001 	.word	0x20400001

0801ef04 <_fflush_r>:
 801ef04:	b538      	push	{r3, r4, r5, lr}
 801ef06:	690b      	ldr	r3, [r1, #16]
 801ef08:	4605      	mov	r5, r0
 801ef0a:	460c      	mov	r4, r1
 801ef0c:	b913      	cbnz	r3, 801ef14 <_fflush_r+0x10>
 801ef0e:	2500      	movs	r5, #0
 801ef10:	4628      	mov	r0, r5
 801ef12:	bd38      	pop	{r3, r4, r5, pc}
 801ef14:	b118      	cbz	r0, 801ef1e <_fflush_r+0x1a>
 801ef16:	6983      	ldr	r3, [r0, #24]
 801ef18:	b90b      	cbnz	r3, 801ef1e <_fflush_r+0x1a>
 801ef1a:	f7fc f869 	bl	801aff0 <__sinit>
 801ef1e:	4b14      	ldr	r3, [pc, #80]	; (801ef70 <_fflush_r+0x6c>)
 801ef20:	429c      	cmp	r4, r3
 801ef22:	d11b      	bne.n	801ef5c <_fflush_r+0x58>
 801ef24:	686c      	ldr	r4, [r5, #4]
 801ef26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ef2a:	2b00      	cmp	r3, #0
 801ef2c:	d0ef      	beq.n	801ef0e <_fflush_r+0xa>
 801ef2e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801ef30:	07d0      	lsls	r0, r2, #31
 801ef32:	d404      	bmi.n	801ef3e <_fflush_r+0x3a>
 801ef34:	0599      	lsls	r1, r3, #22
 801ef36:	d402      	bmi.n	801ef3e <_fflush_r+0x3a>
 801ef38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ef3a:	f7fc fa39 	bl	801b3b0 <__retarget_lock_acquire_recursive>
 801ef3e:	4628      	mov	r0, r5
 801ef40:	4621      	mov	r1, r4
 801ef42:	f7ff ff59 	bl	801edf8 <__sflush_r>
 801ef46:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801ef48:	07da      	lsls	r2, r3, #31
 801ef4a:	4605      	mov	r5, r0
 801ef4c:	d4e0      	bmi.n	801ef10 <_fflush_r+0xc>
 801ef4e:	89a3      	ldrh	r3, [r4, #12]
 801ef50:	059b      	lsls	r3, r3, #22
 801ef52:	d4dd      	bmi.n	801ef10 <_fflush_r+0xc>
 801ef54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801ef56:	f7fc fa2d 	bl	801b3b4 <__retarget_lock_release_recursive>
 801ef5a:	e7d9      	b.n	801ef10 <_fflush_r+0xc>
 801ef5c:	4b05      	ldr	r3, [pc, #20]	; (801ef74 <_fflush_r+0x70>)
 801ef5e:	429c      	cmp	r4, r3
 801ef60:	d101      	bne.n	801ef66 <_fflush_r+0x62>
 801ef62:	68ac      	ldr	r4, [r5, #8]
 801ef64:	e7df      	b.n	801ef26 <_fflush_r+0x22>
 801ef66:	4b04      	ldr	r3, [pc, #16]	; (801ef78 <_fflush_r+0x74>)
 801ef68:	429c      	cmp	r4, r3
 801ef6a:	bf08      	it	eq
 801ef6c:	68ec      	ldreq	r4, [r5, #12]
 801ef6e:	e7da      	b.n	801ef26 <_fflush_r+0x22>
 801ef70:	08022ff4 	.word	0x08022ff4
 801ef74:	08023014 	.word	0x08023014
 801ef78:	08022fd4 	.word	0x08022fd4

0801ef7c <fiprintf>:
 801ef7c:	b40e      	push	{r1, r2, r3}
 801ef7e:	b503      	push	{r0, r1, lr}
 801ef80:	4601      	mov	r1, r0
 801ef82:	ab03      	add	r3, sp, #12
 801ef84:	4805      	ldr	r0, [pc, #20]	; (801ef9c <fiprintf+0x20>)
 801ef86:	f853 2b04 	ldr.w	r2, [r3], #4
 801ef8a:	6800      	ldr	r0, [r0, #0]
 801ef8c:	9301      	str	r3, [sp, #4]
 801ef8e:	f001 fd4d 	bl	8020a2c <_vfiprintf_r>
 801ef92:	b002      	add	sp, #8
 801ef94:	f85d eb04 	ldr.w	lr, [sp], #4
 801ef98:	b003      	add	sp, #12
 801ef9a:	4770      	bx	lr
 801ef9c:	200001fc 	.word	0x200001fc

0801efa0 <rshift>:
 801efa0:	6903      	ldr	r3, [r0, #16]
 801efa2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801efa6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801efaa:	ea4f 1261 	mov.w	r2, r1, asr #5
 801efae:	f100 0414 	add.w	r4, r0, #20
 801efb2:	dd45      	ble.n	801f040 <rshift+0xa0>
 801efb4:	f011 011f 	ands.w	r1, r1, #31
 801efb8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801efbc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801efc0:	d10c      	bne.n	801efdc <rshift+0x3c>
 801efc2:	f100 0710 	add.w	r7, r0, #16
 801efc6:	4629      	mov	r1, r5
 801efc8:	42b1      	cmp	r1, r6
 801efca:	d334      	bcc.n	801f036 <rshift+0x96>
 801efcc:	1a9b      	subs	r3, r3, r2
 801efce:	009b      	lsls	r3, r3, #2
 801efd0:	1eea      	subs	r2, r5, #3
 801efd2:	4296      	cmp	r6, r2
 801efd4:	bf38      	it	cc
 801efd6:	2300      	movcc	r3, #0
 801efd8:	4423      	add	r3, r4
 801efda:	e015      	b.n	801f008 <rshift+0x68>
 801efdc:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801efe0:	f1c1 0820 	rsb	r8, r1, #32
 801efe4:	40cf      	lsrs	r7, r1
 801efe6:	f105 0e04 	add.w	lr, r5, #4
 801efea:	46a1      	mov	r9, r4
 801efec:	4576      	cmp	r6, lr
 801efee:	46f4      	mov	ip, lr
 801eff0:	d815      	bhi.n	801f01e <rshift+0x7e>
 801eff2:	1a9b      	subs	r3, r3, r2
 801eff4:	009a      	lsls	r2, r3, #2
 801eff6:	3a04      	subs	r2, #4
 801eff8:	3501      	adds	r5, #1
 801effa:	42ae      	cmp	r6, r5
 801effc:	bf38      	it	cc
 801effe:	2200      	movcc	r2, #0
 801f000:	18a3      	adds	r3, r4, r2
 801f002:	50a7      	str	r7, [r4, r2]
 801f004:	b107      	cbz	r7, 801f008 <rshift+0x68>
 801f006:	3304      	adds	r3, #4
 801f008:	1b1a      	subs	r2, r3, r4
 801f00a:	42a3      	cmp	r3, r4
 801f00c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801f010:	bf08      	it	eq
 801f012:	2300      	moveq	r3, #0
 801f014:	6102      	str	r2, [r0, #16]
 801f016:	bf08      	it	eq
 801f018:	6143      	streq	r3, [r0, #20]
 801f01a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f01e:	f8dc c000 	ldr.w	ip, [ip]
 801f022:	fa0c fc08 	lsl.w	ip, ip, r8
 801f026:	ea4c 0707 	orr.w	r7, ip, r7
 801f02a:	f849 7b04 	str.w	r7, [r9], #4
 801f02e:	f85e 7b04 	ldr.w	r7, [lr], #4
 801f032:	40cf      	lsrs	r7, r1
 801f034:	e7da      	b.n	801efec <rshift+0x4c>
 801f036:	f851 cb04 	ldr.w	ip, [r1], #4
 801f03a:	f847 cf04 	str.w	ip, [r7, #4]!
 801f03e:	e7c3      	b.n	801efc8 <rshift+0x28>
 801f040:	4623      	mov	r3, r4
 801f042:	e7e1      	b.n	801f008 <rshift+0x68>

0801f044 <__hexdig_fun>:
 801f044:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801f048:	2b09      	cmp	r3, #9
 801f04a:	d802      	bhi.n	801f052 <__hexdig_fun+0xe>
 801f04c:	3820      	subs	r0, #32
 801f04e:	b2c0      	uxtb	r0, r0
 801f050:	4770      	bx	lr
 801f052:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801f056:	2b05      	cmp	r3, #5
 801f058:	d801      	bhi.n	801f05e <__hexdig_fun+0x1a>
 801f05a:	3847      	subs	r0, #71	; 0x47
 801f05c:	e7f7      	b.n	801f04e <__hexdig_fun+0xa>
 801f05e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 801f062:	2b05      	cmp	r3, #5
 801f064:	d801      	bhi.n	801f06a <__hexdig_fun+0x26>
 801f066:	3827      	subs	r0, #39	; 0x27
 801f068:	e7f1      	b.n	801f04e <__hexdig_fun+0xa>
 801f06a:	2000      	movs	r0, #0
 801f06c:	4770      	bx	lr
	...

0801f070 <__gethex>:
 801f070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f074:	ed2d 8b02 	vpush	{d8}
 801f078:	b089      	sub	sp, #36	; 0x24
 801f07a:	ee08 0a10 	vmov	s16, r0
 801f07e:	9304      	str	r3, [sp, #16]
 801f080:	4bbc      	ldr	r3, [pc, #752]	; (801f374 <__gethex+0x304>)
 801f082:	681b      	ldr	r3, [r3, #0]
 801f084:	9301      	str	r3, [sp, #4]
 801f086:	4618      	mov	r0, r3
 801f088:	468b      	mov	fp, r1
 801f08a:	4690      	mov	r8, r2
 801f08c:	f7e1 f8ba 	bl	8000204 <strlen>
 801f090:	9b01      	ldr	r3, [sp, #4]
 801f092:	f8db 2000 	ldr.w	r2, [fp]
 801f096:	4403      	add	r3, r0
 801f098:	4682      	mov	sl, r0
 801f09a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801f09e:	9305      	str	r3, [sp, #20]
 801f0a0:	1c93      	adds	r3, r2, #2
 801f0a2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 801f0a6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 801f0aa:	32fe      	adds	r2, #254	; 0xfe
 801f0ac:	18d1      	adds	r1, r2, r3
 801f0ae:	461f      	mov	r7, r3
 801f0b0:	f813 0b01 	ldrb.w	r0, [r3], #1
 801f0b4:	9100      	str	r1, [sp, #0]
 801f0b6:	2830      	cmp	r0, #48	; 0x30
 801f0b8:	d0f8      	beq.n	801f0ac <__gethex+0x3c>
 801f0ba:	f7ff ffc3 	bl	801f044 <__hexdig_fun>
 801f0be:	4604      	mov	r4, r0
 801f0c0:	2800      	cmp	r0, #0
 801f0c2:	d13a      	bne.n	801f13a <__gethex+0xca>
 801f0c4:	9901      	ldr	r1, [sp, #4]
 801f0c6:	4652      	mov	r2, sl
 801f0c8:	4638      	mov	r0, r7
 801f0ca:	f7fd fd42 	bl	801cb52 <strncmp>
 801f0ce:	4605      	mov	r5, r0
 801f0d0:	2800      	cmp	r0, #0
 801f0d2:	d168      	bne.n	801f1a6 <__gethex+0x136>
 801f0d4:	f817 000a 	ldrb.w	r0, [r7, sl]
 801f0d8:	eb07 060a 	add.w	r6, r7, sl
 801f0dc:	f7ff ffb2 	bl	801f044 <__hexdig_fun>
 801f0e0:	2800      	cmp	r0, #0
 801f0e2:	d062      	beq.n	801f1aa <__gethex+0x13a>
 801f0e4:	4633      	mov	r3, r6
 801f0e6:	7818      	ldrb	r0, [r3, #0]
 801f0e8:	2830      	cmp	r0, #48	; 0x30
 801f0ea:	461f      	mov	r7, r3
 801f0ec:	f103 0301 	add.w	r3, r3, #1
 801f0f0:	d0f9      	beq.n	801f0e6 <__gethex+0x76>
 801f0f2:	f7ff ffa7 	bl	801f044 <__hexdig_fun>
 801f0f6:	2301      	movs	r3, #1
 801f0f8:	fab0 f480 	clz	r4, r0
 801f0fc:	0964      	lsrs	r4, r4, #5
 801f0fe:	4635      	mov	r5, r6
 801f100:	9300      	str	r3, [sp, #0]
 801f102:	463a      	mov	r2, r7
 801f104:	4616      	mov	r6, r2
 801f106:	3201      	adds	r2, #1
 801f108:	7830      	ldrb	r0, [r6, #0]
 801f10a:	f7ff ff9b 	bl	801f044 <__hexdig_fun>
 801f10e:	2800      	cmp	r0, #0
 801f110:	d1f8      	bne.n	801f104 <__gethex+0x94>
 801f112:	9901      	ldr	r1, [sp, #4]
 801f114:	4652      	mov	r2, sl
 801f116:	4630      	mov	r0, r6
 801f118:	f7fd fd1b 	bl	801cb52 <strncmp>
 801f11c:	b980      	cbnz	r0, 801f140 <__gethex+0xd0>
 801f11e:	b94d      	cbnz	r5, 801f134 <__gethex+0xc4>
 801f120:	eb06 050a 	add.w	r5, r6, sl
 801f124:	462a      	mov	r2, r5
 801f126:	4616      	mov	r6, r2
 801f128:	3201      	adds	r2, #1
 801f12a:	7830      	ldrb	r0, [r6, #0]
 801f12c:	f7ff ff8a 	bl	801f044 <__hexdig_fun>
 801f130:	2800      	cmp	r0, #0
 801f132:	d1f8      	bne.n	801f126 <__gethex+0xb6>
 801f134:	1bad      	subs	r5, r5, r6
 801f136:	00ad      	lsls	r5, r5, #2
 801f138:	e004      	b.n	801f144 <__gethex+0xd4>
 801f13a:	2400      	movs	r4, #0
 801f13c:	4625      	mov	r5, r4
 801f13e:	e7e0      	b.n	801f102 <__gethex+0x92>
 801f140:	2d00      	cmp	r5, #0
 801f142:	d1f7      	bne.n	801f134 <__gethex+0xc4>
 801f144:	7833      	ldrb	r3, [r6, #0]
 801f146:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801f14a:	2b50      	cmp	r3, #80	; 0x50
 801f14c:	d13b      	bne.n	801f1c6 <__gethex+0x156>
 801f14e:	7873      	ldrb	r3, [r6, #1]
 801f150:	2b2b      	cmp	r3, #43	; 0x2b
 801f152:	d02c      	beq.n	801f1ae <__gethex+0x13e>
 801f154:	2b2d      	cmp	r3, #45	; 0x2d
 801f156:	d02e      	beq.n	801f1b6 <__gethex+0x146>
 801f158:	1c71      	adds	r1, r6, #1
 801f15a:	f04f 0900 	mov.w	r9, #0
 801f15e:	7808      	ldrb	r0, [r1, #0]
 801f160:	f7ff ff70 	bl	801f044 <__hexdig_fun>
 801f164:	1e43      	subs	r3, r0, #1
 801f166:	b2db      	uxtb	r3, r3
 801f168:	2b18      	cmp	r3, #24
 801f16a:	d82c      	bhi.n	801f1c6 <__gethex+0x156>
 801f16c:	f1a0 0210 	sub.w	r2, r0, #16
 801f170:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801f174:	f7ff ff66 	bl	801f044 <__hexdig_fun>
 801f178:	1e43      	subs	r3, r0, #1
 801f17a:	b2db      	uxtb	r3, r3
 801f17c:	2b18      	cmp	r3, #24
 801f17e:	d91d      	bls.n	801f1bc <__gethex+0x14c>
 801f180:	f1b9 0f00 	cmp.w	r9, #0
 801f184:	d000      	beq.n	801f188 <__gethex+0x118>
 801f186:	4252      	negs	r2, r2
 801f188:	4415      	add	r5, r2
 801f18a:	f8cb 1000 	str.w	r1, [fp]
 801f18e:	b1e4      	cbz	r4, 801f1ca <__gethex+0x15a>
 801f190:	9b00      	ldr	r3, [sp, #0]
 801f192:	2b00      	cmp	r3, #0
 801f194:	bf14      	ite	ne
 801f196:	2700      	movne	r7, #0
 801f198:	2706      	moveq	r7, #6
 801f19a:	4638      	mov	r0, r7
 801f19c:	b009      	add	sp, #36	; 0x24
 801f19e:	ecbd 8b02 	vpop	{d8}
 801f1a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f1a6:	463e      	mov	r6, r7
 801f1a8:	4625      	mov	r5, r4
 801f1aa:	2401      	movs	r4, #1
 801f1ac:	e7ca      	b.n	801f144 <__gethex+0xd4>
 801f1ae:	f04f 0900 	mov.w	r9, #0
 801f1b2:	1cb1      	adds	r1, r6, #2
 801f1b4:	e7d3      	b.n	801f15e <__gethex+0xee>
 801f1b6:	f04f 0901 	mov.w	r9, #1
 801f1ba:	e7fa      	b.n	801f1b2 <__gethex+0x142>
 801f1bc:	230a      	movs	r3, #10
 801f1be:	fb03 0202 	mla	r2, r3, r2, r0
 801f1c2:	3a10      	subs	r2, #16
 801f1c4:	e7d4      	b.n	801f170 <__gethex+0x100>
 801f1c6:	4631      	mov	r1, r6
 801f1c8:	e7df      	b.n	801f18a <__gethex+0x11a>
 801f1ca:	1bf3      	subs	r3, r6, r7
 801f1cc:	3b01      	subs	r3, #1
 801f1ce:	4621      	mov	r1, r4
 801f1d0:	2b07      	cmp	r3, #7
 801f1d2:	dc0b      	bgt.n	801f1ec <__gethex+0x17c>
 801f1d4:	ee18 0a10 	vmov	r0, s16
 801f1d8:	f000 fbe0 	bl	801f99c <_Balloc>
 801f1dc:	4604      	mov	r4, r0
 801f1de:	b940      	cbnz	r0, 801f1f2 <__gethex+0x182>
 801f1e0:	4b65      	ldr	r3, [pc, #404]	; (801f378 <__gethex+0x308>)
 801f1e2:	4602      	mov	r2, r0
 801f1e4:	21de      	movs	r1, #222	; 0xde
 801f1e6:	4865      	ldr	r0, [pc, #404]	; (801f37c <__gethex+0x30c>)
 801f1e8:	f7fe ff4c 	bl	801e084 <__assert_func>
 801f1ec:	3101      	adds	r1, #1
 801f1ee:	105b      	asrs	r3, r3, #1
 801f1f0:	e7ee      	b.n	801f1d0 <__gethex+0x160>
 801f1f2:	f100 0914 	add.w	r9, r0, #20
 801f1f6:	f04f 0b00 	mov.w	fp, #0
 801f1fa:	f1ca 0301 	rsb	r3, sl, #1
 801f1fe:	f8cd 9008 	str.w	r9, [sp, #8]
 801f202:	f8cd b000 	str.w	fp, [sp]
 801f206:	9306      	str	r3, [sp, #24]
 801f208:	42b7      	cmp	r7, r6
 801f20a:	d340      	bcc.n	801f28e <__gethex+0x21e>
 801f20c:	9802      	ldr	r0, [sp, #8]
 801f20e:	9b00      	ldr	r3, [sp, #0]
 801f210:	f840 3b04 	str.w	r3, [r0], #4
 801f214:	eba0 0009 	sub.w	r0, r0, r9
 801f218:	1080      	asrs	r0, r0, #2
 801f21a:	0146      	lsls	r6, r0, #5
 801f21c:	6120      	str	r0, [r4, #16]
 801f21e:	4618      	mov	r0, r3
 801f220:	f000 fcb2 	bl	801fb88 <__hi0bits>
 801f224:	1a30      	subs	r0, r6, r0
 801f226:	f8d8 6000 	ldr.w	r6, [r8]
 801f22a:	42b0      	cmp	r0, r6
 801f22c:	dd63      	ble.n	801f2f6 <__gethex+0x286>
 801f22e:	1b87      	subs	r7, r0, r6
 801f230:	4639      	mov	r1, r7
 801f232:	4620      	mov	r0, r4
 801f234:	f001 f84c 	bl	80202d0 <__any_on>
 801f238:	4682      	mov	sl, r0
 801f23a:	b1a8      	cbz	r0, 801f268 <__gethex+0x1f8>
 801f23c:	1e7b      	subs	r3, r7, #1
 801f23e:	1159      	asrs	r1, r3, #5
 801f240:	f003 021f 	and.w	r2, r3, #31
 801f244:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801f248:	f04f 0a01 	mov.w	sl, #1
 801f24c:	fa0a f202 	lsl.w	r2, sl, r2
 801f250:	420a      	tst	r2, r1
 801f252:	d009      	beq.n	801f268 <__gethex+0x1f8>
 801f254:	4553      	cmp	r3, sl
 801f256:	dd05      	ble.n	801f264 <__gethex+0x1f4>
 801f258:	1eb9      	subs	r1, r7, #2
 801f25a:	4620      	mov	r0, r4
 801f25c:	f001 f838 	bl	80202d0 <__any_on>
 801f260:	2800      	cmp	r0, #0
 801f262:	d145      	bne.n	801f2f0 <__gethex+0x280>
 801f264:	f04f 0a02 	mov.w	sl, #2
 801f268:	4639      	mov	r1, r7
 801f26a:	4620      	mov	r0, r4
 801f26c:	f7ff fe98 	bl	801efa0 <rshift>
 801f270:	443d      	add	r5, r7
 801f272:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f276:	42ab      	cmp	r3, r5
 801f278:	da4c      	bge.n	801f314 <__gethex+0x2a4>
 801f27a:	ee18 0a10 	vmov	r0, s16
 801f27e:	4621      	mov	r1, r4
 801f280:	f000 fbcc 	bl	801fa1c <_Bfree>
 801f284:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801f286:	2300      	movs	r3, #0
 801f288:	6013      	str	r3, [r2, #0]
 801f28a:	27a3      	movs	r7, #163	; 0xa3
 801f28c:	e785      	b.n	801f19a <__gethex+0x12a>
 801f28e:	1e73      	subs	r3, r6, #1
 801f290:	9a05      	ldr	r2, [sp, #20]
 801f292:	9303      	str	r3, [sp, #12]
 801f294:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f298:	4293      	cmp	r3, r2
 801f29a:	d019      	beq.n	801f2d0 <__gethex+0x260>
 801f29c:	f1bb 0f20 	cmp.w	fp, #32
 801f2a0:	d107      	bne.n	801f2b2 <__gethex+0x242>
 801f2a2:	9b02      	ldr	r3, [sp, #8]
 801f2a4:	9a00      	ldr	r2, [sp, #0]
 801f2a6:	f843 2b04 	str.w	r2, [r3], #4
 801f2aa:	9302      	str	r3, [sp, #8]
 801f2ac:	2300      	movs	r3, #0
 801f2ae:	9300      	str	r3, [sp, #0]
 801f2b0:	469b      	mov	fp, r3
 801f2b2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 801f2b6:	f7ff fec5 	bl	801f044 <__hexdig_fun>
 801f2ba:	9b00      	ldr	r3, [sp, #0]
 801f2bc:	f000 000f 	and.w	r0, r0, #15
 801f2c0:	fa00 f00b 	lsl.w	r0, r0, fp
 801f2c4:	4303      	orrs	r3, r0
 801f2c6:	9300      	str	r3, [sp, #0]
 801f2c8:	f10b 0b04 	add.w	fp, fp, #4
 801f2cc:	9b03      	ldr	r3, [sp, #12]
 801f2ce:	e00d      	b.n	801f2ec <__gethex+0x27c>
 801f2d0:	9b03      	ldr	r3, [sp, #12]
 801f2d2:	9a06      	ldr	r2, [sp, #24]
 801f2d4:	4413      	add	r3, r2
 801f2d6:	42bb      	cmp	r3, r7
 801f2d8:	d3e0      	bcc.n	801f29c <__gethex+0x22c>
 801f2da:	4618      	mov	r0, r3
 801f2dc:	9901      	ldr	r1, [sp, #4]
 801f2de:	9307      	str	r3, [sp, #28]
 801f2e0:	4652      	mov	r2, sl
 801f2e2:	f7fd fc36 	bl	801cb52 <strncmp>
 801f2e6:	9b07      	ldr	r3, [sp, #28]
 801f2e8:	2800      	cmp	r0, #0
 801f2ea:	d1d7      	bne.n	801f29c <__gethex+0x22c>
 801f2ec:	461e      	mov	r6, r3
 801f2ee:	e78b      	b.n	801f208 <__gethex+0x198>
 801f2f0:	f04f 0a03 	mov.w	sl, #3
 801f2f4:	e7b8      	b.n	801f268 <__gethex+0x1f8>
 801f2f6:	da0a      	bge.n	801f30e <__gethex+0x29e>
 801f2f8:	1a37      	subs	r7, r6, r0
 801f2fa:	4621      	mov	r1, r4
 801f2fc:	ee18 0a10 	vmov	r0, s16
 801f300:	463a      	mov	r2, r7
 801f302:	f000 fda7 	bl	801fe54 <__lshift>
 801f306:	1bed      	subs	r5, r5, r7
 801f308:	4604      	mov	r4, r0
 801f30a:	f100 0914 	add.w	r9, r0, #20
 801f30e:	f04f 0a00 	mov.w	sl, #0
 801f312:	e7ae      	b.n	801f272 <__gethex+0x202>
 801f314:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801f318:	42a8      	cmp	r0, r5
 801f31a:	dd72      	ble.n	801f402 <__gethex+0x392>
 801f31c:	1b45      	subs	r5, r0, r5
 801f31e:	42ae      	cmp	r6, r5
 801f320:	dc36      	bgt.n	801f390 <__gethex+0x320>
 801f322:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f326:	2b02      	cmp	r3, #2
 801f328:	d02a      	beq.n	801f380 <__gethex+0x310>
 801f32a:	2b03      	cmp	r3, #3
 801f32c:	d02c      	beq.n	801f388 <__gethex+0x318>
 801f32e:	2b01      	cmp	r3, #1
 801f330:	d115      	bne.n	801f35e <__gethex+0x2ee>
 801f332:	42ae      	cmp	r6, r5
 801f334:	d113      	bne.n	801f35e <__gethex+0x2ee>
 801f336:	2e01      	cmp	r6, #1
 801f338:	d10b      	bne.n	801f352 <__gethex+0x2e2>
 801f33a:	9a04      	ldr	r2, [sp, #16]
 801f33c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801f340:	6013      	str	r3, [r2, #0]
 801f342:	2301      	movs	r3, #1
 801f344:	6123      	str	r3, [r4, #16]
 801f346:	f8c9 3000 	str.w	r3, [r9]
 801f34a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f34c:	2762      	movs	r7, #98	; 0x62
 801f34e:	601c      	str	r4, [r3, #0]
 801f350:	e723      	b.n	801f19a <__gethex+0x12a>
 801f352:	1e71      	subs	r1, r6, #1
 801f354:	4620      	mov	r0, r4
 801f356:	f000 ffbb 	bl	80202d0 <__any_on>
 801f35a:	2800      	cmp	r0, #0
 801f35c:	d1ed      	bne.n	801f33a <__gethex+0x2ca>
 801f35e:	ee18 0a10 	vmov	r0, s16
 801f362:	4621      	mov	r1, r4
 801f364:	f000 fb5a 	bl	801fa1c <_Bfree>
 801f368:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801f36a:	2300      	movs	r3, #0
 801f36c:	6013      	str	r3, [r2, #0]
 801f36e:	2750      	movs	r7, #80	; 0x50
 801f370:	e713      	b.n	801f19a <__gethex+0x12a>
 801f372:	bf00      	nop
 801f374:	08023358 	.word	0x08023358
 801f378:	080232dc 	.word	0x080232dc
 801f37c:	080232ed 	.word	0x080232ed
 801f380:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f382:	2b00      	cmp	r3, #0
 801f384:	d1eb      	bne.n	801f35e <__gethex+0x2ee>
 801f386:	e7d8      	b.n	801f33a <__gethex+0x2ca>
 801f388:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f38a:	2b00      	cmp	r3, #0
 801f38c:	d1d5      	bne.n	801f33a <__gethex+0x2ca>
 801f38e:	e7e6      	b.n	801f35e <__gethex+0x2ee>
 801f390:	1e6f      	subs	r7, r5, #1
 801f392:	f1ba 0f00 	cmp.w	sl, #0
 801f396:	d131      	bne.n	801f3fc <__gethex+0x38c>
 801f398:	b127      	cbz	r7, 801f3a4 <__gethex+0x334>
 801f39a:	4639      	mov	r1, r7
 801f39c:	4620      	mov	r0, r4
 801f39e:	f000 ff97 	bl	80202d0 <__any_on>
 801f3a2:	4682      	mov	sl, r0
 801f3a4:	117b      	asrs	r3, r7, #5
 801f3a6:	2101      	movs	r1, #1
 801f3a8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801f3ac:	f007 071f 	and.w	r7, r7, #31
 801f3b0:	fa01 f707 	lsl.w	r7, r1, r7
 801f3b4:	421f      	tst	r7, r3
 801f3b6:	4629      	mov	r1, r5
 801f3b8:	4620      	mov	r0, r4
 801f3ba:	bf18      	it	ne
 801f3bc:	f04a 0a02 	orrne.w	sl, sl, #2
 801f3c0:	1b76      	subs	r6, r6, r5
 801f3c2:	f7ff fded 	bl	801efa0 <rshift>
 801f3c6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801f3ca:	2702      	movs	r7, #2
 801f3cc:	f1ba 0f00 	cmp.w	sl, #0
 801f3d0:	d048      	beq.n	801f464 <__gethex+0x3f4>
 801f3d2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801f3d6:	2b02      	cmp	r3, #2
 801f3d8:	d015      	beq.n	801f406 <__gethex+0x396>
 801f3da:	2b03      	cmp	r3, #3
 801f3dc:	d017      	beq.n	801f40e <__gethex+0x39e>
 801f3de:	2b01      	cmp	r3, #1
 801f3e0:	d109      	bne.n	801f3f6 <__gethex+0x386>
 801f3e2:	f01a 0f02 	tst.w	sl, #2
 801f3e6:	d006      	beq.n	801f3f6 <__gethex+0x386>
 801f3e8:	f8d9 0000 	ldr.w	r0, [r9]
 801f3ec:	ea4a 0a00 	orr.w	sl, sl, r0
 801f3f0:	f01a 0f01 	tst.w	sl, #1
 801f3f4:	d10e      	bne.n	801f414 <__gethex+0x3a4>
 801f3f6:	f047 0710 	orr.w	r7, r7, #16
 801f3fa:	e033      	b.n	801f464 <__gethex+0x3f4>
 801f3fc:	f04f 0a01 	mov.w	sl, #1
 801f400:	e7d0      	b.n	801f3a4 <__gethex+0x334>
 801f402:	2701      	movs	r7, #1
 801f404:	e7e2      	b.n	801f3cc <__gethex+0x35c>
 801f406:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f408:	f1c3 0301 	rsb	r3, r3, #1
 801f40c:	9315      	str	r3, [sp, #84]	; 0x54
 801f40e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801f410:	2b00      	cmp	r3, #0
 801f412:	d0f0      	beq.n	801f3f6 <__gethex+0x386>
 801f414:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801f418:	f104 0314 	add.w	r3, r4, #20
 801f41c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801f420:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801f424:	f04f 0c00 	mov.w	ip, #0
 801f428:	4618      	mov	r0, r3
 801f42a:	f853 2b04 	ldr.w	r2, [r3], #4
 801f42e:	f1b2 3fff 	cmp.w	r2, #4294967295
 801f432:	d01c      	beq.n	801f46e <__gethex+0x3fe>
 801f434:	3201      	adds	r2, #1
 801f436:	6002      	str	r2, [r0, #0]
 801f438:	2f02      	cmp	r7, #2
 801f43a:	f104 0314 	add.w	r3, r4, #20
 801f43e:	d13f      	bne.n	801f4c0 <__gethex+0x450>
 801f440:	f8d8 2000 	ldr.w	r2, [r8]
 801f444:	3a01      	subs	r2, #1
 801f446:	42b2      	cmp	r2, r6
 801f448:	d10a      	bne.n	801f460 <__gethex+0x3f0>
 801f44a:	1171      	asrs	r1, r6, #5
 801f44c:	2201      	movs	r2, #1
 801f44e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801f452:	f006 061f 	and.w	r6, r6, #31
 801f456:	fa02 f606 	lsl.w	r6, r2, r6
 801f45a:	421e      	tst	r6, r3
 801f45c:	bf18      	it	ne
 801f45e:	4617      	movne	r7, r2
 801f460:	f047 0720 	orr.w	r7, r7, #32
 801f464:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801f466:	601c      	str	r4, [r3, #0]
 801f468:	9b04      	ldr	r3, [sp, #16]
 801f46a:	601d      	str	r5, [r3, #0]
 801f46c:	e695      	b.n	801f19a <__gethex+0x12a>
 801f46e:	4299      	cmp	r1, r3
 801f470:	f843 cc04 	str.w	ip, [r3, #-4]
 801f474:	d8d8      	bhi.n	801f428 <__gethex+0x3b8>
 801f476:	68a3      	ldr	r3, [r4, #8]
 801f478:	459b      	cmp	fp, r3
 801f47a:	db19      	blt.n	801f4b0 <__gethex+0x440>
 801f47c:	6861      	ldr	r1, [r4, #4]
 801f47e:	ee18 0a10 	vmov	r0, s16
 801f482:	3101      	adds	r1, #1
 801f484:	f000 fa8a 	bl	801f99c <_Balloc>
 801f488:	4681      	mov	r9, r0
 801f48a:	b918      	cbnz	r0, 801f494 <__gethex+0x424>
 801f48c:	4b1a      	ldr	r3, [pc, #104]	; (801f4f8 <__gethex+0x488>)
 801f48e:	4602      	mov	r2, r0
 801f490:	2184      	movs	r1, #132	; 0x84
 801f492:	e6a8      	b.n	801f1e6 <__gethex+0x176>
 801f494:	6922      	ldr	r2, [r4, #16]
 801f496:	3202      	adds	r2, #2
 801f498:	f104 010c 	add.w	r1, r4, #12
 801f49c:	0092      	lsls	r2, r2, #2
 801f49e:	300c      	adds	r0, #12
 801f4a0:	f7fb ff9a 	bl	801b3d8 <memcpy>
 801f4a4:	4621      	mov	r1, r4
 801f4a6:	ee18 0a10 	vmov	r0, s16
 801f4aa:	f000 fab7 	bl	801fa1c <_Bfree>
 801f4ae:	464c      	mov	r4, r9
 801f4b0:	6923      	ldr	r3, [r4, #16]
 801f4b2:	1c5a      	adds	r2, r3, #1
 801f4b4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801f4b8:	6122      	str	r2, [r4, #16]
 801f4ba:	2201      	movs	r2, #1
 801f4bc:	615a      	str	r2, [r3, #20]
 801f4be:	e7bb      	b.n	801f438 <__gethex+0x3c8>
 801f4c0:	6922      	ldr	r2, [r4, #16]
 801f4c2:	455a      	cmp	r2, fp
 801f4c4:	dd0b      	ble.n	801f4de <__gethex+0x46e>
 801f4c6:	2101      	movs	r1, #1
 801f4c8:	4620      	mov	r0, r4
 801f4ca:	f7ff fd69 	bl	801efa0 <rshift>
 801f4ce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801f4d2:	3501      	adds	r5, #1
 801f4d4:	42ab      	cmp	r3, r5
 801f4d6:	f6ff aed0 	blt.w	801f27a <__gethex+0x20a>
 801f4da:	2701      	movs	r7, #1
 801f4dc:	e7c0      	b.n	801f460 <__gethex+0x3f0>
 801f4de:	f016 061f 	ands.w	r6, r6, #31
 801f4e2:	d0fa      	beq.n	801f4da <__gethex+0x46a>
 801f4e4:	449a      	add	sl, r3
 801f4e6:	f1c6 0620 	rsb	r6, r6, #32
 801f4ea:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801f4ee:	f000 fb4b 	bl	801fb88 <__hi0bits>
 801f4f2:	42b0      	cmp	r0, r6
 801f4f4:	dbe7      	blt.n	801f4c6 <__gethex+0x456>
 801f4f6:	e7f0      	b.n	801f4da <__gethex+0x46a>
 801f4f8:	080232dc 	.word	0x080232dc

0801f4fc <L_shift>:
 801f4fc:	f1c2 0208 	rsb	r2, r2, #8
 801f500:	0092      	lsls	r2, r2, #2
 801f502:	b570      	push	{r4, r5, r6, lr}
 801f504:	f1c2 0620 	rsb	r6, r2, #32
 801f508:	6843      	ldr	r3, [r0, #4]
 801f50a:	6804      	ldr	r4, [r0, #0]
 801f50c:	fa03 f506 	lsl.w	r5, r3, r6
 801f510:	432c      	orrs	r4, r5
 801f512:	40d3      	lsrs	r3, r2
 801f514:	6004      	str	r4, [r0, #0]
 801f516:	f840 3f04 	str.w	r3, [r0, #4]!
 801f51a:	4288      	cmp	r0, r1
 801f51c:	d3f4      	bcc.n	801f508 <L_shift+0xc>
 801f51e:	bd70      	pop	{r4, r5, r6, pc}

0801f520 <__match>:
 801f520:	b530      	push	{r4, r5, lr}
 801f522:	6803      	ldr	r3, [r0, #0]
 801f524:	3301      	adds	r3, #1
 801f526:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f52a:	b914      	cbnz	r4, 801f532 <__match+0x12>
 801f52c:	6003      	str	r3, [r0, #0]
 801f52e:	2001      	movs	r0, #1
 801f530:	bd30      	pop	{r4, r5, pc}
 801f532:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f536:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801f53a:	2d19      	cmp	r5, #25
 801f53c:	bf98      	it	ls
 801f53e:	3220      	addls	r2, #32
 801f540:	42a2      	cmp	r2, r4
 801f542:	d0f0      	beq.n	801f526 <__match+0x6>
 801f544:	2000      	movs	r0, #0
 801f546:	e7f3      	b.n	801f530 <__match+0x10>

0801f548 <__hexnan>:
 801f548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f54c:	680b      	ldr	r3, [r1, #0]
 801f54e:	6801      	ldr	r1, [r0, #0]
 801f550:	115e      	asrs	r6, r3, #5
 801f552:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801f556:	f013 031f 	ands.w	r3, r3, #31
 801f55a:	b087      	sub	sp, #28
 801f55c:	bf18      	it	ne
 801f55e:	3604      	addne	r6, #4
 801f560:	2500      	movs	r5, #0
 801f562:	1f37      	subs	r7, r6, #4
 801f564:	4682      	mov	sl, r0
 801f566:	4690      	mov	r8, r2
 801f568:	9301      	str	r3, [sp, #4]
 801f56a:	f846 5c04 	str.w	r5, [r6, #-4]
 801f56e:	46b9      	mov	r9, r7
 801f570:	463c      	mov	r4, r7
 801f572:	9502      	str	r5, [sp, #8]
 801f574:	46ab      	mov	fp, r5
 801f576:	784a      	ldrb	r2, [r1, #1]
 801f578:	1c4b      	adds	r3, r1, #1
 801f57a:	9303      	str	r3, [sp, #12]
 801f57c:	b342      	cbz	r2, 801f5d0 <__hexnan+0x88>
 801f57e:	4610      	mov	r0, r2
 801f580:	9105      	str	r1, [sp, #20]
 801f582:	9204      	str	r2, [sp, #16]
 801f584:	f7ff fd5e 	bl	801f044 <__hexdig_fun>
 801f588:	2800      	cmp	r0, #0
 801f58a:	d14f      	bne.n	801f62c <__hexnan+0xe4>
 801f58c:	9a04      	ldr	r2, [sp, #16]
 801f58e:	9905      	ldr	r1, [sp, #20]
 801f590:	2a20      	cmp	r2, #32
 801f592:	d818      	bhi.n	801f5c6 <__hexnan+0x7e>
 801f594:	9b02      	ldr	r3, [sp, #8]
 801f596:	459b      	cmp	fp, r3
 801f598:	dd13      	ble.n	801f5c2 <__hexnan+0x7a>
 801f59a:	454c      	cmp	r4, r9
 801f59c:	d206      	bcs.n	801f5ac <__hexnan+0x64>
 801f59e:	2d07      	cmp	r5, #7
 801f5a0:	dc04      	bgt.n	801f5ac <__hexnan+0x64>
 801f5a2:	462a      	mov	r2, r5
 801f5a4:	4649      	mov	r1, r9
 801f5a6:	4620      	mov	r0, r4
 801f5a8:	f7ff ffa8 	bl	801f4fc <L_shift>
 801f5ac:	4544      	cmp	r4, r8
 801f5ae:	d950      	bls.n	801f652 <__hexnan+0x10a>
 801f5b0:	2300      	movs	r3, #0
 801f5b2:	f1a4 0904 	sub.w	r9, r4, #4
 801f5b6:	f844 3c04 	str.w	r3, [r4, #-4]
 801f5ba:	f8cd b008 	str.w	fp, [sp, #8]
 801f5be:	464c      	mov	r4, r9
 801f5c0:	461d      	mov	r5, r3
 801f5c2:	9903      	ldr	r1, [sp, #12]
 801f5c4:	e7d7      	b.n	801f576 <__hexnan+0x2e>
 801f5c6:	2a29      	cmp	r2, #41	; 0x29
 801f5c8:	d156      	bne.n	801f678 <__hexnan+0x130>
 801f5ca:	3102      	adds	r1, #2
 801f5cc:	f8ca 1000 	str.w	r1, [sl]
 801f5d0:	f1bb 0f00 	cmp.w	fp, #0
 801f5d4:	d050      	beq.n	801f678 <__hexnan+0x130>
 801f5d6:	454c      	cmp	r4, r9
 801f5d8:	d206      	bcs.n	801f5e8 <__hexnan+0xa0>
 801f5da:	2d07      	cmp	r5, #7
 801f5dc:	dc04      	bgt.n	801f5e8 <__hexnan+0xa0>
 801f5de:	462a      	mov	r2, r5
 801f5e0:	4649      	mov	r1, r9
 801f5e2:	4620      	mov	r0, r4
 801f5e4:	f7ff ff8a 	bl	801f4fc <L_shift>
 801f5e8:	4544      	cmp	r4, r8
 801f5ea:	d934      	bls.n	801f656 <__hexnan+0x10e>
 801f5ec:	f1a8 0204 	sub.w	r2, r8, #4
 801f5f0:	4623      	mov	r3, r4
 801f5f2:	f853 1b04 	ldr.w	r1, [r3], #4
 801f5f6:	f842 1f04 	str.w	r1, [r2, #4]!
 801f5fa:	429f      	cmp	r7, r3
 801f5fc:	d2f9      	bcs.n	801f5f2 <__hexnan+0xaa>
 801f5fe:	1b3b      	subs	r3, r7, r4
 801f600:	f023 0303 	bic.w	r3, r3, #3
 801f604:	3304      	adds	r3, #4
 801f606:	3401      	adds	r4, #1
 801f608:	3e03      	subs	r6, #3
 801f60a:	42b4      	cmp	r4, r6
 801f60c:	bf88      	it	hi
 801f60e:	2304      	movhi	r3, #4
 801f610:	4443      	add	r3, r8
 801f612:	2200      	movs	r2, #0
 801f614:	f843 2b04 	str.w	r2, [r3], #4
 801f618:	429f      	cmp	r7, r3
 801f61a:	d2fb      	bcs.n	801f614 <__hexnan+0xcc>
 801f61c:	683b      	ldr	r3, [r7, #0]
 801f61e:	b91b      	cbnz	r3, 801f628 <__hexnan+0xe0>
 801f620:	4547      	cmp	r7, r8
 801f622:	d127      	bne.n	801f674 <__hexnan+0x12c>
 801f624:	2301      	movs	r3, #1
 801f626:	603b      	str	r3, [r7, #0]
 801f628:	2005      	movs	r0, #5
 801f62a:	e026      	b.n	801f67a <__hexnan+0x132>
 801f62c:	3501      	adds	r5, #1
 801f62e:	2d08      	cmp	r5, #8
 801f630:	f10b 0b01 	add.w	fp, fp, #1
 801f634:	dd06      	ble.n	801f644 <__hexnan+0xfc>
 801f636:	4544      	cmp	r4, r8
 801f638:	d9c3      	bls.n	801f5c2 <__hexnan+0x7a>
 801f63a:	2300      	movs	r3, #0
 801f63c:	f844 3c04 	str.w	r3, [r4, #-4]
 801f640:	2501      	movs	r5, #1
 801f642:	3c04      	subs	r4, #4
 801f644:	6822      	ldr	r2, [r4, #0]
 801f646:	f000 000f 	and.w	r0, r0, #15
 801f64a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801f64e:	6022      	str	r2, [r4, #0]
 801f650:	e7b7      	b.n	801f5c2 <__hexnan+0x7a>
 801f652:	2508      	movs	r5, #8
 801f654:	e7b5      	b.n	801f5c2 <__hexnan+0x7a>
 801f656:	9b01      	ldr	r3, [sp, #4]
 801f658:	2b00      	cmp	r3, #0
 801f65a:	d0df      	beq.n	801f61c <__hexnan+0xd4>
 801f65c:	f04f 32ff 	mov.w	r2, #4294967295
 801f660:	f1c3 0320 	rsb	r3, r3, #32
 801f664:	fa22 f303 	lsr.w	r3, r2, r3
 801f668:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801f66c:	401a      	ands	r2, r3
 801f66e:	f846 2c04 	str.w	r2, [r6, #-4]
 801f672:	e7d3      	b.n	801f61c <__hexnan+0xd4>
 801f674:	3f04      	subs	r7, #4
 801f676:	e7d1      	b.n	801f61c <__hexnan+0xd4>
 801f678:	2004      	movs	r0, #4
 801f67a:	b007      	add	sp, #28
 801f67c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801f680 <_findenv_r>:
 801f680:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f684:	4607      	mov	r7, r0
 801f686:	4689      	mov	r9, r1
 801f688:	4616      	mov	r6, r2
 801f68a:	f001 fcdf 	bl	802104c <__env_lock>
 801f68e:	4b18      	ldr	r3, [pc, #96]	; (801f6f0 <_findenv_r+0x70>)
 801f690:	681c      	ldr	r4, [r3, #0]
 801f692:	469a      	mov	sl, r3
 801f694:	b134      	cbz	r4, 801f6a4 <_findenv_r+0x24>
 801f696:	464b      	mov	r3, r9
 801f698:	4698      	mov	r8, r3
 801f69a:	f813 1b01 	ldrb.w	r1, [r3], #1
 801f69e:	b139      	cbz	r1, 801f6b0 <_findenv_r+0x30>
 801f6a0:	293d      	cmp	r1, #61	; 0x3d
 801f6a2:	d1f9      	bne.n	801f698 <_findenv_r+0x18>
 801f6a4:	4638      	mov	r0, r7
 801f6a6:	f001 fcd7 	bl	8021058 <__env_unlock>
 801f6aa:	2000      	movs	r0, #0
 801f6ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f6b0:	eba8 0809 	sub.w	r8, r8, r9
 801f6b4:	46a3      	mov	fp, r4
 801f6b6:	f854 0b04 	ldr.w	r0, [r4], #4
 801f6ba:	2800      	cmp	r0, #0
 801f6bc:	d0f2      	beq.n	801f6a4 <_findenv_r+0x24>
 801f6be:	4642      	mov	r2, r8
 801f6c0:	4649      	mov	r1, r9
 801f6c2:	f7fd fa46 	bl	801cb52 <strncmp>
 801f6c6:	2800      	cmp	r0, #0
 801f6c8:	d1f4      	bne.n	801f6b4 <_findenv_r+0x34>
 801f6ca:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801f6ce:	eb03 0508 	add.w	r5, r3, r8
 801f6d2:	f813 3008 	ldrb.w	r3, [r3, r8]
 801f6d6:	2b3d      	cmp	r3, #61	; 0x3d
 801f6d8:	d1ec      	bne.n	801f6b4 <_findenv_r+0x34>
 801f6da:	f8da 3000 	ldr.w	r3, [sl]
 801f6de:	ebab 0303 	sub.w	r3, fp, r3
 801f6e2:	109b      	asrs	r3, r3, #2
 801f6e4:	4638      	mov	r0, r7
 801f6e6:	6033      	str	r3, [r6, #0]
 801f6e8:	f001 fcb6 	bl	8021058 <__env_unlock>
 801f6ec:	1c68      	adds	r0, r5, #1
 801f6ee:	e7dd      	b.n	801f6ac <_findenv_r+0x2c>
 801f6f0:	20000000 	.word	0x20000000

0801f6f4 <_getenv_r>:
 801f6f4:	b507      	push	{r0, r1, r2, lr}
 801f6f6:	aa01      	add	r2, sp, #4
 801f6f8:	f7ff ffc2 	bl	801f680 <_findenv_r>
 801f6fc:	b003      	add	sp, #12
 801f6fe:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0801f704 <__gettzinfo>:
 801f704:	4800      	ldr	r0, [pc, #0]	; (801f708 <__gettzinfo+0x4>)
 801f706:	4770      	bx	lr
 801f708:	20000268 	.word	0x20000268

0801f70c <gmtime_r>:
 801f70c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f710:	e9d0 6700 	ldrd	r6, r7, [r0]
 801f714:	460c      	mov	r4, r1
 801f716:	4a51      	ldr	r2, [pc, #324]	; (801f85c <gmtime_r+0x150>)
 801f718:	2300      	movs	r3, #0
 801f71a:	4630      	mov	r0, r6
 801f71c:	4639      	mov	r1, r7
 801f71e:	f7e1 fad3 	bl	8000cc8 <__aeabi_ldivmod>
 801f722:	4639      	mov	r1, r7
 801f724:	4605      	mov	r5, r0
 801f726:	4a4d      	ldr	r2, [pc, #308]	; (801f85c <gmtime_r+0x150>)
 801f728:	4630      	mov	r0, r6
 801f72a:	2300      	movs	r3, #0
 801f72c:	f7e1 facc 	bl	8000cc8 <__aeabi_ldivmod>
 801f730:	2a00      	cmp	r2, #0
 801f732:	bfbc      	itt	lt
 801f734:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 801f738:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 801f73c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 801f740:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 801f744:	fbb2 f3f1 	udiv	r3, r2, r1
 801f748:	fb01 2213 	mls	r2, r1, r3, r2
 801f74c:	f04f 013c 	mov.w	r1, #60	; 0x3c
 801f750:	bfac      	ite	ge
 801f752:	f600 206c 	addwge	r0, r0, #2668	; 0xa6c
 801f756:	f600 206b 	addwlt	r0, r0, #2667	; 0xa6b
 801f75a:	60a3      	str	r3, [r4, #8]
 801f75c:	fbb2 f3f1 	udiv	r3, r2, r1
 801f760:	fb01 2213 	mls	r2, r1, r3, r2
 801f764:	6063      	str	r3, [r4, #4]
 801f766:	6022      	str	r2, [r4, #0]
 801f768:	1cc3      	adds	r3, r0, #3
 801f76a:	2207      	movs	r2, #7
 801f76c:	fb93 f2f2 	sdiv	r2, r3, r2
 801f770:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 801f774:	1a9b      	subs	r3, r3, r2
 801f776:	bf48      	it	mi
 801f778:	3307      	addmi	r3, #7
 801f77a:	2800      	cmp	r0, #0
 801f77c:	61a3      	str	r3, [r4, #24]
 801f77e:	bfb8      	it	lt
 801f780:	f5a0 330e 	sublt.w	r3, r0, #145408	; 0x23800
 801f784:	4936      	ldr	r1, [pc, #216]	; (801f860 <gmtime_r+0x154>)
 801f786:	bfae      	itee	ge
 801f788:	fb90 f1f1 	sdivge	r1, r0, r1
 801f78c:	f5a3 732c 	sublt.w	r3, r3, #688	; 0x2b0
 801f790:	fb93 f1f1 	sdivlt	r1, r3, r1
 801f794:	4b33      	ldr	r3, [pc, #204]	; (801f864 <gmtime_r+0x158>)
 801f796:	fb03 0001 	mla	r0, r3, r1, r0
 801f79a:	f648 62ac 	movw	r2, #36524	; 0x8eac
 801f79e:	fbb0 f2f2 	udiv	r2, r0, r2
 801f7a2:	4402      	add	r2, r0
 801f7a4:	f240 5cb4 	movw	ip, #1460	; 0x5b4
 801f7a8:	fbb0 f3fc 	udiv	r3, r0, ip
 801f7ac:	1ad2      	subs	r2, r2, r3
 801f7ae:	f240 176d 	movw	r7, #365	; 0x16d
 801f7b2:	4b2d      	ldr	r3, [pc, #180]	; (801f868 <gmtime_r+0x15c>)
 801f7b4:	fbb0 f3f3 	udiv	r3, r0, r3
 801f7b8:	2664      	movs	r6, #100	; 0x64
 801f7ba:	1ad3      	subs	r3, r2, r3
 801f7bc:	fbb3 f5f7 	udiv	r5, r3, r7
 801f7c0:	fbb3 f3fc 	udiv	r3, r3, ip
 801f7c4:	fbb5 f2f6 	udiv	r2, r5, r6
 801f7c8:	1ad3      	subs	r3, r2, r3
 801f7ca:	4403      	add	r3, r0
 801f7cc:	fb07 3315 	mls	r3, r7, r5, r3
 801f7d0:	2099      	movs	r0, #153	; 0x99
 801f7d2:	eb03 0c83 	add.w	ip, r3, r3, lsl #2
 801f7d6:	f10c 0c02 	add.w	ip, ip, #2
 801f7da:	f103 0e01 	add.w	lr, r3, #1
 801f7de:	fbbc f7f0 	udiv	r7, ip, r0
 801f7e2:	4378      	muls	r0, r7
 801f7e4:	3002      	adds	r0, #2
 801f7e6:	f04f 0805 	mov.w	r8, #5
 801f7ea:	fbb0 f0f8 	udiv	r0, r0, r8
 801f7ee:	ebae 0000 	sub.w	r0, lr, r0
 801f7f2:	f240 5ef9 	movw	lr, #1529	; 0x5f9
 801f7f6:	45f4      	cmp	ip, lr
 801f7f8:	bf94      	ite	ls
 801f7fa:	f04f 0c02 	movls.w	ip, #2
 801f7fe:	f06f 0c09 	mvnhi.w	ip, #9
 801f802:	4467      	add	r7, ip
 801f804:	f44f 7cc8 	mov.w	ip, #400	; 0x190
 801f808:	fb0c 5101 	mla	r1, ip, r1, r5
 801f80c:	2f01      	cmp	r7, #1
 801f80e:	bf98      	it	ls
 801f810:	3101      	addls	r1, #1
 801f812:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 801f816:	d30c      	bcc.n	801f832 <gmtime_r+0x126>
 801f818:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 801f81c:	61e3      	str	r3, [r4, #28]
 801f81e:	f2a1 716c 	subw	r1, r1, #1900	; 0x76c
 801f822:	2300      	movs	r3, #0
 801f824:	60e0      	str	r0, [r4, #12]
 801f826:	e9c4 7104 	strd	r7, r1, [r4, #16]
 801f82a:	6223      	str	r3, [r4, #32]
 801f82c:	4620      	mov	r0, r4
 801f82e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f832:	f015 0f03 	tst.w	r5, #3
 801f836:	d102      	bne.n	801f83e <gmtime_r+0x132>
 801f838:	fb06 5212 	mls	r2, r6, r2, r5
 801f83c:	b95a      	cbnz	r2, 801f856 <gmtime_r+0x14a>
 801f83e:	f44f 76c8 	mov.w	r6, #400	; 0x190
 801f842:	fbb5 f2f6 	udiv	r2, r5, r6
 801f846:	fb06 5212 	mls	r2, r6, r2, r5
 801f84a:	fab2 f282 	clz	r2, r2
 801f84e:	0952      	lsrs	r2, r2, #5
 801f850:	333b      	adds	r3, #59	; 0x3b
 801f852:	4413      	add	r3, r2
 801f854:	e7e2      	b.n	801f81c <gmtime_r+0x110>
 801f856:	2201      	movs	r2, #1
 801f858:	e7fa      	b.n	801f850 <gmtime_r+0x144>
 801f85a:	bf00      	nop
 801f85c:	00015180 	.word	0x00015180
 801f860:	00023ab1 	.word	0x00023ab1
 801f864:	fffdc54f 	.word	0xfffdc54f
 801f868:	00023ab0 	.word	0x00023ab0

0801f86c <_localeconv_r>:
 801f86c:	4800      	ldr	r0, [pc, #0]	; (801f870 <_localeconv_r+0x4>)
 801f86e:	4770      	bx	lr
 801f870:	200003b4 	.word	0x200003b4

0801f874 <_lseek_r>:
 801f874:	b538      	push	{r3, r4, r5, lr}
 801f876:	4d07      	ldr	r5, [pc, #28]	; (801f894 <_lseek_r+0x20>)
 801f878:	4604      	mov	r4, r0
 801f87a:	4608      	mov	r0, r1
 801f87c:	4611      	mov	r1, r2
 801f87e:	2200      	movs	r2, #0
 801f880:	602a      	str	r2, [r5, #0]
 801f882:	461a      	mov	r2, r3
 801f884:	f7e3 fe0a 	bl	800349c <_lseek>
 801f888:	1c43      	adds	r3, r0, #1
 801f88a:	d102      	bne.n	801f892 <_lseek_r+0x1e>
 801f88c:	682b      	ldr	r3, [r5, #0]
 801f88e:	b103      	cbz	r3, 801f892 <_lseek_r+0x1e>
 801f890:	6023      	str	r3, [r4, #0]
 801f892:	bd38      	pop	{r3, r4, r5, pc}
 801f894:	20008fd0 	.word	0x20008fd0

0801f898 <__swhatbuf_r>:
 801f898:	b570      	push	{r4, r5, r6, lr}
 801f89a:	460e      	mov	r6, r1
 801f89c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801f8a0:	2900      	cmp	r1, #0
 801f8a2:	b096      	sub	sp, #88	; 0x58
 801f8a4:	4614      	mov	r4, r2
 801f8a6:	461d      	mov	r5, r3
 801f8a8:	da07      	bge.n	801f8ba <__swhatbuf_r+0x22>
 801f8aa:	2300      	movs	r3, #0
 801f8ac:	602b      	str	r3, [r5, #0]
 801f8ae:	89b3      	ldrh	r3, [r6, #12]
 801f8b0:	061a      	lsls	r2, r3, #24
 801f8b2:	d410      	bmi.n	801f8d6 <__swhatbuf_r+0x3e>
 801f8b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801f8b8:	e00e      	b.n	801f8d8 <__swhatbuf_r+0x40>
 801f8ba:	466a      	mov	r2, sp
 801f8bc:	f001 fbd2 	bl	8021064 <_fstat_r>
 801f8c0:	2800      	cmp	r0, #0
 801f8c2:	dbf2      	blt.n	801f8aa <__swhatbuf_r+0x12>
 801f8c4:	9a01      	ldr	r2, [sp, #4]
 801f8c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801f8ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801f8ce:	425a      	negs	r2, r3
 801f8d0:	415a      	adcs	r2, r3
 801f8d2:	602a      	str	r2, [r5, #0]
 801f8d4:	e7ee      	b.n	801f8b4 <__swhatbuf_r+0x1c>
 801f8d6:	2340      	movs	r3, #64	; 0x40
 801f8d8:	2000      	movs	r0, #0
 801f8da:	6023      	str	r3, [r4, #0]
 801f8dc:	b016      	add	sp, #88	; 0x58
 801f8de:	bd70      	pop	{r4, r5, r6, pc}

0801f8e0 <__smakebuf_r>:
 801f8e0:	898b      	ldrh	r3, [r1, #12]
 801f8e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801f8e4:	079d      	lsls	r5, r3, #30
 801f8e6:	4606      	mov	r6, r0
 801f8e8:	460c      	mov	r4, r1
 801f8ea:	d507      	bpl.n	801f8fc <__smakebuf_r+0x1c>
 801f8ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801f8f0:	6023      	str	r3, [r4, #0]
 801f8f2:	6123      	str	r3, [r4, #16]
 801f8f4:	2301      	movs	r3, #1
 801f8f6:	6163      	str	r3, [r4, #20]
 801f8f8:	b002      	add	sp, #8
 801f8fa:	bd70      	pop	{r4, r5, r6, pc}
 801f8fc:	ab01      	add	r3, sp, #4
 801f8fe:	466a      	mov	r2, sp
 801f900:	f7ff ffca 	bl	801f898 <__swhatbuf_r>
 801f904:	9900      	ldr	r1, [sp, #0]
 801f906:	4605      	mov	r5, r0
 801f908:	4630      	mov	r0, r6
 801f90a:	f7fc f863 	bl	801b9d4 <_malloc_r>
 801f90e:	b948      	cbnz	r0, 801f924 <__smakebuf_r+0x44>
 801f910:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801f914:	059a      	lsls	r2, r3, #22
 801f916:	d4ef      	bmi.n	801f8f8 <__smakebuf_r+0x18>
 801f918:	f023 0303 	bic.w	r3, r3, #3
 801f91c:	f043 0302 	orr.w	r3, r3, #2
 801f920:	81a3      	strh	r3, [r4, #12]
 801f922:	e7e3      	b.n	801f8ec <__smakebuf_r+0xc>
 801f924:	4b0d      	ldr	r3, [pc, #52]	; (801f95c <__smakebuf_r+0x7c>)
 801f926:	62b3      	str	r3, [r6, #40]	; 0x28
 801f928:	89a3      	ldrh	r3, [r4, #12]
 801f92a:	6020      	str	r0, [r4, #0]
 801f92c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801f930:	81a3      	strh	r3, [r4, #12]
 801f932:	9b00      	ldr	r3, [sp, #0]
 801f934:	6163      	str	r3, [r4, #20]
 801f936:	9b01      	ldr	r3, [sp, #4]
 801f938:	6120      	str	r0, [r4, #16]
 801f93a:	b15b      	cbz	r3, 801f954 <__smakebuf_r+0x74>
 801f93c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801f940:	4630      	mov	r0, r6
 801f942:	f001 fba1 	bl	8021088 <_isatty_r>
 801f946:	b128      	cbz	r0, 801f954 <__smakebuf_r+0x74>
 801f948:	89a3      	ldrh	r3, [r4, #12]
 801f94a:	f023 0303 	bic.w	r3, r3, #3
 801f94e:	f043 0301 	orr.w	r3, r3, #1
 801f952:	81a3      	strh	r3, [r4, #12]
 801f954:	89a0      	ldrh	r0, [r4, #12]
 801f956:	4305      	orrs	r5, r0
 801f958:	81a5      	strh	r5, [r4, #12]
 801f95a:	e7cd      	b.n	801f8f8 <__smakebuf_r+0x18>
 801f95c:	0801af89 	.word	0x0801af89

0801f960 <__ascii_mbtowc>:
 801f960:	b082      	sub	sp, #8
 801f962:	b901      	cbnz	r1, 801f966 <__ascii_mbtowc+0x6>
 801f964:	a901      	add	r1, sp, #4
 801f966:	b142      	cbz	r2, 801f97a <__ascii_mbtowc+0x1a>
 801f968:	b14b      	cbz	r3, 801f97e <__ascii_mbtowc+0x1e>
 801f96a:	7813      	ldrb	r3, [r2, #0]
 801f96c:	600b      	str	r3, [r1, #0]
 801f96e:	7812      	ldrb	r2, [r2, #0]
 801f970:	1e10      	subs	r0, r2, #0
 801f972:	bf18      	it	ne
 801f974:	2001      	movne	r0, #1
 801f976:	b002      	add	sp, #8
 801f978:	4770      	bx	lr
 801f97a:	4610      	mov	r0, r2
 801f97c:	e7fb      	b.n	801f976 <__ascii_mbtowc+0x16>
 801f97e:	f06f 0001 	mvn.w	r0, #1
 801f982:	e7f8      	b.n	801f976 <__ascii_mbtowc+0x16>

0801f984 <__malloc_lock>:
 801f984:	4801      	ldr	r0, [pc, #4]	; (801f98c <__malloc_lock+0x8>)
 801f986:	f7fb bd13 	b.w	801b3b0 <__retarget_lock_acquire_recursive>
 801f98a:	bf00      	nop
 801f98c:	20008fc8 	.word	0x20008fc8

0801f990 <__malloc_unlock>:
 801f990:	4801      	ldr	r0, [pc, #4]	; (801f998 <__malloc_unlock+0x8>)
 801f992:	f7fb bd0f 	b.w	801b3b4 <__retarget_lock_release_recursive>
 801f996:	bf00      	nop
 801f998:	20008fc8 	.word	0x20008fc8

0801f99c <_Balloc>:
 801f99c:	b570      	push	{r4, r5, r6, lr}
 801f99e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801f9a0:	4604      	mov	r4, r0
 801f9a2:	460d      	mov	r5, r1
 801f9a4:	b976      	cbnz	r6, 801f9c4 <_Balloc+0x28>
 801f9a6:	2010      	movs	r0, #16
 801f9a8:	f7fb fd06 	bl	801b3b8 <malloc>
 801f9ac:	4602      	mov	r2, r0
 801f9ae:	6260      	str	r0, [r4, #36]	; 0x24
 801f9b0:	b920      	cbnz	r0, 801f9bc <_Balloc+0x20>
 801f9b2:	4b18      	ldr	r3, [pc, #96]	; (801fa14 <_Balloc+0x78>)
 801f9b4:	4818      	ldr	r0, [pc, #96]	; (801fa18 <_Balloc+0x7c>)
 801f9b6:	2166      	movs	r1, #102	; 0x66
 801f9b8:	f7fe fb64 	bl	801e084 <__assert_func>
 801f9bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801f9c0:	6006      	str	r6, [r0, #0]
 801f9c2:	60c6      	str	r6, [r0, #12]
 801f9c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801f9c6:	68f3      	ldr	r3, [r6, #12]
 801f9c8:	b183      	cbz	r3, 801f9ec <_Balloc+0x50>
 801f9ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f9cc:	68db      	ldr	r3, [r3, #12]
 801f9ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801f9d2:	b9b8      	cbnz	r0, 801fa04 <_Balloc+0x68>
 801f9d4:	2101      	movs	r1, #1
 801f9d6:	fa01 f605 	lsl.w	r6, r1, r5
 801f9da:	1d72      	adds	r2, r6, #5
 801f9dc:	0092      	lsls	r2, r2, #2
 801f9de:	4620      	mov	r0, r4
 801f9e0:	f000 fc97 	bl	8020312 <_calloc_r>
 801f9e4:	b160      	cbz	r0, 801fa00 <_Balloc+0x64>
 801f9e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801f9ea:	e00e      	b.n	801fa0a <_Balloc+0x6e>
 801f9ec:	2221      	movs	r2, #33	; 0x21
 801f9ee:	2104      	movs	r1, #4
 801f9f0:	4620      	mov	r0, r4
 801f9f2:	f000 fc8e 	bl	8020312 <_calloc_r>
 801f9f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801f9f8:	60f0      	str	r0, [r6, #12]
 801f9fa:	68db      	ldr	r3, [r3, #12]
 801f9fc:	2b00      	cmp	r3, #0
 801f9fe:	d1e4      	bne.n	801f9ca <_Balloc+0x2e>
 801fa00:	2000      	movs	r0, #0
 801fa02:	bd70      	pop	{r4, r5, r6, pc}
 801fa04:	6802      	ldr	r2, [r0, #0]
 801fa06:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801fa0a:	2300      	movs	r3, #0
 801fa0c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801fa10:	e7f7      	b.n	801fa02 <_Balloc+0x66>
 801fa12:	bf00      	nop
 801fa14:	08023038 	.word	0x08023038
 801fa18:	0802336c 	.word	0x0802336c

0801fa1c <_Bfree>:
 801fa1c:	b570      	push	{r4, r5, r6, lr}
 801fa1e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801fa20:	4605      	mov	r5, r0
 801fa22:	460c      	mov	r4, r1
 801fa24:	b976      	cbnz	r6, 801fa44 <_Bfree+0x28>
 801fa26:	2010      	movs	r0, #16
 801fa28:	f7fb fcc6 	bl	801b3b8 <malloc>
 801fa2c:	4602      	mov	r2, r0
 801fa2e:	6268      	str	r0, [r5, #36]	; 0x24
 801fa30:	b920      	cbnz	r0, 801fa3c <_Bfree+0x20>
 801fa32:	4b09      	ldr	r3, [pc, #36]	; (801fa58 <_Bfree+0x3c>)
 801fa34:	4809      	ldr	r0, [pc, #36]	; (801fa5c <_Bfree+0x40>)
 801fa36:	218a      	movs	r1, #138	; 0x8a
 801fa38:	f7fe fb24 	bl	801e084 <__assert_func>
 801fa3c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801fa40:	6006      	str	r6, [r0, #0]
 801fa42:	60c6      	str	r6, [r0, #12]
 801fa44:	b13c      	cbz	r4, 801fa56 <_Bfree+0x3a>
 801fa46:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801fa48:	6862      	ldr	r2, [r4, #4]
 801fa4a:	68db      	ldr	r3, [r3, #12]
 801fa4c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801fa50:	6021      	str	r1, [r4, #0]
 801fa52:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801fa56:	bd70      	pop	{r4, r5, r6, pc}
 801fa58:	08023038 	.word	0x08023038
 801fa5c:	0802336c 	.word	0x0802336c

0801fa60 <__multadd>:
 801fa60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fa64:	690e      	ldr	r6, [r1, #16]
 801fa66:	4607      	mov	r7, r0
 801fa68:	4698      	mov	r8, r3
 801fa6a:	460c      	mov	r4, r1
 801fa6c:	f101 0014 	add.w	r0, r1, #20
 801fa70:	2300      	movs	r3, #0
 801fa72:	6805      	ldr	r5, [r0, #0]
 801fa74:	b2a9      	uxth	r1, r5
 801fa76:	fb02 8101 	mla	r1, r2, r1, r8
 801fa7a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801fa7e:	0c2d      	lsrs	r5, r5, #16
 801fa80:	fb02 c505 	mla	r5, r2, r5, ip
 801fa84:	b289      	uxth	r1, r1
 801fa86:	3301      	adds	r3, #1
 801fa88:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 801fa8c:	429e      	cmp	r6, r3
 801fa8e:	f840 1b04 	str.w	r1, [r0], #4
 801fa92:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801fa96:	dcec      	bgt.n	801fa72 <__multadd+0x12>
 801fa98:	f1b8 0f00 	cmp.w	r8, #0
 801fa9c:	d022      	beq.n	801fae4 <__multadd+0x84>
 801fa9e:	68a3      	ldr	r3, [r4, #8]
 801faa0:	42b3      	cmp	r3, r6
 801faa2:	dc19      	bgt.n	801fad8 <__multadd+0x78>
 801faa4:	6861      	ldr	r1, [r4, #4]
 801faa6:	4638      	mov	r0, r7
 801faa8:	3101      	adds	r1, #1
 801faaa:	f7ff ff77 	bl	801f99c <_Balloc>
 801faae:	4605      	mov	r5, r0
 801fab0:	b928      	cbnz	r0, 801fabe <__multadd+0x5e>
 801fab2:	4602      	mov	r2, r0
 801fab4:	4b0d      	ldr	r3, [pc, #52]	; (801faec <__multadd+0x8c>)
 801fab6:	480e      	ldr	r0, [pc, #56]	; (801faf0 <__multadd+0x90>)
 801fab8:	21b5      	movs	r1, #181	; 0xb5
 801faba:	f7fe fae3 	bl	801e084 <__assert_func>
 801fabe:	6922      	ldr	r2, [r4, #16]
 801fac0:	3202      	adds	r2, #2
 801fac2:	f104 010c 	add.w	r1, r4, #12
 801fac6:	0092      	lsls	r2, r2, #2
 801fac8:	300c      	adds	r0, #12
 801faca:	f7fb fc85 	bl	801b3d8 <memcpy>
 801face:	4621      	mov	r1, r4
 801fad0:	4638      	mov	r0, r7
 801fad2:	f7ff ffa3 	bl	801fa1c <_Bfree>
 801fad6:	462c      	mov	r4, r5
 801fad8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 801fadc:	3601      	adds	r6, #1
 801fade:	f8c3 8014 	str.w	r8, [r3, #20]
 801fae2:	6126      	str	r6, [r4, #16]
 801fae4:	4620      	mov	r0, r4
 801fae6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801faea:	bf00      	nop
 801faec:	080232dc 	.word	0x080232dc
 801faf0:	0802336c 	.word	0x0802336c

0801faf4 <__s2b>:
 801faf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801faf8:	460c      	mov	r4, r1
 801fafa:	4615      	mov	r5, r2
 801fafc:	461f      	mov	r7, r3
 801fafe:	2209      	movs	r2, #9
 801fb00:	3308      	adds	r3, #8
 801fb02:	4606      	mov	r6, r0
 801fb04:	fb93 f3f2 	sdiv	r3, r3, r2
 801fb08:	2100      	movs	r1, #0
 801fb0a:	2201      	movs	r2, #1
 801fb0c:	429a      	cmp	r2, r3
 801fb0e:	db09      	blt.n	801fb24 <__s2b+0x30>
 801fb10:	4630      	mov	r0, r6
 801fb12:	f7ff ff43 	bl	801f99c <_Balloc>
 801fb16:	b940      	cbnz	r0, 801fb2a <__s2b+0x36>
 801fb18:	4602      	mov	r2, r0
 801fb1a:	4b19      	ldr	r3, [pc, #100]	; (801fb80 <__s2b+0x8c>)
 801fb1c:	4819      	ldr	r0, [pc, #100]	; (801fb84 <__s2b+0x90>)
 801fb1e:	21ce      	movs	r1, #206	; 0xce
 801fb20:	f7fe fab0 	bl	801e084 <__assert_func>
 801fb24:	0052      	lsls	r2, r2, #1
 801fb26:	3101      	adds	r1, #1
 801fb28:	e7f0      	b.n	801fb0c <__s2b+0x18>
 801fb2a:	9b08      	ldr	r3, [sp, #32]
 801fb2c:	6143      	str	r3, [r0, #20]
 801fb2e:	2d09      	cmp	r5, #9
 801fb30:	f04f 0301 	mov.w	r3, #1
 801fb34:	6103      	str	r3, [r0, #16]
 801fb36:	dd16      	ble.n	801fb66 <__s2b+0x72>
 801fb38:	f104 0909 	add.w	r9, r4, #9
 801fb3c:	46c8      	mov	r8, r9
 801fb3e:	442c      	add	r4, r5
 801fb40:	f818 3b01 	ldrb.w	r3, [r8], #1
 801fb44:	4601      	mov	r1, r0
 801fb46:	3b30      	subs	r3, #48	; 0x30
 801fb48:	220a      	movs	r2, #10
 801fb4a:	4630      	mov	r0, r6
 801fb4c:	f7ff ff88 	bl	801fa60 <__multadd>
 801fb50:	45a0      	cmp	r8, r4
 801fb52:	d1f5      	bne.n	801fb40 <__s2b+0x4c>
 801fb54:	f1a5 0408 	sub.w	r4, r5, #8
 801fb58:	444c      	add	r4, r9
 801fb5a:	1b2d      	subs	r5, r5, r4
 801fb5c:	1963      	adds	r3, r4, r5
 801fb5e:	42bb      	cmp	r3, r7
 801fb60:	db04      	blt.n	801fb6c <__s2b+0x78>
 801fb62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb66:	340a      	adds	r4, #10
 801fb68:	2509      	movs	r5, #9
 801fb6a:	e7f6      	b.n	801fb5a <__s2b+0x66>
 801fb6c:	f814 3b01 	ldrb.w	r3, [r4], #1
 801fb70:	4601      	mov	r1, r0
 801fb72:	3b30      	subs	r3, #48	; 0x30
 801fb74:	220a      	movs	r2, #10
 801fb76:	4630      	mov	r0, r6
 801fb78:	f7ff ff72 	bl	801fa60 <__multadd>
 801fb7c:	e7ee      	b.n	801fb5c <__s2b+0x68>
 801fb7e:	bf00      	nop
 801fb80:	080232dc 	.word	0x080232dc
 801fb84:	0802336c 	.word	0x0802336c

0801fb88 <__hi0bits>:
 801fb88:	0c03      	lsrs	r3, r0, #16
 801fb8a:	041b      	lsls	r3, r3, #16
 801fb8c:	b9d3      	cbnz	r3, 801fbc4 <__hi0bits+0x3c>
 801fb8e:	0400      	lsls	r0, r0, #16
 801fb90:	2310      	movs	r3, #16
 801fb92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801fb96:	bf04      	itt	eq
 801fb98:	0200      	lsleq	r0, r0, #8
 801fb9a:	3308      	addeq	r3, #8
 801fb9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801fba0:	bf04      	itt	eq
 801fba2:	0100      	lsleq	r0, r0, #4
 801fba4:	3304      	addeq	r3, #4
 801fba6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801fbaa:	bf04      	itt	eq
 801fbac:	0080      	lsleq	r0, r0, #2
 801fbae:	3302      	addeq	r3, #2
 801fbb0:	2800      	cmp	r0, #0
 801fbb2:	db05      	blt.n	801fbc0 <__hi0bits+0x38>
 801fbb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801fbb8:	f103 0301 	add.w	r3, r3, #1
 801fbbc:	bf08      	it	eq
 801fbbe:	2320      	moveq	r3, #32
 801fbc0:	4618      	mov	r0, r3
 801fbc2:	4770      	bx	lr
 801fbc4:	2300      	movs	r3, #0
 801fbc6:	e7e4      	b.n	801fb92 <__hi0bits+0xa>

0801fbc8 <__lo0bits>:
 801fbc8:	6803      	ldr	r3, [r0, #0]
 801fbca:	f013 0207 	ands.w	r2, r3, #7
 801fbce:	4601      	mov	r1, r0
 801fbd0:	d00b      	beq.n	801fbea <__lo0bits+0x22>
 801fbd2:	07da      	lsls	r2, r3, #31
 801fbd4:	d424      	bmi.n	801fc20 <__lo0bits+0x58>
 801fbd6:	0798      	lsls	r0, r3, #30
 801fbd8:	bf49      	itett	mi
 801fbda:	085b      	lsrmi	r3, r3, #1
 801fbdc:	089b      	lsrpl	r3, r3, #2
 801fbde:	2001      	movmi	r0, #1
 801fbe0:	600b      	strmi	r3, [r1, #0]
 801fbe2:	bf5c      	itt	pl
 801fbe4:	600b      	strpl	r3, [r1, #0]
 801fbe6:	2002      	movpl	r0, #2
 801fbe8:	4770      	bx	lr
 801fbea:	b298      	uxth	r0, r3
 801fbec:	b9b0      	cbnz	r0, 801fc1c <__lo0bits+0x54>
 801fbee:	0c1b      	lsrs	r3, r3, #16
 801fbf0:	2010      	movs	r0, #16
 801fbf2:	f013 0fff 	tst.w	r3, #255	; 0xff
 801fbf6:	bf04      	itt	eq
 801fbf8:	0a1b      	lsreq	r3, r3, #8
 801fbfa:	3008      	addeq	r0, #8
 801fbfc:	071a      	lsls	r2, r3, #28
 801fbfe:	bf04      	itt	eq
 801fc00:	091b      	lsreq	r3, r3, #4
 801fc02:	3004      	addeq	r0, #4
 801fc04:	079a      	lsls	r2, r3, #30
 801fc06:	bf04      	itt	eq
 801fc08:	089b      	lsreq	r3, r3, #2
 801fc0a:	3002      	addeq	r0, #2
 801fc0c:	07da      	lsls	r2, r3, #31
 801fc0e:	d403      	bmi.n	801fc18 <__lo0bits+0x50>
 801fc10:	085b      	lsrs	r3, r3, #1
 801fc12:	f100 0001 	add.w	r0, r0, #1
 801fc16:	d005      	beq.n	801fc24 <__lo0bits+0x5c>
 801fc18:	600b      	str	r3, [r1, #0]
 801fc1a:	4770      	bx	lr
 801fc1c:	4610      	mov	r0, r2
 801fc1e:	e7e8      	b.n	801fbf2 <__lo0bits+0x2a>
 801fc20:	2000      	movs	r0, #0
 801fc22:	4770      	bx	lr
 801fc24:	2020      	movs	r0, #32
 801fc26:	4770      	bx	lr

0801fc28 <__i2b>:
 801fc28:	b510      	push	{r4, lr}
 801fc2a:	460c      	mov	r4, r1
 801fc2c:	2101      	movs	r1, #1
 801fc2e:	f7ff feb5 	bl	801f99c <_Balloc>
 801fc32:	4602      	mov	r2, r0
 801fc34:	b928      	cbnz	r0, 801fc42 <__i2b+0x1a>
 801fc36:	4b05      	ldr	r3, [pc, #20]	; (801fc4c <__i2b+0x24>)
 801fc38:	4805      	ldr	r0, [pc, #20]	; (801fc50 <__i2b+0x28>)
 801fc3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801fc3e:	f7fe fa21 	bl	801e084 <__assert_func>
 801fc42:	2301      	movs	r3, #1
 801fc44:	6144      	str	r4, [r0, #20]
 801fc46:	6103      	str	r3, [r0, #16]
 801fc48:	bd10      	pop	{r4, pc}
 801fc4a:	bf00      	nop
 801fc4c:	080232dc 	.word	0x080232dc
 801fc50:	0802336c 	.word	0x0802336c

0801fc54 <__multiply>:
 801fc54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fc58:	4614      	mov	r4, r2
 801fc5a:	690a      	ldr	r2, [r1, #16]
 801fc5c:	6923      	ldr	r3, [r4, #16]
 801fc5e:	429a      	cmp	r2, r3
 801fc60:	bfb8      	it	lt
 801fc62:	460b      	movlt	r3, r1
 801fc64:	460d      	mov	r5, r1
 801fc66:	bfbc      	itt	lt
 801fc68:	4625      	movlt	r5, r4
 801fc6a:	461c      	movlt	r4, r3
 801fc6c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801fc70:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801fc74:	68ab      	ldr	r3, [r5, #8]
 801fc76:	6869      	ldr	r1, [r5, #4]
 801fc78:	eb0a 0709 	add.w	r7, sl, r9
 801fc7c:	42bb      	cmp	r3, r7
 801fc7e:	b085      	sub	sp, #20
 801fc80:	bfb8      	it	lt
 801fc82:	3101      	addlt	r1, #1
 801fc84:	f7ff fe8a 	bl	801f99c <_Balloc>
 801fc88:	b930      	cbnz	r0, 801fc98 <__multiply+0x44>
 801fc8a:	4602      	mov	r2, r0
 801fc8c:	4b42      	ldr	r3, [pc, #264]	; (801fd98 <__multiply+0x144>)
 801fc8e:	4843      	ldr	r0, [pc, #268]	; (801fd9c <__multiply+0x148>)
 801fc90:	f240 115d 	movw	r1, #349	; 0x15d
 801fc94:	f7fe f9f6 	bl	801e084 <__assert_func>
 801fc98:	f100 0614 	add.w	r6, r0, #20
 801fc9c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 801fca0:	4633      	mov	r3, r6
 801fca2:	2200      	movs	r2, #0
 801fca4:	4543      	cmp	r3, r8
 801fca6:	d31e      	bcc.n	801fce6 <__multiply+0x92>
 801fca8:	f105 0c14 	add.w	ip, r5, #20
 801fcac:	f104 0314 	add.w	r3, r4, #20
 801fcb0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 801fcb4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801fcb8:	9202      	str	r2, [sp, #8]
 801fcba:	ebac 0205 	sub.w	r2, ip, r5
 801fcbe:	3a15      	subs	r2, #21
 801fcc0:	f022 0203 	bic.w	r2, r2, #3
 801fcc4:	3204      	adds	r2, #4
 801fcc6:	f105 0115 	add.w	r1, r5, #21
 801fcca:	458c      	cmp	ip, r1
 801fccc:	bf38      	it	cc
 801fcce:	2204      	movcc	r2, #4
 801fcd0:	9201      	str	r2, [sp, #4]
 801fcd2:	9a02      	ldr	r2, [sp, #8]
 801fcd4:	9303      	str	r3, [sp, #12]
 801fcd6:	429a      	cmp	r2, r3
 801fcd8:	d808      	bhi.n	801fcec <__multiply+0x98>
 801fcda:	2f00      	cmp	r7, #0
 801fcdc:	dc55      	bgt.n	801fd8a <__multiply+0x136>
 801fcde:	6107      	str	r7, [r0, #16]
 801fce0:	b005      	add	sp, #20
 801fce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fce6:	f843 2b04 	str.w	r2, [r3], #4
 801fcea:	e7db      	b.n	801fca4 <__multiply+0x50>
 801fcec:	f8b3 a000 	ldrh.w	sl, [r3]
 801fcf0:	f1ba 0f00 	cmp.w	sl, #0
 801fcf4:	d020      	beq.n	801fd38 <__multiply+0xe4>
 801fcf6:	f105 0e14 	add.w	lr, r5, #20
 801fcfa:	46b1      	mov	r9, r6
 801fcfc:	2200      	movs	r2, #0
 801fcfe:	f85e 4b04 	ldr.w	r4, [lr], #4
 801fd02:	f8d9 b000 	ldr.w	fp, [r9]
 801fd06:	b2a1      	uxth	r1, r4
 801fd08:	fa1f fb8b 	uxth.w	fp, fp
 801fd0c:	fb0a b101 	mla	r1, sl, r1, fp
 801fd10:	4411      	add	r1, r2
 801fd12:	f8d9 2000 	ldr.w	r2, [r9]
 801fd16:	0c24      	lsrs	r4, r4, #16
 801fd18:	0c12      	lsrs	r2, r2, #16
 801fd1a:	fb0a 2404 	mla	r4, sl, r4, r2
 801fd1e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801fd22:	b289      	uxth	r1, r1
 801fd24:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 801fd28:	45f4      	cmp	ip, lr
 801fd2a:	f849 1b04 	str.w	r1, [r9], #4
 801fd2e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801fd32:	d8e4      	bhi.n	801fcfe <__multiply+0xaa>
 801fd34:	9901      	ldr	r1, [sp, #4]
 801fd36:	5072      	str	r2, [r6, r1]
 801fd38:	9a03      	ldr	r2, [sp, #12]
 801fd3a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801fd3e:	3304      	adds	r3, #4
 801fd40:	f1b9 0f00 	cmp.w	r9, #0
 801fd44:	d01f      	beq.n	801fd86 <__multiply+0x132>
 801fd46:	6834      	ldr	r4, [r6, #0]
 801fd48:	f105 0114 	add.w	r1, r5, #20
 801fd4c:	46b6      	mov	lr, r6
 801fd4e:	f04f 0a00 	mov.w	sl, #0
 801fd52:	880a      	ldrh	r2, [r1, #0]
 801fd54:	f8be b002 	ldrh.w	fp, [lr, #2]
 801fd58:	fb09 b202 	mla	r2, r9, r2, fp
 801fd5c:	4492      	add	sl, r2
 801fd5e:	b2a4      	uxth	r4, r4
 801fd60:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 801fd64:	f84e 4b04 	str.w	r4, [lr], #4
 801fd68:	f851 4b04 	ldr.w	r4, [r1], #4
 801fd6c:	f8be 2000 	ldrh.w	r2, [lr]
 801fd70:	0c24      	lsrs	r4, r4, #16
 801fd72:	fb09 2404 	mla	r4, r9, r4, r2
 801fd76:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801fd7a:	458c      	cmp	ip, r1
 801fd7c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801fd80:	d8e7      	bhi.n	801fd52 <__multiply+0xfe>
 801fd82:	9a01      	ldr	r2, [sp, #4]
 801fd84:	50b4      	str	r4, [r6, r2]
 801fd86:	3604      	adds	r6, #4
 801fd88:	e7a3      	b.n	801fcd2 <__multiply+0x7e>
 801fd8a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801fd8e:	2b00      	cmp	r3, #0
 801fd90:	d1a5      	bne.n	801fcde <__multiply+0x8a>
 801fd92:	3f01      	subs	r7, #1
 801fd94:	e7a1      	b.n	801fcda <__multiply+0x86>
 801fd96:	bf00      	nop
 801fd98:	080232dc 	.word	0x080232dc
 801fd9c:	0802336c 	.word	0x0802336c

0801fda0 <__pow5mult>:
 801fda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801fda4:	4615      	mov	r5, r2
 801fda6:	f012 0203 	ands.w	r2, r2, #3
 801fdaa:	4606      	mov	r6, r0
 801fdac:	460f      	mov	r7, r1
 801fdae:	d007      	beq.n	801fdc0 <__pow5mult+0x20>
 801fdb0:	4c25      	ldr	r4, [pc, #148]	; (801fe48 <__pow5mult+0xa8>)
 801fdb2:	3a01      	subs	r2, #1
 801fdb4:	2300      	movs	r3, #0
 801fdb6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801fdba:	f7ff fe51 	bl	801fa60 <__multadd>
 801fdbe:	4607      	mov	r7, r0
 801fdc0:	10ad      	asrs	r5, r5, #2
 801fdc2:	d03d      	beq.n	801fe40 <__pow5mult+0xa0>
 801fdc4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801fdc6:	b97c      	cbnz	r4, 801fde8 <__pow5mult+0x48>
 801fdc8:	2010      	movs	r0, #16
 801fdca:	f7fb faf5 	bl	801b3b8 <malloc>
 801fdce:	4602      	mov	r2, r0
 801fdd0:	6270      	str	r0, [r6, #36]	; 0x24
 801fdd2:	b928      	cbnz	r0, 801fde0 <__pow5mult+0x40>
 801fdd4:	4b1d      	ldr	r3, [pc, #116]	; (801fe4c <__pow5mult+0xac>)
 801fdd6:	481e      	ldr	r0, [pc, #120]	; (801fe50 <__pow5mult+0xb0>)
 801fdd8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801fddc:	f7fe f952 	bl	801e084 <__assert_func>
 801fde0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801fde4:	6004      	str	r4, [r0, #0]
 801fde6:	60c4      	str	r4, [r0, #12]
 801fde8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801fdec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801fdf0:	b94c      	cbnz	r4, 801fe06 <__pow5mult+0x66>
 801fdf2:	f240 2171 	movw	r1, #625	; 0x271
 801fdf6:	4630      	mov	r0, r6
 801fdf8:	f7ff ff16 	bl	801fc28 <__i2b>
 801fdfc:	2300      	movs	r3, #0
 801fdfe:	f8c8 0008 	str.w	r0, [r8, #8]
 801fe02:	4604      	mov	r4, r0
 801fe04:	6003      	str	r3, [r0, #0]
 801fe06:	f04f 0900 	mov.w	r9, #0
 801fe0a:	07eb      	lsls	r3, r5, #31
 801fe0c:	d50a      	bpl.n	801fe24 <__pow5mult+0x84>
 801fe0e:	4639      	mov	r1, r7
 801fe10:	4622      	mov	r2, r4
 801fe12:	4630      	mov	r0, r6
 801fe14:	f7ff ff1e 	bl	801fc54 <__multiply>
 801fe18:	4639      	mov	r1, r7
 801fe1a:	4680      	mov	r8, r0
 801fe1c:	4630      	mov	r0, r6
 801fe1e:	f7ff fdfd 	bl	801fa1c <_Bfree>
 801fe22:	4647      	mov	r7, r8
 801fe24:	106d      	asrs	r5, r5, #1
 801fe26:	d00b      	beq.n	801fe40 <__pow5mult+0xa0>
 801fe28:	6820      	ldr	r0, [r4, #0]
 801fe2a:	b938      	cbnz	r0, 801fe3c <__pow5mult+0x9c>
 801fe2c:	4622      	mov	r2, r4
 801fe2e:	4621      	mov	r1, r4
 801fe30:	4630      	mov	r0, r6
 801fe32:	f7ff ff0f 	bl	801fc54 <__multiply>
 801fe36:	6020      	str	r0, [r4, #0]
 801fe38:	f8c0 9000 	str.w	r9, [r0]
 801fe3c:	4604      	mov	r4, r0
 801fe3e:	e7e4      	b.n	801fe0a <__pow5mult+0x6a>
 801fe40:	4638      	mov	r0, r7
 801fe42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fe46:	bf00      	nop
 801fe48:	080234c0 	.word	0x080234c0
 801fe4c:	08023038 	.word	0x08023038
 801fe50:	0802336c 	.word	0x0802336c

0801fe54 <__lshift>:
 801fe54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fe58:	460c      	mov	r4, r1
 801fe5a:	6849      	ldr	r1, [r1, #4]
 801fe5c:	6923      	ldr	r3, [r4, #16]
 801fe5e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801fe62:	68a3      	ldr	r3, [r4, #8]
 801fe64:	4607      	mov	r7, r0
 801fe66:	4691      	mov	r9, r2
 801fe68:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801fe6c:	f108 0601 	add.w	r6, r8, #1
 801fe70:	42b3      	cmp	r3, r6
 801fe72:	db0b      	blt.n	801fe8c <__lshift+0x38>
 801fe74:	4638      	mov	r0, r7
 801fe76:	f7ff fd91 	bl	801f99c <_Balloc>
 801fe7a:	4605      	mov	r5, r0
 801fe7c:	b948      	cbnz	r0, 801fe92 <__lshift+0x3e>
 801fe7e:	4602      	mov	r2, r0
 801fe80:	4b28      	ldr	r3, [pc, #160]	; (801ff24 <__lshift+0xd0>)
 801fe82:	4829      	ldr	r0, [pc, #164]	; (801ff28 <__lshift+0xd4>)
 801fe84:	f240 11d9 	movw	r1, #473	; 0x1d9
 801fe88:	f7fe f8fc 	bl	801e084 <__assert_func>
 801fe8c:	3101      	adds	r1, #1
 801fe8e:	005b      	lsls	r3, r3, #1
 801fe90:	e7ee      	b.n	801fe70 <__lshift+0x1c>
 801fe92:	2300      	movs	r3, #0
 801fe94:	f100 0114 	add.w	r1, r0, #20
 801fe98:	f100 0210 	add.w	r2, r0, #16
 801fe9c:	4618      	mov	r0, r3
 801fe9e:	4553      	cmp	r3, sl
 801fea0:	db33      	blt.n	801ff0a <__lshift+0xb6>
 801fea2:	6920      	ldr	r0, [r4, #16]
 801fea4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801fea8:	f104 0314 	add.w	r3, r4, #20
 801feac:	f019 091f 	ands.w	r9, r9, #31
 801feb0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801feb4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801feb8:	d02b      	beq.n	801ff12 <__lshift+0xbe>
 801feba:	f1c9 0e20 	rsb	lr, r9, #32
 801febe:	468a      	mov	sl, r1
 801fec0:	2200      	movs	r2, #0
 801fec2:	6818      	ldr	r0, [r3, #0]
 801fec4:	fa00 f009 	lsl.w	r0, r0, r9
 801fec8:	4302      	orrs	r2, r0
 801feca:	f84a 2b04 	str.w	r2, [sl], #4
 801fece:	f853 2b04 	ldr.w	r2, [r3], #4
 801fed2:	459c      	cmp	ip, r3
 801fed4:	fa22 f20e 	lsr.w	r2, r2, lr
 801fed8:	d8f3      	bhi.n	801fec2 <__lshift+0x6e>
 801feda:	ebac 0304 	sub.w	r3, ip, r4
 801fede:	3b15      	subs	r3, #21
 801fee0:	f023 0303 	bic.w	r3, r3, #3
 801fee4:	3304      	adds	r3, #4
 801fee6:	f104 0015 	add.w	r0, r4, #21
 801feea:	4584      	cmp	ip, r0
 801feec:	bf38      	it	cc
 801feee:	2304      	movcc	r3, #4
 801fef0:	50ca      	str	r2, [r1, r3]
 801fef2:	b10a      	cbz	r2, 801fef8 <__lshift+0xa4>
 801fef4:	f108 0602 	add.w	r6, r8, #2
 801fef8:	3e01      	subs	r6, #1
 801fefa:	4638      	mov	r0, r7
 801fefc:	612e      	str	r6, [r5, #16]
 801fefe:	4621      	mov	r1, r4
 801ff00:	f7ff fd8c 	bl	801fa1c <_Bfree>
 801ff04:	4628      	mov	r0, r5
 801ff06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ff0a:	f842 0f04 	str.w	r0, [r2, #4]!
 801ff0e:	3301      	adds	r3, #1
 801ff10:	e7c5      	b.n	801fe9e <__lshift+0x4a>
 801ff12:	3904      	subs	r1, #4
 801ff14:	f853 2b04 	ldr.w	r2, [r3], #4
 801ff18:	f841 2f04 	str.w	r2, [r1, #4]!
 801ff1c:	459c      	cmp	ip, r3
 801ff1e:	d8f9      	bhi.n	801ff14 <__lshift+0xc0>
 801ff20:	e7ea      	b.n	801fef8 <__lshift+0xa4>
 801ff22:	bf00      	nop
 801ff24:	080232dc 	.word	0x080232dc
 801ff28:	0802336c 	.word	0x0802336c

0801ff2c <__mcmp>:
 801ff2c:	b530      	push	{r4, r5, lr}
 801ff2e:	6902      	ldr	r2, [r0, #16]
 801ff30:	690c      	ldr	r4, [r1, #16]
 801ff32:	1b12      	subs	r2, r2, r4
 801ff34:	d10e      	bne.n	801ff54 <__mcmp+0x28>
 801ff36:	f100 0314 	add.w	r3, r0, #20
 801ff3a:	3114      	adds	r1, #20
 801ff3c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801ff40:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801ff44:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801ff48:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801ff4c:	42a5      	cmp	r5, r4
 801ff4e:	d003      	beq.n	801ff58 <__mcmp+0x2c>
 801ff50:	d305      	bcc.n	801ff5e <__mcmp+0x32>
 801ff52:	2201      	movs	r2, #1
 801ff54:	4610      	mov	r0, r2
 801ff56:	bd30      	pop	{r4, r5, pc}
 801ff58:	4283      	cmp	r3, r0
 801ff5a:	d3f3      	bcc.n	801ff44 <__mcmp+0x18>
 801ff5c:	e7fa      	b.n	801ff54 <__mcmp+0x28>
 801ff5e:	f04f 32ff 	mov.w	r2, #4294967295
 801ff62:	e7f7      	b.n	801ff54 <__mcmp+0x28>

0801ff64 <__mdiff>:
 801ff64:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff68:	460c      	mov	r4, r1
 801ff6a:	4606      	mov	r6, r0
 801ff6c:	4611      	mov	r1, r2
 801ff6e:	4620      	mov	r0, r4
 801ff70:	4617      	mov	r7, r2
 801ff72:	f7ff ffdb 	bl	801ff2c <__mcmp>
 801ff76:	1e05      	subs	r5, r0, #0
 801ff78:	d110      	bne.n	801ff9c <__mdiff+0x38>
 801ff7a:	4629      	mov	r1, r5
 801ff7c:	4630      	mov	r0, r6
 801ff7e:	f7ff fd0d 	bl	801f99c <_Balloc>
 801ff82:	b930      	cbnz	r0, 801ff92 <__mdiff+0x2e>
 801ff84:	4b39      	ldr	r3, [pc, #228]	; (802006c <__mdiff+0x108>)
 801ff86:	4602      	mov	r2, r0
 801ff88:	f240 2132 	movw	r1, #562	; 0x232
 801ff8c:	4838      	ldr	r0, [pc, #224]	; (8020070 <__mdiff+0x10c>)
 801ff8e:	f7fe f879 	bl	801e084 <__assert_func>
 801ff92:	2301      	movs	r3, #1
 801ff94:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801ff98:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff9c:	bfa4      	itt	ge
 801ff9e:	463b      	movge	r3, r7
 801ffa0:	4627      	movge	r7, r4
 801ffa2:	4630      	mov	r0, r6
 801ffa4:	6879      	ldr	r1, [r7, #4]
 801ffa6:	bfa6      	itte	ge
 801ffa8:	461c      	movge	r4, r3
 801ffaa:	2500      	movge	r5, #0
 801ffac:	2501      	movlt	r5, #1
 801ffae:	f7ff fcf5 	bl	801f99c <_Balloc>
 801ffb2:	b920      	cbnz	r0, 801ffbe <__mdiff+0x5a>
 801ffb4:	4b2d      	ldr	r3, [pc, #180]	; (802006c <__mdiff+0x108>)
 801ffb6:	4602      	mov	r2, r0
 801ffb8:	f44f 7110 	mov.w	r1, #576	; 0x240
 801ffbc:	e7e6      	b.n	801ff8c <__mdiff+0x28>
 801ffbe:	693e      	ldr	r6, [r7, #16]
 801ffc0:	60c5      	str	r5, [r0, #12]
 801ffc2:	6925      	ldr	r5, [r4, #16]
 801ffc4:	f107 0114 	add.w	r1, r7, #20
 801ffc8:	f104 0914 	add.w	r9, r4, #20
 801ffcc:	f100 0e14 	add.w	lr, r0, #20
 801ffd0:	f107 0210 	add.w	r2, r7, #16
 801ffd4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 801ffd8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 801ffdc:	46f2      	mov	sl, lr
 801ffde:	2700      	movs	r7, #0
 801ffe0:	f859 3b04 	ldr.w	r3, [r9], #4
 801ffe4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801ffe8:	fa1f f883 	uxth.w	r8, r3
 801ffec:	fa17 f78b 	uxtah	r7, r7, fp
 801fff0:	0c1b      	lsrs	r3, r3, #16
 801fff2:	eba7 0808 	sub.w	r8, r7, r8
 801fff6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801fffa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801fffe:	fa1f f888 	uxth.w	r8, r8
 8020002:	141f      	asrs	r7, r3, #16
 8020004:	454d      	cmp	r5, r9
 8020006:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 802000a:	f84a 3b04 	str.w	r3, [sl], #4
 802000e:	d8e7      	bhi.n	801ffe0 <__mdiff+0x7c>
 8020010:	1b2b      	subs	r3, r5, r4
 8020012:	3b15      	subs	r3, #21
 8020014:	f023 0303 	bic.w	r3, r3, #3
 8020018:	3304      	adds	r3, #4
 802001a:	3415      	adds	r4, #21
 802001c:	42a5      	cmp	r5, r4
 802001e:	bf38      	it	cc
 8020020:	2304      	movcc	r3, #4
 8020022:	4419      	add	r1, r3
 8020024:	4473      	add	r3, lr
 8020026:	469e      	mov	lr, r3
 8020028:	460d      	mov	r5, r1
 802002a:	4565      	cmp	r5, ip
 802002c:	d30e      	bcc.n	802004c <__mdiff+0xe8>
 802002e:	f10c 0203 	add.w	r2, ip, #3
 8020032:	1a52      	subs	r2, r2, r1
 8020034:	f022 0203 	bic.w	r2, r2, #3
 8020038:	3903      	subs	r1, #3
 802003a:	458c      	cmp	ip, r1
 802003c:	bf38      	it	cc
 802003e:	2200      	movcc	r2, #0
 8020040:	441a      	add	r2, r3
 8020042:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8020046:	b17b      	cbz	r3, 8020068 <__mdiff+0x104>
 8020048:	6106      	str	r6, [r0, #16]
 802004a:	e7a5      	b.n	801ff98 <__mdiff+0x34>
 802004c:	f855 8b04 	ldr.w	r8, [r5], #4
 8020050:	fa17 f488 	uxtah	r4, r7, r8
 8020054:	1422      	asrs	r2, r4, #16
 8020056:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 802005a:	b2a4      	uxth	r4, r4
 802005c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8020060:	f84e 4b04 	str.w	r4, [lr], #4
 8020064:	1417      	asrs	r7, r2, #16
 8020066:	e7e0      	b.n	802002a <__mdiff+0xc6>
 8020068:	3e01      	subs	r6, #1
 802006a:	e7ea      	b.n	8020042 <__mdiff+0xde>
 802006c:	080232dc 	.word	0x080232dc
 8020070:	0802336c 	.word	0x0802336c

08020074 <__ulp>:
 8020074:	b082      	sub	sp, #8
 8020076:	ed8d 0b00 	vstr	d0, [sp]
 802007a:	9b01      	ldr	r3, [sp, #4]
 802007c:	4912      	ldr	r1, [pc, #72]	; (80200c8 <__ulp+0x54>)
 802007e:	4019      	ands	r1, r3
 8020080:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8020084:	2900      	cmp	r1, #0
 8020086:	dd05      	ble.n	8020094 <__ulp+0x20>
 8020088:	2200      	movs	r2, #0
 802008a:	460b      	mov	r3, r1
 802008c:	ec43 2b10 	vmov	d0, r2, r3
 8020090:	b002      	add	sp, #8
 8020092:	4770      	bx	lr
 8020094:	4249      	negs	r1, r1
 8020096:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 802009a:	ea4f 5021 	mov.w	r0, r1, asr #20
 802009e:	f04f 0200 	mov.w	r2, #0
 80200a2:	f04f 0300 	mov.w	r3, #0
 80200a6:	da04      	bge.n	80200b2 <__ulp+0x3e>
 80200a8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80200ac:	fa41 f300 	asr.w	r3, r1, r0
 80200b0:	e7ec      	b.n	802008c <__ulp+0x18>
 80200b2:	f1a0 0114 	sub.w	r1, r0, #20
 80200b6:	291e      	cmp	r1, #30
 80200b8:	bfda      	itte	le
 80200ba:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80200be:	fa20 f101 	lsrle.w	r1, r0, r1
 80200c2:	2101      	movgt	r1, #1
 80200c4:	460a      	mov	r2, r1
 80200c6:	e7e1      	b.n	802008c <__ulp+0x18>
 80200c8:	7ff00000 	.word	0x7ff00000

080200cc <__b2d>:
 80200cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80200ce:	6905      	ldr	r5, [r0, #16]
 80200d0:	f100 0714 	add.w	r7, r0, #20
 80200d4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80200d8:	1f2e      	subs	r6, r5, #4
 80200da:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80200de:	4620      	mov	r0, r4
 80200e0:	f7ff fd52 	bl	801fb88 <__hi0bits>
 80200e4:	f1c0 0320 	rsb	r3, r0, #32
 80200e8:	280a      	cmp	r0, #10
 80200ea:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8020168 <__b2d+0x9c>
 80200ee:	600b      	str	r3, [r1, #0]
 80200f0:	dc14      	bgt.n	802011c <__b2d+0x50>
 80200f2:	f1c0 0e0b 	rsb	lr, r0, #11
 80200f6:	fa24 f10e 	lsr.w	r1, r4, lr
 80200fa:	42b7      	cmp	r7, r6
 80200fc:	ea41 030c 	orr.w	r3, r1, ip
 8020100:	bf34      	ite	cc
 8020102:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8020106:	2100      	movcs	r1, #0
 8020108:	3015      	adds	r0, #21
 802010a:	fa04 f000 	lsl.w	r0, r4, r0
 802010e:	fa21 f10e 	lsr.w	r1, r1, lr
 8020112:	ea40 0201 	orr.w	r2, r0, r1
 8020116:	ec43 2b10 	vmov	d0, r2, r3
 802011a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802011c:	42b7      	cmp	r7, r6
 802011e:	bf3a      	itte	cc
 8020120:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8020124:	f1a5 0608 	subcc.w	r6, r5, #8
 8020128:	2100      	movcs	r1, #0
 802012a:	380b      	subs	r0, #11
 802012c:	d017      	beq.n	802015e <__b2d+0x92>
 802012e:	f1c0 0c20 	rsb	ip, r0, #32
 8020132:	fa04 f500 	lsl.w	r5, r4, r0
 8020136:	42be      	cmp	r6, r7
 8020138:	fa21 f40c 	lsr.w	r4, r1, ip
 802013c:	ea45 0504 	orr.w	r5, r5, r4
 8020140:	bf8c      	ite	hi
 8020142:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8020146:	2400      	movls	r4, #0
 8020148:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 802014c:	fa01 f000 	lsl.w	r0, r1, r0
 8020150:	fa24 f40c 	lsr.w	r4, r4, ip
 8020154:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8020158:	ea40 0204 	orr.w	r2, r0, r4
 802015c:	e7db      	b.n	8020116 <__b2d+0x4a>
 802015e:	ea44 030c 	orr.w	r3, r4, ip
 8020162:	460a      	mov	r2, r1
 8020164:	e7d7      	b.n	8020116 <__b2d+0x4a>
 8020166:	bf00      	nop
 8020168:	3ff00000 	.word	0x3ff00000

0802016c <__d2b>:
 802016c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020170:	4689      	mov	r9, r1
 8020172:	2101      	movs	r1, #1
 8020174:	ec57 6b10 	vmov	r6, r7, d0
 8020178:	4690      	mov	r8, r2
 802017a:	f7ff fc0f 	bl	801f99c <_Balloc>
 802017e:	4604      	mov	r4, r0
 8020180:	b930      	cbnz	r0, 8020190 <__d2b+0x24>
 8020182:	4602      	mov	r2, r0
 8020184:	4b25      	ldr	r3, [pc, #148]	; (802021c <__d2b+0xb0>)
 8020186:	4826      	ldr	r0, [pc, #152]	; (8020220 <__d2b+0xb4>)
 8020188:	f240 310a 	movw	r1, #778	; 0x30a
 802018c:	f7fd ff7a 	bl	801e084 <__assert_func>
 8020190:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8020194:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8020198:	bb35      	cbnz	r5, 80201e8 <__d2b+0x7c>
 802019a:	2e00      	cmp	r6, #0
 802019c:	9301      	str	r3, [sp, #4]
 802019e:	d028      	beq.n	80201f2 <__d2b+0x86>
 80201a0:	4668      	mov	r0, sp
 80201a2:	9600      	str	r6, [sp, #0]
 80201a4:	f7ff fd10 	bl	801fbc8 <__lo0bits>
 80201a8:	9900      	ldr	r1, [sp, #0]
 80201aa:	b300      	cbz	r0, 80201ee <__d2b+0x82>
 80201ac:	9a01      	ldr	r2, [sp, #4]
 80201ae:	f1c0 0320 	rsb	r3, r0, #32
 80201b2:	fa02 f303 	lsl.w	r3, r2, r3
 80201b6:	430b      	orrs	r3, r1
 80201b8:	40c2      	lsrs	r2, r0
 80201ba:	6163      	str	r3, [r4, #20]
 80201bc:	9201      	str	r2, [sp, #4]
 80201be:	9b01      	ldr	r3, [sp, #4]
 80201c0:	61a3      	str	r3, [r4, #24]
 80201c2:	2b00      	cmp	r3, #0
 80201c4:	bf14      	ite	ne
 80201c6:	2202      	movne	r2, #2
 80201c8:	2201      	moveq	r2, #1
 80201ca:	6122      	str	r2, [r4, #16]
 80201cc:	b1d5      	cbz	r5, 8020204 <__d2b+0x98>
 80201ce:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80201d2:	4405      	add	r5, r0
 80201d4:	f8c9 5000 	str.w	r5, [r9]
 80201d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80201dc:	f8c8 0000 	str.w	r0, [r8]
 80201e0:	4620      	mov	r0, r4
 80201e2:	b003      	add	sp, #12
 80201e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80201e8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80201ec:	e7d5      	b.n	802019a <__d2b+0x2e>
 80201ee:	6161      	str	r1, [r4, #20]
 80201f0:	e7e5      	b.n	80201be <__d2b+0x52>
 80201f2:	a801      	add	r0, sp, #4
 80201f4:	f7ff fce8 	bl	801fbc8 <__lo0bits>
 80201f8:	9b01      	ldr	r3, [sp, #4]
 80201fa:	6163      	str	r3, [r4, #20]
 80201fc:	2201      	movs	r2, #1
 80201fe:	6122      	str	r2, [r4, #16]
 8020200:	3020      	adds	r0, #32
 8020202:	e7e3      	b.n	80201cc <__d2b+0x60>
 8020204:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020208:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 802020c:	f8c9 0000 	str.w	r0, [r9]
 8020210:	6918      	ldr	r0, [r3, #16]
 8020212:	f7ff fcb9 	bl	801fb88 <__hi0bits>
 8020216:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 802021a:	e7df      	b.n	80201dc <__d2b+0x70>
 802021c:	080232dc 	.word	0x080232dc
 8020220:	0802336c 	.word	0x0802336c

08020224 <__ratio>:
 8020224:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020228:	4688      	mov	r8, r1
 802022a:	4669      	mov	r1, sp
 802022c:	4681      	mov	r9, r0
 802022e:	f7ff ff4d 	bl	80200cc <__b2d>
 8020232:	a901      	add	r1, sp, #4
 8020234:	4640      	mov	r0, r8
 8020236:	ec55 4b10 	vmov	r4, r5, d0
 802023a:	f7ff ff47 	bl	80200cc <__b2d>
 802023e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8020242:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8020246:	eba3 0c02 	sub.w	ip, r3, r2
 802024a:	e9dd 3200 	ldrd	r3, r2, [sp]
 802024e:	1a9b      	subs	r3, r3, r2
 8020250:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8020254:	ec51 0b10 	vmov	r0, r1, d0
 8020258:	2b00      	cmp	r3, #0
 802025a:	bfd6      	itet	le
 802025c:	460a      	movle	r2, r1
 802025e:	462a      	movgt	r2, r5
 8020260:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8020264:	468b      	mov	fp, r1
 8020266:	462f      	mov	r7, r5
 8020268:	bfd4      	ite	le
 802026a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 802026e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8020272:	4620      	mov	r0, r4
 8020274:	ee10 2a10 	vmov	r2, s0
 8020278:	465b      	mov	r3, fp
 802027a:	4639      	mov	r1, r7
 802027c:	f7e0 fb06 	bl	800088c <__aeabi_ddiv>
 8020280:	ec41 0b10 	vmov	d0, r0, r1
 8020284:	b003      	add	sp, #12
 8020286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0802028a <__copybits>:
 802028a:	3901      	subs	r1, #1
 802028c:	b570      	push	{r4, r5, r6, lr}
 802028e:	1149      	asrs	r1, r1, #5
 8020290:	6914      	ldr	r4, [r2, #16]
 8020292:	3101      	adds	r1, #1
 8020294:	f102 0314 	add.w	r3, r2, #20
 8020298:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 802029c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80202a0:	1f05      	subs	r5, r0, #4
 80202a2:	42a3      	cmp	r3, r4
 80202a4:	d30c      	bcc.n	80202c0 <__copybits+0x36>
 80202a6:	1aa3      	subs	r3, r4, r2
 80202a8:	3b11      	subs	r3, #17
 80202aa:	f023 0303 	bic.w	r3, r3, #3
 80202ae:	3211      	adds	r2, #17
 80202b0:	42a2      	cmp	r2, r4
 80202b2:	bf88      	it	hi
 80202b4:	2300      	movhi	r3, #0
 80202b6:	4418      	add	r0, r3
 80202b8:	2300      	movs	r3, #0
 80202ba:	4288      	cmp	r0, r1
 80202bc:	d305      	bcc.n	80202ca <__copybits+0x40>
 80202be:	bd70      	pop	{r4, r5, r6, pc}
 80202c0:	f853 6b04 	ldr.w	r6, [r3], #4
 80202c4:	f845 6f04 	str.w	r6, [r5, #4]!
 80202c8:	e7eb      	b.n	80202a2 <__copybits+0x18>
 80202ca:	f840 3b04 	str.w	r3, [r0], #4
 80202ce:	e7f4      	b.n	80202ba <__copybits+0x30>

080202d0 <__any_on>:
 80202d0:	f100 0214 	add.w	r2, r0, #20
 80202d4:	6900      	ldr	r0, [r0, #16]
 80202d6:	114b      	asrs	r3, r1, #5
 80202d8:	4298      	cmp	r0, r3
 80202da:	b510      	push	{r4, lr}
 80202dc:	db11      	blt.n	8020302 <__any_on+0x32>
 80202de:	dd0a      	ble.n	80202f6 <__any_on+0x26>
 80202e0:	f011 011f 	ands.w	r1, r1, #31
 80202e4:	d007      	beq.n	80202f6 <__any_on+0x26>
 80202e6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80202ea:	fa24 f001 	lsr.w	r0, r4, r1
 80202ee:	fa00 f101 	lsl.w	r1, r0, r1
 80202f2:	428c      	cmp	r4, r1
 80202f4:	d10b      	bne.n	802030e <__any_on+0x3e>
 80202f6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80202fa:	4293      	cmp	r3, r2
 80202fc:	d803      	bhi.n	8020306 <__any_on+0x36>
 80202fe:	2000      	movs	r0, #0
 8020300:	bd10      	pop	{r4, pc}
 8020302:	4603      	mov	r3, r0
 8020304:	e7f7      	b.n	80202f6 <__any_on+0x26>
 8020306:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802030a:	2900      	cmp	r1, #0
 802030c:	d0f5      	beq.n	80202fa <__any_on+0x2a>
 802030e:	2001      	movs	r0, #1
 8020310:	e7f6      	b.n	8020300 <__any_on+0x30>

08020312 <_calloc_r>:
 8020312:	b513      	push	{r0, r1, r4, lr}
 8020314:	434a      	muls	r2, r1
 8020316:	4611      	mov	r1, r2
 8020318:	9201      	str	r2, [sp, #4]
 802031a:	f7fb fb5b 	bl	801b9d4 <_malloc_r>
 802031e:	4604      	mov	r4, r0
 8020320:	b118      	cbz	r0, 802032a <_calloc_r+0x18>
 8020322:	9a01      	ldr	r2, [sp, #4]
 8020324:	2100      	movs	r1, #0
 8020326:	f7fb f87f 	bl	801b428 <memset>
 802032a:	4620      	mov	r0, r4
 802032c:	b002      	add	sp, #8
 802032e:	bd10      	pop	{r4, pc}

08020330 <_realloc_r>:
 8020330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020332:	4607      	mov	r7, r0
 8020334:	4614      	mov	r4, r2
 8020336:	460e      	mov	r6, r1
 8020338:	b921      	cbnz	r1, 8020344 <_realloc_r+0x14>
 802033a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 802033e:	4611      	mov	r1, r2
 8020340:	f7fb bb48 	b.w	801b9d4 <_malloc_r>
 8020344:	b922      	cbnz	r2, 8020350 <_realloc_r+0x20>
 8020346:	f7fb faf5 	bl	801b934 <_free_r>
 802034a:	4625      	mov	r5, r4
 802034c:	4628      	mov	r0, r5
 802034e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8020350:	f000 feaa 	bl	80210a8 <_malloc_usable_size_r>
 8020354:	42a0      	cmp	r0, r4
 8020356:	d20f      	bcs.n	8020378 <_realloc_r+0x48>
 8020358:	4621      	mov	r1, r4
 802035a:	4638      	mov	r0, r7
 802035c:	f7fb fb3a 	bl	801b9d4 <_malloc_r>
 8020360:	4605      	mov	r5, r0
 8020362:	2800      	cmp	r0, #0
 8020364:	d0f2      	beq.n	802034c <_realloc_r+0x1c>
 8020366:	4631      	mov	r1, r6
 8020368:	4622      	mov	r2, r4
 802036a:	f7fb f835 	bl	801b3d8 <memcpy>
 802036e:	4631      	mov	r1, r6
 8020370:	4638      	mov	r0, r7
 8020372:	f7fb fadf 	bl	801b934 <_free_r>
 8020376:	e7e9      	b.n	802034c <_realloc_r+0x1c>
 8020378:	4635      	mov	r5, r6
 802037a:	e7e7      	b.n	802034c <_realloc_r+0x1c>

0802037c <__ssputs_r>:
 802037c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020380:	688e      	ldr	r6, [r1, #8]
 8020382:	429e      	cmp	r6, r3
 8020384:	4682      	mov	sl, r0
 8020386:	460c      	mov	r4, r1
 8020388:	4690      	mov	r8, r2
 802038a:	461f      	mov	r7, r3
 802038c:	d838      	bhi.n	8020400 <__ssputs_r+0x84>
 802038e:	898a      	ldrh	r2, [r1, #12]
 8020390:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8020394:	d032      	beq.n	80203fc <__ssputs_r+0x80>
 8020396:	6825      	ldr	r5, [r4, #0]
 8020398:	6909      	ldr	r1, [r1, #16]
 802039a:	eba5 0901 	sub.w	r9, r5, r1
 802039e:	6965      	ldr	r5, [r4, #20]
 80203a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80203a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80203a8:	3301      	adds	r3, #1
 80203aa:	444b      	add	r3, r9
 80203ac:	106d      	asrs	r5, r5, #1
 80203ae:	429d      	cmp	r5, r3
 80203b0:	bf38      	it	cc
 80203b2:	461d      	movcc	r5, r3
 80203b4:	0553      	lsls	r3, r2, #21
 80203b6:	d531      	bpl.n	802041c <__ssputs_r+0xa0>
 80203b8:	4629      	mov	r1, r5
 80203ba:	f7fb fb0b 	bl	801b9d4 <_malloc_r>
 80203be:	4606      	mov	r6, r0
 80203c0:	b950      	cbnz	r0, 80203d8 <__ssputs_r+0x5c>
 80203c2:	230c      	movs	r3, #12
 80203c4:	f8ca 3000 	str.w	r3, [sl]
 80203c8:	89a3      	ldrh	r3, [r4, #12]
 80203ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80203ce:	81a3      	strh	r3, [r4, #12]
 80203d0:	f04f 30ff 	mov.w	r0, #4294967295
 80203d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80203d8:	6921      	ldr	r1, [r4, #16]
 80203da:	464a      	mov	r2, r9
 80203dc:	f7fa fffc 	bl	801b3d8 <memcpy>
 80203e0:	89a3      	ldrh	r3, [r4, #12]
 80203e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80203e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80203ea:	81a3      	strh	r3, [r4, #12]
 80203ec:	6126      	str	r6, [r4, #16]
 80203ee:	6165      	str	r5, [r4, #20]
 80203f0:	444e      	add	r6, r9
 80203f2:	eba5 0509 	sub.w	r5, r5, r9
 80203f6:	6026      	str	r6, [r4, #0]
 80203f8:	60a5      	str	r5, [r4, #8]
 80203fa:	463e      	mov	r6, r7
 80203fc:	42be      	cmp	r6, r7
 80203fe:	d900      	bls.n	8020402 <__ssputs_r+0x86>
 8020400:	463e      	mov	r6, r7
 8020402:	4632      	mov	r2, r6
 8020404:	6820      	ldr	r0, [r4, #0]
 8020406:	4641      	mov	r1, r8
 8020408:	f7fa fff4 	bl	801b3f4 <memmove>
 802040c:	68a3      	ldr	r3, [r4, #8]
 802040e:	6822      	ldr	r2, [r4, #0]
 8020410:	1b9b      	subs	r3, r3, r6
 8020412:	4432      	add	r2, r6
 8020414:	60a3      	str	r3, [r4, #8]
 8020416:	6022      	str	r2, [r4, #0]
 8020418:	2000      	movs	r0, #0
 802041a:	e7db      	b.n	80203d4 <__ssputs_r+0x58>
 802041c:	462a      	mov	r2, r5
 802041e:	f7ff ff87 	bl	8020330 <_realloc_r>
 8020422:	4606      	mov	r6, r0
 8020424:	2800      	cmp	r0, #0
 8020426:	d1e1      	bne.n	80203ec <__ssputs_r+0x70>
 8020428:	6921      	ldr	r1, [r4, #16]
 802042a:	4650      	mov	r0, sl
 802042c:	f7fb fa82 	bl	801b934 <_free_r>
 8020430:	e7c7      	b.n	80203c2 <__ssputs_r+0x46>
	...

08020434 <_svfiprintf_r>:
 8020434:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020438:	4698      	mov	r8, r3
 802043a:	898b      	ldrh	r3, [r1, #12]
 802043c:	061b      	lsls	r3, r3, #24
 802043e:	b09d      	sub	sp, #116	; 0x74
 8020440:	4607      	mov	r7, r0
 8020442:	460d      	mov	r5, r1
 8020444:	4614      	mov	r4, r2
 8020446:	d50e      	bpl.n	8020466 <_svfiprintf_r+0x32>
 8020448:	690b      	ldr	r3, [r1, #16]
 802044a:	b963      	cbnz	r3, 8020466 <_svfiprintf_r+0x32>
 802044c:	2140      	movs	r1, #64	; 0x40
 802044e:	f7fb fac1 	bl	801b9d4 <_malloc_r>
 8020452:	6028      	str	r0, [r5, #0]
 8020454:	6128      	str	r0, [r5, #16]
 8020456:	b920      	cbnz	r0, 8020462 <_svfiprintf_r+0x2e>
 8020458:	230c      	movs	r3, #12
 802045a:	603b      	str	r3, [r7, #0]
 802045c:	f04f 30ff 	mov.w	r0, #4294967295
 8020460:	e0d1      	b.n	8020606 <_svfiprintf_r+0x1d2>
 8020462:	2340      	movs	r3, #64	; 0x40
 8020464:	616b      	str	r3, [r5, #20]
 8020466:	2300      	movs	r3, #0
 8020468:	9309      	str	r3, [sp, #36]	; 0x24
 802046a:	2320      	movs	r3, #32
 802046c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020470:	f8cd 800c 	str.w	r8, [sp, #12]
 8020474:	2330      	movs	r3, #48	; 0x30
 8020476:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8020620 <_svfiprintf_r+0x1ec>
 802047a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802047e:	f04f 0901 	mov.w	r9, #1
 8020482:	4623      	mov	r3, r4
 8020484:	469a      	mov	sl, r3
 8020486:	f813 2b01 	ldrb.w	r2, [r3], #1
 802048a:	b10a      	cbz	r2, 8020490 <_svfiprintf_r+0x5c>
 802048c:	2a25      	cmp	r2, #37	; 0x25
 802048e:	d1f9      	bne.n	8020484 <_svfiprintf_r+0x50>
 8020490:	ebba 0b04 	subs.w	fp, sl, r4
 8020494:	d00b      	beq.n	80204ae <_svfiprintf_r+0x7a>
 8020496:	465b      	mov	r3, fp
 8020498:	4622      	mov	r2, r4
 802049a:	4629      	mov	r1, r5
 802049c:	4638      	mov	r0, r7
 802049e:	f7ff ff6d 	bl	802037c <__ssputs_r>
 80204a2:	3001      	adds	r0, #1
 80204a4:	f000 80aa 	beq.w	80205fc <_svfiprintf_r+0x1c8>
 80204a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80204aa:	445a      	add	r2, fp
 80204ac:	9209      	str	r2, [sp, #36]	; 0x24
 80204ae:	f89a 3000 	ldrb.w	r3, [sl]
 80204b2:	2b00      	cmp	r3, #0
 80204b4:	f000 80a2 	beq.w	80205fc <_svfiprintf_r+0x1c8>
 80204b8:	2300      	movs	r3, #0
 80204ba:	f04f 32ff 	mov.w	r2, #4294967295
 80204be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80204c2:	f10a 0a01 	add.w	sl, sl, #1
 80204c6:	9304      	str	r3, [sp, #16]
 80204c8:	9307      	str	r3, [sp, #28]
 80204ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80204ce:	931a      	str	r3, [sp, #104]	; 0x68
 80204d0:	4654      	mov	r4, sl
 80204d2:	2205      	movs	r2, #5
 80204d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80204d8:	4851      	ldr	r0, [pc, #324]	; (8020620 <_svfiprintf_r+0x1ec>)
 80204da:	f7df fea1 	bl	8000220 <memchr>
 80204de:	9a04      	ldr	r2, [sp, #16]
 80204e0:	b9d8      	cbnz	r0, 802051a <_svfiprintf_r+0xe6>
 80204e2:	06d0      	lsls	r0, r2, #27
 80204e4:	bf44      	itt	mi
 80204e6:	2320      	movmi	r3, #32
 80204e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80204ec:	0711      	lsls	r1, r2, #28
 80204ee:	bf44      	itt	mi
 80204f0:	232b      	movmi	r3, #43	; 0x2b
 80204f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80204f6:	f89a 3000 	ldrb.w	r3, [sl]
 80204fa:	2b2a      	cmp	r3, #42	; 0x2a
 80204fc:	d015      	beq.n	802052a <_svfiprintf_r+0xf6>
 80204fe:	9a07      	ldr	r2, [sp, #28]
 8020500:	4654      	mov	r4, sl
 8020502:	2000      	movs	r0, #0
 8020504:	f04f 0c0a 	mov.w	ip, #10
 8020508:	4621      	mov	r1, r4
 802050a:	f811 3b01 	ldrb.w	r3, [r1], #1
 802050e:	3b30      	subs	r3, #48	; 0x30
 8020510:	2b09      	cmp	r3, #9
 8020512:	d94e      	bls.n	80205b2 <_svfiprintf_r+0x17e>
 8020514:	b1b0      	cbz	r0, 8020544 <_svfiprintf_r+0x110>
 8020516:	9207      	str	r2, [sp, #28]
 8020518:	e014      	b.n	8020544 <_svfiprintf_r+0x110>
 802051a:	eba0 0308 	sub.w	r3, r0, r8
 802051e:	fa09 f303 	lsl.w	r3, r9, r3
 8020522:	4313      	orrs	r3, r2
 8020524:	9304      	str	r3, [sp, #16]
 8020526:	46a2      	mov	sl, r4
 8020528:	e7d2      	b.n	80204d0 <_svfiprintf_r+0x9c>
 802052a:	9b03      	ldr	r3, [sp, #12]
 802052c:	1d19      	adds	r1, r3, #4
 802052e:	681b      	ldr	r3, [r3, #0]
 8020530:	9103      	str	r1, [sp, #12]
 8020532:	2b00      	cmp	r3, #0
 8020534:	bfbb      	ittet	lt
 8020536:	425b      	neglt	r3, r3
 8020538:	f042 0202 	orrlt.w	r2, r2, #2
 802053c:	9307      	strge	r3, [sp, #28]
 802053e:	9307      	strlt	r3, [sp, #28]
 8020540:	bfb8      	it	lt
 8020542:	9204      	strlt	r2, [sp, #16]
 8020544:	7823      	ldrb	r3, [r4, #0]
 8020546:	2b2e      	cmp	r3, #46	; 0x2e
 8020548:	d10c      	bne.n	8020564 <_svfiprintf_r+0x130>
 802054a:	7863      	ldrb	r3, [r4, #1]
 802054c:	2b2a      	cmp	r3, #42	; 0x2a
 802054e:	d135      	bne.n	80205bc <_svfiprintf_r+0x188>
 8020550:	9b03      	ldr	r3, [sp, #12]
 8020552:	1d1a      	adds	r2, r3, #4
 8020554:	681b      	ldr	r3, [r3, #0]
 8020556:	9203      	str	r2, [sp, #12]
 8020558:	2b00      	cmp	r3, #0
 802055a:	bfb8      	it	lt
 802055c:	f04f 33ff 	movlt.w	r3, #4294967295
 8020560:	3402      	adds	r4, #2
 8020562:	9305      	str	r3, [sp, #20]
 8020564:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8020630 <_svfiprintf_r+0x1fc>
 8020568:	7821      	ldrb	r1, [r4, #0]
 802056a:	2203      	movs	r2, #3
 802056c:	4650      	mov	r0, sl
 802056e:	f7df fe57 	bl	8000220 <memchr>
 8020572:	b140      	cbz	r0, 8020586 <_svfiprintf_r+0x152>
 8020574:	2340      	movs	r3, #64	; 0x40
 8020576:	eba0 000a 	sub.w	r0, r0, sl
 802057a:	fa03 f000 	lsl.w	r0, r3, r0
 802057e:	9b04      	ldr	r3, [sp, #16]
 8020580:	4303      	orrs	r3, r0
 8020582:	3401      	adds	r4, #1
 8020584:	9304      	str	r3, [sp, #16]
 8020586:	f814 1b01 	ldrb.w	r1, [r4], #1
 802058a:	4826      	ldr	r0, [pc, #152]	; (8020624 <_svfiprintf_r+0x1f0>)
 802058c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020590:	2206      	movs	r2, #6
 8020592:	f7df fe45 	bl	8000220 <memchr>
 8020596:	2800      	cmp	r0, #0
 8020598:	d038      	beq.n	802060c <_svfiprintf_r+0x1d8>
 802059a:	4b23      	ldr	r3, [pc, #140]	; (8020628 <_svfiprintf_r+0x1f4>)
 802059c:	bb1b      	cbnz	r3, 80205e6 <_svfiprintf_r+0x1b2>
 802059e:	9b03      	ldr	r3, [sp, #12]
 80205a0:	3307      	adds	r3, #7
 80205a2:	f023 0307 	bic.w	r3, r3, #7
 80205a6:	3308      	adds	r3, #8
 80205a8:	9303      	str	r3, [sp, #12]
 80205aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80205ac:	4433      	add	r3, r6
 80205ae:	9309      	str	r3, [sp, #36]	; 0x24
 80205b0:	e767      	b.n	8020482 <_svfiprintf_r+0x4e>
 80205b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80205b6:	460c      	mov	r4, r1
 80205b8:	2001      	movs	r0, #1
 80205ba:	e7a5      	b.n	8020508 <_svfiprintf_r+0xd4>
 80205bc:	2300      	movs	r3, #0
 80205be:	3401      	adds	r4, #1
 80205c0:	9305      	str	r3, [sp, #20]
 80205c2:	4619      	mov	r1, r3
 80205c4:	f04f 0c0a 	mov.w	ip, #10
 80205c8:	4620      	mov	r0, r4
 80205ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80205ce:	3a30      	subs	r2, #48	; 0x30
 80205d0:	2a09      	cmp	r2, #9
 80205d2:	d903      	bls.n	80205dc <_svfiprintf_r+0x1a8>
 80205d4:	2b00      	cmp	r3, #0
 80205d6:	d0c5      	beq.n	8020564 <_svfiprintf_r+0x130>
 80205d8:	9105      	str	r1, [sp, #20]
 80205da:	e7c3      	b.n	8020564 <_svfiprintf_r+0x130>
 80205dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80205e0:	4604      	mov	r4, r0
 80205e2:	2301      	movs	r3, #1
 80205e4:	e7f0      	b.n	80205c8 <_svfiprintf_r+0x194>
 80205e6:	ab03      	add	r3, sp, #12
 80205e8:	9300      	str	r3, [sp, #0]
 80205ea:	462a      	mov	r2, r5
 80205ec:	4b0f      	ldr	r3, [pc, #60]	; (802062c <_svfiprintf_r+0x1f8>)
 80205ee:	a904      	add	r1, sp, #16
 80205f0:	4638      	mov	r0, r7
 80205f2:	f7fb fae9 	bl	801bbc8 <_printf_float>
 80205f6:	1c42      	adds	r2, r0, #1
 80205f8:	4606      	mov	r6, r0
 80205fa:	d1d6      	bne.n	80205aa <_svfiprintf_r+0x176>
 80205fc:	89ab      	ldrh	r3, [r5, #12]
 80205fe:	065b      	lsls	r3, r3, #25
 8020600:	f53f af2c 	bmi.w	802045c <_svfiprintf_r+0x28>
 8020604:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020606:	b01d      	add	sp, #116	; 0x74
 8020608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802060c:	ab03      	add	r3, sp, #12
 802060e:	9300      	str	r3, [sp, #0]
 8020610:	462a      	mov	r2, r5
 8020612:	4b06      	ldr	r3, [pc, #24]	; (802062c <_svfiprintf_r+0x1f8>)
 8020614:	a904      	add	r1, sp, #16
 8020616:	4638      	mov	r0, r7
 8020618:	f7fb fd7a 	bl	801c110 <_printf_i>
 802061c:	e7eb      	b.n	80205f6 <_svfiprintf_r+0x1c2>
 802061e:	bf00      	nop
 8020620:	080234cc 	.word	0x080234cc
 8020624:	080234d6 	.word	0x080234d6
 8020628:	0801bbc9 	.word	0x0801bbc9
 802062c:	0802037d 	.word	0x0802037d
 8020630:	080234d2 	.word	0x080234d2

08020634 <_sungetc_r>:
 8020634:	b538      	push	{r3, r4, r5, lr}
 8020636:	1c4b      	adds	r3, r1, #1
 8020638:	4614      	mov	r4, r2
 802063a:	d103      	bne.n	8020644 <_sungetc_r+0x10>
 802063c:	f04f 35ff 	mov.w	r5, #4294967295
 8020640:	4628      	mov	r0, r5
 8020642:	bd38      	pop	{r3, r4, r5, pc}
 8020644:	8993      	ldrh	r3, [r2, #12]
 8020646:	f023 0320 	bic.w	r3, r3, #32
 802064a:	8193      	strh	r3, [r2, #12]
 802064c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 802064e:	6852      	ldr	r2, [r2, #4]
 8020650:	b2cd      	uxtb	r5, r1
 8020652:	b18b      	cbz	r3, 8020678 <_sungetc_r+0x44>
 8020654:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8020656:	4293      	cmp	r3, r2
 8020658:	dd08      	ble.n	802066c <_sungetc_r+0x38>
 802065a:	6823      	ldr	r3, [r4, #0]
 802065c:	1e5a      	subs	r2, r3, #1
 802065e:	6022      	str	r2, [r4, #0]
 8020660:	f803 5c01 	strb.w	r5, [r3, #-1]
 8020664:	6863      	ldr	r3, [r4, #4]
 8020666:	3301      	adds	r3, #1
 8020668:	6063      	str	r3, [r4, #4]
 802066a:	e7e9      	b.n	8020640 <_sungetc_r+0xc>
 802066c:	4621      	mov	r1, r4
 802066e:	f000 fca5 	bl	8020fbc <__submore>
 8020672:	2800      	cmp	r0, #0
 8020674:	d0f1      	beq.n	802065a <_sungetc_r+0x26>
 8020676:	e7e1      	b.n	802063c <_sungetc_r+0x8>
 8020678:	6921      	ldr	r1, [r4, #16]
 802067a:	6823      	ldr	r3, [r4, #0]
 802067c:	b151      	cbz	r1, 8020694 <_sungetc_r+0x60>
 802067e:	4299      	cmp	r1, r3
 8020680:	d208      	bcs.n	8020694 <_sungetc_r+0x60>
 8020682:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8020686:	42a9      	cmp	r1, r5
 8020688:	d104      	bne.n	8020694 <_sungetc_r+0x60>
 802068a:	3b01      	subs	r3, #1
 802068c:	3201      	adds	r2, #1
 802068e:	6023      	str	r3, [r4, #0]
 8020690:	6062      	str	r2, [r4, #4]
 8020692:	e7d5      	b.n	8020640 <_sungetc_r+0xc>
 8020694:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8020698:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802069c:	6363      	str	r3, [r4, #52]	; 0x34
 802069e:	2303      	movs	r3, #3
 80206a0:	63a3      	str	r3, [r4, #56]	; 0x38
 80206a2:	4623      	mov	r3, r4
 80206a4:	f803 5f46 	strb.w	r5, [r3, #70]!
 80206a8:	6023      	str	r3, [r4, #0]
 80206aa:	2301      	movs	r3, #1
 80206ac:	e7dc      	b.n	8020668 <_sungetc_r+0x34>

080206ae <__ssrefill_r>:
 80206ae:	b510      	push	{r4, lr}
 80206b0:	460c      	mov	r4, r1
 80206b2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80206b4:	b169      	cbz	r1, 80206d2 <__ssrefill_r+0x24>
 80206b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80206ba:	4299      	cmp	r1, r3
 80206bc:	d001      	beq.n	80206c2 <__ssrefill_r+0x14>
 80206be:	f7fb f939 	bl	801b934 <_free_r>
 80206c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80206c4:	6063      	str	r3, [r4, #4]
 80206c6:	2000      	movs	r0, #0
 80206c8:	6360      	str	r0, [r4, #52]	; 0x34
 80206ca:	b113      	cbz	r3, 80206d2 <__ssrefill_r+0x24>
 80206cc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80206ce:	6023      	str	r3, [r4, #0]
 80206d0:	bd10      	pop	{r4, pc}
 80206d2:	6923      	ldr	r3, [r4, #16]
 80206d4:	6023      	str	r3, [r4, #0]
 80206d6:	2300      	movs	r3, #0
 80206d8:	6063      	str	r3, [r4, #4]
 80206da:	89a3      	ldrh	r3, [r4, #12]
 80206dc:	f043 0320 	orr.w	r3, r3, #32
 80206e0:	81a3      	strh	r3, [r4, #12]
 80206e2:	f04f 30ff 	mov.w	r0, #4294967295
 80206e6:	e7f3      	b.n	80206d0 <__ssrefill_r+0x22>

080206e8 <__ssvfiscanf_r>:
 80206e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80206ec:	460c      	mov	r4, r1
 80206ee:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 80206f2:	2100      	movs	r1, #0
 80206f4:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80206f8:	49b2      	ldr	r1, [pc, #712]	; (80209c4 <__ssvfiscanf_r+0x2dc>)
 80206fa:	91a0      	str	r1, [sp, #640]	; 0x280
 80206fc:	f10d 0804 	add.w	r8, sp, #4
 8020700:	49b1      	ldr	r1, [pc, #708]	; (80209c8 <__ssvfiscanf_r+0x2e0>)
 8020702:	4fb2      	ldr	r7, [pc, #712]	; (80209cc <__ssvfiscanf_r+0x2e4>)
 8020704:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 80209d0 <__ssvfiscanf_r+0x2e8>
 8020708:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 802070c:	4606      	mov	r6, r0
 802070e:	91a1      	str	r1, [sp, #644]	; 0x284
 8020710:	9300      	str	r3, [sp, #0]
 8020712:	f892 a000 	ldrb.w	sl, [r2]
 8020716:	f1ba 0f00 	cmp.w	sl, #0
 802071a:	f000 8151 	beq.w	80209c0 <__ssvfiscanf_r+0x2d8>
 802071e:	f81a 3007 	ldrb.w	r3, [sl, r7]
 8020722:	f013 0308 	ands.w	r3, r3, #8
 8020726:	f102 0501 	add.w	r5, r2, #1
 802072a:	d019      	beq.n	8020760 <__ssvfiscanf_r+0x78>
 802072c:	6863      	ldr	r3, [r4, #4]
 802072e:	2b00      	cmp	r3, #0
 8020730:	dd0f      	ble.n	8020752 <__ssvfiscanf_r+0x6a>
 8020732:	6823      	ldr	r3, [r4, #0]
 8020734:	781a      	ldrb	r2, [r3, #0]
 8020736:	5cba      	ldrb	r2, [r7, r2]
 8020738:	0712      	lsls	r2, r2, #28
 802073a:	d401      	bmi.n	8020740 <__ssvfiscanf_r+0x58>
 802073c:	462a      	mov	r2, r5
 802073e:	e7e8      	b.n	8020712 <__ssvfiscanf_r+0x2a>
 8020740:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020742:	3201      	adds	r2, #1
 8020744:	9245      	str	r2, [sp, #276]	; 0x114
 8020746:	6862      	ldr	r2, [r4, #4]
 8020748:	3301      	adds	r3, #1
 802074a:	3a01      	subs	r2, #1
 802074c:	6062      	str	r2, [r4, #4]
 802074e:	6023      	str	r3, [r4, #0]
 8020750:	e7ec      	b.n	802072c <__ssvfiscanf_r+0x44>
 8020752:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020754:	4621      	mov	r1, r4
 8020756:	4630      	mov	r0, r6
 8020758:	4798      	blx	r3
 802075a:	2800      	cmp	r0, #0
 802075c:	d0e9      	beq.n	8020732 <__ssvfiscanf_r+0x4a>
 802075e:	e7ed      	b.n	802073c <__ssvfiscanf_r+0x54>
 8020760:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 8020764:	f040 8083 	bne.w	802086e <__ssvfiscanf_r+0x186>
 8020768:	9341      	str	r3, [sp, #260]	; 0x104
 802076a:	9343      	str	r3, [sp, #268]	; 0x10c
 802076c:	7853      	ldrb	r3, [r2, #1]
 802076e:	2b2a      	cmp	r3, #42	; 0x2a
 8020770:	bf02      	ittt	eq
 8020772:	2310      	moveq	r3, #16
 8020774:	1c95      	addeq	r5, r2, #2
 8020776:	9341      	streq	r3, [sp, #260]	; 0x104
 8020778:	220a      	movs	r2, #10
 802077a:	46ab      	mov	fp, r5
 802077c:	f81b 1b01 	ldrb.w	r1, [fp], #1
 8020780:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8020784:	2b09      	cmp	r3, #9
 8020786:	d91d      	bls.n	80207c4 <__ssvfiscanf_r+0xdc>
 8020788:	4891      	ldr	r0, [pc, #580]	; (80209d0 <__ssvfiscanf_r+0x2e8>)
 802078a:	2203      	movs	r2, #3
 802078c:	f7df fd48 	bl	8000220 <memchr>
 8020790:	b140      	cbz	r0, 80207a4 <__ssvfiscanf_r+0xbc>
 8020792:	2301      	movs	r3, #1
 8020794:	eba0 0009 	sub.w	r0, r0, r9
 8020798:	fa03 f000 	lsl.w	r0, r3, r0
 802079c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802079e:	4318      	orrs	r0, r3
 80207a0:	9041      	str	r0, [sp, #260]	; 0x104
 80207a2:	465d      	mov	r5, fp
 80207a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80207a8:	2b78      	cmp	r3, #120	; 0x78
 80207aa:	d806      	bhi.n	80207ba <__ssvfiscanf_r+0xd2>
 80207ac:	2b57      	cmp	r3, #87	; 0x57
 80207ae:	d810      	bhi.n	80207d2 <__ssvfiscanf_r+0xea>
 80207b0:	2b25      	cmp	r3, #37	; 0x25
 80207b2:	d05c      	beq.n	802086e <__ssvfiscanf_r+0x186>
 80207b4:	d856      	bhi.n	8020864 <__ssvfiscanf_r+0x17c>
 80207b6:	2b00      	cmp	r3, #0
 80207b8:	d074      	beq.n	80208a4 <__ssvfiscanf_r+0x1bc>
 80207ba:	2303      	movs	r3, #3
 80207bc:	9347      	str	r3, [sp, #284]	; 0x11c
 80207be:	230a      	movs	r3, #10
 80207c0:	9342      	str	r3, [sp, #264]	; 0x108
 80207c2:	e081      	b.n	80208c8 <__ssvfiscanf_r+0x1e0>
 80207c4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80207c6:	fb02 1303 	mla	r3, r2, r3, r1
 80207ca:	3b30      	subs	r3, #48	; 0x30
 80207cc:	9343      	str	r3, [sp, #268]	; 0x10c
 80207ce:	465d      	mov	r5, fp
 80207d0:	e7d3      	b.n	802077a <__ssvfiscanf_r+0x92>
 80207d2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80207d6:	2a20      	cmp	r2, #32
 80207d8:	d8ef      	bhi.n	80207ba <__ssvfiscanf_r+0xd2>
 80207da:	a101      	add	r1, pc, #4	; (adr r1, 80207e0 <__ssvfiscanf_r+0xf8>)
 80207dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80207e0:	080208b3 	.word	0x080208b3
 80207e4:	080207bb 	.word	0x080207bb
 80207e8:	080207bb 	.word	0x080207bb
 80207ec:	08020911 	.word	0x08020911
 80207f0:	080207bb 	.word	0x080207bb
 80207f4:	080207bb 	.word	0x080207bb
 80207f8:	080207bb 	.word	0x080207bb
 80207fc:	080207bb 	.word	0x080207bb
 8020800:	080207bb 	.word	0x080207bb
 8020804:	080207bb 	.word	0x080207bb
 8020808:	080207bb 	.word	0x080207bb
 802080c:	08020927 	.word	0x08020927
 8020810:	080208fd 	.word	0x080208fd
 8020814:	0802086b 	.word	0x0802086b
 8020818:	0802086b 	.word	0x0802086b
 802081c:	0802086b 	.word	0x0802086b
 8020820:	080207bb 	.word	0x080207bb
 8020824:	08020901 	.word	0x08020901
 8020828:	080207bb 	.word	0x080207bb
 802082c:	080207bb 	.word	0x080207bb
 8020830:	080207bb 	.word	0x080207bb
 8020834:	080207bb 	.word	0x080207bb
 8020838:	08020937 	.word	0x08020937
 802083c:	08020909 	.word	0x08020909
 8020840:	080208ab 	.word	0x080208ab
 8020844:	080207bb 	.word	0x080207bb
 8020848:	080207bb 	.word	0x080207bb
 802084c:	08020933 	.word	0x08020933
 8020850:	080207bb 	.word	0x080207bb
 8020854:	080208fd 	.word	0x080208fd
 8020858:	080207bb 	.word	0x080207bb
 802085c:	080207bb 	.word	0x080207bb
 8020860:	080208b3 	.word	0x080208b3
 8020864:	3b45      	subs	r3, #69	; 0x45
 8020866:	2b02      	cmp	r3, #2
 8020868:	d8a7      	bhi.n	80207ba <__ssvfiscanf_r+0xd2>
 802086a:	2305      	movs	r3, #5
 802086c:	e02b      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 802086e:	6863      	ldr	r3, [r4, #4]
 8020870:	2b00      	cmp	r3, #0
 8020872:	dd0d      	ble.n	8020890 <__ssvfiscanf_r+0x1a8>
 8020874:	6823      	ldr	r3, [r4, #0]
 8020876:	781a      	ldrb	r2, [r3, #0]
 8020878:	4552      	cmp	r2, sl
 802087a:	f040 80a1 	bne.w	80209c0 <__ssvfiscanf_r+0x2d8>
 802087e:	3301      	adds	r3, #1
 8020880:	6862      	ldr	r2, [r4, #4]
 8020882:	6023      	str	r3, [r4, #0]
 8020884:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8020886:	3a01      	subs	r2, #1
 8020888:	3301      	adds	r3, #1
 802088a:	6062      	str	r2, [r4, #4]
 802088c:	9345      	str	r3, [sp, #276]	; 0x114
 802088e:	e755      	b.n	802073c <__ssvfiscanf_r+0x54>
 8020890:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020892:	4621      	mov	r1, r4
 8020894:	4630      	mov	r0, r6
 8020896:	4798      	blx	r3
 8020898:	2800      	cmp	r0, #0
 802089a:	d0eb      	beq.n	8020874 <__ssvfiscanf_r+0x18c>
 802089c:	9844      	ldr	r0, [sp, #272]	; 0x110
 802089e:	2800      	cmp	r0, #0
 80208a0:	f040 8084 	bne.w	80209ac <__ssvfiscanf_r+0x2c4>
 80208a4:	f04f 30ff 	mov.w	r0, #4294967295
 80208a8:	e086      	b.n	80209b8 <__ssvfiscanf_r+0x2d0>
 80208aa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80208ac:	f042 0220 	orr.w	r2, r2, #32
 80208b0:	9241      	str	r2, [sp, #260]	; 0x104
 80208b2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80208b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80208b8:	9241      	str	r2, [sp, #260]	; 0x104
 80208ba:	2210      	movs	r2, #16
 80208bc:	2b6f      	cmp	r3, #111	; 0x6f
 80208be:	9242      	str	r2, [sp, #264]	; 0x108
 80208c0:	bf34      	ite	cc
 80208c2:	2303      	movcc	r3, #3
 80208c4:	2304      	movcs	r3, #4
 80208c6:	9347      	str	r3, [sp, #284]	; 0x11c
 80208c8:	6863      	ldr	r3, [r4, #4]
 80208ca:	2b00      	cmp	r3, #0
 80208cc:	dd41      	ble.n	8020952 <__ssvfiscanf_r+0x26a>
 80208ce:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80208d0:	0659      	lsls	r1, r3, #25
 80208d2:	d404      	bmi.n	80208de <__ssvfiscanf_r+0x1f6>
 80208d4:	6823      	ldr	r3, [r4, #0]
 80208d6:	781a      	ldrb	r2, [r3, #0]
 80208d8:	5cba      	ldrb	r2, [r7, r2]
 80208da:	0712      	lsls	r2, r2, #28
 80208dc:	d440      	bmi.n	8020960 <__ssvfiscanf_r+0x278>
 80208de:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80208e0:	2b02      	cmp	r3, #2
 80208e2:	dc4f      	bgt.n	8020984 <__ssvfiscanf_r+0x29c>
 80208e4:	466b      	mov	r3, sp
 80208e6:	4622      	mov	r2, r4
 80208e8:	a941      	add	r1, sp, #260	; 0x104
 80208ea:	4630      	mov	r0, r6
 80208ec:	f000 f9ce 	bl	8020c8c <_scanf_chars>
 80208f0:	2801      	cmp	r0, #1
 80208f2:	d065      	beq.n	80209c0 <__ssvfiscanf_r+0x2d8>
 80208f4:	2802      	cmp	r0, #2
 80208f6:	f47f af21 	bne.w	802073c <__ssvfiscanf_r+0x54>
 80208fa:	e7cf      	b.n	802089c <__ssvfiscanf_r+0x1b4>
 80208fc:	220a      	movs	r2, #10
 80208fe:	e7dd      	b.n	80208bc <__ssvfiscanf_r+0x1d4>
 8020900:	2300      	movs	r3, #0
 8020902:	9342      	str	r3, [sp, #264]	; 0x108
 8020904:	2303      	movs	r3, #3
 8020906:	e7de      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 8020908:	2308      	movs	r3, #8
 802090a:	9342      	str	r3, [sp, #264]	; 0x108
 802090c:	2304      	movs	r3, #4
 802090e:	e7da      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 8020910:	4629      	mov	r1, r5
 8020912:	4640      	mov	r0, r8
 8020914:	f000 fb18 	bl	8020f48 <__sccl>
 8020918:	9b41      	ldr	r3, [sp, #260]	; 0x104
 802091a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802091e:	9341      	str	r3, [sp, #260]	; 0x104
 8020920:	4605      	mov	r5, r0
 8020922:	2301      	movs	r3, #1
 8020924:	e7cf      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 8020926:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8020928:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802092c:	9341      	str	r3, [sp, #260]	; 0x104
 802092e:	2300      	movs	r3, #0
 8020930:	e7c9      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 8020932:	2302      	movs	r3, #2
 8020934:	e7c7      	b.n	80208c6 <__ssvfiscanf_r+0x1de>
 8020936:	9841      	ldr	r0, [sp, #260]	; 0x104
 8020938:	06c3      	lsls	r3, r0, #27
 802093a:	f53f aeff 	bmi.w	802073c <__ssvfiscanf_r+0x54>
 802093e:	9b00      	ldr	r3, [sp, #0]
 8020940:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020942:	1d19      	adds	r1, r3, #4
 8020944:	9100      	str	r1, [sp, #0]
 8020946:	681b      	ldr	r3, [r3, #0]
 8020948:	07c0      	lsls	r0, r0, #31
 802094a:	bf4c      	ite	mi
 802094c:	801a      	strhmi	r2, [r3, #0]
 802094e:	601a      	strpl	r2, [r3, #0]
 8020950:	e6f4      	b.n	802073c <__ssvfiscanf_r+0x54>
 8020952:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020954:	4621      	mov	r1, r4
 8020956:	4630      	mov	r0, r6
 8020958:	4798      	blx	r3
 802095a:	2800      	cmp	r0, #0
 802095c:	d0b7      	beq.n	80208ce <__ssvfiscanf_r+0x1e6>
 802095e:	e79d      	b.n	802089c <__ssvfiscanf_r+0x1b4>
 8020960:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8020962:	3201      	adds	r2, #1
 8020964:	9245      	str	r2, [sp, #276]	; 0x114
 8020966:	6862      	ldr	r2, [r4, #4]
 8020968:	3a01      	subs	r2, #1
 802096a:	2a00      	cmp	r2, #0
 802096c:	6062      	str	r2, [r4, #4]
 802096e:	dd02      	ble.n	8020976 <__ssvfiscanf_r+0x28e>
 8020970:	3301      	adds	r3, #1
 8020972:	6023      	str	r3, [r4, #0]
 8020974:	e7ae      	b.n	80208d4 <__ssvfiscanf_r+0x1ec>
 8020976:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8020978:	4621      	mov	r1, r4
 802097a:	4630      	mov	r0, r6
 802097c:	4798      	blx	r3
 802097e:	2800      	cmp	r0, #0
 8020980:	d0a8      	beq.n	80208d4 <__ssvfiscanf_r+0x1ec>
 8020982:	e78b      	b.n	802089c <__ssvfiscanf_r+0x1b4>
 8020984:	2b04      	cmp	r3, #4
 8020986:	dc06      	bgt.n	8020996 <__ssvfiscanf_r+0x2ae>
 8020988:	466b      	mov	r3, sp
 802098a:	4622      	mov	r2, r4
 802098c:	a941      	add	r1, sp, #260	; 0x104
 802098e:	4630      	mov	r0, r6
 8020990:	f000 f9d4 	bl	8020d3c <_scanf_i>
 8020994:	e7ac      	b.n	80208f0 <__ssvfiscanf_r+0x208>
 8020996:	4b0f      	ldr	r3, [pc, #60]	; (80209d4 <__ssvfiscanf_r+0x2ec>)
 8020998:	2b00      	cmp	r3, #0
 802099a:	f43f aecf 	beq.w	802073c <__ssvfiscanf_r+0x54>
 802099e:	466b      	mov	r3, sp
 80209a0:	4622      	mov	r2, r4
 80209a2:	a941      	add	r1, sp, #260	; 0x104
 80209a4:	4630      	mov	r0, r6
 80209a6:	f7fb fcd9 	bl	801c35c <_scanf_float>
 80209aa:	e7a1      	b.n	80208f0 <__ssvfiscanf_r+0x208>
 80209ac:	89a3      	ldrh	r3, [r4, #12]
 80209ae:	f013 0f40 	tst.w	r3, #64	; 0x40
 80209b2:	bf18      	it	ne
 80209b4:	f04f 30ff 	movne.w	r0, #4294967295
 80209b8:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 80209bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80209c0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80209c2:	e7f9      	b.n	80209b8 <__ssvfiscanf_r+0x2d0>
 80209c4:	08020635 	.word	0x08020635
 80209c8:	080206af 	.word	0x080206af
 80209cc:	08022ed1 	.word	0x08022ed1
 80209d0:	080234d2 	.word	0x080234d2
 80209d4:	0801c35d 	.word	0x0801c35d

080209d8 <__sfputc_r>:
 80209d8:	6893      	ldr	r3, [r2, #8]
 80209da:	3b01      	subs	r3, #1
 80209dc:	2b00      	cmp	r3, #0
 80209de:	b410      	push	{r4}
 80209e0:	6093      	str	r3, [r2, #8]
 80209e2:	da08      	bge.n	80209f6 <__sfputc_r+0x1e>
 80209e4:	6994      	ldr	r4, [r2, #24]
 80209e6:	42a3      	cmp	r3, r4
 80209e8:	db01      	blt.n	80209ee <__sfputc_r+0x16>
 80209ea:	290a      	cmp	r1, #10
 80209ec:	d103      	bne.n	80209f6 <__sfputc_r+0x1e>
 80209ee:	f85d 4b04 	ldr.w	r4, [sp], #4
 80209f2:	f7fd ba75 	b.w	801dee0 <__swbuf_r>
 80209f6:	6813      	ldr	r3, [r2, #0]
 80209f8:	1c58      	adds	r0, r3, #1
 80209fa:	6010      	str	r0, [r2, #0]
 80209fc:	7019      	strb	r1, [r3, #0]
 80209fe:	4608      	mov	r0, r1
 8020a00:	f85d 4b04 	ldr.w	r4, [sp], #4
 8020a04:	4770      	bx	lr

08020a06 <__sfputs_r>:
 8020a06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020a08:	4606      	mov	r6, r0
 8020a0a:	460f      	mov	r7, r1
 8020a0c:	4614      	mov	r4, r2
 8020a0e:	18d5      	adds	r5, r2, r3
 8020a10:	42ac      	cmp	r4, r5
 8020a12:	d101      	bne.n	8020a18 <__sfputs_r+0x12>
 8020a14:	2000      	movs	r0, #0
 8020a16:	e007      	b.n	8020a28 <__sfputs_r+0x22>
 8020a18:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020a1c:	463a      	mov	r2, r7
 8020a1e:	4630      	mov	r0, r6
 8020a20:	f7ff ffda 	bl	80209d8 <__sfputc_r>
 8020a24:	1c43      	adds	r3, r0, #1
 8020a26:	d1f3      	bne.n	8020a10 <__sfputs_r+0xa>
 8020a28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08020a2c <_vfiprintf_r>:
 8020a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a30:	460d      	mov	r5, r1
 8020a32:	b09d      	sub	sp, #116	; 0x74
 8020a34:	4614      	mov	r4, r2
 8020a36:	4698      	mov	r8, r3
 8020a38:	4606      	mov	r6, r0
 8020a3a:	b118      	cbz	r0, 8020a44 <_vfiprintf_r+0x18>
 8020a3c:	6983      	ldr	r3, [r0, #24]
 8020a3e:	b90b      	cbnz	r3, 8020a44 <_vfiprintf_r+0x18>
 8020a40:	f7fa fad6 	bl	801aff0 <__sinit>
 8020a44:	4b89      	ldr	r3, [pc, #548]	; (8020c6c <_vfiprintf_r+0x240>)
 8020a46:	429d      	cmp	r5, r3
 8020a48:	d11b      	bne.n	8020a82 <_vfiprintf_r+0x56>
 8020a4a:	6875      	ldr	r5, [r6, #4]
 8020a4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020a4e:	07d9      	lsls	r1, r3, #31
 8020a50:	d405      	bmi.n	8020a5e <_vfiprintf_r+0x32>
 8020a52:	89ab      	ldrh	r3, [r5, #12]
 8020a54:	059a      	lsls	r2, r3, #22
 8020a56:	d402      	bmi.n	8020a5e <_vfiprintf_r+0x32>
 8020a58:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020a5a:	f7fa fca9 	bl	801b3b0 <__retarget_lock_acquire_recursive>
 8020a5e:	89ab      	ldrh	r3, [r5, #12]
 8020a60:	071b      	lsls	r3, r3, #28
 8020a62:	d501      	bpl.n	8020a68 <_vfiprintf_r+0x3c>
 8020a64:	692b      	ldr	r3, [r5, #16]
 8020a66:	b9eb      	cbnz	r3, 8020aa4 <_vfiprintf_r+0x78>
 8020a68:	4629      	mov	r1, r5
 8020a6a:	4630      	mov	r0, r6
 8020a6c:	f7fd fa9c 	bl	801dfa8 <__swsetup_r>
 8020a70:	b1c0      	cbz	r0, 8020aa4 <_vfiprintf_r+0x78>
 8020a72:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020a74:	07dc      	lsls	r4, r3, #31
 8020a76:	d50e      	bpl.n	8020a96 <_vfiprintf_r+0x6a>
 8020a78:	f04f 30ff 	mov.w	r0, #4294967295
 8020a7c:	b01d      	add	sp, #116	; 0x74
 8020a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a82:	4b7b      	ldr	r3, [pc, #492]	; (8020c70 <_vfiprintf_r+0x244>)
 8020a84:	429d      	cmp	r5, r3
 8020a86:	d101      	bne.n	8020a8c <_vfiprintf_r+0x60>
 8020a88:	68b5      	ldr	r5, [r6, #8]
 8020a8a:	e7df      	b.n	8020a4c <_vfiprintf_r+0x20>
 8020a8c:	4b79      	ldr	r3, [pc, #484]	; (8020c74 <_vfiprintf_r+0x248>)
 8020a8e:	429d      	cmp	r5, r3
 8020a90:	bf08      	it	eq
 8020a92:	68f5      	ldreq	r5, [r6, #12]
 8020a94:	e7da      	b.n	8020a4c <_vfiprintf_r+0x20>
 8020a96:	89ab      	ldrh	r3, [r5, #12]
 8020a98:	0598      	lsls	r0, r3, #22
 8020a9a:	d4ed      	bmi.n	8020a78 <_vfiprintf_r+0x4c>
 8020a9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020a9e:	f7fa fc89 	bl	801b3b4 <__retarget_lock_release_recursive>
 8020aa2:	e7e9      	b.n	8020a78 <_vfiprintf_r+0x4c>
 8020aa4:	2300      	movs	r3, #0
 8020aa6:	9309      	str	r3, [sp, #36]	; 0x24
 8020aa8:	2320      	movs	r3, #32
 8020aaa:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020aae:	f8cd 800c 	str.w	r8, [sp, #12]
 8020ab2:	2330      	movs	r3, #48	; 0x30
 8020ab4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8020c78 <_vfiprintf_r+0x24c>
 8020ab8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8020abc:	f04f 0901 	mov.w	r9, #1
 8020ac0:	4623      	mov	r3, r4
 8020ac2:	469a      	mov	sl, r3
 8020ac4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020ac8:	b10a      	cbz	r2, 8020ace <_vfiprintf_r+0xa2>
 8020aca:	2a25      	cmp	r2, #37	; 0x25
 8020acc:	d1f9      	bne.n	8020ac2 <_vfiprintf_r+0x96>
 8020ace:	ebba 0b04 	subs.w	fp, sl, r4
 8020ad2:	d00b      	beq.n	8020aec <_vfiprintf_r+0xc0>
 8020ad4:	465b      	mov	r3, fp
 8020ad6:	4622      	mov	r2, r4
 8020ad8:	4629      	mov	r1, r5
 8020ada:	4630      	mov	r0, r6
 8020adc:	f7ff ff93 	bl	8020a06 <__sfputs_r>
 8020ae0:	3001      	adds	r0, #1
 8020ae2:	f000 80aa 	beq.w	8020c3a <_vfiprintf_r+0x20e>
 8020ae6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020ae8:	445a      	add	r2, fp
 8020aea:	9209      	str	r2, [sp, #36]	; 0x24
 8020aec:	f89a 3000 	ldrb.w	r3, [sl]
 8020af0:	2b00      	cmp	r3, #0
 8020af2:	f000 80a2 	beq.w	8020c3a <_vfiprintf_r+0x20e>
 8020af6:	2300      	movs	r3, #0
 8020af8:	f04f 32ff 	mov.w	r2, #4294967295
 8020afc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020b00:	f10a 0a01 	add.w	sl, sl, #1
 8020b04:	9304      	str	r3, [sp, #16]
 8020b06:	9307      	str	r3, [sp, #28]
 8020b08:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8020b0c:	931a      	str	r3, [sp, #104]	; 0x68
 8020b0e:	4654      	mov	r4, sl
 8020b10:	2205      	movs	r2, #5
 8020b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020b16:	4858      	ldr	r0, [pc, #352]	; (8020c78 <_vfiprintf_r+0x24c>)
 8020b18:	f7df fb82 	bl	8000220 <memchr>
 8020b1c:	9a04      	ldr	r2, [sp, #16]
 8020b1e:	b9d8      	cbnz	r0, 8020b58 <_vfiprintf_r+0x12c>
 8020b20:	06d1      	lsls	r1, r2, #27
 8020b22:	bf44      	itt	mi
 8020b24:	2320      	movmi	r3, #32
 8020b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020b2a:	0713      	lsls	r3, r2, #28
 8020b2c:	bf44      	itt	mi
 8020b2e:	232b      	movmi	r3, #43	; 0x2b
 8020b30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020b34:	f89a 3000 	ldrb.w	r3, [sl]
 8020b38:	2b2a      	cmp	r3, #42	; 0x2a
 8020b3a:	d015      	beq.n	8020b68 <_vfiprintf_r+0x13c>
 8020b3c:	9a07      	ldr	r2, [sp, #28]
 8020b3e:	4654      	mov	r4, sl
 8020b40:	2000      	movs	r0, #0
 8020b42:	f04f 0c0a 	mov.w	ip, #10
 8020b46:	4621      	mov	r1, r4
 8020b48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020b4c:	3b30      	subs	r3, #48	; 0x30
 8020b4e:	2b09      	cmp	r3, #9
 8020b50:	d94e      	bls.n	8020bf0 <_vfiprintf_r+0x1c4>
 8020b52:	b1b0      	cbz	r0, 8020b82 <_vfiprintf_r+0x156>
 8020b54:	9207      	str	r2, [sp, #28]
 8020b56:	e014      	b.n	8020b82 <_vfiprintf_r+0x156>
 8020b58:	eba0 0308 	sub.w	r3, r0, r8
 8020b5c:	fa09 f303 	lsl.w	r3, r9, r3
 8020b60:	4313      	orrs	r3, r2
 8020b62:	9304      	str	r3, [sp, #16]
 8020b64:	46a2      	mov	sl, r4
 8020b66:	e7d2      	b.n	8020b0e <_vfiprintf_r+0xe2>
 8020b68:	9b03      	ldr	r3, [sp, #12]
 8020b6a:	1d19      	adds	r1, r3, #4
 8020b6c:	681b      	ldr	r3, [r3, #0]
 8020b6e:	9103      	str	r1, [sp, #12]
 8020b70:	2b00      	cmp	r3, #0
 8020b72:	bfbb      	ittet	lt
 8020b74:	425b      	neglt	r3, r3
 8020b76:	f042 0202 	orrlt.w	r2, r2, #2
 8020b7a:	9307      	strge	r3, [sp, #28]
 8020b7c:	9307      	strlt	r3, [sp, #28]
 8020b7e:	bfb8      	it	lt
 8020b80:	9204      	strlt	r2, [sp, #16]
 8020b82:	7823      	ldrb	r3, [r4, #0]
 8020b84:	2b2e      	cmp	r3, #46	; 0x2e
 8020b86:	d10c      	bne.n	8020ba2 <_vfiprintf_r+0x176>
 8020b88:	7863      	ldrb	r3, [r4, #1]
 8020b8a:	2b2a      	cmp	r3, #42	; 0x2a
 8020b8c:	d135      	bne.n	8020bfa <_vfiprintf_r+0x1ce>
 8020b8e:	9b03      	ldr	r3, [sp, #12]
 8020b90:	1d1a      	adds	r2, r3, #4
 8020b92:	681b      	ldr	r3, [r3, #0]
 8020b94:	9203      	str	r2, [sp, #12]
 8020b96:	2b00      	cmp	r3, #0
 8020b98:	bfb8      	it	lt
 8020b9a:	f04f 33ff 	movlt.w	r3, #4294967295
 8020b9e:	3402      	adds	r4, #2
 8020ba0:	9305      	str	r3, [sp, #20]
 8020ba2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8020c88 <_vfiprintf_r+0x25c>
 8020ba6:	7821      	ldrb	r1, [r4, #0]
 8020ba8:	2203      	movs	r2, #3
 8020baa:	4650      	mov	r0, sl
 8020bac:	f7df fb38 	bl	8000220 <memchr>
 8020bb0:	b140      	cbz	r0, 8020bc4 <_vfiprintf_r+0x198>
 8020bb2:	2340      	movs	r3, #64	; 0x40
 8020bb4:	eba0 000a 	sub.w	r0, r0, sl
 8020bb8:	fa03 f000 	lsl.w	r0, r3, r0
 8020bbc:	9b04      	ldr	r3, [sp, #16]
 8020bbe:	4303      	orrs	r3, r0
 8020bc0:	3401      	adds	r4, #1
 8020bc2:	9304      	str	r3, [sp, #16]
 8020bc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020bc8:	482c      	ldr	r0, [pc, #176]	; (8020c7c <_vfiprintf_r+0x250>)
 8020bca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020bce:	2206      	movs	r2, #6
 8020bd0:	f7df fb26 	bl	8000220 <memchr>
 8020bd4:	2800      	cmp	r0, #0
 8020bd6:	d03f      	beq.n	8020c58 <_vfiprintf_r+0x22c>
 8020bd8:	4b29      	ldr	r3, [pc, #164]	; (8020c80 <_vfiprintf_r+0x254>)
 8020bda:	bb1b      	cbnz	r3, 8020c24 <_vfiprintf_r+0x1f8>
 8020bdc:	9b03      	ldr	r3, [sp, #12]
 8020bde:	3307      	adds	r3, #7
 8020be0:	f023 0307 	bic.w	r3, r3, #7
 8020be4:	3308      	adds	r3, #8
 8020be6:	9303      	str	r3, [sp, #12]
 8020be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020bea:	443b      	add	r3, r7
 8020bec:	9309      	str	r3, [sp, #36]	; 0x24
 8020bee:	e767      	b.n	8020ac0 <_vfiprintf_r+0x94>
 8020bf0:	fb0c 3202 	mla	r2, ip, r2, r3
 8020bf4:	460c      	mov	r4, r1
 8020bf6:	2001      	movs	r0, #1
 8020bf8:	e7a5      	b.n	8020b46 <_vfiprintf_r+0x11a>
 8020bfa:	2300      	movs	r3, #0
 8020bfc:	3401      	adds	r4, #1
 8020bfe:	9305      	str	r3, [sp, #20]
 8020c00:	4619      	mov	r1, r3
 8020c02:	f04f 0c0a 	mov.w	ip, #10
 8020c06:	4620      	mov	r0, r4
 8020c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020c0c:	3a30      	subs	r2, #48	; 0x30
 8020c0e:	2a09      	cmp	r2, #9
 8020c10:	d903      	bls.n	8020c1a <_vfiprintf_r+0x1ee>
 8020c12:	2b00      	cmp	r3, #0
 8020c14:	d0c5      	beq.n	8020ba2 <_vfiprintf_r+0x176>
 8020c16:	9105      	str	r1, [sp, #20]
 8020c18:	e7c3      	b.n	8020ba2 <_vfiprintf_r+0x176>
 8020c1a:	fb0c 2101 	mla	r1, ip, r1, r2
 8020c1e:	4604      	mov	r4, r0
 8020c20:	2301      	movs	r3, #1
 8020c22:	e7f0      	b.n	8020c06 <_vfiprintf_r+0x1da>
 8020c24:	ab03      	add	r3, sp, #12
 8020c26:	9300      	str	r3, [sp, #0]
 8020c28:	462a      	mov	r2, r5
 8020c2a:	4b16      	ldr	r3, [pc, #88]	; (8020c84 <_vfiprintf_r+0x258>)
 8020c2c:	a904      	add	r1, sp, #16
 8020c2e:	4630      	mov	r0, r6
 8020c30:	f7fa ffca 	bl	801bbc8 <_printf_float>
 8020c34:	4607      	mov	r7, r0
 8020c36:	1c78      	adds	r0, r7, #1
 8020c38:	d1d6      	bne.n	8020be8 <_vfiprintf_r+0x1bc>
 8020c3a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8020c3c:	07d9      	lsls	r1, r3, #31
 8020c3e:	d405      	bmi.n	8020c4c <_vfiprintf_r+0x220>
 8020c40:	89ab      	ldrh	r3, [r5, #12]
 8020c42:	059a      	lsls	r2, r3, #22
 8020c44:	d402      	bmi.n	8020c4c <_vfiprintf_r+0x220>
 8020c46:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8020c48:	f7fa fbb4 	bl	801b3b4 <__retarget_lock_release_recursive>
 8020c4c:	89ab      	ldrh	r3, [r5, #12]
 8020c4e:	065b      	lsls	r3, r3, #25
 8020c50:	f53f af12 	bmi.w	8020a78 <_vfiprintf_r+0x4c>
 8020c54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020c56:	e711      	b.n	8020a7c <_vfiprintf_r+0x50>
 8020c58:	ab03      	add	r3, sp, #12
 8020c5a:	9300      	str	r3, [sp, #0]
 8020c5c:	462a      	mov	r2, r5
 8020c5e:	4b09      	ldr	r3, [pc, #36]	; (8020c84 <_vfiprintf_r+0x258>)
 8020c60:	a904      	add	r1, sp, #16
 8020c62:	4630      	mov	r0, r6
 8020c64:	f7fb fa54 	bl	801c110 <_printf_i>
 8020c68:	e7e4      	b.n	8020c34 <_vfiprintf_r+0x208>
 8020c6a:	bf00      	nop
 8020c6c:	08022ff4 	.word	0x08022ff4
 8020c70:	08023014 	.word	0x08023014
 8020c74:	08022fd4 	.word	0x08022fd4
 8020c78:	080234cc 	.word	0x080234cc
 8020c7c:	080234d6 	.word	0x080234d6
 8020c80:	0801bbc9 	.word	0x0801bbc9
 8020c84:	08020a07 	.word	0x08020a07
 8020c88:	080234d2 	.word	0x080234d2

08020c8c <_scanf_chars>:
 8020c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020c90:	4615      	mov	r5, r2
 8020c92:	688a      	ldr	r2, [r1, #8]
 8020c94:	4680      	mov	r8, r0
 8020c96:	460c      	mov	r4, r1
 8020c98:	b932      	cbnz	r2, 8020ca8 <_scanf_chars+0x1c>
 8020c9a:	698a      	ldr	r2, [r1, #24]
 8020c9c:	2a00      	cmp	r2, #0
 8020c9e:	bf0c      	ite	eq
 8020ca0:	2201      	moveq	r2, #1
 8020ca2:	f04f 32ff 	movne.w	r2, #4294967295
 8020ca6:	608a      	str	r2, [r1, #8]
 8020ca8:	6822      	ldr	r2, [r4, #0]
 8020caa:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8020d38 <_scanf_chars+0xac>
 8020cae:	06d1      	lsls	r1, r2, #27
 8020cb0:	bf5f      	itttt	pl
 8020cb2:	681a      	ldrpl	r2, [r3, #0]
 8020cb4:	1d11      	addpl	r1, r2, #4
 8020cb6:	6019      	strpl	r1, [r3, #0]
 8020cb8:	6816      	ldrpl	r6, [r2, #0]
 8020cba:	2700      	movs	r7, #0
 8020cbc:	69a0      	ldr	r0, [r4, #24]
 8020cbe:	b188      	cbz	r0, 8020ce4 <_scanf_chars+0x58>
 8020cc0:	2801      	cmp	r0, #1
 8020cc2:	d107      	bne.n	8020cd4 <_scanf_chars+0x48>
 8020cc4:	682b      	ldr	r3, [r5, #0]
 8020cc6:	781a      	ldrb	r2, [r3, #0]
 8020cc8:	6963      	ldr	r3, [r4, #20]
 8020cca:	5c9b      	ldrb	r3, [r3, r2]
 8020ccc:	b953      	cbnz	r3, 8020ce4 <_scanf_chars+0x58>
 8020cce:	bb27      	cbnz	r7, 8020d1a <_scanf_chars+0x8e>
 8020cd0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020cd4:	2802      	cmp	r0, #2
 8020cd6:	d120      	bne.n	8020d1a <_scanf_chars+0x8e>
 8020cd8:	682b      	ldr	r3, [r5, #0]
 8020cda:	781b      	ldrb	r3, [r3, #0]
 8020cdc:	f813 3009 	ldrb.w	r3, [r3, r9]
 8020ce0:	071b      	lsls	r3, r3, #28
 8020ce2:	d41a      	bmi.n	8020d1a <_scanf_chars+0x8e>
 8020ce4:	6823      	ldr	r3, [r4, #0]
 8020ce6:	06da      	lsls	r2, r3, #27
 8020ce8:	bf5e      	ittt	pl
 8020cea:	682b      	ldrpl	r3, [r5, #0]
 8020cec:	781b      	ldrbpl	r3, [r3, #0]
 8020cee:	f806 3b01 	strbpl.w	r3, [r6], #1
 8020cf2:	682a      	ldr	r2, [r5, #0]
 8020cf4:	686b      	ldr	r3, [r5, #4]
 8020cf6:	3201      	adds	r2, #1
 8020cf8:	602a      	str	r2, [r5, #0]
 8020cfa:	68a2      	ldr	r2, [r4, #8]
 8020cfc:	3b01      	subs	r3, #1
 8020cfe:	3a01      	subs	r2, #1
 8020d00:	606b      	str	r3, [r5, #4]
 8020d02:	3701      	adds	r7, #1
 8020d04:	60a2      	str	r2, [r4, #8]
 8020d06:	b142      	cbz	r2, 8020d1a <_scanf_chars+0x8e>
 8020d08:	2b00      	cmp	r3, #0
 8020d0a:	dcd7      	bgt.n	8020cbc <_scanf_chars+0x30>
 8020d0c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020d10:	4629      	mov	r1, r5
 8020d12:	4640      	mov	r0, r8
 8020d14:	4798      	blx	r3
 8020d16:	2800      	cmp	r0, #0
 8020d18:	d0d0      	beq.n	8020cbc <_scanf_chars+0x30>
 8020d1a:	6823      	ldr	r3, [r4, #0]
 8020d1c:	f013 0310 	ands.w	r3, r3, #16
 8020d20:	d105      	bne.n	8020d2e <_scanf_chars+0xa2>
 8020d22:	68e2      	ldr	r2, [r4, #12]
 8020d24:	3201      	adds	r2, #1
 8020d26:	60e2      	str	r2, [r4, #12]
 8020d28:	69a2      	ldr	r2, [r4, #24]
 8020d2a:	b102      	cbz	r2, 8020d2e <_scanf_chars+0xa2>
 8020d2c:	7033      	strb	r3, [r6, #0]
 8020d2e:	6923      	ldr	r3, [r4, #16]
 8020d30:	441f      	add	r7, r3
 8020d32:	6127      	str	r7, [r4, #16]
 8020d34:	2000      	movs	r0, #0
 8020d36:	e7cb      	b.n	8020cd0 <_scanf_chars+0x44>
 8020d38:	08022ed1 	.word	0x08022ed1

08020d3c <_scanf_i>:
 8020d3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020d40:	4698      	mov	r8, r3
 8020d42:	4b74      	ldr	r3, [pc, #464]	; (8020f14 <_scanf_i+0x1d8>)
 8020d44:	460c      	mov	r4, r1
 8020d46:	4682      	mov	sl, r0
 8020d48:	4616      	mov	r6, r2
 8020d4a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8020d4e:	b087      	sub	sp, #28
 8020d50:	ab03      	add	r3, sp, #12
 8020d52:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8020d56:	4b70      	ldr	r3, [pc, #448]	; (8020f18 <_scanf_i+0x1dc>)
 8020d58:	69a1      	ldr	r1, [r4, #24]
 8020d5a:	4a70      	ldr	r2, [pc, #448]	; (8020f1c <_scanf_i+0x1e0>)
 8020d5c:	2903      	cmp	r1, #3
 8020d5e:	bf18      	it	ne
 8020d60:	461a      	movne	r2, r3
 8020d62:	68a3      	ldr	r3, [r4, #8]
 8020d64:	9201      	str	r2, [sp, #4]
 8020d66:	1e5a      	subs	r2, r3, #1
 8020d68:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8020d6c:	bf88      	it	hi
 8020d6e:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8020d72:	4627      	mov	r7, r4
 8020d74:	bf82      	ittt	hi
 8020d76:	eb03 0905 	addhi.w	r9, r3, r5
 8020d7a:	f240 135d 	movwhi	r3, #349	; 0x15d
 8020d7e:	60a3      	strhi	r3, [r4, #8]
 8020d80:	f857 3b1c 	ldr.w	r3, [r7], #28
 8020d84:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8020d88:	bf98      	it	ls
 8020d8a:	f04f 0900 	movls.w	r9, #0
 8020d8e:	6023      	str	r3, [r4, #0]
 8020d90:	463d      	mov	r5, r7
 8020d92:	f04f 0b00 	mov.w	fp, #0
 8020d96:	6831      	ldr	r1, [r6, #0]
 8020d98:	ab03      	add	r3, sp, #12
 8020d9a:	7809      	ldrb	r1, [r1, #0]
 8020d9c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8020da0:	2202      	movs	r2, #2
 8020da2:	f7df fa3d 	bl	8000220 <memchr>
 8020da6:	b328      	cbz	r0, 8020df4 <_scanf_i+0xb8>
 8020da8:	f1bb 0f01 	cmp.w	fp, #1
 8020dac:	d159      	bne.n	8020e62 <_scanf_i+0x126>
 8020dae:	6862      	ldr	r2, [r4, #4]
 8020db0:	b92a      	cbnz	r2, 8020dbe <_scanf_i+0x82>
 8020db2:	6822      	ldr	r2, [r4, #0]
 8020db4:	2308      	movs	r3, #8
 8020db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8020dba:	6063      	str	r3, [r4, #4]
 8020dbc:	6022      	str	r2, [r4, #0]
 8020dbe:	6822      	ldr	r2, [r4, #0]
 8020dc0:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8020dc4:	6022      	str	r2, [r4, #0]
 8020dc6:	68a2      	ldr	r2, [r4, #8]
 8020dc8:	1e51      	subs	r1, r2, #1
 8020dca:	60a1      	str	r1, [r4, #8]
 8020dcc:	b192      	cbz	r2, 8020df4 <_scanf_i+0xb8>
 8020dce:	6832      	ldr	r2, [r6, #0]
 8020dd0:	1c51      	adds	r1, r2, #1
 8020dd2:	6031      	str	r1, [r6, #0]
 8020dd4:	7812      	ldrb	r2, [r2, #0]
 8020dd6:	f805 2b01 	strb.w	r2, [r5], #1
 8020dda:	6872      	ldr	r2, [r6, #4]
 8020ddc:	3a01      	subs	r2, #1
 8020dde:	2a00      	cmp	r2, #0
 8020de0:	6072      	str	r2, [r6, #4]
 8020de2:	dc07      	bgt.n	8020df4 <_scanf_i+0xb8>
 8020de4:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8020de8:	4631      	mov	r1, r6
 8020dea:	4650      	mov	r0, sl
 8020dec:	4790      	blx	r2
 8020dee:	2800      	cmp	r0, #0
 8020df0:	f040 8085 	bne.w	8020efe <_scanf_i+0x1c2>
 8020df4:	f10b 0b01 	add.w	fp, fp, #1
 8020df8:	f1bb 0f03 	cmp.w	fp, #3
 8020dfc:	d1cb      	bne.n	8020d96 <_scanf_i+0x5a>
 8020dfe:	6863      	ldr	r3, [r4, #4]
 8020e00:	b90b      	cbnz	r3, 8020e06 <_scanf_i+0xca>
 8020e02:	230a      	movs	r3, #10
 8020e04:	6063      	str	r3, [r4, #4]
 8020e06:	6863      	ldr	r3, [r4, #4]
 8020e08:	4945      	ldr	r1, [pc, #276]	; (8020f20 <_scanf_i+0x1e4>)
 8020e0a:	6960      	ldr	r0, [r4, #20]
 8020e0c:	1ac9      	subs	r1, r1, r3
 8020e0e:	f000 f89b 	bl	8020f48 <__sccl>
 8020e12:	f04f 0b00 	mov.w	fp, #0
 8020e16:	68a3      	ldr	r3, [r4, #8]
 8020e18:	6822      	ldr	r2, [r4, #0]
 8020e1a:	2b00      	cmp	r3, #0
 8020e1c:	d03d      	beq.n	8020e9a <_scanf_i+0x15e>
 8020e1e:	6831      	ldr	r1, [r6, #0]
 8020e20:	6960      	ldr	r0, [r4, #20]
 8020e22:	f891 c000 	ldrb.w	ip, [r1]
 8020e26:	f810 000c 	ldrb.w	r0, [r0, ip]
 8020e2a:	2800      	cmp	r0, #0
 8020e2c:	d035      	beq.n	8020e9a <_scanf_i+0x15e>
 8020e2e:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8020e32:	d124      	bne.n	8020e7e <_scanf_i+0x142>
 8020e34:	0510      	lsls	r0, r2, #20
 8020e36:	d522      	bpl.n	8020e7e <_scanf_i+0x142>
 8020e38:	f10b 0b01 	add.w	fp, fp, #1
 8020e3c:	f1b9 0f00 	cmp.w	r9, #0
 8020e40:	d003      	beq.n	8020e4a <_scanf_i+0x10e>
 8020e42:	3301      	adds	r3, #1
 8020e44:	f109 39ff 	add.w	r9, r9, #4294967295
 8020e48:	60a3      	str	r3, [r4, #8]
 8020e4a:	6873      	ldr	r3, [r6, #4]
 8020e4c:	3b01      	subs	r3, #1
 8020e4e:	2b00      	cmp	r3, #0
 8020e50:	6073      	str	r3, [r6, #4]
 8020e52:	dd1b      	ble.n	8020e8c <_scanf_i+0x150>
 8020e54:	6833      	ldr	r3, [r6, #0]
 8020e56:	3301      	adds	r3, #1
 8020e58:	6033      	str	r3, [r6, #0]
 8020e5a:	68a3      	ldr	r3, [r4, #8]
 8020e5c:	3b01      	subs	r3, #1
 8020e5e:	60a3      	str	r3, [r4, #8]
 8020e60:	e7d9      	b.n	8020e16 <_scanf_i+0xda>
 8020e62:	f1bb 0f02 	cmp.w	fp, #2
 8020e66:	d1ae      	bne.n	8020dc6 <_scanf_i+0x8a>
 8020e68:	6822      	ldr	r2, [r4, #0]
 8020e6a:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8020e6e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8020e72:	d1bf      	bne.n	8020df4 <_scanf_i+0xb8>
 8020e74:	2310      	movs	r3, #16
 8020e76:	6063      	str	r3, [r4, #4]
 8020e78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8020e7c:	e7a2      	b.n	8020dc4 <_scanf_i+0x88>
 8020e7e:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8020e82:	6022      	str	r2, [r4, #0]
 8020e84:	780b      	ldrb	r3, [r1, #0]
 8020e86:	f805 3b01 	strb.w	r3, [r5], #1
 8020e8a:	e7de      	b.n	8020e4a <_scanf_i+0x10e>
 8020e8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020e90:	4631      	mov	r1, r6
 8020e92:	4650      	mov	r0, sl
 8020e94:	4798      	blx	r3
 8020e96:	2800      	cmp	r0, #0
 8020e98:	d0df      	beq.n	8020e5a <_scanf_i+0x11e>
 8020e9a:	6823      	ldr	r3, [r4, #0]
 8020e9c:	05d9      	lsls	r1, r3, #23
 8020e9e:	d50d      	bpl.n	8020ebc <_scanf_i+0x180>
 8020ea0:	42bd      	cmp	r5, r7
 8020ea2:	d909      	bls.n	8020eb8 <_scanf_i+0x17c>
 8020ea4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8020ea8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8020eac:	4632      	mov	r2, r6
 8020eae:	4650      	mov	r0, sl
 8020eb0:	4798      	blx	r3
 8020eb2:	f105 39ff 	add.w	r9, r5, #4294967295
 8020eb6:	464d      	mov	r5, r9
 8020eb8:	42bd      	cmp	r5, r7
 8020eba:	d028      	beq.n	8020f0e <_scanf_i+0x1d2>
 8020ebc:	6822      	ldr	r2, [r4, #0]
 8020ebe:	f012 0210 	ands.w	r2, r2, #16
 8020ec2:	d113      	bne.n	8020eec <_scanf_i+0x1b0>
 8020ec4:	702a      	strb	r2, [r5, #0]
 8020ec6:	6863      	ldr	r3, [r4, #4]
 8020ec8:	9e01      	ldr	r6, [sp, #4]
 8020eca:	4639      	mov	r1, r7
 8020ecc:	4650      	mov	r0, sl
 8020ece:	47b0      	blx	r6
 8020ed0:	f8d8 3000 	ldr.w	r3, [r8]
 8020ed4:	6821      	ldr	r1, [r4, #0]
 8020ed6:	1d1a      	adds	r2, r3, #4
 8020ed8:	f8c8 2000 	str.w	r2, [r8]
 8020edc:	f011 0f20 	tst.w	r1, #32
 8020ee0:	681b      	ldr	r3, [r3, #0]
 8020ee2:	d00f      	beq.n	8020f04 <_scanf_i+0x1c8>
 8020ee4:	6018      	str	r0, [r3, #0]
 8020ee6:	68e3      	ldr	r3, [r4, #12]
 8020ee8:	3301      	adds	r3, #1
 8020eea:	60e3      	str	r3, [r4, #12]
 8020eec:	1bed      	subs	r5, r5, r7
 8020eee:	44ab      	add	fp, r5
 8020ef0:	6925      	ldr	r5, [r4, #16]
 8020ef2:	445d      	add	r5, fp
 8020ef4:	6125      	str	r5, [r4, #16]
 8020ef6:	2000      	movs	r0, #0
 8020ef8:	b007      	add	sp, #28
 8020efa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020efe:	f04f 0b00 	mov.w	fp, #0
 8020f02:	e7ca      	b.n	8020e9a <_scanf_i+0x15e>
 8020f04:	07ca      	lsls	r2, r1, #31
 8020f06:	bf4c      	ite	mi
 8020f08:	8018      	strhmi	r0, [r3, #0]
 8020f0a:	6018      	strpl	r0, [r3, #0]
 8020f0c:	e7eb      	b.n	8020ee6 <_scanf_i+0x1aa>
 8020f0e:	2001      	movs	r0, #1
 8020f10:	e7f2      	b.n	8020ef8 <_scanf_i+0x1bc>
 8020f12:	bf00      	nop
 8020f14:	08022cb4 	.word	0x08022cb4
 8020f18:	0801d9e9 	.word	0x0801d9e9
 8020f1c:	0801d8d9 	.word	0x0801d8d9
 8020f20:	080234f6 	.word	0x080234f6

08020f24 <_read_r>:
 8020f24:	b538      	push	{r3, r4, r5, lr}
 8020f26:	4d07      	ldr	r5, [pc, #28]	; (8020f44 <_read_r+0x20>)
 8020f28:	4604      	mov	r4, r0
 8020f2a:	4608      	mov	r0, r1
 8020f2c:	4611      	mov	r1, r2
 8020f2e:	2200      	movs	r2, #0
 8020f30:	602a      	str	r2, [r5, #0]
 8020f32:	461a      	mov	r2, r3
 8020f34:	f7e2 fa52 	bl	80033dc <_read>
 8020f38:	1c43      	adds	r3, r0, #1
 8020f3a:	d102      	bne.n	8020f42 <_read_r+0x1e>
 8020f3c:	682b      	ldr	r3, [r5, #0]
 8020f3e:	b103      	cbz	r3, 8020f42 <_read_r+0x1e>
 8020f40:	6023      	str	r3, [r4, #0]
 8020f42:	bd38      	pop	{r3, r4, r5, pc}
 8020f44:	20008fd0 	.word	0x20008fd0

08020f48 <__sccl>:
 8020f48:	b570      	push	{r4, r5, r6, lr}
 8020f4a:	780b      	ldrb	r3, [r1, #0]
 8020f4c:	4604      	mov	r4, r0
 8020f4e:	2b5e      	cmp	r3, #94	; 0x5e
 8020f50:	bf0b      	itete	eq
 8020f52:	784b      	ldrbeq	r3, [r1, #1]
 8020f54:	1c48      	addne	r0, r1, #1
 8020f56:	1c88      	addeq	r0, r1, #2
 8020f58:	2200      	movne	r2, #0
 8020f5a:	bf08      	it	eq
 8020f5c:	2201      	moveq	r2, #1
 8020f5e:	1e61      	subs	r1, r4, #1
 8020f60:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8020f64:	f801 2f01 	strb.w	r2, [r1, #1]!
 8020f68:	42a9      	cmp	r1, r5
 8020f6a:	d1fb      	bne.n	8020f64 <__sccl+0x1c>
 8020f6c:	b90b      	cbnz	r3, 8020f72 <__sccl+0x2a>
 8020f6e:	3801      	subs	r0, #1
 8020f70:	bd70      	pop	{r4, r5, r6, pc}
 8020f72:	f082 0101 	eor.w	r1, r2, #1
 8020f76:	54e1      	strb	r1, [r4, r3]
 8020f78:	1c42      	adds	r2, r0, #1
 8020f7a:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 8020f7e:	2d2d      	cmp	r5, #45	; 0x2d
 8020f80:	f102 36ff 	add.w	r6, r2, #4294967295
 8020f84:	4610      	mov	r0, r2
 8020f86:	d006      	beq.n	8020f96 <__sccl+0x4e>
 8020f88:	2d5d      	cmp	r5, #93	; 0x5d
 8020f8a:	d0f1      	beq.n	8020f70 <__sccl+0x28>
 8020f8c:	b90d      	cbnz	r5, 8020f92 <__sccl+0x4a>
 8020f8e:	4630      	mov	r0, r6
 8020f90:	e7ee      	b.n	8020f70 <__sccl+0x28>
 8020f92:	462b      	mov	r3, r5
 8020f94:	e7ef      	b.n	8020f76 <__sccl+0x2e>
 8020f96:	7816      	ldrb	r6, [r2, #0]
 8020f98:	2e5d      	cmp	r6, #93	; 0x5d
 8020f9a:	d0fa      	beq.n	8020f92 <__sccl+0x4a>
 8020f9c:	42b3      	cmp	r3, r6
 8020f9e:	dcf8      	bgt.n	8020f92 <__sccl+0x4a>
 8020fa0:	4618      	mov	r0, r3
 8020fa2:	3001      	adds	r0, #1
 8020fa4:	4286      	cmp	r6, r0
 8020fa6:	5421      	strb	r1, [r4, r0]
 8020fa8:	dcfb      	bgt.n	8020fa2 <__sccl+0x5a>
 8020faa:	43d8      	mvns	r0, r3
 8020fac:	4430      	add	r0, r6
 8020fae:	1c5d      	adds	r5, r3, #1
 8020fb0:	42b3      	cmp	r3, r6
 8020fb2:	bfa8      	it	ge
 8020fb4:	2000      	movge	r0, #0
 8020fb6:	182b      	adds	r3, r5, r0
 8020fb8:	3202      	adds	r2, #2
 8020fba:	e7de      	b.n	8020f7a <__sccl+0x32>

08020fbc <__submore>:
 8020fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020fc0:	460c      	mov	r4, r1
 8020fc2:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8020fc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8020fc8:	4299      	cmp	r1, r3
 8020fca:	d11d      	bne.n	8021008 <__submore+0x4c>
 8020fcc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8020fd0:	f7fa fd00 	bl	801b9d4 <_malloc_r>
 8020fd4:	b918      	cbnz	r0, 8020fde <__submore+0x22>
 8020fd6:	f04f 30ff 	mov.w	r0, #4294967295
 8020fda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020fde:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8020fe2:	63a3      	str	r3, [r4, #56]	; 0x38
 8020fe4:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8020fe8:	6360      	str	r0, [r4, #52]	; 0x34
 8020fea:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8020fee:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8020ff2:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8020ff6:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8020ffa:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8020ffe:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8021002:	6020      	str	r0, [r4, #0]
 8021004:	2000      	movs	r0, #0
 8021006:	e7e8      	b.n	8020fda <__submore+0x1e>
 8021008:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 802100a:	0077      	lsls	r7, r6, #1
 802100c:	463a      	mov	r2, r7
 802100e:	f7ff f98f 	bl	8020330 <_realloc_r>
 8021012:	4605      	mov	r5, r0
 8021014:	2800      	cmp	r0, #0
 8021016:	d0de      	beq.n	8020fd6 <__submore+0x1a>
 8021018:	eb00 0806 	add.w	r8, r0, r6
 802101c:	4601      	mov	r1, r0
 802101e:	4632      	mov	r2, r6
 8021020:	4640      	mov	r0, r8
 8021022:	f7fa f9d9 	bl	801b3d8 <memcpy>
 8021026:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 802102a:	f8c4 8000 	str.w	r8, [r4]
 802102e:	e7e9      	b.n	8021004 <__submore+0x48>

08021030 <__ascii_wctomb>:
 8021030:	b149      	cbz	r1, 8021046 <__ascii_wctomb+0x16>
 8021032:	2aff      	cmp	r2, #255	; 0xff
 8021034:	bf85      	ittet	hi
 8021036:	238a      	movhi	r3, #138	; 0x8a
 8021038:	6003      	strhi	r3, [r0, #0]
 802103a:	700a      	strbls	r2, [r1, #0]
 802103c:	f04f 30ff 	movhi.w	r0, #4294967295
 8021040:	bf98      	it	ls
 8021042:	2001      	movls	r0, #1
 8021044:	4770      	bx	lr
 8021046:	4608      	mov	r0, r1
 8021048:	4770      	bx	lr
	...

0802104c <__env_lock>:
 802104c:	4801      	ldr	r0, [pc, #4]	; (8021054 <__env_lock+0x8>)
 802104e:	f7fa b9af 	b.w	801b3b0 <__retarget_lock_acquire_recursive>
 8021052:	bf00      	nop
 8021054:	20008fc6 	.word	0x20008fc6

08021058 <__env_unlock>:
 8021058:	4801      	ldr	r0, [pc, #4]	; (8021060 <__env_unlock+0x8>)
 802105a:	f7fa b9ab 	b.w	801b3b4 <__retarget_lock_release_recursive>
 802105e:	bf00      	nop
 8021060:	20008fc6 	.word	0x20008fc6

08021064 <_fstat_r>:
 8021064:	b538      	push	{r3, r4, r5, lr}
 8021066:	4d07      	ldr	r5, [pc, #28]	; (8021084 <_fstat_r+0x20>)
 8021068:	2300      	movs	r3, #0
 802106a:	4604      	mov	r4, r0
 802106c:	4608      	mov	r0, r1
 802106e:	4611      	mov	r1, r2
 8021070:	602b      	str	r3, [r5, #0]
 8021072:	f7e2 f9f8 	bl	8003466 <_fstat>
 8021076:	1c43      	adds	r3, r0, #1
 8021078:	d102      	bne.n	8021080 <_fstat_r+0x1c>
 802107a:	682b      	ldr	r3, [r5, #0]
 802107c:	b103      	cbz	r3, 8021080 <_fstat_r+0x1c>
 802107e:	6023      	str	r3, [r4, #0]
 8021080:	bd38      	pop	{r3, r4, r5, pc}
 8021082:	bf00      	nop
 8021084:	20008fd0 	.word	0x20008fd0

08021088 <_isatty_r>:
 8021088:	b538      	push	{r3, r4, r5, lr}
 802108a:	4d06      	ldr	r5, [pc, #24]	; (80210a4 <_isatty_r+0x1c>)
 802108c:	2300      	movs	r3, #0
 802108e:	4604      	mov	r4, r0
 8021090:	4608      	mov	r0, r1
 8021092:	602b      	str	r3, [r5, #0]
 8021094:	f7e2 f9f7 	bl	8003486 <_isatty>
 8021098:	1c43      	adds	r3, r0, #1
 802109a:	d102      	bne.n	80210a2 <_isatty_r+0x1a>
 802109c:	682b      	ldr	r3, [r5, #0]
 802109e:	b103      	cbz	r3, 80210a2 <_isatty_r+0x1a>
 80210a0:	6023      	str	r3, [r4, #0]
 80210a2:	bd38      	pop	{r3, r4, r5, pc}
 80210a4:	20008fd0 	.word	0x20008fd0

080210a8 <_malloc_usable_size_r>:
 80210a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80210ac:	1f18      	subs	r0, r3, #4
 80210ae:	2b00      	cmp	r3, #0
 80210b0:	bfbc      	itt	lt
 80210b2:	580b      	ldrlt	r3, [r1, r0]
 80210b4:	18c0      	addlt	r0, r0, r3
 80210b6:	4770      	bx	lr

080210b8 <_init>:
 80210b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210ba:	bf00      	nop
 80210bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80210be:	bc08      	pop	{r3}
 80210c0:	469e      	mov	lr, r3
 80210c2:	4770      	bx	lr

080210c4 <_fini>:
 80210c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210c6:	bf00      	nop
 80210c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80210ca:	bc08      	pop	{r3}
 80210cc:	469e      	mov	lr, r3
 80210ce:	4770      	bx	lr
