# 0 "arch/arm64/boot/dts/vendor/qcom/kona.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/vendor/qcom/kona.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,aop-qmp.h" 1
# 2 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,camcc-kona.h" 1
# 3 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,cpucc-kona.h" 1
# 4 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,dispcc-kona.h" 1
# 5 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-kona.h" 1
# 6 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gpucc-kona.h" 1
# 7 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,npucc-kona.h" 1
# 8 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 9 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,videocc-kona.h" 1
# 10 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 11 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/msm/msm-bus-ids.h" 1
# 12 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator-levels.h" 1
# 13 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,ipcc.h" 1
# 14 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,dcc_v2.h" 1
# 15 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 16 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 17 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 18 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 29 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi"
/ {
 model = "Qualcomm Technologies, Inc. kona";
 compatible = "qcom,kona";
 qcom,msm-id = <356 0x10000>;
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;
 memory { device_type = "memory"; reg = <0 0 0 0>; };

 mem-offline {
  compatible = "qcom,mem-offline";
  offline-sizes = <0x1 0x40000000 0x0 0x40000000>,
    <0x1 0xc0000000 0x0 0x80000000>,
    <0x2 0xc0000000 0x1 0x40000000>;
  granule = <512>;
  mboxes = <&qmp_aop 0>;
 };

 aliases {
  ufshc1 = &ufshc_mem;
  sdhc2 = &sdhc_2;
  pci-domain0 = &pcie0;
  pci-domain1 = &pcie1;
  pci-domain2 = &pcie2;
  serial0 = &qupv3_se2_2uart;
  swr0 = &swr0;
  swr1 = &swr1;
  swr2 = &swr2;
  mhi-netdev0 = &mhi_netdev_0;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x0>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_0>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   #cooling-cells = <2>;
   L2_0: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;

    L3_0: l3-cache {
          compatible = "arm,arch-cache";
          cache-level = <3>;
    };
   };

   L1_I_0: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_0: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x100>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_1>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_1: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_100: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_100: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x200>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_2>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_2: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_200: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_200: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x300>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_3>;
   qcom,freq-domain = <&cpufreq_hw 0 4>;
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   L2_3: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_300: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_300: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU4: cpu@400 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x400>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_4>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   #cooling-cells = <2>;
   L2_4: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_400: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_400: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU5: cpu@500 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x500>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_5>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   L2_5: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_500: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_500: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU6: cpu@600 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x600>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_6>;
   qcom,freq-domain = <&cpufreq_hw 1 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <514>;
   L2_6: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_600: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_600: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  CPU7: cpu@700 {
   device_type = "cpu";
   compatible = "qcom,kryo";
   reg = <0x0 0x700>;
   enable-method = "psci";
   cpu-release-addr = <0x0 0x90000000>;
   next-level-cache = <&L2_7>;
   qcom,freq-domain = <&cpufreq_hw 2 4>;
   capacity-dmips-mhz = <1894>;
   dynamic-power-coefficient = <598>;
   #cooling-cells = <2>;
   L2_7: l2-cache {
         compatible = "arm,arch-cache";
         cache-level = <2>;
         next-level-cache = <&L3_0>;
   };

   L1_I_700: l1-icache {
    compatible = "arm,arch-cache";
   };

   L1_D_700: l1-dcache {
    compatible = "arm,arch-cache";
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&CPU0>;
    };

    core1 {
     cpu = <&CPU1>;
    };

    core2 {
     cpu = <&CPU2>;
    };

    core3 {
     cpu = <&CPU3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&CPU4>;
    };

    core1 {
     cpu = <&CPU5>;
    };

    core2 {
     cpu = <&CPU6>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&CPU7>;
    };
   };
  };
 };


 cpu_pmu: cpu-pmu {
  compatible = "arm,armv8-pmuv3";
  qcom,irq-is-percpu;
  interrupts = <1 7 4>;
 };

 soc: soc {
  cpufreq_hw: qcom,cpufreq-hw {
   compatible = "qcom,cpufreq-hw-epss";
   reg = <0x18591000 0x1000>, <0x18592000 0x1000>,
    <0x18593000 0x1000>;
   reg-names = "freq-domain0", "freq-domain1",
     "freq-domain2";

   clocks = <&clock_rpmh 0>, <&clock_gcc 209>;
   clock-names = "xo", "alternate";

   qcom,lut-row-size = <4>;
   qcom,skip-enable-check;

   #freq-domain-cells = <2>;

   cpu7_notify: cpu7-notify {
    qcom,cooling-cpu = <&CPU7>;
    #cooling-cells = <2>;
   };
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 chosen {
  bootargs = "noirqdebug rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off cgroup_disable=pressure";
 };

 firmware: firmware {
  android {
   compatible = "android,firmware";
   vbmeta {
    compatible = "android,vbmeta";
    parts = "vbmeta,boot,system,vendor,dtbo,recovery";
   };

   fstab {
    compatible = "android,fstab";
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
     type = "erofs";
     mnt_flags = "ro";
     fsmgr_flags = "wait,avb";
     status = "ok";
    };
   };
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp_region {
   no-map;
   reg = <0x0 0x80000000 0x0 0x600000>;
  };

  xbl_aop_mem: xbl_aop_region {
   no-map;
   reg = <0x0 0x80700000 0x0 0x160000>;
  };

  cmd_db: reserved-memory {
   reg = <0x0 0x80860000 0x0 0x20000>;
   compatible = "qcom,cmd-db";
   no-map;
  };

  reserved_xbl_uefi_log: res_xbl_uefi_log_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x80880000 0x0 0x14000>;
  };

  smem_mem: smem_region {
   no-map;
   reg = <0x0 0x80900000 0x0 0x200000>;
  };

  removed_mem: removed_region {
   no-map;
   reg = <0x0 0x80b00000 0x0 0x5300000>;
  };

  pil_camera_mem: pil_camera_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86200000 0x0 0x500000>;
  };

  pil_wlan_fw_mem: pil_wlan_fw_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86700000 0x0 0x100000>;
  };

  pil_ipa_fw_mem: pil_ipa_fw_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86800000 0x0 0x10000>;
  };

  pil_ipa_gsi_mem: pil_ipa_gsi_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86810000 0x0 0xa000>;
  };

  pil_gpu_mem: pil_gpu_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8681a000 0x0 0x2000>;
  };

  pil_npu_mem: pil_npu_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86900000 0x0 0x500000>;
  };

  pil_video_mem: pil_video_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x86e00000 0x0 0x500000>;
  };

  pil_cvp_mem: pil_cvp_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x87300000 0x0 0x500000>;
  };

  pil_cdsp_mem: pil_cdsp_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x87800000 0x0 0x1400000>;
  };

  pil_slpi_mem: pil_slpi_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x88c00000 0x0 0x2f00000>;
  };

  pil_adsp_mem: pil_adsp_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8bb00000 0x0 0x2500000>;
  };

  pil_spss_mem: pil_spss_region {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8e000000 0x0 0x100000>;
  };

  cdsp_secure_heap: cdsp_secure_heap {
   compatible = "removed-dma-pool";
   no-map;
   reg = <0x0 0x8e100000 0x0 0x4600000>;
  };

  adsp_mem: adsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0xC00000>;
  };

  sdsp_mem: sdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x800000>;
  };

  cdsp_mem: cdsp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x400000>;
  };

  cont_splash_memory: cont_splash_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x02300000>;
   label = "cont_splash_region";
  };

  disp_rdump_memory: disp_rdump_region@9c000000 {
   reg = <0x0 0x9c000000 0x0 0x02400000>;
   label = "disp_rdump_region";
  };

  dfps_data_memory: dfps_data_region@9e300000 {
   reg = <0x0 0x9e300000 0x0 0x0100000>;
   label = "dfps_data_region";
  };

  dump_mem: mem_dump_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   size = <0 0x2800000>;
  };
  sp_mem: sp_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  user_contig_mem: user_contig_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  qseecom_mem: qseecom_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };

  qseecom_ta_mem: qseecom_ta_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1000000>;
  };

  secure_display_memory: secure_display_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0xA400000>;
  };

  cnss_wlan_mem: cnss_wlan_region {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x1400000>;
  };


  linux,cma {
   compatible = "shared-dma-pool";
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   reusable;
   alignment = <0x0 0x400000>;
   size = <0x0 0x2000000>;
   linux,cma-default;
  };

  mailbox_mem: mailbox_region {
   compatible = "shared-dma-pool";
   no-map;
   alloc-ranges = <0x0 0x00000000 0x0 0xffffffff>;
   alignment = <0x0 0x400000>;
   size = <0x0 0x20000>;
  };
 };

 vendor: vendor {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0 0 0 0xffffffff>;
  compatible = "simple-bus";
 };
};

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0 0 0 0xffffffff>;
 compatible = "simple-bus";

 thermal_zones: thermal-zones {
 };

 maxim_ds28e16: maxim_ds28e16 {
 };

 slim_aud: slim@3ac0000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0x3ac0000 0x2c000>,
   <0x3a84000 0x2c000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 4>,
        <0 164 4>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  qcom,apps-ch-pipes = <0x700000>;
  qcom,ea-pc = <0x2d0>;
  iommus = <&apps_smmu 0x1826 0x0>,
    <&apps_smmu 0x182f 0x0>,
    <&apps_smmu 0x1830 0x1>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "atomic";
  status = "ok";


  btfmslim_codec: qca6390 {
   compatible = "qcom,btfmslim_slave";
   elemental-addr = [00 01 20 02 17 02];
   qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
   qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
  };
 };

 intc: interrupt-controller@17a00000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  #redistributor-regions = <1>;
  redistributor-stride = <0x0 0x20000>;
  reg = <0x17a00000 0x10000>,
        <0x17a60000 0x100000>;
  interrupts = <1 9 4>;
 };

 qcom,chd_silver {
  compatible = "qcom,core-hang-detect";
  label = "silver";
  qcom,threshold-arr = <0x18000058 0x18010058
  0x18020058 0x18030058>;
  qcom,config-arr = <0x18000060 0x18010060
  0x18020060 0x18030060>;
 };

 dsu_pmu@0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 50 4>;
  cpus = <&CPU0>, <&CPU1>, <&CPU2>, <&CPU3>,
   <&CPU4>, <&CPU5>, <&CPU6>, <&CPU7>;
 };

 qcom,chd_gold {
  compatible = "qcom,core-hang-detect";
  label = "gold";
  qcom,threshold-arr = <0x18040058 0x18050058
  0x18060058 0x18070058>;
  qcom,config-arr = <0x18040060 0x18050060
  0x18060060 0x18070060>;
 };

 cache-controller@9200000 {
  compatible = "qcom,llcc-v2";
  reg = <0x9200000 0x1d0000> , <0x9600000 0x50000>;
  reg-names = "llcc_base", "llcc_broadcast_base";
  cap-based-alloc-and-pwr-collapse;
 };

 wdog: qcom,wdt@17c10000 {
  compatible = "qcom,msm-watchdog";
  reg = <0x17c10000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 0 4>,
     <0 1 4>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <9360>;
  qcom,wakeup-enable;
  qcom,ipi-ping;
 };

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 14 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 11 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 12 ((((1 << (8)) - 1) << 8) | 8)>;
  clock-frequency = <19200000>;
 };

 memtimer: timer@17c20000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0x17c20000 0x1000>;
  clock-frequency = <19200000>;

  frame@17c21000 {
   frame-number = <0>;
   interrupts = <0 8 4>,
         <0 6 4>;
   reg = <0x17c21000 0x1000>,
         <0x17c22000 0x1000>;
  };

  frame@17c23000 {
   frame-number = <1>;
   interrupts = <0 9 4>;
   reg = <0x17c23000 0x1000>;
   status = "disabled";
  };

  frame@17c25000 {
   frame-number = <2>;
   interrupts = <0 10 4>;
   reg = <0x17c25000 0x1000>;
   status = "disabled";
  };

  frame@17c27000 {
   frame-number = <3>;
   interrupts = <0 11 4>;
   reg = <0x17c27000 0x1000>;
   status = "disabled";
  };

  frame@17c29000 {
   frame-number = <4>;
   interrupts = <0 12 4>;
   reg = <0x17c29000 0x1000>;
   status = "disabled";
  };

  frame@17c2b000 {
   frame-number = <5>;
   interrupts = <0 13 4>;
   reg = <0x17c2b000 0x1000>;
   status = "disabled";
  };

  frame@17c2d000 {
   frame-number = <6>;
   interrupts = <0 14 4>;
   reg = <0x17c2d000 0x1000>;
   status = "disabled";
  };
 };

 jtag_mm0: jtagmm@7040000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7040000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
  status = "disabled";
 };

 jtag_mm1: jtagmm@7140000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7140000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
  status = "disabled";
 };

 jtag_mm2: jtagmm@7240000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7240000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
  status = "disabled";
 };

 jtag_mm3: jtagmm@7340000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7340000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
  status = "disabled";
 };

 jtag_mm4: jtagmm@7440000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7440000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU4>;
  status = "disabled";
 };

 jtag_mm5: jtagmm@7540000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7540000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU5>;
  status = "disabled";
 };

 jtag_mm6: jtagmm@7640000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7640000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU6>;
  status = "disabled";
 };

 jtag_mm7: jtagmm@7740000 {
  compatible = "qcom,jtagv8-mm";
  reg = <0x7740000 0x1000>;
  reg-names = "etm-base";

  clocks = <&clock_aop 0>;
  clock-names = "core_clk";

  qcom,coresight-jtagmm-cpu = <&CPU7>;
  status = "disabled";
 };

 qcom,devfreq-l3 {
  compatible = "qcom,devfreq-fw";
  reg = <0x18590000 0x4>, <0x18590100 0xa0>, <0x18590320 0x4>;
  reg-names = "en-base", "ftbl-base", "perf-base";

  cpu0_l3: qcom,cpu0-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cpu4_l3: qcom,cpu4-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cpu7_l3: qcom,cpu7-cpu-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };

  cdsp_l3: qcom,cdsp-cdsp-l3-lat {
   compatible = "qcom,devfreq-fw-voter";
  };
 };

 bus_proxy_client: qcom,bus_proxy_client {
  compatible = "qcom,bus-proxy-client";
  qcom,msm-bus,name = "bus-proxy-client";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>, <23 512 0 0>,
   <22 512 1500000 1500000>, <23 512 1500000 1500000>;
  qcom,msm-bus,active-only;
  status = "ok";
 };

 keepalive_opp_table: keepalive-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1
   627>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 llcc_bw_opp_table: llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 16) / (1024 * 1024))>;};
  opp-466 {opp-hz = /bits/ 64 <((466 * 1000000 * 16) / (1024 * 1024))>;};
  opp-600 {opp-hz = /bits/ 64 <((600 * 1000000 * 16) / (1024 * 1024))>;};
  opp-806 {opp-hz = /bits/ 64 <((806 * 1000000 * 16) / (1024 * 1024))>;};
  opp-933 {opp-hz = /bits/ 64 <((933 * 1000000 * 16) / (1024 * 1024))>;};
  opp-1000 {opp-hz = /bits/ 64 <((1000 * 1000000 * 16) / (1024 * 1024))>;};
 };

 suspendable_llcc_bw_opp_table: suspendable-llcc-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 {opp-hz = /bits/ 64 <((0 * 1000000 * 16) / (1024 * 1024))>;};
  opp-150 {opp-hz = /bits/ 64 <((150 * 1000000 * 16) / (1024 * 1024))>;};
  opp-300 {opp-hz = /bits/ 64 <((300 * 1000000 * 16) / (1024 * 1024))>;};
  opp-466 {opp-hz = /bits/ 64 <((466 * 1000000 * 16) / (1024 * 1024))>;};
  opp-600 {opp-hz = /bits/ 64 <((600 * 1000000 * 16) / (1024 * 1024))>;};
  opp-806 {opp-hz = /bits/ 64 <((806 * 1000000 * 16) / (1024 * 1024))>;};
  opp-933 {opp-hz = /bits/ 64 <((933 * 1000000 * 16) / (1024 * 1024))>;};
  opp-1000 {opp-hz = /bits/ 64 <((1000 * 1000000 * 16) / (1024 * 1024))>;};
 };

 ddr_bw_opp_table: ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2092 { opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2736 { opp-hz = /bits/ 64 <((2736 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
 };

 suspendable_ddr_bw_opp_table: suspendable-ddr-bw-opp-table {
  compatible = "operating-points-v2";
  opp-0 { opp-hz = /bits/ 64 <((0 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-200 { opp-hz = /bits/ 64 <((200 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-300 { opp-hz = /bits/ 64 <((300 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-451 { opp-hz = /bits/ 64 <((451 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-547 { opp-hz = /bits/ 64 <((547 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-681 { opp-hz = /bits/ 64 <((681 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-768 { opp-hz = /bits/ 64 <((768 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1017 { opp-hz = /bits/ 64 <((1017 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1353 { opp-hz = /bits/ 64 <((1353 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x80>;};
  opp-1555 { opp-hz = /bits/ 64 <((1555 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-1804 { opp-hz = /bits/ 64 <((1804 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2092 { opp-hz = /bits/ 64 <((2092 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x180>;};
  opp-2736 { opp-hz = /bits/ 64 <((2736 * 1000000 * 4) / (1024 * 1024))>; opp-supported-hw = <0x100>;};
 };

 llcc_pmu: llcc-pmu@9095000 {
  compatible = "qcom,llcc-pmu-ver2";
  reg = <0x09095000 0x300>;
  reg-names = "lagg-base";
 };

 cpu_cpu_llcc_bw: qcom,cpu-cpu-llcc-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu_cpu_llcc_bwmon: qcom,cpu-cpu-llcc-bwmon@90b6400 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x90b6400 0x300>, <0x90b6300 0x200>;
  reg-names = "base", "global_base";
  interrupts = <0 581 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_cpu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 cpu_llcc_ddr_bw: qcom,cpu-llcc-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu_llcc_ddr_bwmon: qcom,cpu-llcc-ddr-bwmon@9091000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x9091000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&cpu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_npu_llcc_bw: qcom,npu-npu-llcc-bw {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports = <154 770>;
  operating-points-v2 = <&suspendable_llcc_bw_opp_table>;
 };

 npu_npu_llcc_bwmon: qcom,npu-npu-llcc-bwmon@60300 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x00060400 0x300>, <0x00060300 0x200>;
  reg-names = "base", "global_base";
  qcom,msm_bus = <154 10070>;
  qcom,msm_bus_name = "npu_bwmon_cdsp";
  clocks = <&clock_gcc 42>,
    <&clock_gcc 41>;
  clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
  qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
  interrupts = <0 476 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npu_npu_llcc_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_llcc_ddr_bw: qcom,npu-llcc-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports = <770 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npu_llcc_ddr_bwmon: qcom,npu-llcc-ddr-bwmon@0x9093000 {
  compatible = "qcom,bimc-bwmon5";
  reg = <0x9093000 0x1000>;
  reg-names = "base";
  interrupts = <0 81 4>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npu_llcc_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npudsp_npu_ddr_bw: qcom,npudsp-npu-ddr-bw {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports = <154 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npudsp_npu_ddr_bwmon: qcom,npudsp-npu-ddr-bwmon@70200 {
  compatible = "qcom,bimc-bwmon4";
  reg = <0x00070300 0x300>, <0x00070200 0x200>;
  reg-names = "base", "global_base";
  qcom,msm_bus = <154 10070>;
  qcom,msm_bus_name = "npudsp_bwmon_cdsp";
  clocks = <&clock_gcc 42>,
    <&clock_gcc 41>;
  clock-names = "npu_bwmon_ahb", "npu_bwmon_axi";
  qcom,bwmon_clks = "npu_bwmon_ahb", "npu_bwmon_axi";
  interrupts = <0 155 4>;
  qcom,mport = <0>;
  qcom,hw-timer-hz = <19200000>;
  qcom,target-dev = <&npudsp_npu_ddr_bw>;
  qcom,count-unit = <0x10000>;
 };

 npu_npu_ddr_latfloor: qcom,npu-npu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "powersave";
  qcom,src-dst-ports = <154 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 npu_staticmap_mon: qcom,npu-staticmap-mon {
  compatible = "qcom,static-map";
  qcom,target-dev = <&npu_npu_ddr_latfloor>;
  clocks = <&clock_npucc 4>;
  clock-names = "cal_hm0_clk";
  qcom,dev_clk = "cal_hm0_clk";
  qcom,core-dev-table =
    < 0 ((0 * 1000000 * 4) / (1024 * 1024)) >,
    < 300000 ((451 * 1000000 * 4) / (1024 * 1024)) >,
    < 406000 ((768 * 1000000 * 4) / (1024 * 1024)) >,
    < 533000 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
    < 730000 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
    < 920000 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
    < 1000000 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
 };

 cpu0_cpu_llcc_lat: qcom,cpu0-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu4_cpu_llcc_lat: qcom,cpu4-cpu-llcc-lat {
  compatible = "qcom,devbw";
  governor = "performance";
  qcom,src-dst-ports =
   <1 770>;
  qcom,active-only;
  operating-points-v2 = <&llcc_bw_opp_table>;
 };

 cpu0_llcc_ddr_lat: qcom,cpu0-llcc-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_llcc_ddr_lat: qcom,cpu4-llcc-ddr-lat {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 cpu4_cpu_ddr_latfloor: qcom,cpu4-cpu-ddr-latfloor {
  compatible = "qcom,devbw-ddr";
  governor = "performance";
  qcom,src-dst-ports =
   <129 512>;
  qcom,active-only;
  operating-points-v2 = <&ddr_bw_opp_table>;
 };

 qoslat_opp_table: qoslat-opp-table {
  compatible = "operating-points-v2";
  opp-0 {
   opp-hz = /bits/ 64 < 1 >;
  };

  opp-1 {
   opp-hz = /bits/ 64 < 2 >;
  };
 };

 cpu4_cpu_ddr_qoslat: qcom,cpu4-cpu-ddr-qoslat {
  compatible = "qcom,devfreq-qoslat";
  governor = "powersave";
  operating-points-v2 = <&qoslat_opp_table>;
  mboxes = <&qmp_aop 0>;
 };

 cpu0_memlat_cpugrp: qcom,cpu0-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;

  cpu0_cpu_l3_latmon: qcom,cpu0-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu0_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 403200 403200000 >,
    < 518400 518400000 >,
    < 633600 614400000 >,
    < 825600 729600000 >,
    < 921600 825600000 >,
    < 1036800 921600000 >,
    < 1132800 1036800000 >,
    < 1228800 1132800000 >,
    < 1401600 1228800000 >,
    < 1497600 1305600000 >,
    < 1670400 1382400000 >;
  };

  cpu0_cpu_llcc_latmon: qcom,cpu0-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu0_cpu_llcc_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
    < 729600 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 1497600 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1670400 ((600 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu0_llcc_ddr_latmon: qcom,cpu0-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU0 &CPU1 &CPU2 &CPU3>;
   qcom,target-dev = <&cpu0_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 729600 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1132800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1497600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1670400 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 729600 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 1132800 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1497600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1670400 ((1017 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

 };

 cpu4_memlat_cpugrp: qcom,cpu4-cpugrp {
  compatible = "qcom,arm-memlat-cpugrp";
  qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;

  cpu4_cpu_l3_latmon: qcom,cpu4-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6>;
   qcom,target-dev = <&cpu4_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 806400 614400000 >,
    < 1017600 729600000 >,
    < 1228800 921600000 >,
    < 1689600 1228800000 >,
    < 1804800 1305600000 >,
    < 2227200 1382400000 >;
  };

  cpu7_cpu_l3_latmon: qcom,cpu7-cpu-l3-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU7>;
   qcom,target-dev = <&cpu7_l3>;
   qcom,cachemiss-ev = <0x17>;
   qcom,core-dev-table =
    < 300000 300000000 >,
    < 806400 614400000 >,
    < 1017600 729600000 >,
    < 1228800 921600000 >,
    < 1689600 1228800000 >,
    < 1804800 1305600000 >,
    < 2227200 1382400000 >;
  };

  cpu4_cpu_llcc_latmon: qcom,cpu4-cpu-llcc-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu4_cpu_llcc_lat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 ((150 * 1000000 * 16) / (1024 * 1024)) >,
    < 691200 ((300 * 1000000 * 16) / (1024 * 1024)) >,
    < 1017600 ((466 * 1000000 * 16) / (1024 * 1024)) >,
    < 1228800 ((600 * 1000000 * 16) / (1024 * 1024)) >,
    < 1804800 ((806 * 1000000 * 16) / (1024 * 1024)) >,
    < 2227200 ((933 * 1000000 * 16) / (1024 * 1024)) >,
    < 2476800 ((1000 * 1000000 * 16) / (1024 * 1024)) >;
  };

  cpu4_llcc_ddr_latmon: qcom,cpu4-llcc-ddr-latmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,cpulist = <&CPU4 &CPU5 &CPU6 &CPU7>;
   qcom,target-dev = <&cpu4_llcc_ddr_lat>;
   qcom,cachemiss-ev = <0x2A>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 806400 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1017600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1574400 ((1353 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2227200 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 300000 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 691200 ((451 * 1000000 * 4) / (1024 * 1024)) >,
     < 806400 ((547 * 1000000 * 4) / (1024 * 1024)) >,
     < 1017600 ((768 * 1000000 * 4) / (1024 * 1024)) >,
     < 1228800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 1804800 ((1555 * 1000000 * 4) / (1024 * 1024)) >,
     < 2227200 ((1804 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((2092 * 1000000 * 4) / (1024 * 1024)) >,
     < 2476800 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_computemon: qcom,cpu4-computemon {
   compatible = "qcom,arm-compute-mon";
   qcom,target-dev = <&cpu4_cpu_ddr_latfloor>;
   ddr4-map {
    qcom,ddr-type = <7>;
    qcom,core-dev-table =
     < 1804800 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 2500000 ((2092 * 1000000 * 4) / (1024 * 1024)) >;
   };

   ddr5-map {
    qcom,ddr-type = <8>;
    qcom,core-dev-table =
     < 1804800 ((200 * 1000000 * 4) / (1024 * 1024)) >,
     < 2380800 ((1017 * 1000000 * 4) / (1024 * 1024)) >,
     < 2500000 ((2736 * 1000000 * 4) / (1024 * 1024)) >;
   };
  };

  cpu4_qoslatmon: qcom,cpu4-qoslatmon {
   compatible = "qcom,arm-memlat-mon";
   qcom,target-dev = <&cpu4_cpu_ddr_qoslat>;
   qcom,cachemiss-ev = <0x2A>;
   qcom,core-dev-table =
    < 300000 1 >,
    < 3000000 2 >;
  };
 };

 keepalive_opp_table: keepalive-opp-table {
  compatible = "operating-points-v2";
  opp-1 {
   opp-hz = /bits/ 64 < 1 >;
  };
 };

 snoc_cnoc_keepalive: qcom,snoc_cnoc_keepalive {
  compatible = "qcom,devbw";
  governor = "powersave";
  qcom,src-dst-ports = <1 627>;
  qcom,active-only;
  status = "ok";
  operating-points-v2 = <&keepalive_opp_table>;
 };

 qcom,msm-imem@146bf000 {
  compatible = "qcom,msm-imem";
  reg = <0x146bf000 0x1000>;
  ranges = <0x0 0x146bf000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  mem_dump_table@10 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x10 0x8>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 0x4>;
  };

  dload_type@1c {
   compatible = "qcom,msm-imem-dload-type";
   reg = <0x1c 0x4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 0x20>;
  };

  kaslr_offset@6d0 {
   compatible = "qcom,msm-imem-kaslr_offset";
   reg = <0x6d0 0xc>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 0xc8>;
  };

  diag_dload@c8 {
   compatible = "qcom,msm-imem-diag-dload";
   reg = <0xc8 0xc8>;
  };

  display_config_offset@ba4 {
   compatible = "qcom,msm-imem-display_config_offset";
   reg = <0xba4 0x10>;
  };
 };

 restart@c264000 {
  compatible = "qcom,pshold";
  reg = <0xc264000 0x4>,
        <0x1fd3000 0x4>;
  reg-names = "pshold-base", "tcsr-boot-misc-detect";
 };

 dcc: dcc_v2@1023000 {
  compatible = "qcom,dcc-v2";
  reg = <0x1023000 0x1000>,
        <0x103a000 0x6000>;
  reg-names = "dcc-base", "dcc-ram-base";

  dcc-ram-offset = <0x1a000>;

  link_list1 {
   qcom,curr-link-list = <3>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x18220d14 3 0>,
    <0 0x18220d30 4 0>,
    <0 0x18220d44 4 0>,
    <0 0x18220d58 4 0>,
    <0 0x18220fb4 3 0>,
    <0 0x18220fd0 4 0>,
    <0 0x18220fe4 4 0>,
    <0 0x18220ff8 4 0>,
    <0 0x18220d04 1 0>,
    <0 0x18220d00 1 0>,
    <0 0x18000024 1 0>,
    <0 0x18000040 4 0>,
    <0 0x18010024 1 0>,
    <0 0x18010040 4 0>,
    <0 0x18020024 1 0>,
    <0 0x18020040 4 0>,
    <0 0x18030024 1 0>,
    <0 0x18030040 4 0>,
    <0 0x18040024 1 0>,
    <0 0x18040040 4 0>,
    <0 0x18050024 1 0>,
    <0 0x18050040 4 0>,
    <0 0x18060024 1 0>,
    <0 0x18060040 4 0>,
    <0 0x18070024 1 0>,
    <0 0x18070040 4 0>,
    <0 0x18080104 1 0>,
    <0 0x18080168 1 0>,
    <0 0x18080198 1 0>,
    <0 0x18080128 1 0>,
    <0 0x18080024 1 0>,
    <0 0x18080040 3 0>,
    <0 0x18200400 3 0>,
    <0 0x0b201020 2 0>,
    <0 0x0b204520 1 0>,
    <0 0x1800005c 1 0>,
    <0 0x1801005c 1 0>,
    <0 0x1802005c 1 0>,
    <0 0x1803005c 1 0>,
    <0 0x1804005c 1 0>,
    <0 0x1805005c 1 0>,
    <0 0x1806005c 1 0>,
    <0 0x1807005c 1 0>,
    <0 0x18101908 1 0>,
    <0 0x18101c18 1 0>,
    <0 0x18390810 1 0>,
    <0 0x18390c50 1 0>,
    <0 0x18390814 1 0>,
    <0 0x18390c54 1 0>,
    <0 0x18390818 1 0>,
    <0 0x18390c58 1 0>,
    <0 0x18393a84 2 0>,
    <0 0x18100908 1 0>,
    <0 0x18100c18 1 0>,
    <0 0x183a0810 1 0>,
    <0 0x183a0c50 1 0>,
    <0 0x183a0814 1 0>,
    <0 0x183a0c54 1 0>,
    <0 0x183a0818 1 0>,
    <0 0x183a0c58 1 0>,
    <0 0x183a3a84 2 0>,
    <0 0x18393500 1 0>,
    <0 0x18393580 1 0>,
    <0 0x183a3500 1 0>,
    <0 0x183a3580 1 0>,
    <0 0x18282000 4 0>,
    <0 0x18282028 1 0>,
    <0 0x18282038 1 0>,
    <0 0x18282080 5 0>,
    <0 0x18286000 4 0>,
    <0 0x18286028 1 0>,
    <0 0x18286038 1 0>,
    <0 0x18286080 5 0>,
    <0 0x0c201244 1 0>,
    <0 0x0c202244 1 0>,
    <0 0x18300000 1 0>,
    <0 0x1829208c 1 0>,
    <0 0x18292098 1 0>,
    <0 0x18292098 1 0>,
    <0 0x1829608c 1 0>,
    <0 0x18296098 1 0>,
    <0 0x18296098 1 0>,
    <0 0x091a9020 1 0>,
    <3 0x5 0x1 0>,
    <0 0x09102008 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09142008 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09102408 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09142408 1 0>,
    <3 0x2 0x2 0>,
    <0 0x09103808 1 0>,
    <2 3 0 0>,
    <0 0x09103810 1 0>,
    <0 0x09103814 1 0>,
    <2 1 0 0>,
    <0 0x09103888 1 0>,
    <2 2 0 0>,
    <0 0x09103890 1 0>,
    <0 0x09103894 1 0>,
    <2 1 0 0>,
    <0 0x09143808 1 0>,
    <2 3 0 0>,
    <0 0x09143810 1 0>,
    <0 0x09143814 1 0>,
    <2 1 0 0>,
    <0 0x09143888 1 0>,
    <2 2 0 0>,
    <0 0x09143890 1 0>,
    <0 0x09143894 1 0>,
    <2 1 0 0>,
    <0 0x09182808 1 0>,
    <2 2 0 0>,
    <0 0x09182810 1 0>,
    <0 0x09182814 1 0>,
    <2 1 0 0>,
    <0 0x09182888 1 0>,
    <2 3 0 0>,
    <0 0x09182890 1 0>,
    <0 0x09182894 1 0>,
    <2 1 0 0>,
    <0 0x09103008 1 0>,
    <0 0x0910300c 1 0>,
    <1 0x09103028 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09103010 1 0>,
    <0 0x09103014 1 0>,
    <2 1 0 0>,
    <0 0x09103408 1 0>,
    <0 0x0910340c 1 0>,
    <1 0x09103428 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09103410 1 0>,
    <0 0x09103414 1 0>,
    <2 1 0 0>,
    <0 0x09143008 1 0>,
    <0 0x0914300c 1 0>,
    <1 0x09143028 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09143010 1 0>,
    <0 0x09143014 1 0>,
    <2 1 0 0>,
    <0 0x09143408 1 0>,
    <0 0x0914340c 1 0>,
    <1 0x09143428 0x00000001 1>,
    <2 41 0 0>,
    <0 0x09143410 1 0>,
    <0 0x09143414 1 0>,
    <2 1 0 0>,
    <0 0x09182008 1 0>,
    <0 0x0918200c 1 0>,
    <1 0x09182028 0x00000001 1>,
    <2 11 0 0>,
    <0 0x09182010 1 0>,
    <0 0x09182014 1 0>,
    <2 1 0 0>,
    <0 0x09182408 1 0>,
    <0 0x0918240c 1 0>,
    <1 0x09182428 0x00000001 1>,
    <2 11 0 0>,
    <0 0x09182410 1 0>,
    <0 0x09182414 1 0>,
    <2 1 0 0>;
  };

  link_list2 {
   qcom,curr-link-list = <6>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x9050078 1 0>,
    <0 0x9050110 8 0>,
    <0 0x9080058 2 0>,
    <0 0x90800c8 1 0>,
    <0 0x90800d4 1 0>,
    <0 0x90800e0 1 0>,
    <0 0x90800ec 1 0>,
    <0 0x90800f8 1 0>,
    <0 0x908401c 1 0>,
    <0 0x908403c 1 0>,
    <0 0x908404c 2 0>,
    <0 0x90840d4 1 0>,
    <0 0x9084204 1 0>,
    <0 0x908420c 1 0>,
    <0 0x9084250 2 0>,
    <0 0x9084260 3 0>,
    <0 0x9084280 1 0>,
    <0 0x90ba280 1 0>,
    <0 0x90ba288 7 0>,
    <0 0x9258610 4 0>,
    <0 0x92d8610 4 0>,
    <0 0x9358610 4 0>,
    <0 0x93d8610 4 0>,
    <0 0x9220344 8 0>,
    <0 0x9220370 6 0>,
    <0 0x9220480 1 0>,
    <0 0x9222400 1 0>,
    <0 0x922240c 1 0>,
    <0 0x9223214 2 0>,
    <0 0x9223220 3 0>,
    <0 0x9223308 1 0>,
    <0 0x9223318 1 0>,
    <0 0x9232100 1 0>,
    <0 0x9236040 6 0>,
    <0 0x92360b0 1 0>,
    <0 0x923e030 2 0>,
    <0 0x9241000 1 0>,
    <0 0x9242028 1 0>,
    <0 0x9242044 3 0>,
    <0 0x9242070 1 0>,
    <0 0x9248030 1 0>,
    <0 0x9248048 8 0>,
    <0 0x92a0344 8 0>,
    <0 0x92a0370 6 0>,
    <0 0x92a0480 1 0>,
    <0 0x92a2400 1 0>,
    <0 0x92a240c 1 0>,
    <0 0x92a3214 2 0>,
    <0 0x92a3220 3 0>,
    <0 0x92a3308 1 0>,
    <0 0x92a3318 1 0>,
    <0 0x92b2100 1 0>,
    <0 0x92b6040 6 0>,
    <0 0x92b60b0 1 0>,
    <0 0x92be030 2 0>,
    <0 0x92c1000 1 0>,
    <0 0x92c2028 1 0>,
    <0 0x92c2044 3 0>,
    <0 0x92c2070 1 0>,
    <0 0x92c8030 1 0>,
    <0 0x92c8048 8 0>,
    <0 0x9320344 8 0>,
    <0 0x9320370 6 0>,
    <0 0x9320480 1 0>,
    <0 0x9322400 1 0>,
    <0 0x932240c 1 0>,
    <0 0x9323214 2 0>,
    <0 0x9323220 3 0>,
    <0 0x9323308 1 0>,
    <0 0x9323318 1 0>,
    <0 0x9332100 1 0>,
    <0 0x9336040 6 0>,
    <0 0x93360b0 1 0>,
    <0 0x933e030 2 0>,
    <0 0x9341000 1 0>,
    <0 0x9342028 1 0>,
    <0 0x9342044 3 0>,
    <0 0x9342070 1 0>,
    <0 0x9348030 1 0>,
    <0 0x9348048 8 0>,
    <0 0x93a0344 8 0>,
    <0 0x93a0370 6 0>,
    <0 0x93a0480 1 0>,
    <0 0x93a2400 1 0>,
    <0 0x93a240c 1 0>,
    <0 0x93a3214 2 0>,
    <0 0x93a3220 3 0>,
    <0 0x93a3308 1 0>,
    <0 0x93a3318 1 0>,
    <0 0x93b2100 1 0>,
    <0 0x93b6040 6 0>,
    <0 0x93b60b0 1 0>,
    <0 0x93be030 2 0>,
    <0 0x93c1000 1 0>,
    <0 0x93c2028 1 0>,
    <0 0x93c2044 3 0>,
    <0 0x93c2070 1 0>,
    <0 0x93c8030 1 0>,
    <0 0x93c8048 8 0>,
    <0 0x9270080 1 0>,
    <0 0x9270400 1 0>,
    <0 0x9270410 6 0>,
    <0 0x9270430 1 0>,
    <0 0x9270440 1 0>,
    <0 0x9270448 1 0>,
    <0 0x92704a0 1 0>,
    <0 0x92704b0 1 0>,
    <0 0x92704b8 2 0>,
    <0 0x92704d0 1 0>,
    <0 0x9271400 1 0>,
    <0 0x92753b0 1 0>,
    <0 0x9275c1c 1 0>,
    <0 0x9275c2c 1 0>,
    <0 0x9275c38 1 0>,
    <0 0x9276418 2 0>,
    <0 0x92f0080 1 0>,
    <0 0x92f0400 1 0>,
    <0 0x92f0410 6 0>,
    <0 0x92f0430 1 0>,
    <0 0x92f0440 1 0>,
    <0 0x92f0448 1 0>,
    <0 0x92f04a0 1 0>,
    <0 0x92f04b0 1 0>,
    <0 0x92f04b8 2 0>,
    <0 0x92f04d0 1 0>,
    <0 0x92f1400 1 0>,
    <0 0x92f53b0 1 0>,
    <0 0x92f5c1c 1 0>,
    <0 0x92f5c2c 1 0>,
    <0 0x92f5c38 1 0>,
    <0 0x92f6418 2 0>,
    <0 0x9370080 1 0>,
    <0 0x9370400 1 0>,
    <0 0x9370410 6 0>,
    <0 0x9370430 1 0>,
    <0 0x9370440 1 0>,
    <0 0x9370448 1 0>,
    <0 0x93704a0 1 0>,
    <0 0x93704b0 1 0>,
    <0 0x93704b8 2 0>,
    <0 0x93704d0 1 0>,
    <0 0x9371400 1 0>,
    <0 0x93753b0 1 0>,
    <0 0x9375c1c 1 0>,
    <0 0x9375c2c 1 0>,
    <0 0x9375c38 1 0>,
    <0 0x9376418 2 0>,
    <0 0x93f0080 1 0>,
    <0 0x93f0400 1 0>,
    <0 0x93f0410 6 0>,
    <0 0x93f0430 1 0>,
    <0 0x93f0440 1 0>,
    <0 0x93f0448 1 0>,
    <0 0x93f04a0 1 0>,
    <0 0x93f04b0 1 0>,
    <0 0x93f04b8 2 0>,
    <0 0x93f04d0 1 0>,
    <0 0x93f1400 1 0>,
    <0 0x93f53b0 1 0>,
    <0 0x93f5c1c 1 0>,
    <0 0x93f5c2c 1 0>,
    <0 0x93f5c38 1 0>,
    <0 0x93f6418 2 0>,
    <0 0x9260080 1 0>,
    <0 0x9260400 1 0>,
    <0 0x9260410 3 0>,
    <0 0x9260420 2 0>,
    <0 0x9260430 1 0>,
    <0 0x9260440 1 0>,
    <0 0x9260448 1 0>,
    <0 0x92604a0 1 0>,
    <0 0x92604b0 1 0>,
    <0 0x92604b8 2 0>,
    <0 0x92604d0 2 0>,
    <0 0x9261400 1 0>,
    <0 0x9263410 1 0>,
    <0 0x92653b0 1 0>,
    <0 0x9265804 1 0>,
    <0 0x9265b1c 1 0>,
    <0 0x9265b2c 1 0>,
    <0 0x9265b38 1 0>,
    <0 0x9269100 1 0>,
    <0 0x9269110 1 0>,
    <0 0x9269120 1 0>,
    <0 0x92e0080 1 0>,
    <0 0x92e0400 1 0>,
    <0 0x92e0410 3 0>,
    <0 0x92e0420 2 0>,
    <0 0x92e0430 1 0>,
    <0 0x92e0440 1 0>,
    <0 0x92e0448 1 0>,
    <0 0x92e04a0 1 0>,
    <0 0x92e04b0 1 0>,
    <0 0x92e04b8 2 0>,
    <0 0x92e04d0 2 0>,
    <0 0x92e1400 1 0>,
    <0 0x92e3410 1 0>,
    <0 0x92e53b0 1 0>,
    <0 0x92e5804 1 0>,
    <0 0x92e5b1c 1 0>,
    <0 0x92e5b2c 1 0>,
    <0 0x92e5b38 1 0>,
    <0 0x92e9100 1 0>,
    <0 0x92e9110 1 0>,
    <0 0x92e9120 1 0>,
    <0 0x9360080 1 0>,
    <0 0x9360400 1 0>,
    <0 0x9360410 3 0>,
    <0 0x9360420 2 0>,
    <0 0x9360430 1 0>,
    <0 0x9360440 1 0>,
    <0 0x9360448 1 0>,
    <0 0x93604a0 1 0>,
    <0 0x93604b0 1 0>,
    <0 0x93604b8 2 0>,
    <0 0x93604d0 2 0>,
    <0 0x9361400 1 0>,
    <0 0x9363410 1 0>,
    <0 0x93653b0 1 0>,
    <0 0x9365804 1 0>,
    <0 0x9365b1c 1 0>,
    <0 0x9365b2c 1 0>,
    <0 0x9365b38 1 0>,
    <0 0x9369100 1 0>,
    <0 0x9369110 1 0>,
    <0 0x9369120 1 0>,
    <0 0x93e0080 1 0>,
    <0 0x93e0400 1 0>,
    <0 0x93e0410 3 0>,
    <0 0x93e0420 2 0>,
    <0 0x93e0430 1 0>,
    <0 0x93e0440 1 0>,
    <0 0x93e0448 1 0>,
    <0 0x93e04a0 1 0>,
    <0 0x93e04b0 1 0>,
    <0 0x93e04b8 2 0>,
    <0 0x93e04d0 2 0>,
    <0 0x93e1400 1 0>,
    <0 0x93e3410 1 0>,
    <0 0x93e53b0 1 0>,
    <0 0x93e5804 1 0>,
    <0 0x93e5b1c 1 0>,
    <0 0x93e5b2c 1 0>,
    <0 0x93e5b38 1 0>,
    <0 0x93e9100 1 0>,
    <0 0x93e9110 1 0>,
    <0 0x93e9120 1 0>,
    <0 0x96b0868 1 0>,
    <0 0x96b0870 1 0>,
    <0 0x96b1004 1 0>,
    <0 0x96b100c 1 0>,
    <0 0x96b1014 1 0>,
    <0 0x96b1204 1 0>,
    <0 0x96b120c 1 0>,
    <0 0x96b1214 1 0>,
    <0 0x96b1504 1 0>,
    <0 0x96b150c 1 0>,
    <0 0x96b1514 1 0>,
    <0 0x96b1604 1 0>,
    <0 0x96b8100 1 0>,
    <0 0x96b813c 1 0>,
    <0 0x96b8500 1 0>,
    <0 0x96b853c 1 0>,
    <0 0x96b8a04 1 0>,
    <0 0x96b8a18 1 0>,
    <0 0x96b8ea8 1 0>,
    <0 0x96b9044 1 0>,
    <0 0x96b904c 1 0>,
    <0 0x96b9054 1 0>,
    <0 0x96b905c 1 0>,
    <0 0x96b910c 2 0>,
    <0 0x96b9204 1 0>,
    <0 0x96b920c 1 0>,
    <0 0x96b9238 1 0>,
    <0 0x96b9240 1 0>,
    <0 0x96b926c 1 0>,
    <0 0x96b9394 1 0>,
    <0 0x96b939c 1 0>,
    <0 0x96b9704 1 0>,
    <0 0x96b970c 1 0>,
    <0 0x96f0868 1 0>,
    <0 0x96f0870 1 0>,
    <0 0x96f1004 1 0>,
    <0 0x96f100c 1 0>,
    <0 0x96f1014 1 0>,
    <0 0x96f1204 1 0>,
    <0 0x96f120c 1 0>,
    <0 0x96f1214 1 0>,
    <0 0x96f1504 1 0>,
    <0 0x96f150c 1 0>,
    <0 0x96f1514 1 0>,
    <0 0x96f1604 1 0>,
    <0 0x96f8100 1 0>,
    <0 0x96f813c 1 0>,
    <0 0x96f8500 1 0>,
    <0 0x96f853c 1 0>,
    <0 0x96f8a04 1 0>,
    <0 0x96f8a18 1 0>,
    <0 0x96f8ea8 1 0>,
    <0 0x96f9044 1 0>,
    <0 0x96f904c 1 0>,
    <0 0x96f9054 1 0>,
    <0 0x96f905c 1 0>,
    <0 0x96f910c 2 0>,
    <0 0x96f9204 1 0>,
    <0 0x96f920c 1 0>,
    <0 0x96f9238 1 0>,
    <0 0x96f9240 1 0>,
    <0 0x96f926c 1 0>,
    <0 0x96f9394 1 0>,
    <0 0x96f939c 1 0>,
    <0 0x96f9704 1 0>,
    <0 0x96f970c 1 0>,
    <0 0x9730868 1 0>,
    <0 0x9730870 1 0>,
    <0 0x9731004 1 0>,
    <0 0x973100c 1 0>,
    <0 0x9731014 1 0>,
    <0 0x9731204 1 0>,
    <0 0x973120c 1 0>,
    <0 0x9731214 1 0>,
    <0 0x9731504 1 0>,
    <0 0x973150c 1 0>,
    <0 0x9731514 1 0>,
    <0 0x9731604 1 0>,
    <0 0x9738100 1 0>,
    <0 0x973813c 1 0>,
    <0 0x9738500 1 0>,
    <0 0x973853c 1 0>,
    <0 0x9738a04 1 0>,
    <0 0x9738a18 1 0>,
    <0 0x9738ea8 1 0>,
    <0 0x9739044 1 0>,
    <0 0x973904c 1 0>,
    <0 0x9739054 1 0>,
    <0 0x973905c 1 0>,
    <0 0x973910c 2 0>,
    <0 0x9739204 1 0>,
    <0 0x973920c 1 0>,
    <0 0x9739238 1 0>,
    <0 0x9739240 1 0>,
    <0 0x973926c 1 0>,
    <0 0x9739394 1 0>,
    <0 0x973939c 1 0>,
    <0 0x9739704 1 0>,
    <0 0x973970c 1 0>,
    <0 0x9770868 1 0>,
    <0 0x9770870 1 0>,
    <0 0x9771004 1 0>,
    <0 0x977100c 1 0>,
    <0 0x9771014 1 0>,
    <0 0x9771204 1 0>,
    <0 0x977120c 1 0>,
    <0 0x9771214 1 0>,
    <0 0x9771504 1 0>,
    <0 0x977150c 1 0>,
    <0 0x9771514 1 0>,
    <0 0x9771604 1 0>,
    <0 0x9778100 1 0>,
    <0 0x977813c 1 0>,
    <0 0x9778500 1 0>,
    <0 0x977853c 1 0>,
    <0 0x9778a04 1 0>,
    <0 0x9778a18 1 0>,
    <0 0x9778ea8 1 0>,
    <0 0x9779044 1 0>,
    <0 0x977904c 1 0>,
    <0 0x9779054 1 0>,
    <0 0x977905c 1 0>,
    <0 0x977910c 2 0>,
    <0 0x9779204 1 0>,
    <0 0x977920c 1 0>,
    <0 0x9779238 1 0>,
    <0 0x9779240 1 0>,
    <0 0x977926c 1 0>,
    <0 0x9779394 1 0>,
    <0 0x977939c 1 0>,
    <0 0x9779704 1 0>,
    <0 0x977970c 1 0>,
    <0 0x910d100 3 0>,
    <0 0x914d100 3 0>,
    <0 0x918d100 4 0>,
    <0 0x91a5100 1 0>,
    <0 0x91ad100 1 0>;
  };

  link_list3 {
   qcom,curr-link-list = <7>;
   qcom,data-sink = "sram";
   qcom,link-list = <0 0x9050078 1 0>,
    <0 0x9050110 8 0>,
    <0 0x9080058 2 0>,
    <0 0x90800c8 1 0>,
    <0 0x90800d4 1 0>,
    <0 0x90800e0 1 0>,
    <0 0x90800ec 1 0>,
    <0 0x90800f8 1 0>,
    <0 0x908401c 1 0>,
    <0 0x908403c 1 0>,
    <0 0x908404c 2 0>,
    <0 0x90840d4 1 0>,
    <0 0x9084204 1 0>,
    <0 0x908420c 1 0>,
    <0 0x9084250 2 0>,
    <0 0x9084260 3 0>,
    <0 0x9084280 1 0>,
    <0 0x90ba280 1 0>,
    <0 0x90ba288 7 0>,
    <0 0x9258610 4 0>,
    <0 0x92d8610 4 0>,
    <0 0x9358610 4 0>,
    <0 0x93d8610 4 0>,
    <0 0x9220344 8 0>,
    <0 0x9220370 6 0>,
    <0 0x9220480 1 0>,
    <0 0x9222400 1 0>,
    <0 0x922240c 1 0>,
    <0 0x9223214 2 0>,
    <0 0x9223220 3 0>,
    <0 0x9223308 1 0>,
    <0 0x9223318 1 0>,
    <0 0x9232100 1 0>,
    <0 0x9236040 6 0>,
    <0 0x92360b0 1 0>,
    <0 0x923e030 2 0>,
    <0 0x9241000 1 0>,
    <0 0x9242028 1 0>,
    <0 0x9242044 3 0>,
    <0 0x9242070 1 0>,
    <0 0x9248030 1 0>,
    <0 0x9248048 8 0>,
    <0 0x92a0344 8 0>,
    <0 0x92a0370 6 0>,
    <0 0x92a0480 1 0>,
    <0 0x92a2400 1 0>,
    <0 0x92a240c 1 0>,
    <0 0x92a3214 2 0>,
    <0 0x92a3220 3 0>,
    <0 0x92a3308 1 0>,
    <0 0x92a3318 1 0>,
    <0 0x92b2100 1 0>,
    <0 0x92b6040 6 0>,
    <0 0x92b60b0 1 0>,
    <0 0x92be030 2 0>,
    <0 0x92c1000 1 0>,
    <0 0x92c2028 1 0>,
    <0 0x92c2044 3 0>,
    <0 0x92c2070 1 0>,
    <0 0x92c8030 1 0>,
    <0 0x92c8048 8 0>,
    <0 0x9320344 8 0>,
    <0 0x9320370 6 0>,
    <0 0x9320480 1 0>,
    <0 0x9322400 1 0>,
    <0 0x932240c 1 0>,
    <0 0x9323214 2 0>,
    <0 0x9323220 3 0>,
    <0 0x9323308 1 0>,
    <0 0x9323318 1 0>,
    <0 0x9332100 1 0>,
    <0 0x9336040 6 0>,
    <0 0x93360b0 1 0>,
    <0 0x933e030 2 0>,
    <0 0x9341000 1 0>,
    <0 0x9342028 1 0>,
    <0 0x9342044 3 0>,
    <0 0x9342070 1 0>,
    <0 0x9348030 1 0>,
    <0 0x9348048 8 0>,
    <0 0x93a0344 8 0>,
    <0 0x93a0370 6 0>,
    <0 0x93a0480 1 0>,
    <0 0x93a2400 1 0>,
    <0 0x93a240c 1 0>,
    <0 0x93a3214 2 0>,
    <0 0x93a3220 3 0>,
    <0 0x93a3308 1 0>,
    <0 0x93a3318 1 0>,
    <0 0x93b2100 1 0>,
    <0 0x93b6040 6 0>,
    <0 0x93b60b0 1 0>,
    <0 0x93be030 2 0>,
    <0 0x93c1000 1 0>,
    <0 0x93c2028 1 0>,
    <0 0x93c2044 3 0>,
    <0 0x93c2070 1 0>,
    <0 0x93c8030 1 0>,
    <0 0x93c8048 8 0>,
    <0 0x9270080 1 0>,
    <0 0x9270400 1 0>,
    <0 0x9270410 6 0>,
    <0 0x9270430 1 0>,
    <0 0x9270440 1 0>,
    <0 0x9270448 1 0>,
    <0 0x92704a0 1 0>,
    <0 0x92704b0 1 0>,
    <0 0x92704b8 2 0>,
    <0 0x92704d0 1 0>,
    <0 0x9271400 1 0>,
    <0 0x92753b0 1 0>,
    <0 0x9275c1c 1 0>,
    <0 0x9275c2c 1 0>,
    <0 0x9275c38 1 0>,
    <0 0x9276418 2 0>,
    <0 0x92f0080 1 0>,
    <0 0x92f0400 1 0>,
    <0 0x92f0410 6 0>,
    <0 0x92f0430 1 0>,
    <0 0x92f0440 1 0>,
    <0 0x92f0448 1 0>,
    <0 0x92f04a0 1 0>,
    <0 0x92f04b0 1 0>,
    <0 0x92f04b8 2 0>,
    <0 0x92f04d0 1 0>,
    <0 0x92f1400 1 0>,
    <0 0x92f53b0 1 0>,
    <0 0x92f5c1c 1 0>,
    <0 0x92f5c2c 1 0>,
    <0 0x92f5c38 1 0>,
    <0 0x92f6418 2 0>,
    <0 0x9370080 1 0>,
    <0 0x9370400 1 0>,
    <0 0x9370410 6 0>,
    <0 0x9370430 1 0>,
    <0 0x9370440 1 0>,
    <0 0x9370448 1 0>,
    <0 0x93704a0 1 0>,
    <0 0x93704b0 1 0>,
    <0 0x93704b8 2 0>,
    <0 0x93704d0 1 0>,
    <0 0x9371400 1 0>,
    <0 0x93753b0 1 0>,
    <0 0x9375c1c 1 0>,
    <0 0x9375c2c 1 0>,
    <0 0x9375c38 1 0>,
    <0 0x9376418 2 0>,
    <0 0x93f0080 1 0>,
    <0 0x93f0400 1 0>,
    <0 0x93f0410 6 0>,
    <0 0x93f0430 1 0>,
    <0 0x93f0440 1 0>,
    <0 0x93f0448 1 0>,
    <0 0x93f04a0 1 0>,
    <0 0x93f04b0 1 0>,
    <0 0x93f04b8 2 0>,
    <0 0x93f04d0 1 0>,
    <0 0x93f1400 1 0>,
    <0 0x93f53b0 1 0>,
    <0 0x93f5c1c 1 0>,
    <0 0x93f5c2c 1 0>,
    <0 0x93f5c38 1 0>,
    <0 0x93f6418 2 0>,
    <0 0x9260080 1 0>,
    <0 0x9260400 1 0>,
    <0 0x9260410 3 0>,
    <0 0x9260420 2 0>,
    <0 0x9260430 1 0>,
    <0 0x9260440 1 0>,
    <0 0x9260448 1 0>,
    <0 0x92604a0 1 0>,
    <0 0x92604b0 1 0>,
    <0 0x92604b8 2 0>,
    <0 0x92604d0 2 0>,
    <0 0x9261400 1 0>,
    <0 0x9263410 1 0>,
    <0 0x92653b0 1 0>,
    <0 0x9265804 1 0>,
    <0 0x9265b1c 1 0>,
    <0 0x9265b2c 1 0>,
    <0 0x9265b38 1 0>,
    <0 0x9269100 1 0>,
    <0 0x9269110 1 0>,
    <0 0x9269120 1 0>,
    <0 0x92e0080 1 0>,
    <0 0x92e0400 1 0>,
    <0 0x92e0410 3 0>,
    <0 0x92e0420 2 0>,
    <0 0x92e0430 1 0>,
    <0 0x92e0440 1 0>,
    <0 0x92e0448 1 0>,
    <0 0x92e04a0 1 0>,
    <0 0x92e04b0 1 0>,
    <0 0x92e04b8 2 0>,
    <0 0x92e04d0 2 0>,
    <0 0x92e1400 1 0>,
    <0 0x92e3410 1 0>,
    <0 0x92e53b0 1 0>,
    <0 0x92e5804 1 0>,
    <0 0x92e5b1c 1 0>,
    <0 0x92e5b2c 1 0>,
    <0 0x92e5b38 1 0>,
    <0 0x92e9100 1 0>,
    <0 0x92e9110 1 0>,
    <0 0x92e9120 1 0>,
    <0 0x9360080 1 0>,
    <0 0x9360400 1 0>,
    <0 0x9360410 3 0>,
    <0 0x9360420 2 0>,
    <0 0x9360430 1 0>,
    <0 0x9360440 1 0>,
    <0 0x9360448 1 0>,
    <0 0x93604a0 1 0>,
    <0 0x93604b0 1 0>,
    <0 0x93604b8 2 0>,
    <0 0x93604d0 2 0>,
    <0 0x9361400 1 0>,
    <0 0x9363410 1 0>,
    <0 0x93653b0 1 0>,
    <0 0x9365804 1 0>,
    <0 0x9365b1c 1 0>,
    <0 0x9365b2c 1 0>,
    <0 0x9365b38 1 0>,
    <0 0x9369100 1 0>,
    <0 0x9369110 1 0>,
    <0 0x9369120 1 0>,
    <0 0x93e0080 1 0>,
    <0 0x93e0400 1 0>,
    <0 0x93e0410 3 0>,
    <0 0x93e0420 2 0>,
    <0 0x93e0430 1 0>,
    <0 0x93e0440 1 0>,
    <0 0x93e0448 1 0>,
    <0 0x93e04a0 1 0>,
    <0 0x93e04b0 1 0>,
    <0 0x93e04b8 2 0>,
    <0 0x93e04d0 2 0>,
    <0 0x93e1400 1 0>,
    <0 0x93e3410 1 0>,
    <0 0x93e53b0 1 0>,
    <0 0x93e5804 1 0>,
    <0 0x93e5b1c 1 0>,
    <0 0x93e5b2c 1 0>,
    <0 0x93e5b38 1 0>,
    <0 0x93e9100 1 0>,
    <0 0x93e9110 1 0>,
    <0 0x93e9120 1 0>,
    <0 0x96b0868 1 0>,
    <0 0x96b0870 1 0>,
    <0 0x96b1004 1 0>,
    <0 0x96b100c 1 0>,
    <0 0x96b1014 1 0>,
    <0 0x96b1204 1 0>,
    <0 0x96b120c 1 0>,
    <0 0x96b1214 1 0>,
    <0 0x96b1504 1 0>,
    <0 0x96b150c 1 0>,
    <0 0x96b1514 1 0>,
    <0 0x96b1604 1 0>,
    <0 0x96b8100 1 0>,
    <0 0x96b813c 1 0>,
    <0 0x96b8500 1 0>,
    <0 0x96b853c 1 0>,
    <0 0x96b8a04 1 0>,
    <0 0x96b8a18 1 0>,
    <0 0x96b8ea8 1 0>,
    <0 0x96b9044 1 0>,
    <0 0x96b904c 1 0>,
    <0 0x96b9054 1 0>,
    <0 0x96b905c 1 0>,
    <0 0x96b910c 2 0>,
    <0 0x96b9204 1 0>,
    <0 0x96b920c 1 0>,
    <0 0x96b9238 1 0>,
    <0 0x96b9240 1 0>,
    <0 0x96b926c 1 0>,
    <0 0x96b9394 1 0>,
    <0 0x96b939c 1 0>,
    <0 0x96b9704 1 0>,
    <0 0x96b970c 1 0>,
    <0 0x96f0868 1 0>,
    <0 0x96f0870 1 0>,
    <0 0x96f1004 1 0>,
    <0 0x96f100c 1 0>,
    <0 0x96f1014 1 0>,
    <0 0x96f1204 1 0>,
    <0 0x96f120c 1 0>,
    <0 0x96f1214 1 0>,
    <0 0x96f1504 1 0>,
    <0 0x96f150c 1 0>,
    <0 0x96f1514 1 0>,
    <0 0x96f1604 1 0>,
    <0 0x96f8100 1 0>,
    <0 0x96f813c 1 0>,
    <0 0x96f8500 1 0>,
    <0 0x96f853c 1 0>,
    <0 0x96f8a04 1 0>,
    <0 0x96f8a18 1 0>,
    <0 0x96f8ea8 1 0>,
    <0 0x96f9044 1 0>,
    <0 0x96f904c 1 0>,
    <0 0x96f9054 1 0>,
    <0 0x96f905c 1 0>,
    <0 0x96f910c 2 0>,
    <0 0x96f9204 1 0>,
    <0 0x96f920c 1 0>,
    <0 0x96f9238 1 0>,
    <0 0x96f9240 1 0>,
    <0 0x96f926c 1 0>,
    <0 0x96f9394 1 0>,
    <0 0x96f939c 1 0>,
    <0 0x96f9704 1 0>,
    <0 0x96f970c 1 0>,
    <0 0x9730868 1 0>,
    <0 0x9730870 1 0>,
    <0 0x9731004 1 0>,
    <0 0x973100c 1 0>,
    <0 0x9731014 1 0>,
    <0 0x9731204 1 0>,
    <0 0x973120c 1 0>,
    <0 0x9731214 1 0>,
    <0 0x9731504 1 0>,
    <0 0x973150c 1 0>,
    <0 0x9731514 1 0>,
    <0 0x9731604 1 0>,
    <0 0x9738100 1 0>,
    <0 0x973813c 1 0>,
    <0 0x9738500 1 0>,
    <0 0x973853c 1 0>,
    <0 0x9738a04 1 0>,
    <0 0x9738a18 1 0>,
    <0 0x9738ea8 1 0>,
    <0 0x9739044 1 0>,
    <0 0x973904c 1 0>,
    <0 0x9739054 1 0>,
    <0 0x973905c 1 0>,
    <0 0x973910c 2 0>,
    <0 0x9739204 1 0>,
    <0 0x973920c 1 0>,
    <0 0x9739238 1 0>,
    <0 0x9739240 1 0>,
    <0 0x973926c 1 0>,
    <0 0x9739394 1 0>,
    <0 0x973939c 1 0>,
    <0 0x9739704 1 0>,
    <0 0x973970c 1 0>,
    <0 0x9770868 1 0>,
    <0 0x9770870 1 0>,
    <0 0x9771004 1 0>,
    <0 0x977100c 1 0>,
    <0 0x9771014 1 0>,
    <0 0x9771204 1 0>,
    <0 0x977120c 1 0>,
    <0 0x9771214 1 0>,
    <0 0x9771504 1 0>,
    <0 0x977150c 1 0>,
    <0 0x9771514 1 0>,
    <0 0x9771604 1 0>,
    <0 0x9778100 1 0>,
    <0 0x977813c 1 0>,
    <0 0x9778500 1 0>,
    <0 0x977853c 1 0>,
    <0 0x9778a04 1 0>,
    <0 0x9778a18 1 0>,
    <0 0x9778ea8 1 0>,
    <0 0x9779044 1 0>,
    <0 0x977904c 1 0>,
    <0 0x9779054 1 0>,
    <0 0x977905c 1 0>,
    <0 0x977910c 2 0>,
    <0 0x9779204 1 0>,
    <0 0x977920c 1 0>,
    <0 0x9779238 1 0>,
    <0 0x9779240 1 0>,
    <0 0x977926c 1 0>,
    <0 0x9779394 1 0>,
    <0 0x977939c 1 0>,
    <0 0x9779704 1 0>,
    <0 0x977970c 1 0>,
    <0 0x910d100 3 0>,
    <0 0x914d100 3 0>,
    <0 0x918d100 4 0>,
    <0 0x91a5100 1 0>,
    <0 0x91ad100 1 0>;
  };

 };

 qcom_seecom: qseecom@82400000 {
  compatible = "qcom,qseecom";
  reg = <0x82400000 0x3A00000>;
  reg-names = "secapp-region";
  memory-region = <&qseecom_mem>;
  qcom,hlos-num-ce-hw-instances = <1>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,disk-encrypt-pipe-pair = <2>;
  qcom,support-fde;
  qcom,no-clock-support;
  qcom,fde-key-size;
  qcom,appsbl-qseecom-support;
  qcom,commonlib64-loaded-by-uefi;
  qcom,qsee-reentrancy-support = <2>;
 };

 qcom_rng: qrng@793000 {
  compatible = "qcom,msm-rng";
  reg = <0x793000 0x1000>;
  qcom,msm-rng-iface-clk;
  qcom,no-qrng-config;
  qcom,msm-bus,name = "msm-rng-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 618 0 0>,
   <1 618 0 300000>;
  clocks = <&clock_gcc 80>;
  clock-names = "iface_clk";
 };

 mdm0: qcom,mdm0 {
  compatible = "qcom,ext-sdx55m";
  cell-index = <0>;
  #address-cells = <0>;
  interrupt-parent = <&mdm0>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-names =
   "err_fatal_irq",
   "status_irq",
   "mdm2ap_vddmin_irq";

  qcom,ramdump-delay-ms = <3000>;
  qcom,ramdump-timeout-ms = <120000>;
  qcom,vddmin-modes = "normal";
  qcom,vddmin-drive-strength = <8>;
  qcom,sfr-query;
  qcom,sysmon-id = <20>;
  qcom,ssctl-instance-id = <0x10>;
  qcom,support-shutdown;
  qcom,pil-force-shutdown;
  qcom,esoc-skip-restart-for-mdm-crash;
  pinctrl-names = "mdm_active", "mdm_suspend";
  pinctrl-0 = <&ap2mdm_active &mdm2ap_active>;
  pinctrl-1 = <&ap2mdm_sleep &mdm2ap_sleep>;
  interrupt-map = <0 &tlmm 1 0x3
    1 &tlmm 3 0x3>;
  qcom,mdm2ap-errfatal-gpio = <&tlmm 1 0x00>;
  qcom,ap2mdm-errfatal-gpio = <&tlmm 57 0x00>;
  qcom,mdm2ap-status-gpio = <&tlmm 3 0x00>;
  qcom,ap2mdm-status-gpio = <&tlmm 56 0x00>;
  qcom,mdm-link-info = "0306_02.01.00";
  status = "ok";
 };

 pdc: interrupt-controller@b220000 {
  compatible = "qcom,kona-pdc";
  reg = <0xb220000 0x30000>, <0x17c000f0 0x60>;
  qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>, <126 716 12>;
  #interrupt-cells = <2>;
  interrupt-parent = <&intc>;
  interrupt-controller;
 };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <38400000>;
   clock-output-names = "xo_board";
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   clock-output-names = "chip_sleep_clk";
   #clock-cells = <1>;
  };
 };

 clock_aop: qcom,aopclk {
  compatible = "qcom,aop-qmp-clk";
  #clock-cells = <1>;
  mboxes = <&qmp_aop 0>;
  mbox-names = "qdss_clk";
  qcom,clk-stop-bimc-log;
 };

 clock_gcc: qcom,gcc@100000 {
  compatible = "qcom,gcc-kona", "syscon";
  reg = <0x100000 0x1f0000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_cx_ao-supply = <&VDD_CX_LEVEL_AO>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_npucc: qcom,npucc@9980000 {
  compatible = "qcom,npucc-kona", "syscon";
  reg = <0x9980000 0x10000>,
   <0x9800000 0x10000>,
   <0x9810000 0x10000>;
  reg-names = "cc", "qdsp6ss", "qdsp6ss_pll";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_videocc: qcom,videocc@abf0000 {
  compatible = "qcom,videocc-kona", "syscon";
  reg = <0xabf0000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 205>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_camcc: qcom,camcc@ad00000 {
  compatible = "qcom,camcc-kona", "syscon";
  reg = <0xad00000 0x10000>;
  reg-names = "cc_base";
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 11>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_dispcc: qcom,dispcc@af00000 {
  compatible = "qcom,kona-dispcc", "syscon";
  reg = <0xaf00000 0x20000>;
  reg-names = "cc_base";
  vdd_mm-supply = <&VDD_MMCX_LEVEL>;
  clock-names = "cfg_ahb_clk";
  clocks = <&clock_gcc 24>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_gpucc: qcom,gpucc@3d90000 {
  compatible = "qcom,gpucc-kona", "syscon";
  reg = <0x3d90000 0x9000>;
  reg-names = "cc_base";
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 clock_cpucc: qcom,cpucc {
  compatible = "qcom,dummycc";
  clock-output-names = "cpucc_clocks";
  #clock-cells = <1>;
 };

 clock_apsscc: syscon@182a0000 {
  compatible = "syscon";
  reg = <0x182a0000 0x1c>;
 };

 clock_mccc: syscon@90ba000 {
  compatible = "syscon";
  reg = <0x90ba000 0x54>;
 };

 clock_debugcc: qcom,cc-debug {
  compatible = "qcom,kona-debugcc";
  qcom,gcc = <&clock_gcc>;
  qcom,videocc = <&clock_videocc>;
  qcom,dispcc = <&clock_dispcc>;
  qcom,camcc = <&clock_camcc>;
  qcom,gpucc = <&clock_gpucc>;
  qcom,npucc = <&clock_npucc>;
  qcom,apsscc = <&clock_apsscc>;
  qcom,mccc = <&clock_mccc>;
  clock-names = "xo_clk_src";
  clocks = <&clock_rpmh 0>;
  #clock-cells = <1>;
 };


 pcie_0_gdsc: qcom,gdsc@16b004 {
  compatible = "qcom,gdsc";
  reg = <0x16b004 0x4>;
  regulator-name = "pcie_0_gdsc";
  qcom,retain-regs;
 };

 pcie_1_gdsc: qcom,gdsc@18d004 {
  compatible = "qcom,gdsc";
  reg = <0x18d004 0x4>;
  regulator-name = "pcie_1_gdsc";
  qcom,retain-regs;
 };

 pcie_2_gdsc: qcom,gdsc@106004 {
  compatible = "qcom,gdsc";
  reg = <0x106004 0x4>;
  regulator-name = "pcie_2_gdsc";
  qcom,retain-regs;
 };

 ufs_card_gdsc: qcom,gdsc@175004 {
  compatible = "qcom,gdsc";
  reg = <0x175004 0x4>;
  regulator-name = "ufs_card_gdsc";
  qcom,retain-regs;
 };

 ufs_phy_gdsc: qcom,gdsc@177004 {
  compatible = "qcom,gdsc";
  reg = <0x177004 0x4>;
  regulator-name = "ufs_phy_gdsc";
  qcom,retain-regs;
 };

 usb30_prim_gdsc: qcom,gdsc@10f004 {
  compatible = "qcom,gdsc";
  reg = <0x10f004 0x4>;
  regulator-name = "usb30_prim_gdsc";
  qcom,retain-regs;
 };

 usb30_sec_gdsc: qcom,gdsc@110004 {
  compatible = "qcom,gdsc";
  reg = <0x110004 0x4>;
  regulator-name = "usb30_sec_gdsc";
  qcom,retain-regs;
 };

 hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc: qcom,gdsc@17d050 {
  compatible = "qcom,gdsc";
  reg = <0x17d050 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc: qcom,gdsc@17d058 {
  compatible = "qcom,gdsc";
  reg = <0x17d058 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc: qcom,gdsc@17d054 {
  compatible = "qcom,gdsc";
  reg = <0x17d054 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };

 hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc: qcom,gdsc@17d06c {
  compatible = "qcom,gdsc";
  reg = <0x17d06c 0x4>;
  regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc";
  qcom,no-status-check-on-disable;
  qcom,gds-timeout = <500>;
 };


 bps_gdsc: qcom,gdsc@ad07004 {
  compatible = "qcom,gdsc";
  reg = <0xad07004 0x4>;
  regulator-name = "bps_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "bps_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 ife_0_gdsc: qcom,gdsc@ad0a004 {
  compatible = "qcom,gdsc";
  reg = <0xad0a004 0x4>;
  regulator-name = "ife_0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ife_0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 ife_1_gdsc: qcom,gdsc@ad0b004 {
  compatible = "qcom,gdsc";
  reg = <0xad0b004 0x4>;
  regulator-name = "ife_1_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ife_1_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 ipe_0_gdsc: qcom,gdsc@ad08004 {
  compatible = "qcom,gdsc";
  reg = <0xad08004 0x4>;
  regulator-name = "ipe_0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "ipe_0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 sbi_gdsc: qcom,gdsc@ad09004 {
  compatible = "qcom,gdsc";
  reg = <0xad09004 0x4>;
  regulator-name = "sbi_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "sbi_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
 };

 titan_top_gdsc: qcom,gdsc@ad0c144 {
  compatible = "qcom,gdsc";
  reg = <0xad0c144 0x4>;
  regulator-name = "titan_top_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 11>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "titan_top_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 589 0 0>,
   <1 589 0 1>;
  qcom,retain-regs;
  qcom,gds-timeout = <500>;
 };


 mdss_core_gdsc: qcom,gdsc@af03000 {
  compatible = "qcom,gdsc";
  reg = <0xaf03000 0x4>;
  regulator-name = "mdss_core_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 24>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mdss_core_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 590 0 0>,
   <1 590 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
  proxy-supply = <&mdss_core_gdsc>;
  qcom,proxy-consumer-enable;
 };


 gpu_cx_hw_ctrl: syscon@3d91540 {
  compatible = "syscon";
  reg = <0x3d91540 0x4>;
 };

 gpu_cx_gdsc: qcom,gdsc@3d9106c {
  compatible = "qcom,gdsc";
  reg = <0x3d9106c 0x4>;
  regulator-name = "gpu_cx_gdsc";
  hw-ctrl-addr = <&gpu_cx_hw_ctrl>;
  parent-supply = <&VDD_CX_LEVEL>;
  vdd_parent-supply = <&VDD_CX_LEVEL>;
  qcom,no-status-check-on-disable;
  qcom,clk-dis-wait-val = <8>;
  qcom,gds-timeout = <500>;
  qcom,retain-regs;
 };

 gpu_gx_domain_addr: syscon@3d91508 {
  compatible = "syscon";
  reg = <0x3d91508 0x4>;
 };

 gpu_gx_sw_reset: syscon@3d91008 {
  compatible = "syscon";
  reg = <0x3d91008 0x4>;
 };

 gpu_gx_gdsc: qcom,gdsc@3d9100c {
  compatible = "qcom,gdsc";
  reg = <0x3d9100c 0x4>;
  regulator-name = "gpu_gx_gdsc";
  domain-addr = <&gpu_gx_domain_addr>;
  sw-reset = <&gpu_gx_sw_reset>;
  parent-supply = <&VDD_GFX_LEVEL>;
  vdd_parent-supply = <&VDD_GFX_LEVEL>;
  qcom,skip-disable-before-sw-enable;
  qcom,reset-aon-logic;
  qcom,retain-regs;
 };


 npu_core_gdsc: qcom,gdsc@9981004 {
  compatible = "qcom,gdsc";
  reg = <0x9981004 0x4>;
  regulator-name = "npu_core_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 43>;
  qcom,retain-regs;
 };

 qcom,sps {
  compatible = "qcom,msm-sps-4k";
  qcom,pipe-attr-ee;
 };


 mvs0_gdsc: qcom,gdsc@abf0d18 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d18 0x4>;
  regulator-name = "mvs0_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs0_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 mvs0c_gdsc: qcom,gdsc@abf0bf8 {
  compatible = "qcom,gdsc";
  reg = <0xabf0bf8 0x4>;
  regulator-name = "mvs0c_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs0c_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,retain-regs;
 };

 mvs1_gdsc: qcom,gdsc@abf0d98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0d98 0x4>;
  regulator-name = "mvs1_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs1_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,support-hw-trigger;
  qcom,retain-regs;
 };

 mvs1c_gdsc: qcom,gdsc@abf0c98 {
  compatible = "qcom,gdsc";
  reg = <0xabf0c98 0x4>;
  regulator-name = "mvs1c_gdsc";
  clock-names = "ahb_clk";
  clocks = <&clock_gcc 205>;
  parent-supply = <&VDD_MMCX_LEVEL>;
  vdd_parent-supply = <&VDD_MMCX_LEVEL>;
  qcom,msm-bus,name = "mvs1c_gdsc_ahb";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1 596 0 0>,
   <1 596 0 1>;
  qcom,retain-regs;
 };

 spmi_bus: qcom,spmi@c440000 {
  compatible = "qcom,spmi-pmic-arb";
  reg = <0xc440000 0x1100>,
        <0xc600000 0x2000000>,
        <0xe600000 0x100000>,
        <0xe700000 0xa0000>,
        <0xc40a000 0x26000>;
  reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
  interrupt-names = "periph_irq";
  interrupts-extended = <&pdc 1 4>;
  qcom,ee = <0>;
  qcom,channel = <0>;
  #address-cells = <2>;
  #size-cells = <0>;
  interrupt-controller;
  #interrupt-cells = <4>;
  cell-index = <0>;
 };

 spmi_debug_bus: qcom,spmi-debug@6b0f000 {
  compatible = "qcom,spmi-pmic-arb-debug";
  reg = <0x6b0f000 0x60>, <0x7820a8 0x4>;
  reg-names = "core", "fuse";
  clocks = <&clock_aop 0>;
  clock-names = "core_clk";
  qcom,fuse-disable-bit = <24>;
  #address-cells = <2>;
  #size-cells = <0>;
  status = "disabled";

  qcom,pm8150-debug@0 {
   compatible = "qcom,spmi-pmic";
   reg = <0x0 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150-debug@1 {
   compatible = "qcom,spmi-pmic";
   reg = <0x1 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@2 {
   compatible = "qcom,spmi-pmic";
   reg = <0x2 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150b-debug@3 {
   compatible = "qcom,spmi-pmic";
   reg = <0x3 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@4 {
   compatible = "qcom,spmi-pmic";
   reg = <0x4 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8150l-debug@5 {
   compatible = "qcom,spmi-pmic";
   reg = <0x5 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmk8002-debug@6 {
   compatible = "qcom,spmi-pmic";
   reg = <0x6 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmk8002-debug@7 {
   compatible = "qcom,spmi-pmic";
   reg = <0x7 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmxprairie-debug@8 {
   compatible = "qcom,spmi-pmic";
   reg = <0x8 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pmxprairie-debug@9 {
   compatible ="qcom,spmi-pmic";
   reg = <0x9 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8009-debug@a {
   compatible = "qcom,spmi-pmic";
   reg = <0xa 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };

  qcom,pm8009-debug@b {
   compatible = "qcom,spmi-pmic";
   reg = <0xb 0>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,can-sleep;
  };
 };

 ufsphy_mem: ufsphy_mem@1d87000 {
  reg = <0x1d87000 0xe00>, <0x1d90000 0x8000>;
  reg-names = "phy_mem", "ufs_ice";
  #phy-cells = <0>;

  lanes-per-direction = <2>;

  clock-names = "ref_clk_src",
   "ref_aux_clk";
  clocks = <&clock_rpmh 0>,
   <&clock_gcc 173>;

  status = "disabled";
 };

 ufshc_mem: ufshc@1d84000 {
  compatible = "qcom,ufshc";
  reg = <0x1d84000 0x3000>, <0x1d90000 0x8000>;
  reg-names = "ufs_mem", "ufs_ice";
  interrupts = <0 265 4>;
  phys = <&ufsphy_mem>;
  phy-names = "ufsphy";

  lanes-per-direction = <2>;
  dev-ref-clk-freq = <0>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk",
   "rx_lane1_sync_clk";
  clocks =
   <&clock_gcc 167>,
   <&clock_gcc 6>,
   <&clock_gcc 166>,
   <&clock_gcc 179>,
   <&clock_gcc 170>,
   <&clock_rpmh 0>,
   <&clock_gcc 178>,
   <&clock_gcc 176>,
   <&clock_gcc 177>;
  freq-table-hz =
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <37500000 300000000>,
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_mem";
  qcom,msm-bus,num-cases = <26>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
# 3106 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi"
  <123 512 0 0>, <1 757 0 0>,
  <123 512 922 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 1844 0>, <1 757 1000 0>,
  <123 512 3688 0>, <1 757 1000 0>,
  <123 512 7376 0>, <1 757 1000 0>,
  <123 512 14752 0>, <1 757 1000 0>,
  <123 512 127796 0>, <1 757 1000 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 255591 0>, <1 757 1000 0>,
  <123 512 511181 0>, <1 757 1000 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 8388608 0>, <1 757 409600 0>,
  <123 512 149422 0>, <1 757 1000 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 2097152 0>, <1 757 102400 0>,
  <123 512 4194304 0>, <1 757 204800 0>,
  <123 512 298189 0>, <1 757 1000 0>,
  <123 512 596378 0>, <1 757 1000 0>,






  <123 512 4194304 0>, <1 757 204800 409600>,
  <123 512 8388608 0>, <1 757 409600 409600>,
  <123 512 7643136 0>, <1 757 307200 0>;

  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1",
  "PWM_G1_L2", "PWM_G2_L2", "PWM_G3_L2", "PWM_G4_L2",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RA_G4_L1",
  "HS_RA_G1_L2", "HS_RA_G2_L2", "HS_RA_G3_L2", "HS_RA_G4_L2",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "HS_RB_G4_L1",
  "HS_RB_G1_L2", "HS_RB_G2_L2", "HS_RB_G3_L2", "HS_RB_G4_L2",

  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <44 44>;
  qcom,pm-qos-default-cpu = <0>;

  pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
  pinctrl-0 = <&ufs_dev_reset_assert>;
  pinctrl-1 = <&ufs_dev_reset_deassert>;

  resets = <&clock_gcc 33>;
  reset-names = "core_reset";

  status = "disabled";
 };

 sdhc_2: sdhci@8804000 {
  compatible = "qcom,sdhci-msm-v5";
  reg = <0x8804000 0x1000>;
  reg-names = "hc_mem";

  interrupts = <0 204 4>,
    <0 222 4>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;
  qcom,large-address-bus;

  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =

   <81 512 0 0>, <1 608 0 0>,

   <81 512 1046 1600>,
   <1 608 1600 1600>,

   <81 512 52286 80000>,
   <1 608 80000 80000>,

   <81 512 65360 100000>,
   <1 608 100000 100000>,

   <81 512 130718 200000>,
   <1 608 133320 133320>,

   <81 512 261438 200000>,
   <1 608 150000 150000>,

   <81 512 261438 400000>,
   <1 608 300000 300000>,

   <81 512 1338562 4096000>,
   <1 608 1338562 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
   100750000 200000000 4294967295>;

  qcom,restore-after-cx-collapse;

  qcom,clk-rates = <400000 20000000 25000000
     50000000 100000000 201500000>;
  qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50",
          "SDR104";

  qcom,devfreq,freq-table = <50000000 201500000>;
  clocks = <&clock_gcc 138>,
   <&clock_gcc 139>;
  clock-names = "iface_clk", "core_clk";


  qcom,pm-qos-irq-type = "affine_irq";
  qcom,pm-qos-irq-latency = <44 44>;
  qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
  qcom,pm-qos-legacy-latency-us = <44 44>, <44 44>;


  qcom,dll-hsr-list = <0x0007642C 0xA800 0x10
     0x2C010800 0x80040868>;

  status = "disabled";
 };

 ufscard_ice: ufscardice@1db0000 {
  compatible = "qcom,ice";
  reg = <0x1db0000 0x8000>;
  qcom,enable-ice-clk;
  clock-names = "ufs_core_clk", "bus_clk",
    "iface_clk", "ice_core_clk";
  clocks = <&clock_gcc 153>,
   <&clock_gcc 149>,
   <&clock_gcc 150>,
   <&clock_gcc 154>;
  qcom,op-freq-hz = <0>, <0>, <0>, <300000000>;
  vdd-hba-supply = <&ufs_card_gdsc>;
  qcom,msm-bus,name = "ufs_card_ice_noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <1 650 0 0>,
    <1 650 1000 0>;
  qcom,bus-vector-names = "MIN",
     "MAX";
  qcom,instance-type = "ufscard";
 };

 ufsphy_card: ufsphy_card@1da7000 {
  reg = <0x1da7000 0xe00>;
  reg-names = "phy_mem";
  #phy-cells = <0>;
  ufs-qcom-crypto = <&ufscard_ice>;

  lanes-per-direction = <1>;

  clock-names = "ref_clk_src",
   "ref_clk",
   "ref_aux_clk";
  clocks = <&clock_rpmh 0>,
   <&clock_gcc 149>,
   <&clock_gcc 159>;

  status = "disabled";
 };

 ufshc_card: ufshc_card@1da4000 {
  compatible = "qcom,ufshc";
  reg = <0x1da4000 0x3000>;
  interrupts = <0 125 4>;
  phys = <&ufsphy_card>;
  phy-names = "ufsphy";
  ufs-qcom-crypto = <&ufscard_ice>;

  lanes-per-direction = <1>;
  dev-ref-clk-freq = <0>;

  clock-names =
   "core_clk",
   "bus_aggr_clk",
   "iface_clk",
   "core_clk_unipro",
   "core_clk_ice",
   "ref_clk",
   "tx_lane0_sync_clk",
   "rx_lane0_sync_clk";
  clocks =
   <&clock_gcc 153>,
   <&clock_gcc 5>,
   <&clock_gcc 150>,
   <&clock_gcc 165>,
   <&clock_gcc 154>,
   <&clock_rpmh 0>,
   <&clock_gcc 162>,
   <&clock_gcc 160>;
  freq-table-hz =
   <50000000 200000000>,
   <0 0>,
   <0 0>,
   <37500000 150000000>,
   <37500000 300000000>,
   <0 0>,
   <0 0>,
   <0 0>;

  qcom,msm-bus,name = "ufshc_card";
  qcom,msm-bus,num-cases = <9>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
  <122 512 0 0>, <1 756 0 0>,
  <122 512 922 0>, <1 756 1000 0>,
  <122 512 127796 0>, <1 756 1000 0>,
  <122 512 255591 0>, <1 756 1000 0>,
  <122 512 2097152 0>, <1 756 102400 0>,
  <122 512 149422 0>, <1 756 1000 0>,
  <122 512 298189 0>, <1 756 1000 0>,
  <122 512 2097152 0>, <1 756 102400 0>,
  <122 512 7643136 0>, <1 756 307200 0>;
  qcom,bus-vector-names = "MIN",
  "PWM_G1_L1",
  "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1",
  "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1",
  "MAX";


  qcom,pm-qos-cpu-groups = <0x0f 0xf0>;
  qcom,pm-qos-cpu-group-latency-us = <70 70>;
  qcom,pm-qos-default-cpu = <0>;






  resets = <&clock_gcc 32>;
  reset-names = "core_reset";

  status = "disabled";
 };

 extcon_storage_cd: extcon_storage_cd {
  compatible = "extcon-storage-cd-gpio";
  extcon-id = <62>;
  status = "disabled";
 };

 ipcc_mproc: qcom,ipcc@408000 {
  compatible = "qcom,ipcc";
  reg = <0x408000 0x1000>;
  interrupts = <0 229 4>;
  interrupt-controller;
  #interrupt-cells = <3>;
  #mbox-cells = <2>;
 };

 apps_rsc: rsc@18200000 {
  label = "apps_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0x18200000 0x10000>,
        <0x18210000 0x10000>,
        <0x18220000 0x10000>;
  reg-names = "drv-0", "drv-1", "drv-2";
  interrupts = <0 3 4>,
        <0 4 4>,
        <0 5 4>;
  qcom,tcs-offset = <0xd00>;
  qcom,drv-id = <2>;
  qcom,tcs-config = <2 2>,
      <0 3>,
      <1 3>,
      <3 1>;

  msm_bus_apps_rsc {
   compatible = "qcom,msm-bus-rsc";
   qcom,msm-bus-id = <8000>;
  };

  system_pm {
   compatible = "qcom,system-pm";
  };

  clock_rpmh: qcom,rpmhclk {
   compatible = "qcom,kona-rpmh-clk";
   #clock-cells = <1>;
  };
 };

 disp_rsc: rsc@af20000 {
  label = "disp_rsc";
  compatible = "qcom,rpmh-rsc";
  reg = <0xaf20000 0x10000>;
  reg-names = "drv-0";
  interrupts = <0 129 4>;
  qcom,tcs-offset = <0x1c00>;
  qcom,drv-id = <0>;
  qcom,tcs-config = <2 0>,
      <0 1>,
      <1 1>,
      <3 0>;

  msm_bus_disp_rsc {
   compatible = "qcom,msm-bus-rsc";
   qcom,msm-bus-id = <8001>;
  };

  sde_rsc_rpmh {
   compatible = "qcom,sde-rsc-rpmh";
   cell-index = <0>;
  };
 };

 tcsr_mutex_block: syscon@1f40000 {
  compatible = "syscon";
  reg = <0x1f40000 0x20000>;
 };

 tcsr_mutex: hwlock {
  compatible = "qcom,tcsr-mutex";
  syscon = <&tcsr_mutex_block 0 0x1000>;
  #hwlock-cells = <1>;
 };

 smem: qcom,smem {
  compatible = "qcom,smem";
  memory-region = <&smem_mem>;
  hwlocks = <&tcsr_mutex 3>;
 };

 kryo-erp {
  compatible = "arm,arm64-kryo-cpu-erp";
  interrupts = <1 0 4>,
        <0 35 4>;
  interrupt-names = "l1-l2-faultirq",
      "l3-scu-faultirq";
 };

 sp_scsr: mailbox@188501c {
  compatible = "qcom,kona-spcs-global";
  reg = <0x188501c 0x4>;

  #mbox-cells = <1>;
 };

 sp_scsr_block: syscon@1880000 {
  compatible = "syscon";
  reg = <0x1880000 0x10000>;
 };

 intsp: qcom,qsee_irq {
  compatible = "qcom,kona-qsee-irq";

  syscon = <&sp_scsr_block>;
  interrupts = <0 348 4>,
        <0 349 4>;

  interrupt-names = "sp_ipc0",
      "sp_ipc1";

  interrupt-controller;
  #interrupt-cells = <3>;
 };

 qcom,qsee_irq_bridge {
  compatible = "qcom,qsee-ipc-irq-bridge";

  qcom,qsee-ipc-irq-spss {
   qcom,dev-name = "qsee_ipc_irq_spss";
   label = "spss";
   interrupt-parent = <&intsp>;
   interrupts = <1 0 4>;
  };
 };

 spss_utils: qcom,spss_utils {
  compatible = "qcom,spss-utils";

  qcom,spss-fuse1-addr = <0x00780234>;
  qcom,spss-fuse1-bit = <27>;
  qcom,spss-fuse2-addr = <0x00780234>;
  qcom,spss-fuse2-bit = <26>;
  qcom,spss-fuse3-addr = <0x007801E8>;
  qcom,spss-fuse3-bit = <10>;
  qcom,spss-fuse4-addr = <0x00780218>;
  qcom,spss-fuse4-bit = <1>;
  qcom,spss-dev-firmware-name = "spss1d";
  qcom,spss-test-firmware-name = "spss1t";
  qcom,spss-prod-firmware-name = "spss1p";
  qcom,spss-debug-reg-addr = <0x01886020>;
  qcom,spss-emul-type-reg-addr = <0x01fc8004>;
  pil-mem = <&pil_spss_mem>;
  qcom,pil-addr = <0x8e000000>;
  qcom,pil-size = <0x0F0000>;
  status = "ok";
 };

 qcom,spcom {
  compatible = "qcom,spcom";


  qcom,spcom-ch-names = "sp_kernel", "sp_ssr";

  qcom,spcom-rmb-err-reg-addr = <0x188103c>;

  qcom,spcom-sp2soc-rmb-reg-addr = <0x01881020>;
  qcom,spcom-sp2soc-rmb-initdone-bit = <24>;
  qcom,spcom-sp2soc-rmb-pbldone-bit = <25>;

  qcom,spcom-soc2sp-rmb-reg-addr = <0x01881030>;
  qcom,spcom-soc2sp-rmb-sp-ssr-bit = <0>;
  status = "ok";
 };

 qcom,msm_gsi {
  compatible = "qcom,msm_gsi";
 };

 qcom,rmnet-ipa {
  compatible = "qcom,rmnet-ipa3";
  qcom,rmnet-ipa-ssr;
  qcom,ipa-advertise-sg-support;
  qcom,ipa-napi-enable;
 };

 qcom,ipa_fws {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0xf>;
  qcom,firmware-name = "ipa_fws";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_gsi_mem>;
 };

 qcom,ipa_uc {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <0x1B>;
  qcom,firmware-name = "ipa_uc";
  qcom,pil-force-shutdown;
  memory-region = <&pil_ipa_fw_mem>;
 };

 qcom,ipa-mpm {
  compatible = "qcom,ipa-mpm";
  qcom,mhi-chdb-base = <0x64300300>;
  qcom,mhi-erdb-base = <0x64300700>;
  qcom,iova-mapping = <0x10000000 0x0FFFFFFF>;
 };

 ipa_hw: qcom,ipa@1e00000 {
  compatible = "qcom,ipa";
  mboxes = <&qmp_aop 0>;
  reg =
   <0x1e00000 0x84000>,
   <0x1e04000 0x23000>;
  reg-names = "ipa-base", "gsi-base";
  interrupts =
   <0 311 4>,
   <0 432 4>;
  interrupt-names = "ipa-irq", "gsi-irq";
  qcom,ipa-hw-ver = <17>;
  qcom,ipa-hw-mode = <0>;
  qcom,platform-type = <2>;
  qcom,ee = <0>;
  qcom,use-ipa-tethering-bridge;
  qcom,mhi-event-ring-id-limits = <9 11>;
  qcom,modem-cfg-emb-pipe-flt;
  qcom,ipa-wdi3-over-gsi;
  qcom,arm-smmu;
  qcom,smmu-fast-map;
  qcom,bandwidth-vote-for-ipa;
  qcom,use-64-bit-dma-mask;
  qcom,ipa-endp-delay-wa;
  qcom,msm-bus,name = "ipa";
  qcom,msm-bus,num-cases = <5>;
  qcom,msm-bus,num-paths = <5>;
  qcom,msm-bus,vectors-KBps =

  <90 770 0 0>,
  <129 512 0 0>,
  <90 585 0 0>,
  <1 676 0 0>,
  <143 777 0 0>,


  <90 770 150000 600000>,
  <129 512 150000 1804000>,
  <90 585 75000 300000>,
  <1 676 0 76800>,
  <143 777 0 150>,


  <90 770 625000 1200000>,
  <129 512 625000 3072000>,
  <90 585 312500 700000>,
  <1 676 0 150000>,
  <143 777 0 240>,


  <90 770 1250000 2400000>,
  <129 512 1250000 6220800>,
  <90 585 625000 1500000>,
  <1 676 0 400000>,
  <143 777 0 466>,


  <90 770 2000000 3500000>,
  <129 512 2000000 7219200>,
  <90 585 1000000 1920000>,
  <1 676 0 400000>,
  <143 777 0 533>;

  qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL",
   "TURBO";
  qcom,throughput-threshold = <600 2500 5000>;
  qcom,scaling-exceptions = "wdi", "0", "600", "1200",
   "USB DPL", "0", "2500", "5000", "ODL", "0",
   "2500", "5000";

  qcom,entire-ipa-block-size = <0x100000>;
  qcom,register-collection-on-crash;
  qcom,testbus-collection-on-crash;
  qcom,non-tn-collection-on-crash;
  qcom,ram-collection-on-crash;
  qcom,secure-debug-check-action = <0>;

  ipa_smmu_ap: ipa_smmu_ap {
   compatible = "qcom,ipa-smmu-ap-cb";
   iommus = <&apps_smmu 0x5C0 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,additional-mapping =

    <0x146BD000 0x146BD000 0x2000>;
   dma-coherent;
   qcom,iommu-dma = "fastmap";
  };

  ipa_smmu_wlan: ipa_smmu_wlan {
   compatible = "qcom,ipa-smmu-wlan-cb";
   iommus = <&apps_smmu 0x5C1 0x0>;
   qcom,iommu-dma = "fastmap";
   dma-coherent;
  };

  ipa_smmu_uc: ipa_smmu_uc {
   compatible = "qcom,ipa-smmu-uc-cb";
   iommus = <&apps_smmu 0x5C2 0x0>;
   qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
   qcom,iommu-dma = "fastmap";
  };

  ipa_smmu_11ad: ipa_smmu_11ad {
   compatible = "qcom,ipa-smmu-11ad-cb";
   iommus = <&apps_smmu 0x5C3 0x0>;
   dma-coherent;
   qcom,shared-cb;
   qcom,iommu-group = <&wil6210_pci_iommu_group>;
  };
 };

 qcom,glink {
  compatible = "qcom,glink";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  glink_npu: npu {
   qcom,remote-pid = <10>;
   transport = "smem";
   mboxes = <&msm_npu 7
      0>;
   mbox-names = "npu_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <7
          0
          1>;

   label = "npu";
   qcom,glink-label = "npu";

   qcom,npu_qrtr {
    qcom,net-id = <1>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,npu_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_cdsp>;
   };
  };

  glink_adsp: adsp {
   qcom,remote-pid = <2>;
   transport = "smem";
   mboxes = <&ipcc_mproc 3
      0>;
   mbox-names = "adsp_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <3
          0
          1>;

   label = "adsp";
   qcom,glink-label = "lpass";

   qcom,adsp_qrtr {
    qcom,net-id = <2>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,apr_tal_rpmsg {
    qcom,glink-channels = "apr_audio_svc";
    qcom,intents = <0x200 20>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,adsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_slpi>,
          <&glink_cdsp>;
   };
  };

  glink_slpi: dsps {
   qcom,remote-pid = <3>;
   transport = "smem";
   mboxes = <&ipcc_mproc 4
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <4
          0
          1>;

   label = "slpi";
   qcom,glink-label = "dsps";

   qcom,slpi_qrtr {
    qcom,net-id = <2>;
    qcom,glink-channels = "IPCRTR";
    qcom,low-latency;
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,slpi_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_cdsp>;
   };
  };

  glink_cdsp: cdsp {
   qcom,remote-pid = <5>;
   transport = "smem";
   mboxes = <&ipcc_mproc 6
      0>;
   mbox-names = "dsps_smem";
   interrupt-parent = <&ipcc_mproc>;
   interrupts = <6
          0
          1>;

   label = "cdsp";
   qcom,glink-label = "cdsp";

   qcom,cdsp_qrtr {
    qcom,net-id = <1>;
    qcom,glink-channels = "IPCRTR";
    qcom,intents = <0x800 5
      0x2000 3
      0x4400 2>;
   };

   qcom,msm_fastrpc_rpmsg {
    compatible = "qcom,msm-fastrpc-rpmsg";
    qcom,glink-channels = "fastrpcglink-apps-dsp";
    qcom,intents = <0x64 64>;
   };

   qcom,msm_cdsprm_rpmsg {
    compatible = "qcom,msm-cdsprm-rpmsg";
    qcom,glink-channels = "cdsprmglink-apps-dsp";
    qcom,intents = <0x20 12>;

    qcom,cdsp-cdsp-l3-gov {
     compatible = "qcom,cdsp-l3";
     qcom,target-dev = <&cdsp_l3>;
    };

    msm_cdsp_rm: qcom,msm_cdsp_rm {
     compatible = "qcom,msm-cdsp-rm";
     qcom,qos-latency-us = <44>;
     qcom,qos-maxhold-ms = <20>;
     qcom,compute-cx-limit-en;
     qcom,compute-priority-mode = <2>;
     #cooling-cells = <2>;
    };

    msm_hvx_rm: qcom,msm_hvx_rm {
     compatible = "qcom,msm-hvx-rm";
     #cooling-cells = <2>;
    };
   };

   qcom,cdsp_glink_ssr {
    qcom,glink-channels = "glink_ssr";
    qcom,notify-edges = <&glink_adsp>,
          <&glink_slpi>,
          <&glink_npu>;
   };
  };

  glink_spss: spss {
   qcom,remote-pid = <8>;
   transport = "spss";
   mboxes = <&sp_scsr 0>;
   mbox-names = "spss_spss";
   interrupt-parent = <&intsp>;
   interrupts = <0 0 4>;

   reg = <0x1885008 0x8>,
         <0x1885010 0x4>;
   reg-names = "qcom,spss-addr",
        "qcom,spss-size";

   label = "spss";
   qcom,glink-label = "spss";
  };
 };

 qmp_aop: qcom,qmp-aop@c300000 {
  compatible = "qcom,qmp-mbox";
  mboxes = <&ipcc_mproc 0
     0>;
  mbox-names = "aop_qmp";
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <0
         0
         1>;
  reg = <0xc300000 0x1000>;
  reg-names = "msgram";

  label = "aop";
  qcom,early-boot;
  priority = <0>;
  mbox-desc-offset = <0x0>;
  #mbox-cells = <1>;
 };

 aop-msg-client {
  compatible = "qcom,debugfs-qmp-client";
  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";
 };

 eud: qcom,msm-eud@ff0000 {
  compatible = "qcom,msm-eud";
  interrupt-names = "eud_irq";
  interrupt-parent = <&pdc>;
  interrupts = <11 4>;
  reg = <0x088E0000 0x2000>,
   <0x088E2000 0x1000>;
  reg-names = "eud_base", "eud_mode_mgr2";
  qcom,secure-eud-en;
  qcom,eud-clock-vote-req;
  clocks = <&clock_gcc 42>;
  clock-names = "eud_ahb2phy_clk";
  status = "ok";
 };

 qcom,lpass@17300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x17300000 0x00100>;

  vdd_cx-supply = <&L11A_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 0>;
  vdd_mx-supply = <&L4A_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx","vdd_mx";

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,ssctl-instance-id = <0x14>;
  qcom,firmware-name = "adsp";
  memory-region = <&pil_adsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;


  interrupts-extended = <&pdc 6 4>,
    <&adsp_smp2p_in 0 0>,
    <&adsp_smp2p_in 2 0>,
    <&adsp_smp2p_in 1 0>,
    <&adsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&adsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "adsp-pil";
 };

 qcom,turing@8300000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x8300000 0x100000>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <18>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <601>;
  qcom,sysmon-id = <7>;
  qcom,ssctl-instance-id = <0x17>;
  qcom,firmware-name = "cdsp";
  memory-region = <&pil_cdsp_mem>;
  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,msm-bus,name = "pil-cdsp";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <154 10070 0 0>,
   <154 10070 0 1>;


  interrupts-extended = <&intc 0 578 4>,
    <&cdsp_smp2p_in 0 0>,
    <&cdsp_smp2p_in 2 0>,
    <&cdsp_smp2p_in 1 0>,
    <&cdsp_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&cdsp_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "cdsp-pil";
 };

 qcom,venus@aab0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xaab0000 0x2000>;

  vdd-supply = <&mvs0c_gdsc>;
  qcom,proxy-reg-names = "vdd";
  qcom,complete-ramdump;

  clocks = <&clock_videocc 15>,
   <&clock_videocc 5>,
   <&clock_videocc 0>;
  clock-names = "xo", "core", "ahb";
  qcom,proxy-clock-names = "xo", "core", "ahb";

  qcom,core-freq = <200000000>;
  qcom,ahb-freq = <200000000>;

  qcom,pas-id = <9>;
  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <63 512 0 0>,
   <63 512 0 304000>;
  qcom,proxy-timeout-ms = <100>;
  qcom,firmware-name = "venus";
  memory-region = <&pil_video_mem>;
 };


 qcom,spss@1880000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x188101c 0x4>,
        <0x1881024 0x4>,
        <0x1881028 0x4>,
        <0x188103c 0x4>,
        <0x1882014 0x4>;
  reg-names = "sp2soc_irq_status", "sp2soc_irq_clr",
       "sp2soc_irq_mask", "rmb_err", "rmb_err_spare2";
  interrupts = <0 352 1>;

  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  vdd_mx-supply = <&VDD_MX_LEVEL>;
  vdd_mx-uV = <384 100000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";
  qcom,pil-generic-irq-handler;
  status = "ok";

  qcom,signal-aop;
  qcom,complete-ramdump;

  qcom,pas-id = <14>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,firmware-name = "spss";
  memory-region = <&pil_spss_mem>;
  qcom,spss-scsr-bits = <24 25>;

  qcom,extra-size = <4096>;

  mboxes = <&qmp_aop 0>;
  mbox-names = "spss-pil";
 };

 qcom,cvpss@abb0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xabb0000 0x2000>;
  status = "ok";
  qcom,pas-id = <26>;
  qcom,firmware-name = "cvpss";

  memory-region = <&pil_cvp_mem>;
 };

 qcom,npu@9800000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x9800000 0x800000>;

  status = "ok";
  qcom,pas-id = <23>;
  qcom,firmware-name = "npu";
  memory-region = <&pil_npu_mem>;


  qcom,smem-states = <&npu_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";
 };

 qcom,smp2p_sleepstate {
  compatible = "qcom,smp2p-sleepstate";
  qcom,smem-states = <&sleepstate_smp2p_out 0>;
  interrupt-parent = <&sleepstate_smp2p_in>;
  interrupts = <0 0>;
  interrupt-names = "smp2p-sleepstate-in";
 };

 qcom,msm-cdsp-loader {
  compatible = "qcom,cdsp-loader";
  qcom,proc-img-to-load = "cdsp";
 };

 qcom,msm-adsprpc-mem {
  compatible = "qcom,msm-adsprpc-mem-region";
  memory-region = <&adsp_mem>;
  restrict-access;
 };

 msm_fastrpc: qcom,msm_fastrpc {
  compatible = "qcom,msm-fastrpc-compute";
  qcom,adsp-remoteheap-vmid = <22 37>;
  qcom,fastrpc-adsp-audio-pdr;
  qcom,fastrpc-adsp-sensors-pdr;
  qcom,rpc-latency-us = <235>;
  qcom,qos-cores = <0 1 2 3>;
  qcom,secure-domains = <0x07>;

  qcom,msm_fastrpc_compute_cb1 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1001 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb2 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1002 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb3 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1003 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb4 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1004 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb5 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1005 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb6 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1006 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb7 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1007 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb8 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   iommus = <&apps_smmu 0x1008 0x0460>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb9 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "cdsprpc-smd";
   qcom,secure-context-bank;
   iommus = <&apps_smmu 0x1009 0x0460>;
   qcom,iommu-dma-addr-pool = <0x60000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   qcom,iommu-vmid = <0xA>;
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb10 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1803 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb11 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1804 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb12 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "adsprpc-smd";
   iommus = <&apps_smmu 0x1805 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb13 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0541 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb14 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0542 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   dma-coherent;
  };

  qcom,msm_fastrpc_compute_cb15 {
   compatible = "qcom,msm-fastrpc-compute-cb";
   label = "sdsprpc-smd";
   iommus = <&apps_smmu 0x0543 0x0>;
   qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
   qcom,iommu-faults = "stall-disable", "HUPCF";
   shared-cb = <4>;
   dma-coherent;
  };
 };

 qcom_cedev: qcedev@1de0000 {
  compatible = "qcom,qcedev";
  reg = <0x1de0000 0x20000>,
   <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <3>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,bam-ee = <0>;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <125 512 0 0>,
    <125 512 393600 393600>;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0586 0x0011>,
    <&apps_smmu 0x0596 0x0011>;
  qcom,iommu-dma = "atomic";

  qcom_cedev_ns_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "ns_context";
   iommus = <&apps_smmu 0x592 0>,
     <&apps_smmu 0x598 0>,
     <&apps_smmu 0x599 0>,
     <&apps_smmu 0x59F 0>;
  };

  qcom_cedev_s_cb {
   compatible = "qcom,qcedev,context-bank";
   label = "secure_context";
   iommus = <&apps_smmu 0x593 0>,
     <&apps_smmu 0x59C 0>,
     <&apps_smmu 0x59D 0>,
     <&apps_smmu 0x59E 0>;
   qcom,iommu-vmid = <0x9>;
   qcom,secure-context-bank;
  };
 };

 qcom_crypto: qcrypto@1de0000 {
  compatible = "qcom,qcrypto";
  reg = <0x1de0000 0x20000>,
    <0x1dc4000 0x24000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 272 4>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,bam-ee = <0>;
  qcom,ce-hw-shared;
  qcom,clk-mgmt-sus-res;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <125 512 0 0>,
   <125 512 393600 393600>;
  qcom,use-sw-aes-cbc-ecb-ctr-algo;
  qcom,use-sw-aes-xts-algo;
  qcom,use-sw-aes-ccm-algo;
  qcom,use-sw-ahash-algo;
  qcom,use-sw-aead-algo;
  qcom,use-sw-hmac-algo;
  qcom,smmu-s1-enable;
  qcom,no-clock-support;
  iommus = <&apps_smmu 0x0584 0x0011>,
    <&apps_smmu 0x0594 0x0011>;
  qcom,iommu-dma = "atomic";
 };

 qcom_msmhdcp: qcom,msm_hdcp {
  compatible = "qcom,msm-hdcp";
 };

 mem_dump {
  compatible = "qcom,mem-dump";
  memory-region = <&dump_mem>;

  c0_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x0>;
  };

  c100_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x1>;
  };

  c200_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x2>;
  };

  c300_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x3>;
  };

  c400_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x4>;
  };

  c500_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x5>;
  };

  c600_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x6>;
  };

  c700_context {
   qcom,dump-size = <0x800>;
   qcom,dump-id = <0x7>;
  };

  c0_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x130>;
  };

  c100_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x131>;
  };

  c200_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x132>;
  };

  c300_scandump {
   qcom,dump-size = <0x10100>;
   qcom,dump-id = <0x133>;
  };

  c400_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x134>;
  };

  c500_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x135>;
  };

  c600_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x136>;
  };

  c700_scandump {
   qcom,dump-size = <0x1a4c0>;
   qcom,dump-id = <0x137>;
  };

  cpuss_reg {
   qcom,dump-size = <0x30000>;
   qcom,dump-id = <0xef>;
  };

  l1_icache0 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x60>;
  };

  l1_icache100 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x61>;
  };

  l1_icache200 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x62>;
  };

  l1_icache300 {
   qcom,dump-size = <0x10800>;
   qcom,dump-id = <0x63>;
  };

  l1_icache400 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x64>;
  };

  l1_icache500 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x65>;
  };

  l1_icache600 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x66>;
  };

  l1_icache700 {
   qcom,dump-size = <0x26000>;
   qcom,dump-id = <0x67>;
  };

  l1_dcache0 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x80>;
  };

  l1_dcache100 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x81>;
  };

  l1_dcache200 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x82>;
  };

  l1_dcache300 {
   qcom,dump-size = <0x9000>;
   qcom,dump-id = <0x83>;
  };

  l1_dcache400 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x84>;
  };

  l1_dcache500 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x85>;
  };

  l1_dcache600 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x86>;
  };

  l1_dcache700 {
   qcom,dump-size = <0x1A000>;
   qcom,dump-id = <0x87>;
  };

  l1_itlb400 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x24>;
  };

  l1_itlb500 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x25>;
  };

  l1_itlb600 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x26>;
  };

  l1_itlb700 {
   qcom,dump-size = <0x300>;
   qcom,dump-id = <0x27>;
  };

  l1_dtlb400 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x44>;
  };

  l1_dtlb500 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x45>;
  };

  l1_dtlb600 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x46>;
  };

  l1_dtlb700 {
   qcom,dump-size = <0x480>;
   qcom,dump-id = <0x47>;
  };

  l2_cache400 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc4>;
  };

  l2_cache500 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc5>;
  };

  l2_cache600 {
   qcom,dump-size = <0x68000>;
   qcom,dump-id = <0xc6>;
  };

  l2_cache700 {
   qcom,dump-size = <0xD0000>;
   qcom,dump-id = <0xc7>;
  };

  l2_tlb0 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x120>;
  };

  l2_tlb100 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x121>;
  };

  l2_tlb200 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x122>;
  };

  l2_tlb300 {
   qcom,dump-size = <0x6000>;
   qcom,dump-id = <0x123>;
  };

  l2_tlb400 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x124>;
  };

  l2_tlb500 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x125>;
  };

  l2_tlb600 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x126>;
  };

  l2_tlb700 {
   qcom,dump-size = <0x7800>;
   qcom,dump-id = <0x127>;
  };

  gemnoc {
   qcom,dump-size = <0x100000>;
   qcom,dump-id = <0x162>;
  };

  mhm_scan {
   qcom,dump-size = <0x20000>;
   qcom,dump-id = <0x161>;
  };

  rpmh {
   qcom,dump-size = <0x2000000>;
   qcom,dump-id = <0xec>;
  };

  rpm_sw {
   qcom,dump-size = <0x28000>;
   qcom,dump-id = <0xea>;
  };

  pmic {
   qcom,dump-size = <0x80000>;
   qcom,dump-id = <0xe4>;
  };

  fcm {
   qcom,dump-size = <0x8400>;
   qcom,dump-id = <0xee>;
  };

  etf_swao {
   qcom,dump-size = <0x10000>;
   qcom,dump-id = <0xf1>;
  };

  etr_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x100>;
  };

  etfswao_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x102>;
  };

  misc_data {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0xe8>;
  };

  etf_slpi {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf3>;
  };

  etfslpi_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x103>;
  };

  etf_lpass {
   qcom,dump-size = <0x4000>;
   qcom,dump-id = <0xf4>;
  };

  etflpass_reg {
   qcom,dump-size = <0x1000>;
   qcom,dump-id = <0x104>;
  };

  osm_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x163>;
  };

  pcu_reg {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x164>;
  };

  fsm_data {
   qcom,dump-size = <0x400>;
   qcom,dump-id = <0x165>;
  };
 };

 qcom_tzlog: tz-log@146bf720 {
  compatible = "qcom,tz-log";
  reg = <0x146bf720 0x3000>;
  qcom,hyplog-enabled;
  hyplog-address-offset = <0x410>;
  hyplog-size-offset = <0x414>;
 };

 qcom,ssc@5c00000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0x5c00000 0x4000>;

  vdd_cx-supply = <&L11A_LEVEL>;
  qcom,vdd_cx-uV-uA = <384 0>;
  vdd_mx-supply = <&L4A_LEVEL>;
  qcom,vdd_mx-uV-uA = <384 0>;
  qcom,proxy-reg-names = "vdd_cx", "vdd_mx";

  clocks = <&clock_rpmh 0>;
  clock-names = "xo";
  qcom,proxy-clock-names = "xo";

  qcom,pas-id = <12>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <424>;
  qcom,sysmon-id = <3>;
  qcom,ssctl-instance-id = <0x16>;
  qcom,firmware-name = "slpi";
  status = "ok";
  memory-region = <&pil_slpi_mem>;
  qcom,complete-ramdump;
  qcom,signal-aop;


  interrupts-extended = <&pdc 9 4>,
    <&dsps_smp2p_in 0 0>,
    <&dsps_smp2p_in 2 0>,
    <&dsps_smp2p_in 1 0>,
    <&dsps_smp2p_in 3 0>;

  interrupt-names = "qcom,wdog",
    "qcom,err-fatal",
    "qcom,proxy-unvote",
    "qcom,err-ready",
    "qcom,stop-ack";


  qcom,smem-states = <&dsps_smp2p_out 0>;
  qcom,smem-state-names = "qcom,force-stop";

  mboxes = <&qmp_aop 0>;
  mbox-names = "slpi-pil";
 };

 ssc_sensors: qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
  status = "ok";
  qcom,firmware-name = "slpi";
 };

 qcom_smcinvoke: smcinvoke@87900000 {
  compatible = "qcom,smcinvoke";
  reg = <0x87900000 0x2200000>;
  reg-names = "secapp-region";
 };

 tsens0: tsens@c222000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc222000 0x4>,
   <0xc263000 0x1ff>;
  reg-names = "tsens_srot_physical",
    "tsens_tm_physical";
  interrupts = <0 506 4>,
    <0 508 4>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  tsens-reinit-wa;
  #thermal-sensor-cells = <1>;
 };

 tsens1: tsens@c223000 {
  compatible = "qcom,tsens24xx";
  reg = <0xc223000 0x4>,
   <0xc265000 0x1ff>;
  reg-names = "tsens_srot_physical",
   "tsens_tm_physical";
  interrupts = <0 507 4>,
    <0 509 4>;
  interrupt-names = "tsens-upper-lower", "tsens-critical";
  tsens-reinit-wa;
  #thermal-sensor-cells = <1>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x400000>;
 };

 qcom,mpm2-sleep-counter@c221000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xc221000 0x1000>;
  clock-frequency = <32768>;
 };

 gpi_dma0: qcom,gpi-dma@900000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x900000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 244 4>,
        <0 245 4>,
        <0 246 4>,
        <0 247 4>,
        <0 248 4>,
        <0 249 4>,
        <0 250 4>,
        <0 251 4>,
        <0 252 4>,
        <0 253 4>,
        <0 254 4>,
        <0 255 4>,
        <0 256 4>;
  qcom,max-num-gpii = <15>;
  qcom,gpii-mask = <0x7ff>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x1000>;
  iommus = <&apps_smmu 0x5b6 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 gpi_dma1: qcom,gpi-dma@a00000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0xa00000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 279 4>,
        <0 280 4>,
        <0 281 4>,
        <0 282 4>,
        <0 283 4>,
        <0 284 4>,
        <0 293 4>,
        <0 294 4>,
        <0 295 4>,
        <0 296 4>;
  qcom,max-num-gpii = <10>;
  qcom,gpii-mask = <0x3f>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x6000>;
  iommus = <&apps_smmu 0x56 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 gpi_dma2: qcom,gpi-dma@800000 {
  #dma-cells = <5>;
  compatible = "qcom,gpi-dma";
  reg = <0x800000 0x70000>;
  reg-names = "gpi-top";
  interrupts = <0 588 4>,
        <0 589 4>,
        <0 590 4>,
        <0 591 4>,
        <0 592 4>,
        <0 593 4>,
        <0 594 4>,
        <0 595 4>,
        <0 596 4>,
        <0 597 4>;
  qcom,max-num-gpii = <10>;
  qcom,gpii-mask = <0x3f>;
  qcom,ev-factor = <2>;
  qcom,gpi-ee-offset = <0x6000>;
  iommus = <&apps_smmu 0x76 0x0>;
  qcom,smmu-cfg = <0x1>;
  qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
  status = "ok";
 };

 wlan: qcom,cnss-qca6390@b0000000 {
  compatible = "qcom,cnss-qca6390";
  reg = <0xb0000000 0x10000>,
        <0xb2e5510 0x5c0>;
  reg-names = "smmu_iova_ipa", "tcs_cmd";
  wlan-en-gpio = <&tlmm 20 0>;
  qcom,bt-en-gpio = <&tlmm 21 0>;
  qcom,sw-ctrl-gpio = <&tlmm 124 0>;
  pinctrl-names = "wlan_en_active", "wlan_en_sleep";
  pinctrl-0 = <&cnss_wlan_en_active>;
  pinctrl-1 = <&cnss_wlan_en_sleep>;
  qcom,wlan-rc-num = <0>;
  qcom,wlan-ramdump-dynamic = <0x420000>;
  qcom,smmu-s1-enable;
  qcom,converged-dt;
  cnss-daemon-support;
  qcom,cmd_db_name = "smpf2";
  use-nv-mac;
  qcom,set-wlaon-pwr-ctrl;
  cnss-enable-self-recovery;

  qcom,msm-bus,name = "msm-cnss";
  qcom,msm-bus,num-cases = <7>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =

  <45 512 0 0>,

  <45 512 2250 1600000>,

  <45 512 7500 1600000>,

  <45 512 30000 1804800>,

  <45 512 100000 1804800>,

  <45 512 175000 6220800>,

  <45 512 7500 2188800>;

  vdd-wlan-aon-supply = <&pm8150_s6>;
  qcom,vdd-wlan-aon-config = <950000 950000 0 0 1>;
  vdd-wlan-dig-supply = <&pm8009_s2>;
  qcom,vdd-wlan-dig-config = <950000 952000 0 0 1>;
  vdd-wlan-io-supply = <&pm8150_s4>;
  qcom,vdd-wlan-io-config = <1800000 1800000 0 0 1>;
  vdd-wlan-rfa1-supply = <&pm8150_s5>;
  qcom,vdd-wlan-rfa1-config = <1900000 1900000 0 0 1>;
  vdd-wlan-rfa2-supply = <&pm8150a_s8>;
  qcom,vdd-wlan-rfa2-config = <1350000 1350000 0 0 1>;

  mhi,max-channels = <30>;
  mhi,timeout = <10000>;
  mhi,buffer-len = <0x8000>;
  mhi,m2-no-db-access;

  mhi_channels {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x14>;
    mhi,auto-queue;
    mhi,auto-start;
   };
  };

  mhi_events {
   mhi_event@0 {
    mhi,num-elements = <32>;
    mhi,intmod = <0>;
    mhi,msi = <1>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <32>;
    mhi,intmod = <1>;
    mhi,msi = <0>;
    mhi,priority = <2>;
    mhi,brstmode = <2>;
    mhi,data-type = <3>;
   };
  };

  mhi_devices {
   mhi_qrtr {
    mhi,chan = "IPCR";
    qcom,net-id = <0>;
    qcom,low-latency;
    mhi,early-notify;
   };
  };
 };

 wil6210: qcom,wil6210 {
  compatible = "qcom,wil6210";
  qcom,pcie-parent = <&pcie1>;
  pinctrl-names = "default";
  pinctrl-0 = <&wil6210_refclk_en_pin>;
  qcom,msm-bus,name = "wil6210";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <100 512 0 0>,
   <100 512 600000 800000>,
   <100 512 1300000 1300000>;
  qcom,use-ext-supply;
  vdd-ldo-supply = <&pm8150_l15>;
  vddio-supply = <&pm8150_s5>;
  qcom,use-ext-clocks;
  clocks = <&clock_rpmh 8>;
  clock-names = "rf_clk";
  qcom,keep-radio-on-during-sleep;
  qcom,use-ap-power-save;
  status = "disabled";
 };

 tspp: msm_tspp@8880000 {
  compatible = "qcom,msm_tspp";
  reg = <0x088a7000 0x200>,
        <0x088a8000 0x200>,
        <0x088a9000 0x1000>,
        <0x08884000 0x23000>;
  reg-names = "MSM_TSIF0_PHYS",
   "MSM_TSIF1_PHYS",
   "MSM_TSPP_PHYS",
   "MSM_TSPP_BAM_PHYS";
  interrupts = <0 121 4>,
   <0 119 4>,
   <0 120 4>,
   <0 122 4>;
  interrupt-names = "TSIF_TSPP_IRQ",
   "TSIF0_IRQ",
   "TSIF1_IRQ",
   "TSIF_BAM_IRQ";

  clock-names = "iface_clk", "ref_clk";
  clocks = <&clock_gcc 145>,
   <&clock_gcc 147>;

  qcom,msm-bus,name = "tsif";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <82 512 0 0>,
    <82 512 12288 24576>;


  pinctrl-names = "disabled",
   "tsif0-mode1", "tsif0-mode2",
   "tsif1-mode1", "tsif1-mode2",
   "dual-tsif-mode1", "dual-tsif-mode2";

  pinctrl-0 = <>;
  pinctrl-1 = <&tsif0_signals_active>;
  pinctrl-2 = <&tsif0_signals_active
   &tsif0_sync_active>;
  pinctrl-3 = <&tsif1_signals_active>;
  pinctrl-4 = <&tsif1_signals_active
   &tsif1_sync_active>;
  pinctrl-5 = <&tsif0_signals_active
   &tsif1_signals_active>;
  pinctrl-6 = <&tsif0_signals_active
   &tsif0_sync_active
   &tsif1_signals_active
   &tsif1_sync_active>;

  memory-region = <&qseecom_mem>;
  iommus = <&apps_smmu 0xA0 0x00>;
  qcom,iommu-dma-addr-pool = <0x10000000 0x40000000>;
  qcom,smmu-s1-enable;
 };

 demux {
  compatible = "qcom,demux";
 };

 qfprom: qfprom@780000 {
  compatible = "qcom,qfprom";
  reg = <0x00780000 0x5000>;
  #address-cells = <1>;
  #size-cells = <1>;
  read-only;
  ranges;

  gpu_lm_efuse: gpu_lm_efuse@45c8 {
   reg = <0x45c8 0x4>;
  };

  gpu_speed_bin: gpu_speed_bin@419b {
   reg = <0x419b 0x1>;
   bits = <5 3>;
  };

  thermal_speed_bin: thermal-speed-bin@1a2 {
   reg = <0x1a2 0x1>;
   bits = <7 1>;
  };
 };
};

# 1 "arch/arm64/boot/dts/vendor/qcom/kona-regulators.dtsi" 1



&apps_rsc {

 rpmh-regulator-mxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mx.lvl";
  pm8150a_s3_mmcx_sup_level-parent-supply =
      <&VDD_CX_MMCX_SUPPLY_LEVEL>;

  VDD_MX_LEVEL: S3C_LEVEL:
  pm8150a_s3_level: regulator-pm8150a-s3-level {
   regulator-name = "pm8150a_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };

  VDD_MX_LEVEL_AO: S3C_LEVEL_AO:
  pm8150a_s3_level_ao: regulator-pm8150a-s3-level-ao {
   regulator-name = "pm8150a_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };

  VDD_MX_MMCX_SUPPLY_LEVEL: regulator-pm8150a-s3-mmcx-sup-level {
   regulator-name = "pm8150a_s3_mmcx_sup_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
  };
 };


 rpmh-regulator-cxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "cx.lvl";
  pm8150_s3_level-parent-supply = <&VDD_MX_LEVEL>;
  pm8150_s3_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;
  proxy-supply = <&VDD_CX_MMCX_SUPPLY_LEVEL>;

  VDD_CX_LEVEL: S3A_LEVEL:
  pm8150_s3_level: regulator-pm8150-s3-level {
   regulator-name = "pm8150_s3_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_LEVEL_AO: S3A_LEVEL_AO:
  pm8150_s3_level_ao: regulator-pm8150-s3-level-ao {
   regulator-name = "pm8150_s3_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <16>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  VDD_CX_MMCX_SUPPLY_LEVEL: regulator-pm8150-s3-mmcx-sup-level {
   regulator-name = "pm8150_s3_mmcx_sup_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <48>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level =
    <48>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage
    = <384
       65535>;
  };
 };

 rpmh-regulator-smpa4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa4";
  S4A: pm8150_s4: regulator-pm8150-s4 {
   regulator-name = "pm8150_s4";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1920000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-smpa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa5";
  S5A: pm8150_s5: regulator-pm8150-s5 {
   regulator-name = "pm8150_s5";
   qcom,set = <3>;
   regulator-min-microvolt = <1824000>;
   regulator-max-microvolt = <2040000>;
   qcom,init-voltage = <1824000>;
  };
 };

 rpmh-regulator-smpa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpa6";
  S6A: pm8150_s6: regulator-pm8150-s6 {
   regulator-name = "pm8150_s6";
   qcom,set = <3>;
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1128000>;
   qcom,init-voltage = <600000>;
  };
 };

 rpmh-regulator-ldoa2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L2A: pm8150_l2: regulator-pm8150-l2 {
   regulator-name = "pm8150_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   qcom,init-voltage = <3072000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3A: pm8150_l3: regulator-pm8150-l3 {
   regulator-name = "pm8150_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <928000>;
   regulator-max-microvolt = <932000>;
   qcom,init-voltage = <928000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lmxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lmx.lvl";
  L4A_LEVEL: pm8150_l4_level: regulator-pm8150-l4-level {
   regulator-name = "pm8150_l4_level";
   qcom,set = <3>;
   regulator-min-microvolt =
    <16>;
   regulator-max-microvolt =
    <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-ldoa5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm8150_l5>;
  L5A: pm8150_l5: regulator-pm8150-l5 {
   regulator-name = "pm8150_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <4>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <100000>;
  };

  L5A_AO: pm8150_l5_ao: regulator-pm8150-l5-ao {
   regulator-name = "pm8150_l5_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l5-so {
   regulator-name = "pm8150_l5_so";
   qcom,set = <2>;
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   qcom,init-voltage = <880000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L6A: pm8150_l6: regulator-pm8150-l6 {
   regulator-name = "pm8150_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L7A: pm8150_l7: regulator-pm8150-l7 {
   regulator-name = "pm8150_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1704000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1704000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  proxy-supply = <&pm8150_l9>;
  L9A: pm8150_l9: regulator-pm8150-l9 {
   regulator-name = "pm8150_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <4>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <100000>;
  };
 };

 rpmh-regulator-ldoa10 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10A: pm8150_l10: regulator-pm8150-l10 {
   regulator-name = "pm8150_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-lcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "lcx.lvl";
  L11A_LEVEL: pm8150_l11_level: regulator-pm8150-l11-level {
   regulator-name = "pm8150_l11_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-ldoa12 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa12";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L12A: pm8150_l12: regulator-pm8150-l12 {
   regulator-name = "pm8150_l12";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  L12A_AO: pm8150_l12_ao: regulator-pm8150-l12-ao {
   regulator-name = "pm8150_l12_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };

  regulator-pm8150-l12-so {
   regulator-name = "pm8150_l12_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
   qcom,init-enable = <0>;
  };
 };

 rpmh-regulator-ldoa13 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa13";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L13A: pm8150_l13: regulator-pm8150-l13 {
   regulator-name = "pm8150_l13";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa14 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa14";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  proxy-supply = <&pm8150_l14>;
  L14A: pm8150_l14: regulator-pm8150-l14 {
   regulator-name = "pm8150_l14";
   qcom,set = <3>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <62000>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa15 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa15";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L15A: pm8150_l15: regulator-pm8150-l15 {
   regulator-name = "pm8150_l15";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa16 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa16";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L16A: pm8150_l16: regulator-pm8150-l16 {
   regulator-name = "pm8150_l16";
   qcom,set = <3>;
   regulator-min-microvolt = <3024000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <3024000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa17 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa17";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L17A: pm8150_l17: regulator-pm8150-l17 {
   regulator-name = "pm8150_l17";
   qcom,set = <3>;
   regulator-min-microvolt = <2496000>;
   regulator-max-microvolt = <3008000>;
   qcom,init-voltage = <2496000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoa18 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoa18";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L18A: pm8150_l18: regulator-pm8150-l18 {
   regulator-name = "pm8150_l18";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <920000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };


 rpmh-regulator-gfxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "gfx.lvl";
  VDD_GFX_LEVEL: S1C_LEVEL:
  pm8150a_s1_level: regulator-pm8150a-s1-level {
   regulator-name = "pm8150a_s1_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };


 rpmh-regulator-mmcxlvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "mmcx.lvl";
  pm8150a_s4_level-parent-supply = <&VDD_MX_MMCX_SUPPLY_LEVEL>;
  pm8150a_s4_level_ao-parent-supply = <&VDD_MX_LEVEL_AO>;
  proxy-supply = <&VDD_MMCX_LEVEL>;

  VDD_MMCX_LEVEL: S4C_LEVEL:
  pm8150a_s4_level: regulator-pm8150a-s4-level {
   regulator-name = "pm8150a_s4_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
   qcom,min-dropout-voltage-level = <(-1)>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-voltage
    = <384
       65535>;
  };

  VDD_MMCX_LEVEL_AO: S4C_LEVEL_AO:
  pm8150a_s4_level_ao: regulator-pm8150a-s4-level-ao {
   regulator-name = "pm8150a_s4_level_ao";
   qcom,set = <1>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
   qcom,min-dropout-voltage-level = <(-1)>;
  };

  regulator-pm8150a-s4-level-so {
   regulator-name = "pm8150a_s4_level_so";
   qcom,set = <2>;
   regulator-min-microvolt
    = <64>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <64>;
  };
 };


 rpmh-regulator-ebilvl {
  compatible = "qcom,rpmh-arc-regulator";
  qcom,resource-name = "ebi.lvl";
  S6C_LEVEL: pm8150a_s6_level: regulator-pm8150a-s6-level {
   regulator-name = "pm8150a_s6_level";
   qcom,set = <3>;
   regulator-min-microvolt
    = <16>;
   regulator-max-microvolt
    = <65535>;
   qcom,init-voltage-level
    = <16>;
  };
 };

 rpmh-regulator-smpc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc7";
  S7C: pm8150a_s7: regulator-pm8150a-s7 {
   regulator-name = "pm8150a_s7";
   qcom,set = <3>;
   regulator-min-microvolt = <348000>;
   regulator-max-microvolt = <1000000>;
   qcom,init-voltage = <348000>;
  };
 };

 rpmh-regulator-smpc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpc8";
  qcom,regulator-type = "pmic5-hfsmps";
  qcom,supported-modes =
   <1
    3>;
  qcom,mode-threshold-currents = <0 200000>;
  S8C: pm8150a_s8: regulator-pm8150a-s8 {
   regulator-name = "pm8150a_s8";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1400000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <1>;
  };
 };

 rpmh-regulator-ldoc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc1";
  qcom,regulator-type = "pmic5-ldo";
  L1C: pm8150a_l1: regulator-pm8150a-l1 {
   regulator-name = "pm8150a_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-ldoc2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2C: pm8150a_l2: regulator-pm8150a-l2 {
   regulator-name = "pm8150a_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3C: pm8150a_l3: regulator-pm8150a-l3 {
   regulator-name = "pm8150a_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L4C: pm8150a_l4: regulator-pm8150a-l4 {
   regulator-name = "pm8150a_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L5C: pm8150a_l5: regulator-pm8150a-l5 {
   regulator-name = "pm8150a_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6C: pm8150a_l6: regulator-pm8150a-l6 {
   regulator-name = "pm8150a_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <1800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc7";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L7C: pm8150a_l7: regulator-pm8150a-l7 {
   regulator-name = "pm8150a_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <2856000>;
   regulator-max-microvolt = <3104000>;
   qcom,init-voltage = <2856000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc8 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc8";
  qcom,regulator-type = "pmic5-ldo";
  L8C: pm8150a_l8: regulator-pm8150a-l8 {
   regulator-name = "pm8150a_l8";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };

 rpmh-regulator-ldoc9 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc9";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L9C: pm8150a_l9: regulator-pm8150a-l9 {
   regulator-name = "pm8150a_l9";
   qcom,set = <3>;
   regulator-min-microvolt = <2704000>;
   regulator-max-microvolt = <2960000>;
   qcom,init-voltage = <2704000>;
   qcom,init-mode = <4>;
  };
 };

 rpmh-regulator-ldoc10 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc10";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L10C: pm8150a_l10: regulator-pm8150a-l10 {
   regulator-name = "pm8150a_l10";
   qcom,set = <3>;
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   qcom,init-voltage = <3000000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldoc11 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldoc11";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  proxy-supply = <&pm8150a_l11>;
  L11C: pm8150a_l11: regulator-pm8150a-l11 {
   regulator-name = "pm8150a_l11";
   qcom,set = <3>;
   qcom,proxy-consumer-enable;
   qcom,proxy-consumer-current = <857000>;
   regulator-min-microvolt = <3104000>;
   regulator-max-microvolt = <3304000>;
   qcom,init-voltage = <3104000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-bobc1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "bobc1";
  qcom,regulator-type = "pmic5-bob";
  qcom,supported-modes =
   <0
    2
    4>;
  qcom,mode-threshold-currents = <0 1000000 2000000>;
  qcom,send-defaults;

  BOB: pm8150a_bob: regulator-pm8150a-bob {
   regulator-name = "pm8150a_bob";
   qcom,set = <3>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   qcom,init-voltage = <3312000>;
   qcom,init-mode = <0>;
  };

  BOB_AO: pm8150a_bob_ao: regulator-pm8150a-bob-ao {
   regulator-name = "pm8150a_bob_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   qcom,init-voltage = <3008000>;
   qcom,init-mode = <3>;
  };
 };

 rpmh-regulator-smpf1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpf1";
  S1F: pm8009_s1: regulator-pm8009-s1 {
   regulator-name = "pm8009_s1";
   qcom,set = <3>;
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1300000>;
  };
 };

 rpmh-regulator-smpf2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "smpf2";
  S2F: pm8009_s2: regulator-pm8009-s2 {
   regulator-name = "pm8009_s2";
   qcom,set = <3>;
   regulator-min-microvolt = <512000>;
   regulator-max-microvolt = <1100000>;
   qcom,init-voltage = <512000>;
  };
 };

 rpmh-regulator-ldof1 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof1";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L1F: pm8009_l1: regulator-pm8009-l1 {
   regulator-name = "pm8009_l1";
   qcom,set = <3>;
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   qcom,init-voltage = <1104000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof2 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof2";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L2F: pm8009_l2: regulator-pm8009-l2 {
   regulator-name = "pm8009_l2";
   qcom,set = <3>;
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1104000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof3 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof3";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 30000>;
  L3F: pm8009_l3: regulator-pm8009-l3 {
   regulator-name = "pm8009_l3";
   qcom,set = <3>;
   regulator-min-microvolt = <1056000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof4 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof4";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L4F: pm8009_l4: regulator-pm8009-l4 {
   regulator-name = "pm8009_l4";
   qcom,set = <3>;
   regulator-min-microvolt = <1104000>;
   regulator-max-microvolt = <1104000>;
   qcom,init-voltage = <1104000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof5 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof5";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L5F: pm8009_l5: regulator-pm8009-l5 {
   regulator-name = "pm8009_l5";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof6 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof6";
  qcom,regulator-type = "pmic5-ldo";
  qcom,supported-modes =
   <2
    4>;
  qcom,mode-threshold-currents = <0 10000>;
  L6F: pm8009_l6: regulator-pm8009-l6 {
   regulator-name = "pm8009_l6";
   qcom,set = <3>;
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <3000000>;
   qcom,init-voltage = <2800000>;
   qcom,init-mode = <2>;
  };
 };

 rpmh-regulator-ldof7 {
  compatible = "qcom,rpmh-vrm-regulator";
  qcom,resource-name = "ldof7";
  qcom,regulator-type = "pmic5-ldo";
  L7F: pm8009_l7: regulator-pm8009-l7 {
   regulator-name = "pm8009_l7";
   qcom,set = <3>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };
 };
};

&soc {
 refgen: refgen-regulator@88e7000 {
  compatible = "qcom,refgen-kona-regulator";
  reg = <0x88e7000 0x84>;
  regulator-name = "refgen";
  regulator-enable-ramp-delay = <5>;
  proxy-supply = <&refgen>;
  qcom,proxy-consumer-enable;
 };
};
# 5137 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-bus.dtsi" 1


&soc {
 ad_hoc_bus: ad-hoc-bus {
  compatible = "qcom,msm-bus-device";
  reg = <0x016E0000 0x1f180>,
   <0x1700000 0x3d180>,
   <0x1500000 0x28000>,
   <0x90C0000 0x4200>,
   <0x9100000 0xae200>,
   <0x9100000 0xae200>,
   <0x1740000 0x1f080>,
   <0x1620000 0x1c200>,
   <0x1620000 0x40000>,
   <0x1700000 0x3d180>,
   <0x9990000 0x1600>;

  reg-names = "aggre1_noc-base", "aggre2_noc-base",
   "config_noc-base", "dc_noc-base",
   "mc_virt-base", "gem_noc-base",
   "mmss_noc-base", "system_noc-base",
   "ipa_virt-base", "compute_noc-base", "npu_noc-base";


  rsc_apps: rsc-apps {
   cell-id = <8000>;
   label = "apps_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };

  rsc_disp: rsc-disp {
   cell-id = <8001>;
   label = "disp_rsc";
   qcom,rsc-dev;
   qcom,req_state = <2>;
  };


  bcm_acv: bcm-acv {
   cell-id = <7038>;
   label = "ACV";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_alc: bcm-alc {
   cell-id = <7039>;
   label = "ALC";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mc0: bcm-mc0 {
   cell-id = <7000>;
   label = "MC0";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh0: bcm-sh0 {
   cell-id = <7003>;
   label = "SH0";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm0: bcm-mm0 {
   cell-id = <7011>;
   label = "MM0";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ce0: bcm-ce0 {
   cell-id = <7034>;
   label = "CE0";
   qcom,bcm-name = "CE0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_ip0: bcm-ip0 {
   cell-id = <7035>;
   label = "IP0";
   qcom,bcm-name = "IP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm1: bcm-mm1 {
   cell-id = <7012>;
   label = "MM1";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh2: bcm-sh2 {
   cell-id = <7005>;
   label = "SH2";
   qcom,bcm-name = "SH2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm2: bcm-mm2 {
   cell-id = <7013>;
   label = "MM2";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_qup0: bcm-qup0 {
   cell-id = <7040>;
   label = "QUP0";
   qcom,bcm-name = "QUP0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh3: bcm-sh3 {
   cell-id = <7006>;
   label = "SH3";
   qcom,bcm-name = "SH3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_mm3: bcm-mm3 {
   cell-id = <7014>;
   label = "MM3";
   qcom,bcm-name = "MM3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sh4: bcm-sh4 {
   cell-id = <7007>;
   label = "SH4";
   qcom,bcm-name = "SH4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn0: bcm-sn0 {
   cell-id = <7018>;
   label = "SN0";
   qcom,bcm-name = "SN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co0: bcm-co0 {
   cell-id = <7041>;
   label = "CO0";
   qcom,bcm-name = "CO0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_cn0: bcm-cn0 {
   cell-id = <7036>;
   label = "CN0";
   qcom,bcm-name = "CN0";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn1: bcm-sn1 {
   cell-id = <7019>;
   label = "SN1";
   qcom,bcm-name = "SN1";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn2: bcm-sn2 {
   cell-id = <7020>;
   label = "SN2";
   qcom,bcm-name = "SN2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_co2: bcm-co2 {
   cell-id = <7043>;
   label = "CO2";
   qcom,bcm-name = "CO2";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn3: bcm-sn3 {
   cell-id = <7021>;
   label = "SN3";
   qcom,bcm-name = "SN3";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn4: bcm-sn4 {
   cell-id = <7022>;
   label = "SN4";
   qcom,bcm-name = "SN4";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn5: bcm-sn5 {
   cell-id = <7023>;
   label = "SN5";
   qcom,bcm-name = "SN5";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn6: bcm-sn6 {
   cell-id = <7024>;
   label = "SN6";
   qcom,bcm-name = "SN6";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn7: bcm-sn7 {
   cell-id = <7025>;
   label = "SN7";
   qcom,bcm-name = "SN7";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn8: bcm-sn8 {
   cell-id = <7026>;
   label = "SN8";
   qcom,bcm-name = "SN8";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn9: bcm-sn9 {
   cell-id = <7027>;
   label = "SN9";
   qcom,bcm-name = "SN9";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn11: bcm-sn11 {
   cell-id = <7029>;
   label = "SN11";
   qcom,bcm-name = "SN11";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_sn12: bcm-sn12 {
   cell-id = <7030>;
   label = "SN12";
   qcom,bcm-name = "SN12";
   qcom,rscs = <&rsc_apps>;
   qcom,bcm-dev;
  };

  bcm_acv_display: bcm-acv_display {
   cell-id = <27006>;
   label = "ACV_DISPLAY";
   qcom,bcm-name = "ACV";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_alc_display: bcm-alc_display {
   cell-id = <27007>;
   label = "ALC_DISPLAY";
   qcom,bcm-name = "ALC";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mc0_display: bcm-mc0_display {
   cell-id = <27000>;
   label = "MC0_DISPLAY";
   qcom,bcm-name = "MC0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_sh0_display: bcm-sh0_display {
   cell-id = <27001>;
   label = "SH0_DISPLAY";
   qcom,bcm-name = "SH0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm0_display: bcm-mm0_display {
   cell-id = <27002>;
   label = "MM0_DISPLAY";
   qcom,bcm-name = "MM0";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm1_display: bcm-mm1_display {
   cell-id = <27003>;
   label = "MM1_DISPLAY";
   qcom,bcm-name = "MM1";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };

  bcm_mm2_display: bcm-mm2_display {
   cell-id = <27004>;
   label = "MM2_DISPLAY";
   qcom,bcm-name = "MM2";
   qcom,rscs = <&rsc_disp>;
   qcom,bcm-dev;
  };



  fab_aggre1_noc: fab-aggre1_noc {
   cell-id = <6146>;
   label = "fab-aggre1_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre1_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <8192>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_aggre2_noc: fab-aggre2_noc {
   cell-id = <6147>;
   label = "fab-aggre2_noc";
   qcom,fab-dev;
   qcom,base-name = "aggre2_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <12288>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_compute_noc: fab-compute_noc {
   cell-id = <6155>;
   label = "fab-compute_noc";
   qcom,fab-dev;
   qcom,base-name = "compute_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <208896>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_config_noc: fab-config_noc {
   cell-id = <5120>;
   label = "fab-config_noc";
   qcom,fab-dev;
   qcom,base-name = "config_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <24576>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_dc_noc: fab-dc_noc {
   cell-id = <6150>;
   label = "fab-dc_noc";
   qcom,fab-dev;
   qcom,base-name = "dc_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc: fab-gem_noc {
   cell-id = <6156>;
   label = "fab-gem_noc";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <135168>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_ipa_virt: fab-ipa_virt {
   cell-id = <6153>;
   label = "fab-ipa_virt";
   qcom,fab-dev;
   qcom,base-name = "ipa_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mc_virt: fab-mc_virt {
   cell-id = <6151>;
   label = "fab-mc_virt";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc: fab-mmss_noc {
   cell-id = <2048>;
   label = "fab-mmss_noc";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <40960>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_npu_noc: fab-npu_noc {
   cell-id = <6157>;
   label = "fab-npu_noc";
   qcom,fab-dev;
   qcom,base-name = "npu_noc-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_system_noc: fab-system_noc {
   cell-id = <1024>;
   label = "fab-system_noc";
   qcom,fab-dev;
   qcom,base-name = "system_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <73728>;
   qcom,sbm-offset = <0>;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_gem_noc_display: fab-gem_noc_display {
   cell-id = <26003>;
   label = "fab-gem_noc_display";
   qcom,fab-dev;
   qcom,base-name = "gem_noc-base";
   qcom,qos-off = <4096>;
   qcom,base-offset = <135168>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };

  fab_mc_virt_display: fab-mc_virt_display {
   cell-id = <26000>;
   label = "fab-mc_virt_display";
   qcom,fab-dev;
   qcom,base-name = "mc_virt-base";
   qcom,qos-off = <0>;
   qcom,base-offset = <0>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   clocks = <>;
  };

  fab_mmss_noc_display: fab-mmss_noc_display {
   cell-id = <26002>;
   label = "fab-mmss_noc_display";
   qcom,fab-dev;
   qcom,base-name = "mmss_noc-base";
   qcom,qos-off = <2048>;
   qcom,base-offset = <40960>;
   qcom,sbm-offset = <0>;
   qcom,bypass-qos-prg;
   qcom,bus-type = <1>;
   clocks = <>;
  };




  mas_qhm_a1noc_cfg: mas-qhm-a1noc-cfg {
   cell-id = <121>;
   label = "mas-qhm-a1noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre1_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  mas_qhm_qspi: mas-qhm-qspi {
   cell-id = <165>;
   label = "mas-qhm-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup1: mas-qhm-qup1 {
   cell-id = <152>;
   label = "mas-qhm-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <5>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup2: mas-qhm-qup2 {
   cell-id = <153>;
   label = "mas-qhm-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_tsif: mas-qhm-tsif {
   cell-id = <82>;
   label = "mas-qhm-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_pcie3_modem: mas-xm-pcie3-modem {
   cell-id = <108>;
   label = "mas-xm-pcie3-modem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_pcie_modem_mem_noc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc4: mas-xm-sdc4 {
   cell-id = <80>;
   label = "mas-xm-sdc4";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_ufs_mem: mas-xm-ufs-mem {
   cell-id = <123>;
   label = "mas-xm-ufs-mem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 6>;
    clock-names =
    "clk-aggre-ufs-phy-axi-no-rate";
   };
  };

  mas_xm_usb3_0: mas-xm-usb3-0 {
   cell-id = <61>;
   label = "mas-xm-usb3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 8>;
    clock-names =
    "clk-usb3-prim-axi-no-rate";
   };
  };

  mas_xm_usb3_1: mas-xm-usb3-1 {
   cell-id = <101>;
   label = "mas-xm-usb3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_a1noc_snoc>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,node-qos-clks {
    clocks =
    <&clock_gcc 9>;
    clock-names =
    "clk-usb3-sec-axi-no-rate";
   };
  };

  mas_qhm_a2noc_cfg: mas-qhm-a2noc-cfg {
   cell-id = <124>;
   label = "mas-qhm-a2noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_aggre2_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  mas_qhm_qdss_bam: mas-qhm-qdss-bam {
   cell-id = <53>;
   label = "mas-qhm-qdss-bam";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <11>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qhm_qup0: mas-qhm-qup0 {
   cell-id = <151>;
   label = "mas-qhm-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_qup0>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qnm_cnoc: mas-qnm-cnoc {
   cell-id = <118>;
   label = "mas-qnm-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_crypto: mas-qxm-crypto {
   cell-id = <125>;
   label = "mas-qxm-crypto";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,bcms = <&bcm_ce0>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_qxm_ipa: mas-qxm-ipa {
   cell-id = <90>;
   label = "mas-qxm-ipa";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
   qcom,defer-init-qos;
   qcom,node-qos-bcms = <7035 0 1>;
  };

  mas_xm_pcie3_0: mas-xm-pcie3-0 {
   cell-id = <45>;
   label = "mas-xm-pcie3-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_pcie3_1: mas-xm-pcie3-1 {
   cell-id = <100>;
   label = "mas-xm-pcie3-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <9>;
   qcom,connections = <&slv_qns_pcie_mem_noc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_qdss_etr: mas-xm-qdss-etr {
   cell-id = <60>;
   label = "mas-xm-qdss-etr";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <7>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_sdc2: mas-xm-sdc2 {
   cell-id = <81>;
   label = "mas-xm-sdc2";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <3>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_xm_ufs_card: mas-xm-ufs-card {
   cell-id = <122>;
   label = "mas-xm-ufs-card";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <4>;
   qcom,connections = <&slv_qns_a2noc_snoc>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,blacklist = <&slv_qns_cnoc>;
   qcom,ap-owned;
   qcom,prio = <2>;
  };

  mas_qnm_npu: mas-qnm-npu {
   cell-id = <154>;
   label = "mas-qnm-npu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <6 7>;
   qcom,connections = <&slv_qns_cdsp_mem_noc>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,bcms = <&bcm_co2>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc: mas-qnm-snoc {
   cell-id = <10035>;
   label = "mas-qnm-snoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_compute_dsp
    &slv_qhs_camera_cfg &slv_qhs_tlmm1
     &slv_qhs_tlmm0 &slv_qhs_sdc4
     &slv_qhs_tlmm2 &slv_qhs_sdc2
     &slv_qhs_mnoc_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_snoc_cfg &slv_qhs_pdm
     &slv_qhs_cx_rdpm &slv_qhs_pcie1_cfg
     &slv_qhs_a2_noc_cfg &slv_qhs_qdss_cfg
     &slv_qhs_display_cfg &slv_qhs_pcie_modem_cfg
     &slv_qhs_tcsr &slv_qhs_dcc_cfg
     &slv_qhs_ddrss_cfg &slv_qhs_ipc_router
     &slv_qhs_pcie0_cfg &slv_qhs_cpr_mmcx
     &slv_qhs_npu_cfg &slv_qhs_ahb2phy0
     &slv_qhs_ahb2phy1 &slv_qhs_gpuss_cfg
     &slv_qhs_venus_cfg &slv_qhs_tsif
     &slv_qhs_ipa &slv_qhs_imem_cfg
     &slv_qhs_usb3_0 &slv_srvc_cnoc
     &slv_qhs_ufs_card_cfg &slv_qhs_usb3_1
     &slv_qhs_lpass_cfg &slv_qhs_cpr_cx
     &slv_qhs_a1_noc_cfg &slv_qhs_aoss
     &slv_qhs_prng &slv_qhs_vsense_ctrl_cfg
     &slv_qhs_qspi &slv_qhs_crypto0_cfg
     &slv_qhs_pimem_cfg &slv_qhs_cpr_mx
     &slv_qhs_qup0 &slv_qhs_qup1
     &slv_qhs_qup2 &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  mas_xm_qdss_dap: mas-xm-qdss-dap {
   cell-id = <76>;
   label = "mas-xm-qdss-dap";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_compute_dsp
    &slv_qhs_camera_cfg &slv_qhs_tlmm1
     &slv_qhs_tlmm0 &slv_qhs_sdc4
     &slv_qhs_tlmm2 &slv_qhs_sdc2
     &slv_qhs_mnoc_cfg &slv_qhs_ufs_mem_cfg
     &slv_qhs_snoc_cfg &slv_qhs_pdm
     &slv_qhs_cx_rdpm &slv_qhs_pcie1_cfg
     &slv_qhs_a2_noc_cfg &slv_qhs_qdss_cfg
     &slv_qhs_display_cfg &slv_qhs_pcie_modem_cfg
     &slv_qhs_tcsr &slv_qhs_dcc_cfg
     &slv_qhs_ddrss_cfg &slv_qhs_ipc_router
     &slv_qns_cnoc_a2noc &slv_qhs_pcie0_cfg
     &slv_qhs_cpr_mmcx &slv_qhs_npu_cfg
     &slv_qhs_ahb2phy0 &slv_qhs_ahb2phy1
     &slv_qhs_gpuss_cfg &slv_qhs_venus_cfg
     &slv_qhs_tsif &slv_qhs_ipa
     &slv_qhs_imem_cfg &slv_qhs_usb3_0
     &slv_srvc_cnoc &slv_qhs_ufs_card_cfg
     &slv_qhs_usb3_1 &slv_qhs_lpass_cfg
     &slv_qhs_cpr_cx &slv_qhs_a1_noc_cfg
     &slv_qhs_aoss &slv_qhs_prng
     &slv_qhs_vsense_ctrl_cfg &slv_qhs_qspi
     &slv_qhs_crypto0_cfg &slv_qhs_pimem_cfg
     &slv_qhs_cpr_mx &slv_qhs_qup0
     &slv_qhs_qup1 &slv_qhs_qup2
     &slv_qhs_clk_ctl>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,blacklist = <&slv_qns_gem_noc_snoc>;
  };

  mas_qhm_cnoc_dc_noc: mas-qhm-cnoc-dc-noc {
   cell-id = <126>;
   label = "mas-qhm-cnoc-dc-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qhs_memnoc &slv_qhs_llcc>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  mas_alm_gpu_tcu: mas-alm-gpu-tcu {
   cell-id = <155>;
   label = "mas-alm-gpu-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <127>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh2>;
   qcom,ap-owned;
   qcom,prio = <1>;
  };

  mas_alm_sys_tcu: mas-alm-sys-tcu {
   cell-id = <156>;
   label = "mas-alm-sys-tcu";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <128>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh2>;
   qcom,ap-owned;
   qcom,prio = <6>;
  };

  mas_chm_apps: mas-chm-apps {
   cell-id = <1>;
   label = "mas-chm-apps";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc &slv_qns_sys_pcie>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh4>;
  };

  mas_qhm_gemnoc_cfg: mas-qhm-gemnoc-cfg {
   cell-id = <157>;
   label = "mas-qhm-gemnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_odd_gemnoc
    &slv_srvc_even_gemnoc &slv_srvc_sys_gemnoc>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  mas_qnm_cmpnoc: mas-qnm-cmpnoc {
   cell-id = <158>;
   label = "mas-qnm-cmpnoc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <0 64>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,bcms = <&bcm_sh3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_gpu: mas-qnm-gpu {
   cell-id = <26>;
   label = "mas-qnm-gpu";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <1 65>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_mnoc_hf: mas-qnm-mnoc-hf {
   cell-id = <132>;
   label = "mas-qnm-mnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <2 66>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_mnoc_sf: mas-qnm-mnoc-sf {
   cell-id = <133>;
   label = "mas-qnm-mnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <3 67>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_pcie: mas-qnm-pcie {
   cell-id = <175>;
   label = "mas-qnm-pcie";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <129>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_gc: mas-qnm-snoc-gc {
   cell-id = <134>;
   label = "mas-qnm-snoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <130>;
   qcom,connections = <&slv_qns_llcc>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_qnm_snoc_sf: mas-qnm-snoc-sf {
   cell-id = <135>;
   label = "mas-qnm-snoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,qport = <131>;
   qcom,connections = <&slv_qns_llcc
    &slv_qns_gem_noc_snoc &slv_qns_sys_pcie>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
  };

  mas_ipa_core_master: mas-ipa-core-master {
   cell-id = <143>;
   label = "mas-ipa-core-master";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_ipa_core_slave>;
   qcom,bus-dev = <&fab_ipa_virt>;
  };

  mas_llcc_mc: mas-llcc-mc {
   cell-id = <129>;
   label = "mas-llcc-mc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi>;
   qcom,bus-dev = <&fab_mc_virt>;
  };

  mas_qhm_mnoc_cfg: mas-qhm-mnoc-cfg {
   cell-id = <103>;
   label = "mas-qhm-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_mnoc>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  mas_qnm_camnoc_hf: mas-qnm-camnoc-hf {
   cell-id = <170>;
   label = "mas-qnm-camnoc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <4 5>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_camnoc_icp: mas-qnm-camnoc-icp {
   cell-id = <171>;
   label = "mas-qnm-camnoc-icp";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <2>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <5>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_camnoc_sf: mas-qnm-camnoc-sf {
   cell-id = <137>;
   label = "mas-qnm-camnoc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <0 1>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video0: mas-qnm-video0 {
   cell-id = <63>;
   label = "mas-qnm-video0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <12>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video1: mas-qnm-video1 {
   cell-id = <64>;
   label = "mas-qnm-video1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <13>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qnm_video_cvp: mas-qnm-video-cvp {
   cell-id = <138>;
   label = "mas-qnm-video-cvp";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <14>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm3>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp0: mas-qxm-mdp0 {
   cell-id = <22>;
   label = "mas-qxm-mdp0";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_mdp1: mas-qxm-mdp1 {
   cell-id = <23>;
   label = "mas-qxm-mdp1";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_mem_noc_hf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,bcms = <&bcm_mm1>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_qxm_rot: mas-qxm-rot {
   cell-id = <25>;
   label = "mas-qxm-rot";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <10>;
   qcom,connections = <&slv_qns_mem_noc_sf>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,ap-owned;
   qcom,prio = <0>;
   qcom,forwarding;
   qcom,node-qos-bcms = <7012 0 1>;
  };

  mas_amm_npu_sys: mas-amm-npu-sys {
   cell-id = <172>;
   label = "mas-amm-npu-sys";
   qcom,buswidth = <32>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_qns_npu_sys>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_amm_npu_sys_cdp_w: mas-amm-npu-sys-cdp-w {
   cell-id = <173>;
   label = "mas-amm-npu-sys-cdp-w";
   qcom,buswidth = <16>;
   qcom,agg-ports = <2>;
   qcom,connections = <&slv_qns_npu_sys>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_qhm_cfg: mas-qhm-cfg {
   cell-id = <174>;
   label = "mas-qhm-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_noc
    &slv_qhs_isense &slv_qhs_llm
     &slv_qhs_dma_bwmon &slv_qhs_cp
     &slv_qhs_tcm &slv_qhs_cal_dp0
     &slv_qhs_cal_dp1 &slv_qhs_dpm>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  mas_qhm_snoc_cfg: mas-qhm-snoc-cfg {
   cell-id = <54>;
   label = "mas-qhm-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_srvc_snoc>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  mas_qnm_aggre1_noc: mas-qnm-aggre1-noc {
   cell-id = <10063>;
   label = "mas-qnm-aggre1-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn7>;
  };

  mas_qnm_aggre2_noc: mas-qnm-aggre2-noc {
   cell-id = <10064>;
   label = "mas-qnm-aggre2-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qns_gemnoc_sf>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn8>;
  };

  mas_qnm_gemnoc: mas-qnm-gemnoc {
   cell-id = <161>;
   label = "mas-qnm-gemnoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_qxs_pimem
    &slv_qxs_imem &slv_qhs_apss
     &slv_qns_cnoc &slv_xs_sys_tcu_cfg
     &slv_xs_qdss_stm>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn11>;
  };

  mas_qnm_gemnoc_pcie: mas-qnm-gemnoc-pcie {
   cell-id = <159>;
   label = "mas-qnm-gemnoc-pcie";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,connections = <&slv_xs_pcie_modem
    &slv_xs_pcie_0 &slv_xs_pcie_1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn9>;
  };

  mas_qxm_pimem: mas-qxm-pimem {
   cell-id = <141>;
   label = "mas-qxm-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <0>;
   qcom,connections = <&slv_qns_gemnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_xm_gic: mas-xm-gic {
   cell-id = <149>;
   label = "mas-xm-gic";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,qport = <1>;
   qcom,connections = <&slv_qns_gemnoc_gc>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,ap-owned;
   qcom,prio = <2>;
   qcom,forwarding;
  };

  mas_alc: mas-alc {
   cell-id = <144>;
   label = "mas-alc";
   qcom,buswidth = <1>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_alc>;
  };

  mas_qnm_mnoc_hf_display: mas-qnm-mnoc-hf_display {
   cell-id = <20001>;
   label = "mas-qnm-mnoc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <2 66>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_qnm_mnoc_sf_display: mas-qnm-mnoc-sf_display {
   cell-id = <20002>;
   label = "mas-qnm-mnoc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,qport = <3 67>;
   qcom,connections = <&slv_qns_llcc_display>;
   qcom,bus-dev = <&fab_gem_noc_display>;
  };

  mas_llcc_mc_display: mas-llcc-mc_display {
   cell-id = <20000>;
   label = "mas-llcc-mc_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,connections = <&slv_ebi_display>;
   qcom,bus-dev = <&fab_mc_virt_display>;
  };

  mas_qxm_mdp0_display: mas-qxm-mdp0_display {
   cell-id = <20003>;
   label = "mas-qxm-mdp0_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <6>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_mdp1_display: mas-qxm-mdp1_display {
   cell-id = <20004>;
   label = "mas-qxm-mdp1_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <8>;
   qcom,connections = <&slv_qns_mem_noc_hf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,bcms = <&bcm_mm1_display>;
  };

  mas_qxm_rot_display: mas-qxm-rot_display {
   cell-id = <20005>;
   label = "mas-qxm-rot_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <1>;
   qcom,qport = <10>;
   qcom,connections = <&slv_qns_mem_noc_sf_display>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
  };





  slv_qns_a1noc_snoc:slv-qns-a1noc-snoc {
   cell-id = <10062>;
   label = "slv-qns-a1noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_aggre1_noc>;
  };

  slv_qns_pcie_modem_mem_noc:slv-qns-pcie-modem-mem-noc {
   cell-id = <806>;
   label = "slv-qns-pcie-modem-mem-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
   qcom,connections = <&mas_qnm_pcie>;
   qcom,bcms = <&bcm_sn12>;
  };

  slv_srvc_aggre1_noc:slv-srvc-aggre1-noc {
   cell-id = <744>;
   label = "slv-srvc-aggre1-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre1_noc>;
  };

  slv_qns_a2noc_snoc:slv-qns-a2noc-snoc {
   cell-id = <10065>;
   label = "slv-qns-a2noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_aggre2_noc>;
  };

  slv_qns_pcie_mem_noc:slv-qns-pcie-mem-noc {
   cell-id = <10069>;
   label = "slv-qns-pcie-mem-noc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
   qcom,connections = <&mas_qnm_pcie>;
   qcom,bcms = <&bcm_sn12>;
  };

  slv_srvc_aggre2_noc:slv-srvc-aggre2-noc {
   cell-id = <746>;
   label = "slv-srvc-aggre2-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_aggre2_noc>;
  };

  slv_qns_cdsp_mem_noc:slv-qns-cdsp-mem-noc {
   cell-id = <10070>;
   label = "slv-qns-cdsp-mem-noc";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_compute_noc>;
   qcom,connections = <&mas_qnm_cmpnoc>;
   qcom,bcms = <&bcm_co0>;
  };

  slv_qhs_a1_noc_cfg:slv-qhs-a1-noc-cfg {
   cell-id = <687>;
   label = "slv-qhs-a1-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a1noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_a2_noc_cfg:slv-qhs-a2-noc-cfg {
   cell-id = <688>;
   label = "slv-qhs-a2-noc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_a2noc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ahb2phy0:slv-qhs-ahb2phy0 {
   cell-id = <779>;
   label = "slv-qhs-ahb2phy0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ahb2phy1:slv-qhs-ahb2phy1 {
   cell-id = <807>;
   label = "slv-qhs-ahb2phy1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_aoss:slv-qhs-aoss {
   cell-id = <748>;
   label = "slv-qhs-aoss";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_camera_cfg:slv-qhs-camera-cfg {
   cell-id = <589>;
   label = "slv-qhs-camera-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <0 1 2>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_clk_ctl:slv-qhs-clk-ctl {
   cell-id = <620>;
   label = "slv-qhs-clk-ctl";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_compute_dsp:slv-qhs-compute-dsp {
   cell-id = <749>;
   label = "slv-qhs-compute-dsp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_cx:slv-qhs-cpr-cx {
   cell-id = <651>;
   label = "slv-qhs-cpr-cx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mmcx:slv-qhs-cpr-mmcx {
   cell-id = <780>;
   label = "slv-qhs-cpr-mmcx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cpr_mx:slv-qhs-cpr-mx {
   cell-id = <652>;
   label = "slv-qhs-cpr-mx";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_crypto0_cfg:slv-qhs-crypto0-cfg {
   cell-id = <625>;
   label = "slv-qhs-crypto0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_cx_rdpm:slv-qhs-cx-rdpm {
   cell-id = <808>;
   label = "slv-qhs-cx-rdpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_dcc_cfg:slv-qhs-dcc-cfg {
   cell-id = <682>;
   label = "slv-qhs-dcc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ddrss_cfg:slv-qhs-ddrss-cfg {
   cell-id = <750>;
   label = "slv-qhs-ddrss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cnoc_dc_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_display_cfg:slv-qhs-display-cfg {
   cell-id = <590>;
   label = "slv-qhs-display-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <3 4>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_gpuss_cfg:slv-qhs-gpuss-cfg {
   cell-id = <598>;
   label = "slv-qhs-gpuss-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_imem_cfg:slv-qhs-imem-cfg {
   cell-id = <627>;
   label = "slv-qhs-imem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipa:slv-qhs-ipa {
   cell-id = <676>;
   label = "slv-qhs-ipa";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ipc_router:slv-qhs-ipc-router {
   cell-id = <809>;
   label = "slv-qhs-ipc-router";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_lpass_cfg:slv-qhs-lpass-cfg {
   cell-id = <522>;
   label = "slv-qhs-lpass-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_mnoc_cfg:slv-qhs-mnoc-cfg {
   cell-id = <640>;
   label = "slv-qhs-mnoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_mnoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_npu_cfg:slv-qhs-npu-cfg {
   cell-id = <782>;
   label = "slv-qhs-npu-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie0_cfg:slv-qhs-pcie0-cfg {
   cell-id = <667>;
   label = "slv-qhs-pcie0-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie1_cfg:slv-qhs-pcie1-cfg {
   cell-id = <668>;
   label = "slv-qhs-pcie1-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pcie_modem_cfg:slv-qhs-pcie-modem-cfg {
   cell-id = <684>;
   label = "slv-qhs-pcie-modem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pdm:slv-qhs-pdm {
   cell-id = <615>;
   label = "slv-qhs-pdm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_pimem_cfg:slv-qhs-pimem-cfg {
   cell-id = <681>;
   label = "slv-qhs-pimem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_prng:slv-qhs-prng {
   cell-id = <618>;
   label = "slv-qhs-prng";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qdss_cfg:slv-qhs-qdss-cfg {
   cell-id = <635>;
   label = "slv-qhs-qdss-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qspi:slv-qhs-qspi {
   cell-id = <795>;
   label = "slv-qhs-qspi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup0:slv-qhs-qup0 {
   cell-id = <787>;
   label = "slv-qhs-qup0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup1:slv-qhs-qup1 {
   cell-id = <786>;
   label = "slv-qhs-qup1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_qup2:slv-qhs-qup2 {
   cell-id = <785>;
   label = "slv-qhs-qup2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc2:slv-qhs-sdc2 {
   cell-id = <608>;
   label = "slv-qhs-sdc2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_sdc4:slv-qhs-sdc4 {
   cell-id = <609>;
   label = "slv-qhs-sdc4";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_snoc_cfg:slv-qhs-snoc-cfg {
   cell-id = <642>;
   label = "slv-qhs-snoc-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qhm_snoc_cfg>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tcsr:slv-qhs-tcsr {
   cell-id = <623>;
   label = "slv-qhs-tcsr";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm0:slv-qhs-tlmm0 {
   cell-id = <731>;
   label = "slv-qhs-tlmm0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm1:slv-qhs-tlmm1 {
   cell-id = <755>;
   label = "slv-qhs-tlmm1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tlmm2:slv-qhs-tlmm2 {
   cell-id = <732>;
   label = "slv-qhs-tlmm2";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_tsif:slv-qhs-tsif {
   cell-id = <575>;
   label = "slv-qhs-tsif";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_card_cfg:slv-qhs-ufs-card-cfg {
   cell-id = <756>;
   label = "slv-qhs-ufs-card-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_ufs_mem_cfg:slv-qhs-ufs-mem-cfg {
   cell-id = <757>;
   label = "slv-qhs-ufs-mem-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_0:slv-qhs-usb3-0 {
   cell-id = <583>;
   label = "slv-qhs-usb3-0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_usb3_1:slv-qhs-usb3-1 {
   cell-id = <751>;
   label = "slv-qhs-usb3-1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_venus_cfg:slv-qhs-venus-cfg {
   cell-id = <596>;
   label = "slv-qhs-venus-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
   qcom,disable-ports = <5 6 7>;
   mmcx-supply = <&VDD_MMCX_LEVEL>;
   node-reg-names = "mmcx";
  };

  slv_qhs_vsense_ctrl_cfg:slv-qhs-vsense-ctrl-cfg {
   cell-id = <758>;
   label = "slv-qhs-vsense-ctrl-cfg";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qns_cnoc_a2noc:slv-qns-cnoc-a2noc {
   cell-id = <725>;
   label = "slv-qns-cnoc-a2noc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,connections = <&mas_qnm_cnoc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_srvc_cnoc:slv-srvc-cnoc {
   cell-id = <646>;
   label = "slv-srvc-cnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_config_noc>;
   qcom,bcms = <&bcm_cn0>;
  };

  slv_qhs_llcc:slv-qhs-llcc {
   cell-id = <760>;
   label = "slv-qhs-llcc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
  };

  slv_qhs_memnoc:slv-qhs-memnoc {
   cell-id = <788>;
   label = "slv-qhs-memnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_dc_noc>;
   qcom,connections = <&mas_qhm_gemnoc_cfg>;
  };

  slv_qns_gem_noc_snoc:slv-qns-gem-noc-snoc {
   cell-id = <10071>;
   label = "slv-qns-gem-noc-snoc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_qnm_gemnoc>;
  };

  slv_qns_llcc:slv-qns-llcc {
   cell-id = <770>;
   label = "slv-qns-llcc";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_llcc_mc>;
   qcom,bcms = <&bcm_sh0>;
  };

  slv_qns_sys_pcie:slv-qns-sys-pcie {
   cell-id = <804>;
   label = "slv-qns-sys-pcie";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
   qcom,connections = <&mas_qnm_gemnoc_pcie>;
  };

  slv_srvc_even_gemnoc:slv-srvc-even-gemnoc {
   cell-id = <800>;
   label = "slv-srvc-even-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_srvc_odd_gemnoc:slv-srvc-odd-gemnoc {
   cell-id = <810>;
   label = "slv-srvc-odd-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_srvc_sys_gemnoc:slv-srvc-sys-gemnoc {
   cell-id = <790>;
   label = "slv-srvc-sys-gemnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_gem_noc>;
  };

  slv_ipa_core_slave:slv-ipa-core-slave {
   cell-id = <777>;
   label = "slv-ipa-core-slave";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_ipa_virt>;
   qcom,bcms = <&bcm_ip0>;
  };

  slv_ebi:slv-ebi {
   cell-id = <512>;
   label = "slv-ebi";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt>;
   qcom,bcms = <&bcm_mc0>, <&bcm_acv>;
  };

  slv_qns_mem_noc_hf:slv-qns-mem-noc-hf {
   cell-id = <773>;
   label = "slv-qns-mem-noc-hf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_hf>;
   qcom,bcms = <&bcm_mm0>;
  };

  slv_qns_mem_noc_sf:slv-qns-mem-noc-sf {
   cell-id = <772>;
   label = "slv-qns-mem-noc-sf";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc>;
   qcom,connections = <&mas_qnm_mnoc_sf>;
   qcom,bcms = <&bcm_mm2>;
  };

  slv_srvc_mnoc:slv-srvc-mnoc {
   cell-id = <603>;
   label = "slv-srvc-mnoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_mmss_noc>;
  };

  slv_qhs_cal_dp0:slv-qhs-cal-dp0 {
   cell-id = <811>;
   label = "slv-qhs-cal-dp0";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_cal_dp1:slv-qhs-cal-dp1 {
   cell-id = <812>;
   label = "slv-qhs-cal-dp1";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_cp:slv-qhs-cp {
   cell-id = <813>;
   label = "slv-qhs-cp";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_dma_bwmon:slv-qhs-dma-bwmon {
   cell-id = <814>;
   label = "slv-qhs-dma-bwmon";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_dpm:slv-qhs-dpm {
   cell-id = <815>;
   label = "slv-qhs-dpm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_isense:slv-qhs-isense {
   cell-id = <816>;
   label = "slv-qhs-isense";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_llm:slv-qhs-llm {
   cell-id = <817>;
   label = "slv-qhs-llm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_tcm:slv-qhs-tcm {
   cell-id = <818>;
   label = "slv-qhs-tcm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qns_npu_sys:slv-qns-npu-sys {
   cell-id = <819>;
   label = "slv-qns-npu-sys";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_srvc_noc:slv-srvc-noc {
   cell-id = <820>;
   label = "slv-srvc-noc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_npu_noc>;
  };

  slv_qhs_apss:slv-qhs-apss {
   cell-id = <673>;
   label = "slv-qhs-apss";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_cnoc:slv-qns-cnoc {
   cell-id = <10036>;
   label = "slv-qns-cnoc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc>;
  };

  slv_qns_gemnoc_gc:slv-qns-gemnoc-gc {
   cell-id = <10072>;
   label = "slv-qns-gemnoc-gc";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_gc>;
   qcom,bcms = <&bcm_sn2>;
  };

  slv_qns_gemnoc_sf:slv-qns-gemnoc-sf {
   cell-id = <10073>;
   label = "slv-qns-gemnoc-sf";
   qcom,buswidth = <16>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,connections = <&mas_qnm_snoc_sf>;
   qcom,bcms = <&bcm_sn0>;
  };

  slv_qxs_imem:slv-qxs-imem {
   cell-id = <585>;
   label = "slv-qxs-imem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn1>;
  };

  slv_qxs_pimem:slv-qxs-pimem {
   cell-id = <712>;
   label = "slv-qxs-pimem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn3>;
  };

  slv_srvc_snoc:slv-srvc-snoc {
   cell-id = <587>;
   label = "slv-srvc-snoc";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_xs_pcie_0:slv-xs-pcie-0 {
   cell-id = <665>;
   label = "slv-xs-pcie-0";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn6>;
  };

  slv_xs_pcie_1:slv-xs-pcie-1 {
   cell-id = <666>;
   label = "slv-xs-pcie-1";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn6>;
  };

  slv_xs_pcie_modem:slv-xs-pcie-modem {
   cell-id = <714>;
   label = "slv-xs-pcie-modem";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn5>;
  };

  slv_xs_qdss_stm:slv-xs-qdss-stm {
   cell-id = <588>;
   label = "slv-xs-qdss-stm";
   qcom,buswidth = <4>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
   qcom,bcms = <&bcm_sn4>;
  };

  slv_xs_sys_tcu_cfg:slv-xs-sys-tcu-cfg {
   cell-id = <672>;
   label = "slv-xs-sys-tcu-cfg";
   qcom,buswidth = <8>;
   qcom,agg-ports = <1>;
   qcom,bus-dev = <&fab_system_noc>;
  };

  slv_qns_llcc_display:slv-qns-llcc_display {
   cell-id = <20513>;
   label = "slv-qns-llcc_display";
   qcom,buswidth = <16>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_gem_noc_display>;
   qcom,connections = <&mas_llcc_mc_display>;
   qcom,bcms = <&bcm_sh0_display>;
  };

  slv_ebi_display:slv-ebi_display {
   cell-id = <20512>;
   label = "slv-ebi_display";
   qcom,buswidth = <4>;
   qcom,agg-ports = <4>;
   qcom,bus-dev = <&fab_mc_virt_display>;
   qcom,bcms = <&bcm_mc0_display>, <&bcm_acv_display>;
  };

  slv_qns_mem_noc_hf_display:slv-qns-mem-noc-hf_display {
   cell-id = <20515>;
   label = "slv-qns-mem-noc-hf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_hf_display>;
   qcom,bcms = <&bcm_mm0_display>;
  };

  slv_qns_mem_noc_sf_display:slv-qns-mem-noc-sf_display {
   cell-id = <20514>;
   label = "slv-qns-mem-noc-sf_display";
   qcom,buswidth = <32>;
   qcom,agg-ports = <2>;
   qcom,bus-dev = <&fab_mmss_noc_display>;
   qcom,connections = <&mas_qnm_mnoc_sf_display>;
   qcom,bcms = <&bcm_mm2_display>;
  };
 };
};
# 5138 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-ion.dtsi" 1
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  qcom,ion-heap@20 {
   reg = <20>;
   qcom,ion-heap-type = "CAMERA";
  };

  adsp_heap: qcom,ion-heap@22 {
   reg = <22>;
   memory-region = <&sdsp_mem>;
   qcom,ion-heap-type = "DMA";
  };

  system_secure_heap: qcom,ion-heap@9 {
   reg = <9>;
   qcom,ion-heap-type = "SYSTEM_SECURE";
  };

  qcom,ion-heap@26 {
   reg = <26>;
   memory-region = <&user_contig_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@27 {
   reg = <27>;
   memory-region = <&qseecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@19 {
   reg = <19>;
   memory-region = <&qseecom_ta_mem>;
   qcom,ion-heap-type = "DMA";
  };

  qcom,ion-heap@13 {
   reg = <13>;
   memory-region = <&sp_mem>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@10 {
   reg = <10>;
   memory-region = <&secure_display_memory>;
   qcom,ion-heap-type = "HYP_CMA";
  };

  qcom,ion-heap@14 {
   reg = <14>;
   qcom,ion-heap-type = "SECURE_CARVEOUT";
   cdsp {
    memory-region = <&cdsp_secure_heap>;
    token = <0x20000000>;
   };
  };
 };
};
# 5139 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-pcie.dtsi" 1


&soc {
 pcie0: qcom,pcie@1c00000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c00000 0x3000>,
   <0x01c06000 0x1000>,
   <0x60000000 0xf1d>,
   <0x60000f20 0xa8>,
   <0x60001000 0x1000>,
   <0x60100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <0>;
  linux,pci-domain = <0>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x60200000 0x60200000 0x0 0x100000>,
   <0x02000000 0x0 0x60300000 0x60300000 0x0 0x3d00000>;

  interrupt-parent = <&pcie0>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 140 4
    0 0 0 1 &intc 0 149 4
    0 0 0 2 &intc 0 150 4
    0 0 0 3 &intc 0 151 4
    0 0 0 4 &intc 0 152 4>;
  msi-parent = <&pcie0_msi>;

  perst-gpio = <&tlmm 79 0>;
  wake-gpio = <&tlmm 81 0>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&pcie0_clkreq_default
    &pcie0_perst_default
    &pcie0_wake_default>;
  pinctrl-1 = <&pcie0_clkreq_sleep
    &pcie0_perst_default
    &pcie0_wake_default>;

  gdsc-vdd-supply = <&pcie_0_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 16000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 73500>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie0";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <45 512 0 0>,
    <45 512 500 800>;

  clocks = <&clock_gcc 54>,
   <&clock_rpmh 0>,
   <&clock_gcc 50>,
   <&clock_gcc 52>,
   <&clock_gcc 53>,
   <&clock_gcc 55>,
   <&clock_gcc 74>,
   <&clock_gcc 56>,
   <&clock_gcc 3>,
   <&clock_gcc 47>,
   <&clock_gcc 23>;
  clock-names = "pcie_0_pipe_clk", "pcie_0_ref_clk_src",
    "pcie_0_aux_clk", "pcie_0_cfg_ahb_clk",
    "pcie_0_mstr_axi_clk", "pcie_0_slv_axi_clk",
    "pcie_0_ldo", "pcie_0_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 4>,
   <&clock_gcc 7>;
  reset-names = "pcie_0_core_reset",
    "pcie_0_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1c00>;
  iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
   <0x100 &apps_smmu 0x1c01 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,drv-l1ss-timeout-us = <10000>;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,l1-2-th-scale = <2>;
  qcom,l1-2-th-value = <70>;
  qcom,slv-addr-space-size = <0x4000000>;
  qcom,ep-latency = <10>;

  qcom,config-recovery;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0x814>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0x840>;
  qcom,phy-sequence = <0x0840 0x03 0x0
    0x0094 0x08 0x0
    0x0154 0x34 0x0
    0x016c 0x08 0x0
    0x0058 0x0f 0x0
    0x00a4 0x42 0x0
    0x0110 0x24 0x0
    0x011c 0x03 0x0
    0x0118 0xb4 0x0
    0x010c 0x02 0x0
    0x01bc 0x11 0x0
    0x00bc 0x82 0x0
    0x00d4 0x03 0x0
    0x00d0 0x55 0x0
    0x00cc 0x55 0x0
    0x00b0 0x1a 0x0
    0x00ac 0x0a 0x0
    0x00c4 0x68 0x0
    0x00e0 0x02 0x0
    0x00dc 0xaa 0x0
    0x00d8 0xab 0x0
    0x00b8 0x34 0x0
    0x00b4 0x14 0x0
    0x0158 0x01 0x0
    0x0074 0x06 0x0
    0x007c 0x16 0x0
    0x0084 0x36 0x0
    0x0078 0x06 0x0
    0x0080 0x16 0x0
    0x0088 0x36 0x0
    0x01b0 0x1e 0x0
    0x01ac 0xca 0x0
    0x01b8 0x18 0x0
    0x01b4 0xa2 0x0
    0x0050 0x07 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x029c 0x12 0x0
    0x0284 0x35 0x0
    0x023c 0x11 0x0
    0x051c 0x03 0x0
    0x0518 0x1c 0x0
    0x0524 0x1e 0x0
    0x04e8 0x00 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x05b4 0x04 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0510 0x17 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0570 0x3f 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x14 0x0
    0x04fc 0x00 0x0
    0x04f8 0xc0 0x0
    0x0460 0x30 0x0
    0x0464 0x00 0x0
    0x05bc 0x0c 0x0
    0x04dc 0x1b 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x05b8 0x30 0x0
    0x09a4 0x01 0x0
    0x0c90 0x00 0x0
    0x0c40 0x01 0x0
    0x0c48 0x01 0x0
    0x0c50 0x00 0x0
    0x0cb4 0x33 0x0
    0x0cbc 0x00 0x0
    0x0ce0 0x58 0x0
    0x0ca4 0x0f 0x0
    0x0048 0x90 0x0
    0x0c1c 0xc1 0x0
    0x0988 0x77 0x0
    0x0998 0x0b 0x0
    0x08dc 0x0d 0x0
    0x09ec 0x12 0x0
    0x0800 0x00 0x0
    0x0844 0x03 0x0>;

  pcie0_rp: pcie0_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie0_msi: qcom,pcie0_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 768 1>,
   <0 769 1>,
   <0 770 1>,
   <0 771 1>,
   <0 772 1>,
   <0 773 1>,
   <0 774 1>,
   <0 775 1>,
   <0 776 1>,
   <0 777 1>,
   <0 778 1>,
   <0 779 1>,
   <0 780 1>,
   <0 781 1>,
   <0 782 1>,
   <0 783 1>,
   <0 784 1>,
   <0 785 1>,
   <0 786 1>,
   <0 787 1>,
   <0 788 1>,
   <0 789 1>,
   <0 790 1>,
   <0 791 1>,
   <0 792 1>,
   <0 793 1>,
   <0 794 1>,
   <0 795 1>,
   <0 796 1>,
   <0 797 1>,
   <0 798 1>,
   <0 799 1>;
 };

 pcie1: qcom,pcie@1c08000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c08000 0x3000>,
   <0x01c0e000 0x2000>,
   <0x40000000 0xf1d>,
   <0x40000f20 0xa8>,
   <0x40001000 0x1000>,
   <0x40100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <1>;
  linux,pci-domain = <1>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x40200000 0x40200000 0x0 0x100000>,
   <0x02000000 0x0 0x40300000 0x40300000 0x0 0x1fd00000>;

  interrupt-parent = <&pcie1>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 306 4
    0 0 0 1 &intc 0 434 4
    0 0 0 2 &intc 0 435 4
    0 0 0 3 &intc 0 438 4
    0 0 0 4 &intc 0 439 4>;
  msi-parent = <&pcie1_msi>;

  perst-gpio = <&tlmm 82 0>;
  wake-gpio = <&tlmm 84 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie1_clkreq_default
    &pcie1_perst_default
    &pcie1_wake_default>;

  gdsc-vdd-supply = <&pcie_1_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 25000>;
  qcom,vreg-0p9-voltage-level = <880000 880000 98800>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie1";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <100 512 0 0>,
    <100 512 500 800>;

  clocks = <&clock_gcc 61>,
   <&clock_rpmh 0>,
   <&clock_gcc 57>,
   <&clock_gcc 59>,
   <&clock_gcc 60>,
   <&clock_gcc 62>,
   <&clock_gcc 75>,
   <&clock_gcc 63>,
   <&clock_gcc 3>,
   <&clock_gcc 48>,
   <&clock_gcc 23>;
  clock-names = "pcie_1_pipe_clk", "pcie_1_ref_clk_src",
    "pcie_1_aux_clk", "pcie_1_cfg_ahb_clk",
    "pcie_1_mstr_axi_clk", "pcie_1_slv_axi_clk",
    "pcie_1_ldo", "pcie_1_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 9>,
   <&clock_gcc 12>;
  reset-names = "pcie_1_core_reset",
    "pcie_1_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1c80>;
  iommu-map = <0x0 &apps_smmu 0x1c80 0x1>,
   <0x100 &apps_smmu 0x1c81 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,slv-addr-space-size = <0x20000000>;
  qcom,ep-latency = <10>;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0xa14>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0xa40>;
  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x34 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xca 0x0
    0x01b0 0x1e 0x0
    0x01b4 0xa2 0x0
    0x01b8 0x18 0x0
    0x01bc 0x11 0x0
    0x023c 0x11 0x0
    0x0284 0x75 0x0
    0x029c 0x12 0x0
    0x0304 0x02 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0460 0x30 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x04dc 0x1b 0x0
    0x04e8 0x04 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x1e 0x0
    0x0570 0xbf 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x15 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x05bc 0x0c 0x0
    0x05b8 0x38 0x0
    0x063c 0x11 0x0
    0x0684 0x75 0x0
    0x069c 0x12 0x0
    0x0704 0x20 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x0860 0x30 0x0
    0x08d4 0x04 0x0
    0x08d8 0x07 0x0
    0x08dc 0x1b 0x0
    0x08e8 0x04 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x1e 0x0
    0x0970 0xbf 0x0
    0x0974 0x3f 0x0
    0x0978 0xff 0x0
    0x097c 0x7f 0x0
    0x0980 0x15 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3b 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x3b 0x0
    0x09a8 0x31 0x0
    0x09bc 0x0c 0x0
    0x09b8 0x38 0x0
    0x0adc 0x05 0x0
    0x0b88 0x77 0x0
    0x0b98 0x0b 0x0
    0x0ba4 0x01 0x0
    0x0be0 0x0f 0x0
    0x0e0c 0x0d 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e90 0x00 0x0
    0x0eb4 0x33 0x0
    0x0ebc 0x00 0x0
    0x0ee0 0x58 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  pcie1_rp: pcie1_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie1_msi: qcom,pcie1_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 800 1>,
   <0 801 1>,
   <0 802 1>,
   <0 803 1>,
   <0 804 1>,
   <0 805 1>,
   <0 806 1>,
   <0 807 1>,
   <0 808 1>,
   <0 809 1>,
   <0 810 1>,
   <0 811 1>,
   <0 812 1>,
   <0 813 1>,
   <0 814 1>,
   <0 815 1>,
   <0 816 1>,
   <0 817 1>,
   <0 818 1>,
   <0 819 1>,
   <0 820 1>,
   <0 821 1>,
   <0 822 1>,
   <0 823 1>,
   <0 824 1>,
   <0 825 1>,
   <0 826 1>,
   <0 827 1>,
   <0 828 1>,
   <0 829 1>,
   <0 830 1>,
   <0 831 1>;
 };

 pcie2: qcom,pcie@1c10000 {
  compatible = "qcom,pci-msm";

  reg = <0x01c10000 0x3000>,
   <0x01c16000 0x2000>,
   <0x64000000 0xf1d>,
   <0x64000f20 0xa8>,
   <0x64001000 0x1000>,
   <0x64100000 0x100000>;
  reg-names = "parf", "phy", "dm_core", "elbi", "iatu", "conf";

  cell-index = <2>;
  linux,pci-domain = <2>;

  #address-cells = <3>;
  #size-cells = <2>;
  ranges = <0x01000000 0x0 0x64200000 0x64200000 0x0 0x100000>,
   <0x02000000 0x0 0x64300000 0x64300000 0x0 0x3d00000>;

  interrupt-parent = <&pcie2>;
  interrupts = <0 1 2 3 4>;
  interrupt-names = "int_global_int", "int_a", "int_b", "int_c",
    "int_d";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0xffffffff>;
  interrupt-map = <0 0 0 0 &intc 0 236 4
    0 0 0 1 &intc 0 290 4
    0 0 0 2 &intc 0 415 4
    0 0 0 3 &intc 0 416 4
    0 0 0 4 &intc 0 417 4>;
  msi-parent = <&pcie2_msi>;

  perst-gpio = <&tlmm 85 0>;
  wake-gpio = <&tlmm 87 0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie2_clkreq_default
    &pcie2_perst_default
    &pcie2_wake_default>;

  gdsc-vdd-supply = <&pcie_2_gdsc>;
  vreg-1p8-supply = <&pm8150_l9>;
  vreg-0p9-supply = <&pm8150_l5>;
  vreg-cx-supply = <&VDD_CX_LEVEL>;
  qcom,vreg-1p8-voltage-level = <1200000 1200000 25500>;
  qcom,vreg-0p9-voltage-level = <880000 880000 98800>;
  qcom,vreg-cx-voltage-level = <65535
      256 0>;
  qcom,bw-scale = <64 19200000
    64 19200000
    256 100000000>;

  qcom,msm-bus,name = "pcie2";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <108 512 0 0>,
    <108 512 500 800>;

  clocks = <&clock_gcc 68>,
   <&clock_rpmh 0>,
   <&clock_gcc 64>,
   <&clock_gcc 66>,
   <&clock_gcc 67>,
   <&clock_gcc 69>,
   <&clock_gcc 71>,
   <&clock_gcc 70>,
   <&clock_gcc 3>,
   <&clock_gcc 49>,
   <&clock_gcc 23>;
  clock-names = "pcie_2_pipe_clk", "pcie_2_ref_clk_src",
    "pcie_2_aux_clk", "pcie_2_cfg_ahb_clk",
    "pcie_2_mstr_axi_clk", "pcie_2_slv_axi_clk",
    "pcie_2_ldo", "pcie_2_slv_q2a_axi_clk",
    "pcie_tbu_clk", "pcie_phy_refgen_clk",
    "pcie_ddrss_sf_tbu_clk";
  max-clock-frequency-hz = <0>, <0>, <19200000>, <0>, <0>, <0>,
     <0>, <0>, <0>, <0>, <100000000>, <0>;

  resets = <&clock_gcc 14>,
   <&clock_gcc 17>;
  reset-names = "pcie_2_core_reset",
    "pcie_2_phy_reset";

  dma-coherent;
  qcom,smmu-sid-base = <0x1d00>;
  iommu-map = <0x0 &apps_smmu 0x1d00 0x1>,
   <0x100 &apps_smmu 0x1d01 0x1>;

  qcom,boot-option = <0x1>;
  qcom,drv-supported;
  qcom,use-19p2mhz-aux-clk;
  qcom,no-l0s-supported;
  qcom,slv-addr-space-size = <0x4000000>;
  qcom,ep-latency = <10>;

  qcom,pcie-phy-ver = <1102>;
  qcom,phy-status-offset = <0xa14>;
  qcom,phy-status-bit = <6>;
  qcom,phy-power-down-offset = <0xa40>;
  qcom,phy-sequence = <0x0a40 0x03 0x0
    0x0010 0x01 0x0
    0x001c 0x31 0x0
    0x0020 0x01 0x0
    0x0024 0xde 0x0
    0x0028 0x07 0x0
    0x0030 0x4c 0x0
    0x0034 0x06 0x0
    0x0048 0x90 0x0
    0x0058 0x0f 0x0
    0x0074 0x06 0x0
    0x0078 0x06 0x0
    0x007c 0x16 0x0
    0x0080 0x16 0x0
    0x0084 0x36 0x0
    0x0088 0x36 0x0
    0x0094 0x08 0x0
    0x00a4 0x42 0x0
    0x00ac 0x0a 0x0
    0x00b0 0x1a 0x0
    0x00b4 0x14 0x0
    0x00b8 0x34 0x0
    0x00bc 0x82 0x0
    0x00c4 0x68 0x0
    0x00cc 0x55 0x0
    0x00d0 0x55 0x0
    0x00d4 0x03 0x0
    0x00d8 0xab 0x0
    0x00dc 0xaa 0x0
    0x00e0 0x02 0x0
    0x010c 0x02 0x0
    0x0110 0x24 0x0
    0x0118 0xb4 0x0
    0x011c 0x03 0x0
    0x0154 0x34 0x0
    0x0158 0x01 0x0
    0x016c 0x08 0x0
    0x01ac 0xca 0x0
    0x01b0 0x1e 0x0
    0x01b4 0xa2 0x0
    0x01b8 0x18 0x0
    0x01bc 0x11 0x0
    0x023c 0x11 0x0
    0x0284 0x75 0x0
    0x029c 0x12 0x0
    0x0304 0x02 0x0
    0x0408 0x0c 0x0
    0x0414 0x03 0x0
    0x0434 0x7f 0x0
    0x0444 0x70 0x0
    0x0460 0x30 0x0
    0x04d4 0x04 0x0
    0x04d8 0x07 0x0
    0x04dc 0x1b 0x0
    0x04e8 0x04 0x0
    0x04ec 0x0e 0x0
    0x04f0 0x4a 0x0
    0x04f4 0x0f 0x0
    0x04f8 0xc0 0x0
    0x04fc 0x00 0x0
    0x0510 0x17 0x0
    0x0518 0x1c 0x0
    0x051c 0x03 0x0
    0x0524 0x1e 0x0
    0x0570 0xbf 0x0
    0x0574 0x3f 0x0
    0x0578 0xff 0x0
    0x057c 0x7f 0x0
    0x0580 0x15 0x0
    0x0584 0x24 0x0
    0x0588 0xe4 0x0
    0x058c 0xec 0x0
    0x0590 0x3b 0x0
    0x0594 0x36 0x0
    0x0598 0xd4 0x0
    0x059c 0x54 0x0
    0x05a0 0xdb 0x0
    0x05a4 0x3b 0x0
    0x05a8 0x31 0x0
    0x05bc 0x0c 0x0
    0x05b8 0x38 0x0
    0x063c 0x11 0x0
    0x0684 0x75 0x0
    0x069c 0x12 0x0
    0x0704 0x20 0x0
    0x0808 0x0c 0x0
    0x0814 0x03 0x0
    0x0834 0x7f 0x0
    0x0844 0x70 0x0
    0x0860 0x30 0x0
    0x08d4 0x04 0x0
    0x08d8 0x07 0x0
    0x08dc 0x1b 0x0
    0x08e8 0x04 0x0
    0x08ec 0x0e 0x0
    0x08f0 0x4a 0x0
    0x08f4 0x0f 0x0
    0x08f8 0xc0 0x0
    0x08fc 0x00 0x0
    0x0910 0x17 0x0
    0x0918 0x1c 0x0
    0x091c 0x03 0x0
    0x0924 0x1e 0x0
    0x0970 0xbf 0x0
    0x0974 0x3f 0x0
    0x0978 0xff 0x0
    0x097c 0x7f 0x0
    0x0980 0x15 0x0
    0x0984 0x24 0x0
    0x0988 0xe4 0x0
    0x098c 0xec 0x0
    0x0990 0x3b 0x0
    0x0994 0x36 0x0
    0x0998 0xd4 0x0
    0x099c 0x54 0x0
    0x09a0 0xdb 0x0
    0x09a4 0x3b 0x0
    0x09a8 0x31 0x0
    0x09bc 0x0c 0x0
    0x09b8 0x38 0x0
    0x0adc 0x05 0x0
    0x0b88 0x77 0x0
    0x0b98 0x0b 0x0
    0x0ba4 0x01 0x0
    0x0be0 0x0f 0x0
    0x0e0c 0x0d 0x0
    0x0e14 0x07 0x0
    0x0e1c 0xc1 0x0
    0x0e40 0x01 0x0
    0x0e48 0x01 0x0
    0x0e90 0x00 0x0
    0x0eb4 0x33 0x0
    0x0ebc 0x00 0x0
    0x0ee0 0x58 0x0
    0x0a00 0x00 0x0
    0x0a44 0x03 0x0>;

  pcie2_rp: pcie2_rp {
   reg = <0 0 0 0 0>;
  };
 };

 pcie2_msi: qcom,pcie2_msi@17a10040 {
  compatible = "qcom,pci-msi";
  msi-controller;
  reg = <0x17a10040 0x0>;
  interrupt-parent = <&intc>;
  interrupts = <0 832 1>,
   <0 833 1>,
   <0 834 1>,
   <0 835 1>,
   <0 836 1>,
   <0 837 1>,
   <0 838 1>,
   <0 839 1>,
   <0 840 1>,
   <0 841 1>,
   <0 842 1>,
   <0 843 1>,
   <0 844 1>,
   <0 845 1>,
   <0 846 1>,
   <0 847 1>,
   <0 848 1>,
   <0 849 1>,
   <0 850 1>,
   <0 851 1>,
   <0 852 1>,
   <0 853 1>,
   <0 854 1>,
   <0 855 1>,
   <0 856 1>,
   <0 857 1>,
   <0 858 1>,
   <0 859 1>,
   <0 860 1>,
   <0 861 1>,
   <0 862 1>,
   <0 863 1>;
 };
};
# 5140 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-mhi.dtsi" 1
&pcie2_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 mhi_0: qcom,mhi@0 {
  reg = <0 0 0 0 0 >;


  qcom,iommu-group = <&mhi_0_iommu_group>;


  qcom,msm-bus,name = "mhi0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <108 512
    0 0>,
    <108 512
    0 0>,
    <108 512
    500000 0>,
    <108 512
    1000000 0>;

  esoc-names = "mdm";
  esoc-0 = <&mdm0>;


  mhi,max-channels = <111>;
  mhi,timeout = <2000>;
  mhi,buffer-len = <0x8000>;
  mhi,sfr-support;
  mhi,name = "esoc0";

  #address-cells = <1>;
  #size-cells = <1>;

  mhi_0_iommu_group: mhi_0_iommu_group {
   qcom,iommu-dma-addr-pool = <0x20000000 0x1fffffff>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
  };

  mhi_channels: mhi_channels {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_chan@0 {
    reg = <0>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@1 {
    reg = <1>;
    label = "LOOPBACK";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@2 {
    reg = <2>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@3 {
    reg = <3>;
    label = "SAHARA";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
   };

   mhi_chan@4 {
    reg = <4>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@5 {
    reg = <5>;
    label = "DIAG";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@8 {
    reg = <8>;
    label = "QDSS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@9 {
    reg = <9>;
    label = "QDSS";
    mhi,num-elements = <128>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@10 {
    reg = <10>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@11 {
    reg = <11>;
    label = "EFS";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,wake-capable;
   };

   mhi_chan@14 {
    reg = <14>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@15 {
    reg = <15>;
    label = "QMI0";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@16 {
    reg = <16>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@17 {
    reg = <17>;
    label = "QMI1";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@18 {
    reg = <18>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@19 {
    reg = <19>;
    label = "IP_CTRL";
    mhi,num-elements = <64>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
   };

   mhi_chan@20 {
    reg = <20>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-start;
   };

   mhi_chan@21 {
    reg = <21>;
    label = "IPCR";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@22 {
    reg = <22>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@23 {
    reg = <23>;
    label = "TF";
    mhi,num-elements = <64>;
    mhi,event-ring = <2>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@25 {
    reg = <25>;
    label = "BL";
    mhi,num-elements = <32>;
    mhi,event-ring = <1>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x2>;
    mhi,auto-queue;
    mhi,auto-start;
   };

   mhi_chan@26 {
    reg = <26>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@27 {
    reg = <27>;
    label = "DCI";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@32 {
    reg = <32>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <1>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@33 {
    reg = <33>;
    label = "DUN";
    mhi,num-elements = <64>;
    mhi,event-ring = <3>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@50 {
    reg = <50>;
    label = "ADSP_0";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@51 {
    reg = <51>;
    label = "ADSP_1";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@52 {
    reg = <52>;
    label = "SLPI_0";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@53 {
    reg = <53>;
    label = "SLPI_1";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@70 {
    reg = <70>;
    label = "ADSP_2";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@71 {
    reg = <71>;
    label = "ADSP_3";
    mhi,event-ring = <4>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@72 {
    reg = <72>;
    label = "SLPI_2";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@73 {
    reg = <73>;
    label = "SLPI_3";
    mhi,event-ring = <5>;
    mhi,chan-dir = <0>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@80 {
    reg = <80>;
    label = "AUDIO_VOICE_0";
    mhi,event-ring = <0>;
    mhi,chan-dir = <0>;
    mhi,ee = <0x4>;
    mhi,data-type = <3>;
    mhi,offload-chan;
    status = "ok";
   };

   mhi_chan@100 {
    reg = <100>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <7>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,db-mode-switch;
   };

   mhi_chan@101 {
    reg = <101>;
    label = "IP_HW0";
    mhi,num-elements = <512>;
    mhi,event-ring = <8>;
    mhi,chan-dir = <2>;
    mhi,data-type = <4>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
   };

   mhi_chan@102 {
    reg = <102>;
    label = "IP_HW_ADPL";
    mhi,event-ring = <9>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@103 {
    reg = <103>;
    label = "IP_HW_QDSS";
    mhi,num-elements = <128>;
    mhi,event-ring = <10>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@104 {
    reg = <104>;
    label = "IP_HW0_RSC";
    mhi,num-elements = <512>;
    mhi,local-elements = <3078>;
    mhi,event-ring = <8>;
    mhi,chan-dir = <2>;
    mhi,data-type = <5>;
    mhi,doorbell-mode = <3>;
    mhi,ee = <0x4>;
    mhi,chan-type = <3>;
   };

   mhi_chan@105 {
    reg = <105>;
    label = "IP_HW_MHIP_0";
    mhi,event-ring = <11>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@106 {
    reg = <106>;
    label = "IP_HW_MHIP_0";
    mhi,event-ring = <12>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@107 {
    reg = <107>;
    label = "IP_HW_MHIP_1";
    mhi,event-ring = <13>;
    mhi,chan-dir = <1>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
   };

   mhi_chan@108 {
    reg = <108>;
    label = "IP_HW_MHIP_1";
    mhi,event-ring = <14>;
    mhi,chan-dir = <2>;
    mhi,data-type = <3>;
    mhi,ee = <0x4>;
    mhi,offload-chan;
    mhi,lpm-notify;
   };

   mhi_chan@109 {
    reg = <109>;
    label = "RMNET_CTL";
    mhi,num-elements = <128>;
    mhi,event-ring = <15>;
    mhi,chan-dir = <1>;
    mhi,data-type = <1>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };

   mhi_chan@110 {
    reg = <110>;
    label = "RMNET_CTL";
    mhi,num-elements = <128>;
    mhi,event-ring = <16>;
    mhi,chan-dir = <2>;
    mhi,data-type = <0>;
    mhi,doorbell-mode = <2>;
    mhi,ee = <0x4>;
   };
  };

  mhi_events: mhi_events {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_event@0 {
    reg = <0>;
    mhi,num-elements = <32>;
    mhi,intmod = <0>;
    mhi,msi = <1>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,data-type = <1>;
   };

   mhi_event@1 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <2>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@2 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <3>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
   };

   mhi_event@3 {
    mhi,num-elements = <256>;
    mhi,intmod = <0>;
    mhi,msi = <4>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
   };

   mhi_event@4 {
    mhi,num-elements = <512>;
    mhi,intmod = <5>;
    mhi,msi = <0>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@5 {
    mhi,num-elements = <512>;
    mhi,intmod = <5>;
    mhi,msi = <0>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@6 {
    mhi,num-elements = <64>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,priority = <2>;
    mhi,brstmode = <2>;
    mhi,data-type = <3>;
   };

   mhi_event@7 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <5>;
    mhi,chan = <100>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
   };

   mhi_event@8 {
    mhi,num-elements = <2048>;
    mhi,intmod = <5>;
    mhi,msi = <6>;
    mhi,chan = <101>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,force-uncached;
   };

   mhi_event@9 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <102>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@10 {
    mhi,num-elements = <1024>;
    mhi,intmod = <5>;
    mhi,msi = <7>;
    mhi,chan = <103>;
    mhi,priority = <1>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };

   mhi_event@11 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <105>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@12 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <106>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@13 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <107>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@14 {
    mhi,num-elements = <0>;
    mhi,intmod = <0>;
    mhi,msi = <0>;
    mhi,chan = <108>;
    mhi,priority = <1>;
    mhi,brstmode = <3>;
    mhi,hw-ev;
    mhi,client-manage;
    mhi,offload;
   };

   mhi_event@15 {
    mhi,num-elements = <1024>;
    mhi,intmod = <1>;
    mhi,msi = <8>;
    mhi,chan = <109>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };

   mhi_event@16 {
    mhi,num-elements = <1024>;
    mhi,intmod = <0>;
    mhi,msi = <9>;
    mhi,chan = <110>;
    mhi,priority = <0>;
    mhi,brstmode = <2>;
    mhi,hw-ev;
   };
  };

  mhi_devices: mhi_devices {
   #address-cells = <1>;
   #size-cells = <0>;

   mhi_netdev_0: mhi_rmnet@0 {
    reg = <0x0>;
    mhi,chan = "IP_HW0";
    mhi,interface-name = "rmnet_mhi";
    mhi,mru = <0x8000>;
    mhi,chain-skb;
    mhi,rsc-child = <&mhi_netdev_0_rsc>;
   };

   mhi_netdev_0_rsc: mhi_rmnet@1 {
    reg = <0x1>;
    mhi,chan = "IP_HW0_RSC";
    mhi,mru = <0x8000>;
    mhi,rsc-parent = <&mhi_netdev_0>;
   };

   mhi_qdss_dev_0 {
    mhi,chan = "QDSS";
    mhi,default-channel;
   };

   mhi_qdss_dev_1 {
    mhi,chan = "IP_HW_QDSS";
   };

   mhi_qrtr {
    mhi,chan = "IPCR";
    qcom,net-id = <3>;
    mhi,early-notify;
   };

   mhi_subsys_adsp_0: mhi_dev@2 {
    reg = <0x2>;
    mhi,chan = "ADSP_0";
    mhi,max-devices = <4>;
    mhi,early-notify;
   };

   mhi_subsys_slpi_0: mhi_dev@3 {
    reg = <0x3>;
    mhi,chan = "SLPI_0";
    mhi,max-devices = <4>;
    mhi,early-notify;
   };
  };
 };
};
# 5141 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

&pcie0_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 cnss_pci: cnss_pci {
  reg = <0 0 0 0 0>;
  qcom,iommu-group = <&cnss_pci_iommu_group>;
  memory-region = <&cnss_wlan_mem>;

  #address-cells = <1>;
  #size-cells = <1>;

  cnss_pci_iommu_group: cnss_pci_iommu_group {
   qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
   qcom,iommu-faults = "stall-disable", "HUPCF", "no-CFRE",
         "non-fatal";
  };
 };
};

&pcie1_rp {
 #address-cells = <5>;
 #size-cells = <0>;

 wil6210_pci: wil6210_pci {
  reg = <0 0 0 0 0>;
  qcom,iommu-group = <&wil6210_pci_iommu_group>;

  #address-cells = <1>;
  #size-cells = <1>;

  wil6210_pci_iommu_group: wil6210_pci_iommu_group {
   reg = <0 0>;
   qcom,iommu-dma-addr-pool = <0x60000000 0xa0000000>;
   qcom,iommu-dma = "fastmap";
   qcom,iommu-pagetable = "coherent";
  };
 };
};

# 1 "arch/arm64/boot/dts/vendor/qcom/msm-arm-smmu-kona.dtsi" 1


&soc {
 kgsl_smmu: kgsl-smmu@3da0000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x3DA0000 0x10000>,
   <0x3DC2000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  qcom,no-dynamic-asid;
  #global-interrupts = <2>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  qcom,regulator-names = "vdd";
  vdd-supply = <&gpu_cx_gdsc>;

  clocks = <&clock_gcc 38>,
    <&clock_gcc 39>,
    <&clock_gpucc 0>;
  clock-names = "gcc_gpu_memnoc_gfx",
         "gcc_gpu_snoc_dvm_gfx",
         "gpu_cc_ahb";

  interrupts = <0 672 4>,
    <0 673 4>,
    <0 678 4>,
    <0 679 4>,
    <0 680 4>,
    <0 681 4>,
    <0 682 4>,
    <0 683 4>,
    <0 684 4>,
    <0 685 4>;

  qcom,msm-bus,vectors-KBps =
   <155>,
   <512>,
   <0 0>,
   <155>,
   <512>,
   <0 1000>;

  qcom,actlr =

   <0x2 0x400 0x32B>,
   <0x4 0x400 0x32B>,
   <0x5 0x400 0x32B>,
   <0x7 0x400 0x32B>,
   <0x0 0x401 0x32B>;

  gfx_0_tbu: gfx_0_tbu@3dc5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3DC5000 0x1000>,
    <0x3DC2200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
  };

  gfx_1_tbu: gfx_1_tbu@3dc9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x3DC9000 0x1000>,
    <0x3DC2208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
  };
 };

 apps_smmu: apps-smmu@15000000 {
  compatible = "qcom,qsmmu-v500";
  reg = <0x15000000 0x100000>,
   <0x15182000 0x20>;
  reg-names = "base", "tcu-base";
  #iommu-cells = <2>;
  qcom,skip-init;
  qcom,use-3-lvl-tables;
  #global-interrupts = <2>;
  #size-cells = <1>;
  #address-cells = <1>;
  ranges;
  interrupts = <0 64 4>,
    <0 65 4>,
    <0 97 4>,
    <0 98 4>,
    <0 99 4>,
    <0 100 4>,
    <0 101 4>,
    <0 102 4>,
    <0 103 4>,
    <0 104 4>,
    <0 105 4>,
    <0 106 4>,
    <0 107 4>,
    <0 108 4>,
    <0 109 4>,
    <0 110 4>,
    <0 111 4>,
    <0 112 4>,
    <0 113 4>,
    <0 114 4>,
    <0 115 4>,
    <0 116 4>,
    <0 117 4>,
    <0 118 4>,
    <0 181 4>,
    <0 182 4>,
    <0 183 4>,
    <0 184 4>,
    <0 185 4>,
    <0 186 4>,
    <0 187 4>,
    <0 188 4>,
    <0 189 4>,
    <0 190 4>,
    <0 191 4>,
    <0 192 4>,
    <0 315 4>,
    <0 316 4>,
    <0 317 4>,
    <0 318 4>,
    <0 319 4>,
    <0 320 4>,
    <0 321 4>,
    <0 322 4>,
    <0 323 4>,
    <0 324 4>,
    <0 325 4>,
    <0 326 4>,
    <0 327 4>,
    <0 328 4>,
    <0 329 4>,
    <0 330 4>,
    <0 331 4>,
    <0 332 4>,
    <0 333 4>,
    <0 334 4>,
    <0 335 4>,
    <0 336 4>,
    <0 337 4>,
    <0 338 4>,
    <0 339 4>,
    <0 340 4>,
    <0 341 4>,
    <0 342 4>,
    <0 343 4>,
    <0 344 4>,
    <0 345 4>,
    <0 395 4>,
    <0 396 4>,
    <0 397 4>,
    <0 398 4>,
    <0 399 4>,
    <0 400 4>,
    <0 401 4>,
    <0 402 4>,
    <0 403 4>,
    <0 404 4>,
    <0 405 4>,
    <0 406 4>,
    <0 407 4>,
    <0 408 4>,
    <0 409 4>,
    <0 412 4>,
    <0 418 4>,
    <0 419 4>,
    <0 421 4>,
    <0 423 4>,
    <0 424 4>,
    <0 425 4>,
    <0 690 4>,
    <0 691 4>,
    <0 692 4>,
    <0 693 4>,
    <0 694 4>,
    <0 695 4>,
    <0 696 4>,
    <0 697 4>,
    <0 707 4>;
  qcom,msm-bus,name = "apps_smmu";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <161>,
   <627>,
   <0 0>,
   <161>,
   <627>,
   <0 1000>;

  qcom,actlr =

   <0x800 0x3ff 0x103>,

   <0xC00 0x3ff 0x103>,

   <0x2000 0x3ff 0x103>,

   <0x2400 0x3ff 0x103>,

   <0x1081 0x400 0x103>,
   <0x1082 0x400 0x103>,
   <0x1085 0x400 0x103>,
   <0x10a1 0x400 0x103>,
   <0x10a2 0x400 0x103>,
   <0x10a5 0x400 0x103>;

  anoc_1_tbu: anoc_1_tbu@15185000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15185000 0x1000>,
    <0x15182200 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x0 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_2_tbu: anoc_2_tbu@15189000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15189000 0x1000>,
    <0x15182208 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x400 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  mnoc_hf_0_tbu: mnoc_hf_0_tbu@1518d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1518D000 0x1000>,
    <0x15182210 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x800 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  mnoc_hf_1_tbu: mnoc_hf_1_tbu@15191000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15191000 0x1000>,
    <0x15182218 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0xc00 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_hf1_gdsc>;
   qcom,msm-bus,name = "mnoc_hf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <22>,
    <773>,
    <0 0>,
    <22>,
    <773>,
    <0 1000>;
  };

  compute_dsp_1_tbu: compute_dsp_1_tbu@15195000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15195000 0x1000>,
    <0x15182220 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1000 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;
  };

  compute_dsp_0_tbu: compute_dsp_0_tbu@15199000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x15199000 0x1000>,
    <0x15182228 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1400 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <154>,
    <10070>,
    <0 0>,
    <154>,
    <10070>,
    <0 1000>;

  };

  adsp_tbu: adsp_tbu@1519d000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x1519D000 0x1000>,
    <0x15182230 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1800 0x400>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;
  };

  anoc_1_pcie_tbu: anoc_1_pcie_tbu@151a1000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A1000 0x1000>,
    <0x15182238 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x1c00 0x400>;
   clock-names = "gcc_aggre_noc_pcie_tbu_clk";
   clocks = <&clock_gcc 3>;
   qcom,msm-bus,name = "apps_smmu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <161>,
    <627>,
    <0 0>,
    <161>,
    <627>,
    <0 1000>;

  };

  mnoc_sf_0_tbu: mnoc_sf_0_tbu@151a5000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A5000 0x1000>,
    <0x15182240 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2000 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf0_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_0_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };

  mnoc_sf_1_tbu: mnoc_sf_1_tbu@151a9000 {
   compatible = "qcom,qsmmuv500-tbu";
   reg = <0x151A9000 0x1000>,
    <0x15182248 0x8>;
   reg-names = "base", "status-reg";
   qcom,stream-id-range = <0x2400 0x400>;
   qcom,regulator-names = "vdd";
   vdd-supply = <&hlos1_vote_mmnoc_mmu_tbu_sf1_gdsc>;
   qcom,msm-bus,name = "mnoc_sf_1_tbu";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <137>,
    <772>,
    <0 0>,
    <137>,
    <772>,
    <0 1000>;
  };
 };

 kgsl_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x7 0>;
  qcom,iommu-dma = "disabled";
 };

 kgsl_iommu_coherent_test_device {
  status = "disabled";
  compatible = "iommu-debug-test";
  iommus = <&kgsl_smmu 0x9 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };

 apps_iommu_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x21 0>;
  qcom,iommu-dma = "disabled";
 };

 apps_iommu_coherent_test_device {
  compatible = "iommu-debug-test";
  iommus = <&apps_smmu 0x23 0>;
  qcom,iommu-dma = "disabled";
  dma-coherent;
 };
};
# 5185 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi" 1
&soc {
 tlmm: pinctrl@f000000 {
  compatible = "qcom,kona-pinctrl";
  reg = <0x0F000000 0x1000000>;
  interrupts = <0 208 4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
  wakeup-parent = <&pdc>;
  irqdomain-map = <0 0 &pdc 79 0>,
    <1 0 &pdc 84 0>,
    <2 0 &pdc 80 0>,
    <3 0 &pdc 82 0>,
    <4 0 &pdc 107 0>,
    <7 0 &pdc 43 0>,
    <11 0 &pdc 42 0>,
    <14 0 &pdc 44 0>,
    <15 0 &pdc 52 0>,
    <19 0 &pdc 67 0>,
    <23 0 &pdc 68 0>,
    <24 0 &pdc 105 0>,
    <27 0 &pdc 92 0>,
    <28 0 &pdc 106 0>,
    <31 0 &pdc 69 0>,
    <35 0 &pdc 70 0>,
    <39 0 &pdc 73 0>,
    <40 0 &pdc 108 0>,
    <43 0 &pdc 71 0>,
    <45 0 &pdc 72 0>,
    <47 0 &pdc 83 0>,
    <51 0 &pdc 74 0>,
    <55 0 &pdc 77 0>,
    <59 0 &pdc 78 0>,
    <63 0 &pdc 75 0>,
    <64 0 &pdc 81 0>,
    <65 0 &pdc 87 0>,
    <66 0 &pdc 88 0>,
    <67 0 &pdc 89 0>,
    <68 0 &pdc 54 0>,
    <70 0 &pdc 85 0>,
    <77 0 &pdc 46 0>,
    <80 0 &pdc 90 0>,
    <81 0 &pdc 91 0>,
    <83 0 &pdc 97 0>,
    <84 0 &pdc 98 0>,
    <86 0 &pdc 99 0>,
    <88 0 &pdc 101 0>,
    <89 0 &pdc 102 0>,
    <92 0 &pdc 103 0>,
    <93 0 &pdc 104 0>,
    <100 0 &pdc 53 0>,
    <103 0 &pdc 47 0>,
    <104 0 &pdc 48 0>,
    <108 0 &pdc 49 0>,
    <109 0 &pdc 94 0>,
    <110 0 &pdc 95 0>,
    <111 0 &pdc 96 0>,
    <112 0 &pdc 55 0>,
    <113 0 &pdc 56 0>,
    <118 0 &pdc 50 0>,
    <121 0 &pdc 51 0>,
    <122 0 &pdc 57 0>,
    <123 0 &pdc 58 0>,
    <124 0 &pdc 45 0>,
    <126 0 &pdc 59 0>,
    <128 0 &pdc 76 0>,
    <129 0 &pdc 86 0>,
    <132 0 &pdc 93 0>,
    <133 0 &pdc 65 0>,
    <134 0 &pdc 66 0>,
    <136 0 &pdc 62 0>,
    <137 0 &pdc 63 0>,
    <138 0 &pdc 64 0>,
    <142 0 &pdc 60 0>,
    <143 0 &pdc 61 0>,
    <147 0 &pdc 109 0>,
    <150 0 &pdc 110 0>,
    <157 0 &pdc 111 0>,
    <158 0 &pdc 112 0>,
    <160 0 &pdc 113 0>,
    <162 0 &pdc 114 0>,
    <164 0 &pdc 115 0>,
    <166 0 &pdc 116 0>,
    <167 0 &pdc 117 0>,
    <175 0 &pdc 118 0>,
    <177 0 &pdc 119 0>,
    <179 0 &pdc 120 0>;
  irqdomain-map-mask = <0xff 0>;
  irqdomain-map-pass-thru = <0 0xff>;

  trigout_a: trigout_a {
   mux {
    pins = "gpio2";
    function = "qdss_cti";
   };

   config {
    pins = "gpio2";
    drive-strength = <2>;
    bias-disable;
   };
  };

  qupv3_se2_2uart_pins: qupv3_se2_2uart_pins {
   qupv3_se2_2uart_active: qupv3_se2_2uart_active {
    mux {
     pins = "gpio117", "gpio118";
     function = "qup2";
    };

    config {
     pins = "gpio117", "gpio118";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_2uart_sleep: qupv3_se2_2uart_sleep {
    mux {
     pins = "gpio117", "gpio118";
     function = "gpio";
    };

    config {
     pins = "gpio117", "gpio118";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  qupv3_se6_4uart_pins: qupv3_se6_4uart_pins {
   qupv3_se6_default_cts:
    qupv3_se6_default_cts {
    mux {
     pins = "gpio16";
     function = "gpio";
    };

    config {
     pins = "gpio16";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_default_rtsrx:
    qupv3_se6_default_rtsrx {
    mux {
     pins = "gpio17", "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio17", "gpio19";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se6_default_tx:
    qupv3_se6_default_tx {
    mux {
     pins = "gpio18";
     function = "gpio";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se6_ctsrx: qupv3_se6_ctsrx {
    mux {
     pins = "gpio16", "gpio19";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio19";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_rts: qupv3_se6_rts {
    mux {
     pins = "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio17";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se6_tx: qupv3_se6_tx {
    mux {
     pins = "gpio18";
     function = "qup6";
    };

    config {
     pins = "gpio18";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se5_4uart_pins: qupv3_se5_4uart_pins {
   qupv3_se5_default_cts: qupv3_se5_default_cts {
    mux {
     pins = "gpio12";
     function = "gpio";
    };

    config {
     pins = "gpio12";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_default_rtsrx: qupv3_se5_default_rtsrx {
    mux {
     pins = "gpio13", "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio13", "gpio15";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se5_default_tx: qupv3_se5_default_tx {
    mux {
     pins = "gpio14";
     function = "gpio";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qupv3_se5_ctsrx: qupv3_se5_ctsrx {
    mux {
     pins = "gpio12", "gpio15";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio15";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_rts: qupv3_se5_rts {
    mux {
     pins = "gpio13";
     function = "qup5";
    };

    config {
     pins = "gpio13";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se5_tx: qupv3_se5_tx {
    mux {
     pins = "gpio14";
     function = "qup5";
    };

    config {
     pins = "gpio14";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se13_4uart_pins: qupv3_se13_4uart_pins {
   qupv3_se13_default_cts:
    qupv3_se13_default_cts {
    mux {
    pins = "gpio36";
    function = "gpio";
    };

    config {
    pins = "gpio36";
    drive-strength = <2>;
    bias-disable;
    };
   };

   qupv3_se13_default_rtsrx:
    qupv3_se13_default_rtsrx {
    mux {
    pins = "gpio37", "gpio39";
    function = "gpio";
    };

    config {
    pins = "gpio37", "gpio39";
    drive-strength = <2>;
    bias-pull-down;
    };
   };

   qupv3_se13_default_tx:
    qupv3_se13_default_tx {
    mux {
    pins = "gpio38";
    function = "gpio";
    };

    config {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
    };
   };

   qupv3_se13_ctsrx: qupv3_se13_ctsrx {
    mux {
    pins = "gpio36", "gpio39";
    function = "qup13";
    };

    config {
    pins = "gpio36", "gpio39";
    drive-strength = <2>;
    bias-disable;
    };
   };

   qupv3_se13_rts: qupv3_se13_rts {
    mux {
    pins = "gpio37";
    function = "qup13";
    };

    config {
    pins = "gpio37";
    drive-strength = <2>;
    bias-pull-down;
    };
   };

   qupv3_se13_tx: qupv3_se13_tx {
    mux {
     pins = "gpio38";
     function = "qup13";
    };

    config {
    pins = "gpio38";
    drive-strength = <2>;
    bias-pull-up;
    };
   };
  };

  qupv3_se12_2uart_pins: qupv3_se12_2uart_pins {
   qupv3_se12_2uart_active: qupv3_se12_2uart_active {
    mux {
     pins = "gpio34", "gpio35";
     function = "qup12";
    };

    config {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
    };
   };

   qupv3_se12_2uart_sleep: qupv3_se12_2uart_sleep {
    mux {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };

    config {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se12_2uart_init: qupv3_se12_2uart_init {
    mux {
     pins = "gpio34", "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };

    config34 {
     pins = "gpio34";
     drive-strength = <2>;
     bias-pull-up;
    };

    config35 {
     pins = "gpio35";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se17_4uart_pins: qupv3_se17_4uart_pins {
   qupv3_se17_ctsrx: qupv3_se17_ctsrx {
    mux {
     pins = "gpio52", "gpio55";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio55";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se17_rts: qupv3_se17_rts {
    mux {
     pins = "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio53";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   qupv3_se17_tx: qupv3_se17_tx {
    mux {
     pins = "gpio54";
     function = "qup17";
    };

    config {
     pins = "gpio54";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  qupv3_se18_2uart_pins: qupv3_se18_2uart_pins {
   qupv3_se18_rx: qupv3_se18_rx {
    mux {
     pins = "gpio59";
     function = "qup18";
    };

    config {
     pins = "gpio59";
     drive-strength = <2>;
     bias-no-pull;
    };
   };

   qupv3_se18_tx: qupv3_se18_tx {
    mux {
     pins = "gpio58";
     function = "qup18";
    };

    config {
     pins = "gpio58";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };


  aw8697_gpio_reset: aw8697_gpio_reset {
   mux {
     pins = "gpio130";
     function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-disable;
    output-low;
   };
  };

  aw8697_gpio_reset_output_high: aw8697_gpio_reset_output_high {
   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    drive-strength = <2>;
    bias-disable;
    output-high;
   };
  };

  aw8697_gpio_int: aw8697_gpio_int {
   mux {
     pins = "gpio129";
     function = "gpio";
   };

   config {
    pins = "gpio129";
    drive-strength = <2>;
    bias-pull-up;
    input-enable;
   };
  };

  pmx_ts_active {
   ts_active: ts_active {
     mux {
      pins = "gpio38", "gpio39";
      function = "gpio";
     };

     config {
      pins = "gpio38", "gpio39";
      drive-strength = <8>;
      bias-pull-up;
     };
   };
  };

  pmx_ts_int_suspend {
   ts_int_suspend: ts_int_suspend {
    mux {
     pins = "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio39";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_reset_suspend {
   ts_reset_suspend: ts_reset_suspend {
    mux {
     pins = "gpio38";
     function = "gpio";
    };

    config {
     pins = "gpio38";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_ts_release {
   pmx_ts_release: pmx_ts_release {
    mux {
     pins = "gpio38", "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio38", "gpio39";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };

  ufs_dev_reset_assert: ufs_dev_reset_assert {
   config {
    pins = "ufs_reset";
    bias-pull-down;
# 628 "arch/arm64/boot/dts/vendor/qcom/kona-pinctrl.dtsi"
    drive-strength = <8>;
    output-low;
   };
  };

  ufs_dev_reset_deassert: ufs_dev_reset_deassert {
   config {
    pins = "ufs_reset";
    bias-pull-down;




    drive-strength = <8>;
    output-high;
   };
  };

  storage_cd: storage_cd {
   mux {
    pins = "gpio77";
    function = "gpio";
   };

   config {
    pins = "gpio77";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_clk_on: sdc2_clk_on {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_off: sdc2_clk_off {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <2>;
   };
  };

  sdc2_clk_ds_400KHz: sdc2_clk_ds_400KHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_50MHz: sdc2_clk_ds_50MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_100MHz: sdc2_clk_ds_100MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_clk_ds_200MHz: sdc2_clk_ds_200MHz {
   config {
    pins = "sdc2_clk";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_on: sdc2_cmd_on {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_off: sdc2_cmd_off {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_cmd_ds_400KHz: sdc2_cmd_ds_400KHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_50MHz: sdc2_cmd_ds_50MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_100MHz: sdc2_cmd_ds_100MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_cmd_ds_200MHz: sdc2_cmd_ds_200MHz {
   config {
    pins = "sdc2_cmd";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_on: sdc2_data_on {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_off: sdc2_data_off {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  sdc2_data_ds_400KHz: sdc2_data_ds_400KHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_50MHz: sdc2_data_ds_50MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_100MHz: sdc2_data_ds_100MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };

  sdc2_data_ds_200MHz: sdc2_data_ds_200MHz {
   config {
    pins = "sdc2_data";
    bias-pull-up;
    drive-strength = <16>;
   };
  };


  sde_dp_usbplug_cc_active: sde_dp_usbplug_cc_active {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-disable;
    drive-strength = <16>;
   };
  };

  sde_dp_usbplug_cc_suspend: sde_dp_usbplug_cc_suspend {
   mux {
    pins = "gpio65";
    function = "gpio";
   };

   config {
    pins = "gpio65";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  ap2mdm {
   ap2mdm_active: ap2mdm_active {
    mux {




     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <16>;
     bias-disable;
    };
   };

   ap2mdm_sleep: ap2mdm_sleep {
    mux {




     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <8>;
     bias-disable;
    };

   };
  };

  mdm2ap {
   mdm2ap_active: mdm2ap_active {
    mux {




     pins = "gpio1", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio1", "gpio3";
     drive-strength = <8>;
     bias-disable;
    };
   };

   mdm2ap_sleep: mdm2ap_sleep {
    mux {




     pins = "gpio1", "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio1", "gpio3";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pcie0 {
   pcie0_perst_default: pcie0_perst_default {
    mux {
     pins = "gpio79";
     function = "gpio";
    };

    config {
     pins = "gpio79";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie0_clkreq_default: pcie0_clkreq_default {
    mux {
     pins = "gpio80";
     function = "pci_e0";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_wake_default: pcie0_wake_default {
    mux {
     pins = "gpio81";
     function = "gpio";
    };

    config {
     pins = "gpio81";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie0_clkreq_sleep: pcie0_clkreq_sleep {
    mux {
     pins = "gpio80";
     function = "gpio";
    };

    config {
     pins = "gpio80";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pcie1 {
   pcie1_perst_default: pcie1_perst_default {
    mux {
     pins = "gpio82";
     function = "gpio";
    };

    config {
     pins = "gpio82";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie1_clkreq_default: pcie1_clkreq_default {
    mux {
     pins = "gpio83";
     function = "pci_e1";
    };

    config {
     pins = "gpio83";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie1_wake_default: pcie1_wake_default {
    mux {
     pins = "gpio84";
     function = "gpio";
    };

    config {
     pins = "gpio84";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  pcie2 {
   pcie2_perst_default: pcie2_perst_default {
    mux {
     pins = "gpio85";
     function = "gpio";
    };

    config {
     pins = "gpio85";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   pcie2_clkreq_default: pcie2_clkreq_default {
    mux {
     pins = "gpio86";
     function = "pci_e2";
    };

    config {
     pins = "gpio86";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   pcie2_wake_default: pcie2_wake_default {
    mux {
     pins = "gpio87";
     function = "gpio";
    };

    config {
     pins = "gpio87";
     drive-strength = <2>;
     bias-pull-up;
    };
   };
  };

  cnss_pins {
   cnss_wlan_en_active: cnss_wlan_en_active {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <16>;
     output-high;
     bias-pull-up;
    };
   };

   cnss_wlan_en_sleep: cnss_wlan_en_sleep {
    mux {
     pins = "gpio20";
     function = "gpio";
    };

    config {
     pins = "gpio20";
     drive-strength = <2>;
     output-low;
     bias-pull-down;
    };
   };
  };

  pmx_sde: pmx_sde {
   sde_dsi_active: sde_dsi_active {
    mux {
     pins = "gpio75", "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio60";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi_suspend: sde_dsi_suspend {
    mux {
     pins = "gpio75", "gpio60";
     function = "gpio";
    };

    config {
     pins = "gpio75", "gpio60";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_dsi1_active: sde_dsi1_active {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <8>;
     bias-disable = <0>;
    };
   };

   sde_dsi1_suspend: sde_dsi1_suspend {
    mux {
     pins = "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio128";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pmx_sde_te {
   sde_te_active: sde_te_active {
    mux {
     pins = "gpio66";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te_suspend: sde_te_suspend {
    mux {
     pins = "gpio66";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio66";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_active: sde_te1_active {
    mux {
     pins = "gpio67";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };

   sde_te1_suspend: sde_te1_suspend {
    mux {
     pins = "gpio67";
     function = "mdp_vsync";
    };

    config {
     pins = "gpio67";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };

  pri_aux_pcm_clk {
   pri_aux_pcm_clk_sleep: pri_aux_pcm_clk_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_clk_active: pri_aux_pcm_clk_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_sync {
   pri_aux_pcm_sync_sleep: pri_aux_pcm_sync_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_sync_active: pri_aux_pcm_sync_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_aux_pcm_din {
   pri_aux_pcm_din_sleep: pri_aux_pcm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_din_active: pri_aux_pcm_din_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_aux_pcm_dout {
   pri_aux_pcm_dout_sleep: pri_aux_pcm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_aux_pcm_dout_active: pri_aux_pcm_dout_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm {
   sec_aux_pcm_clk_sleep: sec_aux_pcm_clk_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_clk_active: sec_aux_pcm_clk_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_aux_pcm_ws_sleep: sec_aux_pcm_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_ws_active: sec_aux_pcm_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_din {
   sec_aux_pcm_din_sleep: sec_aux_pcm_din_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_din_active: sec_aux_pcm_din_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_aux_pcm_dout {
   sec_aux_pcm_dout_sleep: sec_aux_pcm_dout_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_aux_pcm_dout_active: sec_aux_pcm_dout_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm {
   tert_aux_pcm_clk_sleep: tert_aux_pcm_clk_sleep {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_clk_active: tert_aux_pcm_clk_active {
    mux {
     pins = "gpio133";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio133";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   tert_aux_pcm_ws_sleep: tert_aux_pcm_ws_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_ws_active: tert_aux_pcm_ws_active {
    mux {
     pins = "gpio135";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_aux_pcm_din {
   tert_aux_pcm_din_sleep: tert_aux_pcm_din_sleep {
    mux {
     pins = "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_din_active: tert_aux_pcm_din_active {
    mux {
     pins = "gpio134";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio134";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_aux_pcm_dout {
   tert_aux_pcm_dout_sleep: tert_aux_pcm_dout_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_aux_pcm_dout_active: tert_aux_pcm_dout_active {
    mux {
     pins = "gpio137";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_clk {
   pri_tdm_clk_sleep: pri_tdm_clk_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_clk_active: pri_tdm_clk_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_sync {
   pri_tdm_sync_sleep: pri_tdm_sync_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_sync_active: pri_tdm_sync_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_tdm_din {
   pri_tdm_din_sleep: pri_tdm_din_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_din_active: pri_tdm_din_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_tdm_dout {
   pri_tdm_dout_sleep: pri_tdm_dout_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_tdm_dout_active: pri_tdm_dout_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm {
   sec_tdm_sck_sleep: sec_tdm_sck_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_sck_active: sec_tdm_sck_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };

   sec_tdm_ws_sleep: sec_tdm_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_ws_active: sec_tdm_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_din {
   sec_tdm_din_sleep: sec_tdm_din_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_din_active: sec_tdm_din_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_tdm_dout {
   sec_tdm_dout_sleep: sec_tdm_dout_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_tdm_dout_active: sec_tdm_dout_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm {
   tert_tdm_clk_sleep: tert_tdm_clk_sleep {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_clk_active: tert_tdm_clk_active {
    mux {
     pins = "gpio133";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio133";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };

   tert_tdm_ws_sleep: tert_tdm_ws_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_ws_active: tert_tdm_ws_active {
    mux {
     pins = "gpio135";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  tert_tdm_din {
   tert_tdm_din_sleep: tert_tdm_din_sleep {
    mux {
     pins = "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_din_active: tert_tdm_din_active {
    mux {
     pins = "gpio134";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio134";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_tdm_dout {
   tert_tdm_dout_sleep: tert_tdm_dout_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_tdm_dout_active: tert_tdm_dout_active {
    mux {
     pins = "gpio137";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  pri_mi2s_mclk {
   pri_mi2s_mclk_sleep: pri_mi2s_mclk_sleep {
    mux {
     pins = "gpio136";
     function = "gpio";
    };

    config {
     pins = "gpio136";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_mclk_active: pri_mi2s_mclk_active {
    mux {
     pins = "gpio136";
     function = "pri_mi2s";
    };

    config {
     pins = "gpio136";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sck {
   pri_mi2s_sck_sleep: pri_mi2s_sck_sleep {
    mux {
     pins = "gpio138";
     function = "gpio";
    };

    config {
     pins = "gpio138";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sck_active: pri_mi2s_sck_active {
    mux {
     pins = "gpio138";
     function = "mi2s0_sck";
    };

    config {
     pins = "gpio138";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_ws {
   pri_mi2s_ws_sleep: pri_mi2s_ws_sleep {
    mux {
     pins = "gpio141";
     function = "gpio";
    };

    config {
     pins = "gpio141";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_ws_active: pri_mi2s_ws_active {
    mux {
     pins = "gpio141";
     function = "mi2s0_ws";
    };

    config {
     pins = "gpio141";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd0 {
   pri_mi2s_sd0_sleep: pri_mi2s_sd0_sleep {
    mux {
     pins = "gpio139";
     function = "gpio";
    };

    config {
     pins = "gpio139";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd0_active: pri_mi2s_sd0_active {
    mux {
     pins = "gpio139";
     function = "mi2s0_data0";
    };

    config {
     pins = "gpio139";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  pri_mi2s_sd1 {
   pri_mi2s_sd1_sleep: pri_mi2s_sd1_sleep {
    mux {
     pins = "gpio140";
     function = "gpio";
    };

    config {
     pins = "gpio140";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   pri_mi2s_sd1_active: pri_mi2s_sd1_active {
    mux {
     pins = "gpio140";
     function = "mi2s0_data1";
    };

    config {
     pins = "gpio140";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_mclk {
   sec_mi2s_mclk_sleep: sec_mi2s_mclk_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_mclk_active: sec_mi2s_mclk_active {
    mux {
     pins = "gpio137";
     function = "sec_mi2s";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
     output-high;
    };
   };
  };

  sec_mi2s_sck {
   sec_mi2s_sck_sleep: sec_mi2s_sck_sleep {
    mux {
     pins = "gpio142";
     function = "gpio";
    };

    config {
     pins = "gpio142";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sck_active: sec_mi2s_sck_active {
    mux {
     pins = "gpio142";
     function = "mi2s1_sck";
    };

    config {
     pins = "gpio142";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_ws {
   sec_mi2s_ws_sleep: sec_mi2s_ws_sleep {
    mux {
     pins = "gpio145";
     function = "gpio";
    };

    config {
     pins = "gpio145";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_ws_active: sec_mi2s_ws_active {
    mux {
     pins = "gpio145";
     function = "mi2s1_ws";
    };

    config {
     pins = "gpio145";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd0 {
   sec_mi2s_sd0_sleep: sec_mi2s_sd0_sleep {
    mux {
     pins = "gpio143";
     function = "gpio";
    };

    config {
     pins = "gpio143";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd0_active: sec_mi2s_sd0_active {
    mux {
     pins = "gpio143";
     function = "mi2s1_data0";
    };

    config {
     pins = "gpio143";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  sec_mi2s_sd1 {
   sec_mi2s_sd1_sleep: sec_mi2s_sd1_sleep {
    mux {
     pins = "gpio144";
     function = "gpio";
    };

    config {
     pins = "gpio144";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   sec_mi2s_sd1_active: sec_mi2s_sd1_active {
    mux {
     pins = "gpio144";
     function = "mi2s1_data1";
    };

    config {
     pins = "gpio144";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  cs35l41_int_speaker: cs35l41_int_speaker {
   mux {
    pins = "gpio113";
    function = "gpio";
   };
   config {
    pins = "gpio113";
    bias-pull-up;
    drive-strength = <8>;
    input-enable;
   };
  };

  cs35l41_int_speaker_rcv: cs35l41_int_speaker_rcv {
   mux {
    pins = "gpio112";
    function = "gpio";
   };
   config {
    pins = "gpio112";
    bias-pull-up;
    drive-strength = <8>;
    input-enable;
   };
  };

  tert_mi2s_sck {
   tert_mi2s_sck_sleep: tert_mi2s_sck_sleep {
    mux {
     pins = "gpio133";
     function = "gpio";
    };

    config {
     pins = "gpio133";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sck_active: tert_mi2s_sck_active {
    mux {
     pins = "gpio133";
     function = "mi2s2_sck";
    };

    config {
     pins = "gpio133";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_ws {
   tert_mi2s_ws_sleep: tert_mi2s_ws_sleep {
    mux {
     pins = "gpio135";
     function = "gpio";
    };

    config {
     pins = "gpio135";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_ws_active: tert_mi2s_ws_active {
    mux {
     pins = "gpio135";
     function = "mi2s2_ws";
    };

    config {
     pins = "gpio135";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd0 {
   tert_mi2s_sd0_sleep: tert_mi2s_sd0_sleep {
    mux {
     pins = "gpio134";
     function = "gpio";
    };

    config {
     pins = "gpio134";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd0_active: tert_mi2s_sd0_active {
    mux {
     pins = "gpio134";
     function = "mi2s2_data0";
    };

    config {
     pins = "gpio134";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };

  tert_mi2s_sd1 {
   tert_mi2s_sd1_sleep: tert_mi2s_sd1_sleep {
    mux {
     pins = "gpio137";
     function = "gpio";
    };

    config {
     pins = "gpio137";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   tert_mi2s_sd1_active: tert_mi2s_sd1_active {
    mux {
     pins = "gpio137";
     function = "mi2s2_data1";
    };

    config {
     pins = "gpio137";
     drive-strength = <8>;
     bias-disable;
    };
   };
  };


  spkr_1_sd_n {
   spkr_1_sd_n_sleep: spkr_1_sd_n_sleep {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_1_sd_n_active: spkr_1_sd_n_active {
    mux {
     pins = "gpio26";
     function = "gpio";
    };

    config {
     pins = "gpio26";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  spkr_2_sd_n {
   spkr_2_sd_n_sleep: spkr_2_sd_n_sleep {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <2>;
     bias-pull-down;
     input-enable;
    };
   };

   spkr_2_sd_n_active: spkr_2_sd_n_active {
    mux {
     pins = "gpio127";
     function = "gpio";
    };

    config {
     pins = "gpio127";
     drive-strength = <16>;
     bias-disable;
     output-high;
    };
   };
  };

  wcd938x_reset_active: wcd938x_reset_active {
   mux {
    pins = "gpio32";
    function = "func2";
   };

   config {
    pins = "gpio32";
    drive-strength = <16>;
    output-high;
   };
  };

  wcd938x_reset_sleep: wcd938x_reset_sleep {
   mux {
    pins = "gpio32";
    function = "func2";
   };

   config {
    pins = "gpio32";
    drive-strength = <16>;
    bias-disable;
    output-low;
   };
  };

  cam_sensor_mclk0_active: cam_sensor_mclk0_active {

   mux {
    pins = "gpio94";
    function = "cam_mclk";
   };

   config {
    pins = "gpio94";
    bias-disable;
    drive-strength = <8>;
   };
  };

  cam_sensor_mclk0_suspend: cam_sensor_mclk0_suspend {

   mux {
    pins = "gpio94";
    function = "cam_mclk";
   };

   config {
    pins = "gpio94";
    bias-pull-down;
    drive-strength = <8>;
   };
  };

  cam_sensor_mclk1_active: cam_sensor_mclk1_active {

   mux {
    pins = "gpio95";
    function = "cam_mclk";
   };

   config {
    pins = "gpio95";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk1_suspend: cam_sensor_mclk1_suspend {

   mux {
    pins = "gpio95";
    function = "cam_mclk";
   };

   config {
    pins = "gpio95";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_active: cam_sensor_mclk2_active {

   mux {
    pins = "gpio96";
    function = "cam_mclk";
   };

   config {
    pins = "gpio96";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk2_suspend: cam_sensor_mclk2_suspend {

   mux {
    pins = "gpio96";
    function = "cam_mclk";
   };

   config {
    pins = "gpio96";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk3_active: cam_sensor_mclk3_active {

   mux {
    pins = "gpio97";
    function = "cam_mclk";
   };

   config {
    pins = "gpio97";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk3_suspend: cam_sensor_mclk3_suspend {

   mux {
    pins = "gpio97";
    function = "cam_mclk";
   };

   config {
    pins = "gpio97";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk4_active: cam_sensor_mclk4_active {

   mux {
    pins = "gpio98";
    function = "cam_mclk";
   };

   config {
    pins = "gpio98";
    bias-disable;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk4_suspend: cam_sensor_mclk4_suspend {

   mux {
    pins = "gpio98";
    function = "cam_mclk";
   };

   config {
    pins = "gpio98";
    bias-pull-down;
    drive-strength = <4>;
   };
  };

  cam_sensor_mclk5_active: cam_sensor_mclk5_active {

   mux {
    pins = "gpio99";
    function = "cam_mclk";
   };

   config {
    pins = "gpio99";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk5_suspend: cam_sensor_mclk5_suspend {

   mux {
    pins = "gpio99";
    function = "cam_mclk";
   };

   config {
    pins = "gpio99";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk6_active: cam_sensor_mclk6_active {

   mux {
    pins = "gpio100";
    function = "cam_mclk";
   };

   config {
    pins = "gpio100";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_mclk6_suspend: cam_sensor_mclk6_suspend {

   mux {
    pins = "gpio100";
    function = "cam_mclk";
   };

   config {
    pins = "gpio100";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_active_rear: cam_sensor_active_rear {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-disable;
    drive-strength = <8>;
   };
  };

  cam_sensor_suspend_rear: cam_sensor_suspend_rear {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-pull-down;
    drive-strength = <8>;
    output-low;
   };
  };

  cam_sensor_active_rear_aux: cam_sensor_active_rear_aux {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rear_aux: cam_sensor_suspend_rear_aux {

   mux {
    pins = "gpio62";
    function = "gpio";
   };

   config {
    pins = "gpio62";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst2: cam_sensor_active_rst2 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst2: cam_sensor_suspend_rst2 {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst3: cam_sensor_active_rst3 {

   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst3: cam_sensor_suspend_rst3 {

   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rst4: cam_sensor_active_rst4 {

   mux {
    pins = "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rst4: cam_sensor_suspend_rst4 {

   mux {
    pins = "gpio25";
    function = "gpio";
   };

   config {
    pins = "gpio25";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_3: cam_sensor_active_3 {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_3: cam_sensor_suspend_3 {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_4: cam_sensor_active_4 {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_4: cam_sensor_suspend_4 {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_5: cam_sensor_active_5 {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_5: cam_sensor_suspend_5 {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_6: cam_sensor_active_6 {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_6: cam_sensor_suspend_6 {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cci0_active: cci0_active {
   mux {

    pins = "gpio101","gpio102";
    function = "cci_i2c";
   };

   config {
    pins = "gpio101","gpio102";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci0_suspend: cci0_suspend {
   mux {

    pins = "gpio101","gpio102";
    function = "cci_i2c";
   };

   config {
    pins = "gpio101","gpio102";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci1_active: cci1_active {
   mux {

    pins = "gpio103","gpio104";
    function = "cci_i2c";
   };

   config {
    pins = "gpio103","gpio104";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci1_suspend: cci1_suspend {
   mux {

    pins = "gpio103","gpio104";
    function = "cci_i2c";
   };

   config {
    pins = "gpio103","gpio104";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci2_active: cci2_active {
   mux {

    pins = "gpio105","gpio106";
    function = "cci_i2c";
   };

   config {
    pins = "gpio105","gpio106";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci2_suspend: cci2_suspend {
   mux {

    pins = "gpio105","gpio106";
    function = "cci_i2c";
   };

   config {
    pins = "gpio105","gpio106";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cci3_active: cci3_active {
   mux {

    pins = "gpio107","gpio108";
    function = "cci_i2c";
   };

   config {
    pins = "gpio107","gpio108";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  cci3_suspend: cci3_suspend {
   mux {

    pins = "gpio107","gpio108";
    function = "cci_i2c";
   };

   config {
    pins = "gpio107","gpio108";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  tsif0_signals_active: tsif0_signals_active {
   tsif1_clk {
    pins = "gpio69";
    function = "tsif0_clk";
   };

   tsif1_en {
    pins = "gpio70";
    function = "tsif0_en";
   };

   tsif1_data {
    pins = "gpio71";
    function = "tsif0_data";
   };

   signals_cfg {
    pins = "gpio69", "gpio70", "gpio71";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif0_sync_active: tsif0_sync_active {
   tsif1_sync {
    pins = "gpio72";
    function = "tsif0_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  tsif1_signals_active: tsif1_signals_active {
   tsif2_clk {
    pins = "gpio73";
    function = "tsif1_clk";
   };

   tsif2_en {
    pins = "gpio74";
    function = "tsif1_en";
   };

   tsif2_data {
    pins = "gpio75";
    function = "tsif1_data";
   };

   signals_cfg {
    pins = "gpio73", "gpio74", "gpio75";
    drive_strength = <2>;
    bias-pull-down;
   };
  };


  tsif1_sync_active: tsif1_sync_active {
   tsif2_sync {
    pins = "gpio76";
    function = "tsif1_sync";
    drive_strength = <2>;
    bias-pull-down;
   };
  };

  sde_led_driver_en1_gpio: sde_led_driver_en1_gpio {
   mux {
    pins = "gpio144";
    function = "gpio";
   };

   config {
    pins = "gpio144";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_led_driver_en2_gpio: sde_led_driver_en2_gpio {
   mux {
    pins = "gpio140";
    function = "gpio";
   };

   config {
    pins = "gpio140";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_led_5v_en_gpio: sde_led_5v_en_gpio {
   mux {
    pins = "gpio134";
    function = "gpio";
   };

   config {
    pins = "gpio134";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  sde_display_1p8_en_gpio: sde_display_1p8_en_gpio {
   mux {
    pins = "gpio133";
    function = "gpio";
   };

   config {
    pins = "gpio133";
    bias-pull-down;
    drive-strength = <16>;
   };
  };

  cam_sensor_6dof_vana_active: cam_sensor_6dof_vana_active {

   mux {
    pins = "gpio84";
    function = "gpio";
   };

   config {
    pins = "gpio84";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vana_suspend: cam_sensor_6dof_vana_suspend {

   mux {
    pins = "gpio84";
    function = "gpio";
   };

   config {
    pins = "gpio84";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vdig_active: cam_sensor_6dof_vdig_active {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vdig_suspend: cam_sensor_6dof_vdig_suspend {

   mux {
    pins = "gpio82";
    function = "gpio";
   };

   config {
    pins = "gpio82";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vio_active: cam_sensor_6dof_vio_active {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_6dof_vio_suspend: cam_sensor_6dof_vio_suspend {

   mux {
    pins = "gpio83";
    function = "gpio";
   };

   config {
    pins = "gpio83";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vana_active: cam_sensor_et_vana_active {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vana_suspend: cam_sensor_et_vana_suspend {

   mux {
    pins = "gpio114";
    function = "gpio";
   };

   config {
    pins = "gpio114";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vio_active: cam_sensor_et_vio_active {

   mux {
    pins = "gpio145";
    function = "gpio";
   };

   config {
    pins = "gpio145";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_et_vio_suspend: cam_sensor_et_vio_suspend {

   mux {
    pins = "gpio145";
    function = "gpio";
   };

   config {
    pins = "gpio145";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vana_active: cam_sensor_rgb_vana_active {
   mux {
    pins = "gpio117";
    function = "gpio";
   };

   config {
    pins = "gpio117";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vana_suspend: cam_sensor_rgb_vana_suspend {
   mux {
    pins = "gpio117";
    function = "gpio";
   };

   config {
    pins = "gpio117";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vio_active: cam_sensor_rgb_vio_active {
   mux {
    pins = "gpio116";
    function = "gpio";
   };

   config {
    pins = "gpio116";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vio_suspend: cam_sensor_rgb_vio_suspend {
   mux {
    pins = "gpio116";
    function = "gpio";
   };

   config {
    pins = "gpio116";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vdig_active: cam_sensor_rgb_vdig_active {
   mux {
    pins = "gpio115";
    function = "gpio";
   };

   config {
    pins = "gpio115";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_rgb_vdig_suspend: cam_sensor_rgb_vdig_suspend {
   mux {
    pins = "gpio115";
    function = "gpio";
   };

   config {
    pins = "gpio115";
    bias-pull-down;
    drive-strength = <2>;
   };
  };

  cam_sensor_active_etleft: cam_sensor_active_etleft {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_etleft: cam_sensor_suspend_etleft {

   mux {
    pins = "gpio93";
    function = "gpio";
   };

   config {
    pins = "gpio93";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_etright: cam_sensor_active_etright {

   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_etright: cam_sensor_suspend_etright {

   mux {
    pins = "gpio92";
    function = "gpio";
   };

   config {
    pins = "gpio92";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_6dofleft: cam_sensor_active_6dofleft {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_6dofleft: cam_sensor_suspend_6dofleft {

   mux {
    pins = "gpio130";
    function = "gpio";
   };

   config {
    pins = "gpio130";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_6dofright: cam_sensor_active_6dofright {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_6dofright: cam_sensor_suspend_6dofright {

   mux {
    pins = "gpio131";
    function = "gpio";
   };

   config {
    pins = "gpio131";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rgbright: cam_sensor_active_rgbright {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rgbright: cam_sensor_suspend_rgbright {

   mux {
    pins = "gpio109";
    function = "gpio";
   };

   config {
    pins = "gpio109";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  cam_sensor_active_rgbleft: cam_sensor_active_rgbleft {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-disable;
    drive-strength = <2>;
   };
  };

  cam_sensor_suspend_rgbleft: cam_sensor_suspend_rgbleft {

   mux {
    pins = "gpio78";
    function = "gpio";
   };

   config {
    pins = "gpio78";
    bias-pull-down;
    drive-strength = <2>;
    output-low;
   };
  };

  bt_en_sleep: bt_en_sleep {
   mux {
   pins = "gpio21";
   function = "gpio";
   };

   config {
   pins = "gpio21";
   drive-strength = <2>;
   output-low;
   bias-pull-down;
   };
  };

  ch101_rst: ch101_rst {
   mux {
    pins = "gpio140";
    function = "gpio";
   };

   config {
    pins = "gpio140";
    output-high;
    drive-strength = <2>;
   };
  };

  ch101_tmr_rst: ch101_tmr_rst {
   mux {
    pins = "gpio0";
    function = "gpio";
   };

   config {
    pins = "gpio0";
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  ch101_0_irq: ch101_0_irq {
   mux {
    pins = "gpio129", "gpio141", "gpio113";
    function = "gpio";
   };

   config {
    pins = "gpio129", "gpio141", "gpio113";
    bias-no-pull;
    drive-strength = <2>;
   };
  };

  ch101_1_irq: ch101_1_irq {
   mux {
    pins = "gpio122", "gpio123", "gpio66";
    function = "gpio";
   };

   config {
    pins = "gpio122", "gpio123", "gpio66";
    bias-no-pull;
    drive-strength = <2>;
   };
  };


  qupv3_se0_i3c_pins: qupv3_se0_i3c_pins {
   qupv3_se0_i3c_active: qupv3_se0_i3c_active {
    mux {
     pins = "gpio28", "gpio29";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se0_i3c_sleep: qupv3_se0_i3c_sleep {
    mux {
     pins = "gpio28", "gpio29";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se0_i3c_disable: qupv3_se0_i3c_disable {
    mux {
     pins = "gpio28", "gpio29";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se1_i3c_pins: qupv3_se1_i3c_pins {
   qupv3_se1_i3c_active: qupv3_se1_i3c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se1_i3c_sleep: qupv3_se1_i3c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "ibi_i3c";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <16>;
     bias-pull-up;
    };
   };

   qupv3_se1_i3c_disable: qupv3_se1_i3c_disable {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-pull-down;
    };
   };
  };


  qupv3_se0_i2c_pins: qupv3_se0_i2c_pins {
   qupv3_se0_i2c_active: qupv3_se0_i2c_active {
    mux {
     pins = "gpio28", "gpio29";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se0_i2c_sleep: qupv3_se0_i2c_sleep {
    mux {
     pins = "gpio28", "gpio29";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se1_i2c_pins: qupv3_se1_i2c_pins {
   qupv3_se1_i2c_active: qupv3_se1_i2c_active {
    mux {
     pins = "gpio4", "gpio5";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se1_i2c_sleep: qupv3_se1_i2c_sleep {
    mux {
     pins = "gpio4", "gpio5";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  lt9611_pins: lt9611_pins {
   mux {
    pins = "gpio2", "gpio1";
    function = "gpio";
   };

   config {
    pins = "gpio2", "gpio1";
    drive-strength = <8>;
    bias-disable = <0>;
   };
  };

  nfc {
   nfc_int_active: nfc_int_active {

    mux {

     pins = "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio111";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_int_suspend: nfc_int_suspend {

    mux {

     pins = "gpio111";
     function = "gpio";
    };

    config {
     pins = "gpio111";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_active: nfc_enable_active {

    mux {

     pins = "gpio6", "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio110";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_enable_suspend: nfc_enable_suspend {

    mux {

     pins = "gpio6", "gpio110";
     function = "gpio";
    };

    config {
     pins = "gpio6", "gpio110";
     drive-strength = <2>;
     bias-disable;
    };
   };

   nfc_clk_req_active: nfc_clk_req_active {

    mux {

     pins = "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   nfc_clk_req_suspend: nfc_clk_req_suspend {

    mux {

     pins = "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio7";
     drive-strength = <2>;
     bias-disable;
    };
   };
  };


  qupv3_se2_i2c_pins: qupv3_se2_i2c_pins {
   qupv3_se2_i2c_active: qupv3_se2_i2c_active {
    mux {
     pins = "gpio115", "gpio116";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se2_i2c_sleep: qupv3_se2_i2c_sleep {
    mux {
     pins = "gpio115", "gpio116";
     function = "gpio";
    };

    config {
     pins = "gpio115", "gpio116";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se3_i2c_pins: qupv3_se3_i2c_pins {
   qupv3_se3_i2c_active: qupv3_se3_i2c_active {
    mux {
     pins = "gpio119", "gpio120";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se3_i2c_sleep: qupv3_se3_i2c_sleep {
    mux {
     pins = "gpio119", "gpio120";
     function = "gpio";
    };

    config {
     pins = "gpio119", "gpio120";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se4_i2c_pins: qupv3_se4_i2c_pins {
   qupv3_se4_i2c_active: qupv3_se4_i2c_active {
    mux {
     pins = "gpio8", "gpio9";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se4_i2c_sleep: qupv3_se4_i2c_sleep {
    mux {
     pins = "gpio8", "gpio9";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se5_i2c_pins: qupv3_se5_i2c_pins {
   qupv3_se5_i2c_active: qupv3_se5_i2c_active {
    mux {
     pins = "gpio12", "gpio13";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se5_i2c_sleep: qupv3_se5_i2c_sleep {
    mux {
     pins = "gpio12", "gpio13";
     function = "gpio";
    };

    config {
     pins = "gpio12", "gpio13";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se6_i2c_pins: qupv3_se6_i2c_pins {
   qupv3_se6_i2c_active: qupv3_se6_i2c_active {
    mux {
     pins = "gpio16", "gpio17";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se6_i2c_sleep: qupv3_se6_i2c_sleep {
    mux {
     pins = "gpio16", "gpio17";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se7_i2c_pins: qupv3_se7_i2c_pins {
   qupv3_se7_i2c_active: qupv3_se7_i2c_active {
    mux {
     pins = "gpio20", "gpio21";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se7_i2c_sleep: qupv3_se7_i2c_sleep {
    mux {
     pins = "gpio20", "gpio21";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se0_spi_pins: qupv3_se0_spi_pins {
   qupv3_se0_spi_active: qupv3_se0_spi_active {
    mux {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     function = "qup0";
    };

    config {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se0_spi_sleep: qupv3_se0_spi_sleep {
    mux {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     function = "gpio";
    };

    config {
     pins = "gpio28", "gpio29", "gpio30",
        "gpio31";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se1_spi_pins: qupv3_se1_spi_pins {
   qupv3_se1_spi_active: qupv3_se1_spi_active {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "qup1";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se1_spi_sleep: qupv3_se1_spi_sleep {
    mux {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     function = "gpio";
    };

    config {
     pins = "gpio4", "gpio5", "gpio6",
        "gpio7";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se2_spi_pins: qupv3_se2_spi_pins {
   qupv3_se2_spi_active: qupv3_se2_spi_active {
    mux {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     function = "qup2";
    };

    config {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se2_spi_sleep: qupv3_se2_spi_sleep {
    mux {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     function = "gpio";
    };

    config {
     pins = "gpio115", "gpio116", "gpio117",
        "gpio118";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se3_spi_pins: qupv3_se3_spi_pins {
   qupv3_se3_spi_active: qupv3_se3_spi_active {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     function = "qup3";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
        "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se3_spi_sleep: qupv3_se3_spi_sleep {
    mux {
     pins = "gpio119", "gpio120", "gpio121",
       "gpio122";
     function = "gpio";
    };

    config {
     pins = "gpio119", "gpio120", "gpio121",
       "gpio122";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se4_spi_pins: qupv3_se4_spi_pins {
   qupv3_se4_spi_active: qupv3_se4_spi_active {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "qup4";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se4_spi_sleep: qupv3_se4_spi_sleep {
    mux {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     function = "gpio";
    };

    config {
     pins = "gpio8", "gpio9", "gpio10",
        "gpio11";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se5_spi_pins: qupv3_se5_spi_pins {
   qupv3_se5_spi_active: qupv3_se5_spi_active {
    mux {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     function = "qup5";
    };

    config {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se5_spi_sleep: qupv3_se5_spi_sleep {
    mux {
     pins = "gpio12", "gpio13", "gpio14",
        "gpio15";
     function = "gpio";
    };

    config {
     pins = "gpio12", "13", "gpio14",
        "gpio15";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se6_spi_pins: qupv3_se6_spi_pins {
   qupv3_se6_spi_active: qupv3_se6_spi_active {
    mux {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     function = "qup6";
    };

    config {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se6_spi_sleep: qupv3_se6_spi_sleep {
    mux {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     function = "gpio";
    };

    config {
     pins = "gpio16", "gpio17", "gpio18",
        "gpio19";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se7_spi_pins: qupv3_se7_spi_pins {
   qupv3_se7_spi_active: qupv3_se7_spi_active {
    mux {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     function = "qup7";
    };

    config {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se7_spi_sleep: qupv3_se7_spi_sleep {
    mux {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     function = "gpio";
    };

    config {
     pins = "gpio20", "gpio21", "gpio22",
        "gpio23";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se8_i2c_pins: qupv3_se8_i2c_pins {
   qupv3_se8_i2c_active: qupv3_se8_i2c_active {
    mux {
     pins = "gpio24", "gpio25";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se8_i2c_sleep: qupv3_se8_i2c_sleep {
    mux {
     pins = "gpio24", "gpio25";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se9_i2c_pins: qupv3_se9_i2c_pins {
   qupv3_se9_i2c_active: qupv3_se9_i2c_active {
    mux {
     pins = "gpio125", "gpio126";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se9_i2c_sleep: qupv3_se9_i2c_sleep {
    mux {
     pins = "gpio125", "gpio126";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio126";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se10_i2c_pins: qupv3_se10_i2c_pins {
   qupv3_se10_i2c_active: qupv3_se10_i2c_active {
    mux {
     pins = "gpio129", "gpio130";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se10_i2c_sleep: qupv3_se10_i2c_sleep {
    mux {
     pins = "gpio129", "gpio130";
     function = "gpio";
    };

    config {
     pins = "gpio129", "gpio130";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se11_i2c_pins: qupv3_se11_i2c_pins {
   qupv3_se11_i2c_active: qupv3_se11_i2c_active {
    mux {
     pins = "gpio60", "gpio61";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se11_i2c_sleep: qupv3_se11_i2c_sleep {
    mux {
     pins = "gpio60", "gpio61";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se12_i2c_pins: qupv3_se12_i2c_pins {
   qupv3_se12_i2c_active: qupv3_se12_i2c_active {
    mux {
     pins = "gpio32", "gpio33";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se12_i2c_sleep: qupv3_se12_i2c_sleep {
    mux {
     pins = "gpio32", "gpio33";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se13_i2c_pins: qupv3_se13_i2c_pins {
   qupv3_se13_i2c_active: qupv3_se13_i2c_active {
    mux {
     pins = "gpio36", "gpio37";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se13_i2c_sleep: qupv3_se13_i2c_sleep {
    mux {
     pins = "gpio36", "gpio37";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se8_spi_pins: qupv3_se8_spi_pins {
   qupv3_se8_spi_active: qupv3_se8_spi_active {
    mux {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     function = "qup8";
    };

    config {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se8_spi_sleep: qupv3_se8_spi_sleep {
    mux {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     function = "gpio";
    };

    config {
     pins = "gpio24", "gpio25", "gpio26",
        "gpio27";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se9_spi_pins: qupv3_se9_spi_pins {
   qupv3_se9_spi_active: qupv3_se9_spi_active {
    mux {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     function = "qup9";
    };

    config {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     drive-strength = <6>;
     bias-disable;
    };
  };

   qupv3_se9_spi_sleep: qupv3_se9_spi_sleep {
    mux {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     function = "gpio";
    };

    config {
     pins = "gpio125", "gpio126", "gpio127",
        "gpio128";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se10_spi_pins: qupv3_se10_spi_pins {
   qupv3_se10_spi_active: qupv3_se10_spi_active {
    mux {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     function = "qup10";
    };

    config {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se10_spi_sleep: qupv3_se10_spi_sleep {
    mux {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     function = "gpio";
    };

    config {
     pins = "gpio129", "gpio130", "gpio131",
        "gpio132";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se11_spi_pins: qupv3_se11_spi_pins {
   qupv3_se11_spi_active: qupv3_se11_spi_active {
    mux {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     function = "qup11";
    };

    config {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se11_spi_sleep: qupv3_se11_spi_sleep {
    mux {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     function = "gpio";
    };

    config {
     pins = "gpio60", "gpio61", "gpio62",
        "gpio63";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se12_spi_pins: qupv3_se12_spi_pins {
   qupv3_se12_spi_active: qupv3_se12_spi_active {
    mux {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     function = "qup12";
    };

    config {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se12_spi_sleep: qupv3_se12_spi_sleep {
    mux {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     function = "gpio";
    };

    config {
     pins = "gpio32", "gpio33", "gpio34",
        "gpio35";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se13_spi_pins: qupv3_se13_spi_pins {
   qupv3_se13_spi_active: qupv3_se13_spi_active {
    mux {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     function = "qup13";
    };

    config {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se13_spi_sleep: qupv3_se13_spi_sleep {
    mux {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     function = "gpio";
    };

    config {
     pins = "gpio36", "gpio37", "gpio38",
        "gpio39";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };



  qupv3_se14_i2c_pins: qupv3_se14_i2c_pins {
   qupv3_se14_i2c_active: qupv3_se14_i2c_active {
    mux {
     pins = "gpio40", "gpio41";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se14_i2c_sleep: qupv3_se14_i2c_sleep {
    mux {
     pins = "gpio40", "gpio41";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se15_i2c_pins: qupv3_se15_i2c_pins {
   qupv3_se15_i2c_active: qupv3_se15_i2c_active {
    mux {
     pins = "gpio44", "gpio45";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se15_i2c_sleep: qupv3_se15_i2c_sleep {
    mux {
     pins = "gpio44", "gpio45";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se16_i2c_pins: qupv3_se16_i2c_pins {
   qupv3_se16_i2c_active: qupv3_se16_i2c_active {
    mux {
     pins = "gpio48", "gpio49";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se16_i2c_sleep: qupv3_se16_i2c_sleep {
    mux {
     pins = "gpio48", "gpio49";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se17_i2c_pins: qupv3_se17_i2c_pins {
   qupv3_se17_i2c_active: qupv3_se17_i2c_active {
    mux {
     pins = "gpio52", "gpio53";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se17_i2c_sleep: qupv3_se17_i2c_sleep {
    mux {
     pins = "gpio52", "gpio53";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se18_i2c_pins: qupv3_se18_i2c_pins {
   qupv3_se18_i2c_active: qupv3_se18_i2c_active {
    mux {
     pins = "gpio56", "gpio57";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se18_i2c_sleep: qupv3_se18_i2c_sleep {
    mux {
     pins = "gpio56", "gpio57";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };


  qupv3_se19_i2c_pins: qupv3_se19_i2c_pins {
   qupv3_se19_i2c_active: qupv3_se19_i2c_active {
    mux {
     pins = "gpio0", "gpio1";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qupv3_se19_i2c_sleep: qupv3_se19_i2c_sleep {
    mux {
     pins = "gpio0", "gpio1";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1";
     drive-strength = <2>;
     bias-no-pull;
    };
   };
  };

  qupv3_se14_spi_pins: qupv3_se14_spi_pins {
   qupv3_se14_spi_active: qupv3_se14_spi_active {
    mux {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     function = "qup14";
    };

    config {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se14_spi_sleep: qupv3_se14_spi_sleep {
    mux {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     function = "gpio";
    };

    config {
     pins = "gpio40", "gpio41", "gpio42",
        "gpio43";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se15_spi_pins: qupv3_se15_spi_pins {
   qupv3_se15_spi_active: qupv3_se15_spi_active {
    mux {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     function = "qup15";
    };

    config {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se15_spi_sleep: qupv3_se15_spi_sleep {
    mux {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     function = "gpio";
    };

    config {
     pins = "gpio44", "gpio45", "gpio46",
        "gpio47";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se16_spi_pins: qupv3_se16_spi_pins {
   qupv3_se16_spi_active: qupv3_se16_spi_active {
    mux {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     function = "qup16";
    };

    config {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se16_spi_sleep: qupv3_se16_spi_sleep {
    mux {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     function = "gpio";
    };

    config {
     pins = "gpio48", "gpio49", "gpio50",
        "gpio51";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se17_spi_pins: qupv3_se17_spi_pins {
   qupv3_se17_spi_active: qupv3_se17_spi_active {
    mux {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     function = "qup17";
    };

    config {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se17_spi_sleep: qupv3_se17_spi_sleep {
    mux {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     function = "gpio";
    };

    config {
     pins = "gpio52", "gpio53", "gpio54",
        "gpio55";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se18_spi_pins: qupv3_se18_spi_pins {
   qupv3_se18_spi_active: qupv3_se18_spi_active {
    mux {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     function = "qup18";
    };

    config {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se18_spi_sleep: qupv3_se18_spi_sleep {
    mux {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     function = "gpio";
    };

    config {
     pins = "gpio56", "gpio57", "gpio58",
        "gpio59";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  qupv3_se19_spi_pins: qupv3_se19_spi_pins {
   qupv3_se19_spi_active: qupv3_se19_spi_active {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "qup19";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };

   qupv3_se19_spi_sleep: qupv3_se19_spi_sleep {
    mux {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     function = "gpio";
    };

    config {
     pins = "gpio0", "gpio1", "gpio2",
        "gpio3";
     drive-strength = <6>;
     bias-disable;
    };
   };
  };

  usb2_id_det_default: usb2_id_det_default {
   config {
    pins = "gpio91";
    function = "gpio";
    input-enable;
    bias-pull-up;
   };
  };

  wil6210_refclk_en_pin: wil6210_refclk_en_pin {
   mux {
    pins = "gpio14";
    function = "gpio";
   };

   config {
    pins = "gpio14";
    bias-pull-down;
    drive-strength = <2>;
   };
  };
 };
};
# 5186 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-smp2p.dtsi" 1



&soc {

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <3 2
         1>;
  mboxes = <&ipcc_mproc 3
     2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_rdbg2_out: qcom,smp2p-rdbg2-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg2_in: qcom,smp2p-rdbg2-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-dsps {
  compatible = "qcom,smp2p";
  qcom,smem = <481>, <430>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <4 2
         1>;
  mboxes = <&ipcc_mproc 4 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <3>;

  dsps_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  dsps_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  sleepstate_smp2p_out: sleepstate-out {
   qcom,entry-name = "sleepstate";
   #qcom,smem-state-cells = <1>;
  };

  sleepstate_smp2p_in: qcom,sleepstate-in {
   qcom,entry-name = "sleepstate_see";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <6 2
         1>;
  mboxes = <&ipcc_mproc 6 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  cdsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  cdsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  smp2p_qvrexternal5_out: qcom,smp2p-qvrexternal5-out {
   qcom,entry-name = "qvrexternal";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_out: qcom,smp2p-rdbg5-out {
   qcom,entry-name = "rdbg";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_rdbg5_in: qcom,smp2p-rdbg5-in {
   qcom,entry-name = "rdbg";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 qcom,smp2p-npu {
  compatible = "qcom,smp2p";
  qcom,smem = <617>, <616>;
  interrupt-parent = <&ipcc_mproc>;
  interrupts = <7 2
         1>;
  mboxes = <&msm_npu 7 2>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <10>;

  npu_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  npu_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };
};
# 5187 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-usb.dtsi" 1

# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/qcom,kona-qmp-usb3.h" 1
# 3 "arch/arm64/boot/dts/vendor/qcom/kona-usb.dtsi" 2

&soc {

 usb0: ssusb@a600000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0x0a600000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x0 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&pdc 14 1>,
        <&intc 0 130 4>,
        <&pdc 17 4>,
        <&pdc 15 1>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_prim_gdsc>;
  dpdm-supply = <&usb2_phy0>;
  clocks = <&clock_gcc 182>,
   <&clock_gcc 15>,
   <&clock_gcc 8>,
   <&clock_gcc 184>,
   <&clock_gcc 187>,




    <&clock_gcc 199>;
  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
     "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 34>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
   0x110
   0x120
   0x130
   0x144
   0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;

  qcom,msm-bus,name = "usb0";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <61 512 0 0>,
   <61 676 0 0>,
   <1 583 0 0>,


   <61
    512 1000000 2500000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61
    512 240000 700000>,
   <61 676 0 2400>,
   <1 583 0 40000>,


   <61 512 1 1>,
   <61 676 1 1>,
   <1 583 1 1>;

  dwc3@a600000 {
   compatible = "snps,dwc3";
   reg = <0x0a600000 0xd93c>;
   interrupts = <0 133 4>;
   usb-phy = <&usb2_phy0>, <&usb_qmp_dp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3-u1u2-disable;
   usb-core-id = <0>;
   tx-fifo-resize;
   maximum-speed = "super-speed-plus";
   dr_mode = "drd";
  };

  qcom,usbbam@a704000 {
   compatible = "qcom,usb-bam-msm";
   reg = <0xa704000 0x17000>;
   interrupts = <0 132 4>;

   qcom,usb-bam-fifo-baseaddr = <0x146bb000>;
   qcom,usb-bam-num-pipes = <4>;
   qcom,disable-clk-gating;
   qcom,usb-bam-override-threshold = <0x4001>;
   qcom,usb-bam-max-mbps-highspeed = <400>;
   qcom,usb-bam-max-mbps-superspeed = <3600>;
   qcom,reset-bam-on-connect;

   qcom,pipe0 {
    label = "ssusb-qdss-in-0";
    qcom,usb-bam-mem-type = <2>;
    qcom,dir = <1>;
    qcom,pipe-num = <0>;
    qcom,peer-bam = <0>;
    qcom,peer-bam-physical-address = <0x6064000>;
    qcom,src-bam-pipe-index = <0>;
    qcom,dst-bam-pipe-index = <0>;
    qcom,data-fifo-offset = <0x0>;
    qcom,data-fifo-size = <0x1800>;
    qcom,descriptor-fifo-offset = <0x1800>;
    qcom,descriptor-fifo-size = <0x800>;
   };
  };
 };


 usb2_phy0: hsphy@88e3000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e3000 0x110>,
   <0x088e2000 0x4>;
  reg-names = "hsusb_phy_base",
   "eud_enable_reg";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 27>;
  reset-names = "phy_reset";
  qcom,param-override-seq = <0x43 0x70>;
 };


 usb_qmp_dp_phy: ssphy@88e8000 {
  compatible = "qcom,usb-ssphy-qmp-dp-combo";
  reg = <0x88e8000 0x3000>;
  reg-names = "qmp_phy_base";

  vdd-supply = <&pm8150_l18>;
  qcom,vdd-voltage-level = <0 912000 912000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150_l9>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

   <0x1010 0x01 0
   0x101C 0x31 0
   0x1020 0x01 0
   0x1024 0xDE 0
   0x1028 0x07 0
   0x1030 0xDE 0
   0x1034 0x07 0
   0x1050 0x0A 0
   0x1060 0x20 0
   0x1074 0x06 0
   0x1078 0x06 0
   0x107C 0x16 0
   0x1080 0x16 0
   0x1084 0x36 0
   0x1088 0x36 0
   0x1094 0x1A 0
   0x10A4 0x04 0
   0x10AC 0x14 0
   0x10B0 0x34 0
   0x10B4 0x34 0
   0x10B8 0x82 0
   0x10BC 0x82 0
   0x10C4 0x82 0
   0x10CC 0xAB 0
   0x10D0 0xEA 0
   0x10D4 0x02 0
   0x10D8 0xAB 0
   0x10DC 0xEA 0
   0x10E0 0x02 0
   0x110C 0x02 0
   0x1110 0x24 0
   0x1118 0x24 0
   0x111C 0x02 0
   0x1158 0x01 0
   0x116C 0x08 0
   0x11AC 0xCA 0
   0x11B0 0x1E 0
   0x11B4 0xCA 0
   0x11B8 0x1E 0
   0x11BC 0x11 0
   0x1234 0x60 0
   0x1238 0x60 0
   0x123C 0x11 0
   0x1240 0x02 0
   0x1284 0xD5 0
   0x1288 0x00 0
   0x129C 0x12 0
   0x1304 0x40 0
   0x1408 0x09 0
   0x1414 0x05 0
   0x1430 0x2F 0
   0x1434 0x7F 0
   0x143C 0xFF 0
   0x1440 0x0F 0
   0x1444 0x99 0
   0x144C 0x08 0
   0x1450 0x08 0
   0x1454 0x00 0
   0x1458 0x04 0
   0x14D4 0x54 0
   0x14D8 0x0C 0
   0x14EC 0x0F 0
   0x14F0 0x4A 0
   0x14F4 0x0A 0
   0x14F8 0xC0 0
   0x14FC 0x00 0
   0x1510 0x77 0
   0x151C 0x04 0
   0x1524 0x0E 0
   0x1570 0xFF 0
   0x1574 0x7F 0
   0x1578 0x7F 0
   0x157C 0x7F 0
   0x1580 0x97 0
   0x1584 0xDC 0
   0x1588 0xDC 0
   0x158C 0x5C 0
   0x1590 0x7B 0
   0x1594 0xB4 0
   0x15B4 0x04 0
   0x15B8 0x38 0
   0x1460 0xA0 0
   0x15BC 0x0C 0
   0x14DC 0x1F 0
   0x15C4 0x10 0
   0x1634 0x60 0
   0x1638 0x60 0
   0x163C 0x11 0
   0x1640 0x02 0
   0x1684 0xD5 0
   0x1688 0x00 0
   0x169C 0x12 0
   0x1704 0x54 0
   0x1808 0x09 0
   0x1814 0x05 0
   0x1830 0x2F 0
   0x1834 0x7F 0
   0x183C 0xFF 0
   0x1840 0x0F 0
   0x1844 0x99 0
   0x184C 0x08 0
   0x1850 0x08 0
   0x1854 0x00 0
   0x1858 0x04 0
   0x18D4 0x54 0
   0x18D8 0x0C 0
   0x18EC 0x0F 0
   0x18F0 0x4A 0
   0x18F4 0x0A 0
   0x18F8 0xC0 0
   0x18FC 0x00 0
   0x1910 0x77 0
   0x191C 0x04 0
   0x1924 0x0E 0
   0x1970 0x7F 0
   0x1974 0xFF 0
   0x1978 0x3F 0
   0x197C 0x7F 0
   0x1980 0xA6 0
   0x1984 0xDC 0
   0x1988 0xDC 0
   0x198C 0x5C 0
   0x1990 0x7B 0
   0x1994 0xB4 0
   0x19B4 0x04 0
   0x19B8 0x38 0
   0x1860 0xA0 0
   0x19BC 0x0C 0
   0x18DC 0x1F 0
   0x19C4 0x10 0
   0x1CC4 0xD0 0
   0x1CC8 0x07 0
   0x1CCC 0x20 0
   0x1CD8 0x13 0
   0x1CDC 0x21 0
   0x1D88 0xA9 0
   0x1DB0 0x0A 0
   0x1DC0 0x88 0
   0x1DC4 0x13 0
   0x1DD0 0x0C 0
   0x1DDC 0x4B 0
   0x1DEC 0x10 0
   0x1F18 0xF8 0
   0x1F38 0x07 0
   0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
   <0x1C14
    0x1F08
    0x1F14
    0x1C40
    0x1C00
    0x1C44
    0xffff
    0x2a18
    0x0008
    0x0004
    0x001C
    0x0000
    0x0010
    0x000C
    0x1C8C>;

  clocks = <&clock_gcc 194>,
   <&clock_gcc 197>,
   <&clock_gcc 198>,
   <&clock_gcc 1>,
   <&clock_rpmh 0>,
   <&clock_gcc 196>;
  clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
    "pipe_clk_ext_src", "ref_clk_src",
    "com_aux_clk";

  resets = <&clock_gcc 36>,
   <&clock_gcc 38>;
  reset-names = "global_phy_reset", "phy_reset";
 };

 usb_audio_qmi_dev {
  compatible = "qcom,usb-audio-qmi-dev";
  iommus = <&apps_smmu 0x180f 0x0>;
  qcom,iommu-dma = "disabled";
  qcom,usb-audio-stream-id = <0xf>;
  qcom,usb-audio-intr-num = <2>;
 };

 usb_nop_phy: usb_nop_phy {
  compatible = "usb-nop-xceiv";
 };


 usb1: ssusb@a800000 {
  compatible = "qcom,dwc-usb3-msm";
  reg = <0xa800000 0x100000>;
  reg-names = "core_base";

  iommus = <&apps_smmu 0x20 0x0>;
  qcom,iommu-dma = "atomic";
  qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  interrupts-extended = <&pdc 12 (2 | 1)>,
        <&intc 0 135 4>,
        <&pdc 16 4>,
        <&pdc 13 (2 | 1)>;
  interrupt-names = "dp_hs_phy_irq", "pwr_event_irq",
    "ss_phy_irq", "dm_hs_phy_irq";
  qcom,use-pdc-interrupts;

  USB3_GDSC-supply = <&usb30_sec_gdsc>;
  clocks = <&clock_gcc 188>,
         <&clock_gcc 16>,
         <&clock_gcc 9>,
         <&clock_gcc 190>,
         <&clock_gcc 193>,
         <&clock_gcc 199>;

  clock-names = "core_clk", "iface_clk", "bus_aggr_clk",
    "utmi_clk", "sleep_clk", "xo";

  resets = <&clock_gcc 35>;
  reset-names = "core_reset";

  qcom,core-clk-rate = <200000000>;
  qcom,core-clk-rate-hs = <66666667>;
  qcom,num-gsi-evt-buffs = <0x3>;
  qcom,gsi-reg-offset =
   <0x0fc
    0x110
    0x120
    0x130
    0x144
    0x1a4>;
  qcom,dwc-usb3-msm-tx-fifo-size = <27696>;
  qcom,charging-disabled;

  qcom,msm-bus,name = "usb1";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <3>;
  qcom,msm-bus,vectors-KBps =

   <101 512 0 0>,
   <101 676 0 0>,
   <1 751 0 0>,


   <101
    512 1000000 2500000>,
   <101 676 0 2400>,
   <1 751 0 40000>,


   <101
    512 240000 700000>,
   <101 676 0 2400>,
   <1 751 0 40000>;

  dwc3@a800000 {
   compatible = "snps,dwc3";
   reg = <0xa800000 0xd93c>;
   interrupts = <0 138 4>;
   usb-phy = <&usb2_phy1>, <&usb_qmp_phy>;
   linux,sysdev_is_parent;
   snps,disable-clk-gating;
   snps,has-lpm-erratum;
   snps,hird-threshold = /bits/ 8 <0x10>;
   snps,usb3_lpm_capable;
   usb-core-id = <1>;
   tx-fifo-resize;
   maximum-speed = "super-speed";
   dr_mode = "drd";
  };
 };


 usb2_phy1: hsphy@88e4000 {
  compatible = "qcom,usb-hsphy-snps-femto";
  reg = <0x88e4000 0x110>;
  reg-names = "hsusb_phy_base";

  vdd-supply = <&pm8150_l5>;
  vdda18-supply = <&pm8150_l12>;
  vdda33-supply = <&pm8150_l2>;
  qcom,vdd-voltage-level = <0 880000 880000>;

  clocks = <&clock_rpmh 0>;
  clock-names = "ref_clk_src";

  resets = <&clock_gcc 28>;
  reset-names = "phy_reset";
  qcom,param-override-seq = <0x43 0x70>;
 };


 usb_qmp_phy: ssphy@88eb000 {
  compatible = "qcom,usb-ssphy-qmp-v2";
  reg = <0x88eb000 0x1000>,
      <0x088eb88c 0x4>;
  reg-names = "qmp_phy_base",
   "pcs_clamp_enable_reg";

  vdd-supply = <&pm8150_l18>;
  qcom,vdd-voltage-level = <0 912000 912000>;
  qcom,vdd-max-load-uA = <47000>;
  core-supply = <&pm8150_l9>;
  qcom,vbus-valid-override;
  qcom,qmp-phy-init-seq =

      <0x0094 0x1a 0
       0x01BC 0x11 0
       0x0158 0x01 0
       0x00BC 0x82 0
       0x00CC 0xab 0
       0x00D0 0xea 0
       0x00D4 0x02 0
       0x01AC 0xca 0
       0x01B0 0x1e 0
       0x0074 0x06 0
       0x007C 0x16 0
       0x0084 0x36 0
       0x0110 0x24 0
       0x00B0 0x34 0
       0x00AC 0x14 0
       0x00A4 0x04 0
       0x0050 0x0a 0
       0x011C 0x02 0
       0x0118 0x24 0
       0x016C 0x08 0
       0x00C4 0x82 0
       0x00D8 0xab 0
       0x00DC 0xea 0
       0x00E0 0x02 0
       0x00B8 0x82 0
       0x00B4 0x34 0
       0x0078 0x06 0
       0x0080 0x16 0
       0x0088 0x36 0
       0x01B4 0xca 0
       0x01B8 0x1e 0
       0x0060 0x20 0
       0x0010 0x01 0
       0x001C 0x31 0
       0x0020 0x01 0
       0x0030 0xde 0
       0x0034 0x07 0
       0x0024 0xde 0
       0x0028 0x07 0
       0x010C 0x02 0
       0x0580 0xb8 0
       0x057C 0xff 0
       0x0578 0xbf 0
       0x0574 0x7f 0
       0x0570 0x7f 0
       0x0594 0xb4 0
       0x0590 0x7b 0
       0x058C 0x5c 0
       0x0588 0xdc 0
       0x0584 0xdc 0
       0x0444 0x99 0
       0x044C 0x04 0
       0x0450 0x08 0
       0x0454 0x05 0
       0x0458 0x05 0
       0x0430 0x2f 0
       0x043C 0xff 0
       0x0440 0x0f 0
       0x0434 0x7f 0
       0x0408 0x0A 0
       0x04D4 0x54 0
       0x04D8 0x0c 0
       0x04EC 0x0f 0
       0x04F0 0x4a 0
       0x04F4 0x0a 0
       0x05B4 0x04 0
       0x0510 0x47 0
       0x0514 0x80 0
       0x051C 0x04 0
       0x0524 0x0e 0
       0x04FC 0x00 0
       0x04F8 0xc0 0
       0x05B8 0x38 0
       0x0414 0x06 0
       0x05BC 0x0c 0
       0x04DC 0x1f 0
       0x029C 0x12 0
       0x0284 0xd5 0
       0x0288 0x82 0
       0x0304 0x40 0
       0x023C 0x11 0
       0x0240 0x02 0
       0x08C4 0xd0 0
       0x08C8 0x07 0
       0x08CC 0x20 0
       0x08D8 0x13 0
       0x0990 0xe7 0
       0x0994 0x03 0
       0x0988 0xa9 0
       0x09D0 0x0c 0
       0x0E38 0x07 0
       0x0E18 0xf8 0
       0x09B0 0x0a 0
       0x09C0 0x88 0
       0x09C4 0x13 0
       0x09DC 0x4b 0
       0x09EC 0x10 0
       0x08DC 0x21 0
       0xffffffff 0xffffffff 0x00>;

  qcom,qmp-phy-reg-offset =
    <0x0814
     0x0E08
     0x0E14
     0x0840
     0x0800
     0x0844>;

  clocks = <&clock_gcc 200>,
    <&clock_gcc 203>,
    <&clock_gcc 204>,
    <&clock_gcc 2>,
    <&clock_rpmh 0>,
    <&clock_gcc 199>,
    <&clock_gcc 202>;
  clock-names = "aux_clk", "pipe_clk", "pipe_clk_mux",
    "pipe_clk_ext_src", "ref_clk_src",
    "ref_clk", "com_aux_clk";

  resets = <&clock_gcc 39>,
   <&clock_gcc 41>;
  reset-names = "phy_reset", "phy_phy_reset";
 };
};
# 5188 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-sde.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/mdss-7nm-pll-clk.h" 1
# 2 "arch/arm64/boot/dts/vendor/qcom/kona-sde.dtsi" 2

&soc {
 mdss_mdp: qcom,mdss_mdp@ae00000 {
  compatible = "qcom,sde-kms";
  reg = <0x0ae00000 0x84208>,
        <0x0aeb0000 0x2008>,
        <0x0aeac000 0x214>,
        <0x0ae8f000 0x02c>,
        <0x0af50000 0x038>;
  reg-names = "mdp_phys",
   "vbif_phys",
   "regdma_phys",
   "sid_phys",
   "swfuse_phys";

  clocks =
   <&clock_gcc 24>,
   <&clock_gcc 25>,
   <&clock_gcc 26>,
   <&clock_dispcc 0>,
   <&clock_dispcc 42>,
   <&clock_dispcc 54>,
   <&clock_dispcc 44>,
   <&clock_dispcc 50>;
  clock-names = "gcc_iface", "gcc_bus", "gcc_nrt_bus",
    "iface_clk", "core_clk", "vsync_clk",
    "lut_clk", "rot_clk";
  clock-rate = <0 0 0 0 300000000 19200000 300000000 19200000>;
  clock-max-rate = <0 0 0 0 460000000 19200000 460000000
     460000000>;

  mmcx-supply = <&VDD_MMCX_LEVEL>;


  interrupts = <0 83 4>;
  interrupt-controller;
  #interrupt-cells = <1>;

  #power-domain-cells = <0>;


  qcom,sde-off = <0x1000>;
  qcom,sde-len = <0x494>;

  qcom,sde-ctl-off = <0x2000 0x2200 0x2400
         0x2600 0x2800 0x2a00>;
  qcom,sde-ctl-size = <0x1dc>;
  qcom,sde-ctl-display-pref = "primary", "none", "none",
       "none", "none";

  qcom,sde-mixer-off = <0x45000 0x46000 0x47000
          0x48000 0x49000 0x4a000>;
  qcom,sde-mixer-size = <0x320>;
  qcom,sde-mixer-display-pref = "primary", "primary", "none",
           "none", "none", "none";

  qcom,sde-mixer-cwb-pref = "none", "none", "cwb",
           "cwb", "cwb", "cwb";

  qcom,sde-dspp-top-off = <0x1300>;
  qcom,sde-dspp-top-size = <0x80>;
  qcom,sde-dspp-off = <0x55000 0x57000 0x59000 0x5b000>;
  qcom,sde-dspp-size = <0x1800>;

  qcom,sde-dest-scaler-top-off = <0x00061000>;
  qcom,sde-dest-scaler-top-size = <0x1c>;
  qcom,sde-dest-scaler-off = <0x800 0x1000>;
  qcom,sde-dest-scaler-size = <0x800>;

  qcom,sde-wb-off = <0x66000>;
  qcom,sde-wb-size = <0x2c8>;
  qcom,sde-wb-xin-id = <6>;
  qcom,sde-wb-id = <2>;
  qcom,sde-wb-clk-ctrl = <0x2bc 16>;

  qcom,sde-intf-off = <0x6b000 0x6b800
     0x6c000 0x6c800>;
  qcom,sde-intf-size = <0x2b8>;
  qcom,sde-intf-type = "dp", "dsi", "dsi", "dp";

  qcom,sde-pp-off = <0x71000 0x71800
       0x72000 0x72800 0x73000 0x73800>;
  qcom,sde-pp-slave = <0x0 0x0 0x0 0x0 0x0 0x0>;
  qcom,sde-pp-size = <0xd4>;
  qcom,sde-pp-merge-3d-id = <0x0 0x0 0x1 0x1 0x2 0x2>;

  qcom,sde-merge-3d-off = <0x84000 0x84100 0x84200>;
  qcom,sde-merge-3d-size = <0x100>;

  qcom,sde-te2-off = <0x2000 0x2000 0x0 0x0 0x0 0x0>;

  qcom,sde-cdm-off = <0x7a200>;
  qcom,sde-cdm-size = <0x224>;

  qcom,sde-dsc-off = <0x81000 0x81400 0x81800 0x81c00>;
  qcom,sde-dsc-size = <0x140>;
  qcom,sde-dsc-pair-mask = <2 1 4 3>;
  qcom,sde-dsc-linewidth = <2048>;

  qcom,sde-dither-off = <0x30e0 0x30e0 0x30e0
       0x30e0 0x30e0 0x30e0>;
  qcom,sde-dither-version = <0x00010000>;
  qcom,sde-dither-size = <0x20>;

  qcom,sde-sspp-type = "vig", "vig", "vig", "vig",
     "dma", "dma", "dma", "dma";

  qcom,sde-sspp-off = <0x5000 0x7000 0x9000 0xb000
     0x25000 0x27000 0x29000 0x2b000>;
  qcom,sde-sspp-src-size = <0x1f8>;

  qcom,sde-sspp-xin-id = <0 4 8 12
     1 5 9 13>;
  qcom,sde-sspp-excl-rect = <1 1 1 1
      1 1 1 1>;
  qcom,sde-sspp-smart-dma-priority = <5 6 7 8 1 2 3 4>;
  qcom,sde-smart-dma-rev = "smart_dma_v2p5";

  qcom,sde-mixer-pair-mask = <2 1 4 3 6 5>;

  qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98
      0xb0 0xc8 0xe0 0xf8 0x110>;

  qcom,sde-max-per-pipe-bw-kbps = <4400000 4400000
       4400000 4400000
       4400000 4400000
       4400000 4400000>;

  qcom,sde-max-per-pipe-bw-high-kbps = <5300000 5300000
            5300000 5300000
            5300000 5300000
            5300000 5300000>;


  qcom,sde-sspp-clk-ctrl =
    <0x2ac 0>, <0x2b4 0>, <0x2bc 0>, <0x2c4 0>,
     <0x2ac 8>, <0x2b4 8>, <0x2bc 8>, <0x2c4 8>;
  qcom,sde-sspp-csc-off = <0x1a00>;
  qcom,sde-csc-type = "csc-10bit";
  qcom,sde-qseed-type = "qseedv3lite";
  qcom,sde-sspp-qseed-off = <0xa00>;
  qcom,sde-mixer-linewidth = <2560>;
  qcom,sde-sspp-linewidth = <4096>;
  qcom,sde-wb-linewidth = <4096>;
  qcom,sde-mixer-blendstages = <0xb>;
  qcom,sde-highest-bank-bit = <0x3>;
  qcom,sde-ubwc-version = <0x400>;
  qcom,sde-ubwc-swizzle = <0x6>;
  qcom,sde-ubwc-bw-calc-version = <0x1>;
  qcom,sde-ubwc-static = <0x1>;
  qcom,sde-macrotile-mode = <0x1>;
  qcom,sde-smart-panel-align-mode = <0xc>;
  qcom,sde-panic-per-pipe;
  qcom,sde-has-cdp;
  qcom,sde-has-src-split;
  qcom,sde-pipe-order-version = <0x1>;
  qcom,sde-has-dim-layer;
  qcom,sde-has-dest-scaler;
  qcom,sde-has-idle-pc;
  qcom,sde-max-dest-scaler-input-linewidth = <2048>;
  qcom,sde-max-dest-scaler-output-linewidth = <2560>;
  qcom,sde-max-bw-low-kbps = <13700000>;
  qcom,sde-max-bw-high-kbps = <16600000>;
  qcom,sde-min-core-ib-kbps = <4800000>;
  qcom,sde-min-llcc-ib-kbps = <0>;
  qcom,sde-min-dram-ib-kbps = <800000>;
  qcom,sde-dram-channels = <2>;
  qcom,sde-num-nrt-paths = <0>;
  qcom,sde-dspp-ltm-version = <0x00010000>;

  qcom,sde-dspp-ltm-off = <0x2a000 0x28100>;

  qcom,sde-uidle-off = <0x80000>;
  qcom,sde-uidle-size = <0x70>;

  qcom,sde-vbif-off = <0>;
  qcom,sde-vbif-size = <0x1040>;
  qcom,sde-vbif-id = <0>;
  qcom,sde-vbif-memtype-0 = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-memtype-1 = <3 3 3 3 3 3>;

  qcom,sde-vbif-qos-rt-remap = <3 3 4 4 5 5 6 6>;
  qcom,sde-vbif-qos-nrt-remap = <3 3 3 3 3 3 3 3>;
  qcom,sde-vbif-qos-cwb-remap = <3 3 4 4 5 5 6 3>;
  qcom,sde-vbif-qos-lutdma-remap = <3 3 3 3 4 4 4 4>;


  qcom,sde-danger-lut = <0x000000ff 0x0000ffff
   0x00000000 0x00000000 0x0000ffff>;

  qcom,sde-safe-lut-linear = <0 0xfff0>;
  qcom,sde-safe-lut-macrotile = <0 0xff00>;

  qcom,sde-safe-lut-macrotile-qseed = <0 0xff00>;
  qcom,sde-safe-lut-nrt = <0 0xffff>;
  qcom,sde-safe-lut-cwb = <0 0x3ff>;

  qcom,sde-qos-lut-linear = <0 0x00112222 0x22335777>;
  qcom,sde-qos-lut-macrotile = <0 0x00112233 0x44556677>;
  qcom,sde-qos-lut-macrotile-qseed = <0 0x00112233 0x66777777>;
  qcom,sde-qos-lut-nrt = <0 0x00000000 0x00000000>;
  qcom,sde-qos-lut-cwb = <0 0x66666541 0x00000000>;

  qcom,sde-cdp-setting = <1 1>, <1 0>;

  qcom,sde-qos-cpu-mask = <0x3>;
  qcom,sde-qos-cpu-dma-latency = <300>;
  qcom,sde-qos-cpu-irq-latency = <300>;



  qcom,sde-reg-dma-off = <0>;
  qcom,sde-reg-dma-version = <0x00010002>;
  qcom,sde-reg-dma-trigger-off = <0x119c>;
  qcom,sde-reg-dma-xin-id = <7>;
  qcom,sde-reg-dma-clk-ctrl = <0x2bc 20>;

  qcom,sde-secure-sid-mask = <0x4000821>;

  qcom,sde-sspp-vig-blocks {
   qcom,sde-vig-csc-off = <0x1a00>;
   qcom,sde-vig-qseed-off = <0xa00>;
   qcom,sde-vig-qseed-size = <0xa0>;
   qcom,sde-vig-gamut = <0x1d00 0x00060000>;
   qcom,sde-vig-igc = <0x1d00 0x00060000>;
   qcom,sde-vig-inverse-pma;
  };

  qcom,sde-sspp-dma-blocks {
   dgm@0 {
    qcom,sde-dma-igc = <0x400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x200>;
   };

   dgm@1 {
    qcom,sde-dma-igc = <0x1400 0x00050000>;
    qcom,sde-dma-gc = <0x600 0x00050000>;
    qcom,sde-dma-inverse-pma;
    qcom,sde-dma-csc-off = <0x1200>;
   };
  };

  qcom,sde-dspp-blocks {
   qcom,sde-dspp-igc = <0x0 0x00030001>;
   qcom,sde-dspp-hsic = <0x800 0x00010007>;
   qcom,sde-dspp-memcolor = <0x880 0x00010007>;
   qcom,sde-dspp-hist = <0x800 0x00010007>;
   qcom,sde-dspp-sixzone= <0x900 0x00010007>;
   qcom,sde-dspp-vlut = <0xa00 0x00010008>;
   qcom,sde-dspp-gamut = <0x1000 0x00040002>;
   qcom,sde-dspp-pcc = <0x1700 0x00040000>;
   qcom,sde-dspp-gc = <0x17c0 0x00010008>;
   qcom,sde-dspp-dither = <0x82c 0x00010007>;
  };

  qcom,platform-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,platform-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "mmcx";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  smmu_sde_unsec: qcom,smmu_sde_unsec_cb {
   compatible = "qcom,smmu_sde_unsec";
   iommus = <&apps_smmu 0x820 0x402>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-earlymap;
  };

  smmu_sde_sec: qcom,smmu_sde_sec_cb {
   compatible = "qcom,smmu_sde_sec";
   iommus = <&apps_smmu 0x821 0x400>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-vmid = <0xa>;
  };


  qcom,sde-data-bus {
   qcom,msm-bus,name = "mdss_sde";
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
    <22 512 0 0>, <23 512 0 0>,
    <22 512 0 6400000>, <23 512 0 6400000>,
    <22 512 0 6400000>, <23 512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "mdss_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
  qcom,sde-limits {
   qcom,sde-linewidth-limits {
    qcom,sde-limit-name = "sspp_linewidth_usecases";
    qcom,sde-limit-cases = "vig", "dma", "scale", "inline_rot";
    qcom,sde-limit-ids= <0x1 0x2 0x4 0x8>;
    qcom,sde-limit-values = <0x1 4096>,
       <0x5 2560>,
       <0x2 4096>,
       <0x9 1088>;
   };

   qcom,sde-bw-limits {
    qcom,sde-limit-name = "sde_bwlimit_usecases";
    qcom,sde-limit-cases = "per_vig_pipe",
       "per_dma_pipe",
       "total_max_bw",
       "camera_concurrency",
       "cwb_concurrency";
    qcom,sde-limit-ids = <0x1 0x2 0x4 0x8 0x10>;
    qcom,sde-limit-values = <0x1 5300000>,
       <0x11 5300000>,
       <0x9 4400000>,
       <0x19 4400000>,
       <0x2 5300000>,
       <0x12 5300000>,
       <0xa 4400000>,
       <0x1a 4400000>,
       <0x4 16600000>,
       <0x14 16600000>,
       <0xc 13700000>,
       <0x1c 13700000>;
   };
  };
 };

 sde_dp: qcom,dp_display@ae90000 {
  cell-index = <0>;
  compatible = "qcom,dp-display";

  vdda-1p2-supply = <&pm8150_l9>;
  vdda-0p9-supply = <&pm8150_l18>;

  reg = <0xae90000 0x0dc>,
   <0xae90200 0x0c0>,
   <0xae90400 0x508>,
   <0xae91000 0x094>,
   <0x88eaa00 0x200>,
   <0x88ea200 0x200>,
   <0x88ea600 0x200>,
   <0xaf02000 0x1a0>,
   <0x88ea040 0x10>,
   <0x88e8000 0x20>,
   <0x0aee1000 0x034>,
   <0xae91400 0x094>;

  reg-names = "dp_ahb", "dp_aux", "dp_link",
   "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1",
   "dp_mmss_cc", "dp_pll",
   "usb3_dp_com", "hdcp_physical", "dp_p1";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <12 0>;

  clocks = <&clock_dispcc 12>,
   <&clock_rpmh 0>,
   <&clock_gcc 197>,
   <&clock_dispcc 18>,
   <&clock_dispcc 21>,
   <&clock_dispcc 27>,
   <&mdss_dp_pll 5>,
   <&clock_dispcc 23>,
   <&mdss_dp_pll 5>,
   <&clock_dispcc 26>,
   <&clock_dispcc 22>;
  clock-names = "core_aux_clk", "core_usb_ref_clk_src",
   "core_usb_pipe_clk", "link_clk", "link_iface_clk",
   "pixel_clk_rcg", "pixel_parent",
   "pixel1_clk_rcg", "pixel1_parent",
   "strm0_pixel_clk", "strm1_pixel_clk";

  qcom,phy-version = <0x420>;
  qcom,aux-cfg0-settings = [20 00];
  qcom,aux-cfg1-settings = [24 13];
  qcom,aux-cfg2-settings = [28 A4];
  qcom,aux-cfg3-settings = [2c 00];
  qcom,aux-cfg4-settings = [30 0a];
  qcom,aux-cfg5-settings = [34 26];
  qcom,aux-cfg6-settings = [38 0a];
  qcom,aux-cfg7-settings = [3c 03];
  qcom,aux-cfg8-settings = [40 b7];
  qcom,aux-cfg9-settings = [44 03];

  qcom,max-pclk-frequency-khz = <675000>;

  qcom,mst-enable;
  qcom,widebus-enable;
  qcom,dsc-feature-enable;
  qcom,fec-feature-enable;

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <33000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <912000>;
    qcom,supply-max-voltage = <912000>;
    qcom,supply-enable-load = <126000>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 sde_rscc: qcom,sde_rscc@af20000 {
  cell-index = <0>;
  compatible = "qcom,sde-rsc";
  reg = <0xaf20000 0x3c50>,
   <0xaf30000 0x3fd4>;
  reg-names = "drv", "wrapper";
  qcom,sde-rsc-version = <3>;

  qcom,sde-dram-channels = <2>;

  vdd-supply = <&mdss_core_gdsc>;
  clocks = <&clock_dispcc 53>,
   <&clock_dispcc 45>,
   <&clock_dispcc 52>;
  clock-names = "vsync_clk", "gdsc_clk", "iface_clk";


  qcom,sde-data-bus {
   qcom,msm-bus,name = "disp_rsc_mnoc_llcc";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <2>;
   qcom,msm-bus,vectors-KBps =
       <20003 20513 0 0>, <20004 20513 0 0>,
       <20003 20513 0 6400000>, <20004 20513 0 6400000>,
       <20003 20513 0 6400000>, <20004 20513 0 6400000>;
  };

  qcom,sde-ebi-bus {
   qcom,msm-bus,name = "disp_rsc_ebi";
   qcom,msm-bus,active-only;
   qcom,msm-bus,num-cases = <3>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
       <20000 20512 0 0>,
       <20000 20512 0 6400000>,
       <20000 20512 0 6400000>;
  };

  qcom,sde-reg-bus {
   qcom,msm-bus,name = "disp_rsc_reg";
   qcom,msm-bus,num-cases = <4>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>,
    <1 590 0 150000>,
    <1 590 0 300000>;
  };
 };

 mdss_rotator: qcom,mdss_rotator@aea8800 {
  compatible = "qcom,sde_rotator";
  reg = <0x0ae00000 0xac000>,
        <0x0aeb8000 0x3000>;
  reg-names = "mdp_phys",
   "rot_vbif_phys";
  status = "disabled";

  #list-cells = <1>;

  qcom,mdss-rot-mode = <1>;
  qcom,mdss-highest-bank-bit = <0x3>;


  qcom,msm-bus,name = "mdss_rotator";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <25 512 0 0>,
   <25 512 0 6400000>,
   <25 512 0 6400000>;

  rot-vdd-supply = <&mdss_core_gdsc>;
  qcom,supply-names = "rot-vdd";

  clocks =
   <&clock_gcc 24>,
   <&clock_gcc 26>,
   <&clock_dispcc 0>,
   <&clock_dispcc 50>;
  clock-names = "gcc_iface", "gcc_bus",
   "iface_clk", "rot_clk";

  interrupt-parent = <&mdss_mdp>;
  interrupts = <2 0>;

  power-domains = <&mdss_mdp>;


  qcom,mdss-rot-vbif-qos-setting = <3 3 3 3 3 3 3 3>;
  qcom,mdss-rot-vbif-memtype = <3 3>;
  qcom,mdss-rot-cdp-setting = <1 1>;
  qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
  qcom,mdss-rot-danger-lut = <0x0 0x0>;
  qcom,mdss-rot-safe-lut = <0x0000ffff 0x0000ffff>;

  qcom,mdss-default-ot-rd-limit = <32>;
  qcom,mdss-default-ot-wr-limit = <32>;

  qcom,mdss-sbuf-headroom = <20>;


  rot_reg: qcom,rot-reg-bus {
   qcom,msm-bus,name = "mdss_rot_reg";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <1 590 0 0>,
    <1 590 0 76800>;
  };

  smmu_rot_unsec: qcom,smmu_rot_unsec_cb {
   compatible = "qcom,smmu_sde_rot_unsec";
   iommus = <&apps_smmu 0x215C 0x0400>;
   qcom,iommu-dma-addr-pool = <0x00020000 0xfffe0000>;
   qcom,iommu-faults = "non-fatal";
  };
 };

 mdss_dsi0: qcom,mdss_dsi_ctrl0@ae94000 {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-0";
  cell-index = <0>;
  frame-threshold-time-us = <800>;
  reg = <0xae94000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <4 0>;
  vdda-1p2-supply = <&pm8150_l9>;
  refgen-supply = <&refgen>;
  clocks = <&clock_dispcc 2>,
   <&clock_dispcc 3>,
   <&clock_dispcc 5>,
   <&clock_dispcc 46>,
   <&clock_dispcc 47>,
   <&clock_dispcc 38>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <26700>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi1: qcom,mdss_dsi_ctrl1@ae96000 {
  compatible = "qcom,dsi-ctrl-hw-v2.4";
  label = "dsi-ctrl-1";
  cell-index = <1>;
  frame-threshold-time-us = <800>;
  reg = <0xae96000 0x400>,
   <0xaf08000 0x4>;
  reg-names = "dsi_ctrl", "disp_cc_base";
  interrupt-parent = <&mdss_mdp>;
  interrupts = <5 0>;
  vdda-1p2-supply = <&pm8150_l9>;
  refgen-supply = <&refgen>;
  clocks = <&clock_dispcc 6>,
   <&clock_dispcc 7>,
   <&clock_dispcc 9>,
   <&clock_dispcc 48>,
   <&clock_dispcc 49>,
   <&clock_dispcc 40>;
  clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk",
    "pixel_clk", "pixel_clk_rcg", "esc_clk";
  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-1p2";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <26700>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "refgen";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy0: qcom,mdss_dsi_phy0@ae94400 {
  compatible = "qcom,dsi-phy-v4.1";
  label = "dsi-phy-0";
  cell-index = <0>;
  reg = <0xae94400 0x7c0>,
   <0xae94200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  vdda-0p9-supply = <&pm8150_l5>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <46000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

 mdss_dsi_phy1: qcom,mdss_dsi_phy1@ae96400 {
  compatible = "qcom,dsi-phy-v4.1";
  label = "dsi-phy-1";
  cell-index = <1>;
  reg = <0xae96400 0x7c0>,
   <0xae96200 0x100>;
  reg-names = "dsi_phy", "dyn_refresh_base";
  vdda-0p9-supply = <&pm8150_l5>;
  qcom,platform-strength-ctrl = [55 03
      55 03
      55 03
      55 03
      55 00];
  qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
  qcom,platform-lane-config = [00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 0a 0a
      00 00 8a 8a];
  qcom,phy-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;
   qcom,phy-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda-0p9";
    qcom,supply-min-voltage = <880000>;
    qcom,supply-max-voltage = <880000>;
    qcom,supply-enable-load = <46000>;
    qcom,supply-disable-load = <0>;
   };
  };
 };

};
# 5189 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-sde-pll.dtsi" 1
&soc {
 mdss_dsi0_pll: qcom,mdss_dsi_pll@ae94900 {
  compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
  label = "MDSS DSI 0 PLL";
  cell-index = <0>;
  #clock-cells = <1>;
  reg = <0xae94900 0x260>,
        <0xae94400 0x800>,
        <0xaf03000 0x8>,
        <0xae94200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  memory-region = <&dfps_data_memory>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
 };

 mdss_dsi1_pll: qcom,mdss_dsi_pll@ae96900 {
  compatible = "qcom,mdss_dsi_pll_7nm_v4_1";
  label = "MDSS DSI 1 PLL";
  cell-index = <1>;
  #clock-cells = <1>;
  reg = <0xae96900 0x260>,
        <0xae96400 0x800>,
        <0xaf03000 0x8>,
        <0xae96200 0x100>;
  reg-names = "pll_base", "phy_base", "gdsc_base",
    "dynamic_pll_base";
  clocks = <&clock_dispcc 0>;
  clock-names = "iface_clk";
  clock-rate = <0>;
  qcom,dsi-pll-ssc-en;
  qcom,dsi-pll-ssc-mode = "down-spread";
 };

 mdss_dp_pll: qcom,mdss_dp_pll@c011000 {
  compatible = "qcom,mdss_dp_pll_7nm";
  label = "MDSS DP PLL";
  cell-index = <0>;
  #clock-cells = <1>;

  reg = <0x088ea000 0x200>,
        <0x088eaa00 0x200>,
        <0x088ea200 0x200>,
        <0x088ea2b8 0x8>,
        <0x088ea2e8 0x4>,
        <0x088ea600 0x200>,
        <0x088ea6b8 0x8>,
        <0x088ea6e8 0x4>,
        <0xaf03000 0x8>;
  reg-names = "pll_base", "phy_base",
   "ln_tx0_base", "ln_tx0_tran_base", "ln_tx0_vmode_base",
   "ln_tx1_base", "ln_tx1_tran_base", "ln_tx1_vmode_base",
   "gdsc_base";

  clocks = <&clock_dispcc 0>,
   <&clock_rpmh 0>,
   <&clock_gcc 24>,
   <&clock_gcc 197>;
  clock-names = "iface_clk", "ref_clk_src",
   "gcc_iface", "pipe_clk";
  clock-rate = <0>;
 };
};
# 5190 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/msm-rdbg.dtsi" 1
&soc {

 qcom,smp2p_interrupt_rdbg_2_out {
  compatible = "qcom,smp2p-interrupt-rdbg-2-out";
  qcom,smem-states = <&smp2p_rdbg2_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_2_in {
  compatible = "qcom,smp2p-interrupt-rdbg-2-in";
  interrupts-extended = <&smp2p_rdbg2_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };

 qcom,smp2p_interrupt_rdbg_5_out {
  compatible = "qcom,smp2p-interrupt-rdbg-5-out";
  qcom,smem-states = <&smp2p_rdbg5_out 0>;
  qcom,smem-state-names = "rdbg-smp2p-out";
 };

 qcom,smp2p_interrupt_rdbg_5_in {
  compatible = "qcom,smp2p-interrupt-rdbg-5-in";
  interrupts-extended = <&smp2p_rdbg5_in 0 0>;
  interrupt-names = "rdbg-smp2p-in";
 };
};
# 5191 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

# 1 "arch/arm64/boot/dts/vendor/qcom/kona-pm.dtsi" 1
&soc {
 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;
  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "L3";
   qcom,clstr-tmr-add = <1000>;
   qcom,psci-mode-shift = <4>;
   qcom,psci-mode-mask = <0xfff>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l3-wfi";
    qcom,psci-mode = <0x1>;
    qcom,entry-latency-us = <48>;
    qcom,exit-latency-us = <51>;
    qcom,min-residency-us = <99>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "llcc-off";
    qcom,psci-mode = <0xC24>;
    qcom,entry-latency-us = <3263>;
    qcom,exit-latency-us = <6562>;
    qcom,min-residency-us = <9987>;
    qcom,min-child-idx = <1>;
    qcom,is-reset;
    qcom,notify-rpm;
   };

   qcom,pm-cpu@0 {
    reg = <0>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,ref-stddev = <500>;
    qcom,tmr-add = <1000>;
    qcom,ref-premature-cnt = <1>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU0 &CPU1 &CPU2 &CPU3>;

    qcom,pm-cpu-level@0 {
     reg = <0>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <100>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <360>;
     qcom,exit-latency-us = <531>;
     qcom,min-residency-us = <3934>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };

   qcom,pm-cpu@1 {
    reg = <1>;
    #address-cells = <1>;
    #size-cells = <0>;
    qcom,psci-mode-shift = <0>;
    qcom,psci-mode-mask = <0xf>;
    qcom,disable-ipi-prediction;
    qcom,cpu = <&CPU4 &CPU5 &CPU6 &CPU7>;

    qcom,pm-cpu-level@2 {
     reg = <2>;
     label = "wfi";
     qcom,psci-cpu-mode = <0x1>;
     qcom,entry-latency-us = <57>;
     qcom,exit-latency-us = <43>;
     qcom,min-residency-us = <83>;
    };

    qcom,pm-cpu-level@3 {
     reg = <3>;
     label = "rail-pc";
     qcom,psci-cpu-mode = <0x4>;
     qcom,entry-latency-us = <702>;
     qcom,exit-latency-us = <1061>;
     qcom,min-residency-us = <4488>;
     qcom,is-reset;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,rpm-stats@c3f0004 {
  compatible = "qcom,rpm-stats";
  reg = <0xc300000 0x1000>, <0xc3f0004 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
  qcom,num-records = <3>;
 };

 qcom,ddr-stats@c3f0000 {
  compatible = "qcom,ddr-stats";
  reg = <0xc300000 0x1000>, <0xc3f001c 0x4>;
  reg-names = "phys_addr_base", "offset_addr";
 };

 qcom,rpmh-master-stats@b221200 {
  compatible = "qcom,rpmh-master-stats-v1";
  reg = <0xb221200 0x60>;
 };
};
# 5193 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/camera/kona-camera.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/msm/msm-camera.h" 1
# 2 "arch/arm64/boot/dts/vendor/qcom/camera/kona-camera.dtsi" 2

&soc {
 qcom,cam-req-mgr {
  compatible = "qcom,cam-req-mgr";
  status = "ok";
 };

 cam_csiphy0: qcom,csiphy@ac6a000 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0x0ac6a000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6a000>;
  interrupts = <0 477 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 27>,
   <&clock_camcc 16>,
   <&clock_camcc 15>;
  clock-names = "cphy_rx_clk_src",
   "csiphy0_clk",
   "csi0phytimer_clk_src",
   "csi0phytimer_clk";
  src-clock-name = "csi0phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy1: qcom,csiphy@ac6c000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac6c000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6c000>;
  interrupts = <0 478 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 28>,
   <&clock_camcc 18>,
   <&clock_camcc 17>;
  clock-names = "cphy_rx_clk_src",
   "csiphy1_clk",
   "csi1phytimer_clk_src",
   "csi1phytimer_clk";
  src-clock-name = "csi1phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;

  status = "ok";
 };

 cam_csiphy2: qcom,csiphy@ac6e000 {
  cell-index = <2>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac6e000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x6e000>;
  interrupts = <0 479 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 29>,
   <&clock_camcc 20>,
   <&clock_camcc 19>;
  clock-names = "cphy_rx_clk_src",
   "csiphy2_clk",
   "csi2phytimer_clk_src",
   "csi2phytimer_clk";
  src-clock-name = "csi2phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy3: qcom,csiphy@ac70000 {
  cell-index = <3>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac70000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x70000>;
  interrupts = <0 448 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 30>,
   <&clock_camcc 22>,
   <&clock_camcc 21>;
  clock-names = "cphy_rx_clk_src",
   "csiphy3_clk",
   "csi3phytimer_clk_src",
   "csi3phytimer_clk";
  src-clock-name = "csi3phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy4: qcom,csiphy@ac72000 {
  cell-index = <4>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac72000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x72000>;
  interrupts = <0 86 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 31>,
   <&clock_camcc 24>,
   <&clock_camcc 23>;
  clock-names = "cphy_rx_clk_src",
   "csiphy4_clk",
   "csi4phytimer_clk_src",
   "csi4phytimer_clk";
  src-clock-name = "csi4phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_csiphy5: qcom,csiphy@ac74000 {
  cell-index = <5>;
  compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
  reg = <0xac74000 0x2000>;
  reg-names = "csiphy";
  reg-cam-base = <0x74000>;
  interrupts = <0 89 1>;
  interrupt-names = "csiphy";
  gdscr-supply = <&titan_top_gdsc>;
  refgen-supply = <&refgen>;
  regulator-names = "gdscr", "refgen";
  csi-vdd-voltage = <1200000>;
  mipi-csi-vdd-supply = <&pm8150_l9>;
  clocks = <&clock_camcc 14>,
   <&clock_camcc 32>,
   <&clock_camcc 26>,
   <&clock_camcc 25>;
  clock-names = "cphy_rx_clk_src",
   "csiphy5_clk",
   "csi5phytimer_clk_src",
   "csi5phytimer_clk";
  src-clock-name = "csi5phytimer_clk_src";
  clock-cntl-level = "turbo";
  clock-rates =
   <400000000 0 300000000 0>;
  status = "ok";
 };

 cam_cci0: qcom,cci@ac4f000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xac4f000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x4f000>;
  interrupt-names = "cci";
  interrupts = <0 460 1>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 9>,
   <&clock_camcc 8>;
  clock-names = "cci_0_clk_src",
   "cci_0_clk";
  src-clock-name = "cci_0_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci0_active &cci1_active>;
  pinctrl-1 = <&cci0_suspend &cci1_suspend>;
  gpios = <&tlmm 101 0>,
   <&tlmm 102 0>,
   <&tlmm 103 0>,
   <&tlmm 104 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA0",
     "CCI_I2C_CLK0",
     "CCI_I2C_DATA1",
     "CCI_I2C_CLK1";

  i2c_freq_100Khz_cci0: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci0: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci0: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci0: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 cam_cci1: qcom,cci@ac50000 {
  cell-index = <1>;
  compatible = "qcom,cci";
  reg = <0xac50000 0x1000>;
  reg-names = "cci";
  reg-cam-base = <0x50000>;
  interrupt-names = "cci";
  interrupts = <0 271 1>;
  status = "ok";
  gdscr-supply = <&titan_top_gdsc>;
  regulator-names = "gdscr";
  clocks = <&clock_camcc 11>,
   <&clock_camcc 10>;
  clock-names = "cci_1_clk_src",
   "cci_1_clk";
  src-clock-name = "cci_1_clk_src";
  clock-cntl-level = "lowsvs";
  clock-rates = <37500000 0>;
  pinctrl-names = "cam_default", "cam_suspend";
  pinctrl-0 = <&cci2_active &cci3_active>;
  pinctrl-1 = <&cci2_suspend &cci3_suspend>;
  gpios = <&tlmm 105 0>,
   <&tlmm 106 0>,
   <&tlmm 107 0>,
   <&tlmm 108 0>;
  gpio-req-tbl-num = <0 1 2 3>;
  gpio-req-tbl-flags = <1 1 1 1>;
  gpio-req-tbl-label = "CCI_I2C_DATA2",
     "CCI_I2C_CLK2",
     "CCI_I2C_DATA3",
     "CCI_I2C_CLK3";

  i2c_freq_100Khz_cci1: qcom,i2c_standard_mode {
   hw-thigh = <201>;
   hw-tlow = <174>;
   hw-tsu-sto = <204>;
   hw-tsu-sta = <231>;
   hw-thd-dat = <22>;
   hw-thd-sta = <162>;
   hw-tbuf = <227>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_400Khz_cci1: qcom,i2c_fast_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <0>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_custom_cci1: qcom,i2c_custom_mode {
   hw-thigh = <38>;
   hw-tlow = <56>;
   hw-tsu-sto = <40>;
   hw-tsu-sta = <40>;
   hw-thd-dat = <22>;
   hw-thd-sta = <35>;
   hw-tbuf = <62>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <6>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };

  i2c_freq_1Mhz_cci1: qcom,i2c_fast_plus_mode {
   hw-thigh = <16>;
   hw-tlow = <22>;
   hw-tsu-sto = <17>;
   hw-tsu-sta = <18>;
   hw-thd-dat = <16>;
   hw-thd-sta = <15>;
   hw-tbuf = <24>;
   hw-scl-stretch-en = <1>;
   hw-trdhld = <3>;
   hw-tsp = <3>;
   cci-clk-src = <37500000>;
   status = "ok";
  };
 };

 qcom,cam_smmu {
  compatible = "qcom,msm-cam-smmu";
  status = "ok";

  msm_cam_smmu_ife {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x800 0x400>,
    <&apps_smmu 0x801 0x400>,
    <&apps_smmu 0x840 0x400>,
    <&apps_smmu 0x841 0x400>,
    <&apps_smmu 0xC00 0x400>,
    <&apps_smmu 0xC01 0x400>,
    <&apps_smmu 0xC40 0x400>,
    <&apps_smmu 0xC41 0x400>;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "ife";
   ife_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_jpeg {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2040 0x400>,
    <&apps_smmu 0x2440 0x400>;
   label = "jpeg";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   jpeg_iova_mem_map: iova-mem-map {

    iova-mem-region-io {
     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_icp_fw {
   compatible = "qcom,msm-cam-smmu-fw-dev";
   label="icp";
   memory-region = <&pil_camera_mem>;
  };

  msm_cam_smmu_icp {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x20E2 0x400>,
    <&apps_smmu 0x24E2 0x400>,
    <&apps_smmu 0x2000 0x400>,
    <&apps_smmu 0x2001 0x400>,
    <&apps_smmu 0x2400 0x400>,
    <&apps_smmu 0x2401 0x400>,
    <&apps_smmu 0x2060 0x400>,
    <&apps_smmu 0x2061 0x400>,
    <&apps_smmu 0x2460 0x400>,
    <&apps_smmu 0x2461 0x400>,
    <&apps_smmu 0x2020 0x400>,
    <&apps_smmu 0x2021 0x400>,
    <&apps_smmu 0x2420 0x400>,
    <&apps_smmu 0x2421 0x400>;
   label = "icp";
   qcom,iommu-dma-addr-pool = <0x17600000 0xe7900000>;
   iova-region-discard = <0xdff00000 0x300000>;
   icp_iova_mem_map: iova-mem-map {
    iova-mem-region-firmware {

     iova-region-name = "firmware";
     iova-region-start = <0x0>;
     iova-region-len = <0x500000>;
     iova-region-id = <0x0>;
     status = "ok";
    };

    iova-mem-region-shared {

     iova-region-name = "shared";
     iova-region-start = <0x7400000>;
     iova-region-len = <0x10000000>;
     iova-region-id = <0x1>;
     status = "ok";
    };

    iova-mem-region-secondary-heap {

     iova-region-name = "secheap";
     iova-region-start = <0x17400000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x4>;
     status = "ok";
    };

    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x17600000>;
     iova-region-len = <0xe7900000>;
     iova-region-id = <0x3>;
     iova-region-discard = <0xdff00000 0x300000>;
     status = "ok";
    };

    iova-mem-qdss-region {

     iova-region-name = "qdss";
     iova-region-start = <0x17500000>;
     iova-region-len = <0x100000>;
     iova-region-id = <0x5>;
     qdss-phy-addr = <0x16790000>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_cpas_cdm {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x20C0 0x400>,
    <&apps_smmu 0x24C0 0x400>;
   label = "cpas-cdm0";
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   cpas_cdm_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };

  msm_cam_smmu_secure {
   compatible = "qcom,msm-cam-smmu-cb";
   label = "cam-secure";
   qcom,secure-cb;
  };

  msm_cam_smmu_fd {
   compatible = "qcom,msm-cam-smmu-cb";
   iommus = <&apps_smmu 0x2080 0x400>,
    <&apps_smmu 0x2480 0x400>;
   qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
   label = "fd";
   fd_iova_mem_map: iova-mem-map {
    iova-mem-region-io {

     iova-region-name = "io";
     iova-region-start = <0x7400000>;
     iova-region-len = <0xd8c00000>;
     iova-region-id = <0x3>;
     status = "ok";
    };
   };
  };
 };

 qcom,cam-cpas@ac40000 {
  cell-index = <0>;
  compatible = "qcom,cam-cpas";
  label = "cpas";
  arch-compat = "cpas_top";
  status = "ok";
  reg-names = "cam_cpas_top", "cam_camnoc";
  reg = <0xac40000 0x1000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0x40000 0x42000>;
  interrupt-names = "cpas_camnoc";
  interrupts = <0 459 1>;
  camnoc-axi-min-ib-bw = <3000000000>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "gcc_ahb_clk",
   "gcc_axi_hf_clk",
   "gcc_axi_sf_clk",
   "slow_ahb_clk_src",
   "cpas_ahb_clk",
   "cpas_core_ahb_clk",
   "camnoc_axi_clk_src",
   "camnoc_axi_clk";
  clocks =
   <&clock_gcc 11>,
   <&clock_gcc 12>,
   <&clock_gcc 13>,
   <&clock_camcc 109>,
   <&clock_camcc 13>,
   <&clock_camcc 12>,
   <&clock_camcc 6>,
   <&clock_camcc 5>;
  src-clock-name = "camnoc_axi_clk_src";
  clock-rates =
   <0 0 0 0 0 0 0 0>,
   <0 0 0 19200000 0 0 19200000 0>,
   <0 0 0 80000000 0 0 300000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 400000000 0>,
   <0 0 0 80000000 0 0 480000000 0>;
  clock-cntl-level = "suspend", "minsvs", "lowsvs", "svs",
   "svs_l1", "nominal", "nominal_l1", "turbo";
  control-camnoc-axi-clk;
  camnoc-bus-width = <32>;
  camnoc-axi-clk-bw-margin-perc = <20>;
  qcom,msm-bus,name = "cam_ahb";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <1
   589 0 0>,
   <1
   589 0 76800>,
   <1
   589 0 76800>,
   <1
   589 0 150000>,
   <1
   589 0 150000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>,
   <1
   589 0 300000>;
  vdd-corners = <16
   48
   64
   128
   192
   256
   320
   336
   384
   416>;
  vdd-corner-ahb-mapping = "suspend", "minsvs",
   "lowsvs", "svs", "svs_l1",
   "nominal", "nominal", "nominal",
   "turbo", "turbo";
  client-id-based;
  client-names =
   "csiphy0", "csiphy1", "csiphy2", "csiphy3",
   "csiphy4", "csiphy5", "cci0", "cci1",
   "csid0", "csid1", "csid2", "csid3",
   "csid4", "csid5", "csid6", "ife0",
   "ife1", "ife2", "ife3", "custom0",
   "ipe0", "cam-cdm-intf0", "cpas-cdm0",
   "bps0", "icp0", "jpeg-dma0", "jpeg-enc0",
   "fd0";

  camera-bus-nodes {
   level3-nodes {
    level-index = <3>;
    level3_rt0_rd_wr_sum: level3-rt0-rd-wr-sum {
     cell-index = <0>;
     node-name = "level3-rt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_hf_0";
     ib-bw-voting-needed;
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_hf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <170
      512 0 0>,
      <170
      512 0 0>;
     };
    };

    level3_nrt0_rd_wr_sum: level3-nrt0-rd-wr-sum {
     cell-index = <1>;
     node-name = "level3-nrt0-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_sf_0";
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_sf_0_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <137
      512 0 0>,
      <137
      512 0 0>;
     };
    };

    level3_nrt1_rd_wr_sum: level3-nrt1-rd-wr-sum {
     cell-index = <2>;
     node-name = "level3-nrt1-rd-wr-sum";
     traffic-merge-type =
     <0>;
     qcom,axi-port-name = "cam_sf_icp";
     qcom,axi-port-mnoc {
      qcom,msm-bus,name =
      "cam_sf_icp_mnoc";
      qcom,msm-bus-vector-dyn-vote;
      qcom,msm-bus,num-cases = <2>;
      qcom,msm-bus,num-paths = <1>;
      qcom,msm-bus,vectors-KBps =
      <171
      512 0 0>,
      <171
      512 0 0>;
     };
    };
   };

   level2-nodes {
    level-index = <2>;
    camnoc-max-needed;
    level2_rt0_wr: level2-rt0-wr {
     cell-index = <3>;
     node-name = "level2-rt0-wr";
     parent-node = <&level3_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_rt0_rd: level2-rt0-rd {
     cell-index = <4>;
     node-name = "level2-rt0-rd";
     parent-node = <&level3_rt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt0_wr: level2-nrt0-wr {
     cell-index = <5>;
     node-name = "level2-nrt0-wr";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt0_rd: level2-nrt0-rd {
     cell-index = <6>;
     node-name = "level2-nrt0-rd";
     parent-node = <&level3_nrt0_rd_wr_sum>;
     traffic-merge-type =
     <1>;
    };

    level2_nrt1_rd: level2-nrt1-rd {
     cell-index = <7>;
     node-name = "level2-nrt1-rd";
     parent-node = <&level3_nrt1_rd_wr_sum>;
     traffic-merge-type =
     <0>;
     bus-width-factor = <4>;
    };
   };

   level1-nodes {
    level-index = <1>;
    camnoc-max-needed;
    level1_rt0_wr0: level1-rt0-wr0 {
     cell-index = <8>;
     node-name = "level1-rt0-wr0";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_wr1: level1-rt0-wr1 {
     cell-index = <9>;
     node-name = "level1-rt0-wr1";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_rd0: level1-rt0-rd0 {
     cell-index = <10>;
     node-name = "level1-rt0-rd0";
     parent-node = <&level2_rt0_rd>;
     traffic-merge-type =
     <0>;
    };

    level1_rt0_wr2: level1-rt0-wr2 {
     cell-index = <11>;
     node-name = "level1-rt0-wr2";
     parent-node = <&level2_rt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_wr0: level1-nrt0-wr0 {
     cell-index = <12>;
     node-name = "level1-nrt0-wr0";
     parent-node = <&level2_nrt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_rd0: level1-nrt0-rd0 {
     cell-index = <13>;
     node-name = "level1-nrt0-rd0";
     parent-node = <&level2_nrt0_rd>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_wr1: level1-nrt0-wr1 {
     cell-index = <14>;
     node-name = "level1-nrt0-wr1";
     parent-node = <&level2_nrt0_wr>;
     traffic-merge-type =
     <0>;
    };

    level1_nrt0_rd2: level1-nrt0-rd2 {
     cell-index = <15>;
     node-name = "level1-nrt0-rd2";
     parent-node = <&level2_nrt0_rd>;
     traffic-merge-type =
     <0>;
    };
   };

   level0-nodes {
    level-index = <0>;
    ife0_ubwc_stats_wr: ife0-ubwc-stats-wr {
     cell-index = <16>;
     node-name = "ife0-ubwc-stats-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 2)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 1)
     (0 + 2)
     (0 + 3)>;
     parent-node = <&level1_rt0_wr0>;
    };

    ife1_ubwc_stats_wr: ife1-ubwc-stats-wr {
     cell-index = <17>;
     node-name = "ife1-ubwc-stats-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 2)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 1)
     (0 + 2)
     (0 + 3)>;
     parent-node = <&level1_rt0_wr0>;
    };

    ife0_linear_pdaf_wr: ife0-linear-pdaf-wr {
     cell-index = <18>;
     node-name = "ife0-linear-pdaf-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 1)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife1_linear_pdaf_wr: ife1-linear-pdaf-wr {
     cell-index = <19>;
     node-name = "ife1-linear-pdaf-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 1)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 0)
     (0 + 8)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife2_rdi_all_wr: ife2-rdi-all-wr {
     cell-index = <20>;
     node-name = "ife2-rdi-all-wr";
     client-name = "ife2";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife3_rdi_all_wr: ife3-rdi-all-wr {
     cell-index = <21>;
     node-name = "ife3-rdi-all-wr";
     client-name = "ife3";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_wr1>;
    };

    ife0_rdi_all_rd: ife0-rdi-all-rd {
     cell-index = <22>;
     node-name = "ife0-rdi-all-rd";
     client-name = "ife0";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_rd0>;
    };

    ife1_rdi_all_rd: ife1-rdi-all-rd {
     cell-index = <23>;
     node-name = "ife1-rdi-all-rd";
     client-name = "ife1";
     traffic-data =
     <(256 + 5)>;
     traffic-transaction-type =
     <0>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 7)>;
     parent-node = <&level1_rt0_rd0>;
    };

    custom0_all_rd: custom0-all-rd {
     cell-index = <24>;
     node-name = "custom0-all-rd";
     client-name = "custom0";
     traffic-data =
     <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_rt0_rd0>;
    };

    ife0_rdi_pixel_raw_wr: ife0-rdi-pixel-raw-wr {
     cell-index = <25>;
     node-name = "ife0-rdi-pixel-raw-wr";
     client-name = "ife0";
     traffic-data =
     <(256 + 4)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 9)>;
     parent-node = <&level1_rt0_wr2>;
    };

    ife1_rdi_pixel_raw_wr: ife1-rdi-pixel-raw-wr {
     cell-index = <26>;
     node-name = "ife1-rdi-pixel-raw-wr";
     client-name = "ife1";
     traffic-data =
     <(256 + 4)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(0 + 4)
     (0 + 5)
     (0 + 6)
     (0 + 9)>;
     parent-node = <&level1_rt0_wr2>;
    };

    custom0_all_wr: custom0-all-wr {
     cell-index = <27>;
     node-name = "custom0-all-wr";
     client-name = "custom0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_rt0_wr2>;
    };

    ipe0_all_wr: ipe0-all-wr {
     cell-index = <28>;
     node-name = "ipe0-all-wr";
     client-name = "ipe0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     constituent-paths =
     <(32 + 2)
     (32 + 3)
     (32 + 4)>;
     parent-node = <&level1_nrt0_wr0>;
    };

    bps0_all_wr: bps0-all-wr {
     cell-index = <29>;
     node-name = "bps0-all-wr";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr0>;
    };

    ipe0_ref_rd: ipe0-ref-rd {
     cell-index = <30>;
     node-name = "ipe0-ref-rd";
     client-name = "ipe0";
     traffic-data =
     <(32 + 1)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd0>;
    };

    bps0_all_rd: bps0-all-rd {
     cell-index = <31>;
     node-name = "bps0-all-rd";
     client-name = "bps0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd0>;
    };

    ipe0_in_rd: ipe0-in-rd {
     cell-index = <32>;
     node-name = "ipe0-in-rd";
     client-name = "ipe0";
     traffic-data =
     <(32 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    jpeg_enc0_all_wr: jpeg-enc0-all-wr {
     cell-index = <33>;
     node-name = "jpeg-enc0-all-wr";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr1>;
    };

    jpeg_dma0_all_wr: jpeg-dma0-all-wr {
     cell-index = <34>;
     node-name = "jpeg-dma0-all-wr";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level1_nrt0_wr1>;
    };

    jpeg_enc0_all_rd: jpeg-enc0-all-rd {
     cell-index = <35>;
     node-name = "jpeg-enc0-all-rd";
     client-name = "jpeg-enc0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd2>;
    };

    jpeg_dma0_all_rd: jpeg-dma0-all-rd {
     cell-index = <36>;
     node-name = "jpeg-dma0-all-rd";
     client-name = "jpeg-dma0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level1_nrt0_rd2>;
    };

    fd0_all_wr: fd0-all-wr {
     cell-index = <37>;
     node-name = "fd0-all-wr";
     client-name = "fd0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <1>;
     parent-node = <&level2_nrt0_wr>;
    };

    fd0_all_rd: fd0-all-rd {
     cell-index = <38>;
     node-name = "fd0-all-rd";
     client-name = "fd0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    cpas_cdm0_all_rd: cpas-cdm0-all-rd {
     cell-index = <39>;
     node-name = "cpas-cdm0-all-rd";
     client-name = "cpas-cdm0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt0_rd>;
    };

    icp0_all_rd: icp0-all-rd {
     cell-index = <40>;
     node-name = "icp0-all-rd";
     client-name = "icp0";
     traffic-data = <(256 + 0)>;
     traffic-transaction-type =
     <0>;
     parent-node = <&level2_nrt1_rd>;
    };
   };
  };
 };

 qcom,cam-cdm-intf {
  compatible = "qcom,cam-cdm-intf";
  cell-index = <0>;
  label = "cam-cdm-intf";
  num-hw-cdm = <3>;
  cdm-client-names = "vfe",
   "jpegdma",
   "jpegenc",
   "fd";
  status = "ok";
 };

 qcom,cpas-cdm0@ac4d000 {
  cell-index = <0>;
  compatible = "qcom,cam170-cpas-cdm0";
  label = "cpas-cdm";
  reg = <0xac4d000 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0x4d000>;
  interrupts = <0 461 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife";
  status = "ok";
 };

 qcom,cpas-cdm1@acb4200 {
  cell-index = <1>;
  compatible = "qcom,cam480-cpas-cdm1";
  label = "cpas-cdm";
  reg = <0xacb4200 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0xb4200>;
  interrupts = <0 456 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife0";
  status = "disabled";
 };

 qcom,cpas-cdm2@acc3200 {
  cell-index = <2>;
  compatible = "qcom,cam480-cpas-cdm2";
  label = "cpas-cdm";
  reg = <0xacc3200 0x1000>;
  reg-names = "cpas-cdm";
  reg-cam-base = <0xc3200>;
  interrupts = <0 287 1>;
  interrupt-names = "cpas-cdm";
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names = "cam_cc_cpas_slow_ahb_clk",
   "cam_cc_cpas_ahb_clk";
  clocks = <&clock_camcc 109>,
   <&clock_camcc 13>;
  clock-rates = <0 0>;
  clock-cntl-level = "svs";
  cdm-client-names = "ife1";
  status = "disabled";
 };

 qcom,cam-isp {
  compatible = "qcom,cam-isp";
  arch-compat = "ife";
  status = "ok";
 };

 cam_csid0: qcom,csid0@acb5200 {
  cell-index = <0>;
  compatible = "qcom,csid480";
  reg-names = "csid";
  reg = <0xacb5200 0x1000>;
  reg-cam-base = <0xb5200>;
  interrupt-names = "csid";
  interrupts = <0 464 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_0_areg",
   "ife_0_ahb",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 48>,
   <&clock_camcc 47>,
   <&clock_camcc 14>,
   <&clock_camcc 46>,
   <&clock_camcc 45>,
   <&clock_camcc 44>,
   <&clock_camcc 42>,
   <&clock_camcc 41>,
   <&clock_camcc 43>;
  clock-rates =
   <400000000 0 400000000 0 350000000 0 100000000 0 0>,
   <400000000 0 400000000 0 475000000 0 200000000 0 0>,
   <400000000 0 400000000 0 576000000 0 300000000 0 0>,
   <400000000 0 400000000 0 720000000 0 400000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe0: qcom,ife0@acb4000 {
  cell-index = <0>;
  compatible = "qcom,vfe480";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacb4000 0xd000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0xb4000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 465 1>;
  regulator-names = "camss", "ife0";
  camss-supply = <&titan_top_gdsc>;
  ife0-supply = <&ife_0_gdsc>;
  clock-names =
   "ife_0_ahb",
   "ife_0_areg",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 41>,
   <&clock_camcc 42>,
   <&clock_camcc 45>,
   <&clock_camcc 44>,
   <&clock_camcc 43>;
  clock-rates =
   <0 100000000 350000000 0 0>,
   <0 200000000 475000000 0 0>,
   <0 300000000 576000000 0 0>,
   <0 400000000 720000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  scl-clk-names = "ife_0_areg";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 49>;
  clock-rates-option = <720000000>;
  ubwc-static-cfg = <0x1026 0x1036>;
  status = "ok";
 };

 cam_csid1: qcom,csid1@acc4200 {
  cell-index = <1>;
  compatible = "qcom,csid480";
  reg-names = "csid";
  reg = <0xacc4200 0x1000>;
  reg-cam-base = <0xc4200>;
  interrupt-names = "csid";
  interrupts = <0 466 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk",
   "ife_1_areg",
   "ife_1_ahb",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 57>,
   <&clock_camcc 56>,
   <&clock_camcc 14>,
   <&clock_camcc 55>,
   <&clock_camcc 54>,
   <&clock_camcc 53>,
   <&clock_camcc 51>,
   <&clock_camcc 50>,
   <&clock_camcc 52>;
  clock-rates =
   <400000000 0 400000000 0 350000000 0 100000000 0 0>,
   <400000000 0 400000000 0 475000000 0 200000000 0 0>,
   <400000000 0 400000000 0 576000000 0 300000000 0 0>,
   <400000000 0 400000000 0 720000000 0 400000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe1: qcom,ife1@acc3000 {
  cell-index = <1>;
  compatible = "qcom,vfe480";
  reg-names = "ife", "cam_camnoc";
  reg = <0xacc3000 0xd000>,
   <0xac42000 0x8000>;
  reg-cam-base = <0xc3000 0x42000>;
  interrupt-names = "ife";
  interrupts = <0 467 1>;
  regulator-names = "camss", "ife1";
  camss-supply = <&titan_top_gdsc>;
  ife1-supply = <&ife_1_gdsc>;
  clock-names =
   "ife_1_ahb",
   "ife_1_areg",
   "ife_clk_src",
   "ife_clk",
   "ife_axi_clk";
  clocks =
   <&clock_camcc 50>,
   <&clock_camcc 51>,
   <&clock_camcc 54>,
   <&clock_camcc 53>,
   <&clock_camcc 52>;
  clock-rates =
   <0 100000000 350000000 0 0>,
   <0 200000000 475000000 0 0>,
   <0 300000000 576000000 0 0>,
   <0 400000000 720000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  scl-clk-names = "ife_1_areg";
  clock-control-debugfs = "true";
  clock-names-option = "ife_dsp_clk";
  clocks-option = <&clock_camcc 58>;
  clock-rates-option = <720000000>;
  ubwc-static-cfg = <0x1026 0x1036>;
  status = "ok";
 };

 cam_csid_lite0: qcom,csid-lite0@acd9200 {
  cell-index = <2>;
  compatible = "qcom,csid-lite480";
  reg-names = "csid-lite";
  reg = <0xacd9200 0x1000>;
  reg-cam-base = <0xd9200>;
  interrupt-names = "csid-lite";
  interrupts = <0 468 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_lite_ahb",
   "ife_clk";
  clocks =
   <&clock_camcc 65>,
   <&clock_camcc 64>,
   <&clock_camcc 14>,
   <&clock_camcc 63>,
   <&clock_camcc 62>,
   <&clock_camcc 59>,
   <&clock_camcc 61>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite0: qcom,ife-lite0@acd9000 {
  cell-index = <2>;
  compatible = "qcom,vfe-lite480";
  reg-names = "ife-lite";
  reg = <0xacd9000 0x2200>;
  reg-cam-base = <0xd9000>;
  interrupt-names = "ife-lite";
  interrupts = <0 469 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_lite_ahb",
   "ife_lite_axi",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 59>,
   <&clock_camcc 60>,
   <&clock_camcc 62>,
   <&clock_camcc 61>;
  clock-rates =
   <0 0 400000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_csid_lite1: qcom,csid-lite1@acdb400 {
  cell-index = <3>;
  compatible = "qcom,csid-lite480";
  reg-names = "csid-lite";
  reg = <0xacdb400 0x1000>;
  reg-cam-base = <0xdb400>;
  interrupt-names = "csid-lite";
  interrupts = <0 359 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_csid_clk_src",
   "ife_lite_ahb",
   "ife_csid_clk",
   "cphy_rx_clk_src",
   "ife_cphy_rx_clk",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 65>,
   <&clock_camcc 14>,
   <&clock_camcc 63>,
   <&clock_camcc 62>,
   <&clock_camcc 59>,
   <&clock_camcc 64>,
   <&clock_camcc 61>;
  clock-rates =
   <400000000 0 0 0 400000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>,
   <400000000 0 0 0 480000000 0 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_csid_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 cam_vfe_lite1: qcom,ife-lite1@acdb200 {
  cell-index = <3>;
  compatible = "qcom,vfe-lite480";
  reg-names = "ife-lite";
  reg = <0xacdb200 0x2200>;
  reg-cam-base = <0xdb200>;
  interrupt-names = "ife-lite";
  interrupts = <0 360 1>;
  regulator-names = "camss";
  camss-supply = <&titan_top_gdsc>;
  clock-names =
   "ife_lite_ahb",
   "ife_lite_axi",
   "ife_clk_src",
   "ife_clk";
  clocks =
   <&clock_camcc 59>,
   <&clock_camcc 60>,
   <&clock_camcc 62>,
   <&clock_camcc 61>;
  clock-rates =
   <0 0 400000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>,
   <0 0 480000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
  src-clock-name = "ife_clk_src";
  clock-control-debugfs = "true";
  status = "ok";
 };

 qcom,cam-icp {
  compatible = "qcom,cam-icp";
  compat-hw-name = "qcom,a5",
   "qcom,ipe0",
   "qcom,bps";
  num-a5 = <1>;
  num-ipe = <1>;
  num-bps = <1>;
  status = "ok";
  icp_pc_en;
  ipe_bps_pc_en;
 };

 cam_a5: qcom,a5@ac00000 {
  cell-index = <0>;
  compatible = "qcom,cam-a5";
  reg = <0xac00000 0x6000>,
   <0xac10000 0x8000>,
   <0xac18000 0x3000>;
  reg-names = "a5_qgic", "a5_sierra", "a5_csr";
  reg-cam-base = <0x00000 0x10000 0x18000>;
  interrupts = <0 463 1>;
  interrupt-names = "a5";
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "soc_fast_ahb",
   "icp_ahb_clk",
   "icp_clk_src",
   "icp_clk";
  src-clock-name = "icp_clk_src";
  clocks =
   <&clock_camcc 33>,
   <&clock_camcc 38>,
   <&clock_camcc 40>,
   <&clock_camcc 39>;

  clock-rates =
   <100000000 0 400000000 0>,
   <200000000 0 480000000 0>,
   <300000000 0 600000000 0>,
   <400000000 0 600000000 0>,
   <400000000 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  fw_name = "CAMERA_ICP.elf";
  ubwc-ipe-fetch-cfg = <0x707b 0x7083>;
  ubwc-ipe-write-cfg = <0x161ef 0x1620f>;
  ubwc-bps-fetch-cfg = <0x707b 0x7083>;
  ubwc-bps-write-cfg = <0x161ef 0x1620f>;
  status = "ok";
 };

 cam_ipe0: qcom,ipe0 {
  cell-index = <0>;
  compatible = "qcom,cam-ipe";
  reg = <0xac9a000 0xc000>;
  reg-names = "ipe0_top";
  reg-cam-base = <0x9a000>;
  regulator-names = "ipe0-vdd";
  ipe0-vdd-supply = <&ipe_0_gdsc>;
  clock-names =
   "ipe_0_ahb_clk",
   "ipe_0_areg_clk",
   "ipe_0_axi_clk",
   "ipe_0_clk_src",
   "ipe_0_clk";
  src-clock-name = "ipe_0_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 66>,
   <&clock_camcc 67>,
   <&clock_camcc 68>,
   <&clock_camcc 70>,
   <&clock_camcc 69>;

  clock-rates =
   <0 0 0 300000000 0>,
   <0 0 0 475000000 0>,
   <0 0 0 525000000 0>,
   <0 0 0 700000000 0>,
   <0 0 0 700000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 cam_bps: qcom,bps {
  cell-index = <0>;
  compatible = "qcom,cam-bps";
  reg = <0xac7a000 0x8000>;
  reg-names = "bps_top";
  reg-cam-base = <0x7a000>;
  regulator-names = "bps-vdd";
  bps-vdd-supply = <&bps_gdsc>;
  clock-names =
   "bps_ahb_clk",
   "bps_areg_clk",
   "bps_axi_clk",
   "bps_clk_src",
   "bps_clk";
  src-clock-name = "bps_clk_src";
  clock-control-debugfs = "true";
  clocks =
   <&clock_camcc 0>,
   <&clock_camcc 1>,
   <&clock_camcc 2>,
   <&clock_camcc 4>,
   <&clock_camcc 3>;

  clock-rates =
   <0 0 0 200000000 0>,
   <0 0 0 400000000 0>,
   <0 0 0 480000000 0>,
   <0 0 0 600000000 0>,
   <0 0 0 600000000 0>;
  clock-cntl-level = "lowsvs", "svs", "svs_l1",
    "nominal", "turbo";
  status = "ok";
 };

 qcom,cam-jpeg {
  compatible = "qcom,cam-jpeg";
  compat-hw-name = "qcom,jpegenc",
   "qcom,jpegdma";
  num-jpeg-enc = <1>;
  num-jpeg-dma = <1>;
  status = "ok";
 };

 cam_jpeg_enc: qcom,jpegenc@ac53000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_enc";
  reg-names = "jpege_hw";
  reg = <0xac53000 0x4000>;
  reg-cam-base = <0x53000>;
  interrupt-names = "jpeg";
  interrupts = <0 474 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegenc_clk_src",
   "jpegenc_clk";
  clocks =
   <&clock_camcc 72>,
   <&clock_camcc 71>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegenc_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 cam_jpeg_dma: qcom,jpegdma@ac57000 {
  cell-index = <0>;
  compatible = "qcom,cam_jpeg_dma";
  reg-names = "jpegdma_hw";
  reg = <0xac57000 0x4000>;
  reg-cam-base = <0x57000>;
  interrupt-names = "jpegdma";
  interrupts = <0 475 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "jpegdma_clk_src",
   "jpegdma_clk";
  clocks =
   <&clock_camcc 72>,
   <&clock_camcc 71>;

  clock-rates = <600000000 0>;
  src-clock-name = "jpegdma_clk_src";
  clock-cntl-level = "nominal";
  status = "ok";
 };

 qcom,cam-fd {
  compatible = "qcom,cam-fd";
  compat-hw-name = "qcom,fd";
  num-fd = <1>;
  status = "ok";
 };

 cam_fd: qcom,fd@ac5f000 {
  cell-index = <0>;
  compatible = "qcom,fd600";
  reg-names = "fd_core", "fd_wrapper";
  reg = <0xac5f000 0x1000>,
   <0xac60000 0x400>;
  reg-cam-base = <0x5f000 0x60000>;
  interrupt-names = "fd";
  interrupts = <0 462 1>;
  regulator-names = "camss-vdd";
  camss-vdd-supply = <&titan_top_gdsc>;
  clock-names =
   "fd_core_clk_src",
   "fd_core_clk",
   "fd_core_uar_clk";
  clocks =
   <&clock_camcc 35>,
   <&clock_camcc 34>,
   <&clock_camcc 36>;
  src-clock-name = "fd_core_clk_src";
  clock-control-debugfs = "true";
  clock-cntl-level = "svs", "svs_l1", "turbo";
  clock-rates =
   <400000000 0 0>,
   <480000000 0 0>,
   <600000000 0 0>;
  status = "ok";
 };
};
# 5194 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-qupv3.dtsi" 1


&soc {

 qupv3_0: qcom,qupv3_0_geni_se@9c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x9c0000 0x2000>;
  qcom,bus-mas-id = <151>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x5a3 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };


 i3c0: i3c-master@980000 {
  compatible = "qcom,geni-i3c";
  reg = <0x980000 0x4000>,
   <0x0EC30000 0x10000>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep", "disable";
  pinctrl-0 = <&qupv3_se0_i3c_active>;
  pinctrl-1 = <&qupv3_se0_i3c_sleep>;
  pinctrl-2 = <&qupv3_se0_i3c_disable>;
  interrupts-extended = <&intc 0 601 4>,
    <&pdc 31 4>,
    <&pdc 30 4>;

  #address-cells = <3>;
  #size-cells = <0>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,ibi-ctrl-id = <0>;
  status = "disabled";
 };


       i3c1: i3c-master@984000 {
  compatible = "qcom,geni-i3c";
  reg = <0x984000 0x4000>,
   <0xEC40000 0x10000>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep", "disable";
  pinctrl-0 = <&qupv3_se1_i3c_active>;
  pinctrl-1 = <&qupv3_se1_i3c_sleep>;
  pinctrl-2 = <&qupv3_se1_i3c_disable>;
  interrupts-extended = <&intc 0 602 4>,
    <&pdc 33 4>,
    <&pdc 32 4>;

  #address-cells = <3>;
  #size-cells = <0>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,ibi-ctrl-id = <1>;
  status = "disabled";
 };


 qupv3_se2_2uart: qcom,qup_uart@988000 {
  compatible = "qcom,msm-geni-console";
  reg = <0x988000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_2uart_active>;
  pinctrl-1 = <&qupv3_se2_2uart_sleep>;
  interrupts = <0 603 4>;
  qcom,wrapper-core = <&qupv3_0>;
  qcom,change-sampling-rate;
  status = "disabled";
 };





 qupv3_se6_4uart: qcom,qup_uart@998000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x998000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se6_default_cts>,
   <&qupv3_se6_default_rtsrx>, <&qupv3_se6_default_tx>;
  pinctrl-1 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
       <&qupv3_se6_tx>;
  pinctrl-2 = <&qupv3_se6_ctsrx>, <&qupv3_se6_rts>,
       <&qupv3_se6_tx>;
  interrupts-extended = <&intc 0 607 4>,
     <&tlmm 19 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
 };


 qupv3_se0_i2c: i2c@980000 {
  compatible = "qcom,i2c-geni";
  reg = <0x980000 0x4000>;
  interrupts = <0 601 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 0 3 64 0>,
   <&gpi_dma0 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_i2c_active>;
  pinctrl-1 = <&qupv3_se0_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se1_i2c: i2c@984000 {
  compatible = "qcom,i2c-geni";
  reg = <0x984000 0x4000>;
  interrupts = <0 602 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 1 3 64 0>,
   <&gpi_dma0 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_i2c_active>;
  pinctrl-1 = <&qupv3_se1_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se2_i2c: i2c@988000 {
  compatible = "qcom,i2c-geni";
  reg = <0x988000 0x4000>;
  interrupts = <0 603 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 2 3 64 0>,
   <&gpi_dma0 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_i2c_active>;
  pinctrl-1 = <&qupv3_se2_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se3_i2c: i2c@98c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x98c000 0x4000>;
  interrupts = <0 604 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 3 3 64 0>,
   <&gpi_dma0 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_i2c_active>;
  pinctrl-1 = <&qupv3_se3_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se4_i2c: i2c@990000 {
  compatible = "qcom,i2c-geni";
  reg = <0x990000 0x4000>;
  interrupts = <0 605 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 4 3 64 0>,
   <&gpi_dma0 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_i2c_active>;
  pinctrl-1 = <&qupv3_se4_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se5_i2c: i2c@994000 {
  compatible = "qcom,i2c-geni";
  reg = <0x994000 0x4000>;
  interrupts = <0 606 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 5 3 64 0>,
   <&gpi_dma0 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_i2c_active>;
  pinctrl-1 = <&qupv3_se5_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se6_i2c: i2c@998000 {
  compatible = "qcom,i2c-geni";
  reg = <0x998000 0x4000>;
  interrupts = <0 607 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 6 3 64 0>,
   <&gpi_dma0 1 6 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_i2c_active>;
  pinctrl-1 = <&qupv3_se6_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };

 qupv3_se7_i2c: i2c@99c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x99c000 0x4000>;
  interrupts = <0 608 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  dmas = <&gpi_dma0 0 7 3 64 0>,
   <&gpi_dma0 1 7 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_i2c_active>;
  pinctrl-1 = <&qupv3_se7_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_0>;
  status = "disabled";
 };


 qupv3_se0_spi: spi@980000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x980000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 88>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se0_spi_active>;
  pinctrl-1 = <&qupv3_se0_spi_sleep>;
  interrupts = <0 601 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 0 1 64 0>,
   <&gpi_dma0 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se1_spi: spi@984000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x984000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 90>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se1_spi_active>;
  pinctrl-1 = <&qupv3_se1_spi_sleep>;
  interrupts = <0 602 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 1 1 64 0>,
   <&gpi_dma0 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se2_spi: spi@988000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x988000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 92>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se2_spi_active>;
  pinctrl-1 = <&qupv3_se2_spi_sleep>;
  interrupts = <0 603 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 2 1 64 0>,
   <&gpi_dma0 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se3_spi: spi@98c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x98c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 94>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se3_spi_active>;
  pinctrl-1 = <&qupv3_se3_spi_sleep>;
  interrupts = <0 604 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 3 1 64 0>,
   <&gpi_dma0 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se4_spi: spi@990000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x990000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 96>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se4_spi_active>;
  pinctrl-1 = <&qupv3_se4_spi_sleep>;
  interrupts = <0 605 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 4 1 64 0>,
   <&gpi_dma0 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se5_spi: spi@994000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x994000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 98>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se5_spi_active>;
  pinctrl-1 = <&qupv3_se5_spi_sleep>;
  interrupts = <0 606 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 5 1 64 0>,
   <&gpi_dma0 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se6_spi: spi@998000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x998000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 100>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se6_spi_active>;
  pinctrl-1 = <&qupv3_se6_spi_sleep>;
  interrupts = <0 607 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 6 1 64 0>,
   <&gpi_dma0 1 6 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se7_spi: spi@99c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x99c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 102>,
   <&clock_gcc 132>,
   <&clock_gcc 133>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se7_spi_active>;
  pinctrl-1 = <&qupv3_se7_spi_sleep>;
  interrupts = <0 608 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_0>;
  dmas = <&gpi_dma0 0 7 1 64 0>,
   <&gpi_dma0 1 7 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };
# 461 "arch/arm64/boot/dts/vendor/qcom/kona-qupv3.dtsi"
 qupv3_1: qcom,qupv3_1_geni_se@ac0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0xac0000 0x2000>;
  qcom,bus-mas-id = <152>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x43 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };


 qupv3_se12_2uart: qcom,qup_uart@a90000 {
  compatible = "qcom,msm-geni-console";
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep", "init";
  pinctrl-0 = <&qupv3_se12_2uart_active>;
  pinctrl-1 = <&qupv3_se12_2uart_sleep>;
  pinctrl-2 = <&qupv3_se12_2uart_init>;
  interrupts = <0 357 4>;
  qcom,wrapper-core = <&qupv3_1>;
  qcom,change-sampling-rate;
  status = "disabled";
 };
 qupv3_se13_4uart: qcom,qup_uart@a94000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "active", "sleep";
  pinctrl-0 = <&qupv3_se13_default_cts>,
   <&qupv3_se13_default_rtsrx>, <&qupv3_se13_default_tx>;
  pinctrl-1 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
       <&qupv3_se13_tx>;
  pinctrl-2 = <&qupv3_se13_ctsrx>, <&qupv3_se13_rts>,
       <&qupv3_se13_tx>;
  interrupts-extended = <&intc 0 358 4>,
     <&tlmm 39 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_1>;
 };


 qupv3_se8_i2c: i2c@a80000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa80000 0x4000>;
  interrupts = <0 353 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 0 3 64 0>,
   <&gpi_dma1 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_i2c_active>;
  pinctrl-1 = <&qupv3_se8_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se9_i2c: i2c@a84000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa84000 0x4000>;
  interrupts = <0 354 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 108>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 1 3 64 0>,
   <&gpi_dma1 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_i2c_active>;
  pinctrl-1 = <&qupv3_se9_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se10_i2c: i2c@a88000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa88000 0x4000>;
  interrupts = <0 355 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 110>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 2 3 64 0>,
   <&gpi_dma1 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_i2c_active>;
  pinctrl-1 = <&qupv3_se10_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se11_i2c: i2c@a8c000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa8c000 0x4000>;
  interrupts = <0 356 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 112>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 3 3 64 0>,
   <&gpi_dma1 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_i2c_active>;
  pinctrl-1 = <&qupv3_se11_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se12_i2c: i2c@a90000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa90000 0x4000>;
  interrupts = <0 357 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 4 3 64 0>,
   <&gpi_dma1 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_i2c_active>;
  pinctrl-1 = <&qupv3_se12_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };

 qupv3_se13_i2c: i2c@a94000 {
  compatible = "qcom,i2c-geni";
  reg = <0xa94000 0x4000>;
  interrupts = <0 358 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  dmas = <&gpi_dma1 0 5 3 64 0>,
   <&gpi_dma1 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_i2c_active>;
  pinctrl-1 = <&qupv3_se13_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_1>;
  status = "disabled";
 };


 qupv3_se8_spi: spi@a80000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa80000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 106>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se8_spi_active>;
  pinctrl-1 = <&qupv3_se8_spi_active>;
  interrupts = <0 353 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 0 1 64 0>,
   <&gpi_dma1 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se9_spi: spi@a84000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa84000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 108>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se9_spi_active>;
  pinctrl-1 = <&qupv3_se9_spi_sleep>;
  interrupts = <0 354 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 1 1 64 0>,
   <&gpi_dma1 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se10_spi: spi@a88000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa88000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 110>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se10_spi_active>;
  pinctrl-1 = <&qupv3_se10_spi_sleep>;
  interrupts = <0 355 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 2 1 64 0>,
   <&gpi_dma1 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se11_spi: spi@a8c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa8c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 112>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se11_spi_active>;
  pinctrl-1 = <&qupv3_se11_spi_sleep>;
  interrupts = <0 356 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 3 1 64 0>,
   <&gpi_dma1 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se12_spi: spi@a90000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa90000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 114>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se12_spi_active>;
  pinctrl-1 = <&qupv3_se12_spi_sleep>;
  interrupts = <0 357 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 4 1 64 0>,
   <&gpi_dma1 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se13_spi: spi@a94000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0xa94000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 116>,
   <&clock_gcc 134>,
   <&clock_gcc 135>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se13_spi_active>;
  pinctrl-1 = <&qupv3_se13_spi_sleep>;
  interrupts = <0 358 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_1>;
  dmas = <&gpi_dma1 0 5 1 64 0>,
   <&gpi_dma1 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };


 qupv3_2: qcom,qupv3_2_geni_se@8c0000 {
  compatible = "qcom,qupv3-geni-se";
  reg = <0x8c0000 0x2000>;
  qcom,bus-mas-id = <153>;
  qcom,bus-slv-id = <512>;
  iommus = <&apps_smmu 0x63 0x0>;
  qcom,iommu-dma-addr-pool = <0x40000000 0xc0000000>;
  qcom,iommu-dma = "fastmap";
 };




 qupv3_se17_4uart: qcom,qup_uart@88c000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
    <&clock_gcc 136>,
    <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_ctsrx>, <&qupv3_se17_rts>,
       <&qupv3_se17_tx>;
  pinctrl-1 = <&qupv3_se17_ctsrx>, <&qupv3_se17_rts>,
       <&qupv3_se17_tx>;
  interrupts-extended = <&intc 0 585 4>,
     <&tlmm 55 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_2>;
 };




 qupv3_se18_2uart: qcom,qup_uart@890000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
    <&clock_gcc 136>,
    <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_rx>, <&qupv3_se18_tx>;
  pinctrl-1 = <&qupv3_se18_rx>, <&qupv3_se18_tx>;
  interrupts-extended = <&intc 0 586 4>,
      <&tlmm 59 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_2>;
 };


 qupv3_se14_i2c: i2c@880000 {
  compatible = "qcom,i2c-geni";
  reg = <0x880000 0x4000>;
  interrupts = <0 373 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 120>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 0 3 64 0>,
   <&gpi_dma2 1 0 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_i2c_active>;
  pinctrl-1 = <&qupv3_se14_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se15_i2c: i2c@884000 {
  compatible = "qcom,i2c-geni";
  reg = <0x884000 0x4000>;
  interrupts = <0 583 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 122>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 1 3 64 0>,
   <&gpi_dma2 1 1 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_i2c_active>;
  pinctrl-1 = <&qupv3_se15_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "ok";
 };

 qupv3_se16_i2c: i2c@888000 {
  compatible = "qcom,i2c-geni";
  reg = <0x888000 0x4000>;
  interrupts = <0 584 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 124>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 2 3 64 0>,
   <&gpi_dma2 1 2 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_i2c_active>;
  pinctrl-1 = <&qupv3_se16_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se17_i2c: i2c@88c000 {
  compatible = "qcom,i2c-geni";
  reg = <0x88c000 0x4000>;
  interrupts = <0 585 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 3 3 64 0>,
   <&gpi_dma2 1 3 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_i2c_active>;
  pinctrl-1 = <&qupv3_se17_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se18_i2c: i2c@890000 {
  compatible = "qcom,i2c-geni";
  reg = <0x890000 0x4000>;
  interrupts = <0 586 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 4 3 64 0>,
   <&gpi_dma2 1 4 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_i2c_active>;
  pinctrl-1 = <&qupv3_se18_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };

 qupv3_se19_i2c: i2c@894000 {
  compatible = "qcom,i2c-geni";
  reg = <0x894000 0x4000>;
  interrupts = <0 587 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 130>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  dmas = <&gpi_dma2 0 5 3 64 0>,
   <&gpi_dma2 1 5 3 64 0>;
  dma-names = "tx", "rx";
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_i2c_active>;
  pinctrl-1 = <&qupv3_se19_i2c_sleep>;
  qcom,wrapper-core = <&qupv3_2>;
  status = "disabled";
 };


 qupv3_se14_spi: spi@880000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x880000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 120>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se14_spi_active>;
  pinctrl-1 = <&qupv3_se14_spi_sleep>;
  interrupts = <0 373 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 0 1 64 0>,
   <&gpi_dma2 1 0 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se15_spi: spi@884000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x884000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 122>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se15_spi_active>;
  pinctrl-1 = <&qupv3_se15_spi_sleep>;
  interrupts = <0 583 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 1 1 64 0>,
   <&gpi_dma2 1 1 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se16_spi: spi@888000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x888000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 124>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se16_spi_active>;
  pinctrl-1 = <&qupv3_se16_spi_sleep>;
  interrupts = <0 584 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 2 1 64 0>,
   <&gpi_dma2 1 2 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se17_spi: spi@88c000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x88c000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 126>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se17_spi_active>;
  pinctrl-1 = <&qupv3_se17_spi_sleep>;
  interrupts = <0 585 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 3 1 64 0>,
   <&gpi_dma2 1 3 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se18_spi: spi@890000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x890000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 128>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se18_spi_active>;
  pinctrl-1 = <&qupv3_se18_spi_sleep>;
  interrupts = <0 586 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 4 1 64 0>,
   <&gpi_dma2 1 4 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };

 qupv3_se19_spi: spi@894000 {
  compatible = "qcom,spi-geni";
  #address-cells = <1>;
  #size-cells = <0>;
  reg = <0x894000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
  clocks = <&clock_gcc 130>,
   <&clock_gcc 136>,
   <&clock_gcc 137>;
  pinctrl-names = "default", "sleep";
  pinctrl-0 = <&qupv3_se19_spi_active>;
  pinctrl-1 = <&qupv3_se19_spi_sleep>;
  interrupts = <0 587 4>;
  spi-max-frequency = <50000000>;
  qcom,wrapper-core = <&qupv3_2>;
  dmas = <&gpi_dma2 0 5 1 64 0>,
   <&gpi_dma2 1 5 1 64 0>;
  dma-names = "tx", "rx";
  status = "disabled";
 };
 qupv3_se5_4uart: qcom,qup_uart@994000 {
  compatible = "qcom,msm-geni-serial-hs";
  reg = <0x994000 0x4000>;
  reg-names = "se_phys";
  clock-names = "se-clk", "m-ahb", "s-ahb";
   clocks = <&clock_gcc 98>,
  <&clock_gcc 132>,
  <&clock_gcc 133>;
  pinctrl-names = "default", "active", "sleep";
   pinctrl-0 = <&qupv3_se5_default_cts>,
  <&qupv3_se5_default_rtsrx>, <&qupv3_se5_default_tx>;
   pinctrl-1 = <&qupv3_se5_ctsrx>, <&qupv3_se5_rts>,
  <&qupv3_se5_tx>;
   pinctrl-2 = <&qupv3_se5_ctsrx>, <&qupv3_se5_rts>,
  <&qupv3_se5_tx>;
   interrupts-extended = <&intc 0 606 4>,
  <&tlmm 15 0>;
  status = "disabled";
  qcom,wakeup-byte = <0xFD>;
  qcom,wrapper-core = <&qupv3_0>;
 };

};
# 5195 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,audio-ext-clk.h" 1
# 2 "arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/msm-audio-lpass.dtsi" 1
&soc {
 pcm0: qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 routing: qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };

 compr: qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 pcm1: qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 pcm2: qcom,msm-ultra-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <2>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 pcm_noirq: qcom,msm-pcm-dsp-noirq {
  compatible = "qcom,msm-pcm-dsp-noirq";
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "ultra";
 };

 trans_loopback: qcom,msm-transcode-loopback {
  compatible = "qcom,msm-transcode-loopback";
 };

 compress: qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 voip: qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 voice: qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
  qcom,destroy-cvd;
 };

 stub_codec: qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 afe: qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 dai_hdmi: qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 dai_dp: qcom,msm-dai-q6-dp {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <0>;
 };

 dai_dp1: qcom,msm-dai-q6-dp1 {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <1>;
 };

 loopback: qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 loopback1: qcom,msm-pcm-loopback-low-latency {
  compatible = "qcom,msm-pcm-loopback";
  qcom,msm-pcm-loopback-low-latency;
 };

 pcm_dtmf: qcom,msm-pcm-dtmf {
  compatible = "qcom,msm-pcm-dtmf";
 };

 msm_dai_mi2s: qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  dai_mi2s0: qcom,msm-dai-q6-mi2s-prim {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s1: qcom,msm-dai-q6-mi2s-sec {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <1>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s2: qcom,msm-dai-q6-mi2s-tert {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <2>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s3: qcom,msm-dai-q6-mi2s-quat {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <3>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s4: qcom,msm-dai-q6-mi2s-quin {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <4>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };

  dai_mi2s5: qcom,msm-dai-q6-mi2s-senary {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <5>;
   qcom,msm-mi2s-rx-lines = <1>;
   qcom,msm-mi2s-tx-lines = <2>;
  };
 };

 msm_dai_cdc_dma: qcom,msm-dai-cdc-dma {
  compatible = "qcom,msm-dai-cdc-dma";
  wsa_cdc_dma_0_rx: qcom,msm-dai-wsa-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45056>;
  };

  wsa_cdc_dma_0_tx: qcom,msm-dai-wsa-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45057>;
  };

  wsa_cdc_dma_1_rx: qcom,msm-dai-wsa-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45058>;
  };

  wsa_cdc_dma_1_tx: qcom,msm-dai-wsa-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45059>;
  };

  wsa_cdc_dma_2_tx: qcom,msm-dai-wsa-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45061>;
  };

  va_cdc_dma_0_tx: qcom,msm-dai-va-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45089>;
  };

  va_cdc_dma_1_tx: qcom,msm-dai-va-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45091>;
  };

  va_cdc_dma_2_tx: qcom,msm-dai-va-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45093>;
  };

  rx_cdc_dma_0_rx: qcom,msm-dai-rx-cdc-dma-0-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45104>;
  };

  rx_cdc_dma_1_rx: qcom,msm-dai-rx-cdc-dma-1-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45106>;
  };

  rx_cdc_dma_2_rx: qcom,msm-dai-rx-cdc-dma-2-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45108>;
  };

  rx_cdc_dma_3_rx: qcom,msm-dai-rx-cdc-dma-3-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45110>;
  };

  rx_cdc_dma_4_rx: qcom,msm-dai-rx-cdc-dma-4-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45112>;
  };

  rx_cdc_dma_5_rx: qcom,msm-dai-rx-cdc-dma-5-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45114>;
  };

  rx_cdc_dma_6_rx: qcom,msm-dai-rx-cdc-dma-6-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45116>;
  };

  rx_cdc_dma_7_rx: qcom,msm-dai-rx-cdc-dma-7-rx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45118>;
  };

  tx_cdc_dma_0_tx: qcom,msm-dai-tx-cdc-dma-0-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45105>;
  };

  tx_cdc_dma_1_tx: qcom,msm-dai-tx-cdc-dma-1-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45107>;
  };

  tx_cdc_dma_2_tx: qcom,msm-dai-tx-cdc-dma-2-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45109>;
  };

  tx_cdc_dma_3_tx: qcom,msm-dai-tx-cdc-dma-3-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45111>;
  };

  tx_cdc_dma_4_tx: qcom,msm-dai-tx-cdc-dma-4-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45113>;
  };

  tx_cdc_dma_5_tx: qcom,msm-dai-tx-cdc-dma-5-tx {
   compatible = "qcom,msm-dai-cdc-dma-dev";
   qcom,msm-dai-cdc-dma-dev-id = <45115>;
  };
 };

 lsm: qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  sb_0_rx: qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  sb_0_tx: qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  sb_1_rx: qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  sb_1_tx: qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  sb_2_rx: qcom,msm-dai-q6-sb-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16388>;
  };

  sb_2_tx: qcom,msm-dai-q6-sb-2-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16389>;
  };

  sb_3_rx: qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  sb_3_tx: qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  sb_4_rx: qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  sb_4_tx: qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  sb_5_tx: qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  sb_5_rx: qcom,msm-dai-q6-sb-5-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16394>;
  };

  sb_6_rx: qcom,msm-dai-q6-sb-6-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16396>;
  };

  sb_7_rx: qcom,msm-dai-q6-sb-7-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16398>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_7_tx: qcom,msm-dai-q6-sb-7-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16399>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  sb_8_rx: qcom,msm-dai-q6-sb-8-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16400>;
  };

  sb_8_tx: qcom,msm-dai-q6-sb-8-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16401>;
   qcom,msm-dai-q6-slim-dev-id = <0>;
  };

  bt_sco_rx: qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  bt_sco_tx: qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  int_fm_rx: qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  int_fm_tx: qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  afe_pcm_rx: qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  afe_pcm_tx: qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  afe_proxy_rx: qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  afe_proxy_tx: qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

  incall_record_rx: qcom,msm-dai-q6-incall-record-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32771>;
  };

  incall_record_tx: qcom,msm-dai-q6-incall-record-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32772>;
  };

  incall_music_rx: qcom,msm-dai-q6-incall-music-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32773>;
  };

  incall_music_2_rx: qcom,msm-dai-q6-incall-music-2-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <32770>;
  };

  proxy_rx: qcom,msm-dai-q6-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8194>;
  };

  proxy_tx: qcom,msm-dai-q6-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <8195>;
  };

  usb_audio_rx: qcom,msm-dai-q6-usb-audio-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28672>;
  };

  usb_audio_tx: qcom,msm-dai-q6-usb-audio-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <28673>;
  };
 };

 hostless: qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 audio_apr: qcom,msm-audio-apr {
  compatible = "qcom,msm-audio-apr";
  qcom,subsys-name = "apr_adsp";

  msm_audio_ion: qcom,msm-audio-ion {
   compatible = "qcom,msm-audio-ion";
   qcom,smmu-version = <2>;
   qcom,smmu-enabled;
   iommus = <&apps_smmu 0x1801 0x0>;
   qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
  };
 };

 dai_pri_auxpcm: qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sec_auxpcm: qcom,msm-sec-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "secondary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_tert_auxpcm: qcom,msm-tert-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "tertiary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quat_auxpcm: qcom,msm-quat-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quaternary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_quin_auxpcm: qcom,msm-quin-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "quinary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 dai_sen_auxpcm: qcom,msm-sen-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "senary";
  qcom,msm-cpudai-afe-clk-ver = <2>;
 };

 hdmi_dba: qcom,msm-hdmi-dba-codec-rx {
  compatible = "qcom,msm-hdmi-dba-codec-rx";
  qcom,dba-bridge-chip = "adv7533";
 };

 adsp_loader: qcom,msm-adsp-loader {
  status = "ok";
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 tdm_pri_rx: qcom,msm-dai-tdm-pri-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37120>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36864>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_rx_0: qcom,msm-dai-q6-tdm-pri-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36864>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_pri_tx: qcom,msm-dai-tdm-pri-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37121>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36865>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_pri_tdm_tx_0: qcom,msm-dai-q6-tdm-pri-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36865>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_rx: qcom,msm-dai-tdm-sec-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37136>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36880>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_rx_0: qcom,msm-dai-q6-tdm-sec-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36880>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sec_tx: qcom,msm-dai-tdm-sec-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37137>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36881>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sec_tdm_tx_0: qcom,msm-dai-q6-tdm-sec-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36881>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_rx: qcom,msm-dai-tdm-tert-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37152>;
  qcom,msm-cpudai-tdm-group-num-ports = <2>;
  qcom,msm-cpudai-tdm-group-port-id = <36896 36898>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <0>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_rx_0: qcom,msm-dai-q6-tdm-tert-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36896>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
        dai_tert_tdm_rx_1: qcom,msm-dai-q6-tdm-tert-rx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36898>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_tert_tx: qcom,msm-dai-tdm-tert-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37153>;
  qcom,msm-cpudai-tdm-group-num-ports = <2>;
  qcom,msm-cpudai-tdm-group-port-id = <36897 36899>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <0>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_tert_tdm_tx_0: qcom,msm-dai-q6-tdm-tert-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36897 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
  dai_tert_tdm_tx_1: qcom,msm-dai-q6-tdm-tert-tx-1 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36899 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_rx: qcom,msm-dai-tdm-quat-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37168>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36912>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_rx_0: qcom,msm-dai-q6-tdm-quat-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36912>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quat_tx: qcom,msm-dai-tdm-quat-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37169>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36913 >;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quat_tdm_tx_0: qcom,msm-dai-q6-tdm-quat-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36913 >;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_rx: qcom,msm-dai-tdm-quin-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37184>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36928>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_rx_0: qcom,msm-dai-q6-tdm-quin-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36928>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_quin_tx: qcom,msm-dai-tdm-quin-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37185>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36929>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_quin_tdm_tx_0: qcom,msm-dai-q6-tdm-quin-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36929>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_rx: qcom,msm-dai-tdm-sen-rx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37200>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36944>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_rx_0: qcom,msm-dai-q6-tdm-sen-rx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36944>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 tdm_sen_tx: qcom,msm-dai-tdm-sen-tx {
  compatible = "qcom,msm-dai-tdm";
  qcom,msm-cpudai-tdm-group-id = <37201>;
  qcom,msm-cpudai-tdm-group-num-ports = <1>;
  qcom,msm-cpudai-tdm-group-port-id = <36945>;
  qcom,msm-cpudai-tdm-clk-rate = <1536000>;
  qcom,msm-cpudai-tdm-clk-internal = <1>;
  qcom,msm-cpudai-tdm-sync-mode = <1>;
  qcom,msm-cpudai-tdm-sync-src = <1>;
  qcom,msm-cpudai-tdm-data-out = <0>;
  qcom,msm-cpudai-tdm-invert-sync = <1>;
  qcom,msm-cpudai-tdm-data-delay = <1>;
  dai_sen_tdm_tx_0: qcom,msm-dai-q6-tdm-sen-tx-0 {
   compatible = "qcom,msm-dai-q6-tdm";
   qcom,msm-cpudai-tdm-dev-id = <36945>;
   qcom,msm-cpudai-tdm-data-align = <0>;
  };
 };

 dai_pri_spdif_rx: qcom,msm-dai-q6-spdif-pri-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20480>;
 };

 dai_pri_spdif_tx: qcom,msm-dai-q6-spdif-pri-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20481>;
 };

 dai_sec_spdif_rx: qcom,msm-dai-q6-spdif-sec-rx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20482>;
 };

 dai_sec_spdif_tx: qcom,msm-dai-q6-spdif-sec-tx {
  compatible = "qcom,msm-dai-q6-spdif";
  qcom,msm-dai-q6-dev-id = <20483>;
 };

 afe_loopback_tx: qcom,msm-dai-q6-afe-loopback-tx {
  compatible = "qcom,msm-dai-q6-dev";
  qcom,msm-dai-q6-dev-id = <24577>;
 };
};
# 3 "arch/arm64/boot/dts/vendor/qcom/kona-audio.dtsi" 2

&msm_audio_ion {
 iommus = <&apps_smmu 0x1801 0x0>;
 qcom,smmu-sid-mask = /bits/ 64 <0xf>;
};

&soc {
 qcom,avtimer@39f0000 {
  compatible = "qcom,avtimer";
  reg = <0x039f000c 0x4>,
        <0x039f0010 0x4>;
  reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
  qcom,clk-div = <192>;
  qcom,clk-mult = <10>;
 };
};

&audio_apr {
 q6core: qcom,q6core-audio {
  compatible = "qcom,q6core-audio";

  lpass_core_hw_vote: vote_lpass_core_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <9>;
   #clock-cells = <1>;
  };

  lpass_audio_hw_vote: vote_lpass_audio_hw {
   compatible = "qcom,audio-ref-clk";
   qcom,codec-ext-clk-src = <11>;
   #clock-cells = <1>;
  };

  bolero: bolero-cdc {
   compatible = "qcom,bolero-codec";
   clock-names = "lpass_core_hw_vote",
     "lpass_audio_hw_vote";
   clocks = <&lpass_core_hw_vote 0>,
     <&lpass_audio_hw_vote 0>;
   bolero-clk-rsc-mngr {
    compatible = "qcom,bolero-clk-rsc-mngr";
   };

   tx_macro: tx-macro@3220000 {
    swr2: tx_swr_master {
    };
   };

   rx_macro: rx-macro@3200000 {
    swr1: rx_swr_master {
    };
   };

   wsa_macro: wsa-macro@3240000 {
    swr0: wsa_swr_master {
    };
   };
  };
 };

 voice_mhi_audio: qcom,voice-mhi-audio {
  compatible = "qcom,voice-mhi-audio";
  memory-region = <&mailbox_mem>;
  voice_mhi_voting;
 };
};

&q6core {
 kona_snd: sound {
  compatible = "qcom,kona-asoc-snd";
  qcom,mi2s-audio-intf = <1>;
  qcom,auxpcm-audio-intf = <1>;
  qcom,tdm-audio-intf = <1>;
  qcom,wcn-bt = <0>;
  qcom,ext-disp-audio-rx = <0>;
  qcom,afe-rxtx-lb = <0>;

  clock-names = "lpass_audio_hw_vote";
  clocks = <&lpass_audio_hw_vote 0>;

  asoc-platform = <&pcm0>, <&pcm1>, <&pcm2>, <&voip>, <&voice>,
    <&loopback>, <&compress>, <&hostless>,
    <&afe>, <&lsm>, <&routing>, <&compr>,
    <&pcm_noirq>;
  asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1",
    "msm-pcm-dsp.2", "msm-voip-dsp",
    "msm-pcm-voice", "msm-pcm-loopback",
    "msm-compress-dsp", "msm-pcm-hostless",
    "msm-pcm-afe", "msm-lsm-client",
    "msm-pcm-routing", "msm-compr-dsp",
    "msm-pcm-dsp-noirq";
  asoc-cpu = <&dai_dp>, <&dai_dp1>,
    <&dai_mi2s0>, <&dai_mi2s1>,
    <&dai_mi2s2>, <&dai_mi2s3>,
    <&dai_mi2s4>, <&dai_mi2s5>, <&dai_pri_auxpcm>,
    <&dai_sec_auxpcm>, <&dai_tert_auxpcm>,
    <&dai_quat_auxpcm>, <&dai_quin_auxpcm>,
    <&dai_sen_auxpcm>,
    <&afe_pcm_rx>, <&afe_pcm_tx>, <&afe_proxy_rx>,
    <&afe_proxy_tx>, <&incall_record_rx>,
    <&incall_record_tx>, <&incall_music_rx>,
    <&incall_music_2_rx>,
    <&proxy_rx>, <&proxy_tx>,
    <&usb_audio_rx>, <&usb_audio_tx>,
    <&sb_7_rx>, <&sb_7_tx>,
    <&dai_pri_tdm_rx_0>, <&dai_pri_tdm_tx_0>,
    <&dai_sec_tdm_rx_0>, <&dai_sec_tdm_tx_0>,
    <&dai_tert_tdm_rx_0>, <&dai_tert_tdm_tx_0>,
                <&dai_tert_tdm_rx_1>, <&dai_tert_tdm_tx_1>,
    <&dai_quat_tdm_rx_0>, <&dai_quat_tdm_tx_0>,
    <&dai_quin_tdm_rx_0>, <&dai_quin_tdm_tx_0>,
    <&dai_sen_tdm_rx_0>, <&dai_sen_tdm_tx_0>,
    <&wsa_cdc_dma_0_rx>, <&wsa_cdc_dma_0_tx>,
    <&wsa_cdc_dma_1_rx>, <&wsa_cdc_dma_1_tx>,
    <&wsa_cdc_dma_2_tx>,
    <&va_cdc_dma_0_tx>, <&va_cdc_dma_1_tx>,
    <&va_cdc_dma_2_tx>,
    <&rx_cdc_dma_0_rx>, <&tx_cdc_dma_0_tx>,
    <&rx_cdc_dma_1_rx>, <&tx_cdc_dma_1_tx>,
    <&rx_cdc_dma_2_rx>, <&tx_cdc_dma_2_tx>,
    <&rx_cdc_dma_3_rx>, <&tx_cdc_dma_3_tx>,
    <&rx_cdc_dma_4_rx>, <&tx_cdc_dma_4_tx>,
    <&rx_cdc_dma_5_rx>, <&tx_cdc_dma_5_tx>,
    <&rx_cdc_dma_6_rx>, <&rx_cdc_dma_7_rx>,
    <&afe_loopback_tx>;
  asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1",
    "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1",
    "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3",
    "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5",
    "msm-dai-q6-auxpcm.1",
    "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3",
    "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5",
    "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224",
    "msm-dai-q6-dev.225", "msm-dai-q6-dev.241",
    "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771",
    "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773",
    "msm-dai-q6-dev.32770",
    "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195",
    "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673",
    "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399",
    "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865",
    "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881",
    "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897",
                "msm-dai-q6-tdm.36898", "msm-dai-q6-tdm.36899",
    "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913",
    "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929",
    "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945",
    "msm-dai-cdc-dma-dev.45056",
    "msm-dai-cdc-dma-dev.45057",
    "msm-dai-cdc-dma-dev.45058",
    "msm-dai-cdc-dma-dev.45059",
    "msm-dai-cdc-dma-dev.45061",
    "msm-dai-cdc-dma-dev.45089",
    "msm-dai-cdc-dma-dev.45091",
    "msm-dai-cdc-dma-dev.45093",
    "msm-dai-cdc-dma-dev.45104",
    "msm-dai-cdc-dma-dev.45105",
    "msm-dai-cdc-dma-dev.45106",
    "msm-dai-cdc-dma-dev.45107",
    "msm-dai-cdc-dma-dev.45108",
    "msm-dai-cdc-dma-dev.45109",
    "msm-dai-cdc-dma-dev.45110",
    "msm-dai-cdc-dma-dev.45111",
    "msm-dai-cdc-dma-dev.45112",
    "msm-dai-cdc-dma-dev.45113",
    "msm-dai-cdc-dma-dev.45114",
    "msm-dai-cdc-dma-dev.45115",
    "msm-dai-cdc-dma-dev.45116",
    "msm-dai-cdc-dma-dev.45118",
    "msm-dai-q6-dev.24577";
  fsa4480-i2c-handle = <&fsa4480>;
 };
};

&qupv3_se15_i2c {
 status = "ok";
 fsa4480: fsa4480@42 {
  compatible = "qcom,fsa4480-i2c";
  reg = <0x42>;
 };
};
# 5196 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 1
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 2 "arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/qmi_thermal.h" 1
# 3 "arch/arm64/boot/dts/vendor/qcom/kona-thermal.dtsi" 2

&cpufreq_hw {
 qcom,cpu-isolation {
  compatible = "qcom,cpu-isolate";
  cpu0_isolate: cpu0-isolate {
   qcom,cpu = <&CPU0>;
   #cooling-cells = <2>;
  };

  cpu1_isolate: cpu1-isolate {
   qcom,cpu = <&CPU1>;
   #cooling-cells = <2>;
  };

  cpu2_isolate: cpu2-isolate {
   qcom,cpu = <&CPU2>;
   #cooling-cells = <2>;
  };

  cpu3_isolate: cpu3-isolate {
   qcom,cpu = <&CPU3>;
   #cooling-cells = <2>;
  };

  cpu4_isolate: cpu4-isolate {
   qcom,cpu = <&CPU4>;
   #cooling-cells = <2>;
  };

  cpu5_isolate: cpu5-isolate {
   qcom,cpu = <&CPU5>;
   #cooling-cells = <2>;
  };

  cpu6_isolate: cpu6-isolate {
   qcom,cpu = <&CPU6>;
   #cooling-cells = <2>;
  };

  cpu7_isolate: cpu7-isolate {
   qcom,cpu = <&CPU7>;
   #cooling-cells = <2>;
  };
 };

 qcom,limits-dcvs {
  compatible = "qcom,msm-hw-limits";
  isens_vref_0p8-supply = <&pm8150_l5_ao>;
  isens-vref-0p8-settings = <880000 880000 20000>;
  isens_vref_1p8-supply = <&pm8150_l12_ao>;
  isens-vref-1p8-settings = <1800000 1800000 20000>;
 };
};

&soc {
 qmi-tmd-devices {
  compatible = "qcom,qmi-cooling-devices";

  modem {
   qcom,instance-id = <0x64>;

   modem_pa: modem_pa {
    qcom,qmi-dev-name = "pa";
    #cooling-cells = <2>;
   };

   modem_pa_fr1: modem_pa_fr1 {
    qcom,qmi-dev-name = "pa_fr1";
    #cooling-cells = <2>;
   };

   modem_tj: modem_tj {
    qcom,qmi-dev-name = "modem";
    #cooling-cells = <2>;
   };

   modem_current: modem_current {
    qcom,qmi-dev-name = "modem_current";
    #cooling-cells = <2>;
   };

   modem_skin: modem_skin {
    qcom,qmi-dev-name = "modem_skin";
    #cooling-cells = <2>;
   };

   modem_mmw_skin0: modem_mmw_skin0 {
    qcom,qmi-dev-name = "mmw_skin0";
    #cooling-cells = <2>;
   };

   modem_mmw_skin1: modem_mmw_skin1 {
    qcom,qmi-dev-name = "mmw_skin1";
    #cooling-cells = <2>;
   };

   modem_mmw_skin2: modem_mmw_skin2 {
    qcom,qmi-dev-name = "mmw_skin2";
    #cooling-cells = <2>;
   };

   modem_mmw_skin3: modem_mmw_skin3 {
    qcom,qmi-dev-name = "mmw_skin3";
    #cooling-cells = <2>;
   };

   modem_mmw0: modem_mmw0 {
    qcom,qmi-dev-name = "mmw0";
    #cooling-cells = <2>;
   };

   modem_mmw1: modem_mmw1 {
    qcom,qmi-dev-name = "mmw1";
    #cooling-cells = <2>;
   };

   modem_mmw2: modem_mmw2 {
    qcom,qmi-dev-name = "mmw2";
    #cooling-cells = <2>;
   };

   modem_mmw3: modem_mmw3 {
    qcom,qmi-dev-name = "mmw3";
    #cooling-cells = <2>;
   };

   modem_bcl: modem_bcl {
    qcom,qmi-dev-name = "vbatt_low";
    #cooling-cells = <2>;
   };

   modem_charge_state: modem_charge_state {
    qcom,qmi-dev-name = "charge_state";
    #cooling-cells = <2>;
   };
  };
 };

 qmi_sensor: qmi-ts-sensors {
  compatible = "qcom,qmi-sensors";
  #thermal-sensor-cells = <1>;

  modem {
   qcom,instance-id = <0x64>;
   qcom,qmi-sensor-names = "pa",
      "pa_1",
      "qfe_wtr0",
      "modem_tsens",
      "qfe_mmw0",
      "qfe_mmw1",
      "qfe_mmw2",
      "qfe_mmw3",
      "xo_therm",
      "qfe_mmw_streamer0",
      "qfe_mmw0_mod",
      "qfe_mmw1_mod",
      "qfe_mmw2_mod",
      "qfe_mmw3_mod",
      "qfe_ret_pa0",
      "qfe_wtr_pa0",
      "qfe_wtr_pa1",
      "qfe_wtr_pa2",
      "qfe_wtr_pa3",
      "sys_therm1",
      "sys_therm2",
      "modem_tsens1";
  };
 };

 lmh_isense_cdsp {
  compatible = "qcom,msm-limits-cdsp";
 };
};

&thermal_zones {
 aoss0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 0>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-0-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-4-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-5-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-6-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cpu-1-7-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 15>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 aoss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 0>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cwlan-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 video-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 ddr-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 q6-hvx-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 camera-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 cmpss-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 npu-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  thermal-governor = "user_space";
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&tsens1 8>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
   active-config1 {
    temperature = <115000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 gpuss-max-step {
  polling-delay-passive = <10>;
  polling-delay = <100>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gpu_trip0: gpu-trip0 {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   gpu_cdev {
    trip = <&gpu_trip0>;
    cooling-device = <&msm_gpu (~0)
       (~0)>;
   };
  };
 };

 apc-0-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   silver-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 apc-1-max-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   gold-trip {
    temperature = <120000>;
    hysteresis = <0>;
    type = "passive";
   };
  };
 };

 pop-mem-step {
  polling-delay-passive = <10>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   pop_trip: pop-trip {
    temperature = <95000>;
    hysteresis = <0>;
    type = "passive";
   };
  };

  cooling-maps {
   pop_cdev4 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU4 (~0)
      (~0)>;
   };

   pop_cdev7 {
    trip = <&pop_trip>;
    cooling-device =
     <&CPU7 (~0)
      (~0)>;
   };
  };
 };

 cpu-0-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 1>;
  wake-capable-sensor;
  trips {
   cpu00_config: cpu00-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu00_cdev {
    trip = <&cpu00_config>;
    cooling-device = <&cpu0_isolate 1 1>;
   };
  };
 };

 cpu-0-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 2>;
  wake-capable-sensor;
  trips {
   cpu01_config: cpu01-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu01_cdev {
    trip = <&cpu01_config>;
    cooling-device = <&cpu1_isolate 1 1>;
   };
  };
 };

 cpu-0-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "step_wise";
  thermal-sensors = <&tsens0 3>;
  wake-capable-sensor;
  trips {
   cpu02_config: cpu02-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu02_cdev {
    trip = <&cpu02_config>;
    cooling-device = <&cpu2_isolate 1 1>;
   };
  };
 };

 cpu-0-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpu03_config: cpu03-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpu03_cdev {
    trip = <&cpu03_config>;
    cooling-device = <&cpu3_isolate 1 1>;
   };
  };
 };

 cpu-1-0-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 7>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_10_config: cpufreq-10-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu10_config: cpu10-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_10_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu10_cdev {
    trip = <&cpu10_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-1-1-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 8>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_11_config: cpufreq-11-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu11_config: cpu11-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_11_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu11_cdev {
    trip = <&cpu11_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-2-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 9>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_12_config: cpufreq-12-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu12_config: cpu12-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_12_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu12_cdev {
    trip = <&cpu12_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };
  };
 };

 cpu-1-3-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 10>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_13_config: cpufreq-13-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu13_config: cpu13-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_13_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu13_cdev {
    trip = <&cpu13_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cpu-1-4-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 11>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_14_config: cpufreq-14-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu14_config: cpu14-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_14_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu14_cdev {
    trip = <&cpu14_config>;
    cooling-device = <&cpu4_isolate 1 1>;
   };
  };
 };

 cpu-1-5-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 12>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_15_config: cpufreq-15-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu15_config: cpu15-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_15_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu15_cdev {
    trip = <&cpu15_config>;
    cooling-device = <&cpu5_isolate 1 1>;
   };
  };
 };

 cpu-1-6-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 13>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_16_config: cpufreq-16-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu16_config: cpu16-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_16_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu16_cdev {
    trip = <&cpu16_config>;
    cooling-device = <&cpu6_isolate 1 1>;
   };
  };
 };

 cpu-1-7-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens0 14>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cpufreq_17_config: cpufreq-17-config {
    temperature = <75000>;
    hysteresis = <5000>;
    type = "passive";
   };

   cpu17_config: cpu17-config {
    temperature = <110000>;
    hysteresis = <10000>;
    type = "passive";
   };
  };

  cooling-maps {
   cpufreq_cdev {
    trip = <&cpufreq_17_config>;
    cooling-device = <&cpu7_notify 1 1>;
   };

   cpu17_cdev {
    trip = <&cpu17_config>;
    cooling-device = <&cpu7_isolate 1 1>;
   };
  };
 };

 cwlan-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 1>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cwlan_trip0: cwlan-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&cwlan_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 video-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 2>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   video_trip0: video-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&video_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&video_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&video_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 ddr-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 3>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   ddr_trip0: ddr-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&ddr_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 q6-hvx-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 4>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   q6_hvx_trip0: q6-hvx-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&q6_hvx_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 camera-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 5>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   camera_trip0: camera-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&camera_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&camera_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 cmpss-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 6>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   cmpss_trip0: cmpss-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&cmpss_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 npu-step {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-sensors = <&tsens1 7>;
  thermal-governor = "step_wise";
  wake-capable-sensor;
  trips {
   npu_trip0: npu-trip0 {
    temperature = <100000>;
    hysteresis = <5000>;
    type = "passive";
   };
  };

  cooling-maps {
   cdsp-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_cdsp_rm 3 3>;
   };

   gpu-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_gpu (((~0) - 1)-1)
       (((~0) - 1)-1)>;
   };

   modem-pa-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&modem_pa 3 3>;
   };

   modem-tj-cdev {
    trip = <&npu_trip0>;
    cooling-device = <&modem_tj 3 3>;
   };

   npu_cdev {
    trip = <&npu_trip0>;
    cooling-device = <&msm_npu (((~0) - 1)-3)
       (((~0) - 1)-3)>;
   };
  };
 };

 modem1_pa0 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +0)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem1_pa1 {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +1)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +6)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +7)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +8)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +9)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem1_xo {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +10)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem1_wifi {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +23)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem1_quiet {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +24)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-0-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +5)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-1-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +25)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-streamer-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +13)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw0-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +14)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw1-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +15)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw2-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +16)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };

 modem-mmw3-mod-usr {
  polling-delay-passive = <0>;
  polling-delay = <0>;
  thermal-governor = "user_space";
  thermal-sensors = <&qmi_sensor
    (0x64 +17)>;
  wake-capable-sensor;
  trips {
   active-config0 {
    temperature = <125000>;
    hysteresis = <1000>;
    type = "passive";
   };
  };
 };
};
# 5197 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-vidc.dtsi" 1




&soc {
 msm_vidc: qcom,vidc@aa00000 {
  compatible = "qcom,msm-vidc", "qcom,kona-vidc";
  status = "ok";
  sku-index = <0>;
  reg = <0x0aa00000 0x00100000>;
  interrupts = <0 174 4>;


  #address-cells = <1>;
  #size-cells = <1>;


  cache-slice-names = "vidsc0";


  iris-ctl-supply = <&mvs0c_gdsc>;
  vcodec-supply = <&mvs0_gdsc>;


  clock-names = "gcc_video_axi0",
   "core_clk", "vcodec_clk";
  clocks = <&clock_gcc 206>,
   <&clock_videocc 5>,
   <&clock_videocc 2>;
  qcom,proxy-clock-names = "gcc_video_axi0",
     "core_clk", "vcodec_clk";

  qcom,clock-configs = <0x0 0x1 0x1>;
  qcom,allowed-clock-rates = <239999999 338000000
      366000000 444000000>;
  resets = <&clock_gcc 43>,
   <&clock_videocc 2>;
  reset-names = "video_axi_reset", "video_core_reset";

  qcom,reg-presets = <0xB0088 0x0>;


  bus_cnoc {
   compatible = "qcom,msm-vidc,bus";
   label = "cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,mode = "performance";
   qcom,bus-range-kbps = <762 762>;
  };

  venus_bus_ddr {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-ddr";
   qcom,bus-master = <129>;
   qcom,bus-slave = <512>;
   qcom,mode = "venus-ddr";
   qcom,bus-range-kbps = <762 15000000>;
  };

  venus_bus_llcc {
   compatible = "qcom,msm-vidc,bus";
   label = "venus-llcc";
   qcom,bus-master = <63>;
   qcom,bus-slave = <770>;
   qcom,mode = "venuc-llcc";
   qcom,bus-range-kbps = <2288 15000000>;
  };


  non_secure_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_ns";
   iommus = <&apps_smmu 0x2100 0x0400>;
   qcom,iommu-dma-addr-pool = <0x25800000 0xba800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   buffer-types = <0xfff>;
   virtual-addr-pool = <0x25800000 0xba800000>;
  };

  secure_non_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_non_pixel";
   iommus = <&apps_smmu 0x2104 0x0400>;
   qcom,iommu-dma-addr-pool = <0x01000000 0x24800000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0xB>;
   buffer-types = <0x480>;
   virtual-addr-pool = <0x01000000 0x24800000>;
   qcom,secure-context-bank;
  };

  secure_bitstream_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_bitstream";
   iommus = <&apps_smmu 0x2101 0x0404>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0x9>;
   buffer-types = <0x241>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };

  secure_pixel_cb {
   compatible = "qcom,msm-vidc,context-bank";
   label = "venus_sec_pixel";
   iommus = <&apps_smmu 0x2103 0x0400>;
   qcom,iommu-dma-addr-pool = <0x00500000 0xdfb00000>;
   qcom,iommu-faults = "non-fatal";
   qcom,iommu-pagetable = "LLC";
   qcom,iommu-vmid = <0xA>;
   buffer-types = <0x106>;
   virtual-addr-pool = <0x00500000 0xdfb00000>;
   qcom,secure-context-bank;
  };
 };
};
# 5198 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-cvp.dtsi" 1




&soc {
 msm_cvp: qcom,cvp@ab00000 {
  compatible = "qcom,msm-cvp", "qcom,kona-cvp";
  status = "ok";
  reg = <0xab00000 0x100000>;
  interrupts = <0 234 4>;


  cache-slice-names = "cvp";


  cvp-supply = <&mvs1c_gdsc>;
  cvp-core-supply = <&mvs1_gdsc>;


  clock-names = "gcc_video_axi1", "cvp_clk", "core_clk";
  clocks = <&clock_gcc 207>,
   <&clock_videocc 11>,
   <&clock_videocc 7>;
  qcom,proxy-clock-names = "gcc_video_axi1",
   "cvp_clk", "core_clk";


  qcom,clock-configs = <0x0 0x1 0x1>;
  qcom,allowed-clock-rates = <280000000 366000000 444000000>;

  resets = <&clock_gcc 44>,
   <&clock_videocc 5>;
  reset-names = "cvp_axi_reset", "cvp_core_reset";

  qcom,reg-presets = <0xB0088 0x0>;


  cvp_cnoc {
   compatible = "qcom,msm-cvp,bus";
   label = "cvp-cnoc";
   qcom,bus-master = <1>;
   qcom,bus-slave = <596>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 1000>;
  };

  cvp_bus_ddr {
   compatible = "qcom,msm-cvp,bus";
   label = "cvp-ddr";
   qcom,bus-master = <138>;
   qcom,bus-slave = <512>;
   qcom,bus-governor = "performance";
   qcom,bus-range-kbps = <1000 6533000>;
  };


  cvp_non_secure_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_hlos";
   iommus =
    <&apps_smmu 0x2120 0x400>;
   buffer-types = <0xfff>;
   qcom,iommu-dma-addr-pool = <0x4b000000 0x90000000>;
  };


  cvp_secure_nonpixel_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_sec_nonpixel";
   iommus =
    <&apps_smmu 0x2124 0x400>;
   buffer-types = <0x741>;
   qcom,iommu-dma-addr-pool = <0x01000000 0x25800000>;
   qcom,iommu-vmid = <0xB>;
  };

  cvp_secure_pixel_cb {
   compatible = "qcom,msm-cvp,context-bank";
   label = "cvp_sec_pixel";
   iommus =
    <&apps_smmu 0x2123 0x400>;
   buffer-types = <0x106>;
   qcom,iommu-dma-addr-pool = <0x26800000 0x24800000>;
   qcom,iommu-vmid = <0xA>;
  };


  qcom,msm-cvp,mem_cdsp {
   compatible = "qcom,msm-cvp,mem-cdsp";
   memory-region = <&cdsp_mem>;
  };
 };
};
# 5199 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-npu.dtsi" 1
&soc {
 msm_npu: qcom,msm_npu@9800000 {
  compatible = "qcom,msm-npu";
  status = "ok";
  reg = <0x9900000 0x20000>,
   <0x99F0000 0x10000>,
   <0x9980000 0x10000>,
   <0x17c00000 0x10000>,
   <0x01F40000 0x40000>;
  reg-names = "tcm", "core", "cc", "apss_shared", "tcsr";
  interrupts = <0 364 4>,
    <0 366 1>,
    <0 368 1>,
    <0 365 4>;
  interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq",
     "general_irq";
  iommus = <&apps_smmu 0x1081 0x400>, <&apps_smmu 0x1082 0x400>,
   <&apps_smmu 0x10A1 0x400>, <&apps_smmu 0x10A2 0x400>,
   <&apps_smmu 0x10C1 0x400>, <&apps_smmu 0x10C2 0x400>;
  qcom,npu-dsp-sid-mapped;

  clocks = <&clock_npucc 40>,
    <&clock_npucc 13>,
    <&clock_npucc 4>,
    <&clock_npucc 9>,
    <&clock_npucc 3>,
    <&clock_npucc 8>,
    <&clock_npucc 32>,
    <&clock_npucc 31>,
    <&clock_npucc 33>,
    <&clock_npucc 26>,
    <&clock_npucc 29>,
    <&clock_npucc 28>,
    <&clock_npucc 27>,
    <&clock_npucc 16>,
    <&clock_npucc 25>,
    <&clock_npucc 17>,
    <&clock_npucc 19>,
    <&clock_npucc 15>,
    <&clock_npucc 38>,
    <&clock_npucc 18>,
    <&clock_npucc 6>,
    <&clock_npucc 11>,
    <&clock_npucc 39>,
    <&clock_npucc 2>,
    <&clock_npucc 7>,
    <&clock_npucc 12>,
    <&clock_npucc 1>,
    <&clock_npucc 42>;
  clock-names = "xo_clk",
    "npu_core_clk",
    "cal_hm0_clk",
    "cal_hm1_clk",
    "cal_hm0_cdc_clk",
    "cal_hm1_cdc_clk",
    "axi_clk",
    "ahb_clk",
    "dma_clk",
    "llm_clk",
    "llm_xo_clk",
    "llm_temp_clk",
    "llm_curr_clk",
    "dl_llm_clk",
    "isense_clk",
    "dpm_clk",
    "dpm_xo_clk",
    "dl_dpm_clk",
    "rsc_xo_clk",
    "dpm_temp_clk",
    "cal_hm0_dpm_ip_clk",
    "cal_hm1_dpm_ip_clk",
    "s2p_clk",
    "bwmon_clk",
    "cal_hm0_perf_cnt_clk",
    "cal_hm1_perf_cnt_clk",
    "bto_core_clk",
    "dsp_core_clk_src";

  vdd-supply = <&npu_core_gdsc>;
  vdd_cx-supply = <&VDD_CX_LEVEL>;
  qcom,proxy-reg-names ="vdd", "vdd_cx";
  qcom,vdd_cx-uV-uA = <384 100000>;
  resets = <&clock_npucc 3>,
    <&clock_npucc 5>,
    <&clock_npucc 6>;
  reset-names = "dpm_temp_clk", "llm_curr_clk", "llm_temp_clk";
  #cooling-cells = <2>;
  mboxes = <&ipcc_mproc 7
    0>,
   <&ipcc_mproc 7
    2>,
   <&ipcc_mproc 7
    3>;
  mbox-names = "ipcc-glink", "ipcc-smp2p", "ipcc-ping";
  #mbox-cells = <2>;
  qcom,npubw-devs = <&npu_npu_llcc_bw>, <&npu_llcc_ddr_bw>,
   <&npudsp_npu_ddr_bw>;
  qcom,npubw-dev-names = "llcc_bw", "llcc_ddr_bw", "dsp_ddr_bw";
  qcom,src-dst-ports = <154 512>,
    <154 620>;
  qcom,npu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,npu-pwrlevels";
   initial-pwrlevel = <4>;
   qcom,npu-pwrlevel@0 {
    reg = <0>;
    vreg = <1>;
    clk-freq = <19200000
     100000000
     300000000
     300000000
     300000000
     300000000
     200000000
     40000000
     300000000
     100000000
     19200000
     50000000
     50000000
     100000000
     100000000
     100000000
     19200000
     100000000
     19200000
     50000000
     200000000
     200000000
     50000000
     19200000
     300000000
     300000000
     19200000
     300000000>;
   };

   qcom,npu-pwrlevel@1 {
    reg = <1>;
    vreg = <2>;
    clk-freq = <19200000
     200000000
     466000000
     466000000
     466000000
     466000000
     267000000
     40000000
     403000000
     200000000
     19200000
     50000000
     50000000
     200000000
     200000000
     200000000
     19200000
     200000000
     19200000
     50000000
     466000000
     466000000
     50000000
     19200000
     466000000
     466000000
     19200000
     400000000>;
   };

   qcom,npu-pwrlevel@2 {
    reg = <2>;
    vreg = <3>;
    clk-freq = <19200000
     333000000
     533000000
     533000000
     533000000
     533000000
     403000000
     75000000
     533000000
     214000000
     19200000
     50000000
     100000000
     214000000
     214000000
     214000000
     19200000
     214000000
     19200000
     50000000
     533000000
     533000000
     50000000
     19200000
     533000000
     533000000
     19200000
     500000000>;
   };

   qcom,npu-pwrlevel@3 {
    reg = <3>;
    vreg = <4>;
    clk-freq = <19200000
     428000000
     850000000
     850000000
     850000000
     850000000
     533000000
     75000000
     700000000
     300000000
     19200000
     100000000
     200000000
     300000000
     300000000
     300000000
     19200000
     300000000
     19200000
     100000000
     850000000
     850000000
     100000000
     19200000
     850000000
     850000000
     19200000
     660000000>;
   };

   qcom,npu-pwrlevel@4 {
    reg = <4>;
    vreg = <6>;
    clk-freq = <19200000
     500000000
     1000000000
     1000000000
     1000000000
     1000000000
     700000000
     75000000
     806000000
     300000000
     19200000
     100000000
     200000000
     300000000
     300000000
     300000000
     19200000
     300000000
     19200000
     100000000
     1000000000
     1000000000
     100000000
     19200000
     1000000000
     1000000000
     19200000
     800000000>;
   };
  };
 };
};
# 5200 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/kona-gpu.dtsi" 1



&soc {
 pil_gpu: qcom,kgsl-hyp {
  compatible = "qcom,pil-tz-generic";
  qcom,pas-id = <13>;
  qcom,firmware-name = "a650_zap";
 };

 msm_bus: qcom,kgsl-busmon {
  label = "kgsl-busmon";
  compatible = "qcom,kgsl-busmon";
  operating-points-v2 = <&gpu_opp_table>;
 };

 gpubw: qcom,gpubw {
  compatible = "qcom,devbw-ddr";
  governor = "bw_vbif";
  qcom,src-dst-ports = <26 512>;
  operating-points-v2 = <&suspendable_ddr_bw_opp_table>;
 };

 gpu_opp_table: gpu-opp-table {
  compatible = "operating-points-v2";

  opp-480000000 {
   opp-hz = /bits/ 64 <480000000>;
   opp-microvolt = <192>;
  };

  opp-381000000 {
   opp-hz = /bits/ 64 <381000000>;
   opp-microvolt = <128>;
  };

  opp-290000000 {
   opp-hz = /bits/ 64 <290000000>;
   opp-microvolt = <64>;
  };
 };

 msm_gpu: qcom,kgsl-3d0@3d00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  status = "ok";
  reg = <0x3d00000 0x40000>, <0x3d61000 0x800>,
   <0x3de0000 0x10000>, <0x3d8b000 0x2000>,
   <0x06900000 0x80000>;
  reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "rscc",
    "isense_cntl", "qdss_gfx";
  interrupts = <0 300 4>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x06050000>;

  qcom,initial-pwrlevel = <2>;

  qcom,idle-timeout = <80>;

  qcom,no-nap;

  qcom,highest-bank-bit = <16>;

  qcom,min-access-length = <32>;

  qcom,ubwc-mode = <4>;

  qcom,snapshot-size = <0x200000>;

  qcom,gpu-qdss-stm = <0x161c0000 0x40000>;

  #cooling-cells = <2>;
  qcom,tzone-names = "gpuss-0-usr", "gpuss-1-usr";

  qcom,pm-qos-active-latency = <44>;

  clocks = <&clock_gpucc 9>,
   <&clock_gcc 22>,
   <&clock_gcc 38>,
   <&clock_gpucc 3>,
   <&clock_gpucc 0>,
   <&clock_cpucc 3>;

  clock-names = "rbbmtimer_clk", "mem_clk",
    "mem_iface_clk", "gmu_clk",
    "gpu_cc_ahb", "l3_vote";

  qcom,isense-clk-on-level = <1>;


  qcom,gpubw-dev = <&gpubw>;
  qcom,bus-control;


  regulator-names = "vddcx", "vdd";

  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;


  operating-points-v2 = <&gpu_opp_table>;

  nvmem-cells = <&gpu_lm_efuse>, <&gpu_speed_bin>;
  nvmem-cell-names = "isense_slope", "speed_bin";

  qcom,bus-accesses-ddr7 = <970>;
  qcom,bus-accesses-ddr8 = <1162>;


  qcom,gpu-bus-table-0 {
   compatible = "qcom,gpu-bus-table",
    "qcom,gpu-bus-table-ddr7";
   qcom,msm-bus,name = "grp3d";
   qcom,msm-bus,num-cases = <12>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <26 512 0 ((0 * 1000000 * 4) / (1024))>,
    <26 512 0 ((200 * 1000000 * 4) / (1024))>,
    <26 512 0 ((300 * 1000000 * 4) / (1024))>,
    <26 512 0 ((451 * 1000000 * 4) / (1024))>,
    <26 512 0 ((547 * 1000000 * 4) / (1024))>,
    <26 512 0 ((681 * 1000000 * 4) / (1024))>,
    <26 512 0 ((768 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1017 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1353 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1555 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1804 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2092 * 1000000 * 4) / (1024))>;
  };

  qcom,gpu-bus-table-1 {
   compatible = "qcom,gpu-bus-table",
    "qcom,gpu-bus-table-ddr8";
   qcom,msm-bus,name = "grp3d";
   qcom,msm-bus,num-cases = <12>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <26 512 0 ((0 * 1000000 * 4) / (1024))>,
    <26 512 0 ((200 * 1000000 * 4) / (1024))>,
    <26 512 0 ((300 * 1000000 * 4) / (1024))>,
    <26 512 0 ((451 * 1000000 * 4) / (1024))>,
    <26 512 0 ((547 * 1000000 * 4) / (1024))>,
    <26 512 0 ((681 * 1000000 * 4) / (1024))>,
    <26 512 0 ((768 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1017 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1555 * 1000000 * 4) / (1024))>,
    <26 512 0 ((1804 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2092 * 1000000 * 4) / (1024))>,
    <26 512 0 ((2736 * 1000000 * 4) / (1024))>;
  };

  qcom,l3-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,l3-pwrlevels";

   qcom,l3-pwrlevel@0 {
    reg = <0>;
    qcom,l3-freq = <0>;
   };

   qcom,l3-pwrlevel@1 {
    reg = <1>;
    qcom,l3-freq = <864000000>;
   };

   qcom,l3-pwrlevel@2 {
    reg = <2>;
    qcom,l3-freq = <1344000000>;
   };
  };


  qcom,gpu-mempools {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "qcom,gpu-mempools";


   qcom,gpu-mempool@0 {
    reg = <0>;
    qcom,mempool-page-size = <4096>;
    qcom,mempool-reserved = <2048>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@1 {
    reg = <1>;
    qcom,mempool-page-size = <8192>;
    qcom,mempool-reserved = <1024>;
    qcom,mempool-allocate;
   };

   qcom,gpu-mempool@2 {
    reg = <2>;
    qcom,mempool-page-size = <65536>;
    qcom,mempool-reserved = <256>;
   };

   qcom,gpu-mempool@3 {
    reg = <3>;
    qcom,mempool-page-size = <1048576>;
    qcom,mempool-reserved = <32>;
   };
  };


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <480000000>;
    qcom,bus-freq-ddr7 = <11>;
    qcom,bus-min-ddr7 = <11>;
    qcom,bus-max-ddr7 = <11>;

    qcom,bus-freq-ddr8 = <11>;
    qcom,bus-min-ddr8 = <11>;
    qcom,bus-max-ddr8 = <11>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <381000000>;
    qcom,bus-freq-ddr7 = <9>;
    qcom,bus-min-ddr7 = <7>;
    qcom,bus-max-ddr7 = <11>;

    qcom,bus-freq-ddr8 = <8>;
    qcom,bus-min-ddr8 = <7>;
    qcom,bus-max-ddr8 = <11>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <290000000>;
    qcom,bus-freq-ddr7 = <2>;
    qcom,bus-min-ddr7 = <1>;
    qcom,bus-max-ddr7 = <9>;

    qcom,bus-freq-ddr8 = <2>;
    qcom,bus-min-ddr8 = <1>;
    qcom,bus-max-ddr8 = <8>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <0>;
    qcom,bus-freq = <0>;
    qcom,bus-min = <0>;
    qcom,bus-max = <0>;
   };
  };
 };

 kgsl_msm_iommu: qcom,kgsl-iommu@3da0000 {
  compatible = "qcom,kgsl-smmu-v2";

  reg = <0x03da0000 0x10000>;

  qcom,protect = <0xa0000 0xc000>;

  clocks = <&clock_gcc 38>,
   <&clock_gcc 39>,
   <&clock_gpucc 0>;
  clock-names = "gcc_gpu_memnoc_gfx",
   "gcc_gpu_snoc_dvm_gfx",
   "gpu_cc_ahb";

  qcom,secure_align_mask = <0xfff>;
  qcom,retention;
  qcom,hyp_secure_alloc;

  gfx3d_user: gfx3d_user {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_user";
   iommus = <&kgsl_smmu 0x0 0x401>;
   qcom,iommu-dma = "disabled";
   qcom,gpu-offset = <0xa8000>;
  };

  gfx3d_secure: gfx3d_secure {
   compatible = "qcom,smmu-kgsl-cb";
   label = "gfx3d_secure";
   iommus = <&kgsl_smmu 0x2 0x400>;
   qcom,iommu-dma = "disabled";
  };
 };

 gmu: qcom,gmu@3d6a000 {
  label = "kgsl-gmu";
  compatible = "qcom,gpu-gmu";

  reg = <0x3d6a000 0x30000>,
   <0xb290000 0x10000>,
   <0xb490000 0x10000>;
  reg-names = "kgsl_gmu_reg",
   "kgsl_gmu_pdc_cfg",
   "kgsl_gmu_pdc_seq";

  interrupts = <0 304 4>,
      <0 305 4>;
  interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";

  qcom,msm-bus,name = "cnoc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <26 10036 0 0>,
   <26 10036 0 100>;

  regulator-names = "vddcx", "vdd";
  vddcx-supply = <&gpu_cx_gdsc>;
  vdd-supply = <&gpu_gx_gdsc>;

  clocks = <&clock_gpucc 3>,
    <&clock_gpucc 9>,
    <&clock_gcc 22>,
    <&clock_gcc 38>,
    <&clock_gpucc 0>,
    <&clock_aop 0>;

  clock-names = "gmu_clk", "cxo_clk", "axi_clk",
    "memnoc_clk", "gpu_cc_ahb",
    "apb_pclk";


  mboxes = <&qmp_aop 0>;
  mbox-names = "aop";

  gmu_user: gmu_user {
   compatible = "qcom,smmu-gmu-user-cb";
   iommus = <&kgsl_smmu 0x4 0x400>;
   qcom,iommu-dma = "disabled";
  };

  gmu_kernel: gmu_kernel {
   compatible = "qcom,smmu-gmu-kernel-cb";
   iommus = <&kgsl_smmu 0x5 0x400>;
   qcom,iommu-dma = "disabled";
  };
 };
};
# 5201 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/msm-qvr-external.dtsi" 1
&soc {

 qcom,smp2p_interrupt_qvrexternal_5_out {
  compatible = "qcom,smp2p-interrupt-qvrexternal-5-out";
  qcom,smem-states = <&smp2p_qvrexternal5_out 0>;
  qcom,smem-state-names = "qvrexternal-smp2p-out";
 };

};
# 5202 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2
# 1 "arch/arm64/boot/dts/vendor/qcom/ipcc-test.dtsi" 1


&soc {
 ipcc_self_ping_apss: ipcc-self-ping-apss {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 8
   2 4>;
  mboxes = <&ipcc_mproc 8 2>;
 };

 ipcc_self_ping_cdsp: ipcc-self-ping-cdsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 6
    3 4>;
  mboxes = <&ipcc_mproc 6 3>;
 };

 ipcc_self_ping_adsp: ipcc-self-ping-adsp {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 3
    3 4>;
  mboxes = <&ipcc_mproc 3 3>;
 };

 ipcc_self_ping_slpi: ipcc-self-ping-slpi {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 4
    3 4>;
  mboxes = <&ipcc_mproc 4 3>;
 };

 ipcc_self_ping_npu: ipcc-self-ping-npu {
  compatible = "qcom,ipcc-self-ping";
  interrupts-extended = <&ipcc_mproc 7
    3 4>;
  mboxes = <&msm_npu 7 3>;
 };
};
# 5203 "arch/arm64/boot/dts/vendor/qcom/kona.dtsi" 2

&qupv3_se15_i2c {
 status = "ok";
 nq@64 {
  compatible = "rtc6226";
  reg = <0x64>;
  fmint-gpio = <&tlmm 51 0>;
  vdd-supply = <&pm8150a_bob>;
  rtc6226,vdd-supply-voltage = <3296000 3296000>;
  vio-supply = <&pm8150_s4>;
  rtc6226,vio-supply-voltage = <1800000 1800000 >;
 };
};
# 4 "arch/arm64/boot/dts/vendor/qcom/kona.dts" 2

/ {
 model = "Qualcomm Technologies, Inc. kona v1 SoC";
 compatible = "qcom,kona";
 qcom,board-id = <0 0>;
};
