Running: xsim.dir/fpga_design_wrapper_func_synth/xsimk.exe -simmode gui -wdb fpga_design_wrapper_func_synth.wdb -simrunnum 0 -socket 65226
Design successfully loaded
Design Loading Memory Usage: 7100 KB (Peak: 7100 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 9064 KB (Peak: 9064 KB)
Simulation CPU Usage: 77 ms
