// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Block_proc125 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        pktEventDataStream_V_V_dout,
        pktEventDataStream_V_V_empty_n,
        pktEventDataStream_V_V_read,
        stageCornerStream_V_V_dout,
        stageCornerStream_V_V_empty_n,
        stageCornerStream_V_V_read,
        xStreamOut_V_V_TDATA,
        xStreamOut_V_V_TVALID,
        xStreamOut_V_V_TREADY,
        yStreamOut_V_V_TDATA,
        yStreamOut_V_V_TVALID,
        yStreamOut_V_V_TREADY,
        polStreamOut_V_V_TDATA,
        polStreamOut_V_V_TVALID,
        polStreamOut_V_V_TREADY,
        tsStreamOut_V_V_TDATA,
        tsStreamOut_V_V_TVALID,
        tsStreamOut_V_V_TREADY,
        isFinalCornerStream_V_V_TDATA,
        isFinalCornerStream_V_V_TVALID,
        isFinalCornerStream_V_V_TREADY,
        status_inEventsNum,
        status_inEventsNum_ap_vld,
        status_outEventsNum,
        status_outEventsNum_ap_vld,
        status_cornerEventsNum,
        status_cornerEventsNum_ap_vld,
        status_currentThreshold,
        status_currentThreshold_ap_vld,
        status_currentAreaCntThr,
        status_currentAreaCntThr_ap_vld,
        glConfig_V_dout,
        glConfig_V_empty_n,
        glConfig_V_read,
        glSFASTThrBak_dout,
        glSFASTThrBak_empty_n,
        glSFASTThrBak_read,
        glStatus_currentAreaCntThr_dout,
        glStatus_currentAreaCntThr_empty_n,
        glStatus_currentAreaCntThr_read,
        glStatus_inEventsNum_dout,
        glStatus_inEventsNum_empty_n,
        glStatus_inEventsNum_read
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] pktEventDataStream_V_V_dout;
input   pktEventDataStream_V_V_empty_n;
output   pktEventDataStream_V_V_read;
input  [0:0] stageCornerStream_V_V_dout;
input   stageCornerStream_V_V_empty_n;
output   stageCornerStream_V_V_read;
output  [15:0] xStreamOut_V_V_TDATA;
output   xStreamOut_V_V_TVALID;
input   xStreamOut_V_V_TREADY;
output  [15:0] yStreamOut_V_V_TDATA;
output   yStreamOut_V_V_TVALID;
input   yStreamOut_V_V_TREADY;
output  [7:0] polStreamOut_V_V_TDATA;
output   polStreamOut_V_V_TVALID;
input   polStreamOut_V_V_TREADY;
output  [63:0] tsStreamOut_V_V_TDATA;
output   tsStreamOut_V_V_TVALID;
input   tsStreamOut_V_V_TREADY;
output  [15:0] isFinalCornerStream_V_V_TDATA;
output   isFinalCornerStream_V_V_TVALID;
input   isFinalCornerStream_V_V_TREADY;
output  [63:0] status_inEventsNum;
output   status_inEventsNum_ap_vld;
output  [63:0] status_outEventsNum;
output   status_outEventsNum_ap_vld;
output  [63:0] status_cornerEventsNum;
output   status_cornerEventsNum_ap_vld;
output  [31:0] status_currentThreshold;
output   status_currentThreshold_ap_vld;
output  [31:0] status_currentAreaCntThr;
output   status_currentAreaCntThr_ap_vld;
input  [31:0] glConfig_V_dout;
input   glConfig_V_empty_n;
output   glConfig_V_read;
input  [7:0] glSFASTThrBak_dout;
input   glSFASTThrBak_empty_n;
output   glSFASTThrBak_read;
input  [15:0] glStatus_currentAreaCntThr_dout;
input   glStatus_currentAreaCntThr_empty_n;
output   glStatus_currentAreaCntThr_read;
input  [63:0] glStatus_inEventsNum_dout;
input   glStatus_inEventsNum_empty_n;
output   glStatus_inEventsNum_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg pktEventDataStream_V_V_read;
reg stageCornerStream_V_V_read;
reg[63:0] status_inEventsNum;
reg status_inEventsNum_ap_vld;
reg status_outEventsNum_ap_vld;
reg status_cornerEventsNum_ap_vld;
reg status_currentThreshold_ap_vld;
reg[31:0] status_currentAreaCntThr;
reg status_currentAreaCntThr_ap_vld;
reg glConfig_V_read;
reg glSFASTThrBak_read;
reg glStatus_currentAreaCntThr_read;
reg glStatus_inEventsNum_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] xStreamOut_V_V_1_data_out;
wire    xStreamOut_V_V_1_vld_in;
wire    xStreamOut_V_V_1_vld_out;
wire    xStreamOut_V_V_1_ack_in;
wire    xStreamOut_V_V_1_ack_out;
reg   [15:0] xStreamOut_V_V_1_payload_A;
reg   [15:0] xStreamOut_V_V_1_payload_B;
reg    xStreamOut_V_V_1_sel_rd;
reg    xStreamOut_V_V_1_sel_wr;
wire    xStreamOut_V_V_1_sel;
wire    xStreamOut_V_V_1_load_A;
wire    xStreamOut_V_V_1_load_B;
reg   [1:0] xStreamOut_V_V_1_state;
wire    xStreamOut_V_V_1_state_cmp_full;
reg   [15:0] yStreamOut_V_V_1_data_out;
wire    yStreamOut_V_V_1_vld_in;
wire    yStreamOut_V_V_1_vld_out;
wire    yStreamOut_V_V_1_ack_in;
wire    yStreamOut_V_V_1_ack_out;
reg   [15:0] yStreamOut_V_V_1_payload_A;
reg   [15:0] yStreamOut_V_V_1_payload_B;
reg    yStreamOut_V_V_1_sel_rd;
reg    yStreamOut_V_V_1_sel_wr;
wire    yStreamOut_V_V_1_sel;
wire    yStreamOut_V_V_1_load_A;
wire    yStreamOut_V_V_1_load_B;
reg   [1:0] yStreamOut_V_V_1_state;
wire    yStreamOut_V_V_1_state_cmp_full;
reg   [7:0] polStreamOut_V_V_1_data_out;
wire    polStreamOut_V_V_1_vld_in;
wire    polStreamOut_V_V_1_vld_out;
wire    polStreamOut_V_V_1_ack_in;
wire    polStreamOut_V_V_1_ack_out;
reg   [7:0] polStreamOut_V_V_1_payload_A;
reg   [7:0] polStreamOut_V_V_1_payload_B;
reg    polStreamOut_V_V_1_sel_rd;
reg    polStreamOut_V_V_1_sel_wr;
wire    polStreamOut_V_V_1_sel;
wire    polStreamOut_V_V_1_load_A;
wire    polStreamOut_V_V_1_load_B;
reg   [1:0] polStreamOut_V_V_1_state;
wire    polStreamOut_V_V_1_state_cmp_full;
reg   [63:0] tsStreamOut_V_V_1_data_out;
wire    tsStreamOut_V_V_1_vld_in;
wire    tsStreamOut_V_V_1_vld_out;
wire    tsStreamOut_V_V_1_ack_in;
wire    tsStreamOut_V_V_1_ack_out;
reg   [63:0] tsStreamOut_V_V_1_payload_A;
reg   [63:0] tsStreamOut_V_V_1_payload_B;
reg    tsStreamOut_V_V_1_sel_rd;
reg    tsStreamOut_V_V_1_sel_wr;
wire    tsStreamOut_V_V_1_sel;
wire    tsStreamOut_V_V_1_load_A;
wire    tsStreamOut_V_V_1_load_B;
reg   [1:0] tsStreamOut_V_V_1_state;
wire    tsStreamOut_V_V_1_state_cmp_full;
reg   [15:0] isFinalCornerStream_V_V_1_data_out;
wire    isFinalCornerStream_V_V_1_vld_in;
wire    isFinalCornerStream_V_V_1_vld_out;
wire    isFinalCornerStream_V_V_1_ack_in;
wire    isFinalCornerStream_V_V_1_ack_out;
reg   [15:0] isFinalCornerStream_V_V_1_payload_A;
reg   [15:0] isFinalCornerStream_V_V_1_payload_B;
reg    isFinalCornerStream_V_V_1_sel_rd;
reg    isFinalCornerStream_V_V_1_sel_wr;
wire    isFinalCornerStream_V_V_1_sel;
wire    isFinalCornerStream_V_V_1_load_A;
wire    isFinalCornerStream_V_V_1_load_B;
reg   [1:0] isFinalCornerStream_V_V_1_state;
wire    isFinalCornerStream_V_V_1_state_cmp_full;
reg   [63:0] glStatus_cornerEvent;
reg   [63:0] glStatus_outEventsNu;
reg   [7:0] glStatus_currentThre;
wire    grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n;
reg    pktEventDataStream_V_V_blk_n;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire    grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n;
reg    stageCornerStream_V_V_blk_n;
wire    grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n;
reg    xStreamOut_V_V_TDATA_blk_n;
wire    grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n;
reg    yStreamOut_V_V_TDATA_blk_n;
wire    grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n;
reg    polStreamOut_V_V_TDATA_blk_n;
wire    grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n;
reg    tsStreamOut_V_V_TDATA_blk_n;
wire    grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n;
reg    isFinalCornerStream_V_V_TDATA_blk_n;
reg    glConfig_V_blk_n;
reg    glSFASTThrBak_blk_n;
reg    glStatus_currentAreaCntThr_blk_n;
reg    glStatus_inEventsNum_blk_n;
reg    grp_combineOutputStream_fu_142_ap_start;
wire    grp_combineOutputStream_fu_142_ap_done;
wire    grp_combineOutputStream_fu_142_ap_idle;
wire    grp_combineOutputStream_fu_142_ap_ready;
wire    grp_combineOutputStream_fu_142_packetEventDataStrea_read;
wire    grp_combineOutputStream_fu_142_stageCornerStream_V_s_read;
wire    grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY;
wire    grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY;
wire    grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY;
wire    grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY;
wire    grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY;
wire   [15:0] grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA;
wire    grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID;
wire   [15:0] grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA;
wire    grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID;
wire   [7:0] grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA;
wire    grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID;
wire   [63:0] grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA;
wire    grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID;
wire   [15:0] grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA;
wire    grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID;
wire   [63:0] grp_combineOutputStream_fu_142_glStatus_cornerEvent;
wire    grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld;
wire   [63:0] grp_combineOutputStream_fu_142_glStatus_outEventsNu;
wire    grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld;
wire   [7:0] grp_combineOutputStream_fu_142_glStatus_currentThre;
wire    grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld;
reg    ap_block_state1_ignore_call14;
reg    ap_block_state1;
wire    ap_CS_fsm_state4;
reg   [63:0] status_inEventsNum_preg;
wire   [31:0] extLd8_i_i_fu_174_p1;
reg   [31:0] status_currentAreaCntThr_preg;
reg    ap_block_state4;
reg   [3:0] ap_NS_fsm;
reg    ap_block_state2;
reg    ap_block_state3;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 xStreamOut_V_V_1_sel_rd = 1'b0;
#0 xStreamOut_V_V_1_sel_wr = 1'b0;
#0 xStreamOut_V_V_1_state = 2'd0;
#0 yStreamOut_V_V_1_sel_rd = 1'b0;
#0 yStreamOut_V_V_1_sel_wr = 1'b0;
#0 yStreamOut_V_V_1_state = 2'd0;
#0 polStreamOut_V_V_1_sel_rd = 1'b0;
#0 polStreamOut_V_V_1_sel_wr = 1'b0;
#0 polStreamOut_V_V_1_state = 2'd0;
#0 tsStreamOut_V_V_1_sel_rd = 1'b0;
#0 tsStreamOut_V_V_1_sel_wr = 1'b0;
#0 tsStreamOut_V_V_1_state = 2'd0;
#0 isFinalCornerStream_V_V_1_sel_rd = 1'b0;
#0 isFinalCornerStream_V_V_1_sel_wr = 1'b0;
#0 isFinalCornerStream_V_V_1_state = 2'd0;
#0 glStatus_cornerEvent = 64'd0;
#0 glStatus_outEventsNu = 64'd0;
#0 glStatus_currentThre = 8'd0;
#0 status_inEventsNum_preg = 64'd0;
#0 status_currentAreaCntThr_preg = 32'd0;
end

combineOutputStream grp_combineOutputStream_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_combineOutputStream_fu_142_ap_start),
    .ap_done(grp_combineOutputStream_fu_142_ap_done),
    .ap_idle(grp_combineOutputStream_fu_142_ap_idle),
    .ap_ready(grp_combineOutputStream_fu_142_ap_ready),
    .packetEventDataStrea_dout(pktEventDataStream_V_V_dout),
    .packetEventDataStrea_empty_n(pktEventDataStream_V_V_empty_n),
    .packetEventDataStrea_read(grp_combineOutputStream_fu_142_packetEventDataStrea_read),
    .stageCornerStream_V_s_dout(stageCornerStream_V_V_dout),
    .stageCornerStream_V_s_empty_n(stageCornerStream_V_V_empty_n),
    .stageCornerStream_V_s_read(grp_combineOutputStream_fu_142_stageCornerStream_V_s_read),
    .xStreamOut_V_V_TREADY(grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY),
    .yStreamOut_V_V_TREADY(grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY),
    .polStreamOut_V_V_TREADY(grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY),
    .tsStreamOut_V_V_TREADY(grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY),
    .custDataStreamOut_V_s_TREADY(grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY),
    .xStreamOut_V_V_TDATA(grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA),
    .xStreamOut_V_V_TVALID(grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID),
    .yStreamOut_V_V_TDATA(grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA),
    .yStreamOut_V_V_TVALID(grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID),
    .polStreamOut_V_V_TDATA(grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA),
    .polStreamOut_V_V_TVALID(grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID),
    .tsStreamOut_V_V_TDATA(grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA),
    .tsStreamOut_V_V_TVALID(grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID),
    .custDataStreamOut_V_s_TDATA(grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA),
    .custDataStreamOut_V_s_TVALID(grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID),
    .p_read(glConfig_V_dout),
    .p_read1(glSFASTThrBak_dout),
    .glStatus_cornerEvent(grp_combineOutputStream_fu_142_glStatus_cornerEvent),
    .glStatus_cornerEvent_ap_vld(grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld),
    .glStatus_outEventsNu(grp_combineOutputStream_fu_142_glStatus_outEventsNu),
    .glStatus_outEventsNu_ap_vld(grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld),
    .glStatus_currentThre(grp_combineOutputStream_fu_142_glStatus_currentThre),
    .glStatus_currentThre_ap_vld(grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld),
    .packetEventDataStrea_blk_n(grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n),
    .stageCornerStream_V_s_blk_n(grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n),
    .xStreamOut_V_V_TDATA_blk_n(grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n),
    .yStreamOut_V_V_TDATA_blk_n(grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n),
    .polStreamOut_V_V_TDATA_blk_n(grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n),
    .tsStreamOut_V_V_TDATA_blk_n(grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n),
    .custDataStreamOut_V_s_TDATA_blk_n(grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        isFinalCornerStream_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((isFinalCornerStream_V_V_1_ack_out == 1'b1) & (isFinalCornerStream_V_V_1_vld_out == 1'b1))) begin
            isFinalCornerStream_V_V_1_sel_rd <= ~isFinalCornerStream_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        isFinalCornerStream_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((isFinalCornerStream_V_V_1_ack_in == 1'b1) & (isFinalCornerStream_V_V_1_vld_in == 1'b1))) begin
            isFinalCornerStream_V_V_1_sel_wr <= ~isFinalCornerStream_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        isFinalCornerStream_V_V_1_state <= 2'd0;
    end else begin
        if ((((isFinalCornerStream_V_V_1_state == 2'd2) & (isFinalCornerStream_V_V_1_vld_in == 1'b0)) | ((isFinalCornerStream_V_V_1_state == 2'd3) & (isFinalCornerStream_V_V_1_vld_in == 1'b0) & (isFinalCornerStream_V_V_1_ack_out == 1'b1)))) begin
            isFinalCornerStream_V_V_1_state <= 2'd2;
        end else if ((((isFinalCornerStream_V_V_1_state == 2'd1) & (isFinalCornerStream_V_V_1_ack_out == 1'b0)) | ((isFinalCornerStream_V_V_1_state == 2'd3) & (isFinalCornerStream_V_V_1_ack_out == 1'b0) & (isFinalCornerStream_V_V_1_vld_in == 1'b1)))) begin
            isFinalCornerStream_V_V_1_state <= 2'd1;
        end else if (((~((isFinalCornerStream_V_V_1_vld_in == 1'b0) & (isFinalCornerStream_V_V_1_ack_out == 1'b1)) & ~((isFinalCornerStream_V_V_1_ack_out == 1'b0) & (isFinalCornerStream_V_V_1_vld_in == 1'b1)) & (isFinalCornerStream_V_V_1_state == 2'd3)) | ((isFinalCornerStream_V_V_1_state == 2'd1) & (isFinalCornerStream_V_V_1_ack_out == 1'b1)) | ((isFinalCornerStream_V_V_1_state == 2'd2) & (isFinalCornerStream_V_V_1_vld_in == 1'b1)))) begin
            isFinalCornerStream_V_V_1_state <= 2'd3;
        end else begin
            isFinalCornerStream_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamOut_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((polStreamOut_V_V_1_ack_out == 1'b1) & (polStreamOut_V_V_1_vld_out == 1'b1))) begin
            polStreamOut_V_V_1_sel_rd <= ~polStreamOut_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamOut_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((polStreamOut_V_V_1_ack_in == 1'b1) & (polStreamOut_V_V_1_vld_in == 1'b1))) begin
            polStreamOut_V_V_1_sel_wr <= ~polStreamOut_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        polStreamOut_V_V_1_state <= 2'd0;
    end else begin
        if ((((polStreamOut_V_V_1_state == 2'd2) & (polStreamOut_V_V_1_vld_in == 1'b0)) | ((polStreamOut_V_V_1_state == 2'd3) & (polStreamOut_V_V_1_vld_in == 1'b0) & (polStreamOut_V_V_1_ack_out == 1'b1)))) begin
            polStreamOut_V_V_1_state <= 2'd2;
        end else if ((((polStreamOut_V_V_1_state == 2'd1) & (polStreamOut_V_V_1_ack_out == 1'b0)) | ((polStreamOut_V_V_1_state == 2'd3) & (polStreamOut_V_V_1_ack_out == 1'b0) & (polStreamOut_V_V_1_vld_in == 1'b1)))) begin
            polStreamOut_V_V_1_state <= 2'd1;
        end else if (((~((polStreamOut_V_V_1_vld_in == 1'b0) & (polStreamOut_V_V_1_ack_out == 1'b1)) & ~((polStreamOut_V_V_1_ack_out == 1'b0) & (polStreamOut_V_V_1_vld_in == 1'b1)) & (polStreamOut_V_V_1_state == 2'd3)) | ((polStreamOut_V_V_1_state == 2'd1) & (polStreamOut_V_V_1_ack_out == 1'b1)) | ((polStreamOut_V_V_1_state == 2'd2) & (polStreamOut_V_V_1_vld_in == 1'b1)))) begin
            polStreamOut_V_V_1_state <= 2'd3;
        end else begin
            polStreamOut_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
                status_currentAreaCntThr_preg[0] <= 1'b0;
        status_currentAreaCntThr_preg[1] <= 1'b0;
        status_currentAreaCntThr_preg[2] <= 1'b0;
        status_currentAreaCntThr_preg[3] <= 1'b0;
        status_currentAreaCntThr_preg[4] <= 1'b0;
        status_currentAreaCntThr_preg[5] <= 1'b0;
        status_currentAreaCntThr_preg[6] <= 1'b0;
        status_currentAreaCntThr_preg[7] <= 1'b0;
        status_currentAreaCntThr_preg[8] <= 1'b0;
        status_currentAreaCntThr_preg[9] <= 1'b0;
        status_currentAreaCntThr_preg[10] <= 1'b0;
        status_currentAreaCntThr_preg[11] <= 1'b0;
        status_currentAreaCntThr_preg[12] <= 1'b0;
        status_currentAreaCntThr_preg[13] <= 1'b0;
        status_currentAreaCntThr_preg[14] <= 1'b0;
        status_currentAreaCntThr_preg[15] <= 1'b0;
    end else begin
        if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                        status_currentAreaCntThr_preg[15 : 0] <= extLd8_i_i_fu_174_p1[15 : 0];
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        status_inEventsNum_preg <= 64'd0;
    end else begin
        if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
            status_inEventsNum_preg <= glStatus_inEventsNum_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamOut_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((tsStreamOut_V_V_1_ack_out == 1'b1) & (tsStreamOut_V_V_1_vld_out == 1'b1))) begin
            tsStreamOut_V_V_1_sel_rd <= ~tsStreamOut_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamOut_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((tsStreamOut_V_V_1_ack_in == 1'b1) & (tsStreamOut_V_V_1_vld_in == 1'b1))) begin
            tsStreamOut_V_V_1_sel_wr <= ~tsStreamOut_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        tsStreamOut_V_V_1_state <= 2'd0;
    end else begin
        if ((((tsStreamOut_V_V_1_state == 2'd2) & (tsStreamOut_V_V_1_vld_in == 1'b0)) | ((tsStreamOut_V_V_1_state == 2'd3) & (tsStreamOut_V_V_1_vld_in == 1'b0) & (tsStreamOut_V_V_1_ack_out == 1'b1)))) begin
            tsStreamOut_V_V_1_state <= 2'd2;
        end else if ((((tsStreamOut_V_V_1_state == 2'd1) & (tsStreamOut_V_V_1_ack_out == 1'b0)) | ((tsStreamOut_V_V_1_state == 2'd3) & (tsStreamOut_V_V_1_ack_out == 1'b0) & (tsStreamOut_V_V_1_vld_in == 1'b1)))) begin
            tsStreamOut_V_V_1_state <= 2'd1;
        end else if (((~((tsStreamOut_V_V_1_vld_in == 1'b0) & (tsStreamOut_V_V_1_ack_out == 1'b1)) & ~((tsStreamOut_V_V_1_ack_out == 1'b0) & (tsStreamOut_V_V_1_vld_in == 1'b1)) & (tsStreamOut_V_V_1_state == 2'd3)) | ((tsStreamOut_V_V_1_state == 2'd1) & (tsStreamOut_V_V_1_ack_out == 1'b1)) | ((tsStreamOut_V_V_1_state == 2'd2) & (tsStreamOut_V_V_1_vld_in == 1'b1)))) begin
            tsStreamOut_V_V_1_state <= 2'd3;
        end else begin
            tsStreamOut_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamOut_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((xStreamOut_V_V_1_ack_out == 1'b1) & (xStreamOut_V_V_1_vld_out == 1'b1))) begin
            xStreamOut_V_V_1_sel_rd <= ~xStreamOut_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamOut_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((xStreamOut_V_V_1_ack_in == 1'b1) & (xStreamOut_V_V_1_vld_in == 1'b1))) begin
            xStreamOut_V_V_1_sel_wr <= ~xStreamOut_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        xStreamOut_V_V_1_state <= 2'd0;
    end else begin
        if ((((xStreamOut_V_V_1_state == 2'd2) & (xStreamOut_V_V_1_vld_in == 1'b0)) | ((xStreamOut_V_V_1_state == 2'd3) & (xStreamOut_V_V_1_vld_in == 1'b0) & (xStreamOut_V_V_1_ack_out == 1'b1)))) begin
            xStreamOut_V_V_1_state <= 2'd2;
        end else if ((((xStreamOut_V_V_1_state == 2'd1) & (xStreamOut_V_V_1_ack_out == 1'b0)) | ((xStreamOut_V_V_1_state == 2'd3) & (xStreamOut_V_V_1_ack_out == 1'b0) & (xStreamOut_V_V_1_vld_in == 1'b1)))) begin
            xStreamOut_V_V_1_state <= 2'd1;
        end else if (((~((xStreamOut_V_V_1_vld_in == 1'b0) & (xStreamOut_V_V_1_ack_out == 1'b1)) & ~((xStreamOut_V_V_1_ack_out == 1'b0) & (xStreamOut_V_V_1_vld_in == 1'b1)) & (xStreamOut_V_V_1_state == 2'd3)) | ((xStreamOut_V_V_1_state == 2'd1) & (xStreamOut_V_V_1_ack_out == 1'b1)) | ((xStreamOut_V_V_1_state == 2'd2) & (xStreamOut_V_V_1_vld_in == 1'b1)))) begin
            xStreamOut_V_V_1_state <= 2'd3;
        end else begin
            xStreamOut_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamOut_V_V_1_sel_rd <= 1'b0;
    end else begin
        if (((yStreamOut_V_V_1_ack_out == 1'b1) & (yStreamOut_V_V_1_vld_out == 1'b1))) begin
            yStreamOut_V_V_1_sel_rd <= ~yStreamOut_V_V_1_sel_rd;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamOut_V_V_1_sel_wr <= 1'b0;
    end else begin
        if (((yStreamOut_V_V_1_ack_in == 1'b1) & (yStreamOut_V_V_1_vld_in == 1'b1))) begin
            yStreamOut_V_V_1_sel_wr <= ~yStreamOut_V_V_1_sel_wr;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        yStreamOut_V_V_1_state <= 2'd0;
    end else begin
        if ((((yStreamOut_V_V_1_state == 2'd2) & (yStreamOut_V_V_1_vld_in == 1'b0)) | ((yStreamOut_V_V_1_state == 2'd3) & (yStreamOut_V_V_1_vld_in == 1'b0) & (yStreamOut_V_V_1_ack_out == 1'b1)))) begin
            yStreamOut_V_V_1_state <= 2'd2;
        end else if ((((yStreamOut_V_V_1_state == 2'd1) & (yStreamOut_V_V_1_ack_out == 1'b0)) | ((yStreamOut_V_V_1_state == 2'd3) & (yStreamOut_V_V_1_ack_out == 1'b0) & (yStreamOut_V_V_1_vld_in == 1'b1)))) begin
            yStreamOut_V_V_1_state <= 2'd1;
        end else if (((~((yStreamOut_V_V_1_vld_in == 1'b0) & (yStreamOut_V_V_1_ack_out == 1'b1)) & ~((yStreamOut_V_V_1_ack_out == 1'b0) & (yStreamOut_V_V_1_vld_in == 1'b1)) & (yStreamOut_V_V_1_state == 2'd3)) | ((yStreamOut_V_V_1_state == 2'd1) & (yStreamOut_V_V_1_ack_out == 1'b1)) | ((yStreamOut_V_V_1_state == 2'd2) & (yStreamOut_V_V_1_vld_in == 1'b1)))) begin
            yStreamOut_V_V_1_state <= 2'd3;
        end else begin
            yStreamOut_V_V_1_state <= 2'd2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_combineOutputStream_fu_142_glStatus_cornerEvent_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        glStatus_cornerEvent <= grp_combineOutputStream_fu_142_glStatus_cornerEvent;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_combineOutputStream_fu_142_glStatus_currentThre_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        glStatus_currentThre <= grp_combineOutputStream_fu_142_glStatus_currentThre;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_combineOutputStream_fu_142_glStatus_outEventsNu_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        glStatus_outEventsNu <= grp_combineOutputStream_fu_142_glStatus_outEventsNu;
    end
end

always @ (posedge ap_clk) begin
    if ((isFinalCornerStream_V_V_1_load_A == 1'b1)) begin
        isFinalCornerStream_V_V_1_payload_A <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((isFinalCornerStream_V_V_1_load_B == 1'b1)) begin
        isFinalCornerStream_V_V_1_payload_B <= grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((polStreamOut_V_V_1_load_A == 1'b1)) begin
        polStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((polStreamOut_V_V_1_load_B == 1'b1)) begin
        polStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((tsStreamOut_V_V_1_load_A == 1'b1)) begin
        tsStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((tsStreamOut_V_V_1_load_B == 1'b1)) begin
        tsStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((xStreamOut_V_V_1_load_A == 1'b1)) begin
        xStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((xStreamOut_V_V_1_load_B == 1'b1)) begin
        xStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((yStreamOut_V_V_1_load_A == 1'b1)) begin
        yStreamOut_V_V_1_payload_A <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((yStreamOut_V_V_1_load_B == 1'b1)) begin
        yStreamOut_V_V_1_payload_B <= grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA;
    end
end

always @ (*) begin
    if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_blk_n = glConfig_V_empty_n;
    end else begin
        glConfig_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glConfig_V_read = 1'b1;
    end else begin
        glConfig_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glSFASTThrBak_blk_n = glSFASTThrBak_empty_n;
    end else begin
        glSFASTThrBak_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glSFASTThrBak_read = 1'b1;
    end else begin
        glSFASTThrBak_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glStatus_currentAreaCntThr_blk_n = glStatus_currentAreaCntThr_empty_n;
    end else begin
        glStatus_currentAreaCntThr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glStatus_currentAreaCntThr_read = 1'b1;
    end else begin
        glStatus_currentAreaCntThr_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glStatus_inEventsNum_blk_n = glStatus_inEventsNum_empty_n;
    end else begin
        glStatus_inEventsNum_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        glStatus_inEventsNum_read = 1'b1;
    end else begin
        glStatus_inEventsNum_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & ~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_combineOutputStream_fu_142_ap_start = 1'b1;
    end else begin
        grp_combineOutputStream_fu_142_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((isFinalCornerStream_V_V_1_sel == 1'b1)) begin
        isFinalCornerStream_V_V_1_data_out = isFinalCornerStream_V_V_1_payload_B;
    end else begin
        isFinalCornerStream_V_V_1_data_out = isFinalCornerStream_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        isFinalCornerStream_V_V_TDATA_blk_n = grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n;
    end else begin
        isFinalCornerStream_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        pktEventDataStream_V_V_blk_n = grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n;
    end else begin
        pktEventDataStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        pktEventDataStream_V_V_read = grp_combineOutputStream_fu_142_packetEventDataStrea_read;
    end else begin
        pktEventDataStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((polStreamOut_V_V_1_sel == 1'b1)) begin
        polStreamOut_V_V_1_data_out = polStreamOut_V_V_1_payload_B;
    end else begin
        polStreamOut_V_V_1_data_out = polStreamOut_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        polStreamOut_V_V_TDATA_blk_n = grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n;
    end else begin
        polStreamOut_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        stageCornerStream_V_V_blk_n = grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n;
    end else begin
        stageCornerStream_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        stageCornerStream_V_V_read = grp_combineOutputStream_fu_142_stageCornerStream_V_s_read;
    end else begin
        stageCornerStream_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        status_cornerEventsNum_ap_vld = 1'b1;
    end else begin
        status_cornerEventsNum_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        status_currentAreaCntThr = extLd8_i_i_fu_174_p1;
    end else begin
        status_currentAreaCntThr = status_currentAreaCntThr_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        status_currentAreaCntThr_ap_vld = 1'b1;
    end else begin
        status_currentAreaCntThr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        status_currentThreshold_ap_vld = 1'b1;
    end else begin
        status_currentThreshold_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        status_inEventsNum = glStatus_inEventsNum_dout;
    end else begin
        status_inEventsNum = status_inEventsNum_preg;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        status_inEventsNum_ap_vld = 1'b1;
    end else begin
        status_inEventsNum_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        status_outEventsNum_ap_vld = 1'b1;
    end else begin
        status_outEventsNum_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((tsStreamOut_V_V_1_sel == 1'b1)) begin
        tsStreamOut_V_V_1_data_out = tsStreamOut_V_V_1_payload_B;
    end else begin
        tsStreamOut_V_V_1_data_out = tsStreamOut_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        tsStreamOut_V_V_TDATA_blk_n = grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n;
    end else begin
        tsStreamOut_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((xStreamOut_V_V_1_sel == 1'b1)) begin
        xStreamOut_V_V_1_data_out = xStreamOut_V_V_1_payload_B;
    end else begin
        xStreamOut_V_V_1_data_out = xStreamOut_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        xStreamOut_V_V_TDATA_blk_n = grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n;
    end else begin
        xStreamOut_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((yStreamOut_V_V_1_sel == 1'b1)) begin
        yStreamOut_V_V_1_data_out = yStreamOut_V_V_1_payload_B;
    end else begin
        yStreamOut_V_V_1_data_out = yStreamOut_V_V_1_payload_A;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1)))) begin
        yStreamOut_V_V_TDATA_blk_n = grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n;
    end else begin
        yStreamOut_V_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0)) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if ((~((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state1_ignore_call14 = ((ap_start == 1'b0) | (glStatus_inEventsNum_empty_n == 1'b0) | (glStatus_currentAreaCntThr_empty_n == 1'b0) | (glSFASTThrBak_empty_n == 1'b0) | (glConfig_V_empty_n == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state2 = ((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_tsStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_polStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_yStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_xStreamOut_V_V_TDATA_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_stageCornerStream_V_s_blk_n == 1'b0) | (grp_combineOutputStream_fu_142_packetEventDataStrea_blk_n == 1'b0));
end

always @ (*) begin
    ap_block_state4 = ((xStreamOut_V_V_1_ack_in == 1'b0) | (isFinalCornerStream_V_V_1_ack_in == 1'b0) | (tsStreamOut_V_V_1_ack_in == 1'b0) | (polStreamOut_V_V_1_ack_in == 1'b0) | (yStreamOut_V_V_1_ack_in == 1'b0));
end

assign extLd8_i_i_fu_174_p1 = glStatus_currentAreaCntThr_dout;

assign grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TREADY = isFinalCornerStream_V_V_1_state[1'd1];

assign grp_combineOutputStream_fu_142_polStreamOut_V_V_TREADY = polStreamOut_V_V_1_state[1'd1];

assign grp_combineOutputStream_fu_142_tsStreamOut_V_V_TREADY = tsStreamOut_V_V_1_state[1'd1];

assign grp_combineOutputStream_fu_142_xStreamOut_V_V_TREADY = xStreamOut_V_V_1_state[1'd1];

assign grp_combineOutputStream_fu_142_yStreamOut_V_V_TREADY = yStreamOut_V_V_1_state[1'd1];

assign isFinalCornerStream_V_V_1_ack_in = isFinalCornerStream_V_V_1_state[1'd1];

assign isFinalCornerStream_V_V_1_ack_out = isFinalCornerStream_V_V_TREADY;

assign isFinalCornerStream_V_V_1_load_A = (isFinalCornerStream_V_V_1_state_cmp_full & ~isFinalCornerStream_V_V_1_sel_wr);

assign isFinalCornerStream_V_V_1_load_B = (isFinalCornerStream_V_V_1_state_cmp_full & isFinalCornerStream_V_V_1_sel_wr);

assign isFinalCornerStream_V_V_1_sel = isFinalCornerStream_V_V_1_sel_rd;

assign isFinalCornerStream_V_V_1_state_cmp_full = ((isFinalCornerStream_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign isFinalCornerStream_V_V_1_vld_in = grp_combineOutputStream_fu_142_custDataStreamOut_V_s_TVALID;

assign isFinalCornerStream_V_V_1_vld_out = isFinalCornerStream_V_V_1_state[1'd0];

assign isFinalCornerStream_V_V_TDATA = isFinalCornerStream_V_V_1_data_out;

assign isFinalCornerStream_V_V_TVALID = isFinalCornerStream_V_V_1_state[1'd0];

assign polStreamOut_V_V_1_ack_in = polStreamOut_V_V_1_state[1'd1];

assign polStreamOut_V_V_1_ack_out = polStreamOut_V_V_TREADY;

assign polStreamOut_V_V_1_load_A = (polStreamOut_V_V_1_state_cmp_full & ~polStreamOut_V_V_1_sel_wr);

assign polStreamOut_V_V_1_load_B = (polStreamOut_V_V_1_state_cmp_full & polStreamOut_V_V_1_sel_wr);

assign polStreamOut_V_V_1_sel = polStreamOut_V_V_1_sel_rd;

assign polStreamOut_V_V_1_state_cmp_full = ((polStreamOut_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign polStreamOut_V_V_1_vld_in = grp_combineOutputStream_fu_142_polStreamOut_V_V_TVALID;

assign polStreamOut_V_V_1_vld_out = polStreamOut_V_V_1_state[1'd0];

assign polStreamOut_V_V_TDATA = polStreamOut_V_V_1_data_out;

assign polStreamOut_V_V_TVALID = polStreamOut_V_V_1_state[1'd0];

assign status_cornerEventsNum = glStatus_cornerEvent;

assign status_currentThreshold = glStatus_currentThre;

assign status_outEventsNum = glStatus_outEventsNu;

assign tsStreamOut_V_V_1_ack_in = tsStreamOut_V_V_1_state[1'd1];

assign tsStreamOut_V_V_1_ack_out = tsStreamOut_V_V_TREADY;

assign tsStreamOut_V_V_1_load_A = (tsStreamOut_V_V_1_state_cmp_full & ~tsStreamOut_V_V_1_sel_wr);

assign tsStreamOut_V_V_1_load_B = (tsStreamOut_V_V_1_state_cmp_full & tsStreamOut_V_V_1_sel_wr);

assign tsStreamOut_V_V_1_sel = tsStreamOut_V_V_1_sel_rd;

assign tsStreamOut_V_V_1_state_cmp_full = ((tsStreamOut_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign tsStreamOut_V_V_1_vld_in = grp_combineOutputStream_fu_142_tsStreamOut_V_V_TVALID;

assign tsStreamOut_V_V_1_vld_out = tsStreamOut_V_V_1_state[1'd0];

assign tsStreamOut_V_V_TDATA = tsStreamOut_V_V_1_data_out;

assign tsStreamOut_V_V_TVALID = tsStreamOut_V_V_1_state[1'd0];

assign xStreamOut_V_V_1_ack_in = xStreamOut_V_V_1_state[1'd1];

assign xStreamOut_V_V_1_ack_out = xStreamOut_V_V_TREADY;

assign xStreamOut_V_V_1_load_A = (xStreamOut_V_V_1_state_cmp_full & ~xStreamOut_V_V_1_sel_wr);

assign xStreamOut_V_V_1_load_B = (xStreamOut_V_V_1_state_cmp_full & xStreamOut_V_V_1_sel_wr);

assign xStreamOut_V_V_1_sel = xStreamOut_V_V_1_sel_rd;

assign xStreamOut_V_V_1_state_cmp_full = ((xStreamOut_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign xStreamOut_V_V_1_vld_in = grp_combineOutputStream_fu_142_xStreamOut_V_V_TVALID;

assign xStreamOut_V_V_1_vld_out = xStreamOut_V_V_1_state[1'd0];

assign xStreamOut_V_V_TDATA = xStreamOut_V_V_1_data_out;

assign xStreamOut_V_V_TVALID = xStreamOut_V_V_1_state[1'd0];

assign yStreamOut_V_V_1_ack_in = yStreamOut_V_V_1_state[1'd1];

assign yStreamOut_V_V_1_ack_out = yStreamOut_V_V_TREADY;

assign yStreamOut_V_V_1_load_A = (yStreamOut_V_V_1_state_cmp_full & ~yStreamOut_V_V_1_sel_wr);

assign yStreamOut_V_V_1_load_B = (yStreamOut_V_V_1_state_cmp_full & yStreamOut_V_V_1_sel_wr);

assign yStreamOut_V_V_1_sel = yStreamOut_V_V_1_sel_rd;

assign yStreamOut_V_V_1_state_cmp_full = ((yStreamOut_V_V_1_state != 2'd1) ? 1'b1 : 1'b0);

assign yStreamOut_V_V_1_vld_in = grp_combineOutputStream_fu_142_yStreamOut_V_V_TVALID;

assign yStreamOut_V_V_1_vld_out = yStreamOut_V_V_1_state[1'd0];

assign yStreamOut_V_V_TDATA = yStreamOut_V_V_1_data_out;

assign yStreamOut_V_V_TVALID = yStreamOut_V_V_1_state[1'd0];

always @ (posedge ap_clk) begin
    status_currentAreaCntThr_preg[31:16] <= 16'b0000000000000000;
end

endmodule //Block_proc125
