static int F_1 ( unsigned int * V_1 , unsigned int V_2 )\r\n{\r\nint V_3 ;\r\nF_2 ( V_2 , V_1 , 4 , V_3 ) ;\r\nif ( V_3 )\r\nreturn V_3 ;\r\nasm ("dcbst 0, %0; sync; icbi 0,%0; sync; isync" :: "r" (addr));\r\nreturn 0 ;\r\n}\r\nstatic int F_3 ( unsigned int V_4 )\r\n{\r\nstruct V_5 * V_6 ;\r\nV_6 = F_4 ( V_7 , V_8 ) ;\r\nif ( ! V_6 ) {\r\nF_5 ( 1 , L_1 ,\r\nV_4 ) ;\r\nreturn - 1 ;\r\n}\r\nF_6 ( V_9 , V_6 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_7 ( unsigned int V_4 )\r\n{\r\nF_8 ( F_9 ( V_9 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_1 F_10 ( void )\r\n{\r\nF_11 ( ! F_12 ( V_10 ,\r\nL_2 , F_3 ,\r\nF_7 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_13 ( void * V_1 , unsigned long V_11 )\r\n{\r\nunsigned long V_12 ;\r\nint V_3 ;\r\nif ( F_14 ( V_1 ) )\r\nV_12 = F_15 ( V_1 ) ;\r\nelse\r\nV_12 = F_16 ( V_1 ) >> V_13 ;\r\nV_3 = F_17 ( V_11 , ( V_12 << V_13 ) ,\r\nF_18 ( V_14 ) ) ;\r\nF_19 ( L_3 , V_11 , V_12 , V_3 ) ;\r\nif ( V_3 )\r\nreturn - 1 ;\r\nreturn 0 ;\r\n}\r\nstatic inline int F_20 ( unsigned long V_1 )\r\n{\r\nT_2 * V_15 ;\r\nT_3 * V_16 ;\r\nT_4 * V_17 ;\r\nT_5 * V_18 ;\r\nV_18 = F_21 ( V_1 ) ;\r\nif ( F_22 ( ! V_18 ) )\r\nreturn - V_19 ;\r\nV_17 = F_23 ( V_18 , V_1 ) ;\r\nif ( F_22 ( ! V_17 ) )\r\nreturn - V_19 ;\r\nV_16 = F_24 ( V_17 , V_1 ) ;\r\nif ( F_22 ( ! V_16 ) )\r\nreturn - V_19 ;\r\nV_15 = F_25 ( V_16 , V_1 ) ;\r\nif ( F_22 ( ! V_15 ) )\r\nreturn - V_19 ;\r\nF_19 ( L_4 , & V_20 , V_15 , V_1 ) ;\r\nF_26 ( & V_20 , V_1 , V_15 ) ;\r\nF_27 ( V_1 , V_1 + V_7 ) ;\r\nreturn 0 ;\r\n}\r\nint F_28 ( unsigned int * V_1 , unsigned int V_2 )\r\n{\r\nint V_3 ;\r\nunsigned int * V_21 = NULL ;\r\nunsigned long V_22 ;\r\nunsigned long V_11 ;\r\nunsigned long V_23 = ( unsigned long ) V_1 ;\r\nif ( ! F_29 () || ! F_9 ( V_9 ) )\r\nreturn F_1 ( V_1 , V_2 ) ;\r\nF_30 ( V_22 ) ;\r\nV_11 = ( unsigned long ) F_31 ( V_9 ) -> V_1 ;\r\nif ( F_13 ( V_1 , V_11 ) ) {\r\nV_3 = - 1 ;\r\ngoto V_24;\r\n}\r\nV_21 = ( unsigned int * ) ( V_11 ) +\r\n( ( V_23 & ~ V_25 ) / sizeof( unsigned int ) ) ;\r\nF_2 ( V_2 , V_21 , 4 , V_3 ) ;\r\nif ( ! V_3 )\r\nasm ("dcbst 0, %0; sync; icbi 0,%0; icbi 0,%1; sync; isync"\r\n::"r" (dest), "r"(addr));\r\nV_3 = F_20 ( V_11 ) ;\r\nif ( V_3 )\r\nF_32 ( L_5 , V_11 ) ;\r\nV_24:\r\nF_33 ( V_22 ) ;\r\nreturn V_3 ;\r\n}\r\nint F_28 ( unsigned int * V_1 , unsigned int V_2 )\r\n{\r\nreturn F_1 ( V_1 , V_2 ) ;\r\n}\r\nint F_34 ( unsigned int * V_1 , unsigned long V_26 , int V_22 )\r\n{\r\nreturn F_28 ( V_1 , F_35 ( V_1 , V_26 , V_22 ) ) ;\r\n}\r\nbool F_36 ( long V_27 )\r\n{\r\nreturn ( V_27 >= - 0x2000000 && V_27 <= 0x1fffffc && ! ( V_27 & 0x3 ) ) ;\r\n}\r\nbool F_37 ( unsigned int V_2 )\r\n{\r\nunsigned int V_28 = V_2 >> 26 ;\r\nif ( V_28 == 16 )\r\nreturn true ;\r\nif ( V_28 == 19 ) {\r\nswitch ( ( V_2 >> 1 ) & 0x3ff ) {\r\ncase 16 :\r\ncase 528 :\r\ncase 560 :\r\nreturn true ;\r\n}\r\n}\r\nreturn false ;\r\n}\r\nunsigned int F_35 ( const unsigned int * V_1 ,\r\nunsigned long V_26 , int V_22 )\r\n{\r\nunsigned int V_29 ;\r\nlong V_27 ;\r\nV_27 = V_26 ;\r\nif ( ! ( V_22 & V_30 ) )\r\nV_27 = V_27 - ( unsigned long ) V_1 ;\r\nif ( ! F_36 ( V_27 ) )\r\nreturn 0 ;\r\nV_29 = 0x48000000 | ( V_22 & 0x3 ) | ( V_27 & 0x03FFFFFC ) ;\r\nreturn V_29 ;\r\n}\r\nunsigned int F_38 ( const unsigned int * V_1 ,\r\nunsigned long V_26 , int V_22 )\r\n{\r\nunsigned int V_29 ;\r\nlong V_27 ;\r\nV_27 = V_26 ;\r\nif ( ! ( V_22 & V_30 ) )\r\nV_27 = V_27 - ( unsigned long ) V_1 ;\r\nif ( V_27 < - 0x8000 || V_27 > 0x7FFF || V_27 & 0x3 )\r\nreturn 0 ;\r\nV_29 = 0x40000000 | ( V_22 & 0x3FF0003 ) | ( V_27 & 0xFFFC ) ;\r\nreturn V_29 ;\r\n}\r\nstatic unsigned int F_39 ( unsigned int V_2 )\r\n{\r\nreturn ( V_2 >> 26 ) & 0x3F ;\r\n}\r\nstatic int F_40 ( unsigned int V_2 )\r\n{\r\nreturn F_39 ( V_2 ) == 18 ;\r\n}\r\nstatic int F_41 ( unsigned int V_2 )\r\n{\r\nreturn F_39 ( V_2 ) == 16 ;\r\n}\r\nint F_42 ( unsigned int V_2 )\r\n{\r\nif ( V_2 & V_30 )\r\nreturn 0 ;\r\nreturn F_40 ( V_2 ) || F_41 ( V_2 ) ;\r\n}\r\nstatic unsigned long F_43 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_31 ;\r\nV_31 = * V_2 & 0x3FFFFFC ;\r\nif ( V_31 & 0x2000000 )\r\nV_31 -= 0x4000000 ;\r\nif ( ( * V_2 & V_30 ) == 0 )\r\nV_31 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_31 ;\r\n}\r\nstatic unsigned long F_44 ( const unsigned int * V_2 )\r\n{\r\nsigned long V_31 ;\r\nV_31 = * V_2 & 0xFFFC ;\r\nif ( V_31 & 0x8000 )\r\nV_31 -= 0x10000 ;\r\nif ( ( * V_2 & V_30 ) == 0 )\r\nV_31 += ( unsigned long ) V_2 ;\r\nreturn ( unsigned long ) V_31 ;\r\n}\r\nunsigned long F_45 ( const unsigned int * V_2 )\r\n{\r\nif ( F_40 ( * V_2 ) )\r\nreturn F_43 ( V_2 ) ;\r\nelse if ( F_41 ( * V_2 ) )\r\nreturn F_44 ( V_2 ) ;\r\nreturn 0 ;\r\n}\r\nint F_46 ( const unsigned int * V_2 , unsigned long V_1 )\r\n{\r\nif ( F_40 ( * V_2 ) || F_41 ( * V_2 ) )\r\nreturn F_45 ( V_2 ) == V_1 ;\r\nreturn 0 ;\r\n}\r\nunsigned int F_47 ( const unsigned int * V_21 , const unsigned int * V_32 )\r\n{\r\nunsigned long V_26 ;\r\nV_26 = F_45 ( V_32 ) ;\r\nif ( F_40 ( * V_32 ) )\r\nreturn F_35 ( V_21 , V_26 , * V_32 ) ;\r\nelse if ( F_41 ( * V_32 ) )\r\nreturn F_38 ( V_21 , V_26 , * V_32 ) ;\r\nreturn 0 ;\r\n}\r\nvoid F_48 ( int V_33 , unsigned long V_1 )\r\n{\r\nextern unsigned int V_34 ;\r\nunsigned int * V_35 = & V_34 ;\r\nF_34 ( V_35 + ( V_33 / 4 ) + 1 , V_1 , 0 ) ;\r\n}\r\nstatic void T_1 F_49 ( void )\r\n{\r\nasm ("nop;\n");\r\n}\r\nstatic void T_1 F_50 ( void )\r\n{\r\nunsigned int V_2 ;\r\nunsigned long V_1 ;\r\nV_1 = ( unsigned long ) & V_2 ;\r\nF_51 ( F_40 ( 0x48000000 ) ) ;\r\nF_51 ( F_40 ( 0x4bffffff ) ) ;\r\nF_51 ( ! F_40 ( 0xcbffffff ) ) ;\r\nF_51 ( ! F_40 ( 0x7bffffff ) ) ;\r\nF_51 ( F_40 ( 0x48000001 ) ) ;\r\nF_51 ( F_40 ( 0x4bfffffd ) ) ;\r\nF_51 ( F_40 ( 0x4bff00fd ) ) ;\r\nF_51 ( ! F_40 ( 0x7bfffffd ) ) ;\r\nV_2 = 0x48000103 ;\r\nF_51 ( F_46 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x480420ff ;\r\nF_51 ( F_46 ( & V_2 , 0x420fc ) ) ;\r\nV_2 = 0x49fffffc ;\r\nF_51 ( F_46 ( & V_2 , V_1 + 0x1FFFFFC ) ) ;\r\nV_2 = 0x4bfffffc ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x4a000000 ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_35 ( & V_2 , V_1 , V_36 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_35 ( & V_2 , V_1 - 0x100 , V_36 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_35 ( & V_2 , V_1 + 0x100 , 0 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_35 ( & V_2 , V_1 - 0x2000000 , V_36 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x2000000 ) ) ;\r\nV_2 = F_35 ( & V_2 , V_1 - 0x2000004 , V_36 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_35 ( & V_2 , V_1 + 0x2000000 , V_36 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_35 ( & V_2 , V_1 + 3 , V_36 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_35 ( & V_2 , V_1 , 0xFFFFFFFC ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 ) ) ;\r\nF_51 ( V_2 == 0x48000000 ) ;\r\n}\r\nstatic void T_1 F_52 ( void )\r\n{\r\nunsigned int * V_37 ;\r\nunsigned long V_21 ;\r\nV_37 = ( unsigned int * ) F_53 ( F_49 ) ;\r\nV_21 = F_53 ( F_52 ) ;\r\nF_28 ( V_37 , F_35 ( V_37 , V_21 , V_36 ) ) ;\r\nF_51 ( F_46 ( V_37 , V_21 ) ) ;\r\n}\r\nstatic void T_1 F_54 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_37 , V_2 , V_22 ;\r\nV_37 = & V_2 ;\r\nV_1 = ( unsigned long ) V_37 ;\r\nF_51 ( F_41 ( 0x40000000 ) ) ;\r\nF_51 ( F_41 ( 0x43ffffff ) ) ;\r\nF_51 ( ! F_41 ( 0xc3ffffff ) ) ;\r\nF_51 ( ! F_41 ( 0x7bffffff ) ) ;\r\nV_2 = 0x43ff0103 ;\r\nF_51 ( F_46 ( & V_2 , 0x100 ) ) ;\r\nV_2 = 0x43ff20ff ;\r\nF_51 ( F_46 ( & V_2 , 0x20fc ) ) ;\r\nV_2 = 0x43ff7ffc ;\r\nF_51 ( F_46 ( & V_2 , V_1 + 0x7FFC ) ) ;\r\nV_2 = 0x43fffffc ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 4 ) ) ;\r\nV_2 = 0x43ff8000 ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_22 = 0x3ff000 | V_36 ;\r\nV_2 = F_38 ( V_37 , V_1 , V_22 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 ) ) ;\r\nV_2 = F_38 ( V_37 , V_1 - 0x100 , V_22 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x100 ) ) ;\r\nV_2 = F_38 ( V_37 , V_1 + 0x100 , V_22 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 + 0x100 ) ) ;\r\nV_2 = F_38 ( V_37 , V_1 - 0x8000 , V_22 ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 - 0x8000 ) ) ;\r\nV_2 = F_38 ( V_37 , V_1 - 0x8004 , V_22 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_38 ( V_37 , V_1 + 0x8000 , V_22 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_38 ( V_37 , V_1 + 3 , V_22 ) ;\r\nF_51 ( V_2 == 0 ) ;\r\nV_2 = F_38 ( V_37 , V_1 , 0xFFFFFFFC ) ;\r\nF_51 ( F_46 ( & V_2 , V_1 ) ) ;\r\nF_51 ( V_2 == 0x43FF0000 ) ;\r\n}\r\nstatic void T_1 F_55 ( void )\r\n{\r\nunsigned long V_1 ;\r\nunsigned int * V_38 , * V_39 ;\r\nvoid * V_40 ;\r\nV_40 = F_56 ( F_57 ( 0x2000000 + 1 ) ) ;\r\nF_51 ( V_40 ) ;\r\nif ( ! V_40 )\r\nreturn;\r\nV_38 = V_40 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_34 ( V_38 , V_1 , 0 ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nV_39 = V_38 + 1 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nV_38 = V_40 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_34 ( V_38 , V_1 , 0 ) ;\r\nV_39 = V_40 + 0x2000000 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nF_51 ( * V_39 == 0x4a000000 ) ;\r\nV_38 = V_40 + 0x2000000 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_34 ( V_38 , V_1 , 0 ) ;\r\nV_39 = V_40 + 4 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nF_51 ( * V_39 == 0x49fffffc ) ;\r\nV_38 = V_40 ;\r\nV_1 = 0x1000000 + ( unsigned long ) V_40 ;\r\nF_34 ( V_38 , V_1 , V_36 ) ;\r\nV_39 = V_40 + 0x1400000 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nV_38 = V_40 + 0x1000000 ;\r\nV_1 = 0x2000000 + ( unsigned long ) V_40 ;\r\nF_34 ( V_38 , V_1 , 0 ) ;\r\nV_39 = V_40 + 4 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nV_38 = V_40 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_28 ( V_38 , F_38 ( V_38 , V_1 , 0 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nV_39 = V_38 + 1 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nV_38 = V_40 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_28 ( V_38 , F_38 ( V_38 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_39 = V_40 + 0x8000 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nF_51 ( * V_39 == 0x43ff8000 ) ;\r\nV_38 = V_40 + 0x8000 ;\r\nV_1 = ( unsigned long ) V_38 ;\r\nF_28 ( V_38 , F_38 ( V_38 , V_1 , 0xFFFFFFFC ) ) ;\r\nV_39 = V_40 + 4 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nF_51 ( * V_39 == 0x43ff7ffc ) ;\r\nV_38 = V_40 ;\r\nV_1 = 0x3000 + ( unsigned long ) V_40 ;\r\nF_28 ( V_38 , F_38 ( V_38 , V_1 , V_36 ) ) ;\r\nV_39 = V_40 + 0x5000 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nV_38 = V_40 + 0x2000 ;\r\nV_1 = 0x4000 + ( unsigned long ) V_40 ;\r\nF_28 ( V_38 , F_38 ( V_38 , V_1 , 0 ) ) ;\r\nV_39 = V_40 + 4 ;\r\nF_28 ( V_39 , F_47 ( V_39 , V_38 ) ) ;\r\nF_51 ( F_46 ( V_38 , V_1 ) ) ;\r\nF_51 ( F_46 ( V_39 , V_1 ) ) ;\r\nF_58 ( V_40 ) ;\r\n}\r\nstatic int T_1 F_59 ( void )\r\n{\r\nF_60 ( V_41 L_6 ) ;\r\nF_50 () ;\r\nF_54 () ;\r\nF_52 () ;\r\nF_55 () ;\r\nreturn 0 ;\r\n}
