

================================================================
== Vitis HLS Report for 'forward_fcc'
================================================================
* Date:           Fri Apr 29 16:23:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        forward_fcc
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Lread_w           |        ?|        ?|     4 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_25_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 2            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- Loop 3            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- LOOP1             |        ?|        ?|     3 ~ ?|          -|          -|      ?|        no|
        | + LOOP2            |        5|        ?|         6|          1|          1|  1 ~ ?|       yes|
        |- Loop 5            |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 6
  * Pipeline-4: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 5
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 23 24 25 }
  Pipeline-2 : II = 1, D = 3, States = { 36 37 38 }
  Pipeline-3 : II = 1, D = 6, States = { 48 49 50 51 52 53 }
  Pipeline-4 : II = 1, D = 3, States = { 56 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 
3 --> 4 
4 --> 5 15 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 2 
16 --> 17 26 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 26 24 
24 --> 25 
25 --> 23 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 39 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 39 37 
37 --> 38 
38 --> 36 
39 --> 40 
40 --> 41 55 63 
41 --> 42 54 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 54 52 
52 --> 53 
53 --> 48 
54 --> 40 
55 --> 56 
56 --> 59 57 
57 --> 58 
58 --> 56 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9"   --->   Operation 64 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_2, i32 0, i32 0, void @empty_17, i32 0, i32 20, void @empty_10, void @empty_16, void @empty_17, i32 16, i32 16, i32 16, i32 16, void @empty_17, void @empty_17"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_6, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_7, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_3, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %xdim"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_4, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xdim, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ydim"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_5, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ydim, void @empty_1, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 80 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_14, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.00ns)   --->   "%ydim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %ydim"   --->   Operation 82 'read' 'ydim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 83 [1/1] (1.00ns)   --->   "%xdim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %xdim"   --->   Operation 83 'read' 'xdim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 84 [1/1] (1.00ns)   --->   "%b_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %b"   --->   Operation 84 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 85 [1/1] (1.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %y"   --->   Operation 85 'read' 'y_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%w_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %w"   --->   Operation 86 'read' 'w_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x"   --->   Operation 87 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%ybuf_V = alloca i32 1" [forward_fcc/fwprop.cpp:20]   --->   Operation 88 'alloca' 'ybuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 89 [1/1] (3.25ns)   --->   "%bbuf_V = alloca i32 1" [forward_fcc/fwprop.cpp:21]   --->   Operation 89 'alloca' 'bbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_1 : Operation 90 [1/1] (3.25ns)   --->   "%wbuf_V = alloca i32 1" [forward_fcc/fwprop.cpp:22]   --->   Operation 90 'alloca' 'wbuf_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_1 : Operation 91 [1/1] (2.47ns)   --->   "%cmp2257 = icmp_sgt  i32 %xdim_read, i32 0"   --->   Operation 91 'icmp' 'cmp2257' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%empty = trunc i32 %xdim_read"   --->   Operation 92 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [forward_fcc/fwprop.cpp:24]   --->   Operation 93 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i = phi i32 %add_ln24, void %._crit_edge61, i32 0, void %.lr.ph65" [forward_fcc/fwprop.cpp:24]   --->   Operation 94 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (2.55ns)   --->   "%add_ln24 = add i32 %i, i32 1" [forward_fcc/fwprop.cpp:24]   --->   Operation 95 'add' 'add_ln24' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (2.47ns)   --->   "%icmp_ln24 = icmp_eq  i32 %i, i32 %ydim_read" [forward_fcc/fwprop.cpp:24]   --->   Operation 96 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split12, void %._crit_edge66.loopexit" [forward_fcc/fwprop.cpp:24]   --->   Operation 97 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_25 = trunc i32 %i" [forward_fcc/fwprop.cpp:24]   --->   Operation 98 'trunc' 'empty_25' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty_26 = trunc i32 %i" [forward_fcc/fwprop.cpp:24]   --->   Operation 99 'trunc' 'empty_26' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (6.91ns)   --->   "%empty_27 = mul i31 %empty_26, i31 %empty" [forward_fcc/fwprop.cpp:24]   --->   Operation 100 'mul' 'empty_27' <Predicate = (!icmp_ln24)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (2.47ns)   --->   "%icmp_ln32 = icmp_ne  i32 %ydim_read, i32 0" [forward_fcc/fwprop.cpp:32]   --->   Operation 101 'icmp' 'icmp_ln32' <Predicate = (icmp_ln24)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 102 [1/2] (6.91ns)   --->   "%empty_27 = mul i31 %empty_26, i31 %empty" [forward_fcc/fwprop.cpp:24]   --->   Operation 102 'mul' 'empty_27' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.17>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [forward_fcc/fwprop.cpp:24]   --->   Operation 103 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %empty_25" [forward_fcc/fwprop.cpp:26]   --->   Operation 104 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (4.17ns)   --->   "%mul_ln26 = mul i14 %zext_ln26, i14 100" [forward_fcc/fwprop.cpp:26]   --->   Operation 105 'mul' 'mul_ln26' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %empty_27, i1 0" [forward_fcc/fwprop.cpp:24]   --->   Operation 106 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (2.55ns)   --->   "%empty_28 = add i32 %tmp, i32 %w_read" [forward_fcc/fwprop.cpp:24]   --->   Operation 107 'add' 'empty_28' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %cmp2257, void %._crit_edge61, void %.lr.ph60" [forward_fcc/fwprop.cpp:25]   --->   Operation 108 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_28, i32 1, i32 31" [forward_fcc/fwprop.cpp:25]   --->   Operation 109 'partselect' 'trunc_ln' <Predicate = (cmp2257)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln25 = sext i31 %trunc_ln" [forward_fcc/fwprop.cpp:25]   --->   Operation 110 'sext' 'sext_ln25' <Predicate = (cmp2257)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %sext_ln25" [forward_fcc/fwprop.cpp:25]   --->   Operation 111 'getelementptr' 'gmem_addr_1' <Predicate = (cmp2257)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 112 [7/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 112 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 113 [6/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 113 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 114 [5/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 114 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 115 [4/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 115 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 116 [3/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 116 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 117 [2/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 117 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 118 [1/7] (7.30ns)   --->   "%empty_29 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_1, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 118 'readreq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 119 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [forward_fcc/fwprop.cpp:25]   --->   Operation 119 'br' 'br_ln25' <Predicate = true> <Delay = 1.58>

State 12 <SV = 11> <Delay = 2.52>
ST_12 : Operation 120 [1/1] (0.00ns)   --->   "%j = phi i31 %add_ln25, void %.split10, i31 0, void %.lr.ph60" [forward_fcc/fwprop.cpp:25]   --->   Operation 120 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 121 [1/1] (2.52ns)   --->   "%add_ln25 = add i31 %j, i31 1" [forward_fcc/fwprop.cpp:25]   --->   Operation 121 'add' 'add_ln25' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "%j_cast = zext i31 %j" [forward_fcc/fwprop.cpp:25]   --->   Operation 122 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 123 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp_eq  i32 %j_cast, i32 %xdim_read" [forward_fcc/fwprop.cpp:25]   --->   Operation 124 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%empty_30 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 125 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void %._crit_edge61.loopexit" [forward_fcc/fwprop.cpp:25]   --->   Operation 126 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i31 %j" [forward_fcc/fwprop.cpp:26]   --->   Operation 127 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_12 : Operation 128 [1/1] (1.81ns)   --->   "%add_ln26 = add i14 %mul_ln26, i14 %trunc_ln26" [forward_fcc/fwprop.cpp:26]   --->   Operation 128 'add' 'add_ln26' <Predicate = (!icmp_ln25)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 129 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_1" [forward_fcc/fwprop.cpp:26]   --->   Operation 129 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln25)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [forward_fcc/fwprop.cpp:25]   --->   Operation 130 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i14 %add_ln26" [forward_fcc/fwprop.cpp:26]   --->   Operation 131 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%wbuf_V_addr = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln26_1" [forward_fcc/fwprop.cpp:26]   --->   Operation 132 'getelementptr' 'wbuf_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.25ns)   --->   "%store_ln26 = store i16 %gmem_addr_1_read, i14 %wbuf_V_addr" [forward_fcc/fwprop.cpp:26]   --->   Operation 133 'store' 'store_ln26' <Predicate = (!icmp_ln25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 15 <SV = 12> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge61"   --->   Operation 135 'br' 'br_ln0' <Predicate = (cmp2257)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 7.30>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i32 %ydim_read" [forward_fcc/fwprop.cpp:32]   --->   Operation 137 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %loop-memcpy-residual-header80, void %loop-memcpy-expansion77.preheader" [forward_fcc/fwprop.cpp:32]   --->   Operation 138 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %b_read, i32 1, i32 31"   --->   Operation 139 'partselect' 'p_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast"   --->   Operation 140 'sext' 'p_cast_cast' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast_cast"   --->   Operation 141 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 142 [7/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 142 'readreq' 'empty_31' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 3> <Delay = 7.30>
ST_17 : Operation 143 [6/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 143 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 4> <Delay = 7.30>
ST_18 : Operation 144 [5/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 144 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 5> <Delay = 7.30>
ST_19 : Operation 145 [4/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 145 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 6> <Delay = 7.30>
ST_20 : Operation 146 [3/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 146 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 7> <Delay = 7.30>
ST_21 : Operation 147 [2/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 147 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 8> <Delay = 7.30>
ST_22 : Operation 148 [1/7] (7.30ns)   --->   "%empty_31 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr, i32 %ydim_read"   --->   Operation 148 'readreq' 'empty_31' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 149 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion77"   --->   Operation 149 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 23 <SV = 9> <Delay = 3.49>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%loop_index78 = phi i63 %empty_32, void %loop-memcpy-expansion77.split, i63 0, void %loop-memcpy-expansion77.preheader"   --->   Operation 150 'phi' 'loop_index78' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (3.49ns)   --->   "%empty_32 = add i63 %loop_index78, i63 1"   --->   Operation 151 'add' 'empty_32' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 152 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 152 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 153 [1/1] (2.78ns)   --->   "%exitcond889 = icmp_eq  i63 %loop_index78, i63 %sext_ln32" [forward_fcc/fwprop.cpp:32]   --->   Operation 153 'icmp' 'exitcond889' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 154 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 154 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %exitcond889, void %loop-memcpy-expansion77.split, void %loop-memcpy-residual-header80.loopexit" [forward_fcc/fwprop.cpp:32]   --->   Operation 155 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 156 [1/1] (0.00ns)   --->   "%empty_34 = trunc i63 %loop_index78"   --->   Operation 156 'trunc' 'empty_34' <Predicate = (!exitcond889)> <Delay = 0.00>

State 24 <SV = 10> <Delay = 7.30>
ST_24 : Operation 157 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr"   --->   Operation 157 'read' 'gmem_addr_read' <Predicate = (!exitcond889)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 11> <Delay = 3.25>
ST_25 : Operation 158 [1/1] (0.00ns)   --->   "%loop_index78_cast_cast = zext i7 %empty_34"   --->   Operation 158 'zext' 'loop_index78_cast_cast' <Predicate = (!exitcond889)> <Delay = 0.00>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%bbuf_V_addr = getelementptr i16 %bbuf_V, i32 0, i32 %loop_index78_cast_cast"   --->   Operation 159 'getelementptr' 'bbuf_V_addr' <Predicate = (!exitcond889)> <Delay = 0.00>
ST_25 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_read, i7 %bbuf_V_addr"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!exitcond889)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_25 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion77"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!exitcond889)> <Delay = 0.00>

State 26 <SV = 10> <Delay = 6.91>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header80"   --->   Operation 162 'br' 'br_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_26 : Operation 163 [2/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydim_read, i32 %xdim_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 163 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 11> <Delay = 6.91>
ST_27 : Operation 164 [1/2] (6.91ns)   --->   "%mul_ln33 = mul i32 %ydim_read, i32 %xdim_read" [forward_fcc/fwprop.cpp:33]   --->   Operation 164 'mul' 'mul_ln33' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 12> <Delay = 2.47>
ST_28 : Operation 165 [1/1] (2.47ns)   --->   "%icmp_ln33 = icmp_eq  i32 %mul_ln33, i32 0" [forward_fcc/fwprop.cpp:33]   --->   Operation 165 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 13> <Delay = 7.30>
ST_29 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 166 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %loop-memcpy-expansion71.preheader, void %loop-memcpy-residual-header74" [forward_fcc/fwprop.cpp:33]   --->   Operation 167 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 168 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %w_read, i32 1, i32 31"   --->   Operation 168 'partselect' 'p_cast2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 169 [1/1] (0.00ns)   --->   "%p_cast2_cast = sext i31 %p_cast2"   --->   Operation 169 'sext' 'p_cast2_cast' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 170 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast2_cast"   --->   Operation 170 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_29 : Operation 171 [7/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 171 'readreq' 'empty_45' <Predicate = (!icmp_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 14> <Delay = 7.30>
ST_30 : Operation 172 [6/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 172 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 15> <Delay = 7.30>
ST_31 : Operation 173 [5/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 173 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 16> <Delay = 7.30>
ST_32 : Operation 174 [4/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 174 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 17> <Delay = 7.30>
ST_33 : Operation 175 [3/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 175 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 18> <Delay = 7.30>
ST_34 : Operation 176 [2/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 176 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 19> <Delay = 7.30>
ST_35 : Operation 177 [1/7] (7.30ns)   --->   "%empty_45 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_2, i32 %mul_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 177 'readreq' 'empty_45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion71"   --->   Operation 178 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 36 <SV = 20> <Delay = 3.49>
ST_36 : Operation 179 [1/1] (0.00ns)   --->   "%loop_index72 = phi i63 %empty_35, void %loop-memcpy-expansion71.split, i63 0, void %loop-memcpy-expansion71.preheader"   --->   Operation 179 'phi' 'loop_index72' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 180 [1/1] (3.49ns)   --->   "%empty_35 = add i63 %loop_index72, i63 1"   --->   Operation 180 'add' 'empty_35' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 181 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 181 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 182 [1/1] (2.78ns)   --->   "%exitcond878 = icmp_eq  i63 %loop_index72, i63 %sext_ln33" [forward_fcc/fwprop.cpp:33]   --->   Operation 182 'icmp' 'exitcond878' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 183 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 183 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %exitcond878, void %loop-memcpy-expansion71.split, void %loop-memcpy-residual-header74.loopexit" [forward_fcc/fwprop.cpp:33]   --->   Operation 184 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 185 [1/1] (0.00ns)   --->   "%empty_37 = trunc i63 %loop_index72"   --->   Operation 185 'trunc' 'empty_37' <Predicate = (!exitcond878)> <Delay = 0.00>

State 37 <SV = 21> <Delay = 7.30>
ST_37 : Operation 186 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_2"   --->   Operation 186 'read' 'gmem_addr_2_read' <Predicate = (!exitcond878)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 22> <Delay = 3.25>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%loop_index72_cast_cast = zext i14 %empty_37"   --->   Operation 187 'zext' 'loop_index72_cast_cast' <Predicate = (!exitcond878)> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%wbuf_V_addr_1 = getelementptr i16 %wbuf_V, i32 0, i32 %loop_index72_cast_cast"   --->   Operation 188 'getelementptr' 'wbuf_V_addr_1' <Predicate = (!exitcond878)> <Delay = 0.00>
ST_38 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln0 = store i16 %gmem_addr_2_read, i14 %wbuf_V_addr_1"   --->   Operation 189 'store' 'store_ln0' <Predicate = (!exitcond878)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_38 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion71"   --->   Operation 190 'br' 'br_ln0' <Predicate = (!exitcond878)> <Delay = 0.00>

State 39 <SV = 21> <Delay = 1.58>
ST_39 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header74"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_39 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [forward_fcc/fwprop.cpp:39]   --->   Operation 192 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i31 %trunc_ln2" [forward_fcc/fwprop.cpp:39]   --->   Operation 193 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 194 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %sext_ln39" [forward_fcc/fwprop.cpp:39]   --->   Operation 194 'getelementptr' 'gmem_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 195 [1/1] (1.58ns)   --->   "%br_ln35 = br void" [forward_fcc/fwprop.cpp:35]   --->   Operation 195 'br' 'br_ln35' <Predicate = true> <Delay = 1.58>

State 40 <SV = 22> <Delay = 3.25>
ST_40 : Operation 196 [1/1] (0.00ns)   --->   "%i_1 = phi i32 %add_ln35, void %._crit_edge, i32 0, void %loop-memcpy-residual-header74" [forward_fcc/fwprop.cpp:35]   --->   Operation 196 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 197 [1/1] (2.55ns)   --->   "%add_ln35 = add i32 %i_1, i32 1" [forward_fcc/fwprop.cpp:35]   --->   Operation 197 'add' 'add_ln35' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 198 [1/1] (2.47ns)   --->   "%icmp_ln35 = icmp_eq  i32 %i_1, i32 %ydim_read" [forward_fcc/fwprop.cpp:35]   --->   Operation 198 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %.split, void %._crit_edge56.loopexit" [forward_fcc/fwprop.cpp:35]   --->   Operation 199 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i32 %i_1" [forward_fcc/fwprop.cpp:37]   --->   Operation 200 'trunc' 'trunc_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i7 %trunc_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 201 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 202 [1/1] (0.00ns)   --->   "%bbuf_V_addr_1 = getelementptr i16 %bbuf_V, i32 0, i32 %zext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 202 'getelementptr' 'bbuf_V_addr_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 203 [2/2] (3.25ns)   --->   "%bbuf_V_load = load i7 %bbuf_V_addr_1" [forward_fcc/fwprop.cpp:37]   --->   Operation 203 'load' 'bbuf_V_load' <Predicate = (!icmp_ln35)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%ybuf_V_addr = getelementptr i16 %ybuf_V, i32 0, i32 %zext_ln37" [forward_fcc/fwprop.cpp:37]   --->   Operation 204 'getelementptr' 'ybuf_V_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln32, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [forward_fcc/fwprop.cpp:45]   --->   Operation 205 'br' 'br_ln45' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %y_read, i32 1, i32 31"   --->   Operation 206 'partselect' 'p_cast4' <Predicate = (icmp_ln32 & icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 207 [1/1] (0.00ns)   --->   "%p_cast4_cast = sext i31 %p_cast4"   --->   Operation 207 'sext' 'p_cast4_cast' <Predicate = (icmp_ln32 & icmp_ln35)> <Delay = 0.00>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast4_cast"   --->   Operation 208 'getelementptr' 'gmem_addr_4' <Predicate = (icmp_ln32 & icmp_ln35)> <Delay = 0.00>

State 41 <SV = 23> <Delay = 7.30>
ST_41 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [forward_fcc/fwprop.cpp:35]   --->   Operation 209 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i7 %trunc_ln37"   --->   Operation 210 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 211 [1/1] (4.17ns)   --->   "%mul_ln1116 = mul i14 %zext_ln1116, i14 100"   --->   Operation 211 'mul' 'mul_ln1116' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 212 [1/2] (3.25ns)   --->   "%bbuf_V_load = load i7 %bbuf_V_addr_1" [forward_fcc/fwprop.cpp:37]   --->   Operation 212 'load' 'bbuf_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_41 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln37 = store i16 %bbuf_V_load, i7 %ybuf_V_addr" [forward_fcc/fwprop.cpp:37]   --->   Operation 213 'store' 'store_ln37' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_41 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %cmp2257, void %._crit_edge, void %.lr.ph" [forward_fcc/fwprop.cpp:39]   --->   Operation 214 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 215 [7/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 215 'readreq' 'empty_38' <Predicate = (cmp2257)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 24> <Delay = 7.30>
ST_42 : Operation 216 [6/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 216 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 25> <Delay = 7.30>
ST_43 : Operation 217 [5/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 217 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 26> <Delay = 7.30>
ST_44 : Operation 218 [4/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 218 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 27> <Delay = 7.30>
ST_45 : Operation 219 [3/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 219 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 28> <Delay = 7.30>
ST_46 : Operation 220 [2/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 220 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 29> <Delay = 7.30>
ST_47 : Operation 221 [1/7] (7.30ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i16 %gmem_addr_3, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 221 'readreq' 'empty_38' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 222 [1/1] (1.58ns)   --->   "%br_ln39 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [forward_fcc/fwprop.cpp:39]   --->   Operation 222 'br' 'br_ln39' <Predicate = true> <Delay = 1.58>

State 48 <SV = 30> <Delay = 2.52>
ST_48 : Operation 223 [1/1] (0.00ns)   --->   "%j_1 = phi i31 0, void %.lr.ph, i31 %add_ln39, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [forward_fcc/fwprop.cpp:39]   --->   Operation 223 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 224 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %j_1, i31 1" [forward_fcc/fwprop.cpp:39]   --->   Operation 224 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 225 [1/1] (0.00ns)   --->   "%j_1_cast = zext i31 %j_1" [forward_fcc/fwprop.cpp:39]   --->   Operation 225 'zext' 'j_1_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 226 [1/1] (2.47ns)   --->   "%icmp_ln39 = icmp_eq  i32 %j_1_cast, i32 %xdim_read" [forward_fcc/fwprop.cpp:39]   --->   Operation 226 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split, void %._crit_edge.loopexit" [forward_fcc/fwprop.cpp:39]   --->   Operation 227 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i31 %j_1"   --->   Operation 228 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_48 : Operation 229 [1/1] (1.81ns)   --->   "%add_ln1116 = add i14 %mul_ln1116, i14 %trunc_ln1116"   --->   Operation 229 'add' 'add_ln1116' <Predicate = (!icmp_ln39)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 31> <Delay = 7.30>
ST_49 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i14 %add_ln1116"   --->   Operation 230 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_49 : Operation 231 [1/1] (0.00ns)   --->   "%wbuf_V_addr_2 = getelementptr i16 %wbuf_V, i32 0, i32 %zext_ln1116_1"   --->   Operation 231 'getelementptr' 'wbuf_V_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_49 : Operation 232 [2/2] (3.25ns)   --->   "%r_V = load i14 %wbuf_V_addr_2"   --->   Operation 232 'load' 'r_V' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_49 : Operation 233 [1/1] (7.30ns)   --->   "%gmem_addr_3_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %gmem_addr_3"   --->   Operation 233 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln39)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 32> <Delay = 4.30>
ST_50 : Operation 234 [1/2] (3.25ns)   --->   "%r_V = load i14 %wbuf_V_addr_2"   --->   Operation 234 'load' 'r_V' <Predicate = (!icmp_ln39)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10000> <RAM>
ST_50 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i16 %r_V"   --->   Operation 235 'sext' 'sext_ln727' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_50 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln727_1 = sext i16 %gmem_addr_3_read"   --->   Operation 236 'sext' 'sext_ln727_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_50 : Operation 237 [3/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 237 'mul' 'mul_ln727' <Predicate = (!icmp_ln39)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 51 <SV = 33> <Delay = 2.10>
ST_51 : Operation 238 [1/1] (0.00ns)   --->   "%rhs = phi i16 %bbuf_V_load, void %.lr.ph, i16 %trunc_ln5, void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split" [forward_fcc/fwprop.cpp:37]   --->   Operation 238 'phi' 'rhs' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 239 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 240 [1/1] (0.00ns)   --->   "%empty_39 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 241 [2/3] (1.05ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 241 'mul' 'mul_ln727' <Predicate = (!icmp_ln39)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 34> <Delay = 2.10>
ST_52 : Operation 242 [1/3] (0.00ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln727 = mul i23 %sext_ln727_1, i23 %sext_ln727"   --->   Operation 242 'mul' 'mul_ln727' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_52 : Operation 243 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i16.i7, i16 %rhs, i7 0"   --->   Operation 243 'bitconcatenate' 'rhs_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_52 : Operation 244 [2/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 244 'add' 'ret_V' <Predicate = (!icmp_ln39)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 53 <SV = 35> <Delay = 4.20>
ST_53 : Operation 245 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [forward_fcc/fwprop.cpp:39]   --->   Operation 245 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_53 : Operation 246 [1/2] (2.10ns) (root node of the DSP)   --->   "%ret_V = add i23 %rhs_1, i23 %mul_ln727"   --->   Operation 246 'add' 'ret_V' <Predicate = (!icmp_ln39)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_53 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %ret_V, i32 7, i32 22"   --->   Operation 247 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_53 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi33ELi19ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi18ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 248 'br' 'br_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00>

State 54 <SV = 34> <Delay = 3.25>
ST_54 : Operation 249 [1/1] (3.25ns)   --->   "%store_ln727 = store i16 %rhs, i7 %ybuf_V_addr"   --->   Operation 249 'store' 'store_ln727' <Predicate = (cmp2257)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>
ST_54 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln35 = br void %._crit_edge" [forward_fcc/fwprop.cpp:35]   --->   Operation 250 'br' 'br_ln35' <Predicate = (cmp2257)> <Delay = 0.00>
ST_54 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 251 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 55 <SV = 23> <Delay = 7.30>
ST_55 : Operation 252 [1/1] (7.30ns)   --->   "%empty_40 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_addr_4, i32 %ydim_read"   --->   Operation 252 'writereq' 'empty_40' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_55 : Operation 253 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 253 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 56 <SV = 24> <Delay = 3.49>
ST_56 : Operation 254 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_41, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 254 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 255 [1/1] (3.49ns)   --->   "%empty_41 = add i63 %loop_index, i63 1"   --->   Operation 255 'add' 'empty_41' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 256 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 256 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 257 [1/1] (2.78ns)   --->   "%exitcond5 = icmp_eq  i63 %loop_index, i63 %sext_ln32" [forward_fcc/fwprop.cpp:32]   --->   Operation 257 'icmp' 'exitcond5' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 258 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 258 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %exitcond5, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [forward_fcc/fwprop.cpp:32]   --->   Operation 259 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 260 [1/1] (0.00ns)   --->   "%empty_43 = trunc i63 %loop_index"   --->   Operation 260 'trunc' 'empty_43' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_56 : Operation 261 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i7 %empty_43"   --->   Operation 261 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_56 : Operation 262 [1/1] (0.00ns)   --->   "%ybuf_V_addr_1 = getelementptr i16 %ybuf_V, i32 0, i32 %loop_index_cast_cast"   --->   Operation 262 'getelementptr' 'ybuf_V_addr_1' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_56 : Operation 263 [2/2] (3.25ns)   --->   "%ybuf_V_load = load i7 %ybuf_V_addr_1"   --->   Operation 263 'load' 'ybuf_V_load' <Predicate = (!exitcond5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 57 <SV = 25> <Delay = 3.25>
ST_57 : Operation 264 [1/2] (3.25ns)   --->   "%ybuf_V_load = load i7 %ybuf_V_addr_1"   --->   Operation 264 'load' 'ybuf_V_load' <Predicate = (!exitcond5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 100> <RAM>

State 58 <SV = 26> <Delay = 7.30>
ST_58 : Operation 265 [1/1] (7.30ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_addr_4, i16 %ybuf_V_load, i2 3"   --->   Operation 265 'write' 'write_ln0' <Predicate = (!exitcond5)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_58 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!exitcond5)> <Delay = 0.00>

State 59 <SV = 25> <Delay = 7.30>
ST_59 : Operation 267 [5/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [forward_fcc/fwprop.cpp:47]   --->   Operation 267 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 26> <Delay = 7.30>
ST_60 : Operation 268 [4/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [forward_fcc/fwprop.cpp:47]   --->   Operation 268 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 27> <Delay = 7.30>
ST_61 : Operation 269 [3/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [forward_fcc/fwprop.cpp:47]   --->   Operation 269 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 28> <Delay = 7.30>
ST_62 : Operation 270 [2/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [forward_fcc/fwprop.cpp:47]   --->   Operation 270 'writeresp' 'empty_44' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 29> <Delay = 7.30>
ST_63 : Operation 271 [1/5] (7.30ns)   --->   "%empty_44 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_addr_4" [forward_fcc/fwprop.cpp:47]   --->   Operation 271 'writeresp' 'empty_44' <Predicate = (icmp_ln32)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_63 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln47 = br void %loop-memcpy-residual-header" [forward_fcc/fwprop.cpp:47]   --->   Operation 272 'br' 'br_ln47' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [forward_fcc/fwprop.cpp:47]   --->   Operation 273 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ xdim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ydim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0      (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ydim_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111100000000]
xdim_read              (read             ) [ 0011111111111111111111111111111111111111111111111111111000000000]
b_read                 (read             ) [ 0011111111111111100000000000000000000000000000000000000000000000]
y_read                 (read             ) [ 0011111111111111111111111111111111111111111111111111111000000000]
w_read                 (read             ) [ 0011111111111111111111111111110000000000000000000000000000000000]
x_read                 (read             ) [ 0011111111111111111111111111111111111111000000000000000000000000]
ybuf_V                 (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111100000]
bbuf_V                 (alloca           ) [ 0011111111111111111111111111111111111111111111111111111000000000]
wbuf_V                 (alloca           ) [ 0011111111111111111111111111111111111111111111111111111000000000]
cmp2257                (icmp             ) [ 0011111111111111111111111111111111111111111111111111111000000000]
empty                  (trunc            ) [ 0011111111111111000000000000000000000000000000000000000000000000]
br_ln24                (br               ) [ 0111111111111111000000000000000000000000000000000000000000000000]
i                      (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000]
add_ln24               (add              ) [ 0111111111111111000000000000000000000000000000000000000000000000]
icmp_ln24              (icmp             ) [ 0011111111111111000000000000000000000000000000000000000000000000]
br_ln24                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_25               (trunc            ) [ 0001100000000000000000000000000000000000000000000000000000000000]
empty_26               (trunc            ) [ 0001000000000000000000000000000000000000000000000000000000000000]
icmp_ln32              (icmp             ) [ 0000000000000000111111111111111111111111111111111111111111111111]
empty_27               (mul              ) [ 0000100000000000000000000000000000000000000000000000000000000000]
specloopname_ln24      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln26              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln26               (mul              ) [ 0000011111111110000000000000000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_28               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln               (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln25              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 0000011111111110000000000000000000000000000000000000000000000000]
empty_29               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln25                (br               ) [ 0011111111111111000000000000000000000000000000000000000000000000]
j                      (phi              ) [ 0000000000001000000000000000000000000000000000000000000000000000]
add_ln25               (add              ) [ 0011111111111111000000000000000000000000000000000000000000000000]
j_cast                 (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25              (icmp             ) [ 0011111111111111000000000000000000000000000000000000000000000000]
empty_30               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln25                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln26             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln26               (add              ) [ 0000000000001110000000000000000000000000000000000000000000000000]
gmem_addr_1_read       (read             ) [ 0000000000001010000000000000000000000000000000000000000000000000]
specloopname_ln25      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln26_1            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln26             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0011111111111111000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0111111111111111000000000000000000000000000000000000000000000000]
sext_ln32              (sext             ) [ 0000000000000000011111111111111111111111111111111111111111100000]
br_ln32                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast                 (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast            (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gmem_addr              (getelementptr    ) [ 0000000000000000011111111100000000000000000000000000000000000000]
empty_31               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000111100000000000000000000000000000000000000]
loop_index78           (phi              ) [ 0000000000000000000000010000000000000000000000000000000000000000]
empty_32               (add              ) [ 0000000000000000000000111100000000000000000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond889            (icmp             ) [ 0000000000000000000000011100000000000000000000000000000000000000]
empty_33               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln32                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_34               (trunc            ) [ 0000000000000000000000011100000000000000000000000000000000000000]
gmem_addr_read         (read             ) [ 0000000000000000000000010100000000000000000000000000000000000000]
loop_index78_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000111100000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln33               (mul              ) [ 0000000000000000000000000000111111110000000000000000000000000000]
icmp_ln33              (icmp             ) [ 0000000000000000000000000000011111111111000000000000000000000000]
sext_ln33              (sext             ) [ 0000000000000000000000000000001111111110000000000000000000000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast2                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast2_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 0000000000000000000000000000001111111110000000000000000000000000]
empty_45               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000011110000000000000000000000000]
loop_index72           (phi              ) [ 0000000000000000000000000000000000001000000000000000000000000000]
empty_35               (add              ) [ 0000000000000000000000000000000000011110000000000000000000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond878            (icmp             ) [ 0000000000000000000000000000000000001110000000000000000000000000]
empty_36               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln33                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_37               (trunc            ) [ 0000000000000000000000000000000000001110000000000000000000000000]
gmem_addr_2_read       (read             ) [ 0000000000000000000000000000000000001010000000000000000000000000]
loop_index72_cast_cast (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000011110000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln2              (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln39              (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 0000000000000000000000000000000000000000111111111111111000000000]
br_ln35                (br               ) [ 0000000000000000000000000000000000000001111111111111111000000000]
i_1                    (phi              ) [ 0000000000000000000000000000000000000000100000000000000000000000]
add_ln35               (add              ) [ 0000000000000000000000000000000000000001111111111111111000000000]
icmp_ln35              (icmp             ) [ 0000000000000000000000000000000000000000111111111111111000000000]
br_ln35                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln37             (trunc            ) [ 0000000000000000000000000000000000000000010000000000000000000000]
zext_ln37              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
bbuf_V_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000010000000000000000000000]
ybuf_V_addr            (getelementptr    ) [ 0000000000000000000000000000000000000000011111111111111000000000]
br_ln45                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast4                (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000]
p_cast4_cast           (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4            (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000111111111]
specloopname_ln35      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
zext_ln1116            (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln1116             (mul              ) [ 0000000000000000000000000000000000000000001111111111110000000000]
bbuf_V_load            (load             ) [ 0000000000000000000000000000000000000000001111111111110000000000]
store_ln37             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_38               (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln39                (br               ) [ 0000000000000000000000000000000000000000111111111111111000000000]
j_1                    (phi              ) [ 0000000000000000000000000000000000000000000000001000000000000000]
add_ln39               (add              ) [ 0000000000000000000000000000000000000000111111111111111000000000]
j_1_cast               (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
icmp_ln39              (icmp             ) [ 0000000000000000000000000000000000000000111111111111111000000000]
br_ln39                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1116           (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
add_ln1116             (add              ) [ 0000000000000000000000000000000000000000000000001100000000000000]
zext_ln1116_1          (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
wbuf_V_addr_2          (getelementptr    ) [ 0000000000000000000000000000000000000000000000001010000000000000]
gmem_addr_3_read       (read             ) [ 0000000000000000000000000000000000000000000000001010000000000000]
r_V                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
sext_ln727             (sext             ) [ 0000000000000000000000000000000000000000000000001001100000000000]
sext_ln727_1           (sext             ) [ 0000000000000000000000000000000000000000000000001001100000000000]
rhs                    (phi              ) [ 0000000000000000000000000000000000000000000000001111101000000000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_39               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
mul_ln727              (mul              ) [ 0000000000000000000000000000000000000000000000001000010000000000]
rhs_1                  (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000001000010000000000]
specloopname_ln39      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_V                  (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
trunc_ln5              (partselect       ) [ 0000000000000000000000000000000000000000111111111111111000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000111111111111111000000000]
store_ln727            (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln35                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000001111111111111111000000000]
empty_40               (writereq         ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000111100000]
loop_index             (phi              ) [ 0000000000000000000000000000000000000000000000000000000010000000]
empty_41               (add              ) [ 0000000000000000000000000000000000000000000000000000000111100000]
specpipeline_ln0       (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000]
exitcond5              (icmp             ) [ 0000000000000000000000000000000000000000000000000000000011100000]
empty_42               (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln32                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
empty_43               (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
loop_index_cast_cast   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ybuf_V_addr_1          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000011000000]
ybuf_V_load            (load             ) [ 0000000000000000000000000000000000000000000000000000000010100000]
write_ln0              (write            ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000000000000000000000000000000000000111100000]
empty_44               (writeresp        ) [ 0000000000000000000000000000000000000000000000000000000000000000]
br_ln47                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000]
ret_ln47               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xdim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xdim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ydim">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ydim"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="ybuf_V_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ybuf_V/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bbuf_V_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bbuf_V/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="wbuf_V_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="wbuf_V/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="ydim_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ydim_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="xdim_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="xdim_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="b_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="y_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="22"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="w_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="32" slack="21"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_readreq_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="1"/>
<pin id="175" dir="0" index="2" bw="32" slack="4"/>
<pin id="176" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_29/5 "/>
</bind>
</comp>

<comp id="178" class="1004" name="gmem_addr_1_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="16" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="9"/>
<pin id="181" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/13 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_readreq_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="16" slack="0"/>
<pin id="186" dir="0" index="2" bw="32" slack="2"/>
<pin id="187" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_31/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="gmem_addr_read_read_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="0"/>
<pin id="191" dir="0" index="1" bw="16" slack="8"/>
<pin id="192" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/24 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_readreq_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="32" slack="2"/>
<pin id="198" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_45/29 "/>
</bind>
</comp>

<comp id="200" class="1004" name="gmem_addr_2_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="0" index="1" bw="16" slack="8"/>
<pin id="203" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/37 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_readreq_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="16" slack="2"/>
<pin id="208" dir="0" index="2" bw="32" slack="23"/>
<pin id="209" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_38/41 "/>
</bind>
</comp>

<comp id="211" class="1004" name="gmem_addr_3_read_read_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="10"/>
<pin id="214" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/49 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_writeresp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="1"/>
<pin id="219" dir="0" index="2" bw="32" slack="23"/>
<pin id="220" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_40/55 empty_44/59 "/>
</bind>
</comp>

<comp id="222" class="1004" name="write_ln0_write_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="0" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="4"/>
<pin id="225" dir="0" index="2" bw="16" slack="1"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/58 "/>
</bind>
</comp>

<comp id="231" class="1004" name="wbuf_V_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="14" slack="0"/>
<pin id="235" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr/14 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="1"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln26/14 store_ln0/38 r_V/49 "/>
</bind>
</comp>

<comp id="243" class="1004" name="bbuf_V_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr/25 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="7" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="1"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/25 bbuf_V_load/40 "/>
</bind>
</comp>

<comp id="255" class="1004" name="wbuf_V_addr_1_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="14" slack="0"/>
<pin id="259" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_1/38 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bbuf_V_addr_1_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bbuf_V_addr_1/40 "/>
</bind>
</comp>

<comp id="269" class="1004" name="ybuf_V_addr_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr/40 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_access_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/41 store_ln727/54 ybuf_V_load/56 "/>
</bind>
</comp>

<comp id="281" class="1004" name="wbuf_V_addr_2_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="14" slack="0"/>
<pin id="285" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wbuf_V_addr_2/49 "/>
</bind>
</comp>

<comp id="288" class="1004" name="ybuf_V_addr_1_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ybuf_V_addr_1/56 "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="1"/>
<pin id="297" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="i_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="1" slack="1"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="306" class="1005" name="j_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="1"/>
<pin id="308" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="j_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="1" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/12 "/>
</bind>
</comp>

<comp id="317" class="1005" name="loop_index78_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="63" slack="1"/>
<pin id="319" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index78 (phireg) "/>
</bind>
</comp>

<comp id="321" class="1004" name="loop_index78_phi_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="63" slack="0"/>
<pin id="323" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="2" bw="1" slack="1"/>
<pin id="325" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index78/23 "/>
</bind>
</comp>

<comp id="328" class="1005" name="loop_index72_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="63" slack="1"/>
<pin id="330" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index72 (phireg) "/>
</bind>
</comp>

<comp id="332" class="1004" name="loop_index72_phi_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="63" slack="0"/>
<pin id="334" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="335" dir="0" index="2" bw="1" slack="1"/>
<pin id="336" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="337" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index72/36 "/>
</bind>
</comp>

<comp id="339" class="1005" name="i_1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="343" class="1004" name="i_1_phi_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="1" slack="1"/>
<pin id="347" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="348" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/40 "/>
</bind>
</comp>

<comp id="350" class="1005" name="j_1_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="31" slack="1"/>
<pin id="352" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_1_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="31" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/48 "/>
</bind>
</comp>

<comp id="361" class="1005" name="rhs_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="1"/>
<pin id="363" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rhs (phireg) "/>
</bind>
</comp>

<comp id="365" class="1004" name="rhs_phi_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="10"/>
<pin id="367" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="2" bw="16" slack="1"/>
<pin id="369" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="rhs/51 "/>
</bind>
</comp>

<comp id="372" class="1005" name="loop_index_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="63" slack="1"/>
<pin id="374" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="376" class="1004" name="loop_index_phi_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="63" slack="0"/>
<pin id="378" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="379" dir="0" index="2" bw="1" slack="1"/>
<pin id="380" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/56 "/>
</bind>
</comp>

<comp id="383" class="1004" name="cmp2257_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp2257/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="add_ln24_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln24_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="1"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="empty_25_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="empty_26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_26/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="31" slack="0"/>
<pin id="414" dir="0" index="1" bw="31" slack="1"/>
<pin id="415" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln32_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="zext_ln26_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="2"/>
<pin id="424" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="mul_ln26_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="7" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="14" slack="8"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="31" slack="1"/>
<pin id="434" dir="0" index="2" bw="1" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="438" class="1004" name="empty_28_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="3"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_28/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="31" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="0" index="2" bw="1" slack="0"/>
<pin id="447" dir="0" index="3" bw="6" slack="0"/>
<pin id="448" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sext_ln25_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="31" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln25/4 "/>
</bind>
</comp>

<comp id="457" class="1004" name="gmem_addr_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="0" index="1" bw="31" slack="0"/>
<pin id="460" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="add_ln25_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="31" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/12 "/>
</bind>
</comp>

<comp id="469" class="1004" name="j_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="31" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/12 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln25_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="31" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="11"/>
<pin id="476" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/12 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln26_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="31" slack="0"/>
<pin id="480" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln26_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="14" slack="8"/>
<pin id="484" dir="0" index="1" bw="14" slack="0"/>
<pin id="485" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/12 "/>
</bind>
</comp>

<comp id="487" class="1004" name="zext_ln26_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="14" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/14 "/>
</bind>
</comp>

<comp id="491" class="1004" name="sext_ln32_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/16 "/>
</bind>
</comp>

<comp id="494" class="1004" name="p_cast_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="31" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="2"/>
<pin id="497" dir="0" index="2" bw="1" slack="0"/>
<pin id="498" dir="0" index="3" bw="6" slack="0"/>
<pin id="499" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/16 "/>
</bind>
</comp>

<comp id="503" class="1004" name="p_cast_cast_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="0"/>
<pin id="505" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/16 "/>
</bind>
</comp>

<comp id="507" class="1004" name="gmem_addr_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="0" index="1" bw="31" slack="0"/>
<pin id="510" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/16 "/>
</bind>
</comp>

<comp id="514" class="1004" name="empty_32_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="63" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/23 "/>
</bind>
</comp>

<comp id="520" class="1004" name="exitcond889_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="63" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="7"/>
<pin id="523" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond889/23 "/>
</bind>
</comp>

<comp id="525" class="1004" name="empty_34_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="63" slack="0"/>
<pin id="527" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_34/23 "/>
</bind>
</comp>

<comp id="529" class="1004" name="loop_index78_cast_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="7" slack="2"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index78_cast_cast/25 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="10"/>
<pin id="535" dir="0" index="1" bw="32" slack="10"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln33/26 "/>
</bind>
</comp>

<comp id="537" class="1004" name="icmp_ln33_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/28 "/>
</bind>
</comp>

<comp id="542" class="1004" name="sext_ln33_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="2"/>
<pin id="544" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/29 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_cast2_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="31" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="13"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="0" index="3" bw="6" slack="0"/>
<pin id="550" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/29 "/>
</bind>
</comp>

<comp id="554" class="1004" name="p_cast2_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="31" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast2_cast/29 "/>
</bind>
</comp>

<comp id="558" class="1004" name="gmem_addr_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="31" slack="0"/>
<pin id="561" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/29 "/>
</bind>
</comp>

<comp id="565" class="1004" name="empty_35_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="63" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_35/36 "/>
</bind>
</comp>

<comp id="571" class="1004" name="exitcond878_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="63" slack="0"/>
<pin id="573" dir="0" index="1" bw="32" slack="7"/>
<pin id="574" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond878/36 "/>
</bind>
</comp>

<comp id="576" class="1004" name="empty_37_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="63" slack="0"/>
<pin id="578" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/36 "/>
</bind>
</comp>

<comp id="580" class="1004" name="loop_index72_cast_cast_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="14" slack="2"/>
<pin id="582" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index72_cast_cast/38 "/>
</bind>
</comp>

<comp id="584" class="1004" name="trunc_ln2_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="0"/>
<pin id="586" dir="0" index="1" bw="32" slack="21"/>
<pin id="587" dir="0" index="2" bw="1" slack="0"/>
<pin id="588" dir="0" index="3" bw="6" slack="0"/>
<pin id="589" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/39 "/>
</bind>
</comp>

<comp id="593" class="1004" name="sext_ln39_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="31" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/39 "/>
</bind>
</comp>

<comp id="597" class="1004" name="gmem_addr_3_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="16" slack="0"/>
<pin id="599" dir="0" index="1" bw="31" slack="0"/>
<pin id="600" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/39 "/>
</bind>
</comp>

<comp id="603" class="1004" name="add_ln35_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/40 "/>
</bind>
</comp>

<comp id="609" class="1004" name="icmp_ln35_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="22"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/40 "/>
</bind>
</comp>

<comp id="614" class="1004" name="trunc_ln37_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/40 "/>
</bind>
</comp>

<comp id="618" class="1004" name="zext_ln37_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="7" slack="0"/>
<pin id="620" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/40 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_cast4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="31" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="22"/>
<pin id="627" dir="0" index="2" bw="1" slack="0"/>
<pin id="628" dir="0" index="3" bw="6" slack="0"/>
<pin id="629" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/40 "/>
</bind>
</comp>

<comp id="633" class="1004" name="p_cast4_cast_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="31" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast4_cast/40 "/>
</bind>
</comp>

<comp id="637" class="1004" name="gmem_addr_4_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="31" slack="0"/>
<pin id="640" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/40 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln1116_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="1"/>
<pin id="645" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/41 "/>
</bind>
</comp>

<comp id="646" class="1004" name="mul_ln1116_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="14" slack="7"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1116/41 "/>
</bind>
</comp>

<comp id="652" class="1004" name="add_ln39_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="31" slack="0"/>
<pin id="654" dir="0" index="1" bw="1" slack="0"/>
<pin id="655" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/48 "/>
</bind>
</comp>

<comp id="658" class="1004" name="j_1_cast_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="0"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast/48 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln39_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="31" slack="0"/>
<pin id="664" dir="0" index="1" bw="32" slack="30"/>
<pin id="665" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/48 "/>
</bind>
</comp>

<comp id="667" class="1004" name="trunc_ln1116_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="31" slack="0"/>
<pin id="669" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/48 "/>
</bind>
</comp>

<comp id="671" class="1004" name="add_ln1116_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="14" slack="7"/>
<pin id="673" dir="0" index="1" bw="14" slack="0"/>
<pin id="674" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/48 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln1116_1_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="14" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/49 "/>
</bind>
</comp>

<comp id="680" class="1004" name="sext_ln727_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="16" slack="0"/>
<pin id="682" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/50 "/>
</bind>
</comp>

<comp id="684" class="1004" name="sext_ln727_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="16" slack="1"/>
<pin id="686" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727_1/50 "/>
</bind>
</comp>

<comp id="687" class="1004" name="rhs_1_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="23" slack="0"/>
<pin id="689" dir="0" index="1" bw="16" slack="1"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/52 "/>
</bind>
</comp>

<comp id="695" class="1004" name="trunc_ln5_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="23" slack="0"/>
<pin id="698" dir="0" index="2" bw="4" slack="0"/>
<pin id="699" dir="0" index="3" bw="6" slack="0"/>
<pin id="700" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/53 "/>
</bind>
</comp>

<comp id="704" class="1004" name="empty_41_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="63" slack="0"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/56 "/>
</bind>
</comp>

<comp id="710" class="1004" name="exitcond5_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="63" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="22"/>
<pin id="713" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/56 "/>
</bind>
</comp>

<comp id="715" class="1004" name="empty_43_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="63" slack="0"/>
<pin id="717" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/56 "/>
</bind>
</comp>

<comp id="719" class="1004" name="loop_index_cast_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast_cast/56 "/>
</bind>
</comp>

<comp id="724" class="1007" name="grp_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="16" slack="0"/>
<pin id="726" dir="0" index="1" bw="16" slack="0"/>
<pin id="727" dir="0" index="2" bw="23" slack="0"/>
<pin id="728" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln727/50 ret_V/52 "/>
</bind>
</comp>

<comp id="733" class="1005" name="ydim_read_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ydim_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="xdim_read_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="4"/>
<pin id="746" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="xdim_read "/>
</bind>
</comp>

<comp id="753" class="1005" name="b_read_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="2"/>
<pin id="755" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_read "/>
</bind>
</comp>

<comp id="758" class="1005" name="y_read_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="22"/>
<pin id="760" dir="1" index="1" bw="32" slack="22"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="763" class="1005" name="w_read_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="3"/>
<pin id="765" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="w_read "/>
</bind>
</comp>

<comp id="769" class="1005" name="x_read_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="21"/>
<pin id="771" dir="1" index="1" bw="32" slack="21"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="774" class="1005" name="cmp2257_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="3"/>
<pin id="776" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp2257 "/>
</bind>
</comp>

<comp id="778" class="1005" name="empty_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="31" slack="1"/>
<pin id="780" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln24_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="791" class="1005" name="empty_25_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="2"/>
<pin id="793" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="796" class="1005" name="empty_26_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="31" slack="1"/>
<pin id="798" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_26 "/>
</bind>
</comp>

<comp id="801" class="1005" name="icmp_ln32_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="1" slack="1"/>
<pin id="803" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="805" class="1005" name="empty_27_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="31" slack="1"/>
<pin id="807" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="810" class="1005" name="mul_ln26_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="14" slack="8"/>
<pin id="812" dir="1" index="1" bw="14" slack="8"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="815" class="1005" name="gmem_addr_1_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="821" class="1005" name="add_ln25_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="31" slack="0"/>
<pin id="823" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="826" class="1005" name="icmp_ln25_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="1"/>
<pin id="828" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="830" class="1005" name="add_ln26_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="2"/>
<pin id="832" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="835" class="1005" name="gmem_addr_1_read_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="840" class="1005" name="sext_ln32_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="63" slack="7"/>
<pin id="842" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln32 "/>
</bind>
</comp>

<comp id="846" class="1005" name="gmem_addr_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="1"/>
<pin id="848" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="852" class="1005" name="empty_32_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="63" slack="0"/>
<pin id="854" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="857" class="1005" name="exitcond889_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond889 "/>
</bind>
</comp>

<comp id="861" class="1005" name="empty_34_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="7" slack="2"/>
<pin id="863" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="empty_34 "/>
</bind>
</comp>

<comp id="866" class="1005" name="gmem_addr_read_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="1"/>
<pin id="868" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="mul_ln33_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="1"/>
<pin id="873" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln33 "/>
</bind>
</comp>

<comp id="878" class="1005" name="icmp_ln33_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="1"/>
<pin id="880" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="882" class="1005" name="sext_ln33_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="63" slack="7"/>
<pin id="884" dir="1" index="1" bw="63" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln33 "/>
</bind>
</comp>

<comp id="887" class="1005" name="gmem_addr_2_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="1"/>
<pin id="889" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="893" class="1005" name="empty_35_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="63" slack="0"/>
<pin id="895" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_35 "/>
</bind>
</comp>

<comp id="898" class="1005" name="exitcond878_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="1"/>
<pin id="900" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond878 "/>
</bind>
</comp>

<comp id="902" class="1005" name="empty_37_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="14" slack="2"/>
<pin id="904" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="907" class="1005" name="gmem_addr_2_read_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="16" slack="1"/>
<pin id="909" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="912" class="1005" name="gmem_addr_3_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="16" slack="2"/>
<pin id="914" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="918" class="1005" name="add_ln35_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="926" class="1005" name="trunc_ln37_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="1"/>
<pin id="928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln37 "/>
</bind>
</comp>

<comp id="931" class="1005" name="bbuf_V_addr_1_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="7" slack="1"/>
<pin id="933" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bbuf_V_addr_1 "/>
</bind>
</comp>

<comp id="936" class="1005" name="ybuf_V_addr_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="7" slack="1"/>
<pin id="938" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr "/>
</bind>
</comp>

<comp id="941" class="1005" name="gmem_addr_4_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="16" slack="1"/>
<pin id="943" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="mul_ln1116_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="14" slack="7"/>
<pin id="949" dir="1" index="1" bw="14" slack="7"/>
</pin_list>
<bind>
<opset="mul_ln1116 "/>
</bind>
</comp>

<comp id="952" class="1005" name="bbuf_V_load_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="16" slack="10"/>
<pin id="954" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="bbuf_V_load "/>
</bind>
</comp>

<comp id="957" class="1005" name="add_ln39_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="31" slack="0"/>
<pin id="959" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="962" class="1005" name="icmp_ln39_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln39 "/>
</bind>
</comp>

<comp id="966" class="1005" name="add_ln1116_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="14" slack="1"/>
<pin id="968" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1116 "/>
</bind>
</comp>

<comp id="971" class="1005" name="wbuf_V_addr_2_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="14" slack="1"/>
<pin id="973" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="wbuf_V_addr_2 "/>
</bind>
</comp>

<comp id="976" class="1005" name="gmem_addr_3_read_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="16" slack="1"/>
<pin id="978" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3_read "/>
</bind>
</comp>

<comp id="981" class="1005" name="sext_ln727_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="23" slack="1"/>
<pin id="983" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="986" class="1005" name="sext_ln727_1_reg_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="23" slack="1"/>
<pin id="988" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727_1 "/>
</bind>
</comp>

<comp id="991" class="1005" name="rhs_1_reg_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="1"/>
<pin id="993" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="rhs_1 "/>
</bind>
</comp>

<comp id="996" class="1005" name="trunc_ln5_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="1"/>
<pin id="998" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1001" class="1005" name="empty_41_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="63" slack="0"/>
<pin id="1003" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="exitcond5_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="ybuf_V_addr_1_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="7" slack="1"/>
<pin id="1012" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_addr_1 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="ybuf_V_load_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="16" slack="1"/>
<pin id="1017" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ybuf_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="58" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="58" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="56" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="56" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="56" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="2" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="177"><net_src comp="74" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="94" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="94" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="74" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="94" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="74" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="94" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="118" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="120" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="230"><net_src comp="122" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="22" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="261"><net_src comp="255" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="267"><net_src comp="22" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="268"><net_src comp="262" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="274"><net_src comp="22" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="249" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="22" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="281" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="288" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="298"><net_src comp="22" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="320"><net_src comp="98" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="331"><net_src comp="98" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="338"><net_src comp="328" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="342"><net_src comp="22" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="353"><net_src comp="76" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="361" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="371"><net_src comp="365" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="375"><net_src comp="98" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="372" pin="1"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="142" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="142" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="397"><net_src comp="299" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="58" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="299" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="299" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="411"><net_src comp="299" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="408" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="421"><net_src comp="22" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="422" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="66" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="68" pin="0"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="431" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="449"><net_src comp="70" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="451"><net_src comp="58" pin="0"/><net_sink comp="443" pin=2"/></net>

<net id="452"><net_src comp="72" pin="0"/><net_sink comp="443" pin=3"/></net>

<net id="456"><net_src comp="443" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="0" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="310" pin="4"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="78" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="310" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="310" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="487" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="501"><net_src comp="58" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="502"><net_src comp="72" pin="0"/><net_sink comp="494" pin=3"/></net>

<net id="506"><net_src comp="494" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="511"><net_src comp="0" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="503" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="513"><net_src comp="507" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="518"><net_src comp="321" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="321" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="321" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="529" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="541"><net_src comp="22" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="551"><net_src comp="70" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="58" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="553"><net_src comp="72" pin="0"/><net_sink comp="545" pin=3"/></net>

<net id="557"><net_src comp="545" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="0" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="554" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="564"><net_src comp="558" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="569"><net_src comp="332" pin="4"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="100" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="332" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="332" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="590"><net_src comp="70" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="58" pin="0"/><net_sink comp="584" pin=2"/></net>

<net id="592"><net_src comp="72" pin="0"/><net_sink comp="584" pin=3"/></net>

<net id="596"><net_src comp="584" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="0" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="343" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="58" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="343" pin="4"/><net_sink comp="609" pin=0"/></net>

<net id="617"><net_src comp="343" pin="4"/><net_sink comp="614" pin=0"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="630"><net_src comp="70" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="631"><net_src comp="58" pin="0"/><net_sink comp="624" pin=2"/></net>

<net id="632"><net_src comp="72" pin="0"/><net_sink comp="624" pin=3"/></net>

<net id="636"><net_src comp="624" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="0" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="650"><net_src comp="643" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="64" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="354" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="78" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="354" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="666"><net_src comp="658" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="354" pin="4"/><net_sink comp="667" pin=0"/></net>

<net id="675"><net_src comp="667" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="679"><net_src comp="676" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="683"><net_src comp="237" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="692"><net_src comp="104" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="361" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="106" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="701"><net_src comp="110" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="112" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="703"><net_src comp="114" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="376" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="100" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="714"><net_src comp="376" pin="4"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="376" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="729"><net_src comp="684" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="730"><net_src comp="680" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="731"><net_src comp="687" pin="3"/><net_sink comp="724" pin=2"/></net>

<net id="732"><net_src comp="724" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="736"><net_src comp="136" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="738"><net_src comp="733" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="739"><net_src comp="733" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="740"><net_src comp="733" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="743"><net_src comp="733" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="747"><net_src comp="142" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="756"><net_src comp="148" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="761"><net_src comp="154" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="766"><net_src comp="160" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="768"><net_src comp="763" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="772"><net_src comp="166" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="777"><net_src comp="383" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="389" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="786"><net_src comp="393" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="794"><net_src comp="404" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="799"><net_src comp="408" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="804"><net_src comp="417" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="412" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="813"><net_src comp="425" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="818"><net_src comp="457" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="824"><net_src comp="463" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="829"><net_src comp="473" pin="2"/><net_sink comp="826" pin=0"/></net>

<net id="833"><net_src comp="482" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="838"><net_src comp="178" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="843"><net_src comp="491" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="849"><net_src comp="507" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="855"><net_src comp="514" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="860"><net_src comp="520" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="525" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="869"><net_src comp="189" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="874"><net_src comp="533" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="881"><net_src comp="537" pin="2"/><net_sink comp="878" pin=0"/></net>

<net id="885"><net_src comp="542" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="890"><net_src comp="558" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="892"><net_src comp="887" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="896"><net_src comp="565" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="901"><net_src comp="571" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="576" pin="1"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="910"><net_src comp="200" pin="2"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="915"><net_src comp="597" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="917"><net_src comp="912" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="921"><net_src comp="603" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="929"><net_src comp="614" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="934"><net_src comp="262" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="939"><net_src comp="269" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="944"><net_src comp="637" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="946"><net_src comp="941" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="950"><net_src comp="646" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="955"><net_src comp="249" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="960"><net_src comp="652" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="965"><net_src comp="662" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="969"><net_src comp="671" pin="2"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="974"><net_src comp="281" pin="3"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="979"><net_src comp="211" pin="2"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="984"><net_src comp="680" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="989"><net_src comp="684" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="994"><net_src comp="687" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="999"><net_src comp="695" pin="4"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1004"><net_src comp="704" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="1009"><net_src comp="710" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="288" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="1018"><net_src comp="275" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="222" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {55 58 59 60 61 62 63 }
 - Input state : 
	Port: forward_fcc : gmem | {5 6 7 8 9 10 11 13 16 17 18 19 20 21 22 24 29 30 31 32 33 34 35 37 41 42 43 44 45 46 47 49 }
	Port: forward_fcc : x | {1 }
	Port: forward_fcc : w | {1 }
	Port: forward_fcc : y | {1 }
	Port: forward_fcc : b | {1 }
	Port: forward_fcc : xdim | {1 }
	Port: forward_fcc : ydim | {1 }
  - Chain level:
	State 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
		empty_25 : 1
		empty_26 : 1
		empty_27 : 2
	State 3
	State 4
		mul_ln26 : 1
		empty_28 : 1
		trunc_ln : 2
		sext_ln25 : 3
		gmem_addr_1 : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		add_ln25 : 1
		j_cast : 1
		icmp_ln25 : 2
		br_ln25 : 3
		trunc_ln26 : 1
		add_ln26 : 2
	State 13
	State 14
		wbuf_V_addr : 1
		store_ln26 : 2
	State 15
	State 16
		p_cast_cast : 1
		gmem_addr : 2
		empty_31 : 3
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		empty_32 : 1
		exitcond889 : 1
		br_ln32 : 2
		empty_34 : 1
	State 24
	State 25
		bbuf_V_addr : 1
		store_ln0 : 2
	State 26
	State 27
	State 28
	State 29
		p_cast2_cast : 1
		gmem_addr_2 : 2
		empty_45 : 3
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
		empty_35 : 1
		exitcond878 : 1
		br_ln33 : 2
		empty_37 : 1
	State 37
	State 38
		wbuf_V_addr_1 : 1
		store_ln0 : 2
	State 39
		sext_ln39 : 1
		gmem_addr_3 : 2
	State 40
		add_ln35 : 1
		icmp_ln35 : 1
		br_ln35 : 2
		trunc_ln37 : 1
		zext_ln37 : 2
		bbuf_V_addr_1 : 3
		bbuf_V_load : 4
		ybuf_V_addr : 3
		p_cast4_cast : 1
		gmem_addr_4 : 2
	State 41
		mul_ln1116 : 1
		store_ln37 : 1
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
		add_ln39 : 1
		j_1_cast : 1
		icmp_ln39 : 2
		br_ln39 : 3
		trunc_ln1116 : 1
		add_ln1116 : 2
	State 49
		wbuf_V_addr_2 : 1
		r_V : 2
	State 50
		sext_ln727 : 1
		mul_ln727 : 2
	State 51
	State 52
		ret_V : 1
	State 53
		trunc_ln5 : 1
	State 54
	State 55
	State 56
		empty_41 : 1
		exitcond5 : 1
		br_ln32 : 2
		empty_43 : 1
		loop_index_cast_cast : 2
		ybuf_V_addr_1 : 3
		ybuf_V_load : 4
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_412          |    0    |   141   |    48   |
|    mul   |        mul_ln26_fu_425        |    0    |    0    |    41   |
|          |           grp_fu_533          |    0    |   165   |    50   |
|          |       mul_ln1116_fu_646       |    0    |    0    |    41   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln24_fu_393        |    0    |    0    |    39   |
|          |        empty_28_fu_438        |    0    |    0    |    39   |
|          |        add_ln25_fu_463        |    0    |    0    |    38   |
|          |        add_ln26_fu_482        |    0    |    0    |    17   |
|    add   |        empty_32_fu_514        |    0    |    0    |    70   |
|          |        empty_35_fu_565        |    0    |    0    |    70   |
|          |        add_ln35_fu_603        |    0    |    0    |    39   |
|          |        add_ln39_fu_652        |    0    |    0    |    38   |
|          |       add_ln1116_fu_671       |    0    |    0    |    17   |
|          |        empty_41_fu_704        |    0    |    0    |    70   |
|----------|-------------------------------|---------|---------|---------|
|          |         cmp2257_fu_383        |    0    |    0    |    18   |
|          |        icmp_ln24_fu_399       |    0    |    0    |    18   |
|          |        icmp_ln32_fu_417       |    0    |    0    |    18   |
|          |        icmp_ln25_fu_473       |    0    |    0    |    18   |
|   icmp   |       exitcond889_fu_520      |    0    |    0    |    28   |
|          |        icmp_ln33_fu_537       |    0    |    0    |    18   |
|          |       exitcond878_fu_571      |    0    |    0    |    28   |
|          |        icmp_ln35_fu_609       |    0    |    0    |    18   |
|          |        icmp_ln39_fu_662       |    0    |    0    |    18   |
|          |        exitcond5_fu_710       |    0    |    0    |    28   |
|----------|-------------------------------|---------|---------|---------|
|  muladd  |           grp_fu_724          |    1    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |     ydim_read_read_fu_136     |    0    |    0    |    0    |
|          |     xdim_read_read_fu_142     |    0    |    0    |    0    |
|          |       b_read_read_fu_148      |    0    |    0    |    0    |
|          |       y_read_read_fu_154      |    0    |    0    |    0    |
|   read   |       w_read_read_fu_160      |    0    |    0    |    0    |
|          |       x_read_read_fu_166      |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_178 |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_189  |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_200 |    0    |    0    |    0    |
|          |  gmem_addr_3_read_read_fu_211 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_172      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_183      |    0    |    0    |    0    |
|          |       grp_readreq_fu_194      |    0    |    0    |    0    |
|          |       grp_readreq_fu_205      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_216     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_222    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_389         |    0    |    0    |    0    |
|          |        empty_25_fu_404        |    0    |    0    |    0    |
|          |        empty_26_fu_408        |    0    |    0    |    0    |
|          |       trunc_ln26_fu_478       |    0    |    0    |    0    |
|   trunc  |        empty_34_fu_525        |    0    |    0    |    0    |
|          |        empty_37_fu_576        |    0    |    0    |    0    |
|          |       trunc_ln37_fu_614       |    0    |    0    |    0    |
|          |      trunc_ln1116_fu_667      |    0    |    0    |    0    |
|          |        empty_43_fu_715        |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln26_fu_422       |    0    |    0    |    0    |
|          |         j_cast_fu_469         |    0    |    0    |    0    |
|          |       zext_ln26_1_fu_487      |    0    |    0    |    0    |
|          | loop_index78_cast_cast_fu_529 |    0    |    0    |    0    |
|   zext   | loop_index72_cast_cast_fu_580 |    0    |    0    |    0    |
|          |        zext_ln37_fu_618       |    0    |    0    |    0    |
|          |       zext_ln1116_fu_643      |    0    |    0    |    0    |
|          |        j_1_cast_fu_658        |    0    |    0    |    0    |
|          |      zext_ln1116_1_fu_676     |    0    |    0    |    0    |
|          |  loop_index_cast_cast_fu_719  |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|           tmp_fu_431          |    0    |    0    |    0    |
|          |          rhs_1_fu_687         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        trunc_ln_fu_443        |    0    |    0    |    0    |
|          |         p_cast_fu_494         |    0    |    0    |    0    |
|partselect|         p_cast2_fu_545        |    0    |    0    |    0    |
|          |        trunc_ln2_fu_584       |    0    |    0    |    0    |
|          |         p_cast4_fu_624        |    0    |    0    |    0    |
|          |        trunc_ln5_fu_695       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln25_fu_453       |    0    |    0    |    0    |
|          |        sext_ln32_fu_491       |    0    |    0    |    0    |
|          |       p_cast_cast_fu_503      |    0    |    0    |    0    |
|          |        sext_ln33_fu_542       |    0    |    0    |    0    |
|   sext   |      p_cast2_cast_fu_554      |    0    |    0    |    0    |
|          |        sext_ln39_fu_593       |    0    |    0    |    0    |
|          |      p_cast4_cast_fu_633      |    0    |    0    |    0    |
|          |       sext_ln727_fu_680       |    0    |    0    |    0    |
|          |      sext_ln727_1_fu_684      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    1    |   306   |   827   |
|----------|-------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|bbuf_V|    1   |    0   |    0   |
|wbuf_V|   16   |    0   |    0   |
|ybuf_V|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|   18   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln1116_reg_966   |   14   |
|    add_ln24_reg_783    |   32   |
|    add_ln25_reg_821    |   31   |
|    add_ln26_reg_830    |   14   |
|    add_ln35_reg_918    |   32   |
|    add_ln39_reg_957    |   31   |
|     b_read_reg_753     |   32   |
|  bbuf_V_addr_1_reg_931 |    7   |
|   bbuf_V_load_reg_952  |   16   |
|     cmp2257_reg_774    |    1   |
|    empty_25_reg_791    |    7   |
|    empty_26_reg_796    |   31   |
|    empty_27_reg_805    |   31   |
|    empty_32_reg_852    |   63   |
|    empty_34_reg_861    |    7   |
|    empty_35_reg_893    |   63   |
|    empty_37_reg_902    |   14   |
|    empty_41_reg_1001   |   63   |
|      empty_reg_778     |   31   |
|   exitcond5_reg_1006   |    1   |
|   exitcond878_reg_898  |    1   |
|   exitcond889_reg_857  |    1   |
|gmem_addr_1_read_reg_835|   16   |
|   gmem_addr_1_reg_815  |   16   |
|gmem_addr_2_read_reg_907|   16   |
|   gmem_addr_2_reg_887  |   16   |
|gmem_addr_3_read_reg_976|   16   |
|   gmem_addr_3_reg_912  |   16   |
|   gmem_addr_4_reg_941  |   16   |
| gmem_addr_read_reg_866 |   16   |
|    gmem_addr_reg_846   |   16   |
|       i_1_reg_339      |   32   |
|        i_reg_295       |   32   |
|    icmp_ln25_reg_826   |    1   |
|    icmp_ln32_reg_801   |    1   |
|    icmp_ln33_reg_878   |    1   |
|    icmp_ln39_reg_962   |    1   |
|       j_1_reg_350      |   31   |
|        j_reg_306       |   31   |
|  loop_index72_reg_328  |   63   |
|  loop_index78_reg_317  |   63   |
|   loop_index_reg_372   |   63   |
|   mul_ln1116_reg_947   |   14   |
|    mul_ln26_reg_810    |   14   |
|    mul_ln33_reg_871    |   32   |
|      rhs_1_reg_991     |   23   |
|       rhs_reg_361      |   16   |
|    sext_ln32_reg_840   |   63   |
|    sext_ln33_reg_882   |   63   |
|  sext_ln727_1_reg_986  |   23   |
|   sext_ln727_reg_981   |   23   |
|   trunc_ln37_reg_926   |    7   |
|    trunc_ln5_reg_996   |   16   |
|     w_read_reg_763     |   32   |
|  wbuf_V_addr_2_reg_971 |   14   |
|     x_read_reg_769     |   32   |
|    xdim_read_reg_744   |   32   |
|     y_read_reg_758     |   32   |
| ybuf_V_addr_1_reg_1010 |    7   |
|   ybuf_V_addr_reg_936  |    7   |
|  ybuf_V_load_reg_1015  |   16   |
|    ydim_read_reg_733   |   32   |
+------------------------+--------+
|          Total         |  1484  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_183  |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_194  |  p1  |   2  |  16  |   32   ||    9    |
| grp_writeresp_fu_216 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_237  |  p0  |   4  |  14  |   56   ||    20   |
|   grp_access_fu_237  |  p1  |   2  |  16  |   32   ||    9    |
|   grp_access_fu_249  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_275  |  p0  |   3  |   7  |   21   ||    14   |
|   grp_access_fu_275  |  p1  |   2  |  16  |   32   ||    9    |
|      grp_fu_412      |  p0  |   2  |  31  |   62   ||    9    |
|      grp_fu_724      |  p0  |   3  |  16  |   48   ||    14   |
|      grp_fu_724      |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   370  || 18.0645 ||   116   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   306  |   827  |
|   Memory  |   18   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   116  |
|  Register |    -   |    -   |    -   |  1484  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   18   |    1   |   18   |  1790  |   943  |
+-----------+--------+--------+--------+--------+--------+
