Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Jul 16 16:51:47 2025
| Host         : KASHJJ-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.237        0.000                      0                  125        0.190        0.000                      0                  125        4.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.237        0.000                      0                  125        0.190        0.000                      0                  125        4.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.237ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 0.828ns (23.723%)  route 2.662ns (76.277%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           1.186     6.783    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.907 f  UART_RX_Instance/r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.441     7.348    UART_RX_Instance/r_SM_Main[2]_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=14, routed)          0.492     7.964    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.088 r  UART_RX_Instance/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.544     8.632    UART_RX_Instance/r_RX_Byte[0]_i_1_n_0
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X62Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.869    UART_RX_Instance/r_RX_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                  6.237    

Slack (MET) :             6.269ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.828ns (23.941%)  route 2.631ns (76.059%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           1.186     6.783    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.907 f  UART_RX_Instance/r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.441     7.348    UART_RX_Instance/r_SM_Main[2]_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=14, routed)          0.501     7.974    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I4_O)        0.124     8.098 r  UART_RX_Instance/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.502     8.600    UART_RX_Instance/r_RX_Byte[4]_i_1_n_0
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.508    14.849    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X63Y29         FDRE (Setup_fdre_C_CE)      -0.205    14.869    UART_RX_Instance/r_RX_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                          -8.600    
  -------------------------------------------------------------------
                         slack                                  6.269    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.478ns  (logic 0.828ns (23.804%)  route 2.650ns (76.196%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           1.186     6.783    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.907 f  UART_RX_Instance/r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.441     7.348    UART_RX_Instance/r_SM_Main[2]_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=14, routed)          0.489     7.961    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X63Y28         LUT6 (Prop_lut6_I2_O)        0.124     8.085 r  UART_RX_Instance/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.535     8.620    UART_RX_Instance/r_RX_Byte[3]_i_1_n_0
    SLICE_X64Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.507    14.848    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X64Y28         FDRE (Setup_fdre_C_CE)      -0.169    14.904    UART_RX_Instance/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         14.904    
                         arrival time                          -8.620    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_RX_Byte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.828ns (24.102%)  route 2.607ns (75.898%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           1.186     6.783    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.907 f  UART_RX_Instance/r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.441     7.348    UART_RX_Instance/r_SM_Main[2]_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.472 f  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=14, routed)          0.602     8.074    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.198 r  UART_RX_Instance/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.378     8.577    UART_RX_Instance/r_RX_Byte[6]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.879    UART_RX_Instance/r_RX_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.419ns  (logic 0.822ns (24.040%)  route 2.597ns (75.960%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y27         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  UART_RX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=7, routed)           1.186     6.783    UART_RX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.907 r  UART_RX_Instance/r_SM_Main[2]_i_4/O
                         net (fo=3, routed)           0.441     7.348    UART_RX_Instance/r_SM_Main[2]_i_4_n_0
    SLICE_X59Y27         LUT6 (Prop_lut6_I4_O)        0.124     7.472 r  UART_RX_Instance/r_SM_Main[2]_i_2/O
                         net (fo=14, routed)          0.588     8.060    UART_RX_Instance/r_SM_Main[2]_i_2_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I1_O)        0.118     8.178 r  UART_RX_Instance/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.382     8.561    UART_RX_Instance/r_Bit_Index[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.506    14.847    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_Bit_Index_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDRE (Setup_fdre_C_D)       -0.218    14.868    UART_RX_Instance/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.625%)  route 2.709ns (79.375%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.144    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UART_RX_Instance/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          1.613     7.214    UART_RX_Instance/r_SM_Main_reg_n_0_[1]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.598     7.936    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.558    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503    14.844    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X58Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.878    UART_RX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.320ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.625%)  route 2.709ns (79.375%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.144    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UART_RX_Instance/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          1.613     7.214    UART_RX_Instance/r_SM_Main_reg_n_0_[1]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.598     7.936    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.558    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503    14.844    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y26         FDRE (Setup_fdre_C_CE)      -0.205    14.878    UART_RX_Instance/r_Clock_Count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -8.558    
  -------------------------------------------------------------------
                         slack                                  6.320    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.626%)  route 2.709ns (79.374%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.144    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UART_RX_Instance/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          1.613     7.214    UART_RX_Instance/r_SM_Main_reg_n_0_[1]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.598     7.936    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.557    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.879    UART_RX_Instance/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.626%)  route 2.709ns (79.374%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.144    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UART_RX_Instance/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          1.613     7.214    UART_RX_Instance/r_SM_Main_reg_n_0_[1]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.598     7.936    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.557    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.879    UART_RX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 UART_RX_Instance/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.413ns  (logic 0.704ns (20.626%)  route 2.709ns (79.374%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.623     5.144    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  UART_RX_Instance/r_SM_Main_reg[1]/Q
                         net (fo=11, routed)          1.613     7.214    UART_RX_Instance/r_SM_Main_reg_n_0_[1]
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  UART_RX_Instance/r_Clock_Count[9]_i_3/O
                         net (fo=11, routed)          0.598     7.936    UART_RX_Instance/r_Clock_Count[9]_i_3_n_0
    SLICE_X61Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.060 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.557    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504    14.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y27         FDRE (Setup_fdre_C_CE)      -0.205    14.879    UART_RX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.321    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.352%)  route 0.134ns (48.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.469    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_RX_Instance/r_RX_Byte_reg[0]/Q
                         net (fo=2, routed)           0.134     1.744    UART_TX_Instance/D[0]
    SLICE_X62Y30         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.983    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y30         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X62Y30         FDRE (Hold_fdre_C_D)         0.070     1.554    UART_TX_Instance/r_TX_Data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.754%)  route 0.131ns (48.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.584     1.467    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  UART_RX_Instance/r_RX_Byte_reg[1]/Q
                         net (fo=2, routed)           0.131     1.740    UART_TX_Instance/D[1]
    SLICE_X62Y28         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[1]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.046     1.549    UART_TX_Instance/r_TX_Data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/r_Digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (61.059%)  route 0.119ns (38.941%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.119     1.728    UART_RX_Instance/Q[5]
    SLICE_X63Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  UART_RX_Instance/r_Digit[1]_i_1/O
                         net (fo=1, routed)           0.000     1.773    nolabel_line79/D[1]
    SLICE_X63Y27         FDRE                                         r  nolabel_line79/r_Digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    nolabel_line79/CLK
    SLICE_X63Y27         FDRE                                         r  nolabel_line79/r_Digit_reg[1]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.091     1.572    nolabel_line79/r_Digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.588     1.471    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  UART_TX_Instance/r_Clock_Count_reg[8]/Q
                         net (fo=3, routed)           0.075     1.674    UART_TX_Instance/r_Clock_Count_reg_n_0_[8]
    SLICE_X62Y31         LUT6 (Prop_lut6_I2_O)        0.099     1.773 r  UART_TX_Instance/r_Clock_Count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.773    UART_TX_Instance/r_Clock_Count[9]_i_2__0_n_0
    SLICE_X62Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.857     1.984    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[9]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.092     1.563    UART_TX_Instance/r_Clock_Count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.470    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_TX_Instance/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.128     1.762    UART_TX_Instance/r_Clock_Count_reg_n_0_[0]
    SLICE_X61Y31         LUT5 (Prop_lut5_I3_O)        0.049     1.811 r  UART_TX_Instance/r_Clock_Count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.811    UART_TX_Instance/r_Clock_Count[3]_i_1__0_n_0
    SLICE_X61Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.107     1.590    UART_TX_Instance/r_Clock_Count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Bit_Index_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.119%)  route 0.164ns (46.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.586     1.469    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y30         FDRE                                         r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  UART_TX_Instance/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=9, routed)           0.164     1.774    UART_TX_Instance/r_SM_Main[1]
    SLICE_X63Y30         LUT6 (Prop_lut6_I4_O)        0.045     1.819 r  UART_TX_Instance/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.819    UART_TX_Instance/r_Bit_Index[2]_i_1_n_0
    SLICE_X63Y30         FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.856     1.983    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  UART_TX_Instance/r_Bit_Index_reg[2]/C
                         clock pessimism             -0.478     1.505    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.092     1.597    UART_TX_Instance/r_Bit_Index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.925%)  route 0.172ns (48.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.470    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  UART_TX_Instance/r_Clock_Count_reg[2]/Q
                         net (fo=6, routed)           0.172     1.783    UART_TX_Instance/r_Clock_Count_reg_n_0_[2]
    SLICE_X60Y31         LUT6 (Prop_lut6_I3_O)        0.045     1.828 r  UART_TX_Instance/r_Clock_Count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.828    UART_TX_Instance/r_Clock_Count[5]_i_1__0_n_0
    SLICE_X60Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[5]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y31         FDRE (Hold_fdre_C_D)         0.121     1.604    UART_TX_Instance/r_Clock_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 UART_TX_Instance/r_Clock_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.587     1.470    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y31         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  UART_TX_Instance/r_Clock_Count_reg[0]/Q
                         net (fo=8, routed)           0.128     1.762    UART_TX_Instance/r_Clock_Count_reg_n_0_[0]
    SLICE_X61Y31         LUT4 (Prop_lut4_I3_O)        0.045     1.807 r  UART_TX_Instance/r_Clock_Count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    UART_TX_Instance/r_Clock_Count[2]_i_1__0_n_0
    SLICE_X61Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y31         FDRE                                         r  UART_TX_Instance/r_Clock_Count_reg[2]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X61Y31         FDRE (Hold_fdre_C_D)         0.092     1.575    UART_TX_Instance/r_Clock_Count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_TX_Instance/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.730%)  route 0.181ns (56.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_RX_Byte_reg[5]/Q
                         net (fo=2, routed)           0.181     1.791    UART_TX_Instance/D[5]
    SLICE_X62Y28         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  UART_TX_Instance/r_TX_Data_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y28         FDRE (Hold_fdre_C_D)         0.072     1.554    UART_TX_Instance/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 UART_RX_Instance/r_RX_Byte_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line79/r_Digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (54.951%)  route 0.152ns (45.049%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  UART_RX_Instance/r_RX_Byte_reg[7]/Q
                         net (fo=2, routed)           0.152     1.762    UART_RX_Instance/Q[7]
    SLICE_X63Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.807 r  UART_RX_Instance/r_Digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    nolabel_line79/D[3]
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Digit_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.091     1.570    nolabel_line79/r_Digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y27   UART_RX_Instance/r_Clock_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y28   UART_RX_Instance/r_Clock_Count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y26   UART_RX_Instance/r_Clock_Count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   UART_RX_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   UART_RX_Instance/r_Clock_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y28   UART_RX_Instance/r_Bit_Index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   UART_RX_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y27   UART_RX_Instance/r_Clock_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y27   UART_RX_Instance/r_Clock_Count_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_TX_Instance/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_UART_TX
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.535ns  (logic 4.098ns (38.897%)  route 6.437ns (61.103%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.626     5.147    UART_TX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  UART_TX_Instance/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  UART_TX_Instance/o_TX_Serial_reg/Q
                         net (fo=1, routed)           0.816     6.419    UART_TX_Instance/w_TX_Serial
    SLICE_X61Y30         LUT2 (Prop_lut2_I0_O)        0.124     6.543 r  UART_TX_Instance/o_UART_TX_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.622    12.164    o_UART_TX_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    15.682 r  o_UART_TX_OBUF_inst/O
                         net (fo=0)                   0.000    15.682    o_UART_TX
    A18                                                               r  o_UART_TX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.246ns  (logic 4.153ns (66.494%)  route 2.093ns (33.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  nolabel_line79/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           2.093     7.712    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.675    11.388 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.388    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 4.049ns (65.411%)  route 2.141ns (34.589%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line79/r_Hex_Encoding_reg[0]_inv/Q
                         net (fo=1, routed)           2.141     7.801    o_Segments_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    11.332 r  o_Segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.332    o_Segments[0]
    U7                                                                r  o_Segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.090ns  (logic 4.191ns (68.816%)  route 1.899ns (31.184%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  nolabel_line79/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           1.899     7.518    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.713    11.231 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.231    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.025ns  (logic 4.179ns (69.361%)  route 1.846ns (30.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.478     5.619 r  nolabel_line79/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           1.846     7.465    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.701    11.166 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.166    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.942ns  (logic 4.038ns (67.961%)  route 1.904ns (32.039%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line79/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           1.904     7.563    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.083 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.083    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.912ns  (logic 4.101ns (69.370%)  route 1.811ns (30.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  nolabel_line79/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           1.811     7.371    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.682    11.053 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.053    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.881ns  (logic 3.967ns (67.452%)  route 1.914ns (32.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.456     5.597 r  nolabel_line79/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           1.914     7.511    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    11.022 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.022    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.804ns  (logic 4.053ns (69.833%)  route 1.751ns (30.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.620     5.141    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.518     5.659 r  nolabel_line79/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           1.751     7.410    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    10.945 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.945    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 4.115ns (71.216%)  route 1.663ns (28.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.621     5.142    nolabel_line79/CLK
    SLICE_X63Y27         FDRE                                         r  nolabel_line79/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  nolabel_line79/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           1.663     7.224    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.696    10.920 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.920    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.341ns (79.398%)  route 0.348ns (20.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Anodes_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line79/r_Anodes_reg[1]/Q
                         net (fo=1, routed)           0.348     1.955    o_Anodes_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.155 r  o_Anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.155    o_Anodes[1]
    U4                                                                r  o_Anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.345ns (79.416%)  route 0.349ns (20.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    nolabel_line79/CLK
    SLICE_X63Y27         FDRE                                         r  nolabel_line79/r_Anodes_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line79/r_Anodes_reg[0]/Q
                         net (fo=1, routed)           0.349     1.958    o_Anodes_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.162 r  o_Anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.162    o_Anodes[0]
    U2                                                                r  o_Anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.735ns  (logic 1.405ns (80.972%)  route 0.330ns (19.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.585     1.468    nolabel_line79/CLK
    SLICE_X63Y27         FDRE                                         r  nolabel_line79/r_Anodes_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line79/r_Anodes_reg[2]/Q
                         net (fo=1, routed)           0.330     1.926    o_Anodes_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.277     3.203 r  o_Anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.203    o_Anodes[2]
    V4                                                                r  o_Anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Anodes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.766ns  (logic 1.392ns (78.832%)  route 0.374ns (21.168%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Anodes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.128     1.594 r  nolabel_line79/r_Anodes_reg[3]/Q
                         net (fo=1, routed)           0.374     1.968    o_Anodes_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.232 r  o_Anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.232    o_Anodes[3]
    W4                                                                r  o_Anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[4]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.400ns (78.172%)  route 0.391ns (21.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[4]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  nolabel_line79/r_Hex_Encoding_reg[4]_inv/Q
                         net (fo=1, routed)           0.391     2.021    o_Segments_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.257 r  o_Segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.257    o_Segments[4]
    U8                                                                r  o_Segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[6]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.353ns (75.496%)  route 0.439ns (24.504%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X63Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[6]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  nolabel_line79/r_Hex_Encoding_reg[6]_inv/Q
                         net (fo=1, routed)           0.439     2.046    o_Segments_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.258 r  o_Segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.258    o_Segments[6]
    W7                                                                r  o_Segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[2]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.385ns (75.245%)  route 0.456ns (24.755%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[2]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  nolabel_line79/r_Hex_Encoding_reg[2]_inv/Q
                         net (fo=1, routed)           0.456     2.086    o_Segments_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.307 r  o_Segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.307    o_Segments[2]
    U5                                                                r  o_Segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[5]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.431ns (77.601%)  route 0.413ns (22.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[5]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  nolabel_line79/r_Hex_Encoding_reg[5]_inv/Q
                         net (fo=1, routed)           0.413     2.027    o_Segments_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.283     3.310 r  o_Segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.310    o_Segments[5]
    W6                                                                r  o_Segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[3]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.438ns (75.970%)  route 0.455ns (24.030%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[3]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  nolabel_line79/r_Hex_Encoding_reg[3]_inv/Q
                         net (fo=1, routed)           0.455     2.069    o_Segments_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.290     3.360 r  o_Segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.360    o_Segments[3]
    V8                                                                r  o_Segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line79/r_Hex_Encoding_reg[1]_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.936ns  (logic 1.407ns (72.638%)  route 0.530ns (27.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.583     1.466    nolabel_line79/CLK
    SLICE_X64Y26         FDRE                                         r  nolabel_line79/r_Hex_Encoding_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.148     1.614 r  nolabel_line79/r_Hex_Encoding_reg[1]_inv/Q
                         net (fo=1, routed)           0.530     2.144    o_Segments_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.259     3.403 r  o_Segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.403    o_Segments[1]
    V5                                                                r  o_Segments[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.720ns  (logic 1.936ns (22.205%)  route 6.783ns (77.795%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.153     7.579 r  UART_RX_Instance/r_SM_Main[0]_i_2/O
                         net (fo=1, routed)           0.814     8.393    UART_RX_Instance/r_SM_Main[0]_i_2_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.327     8.720 r  UART_RX_Instance/r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     8.720    UART_RX_Instance/r_SM_Main[0]_i_1_n_0
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.506     4.847    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y28         FDRE                                         r  UART_RX_Instance/r_SM_Main_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.580ns (19.635%)  route 6.468ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.048    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503     4.844    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.580ns (19.635%)  route 6.468ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.048    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.503     4.844    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.580ns (19.635%)  route 6.468ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.048    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.580ns (19.635%)  route 6.468ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.048    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 1.580ns (19.635%)  route 6.468ns (80.365%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.498     8.048    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[3]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.580ns (19.962%)  route 6.336ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.366     7.916    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.580ns (19.962%)  route 6.336ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.366     7.916    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.580ns (19.962%)  route 6.336ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.366     7.916    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.916ns  (logic 1.580ns (19.962%)  route 6.336ns (80.038%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          5.970     7.426    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         LUT4 (Prop_lut4_I1_O)        0.124     7.550 r  UART_RX_Instance/r_Clock_Count[9]_i_1/O
                         net (fo=10, routed)          0.366     7.916    UART_RX_Instance/r_Clock_Count[9]_i_1_n_0
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.504     4.845    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.557ns  (logic 0.224ns (8.771%)  route 2.333ns (91.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.333     2.557    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.854     1.981    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.559ns  (logic 0.224ns (8.766%)  route 2.334ns (91.234%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.334     2.559    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.616ns  (logic 0.224ns (8.574%)  route 2.391ns (91.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.391     2.616    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[5]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.621ns  (logic 0.224ns (8.558%)  route 2.396ns (91.442%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.396     2.621    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.623ns  (logic 0.224ns (8.550%)  route 2.399ns (91.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.399     2.623    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X61Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.852     1.979    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X61Y28         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[1]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.627ns  (logic 0.224ns (8.539%)  route 2.402ns (91.461%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.402     2.627    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.855     1.982    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X62Y29         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[0]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.628ns  (logic 0.224ns (8.536%)  route 2.403ns (91.464%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.403     2.628    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X64Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.853     1.980    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  UART_RX_Instance/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.656ns  (logic 0.269ns (10.137%)  route 2.387ns (89.863%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.387     2.611    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.656 r  UART_RX_Instance/r_Clock_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     2.656    UART_RX_Instance/p_1_in[2]
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[2]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.670ns  (logic 0.269ns (10.085%)  route 2.401ns (89.915%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.401     2.625    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X59Y26         LUT5 (Prop_lut5_I0_O)        0.045     2.670 r  UART_RX_Instance/r_Clock_Count[8]_i_1/O
                         net (fo=1, routed)           0.000     2.670    UART_RX_Instance/p_1_in[8]
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.849     1.976    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[8]/C

Slack:                    inf
  Source:                 i_UART_RX
                            (input port)
  Destination:            UART_RX_Instance/r_Clock_Count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.673ns  (logic 0.269ns (10.072%)  route 2.404ns (89.928%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_UART_RX (IN)
                         net (fo=0)                   0.000     0.000    i_UART_RX
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_UART_RX_IBUF_inst/O
                         net (fo=21, routed)          2.404     2.628    UART_RX_Instance/i_UART_RX_IBUF
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.045     2.673 r  UART_RX_Instance/r_Clock_Count[7]_i_1/O
                         net (fo=1, routed)           0.000     2.673    UART_RX_Instance/p_1_in[7]
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.851     1.978    UART_RX_Instance/i_clk_IBUF_BUFG
    SLICE_X60Y27         FDRE                                         r  UART_RX_Instance/r_Clock_Count_reg[7]/C





