Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 7020b7edd28747a0930d7f8a004d7eb4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCAddFour
Compiling module xil_defaultlib.InstructionMEM
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.PCJump
Compiling module xil_defaultlib.DataSelector_3to1
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ADR
Compiling module xil_defaultlib.BDR
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.DataSelector_2to1_sa
Compiling module xil_defaultlib.DataSelector_2to1
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUoutDR
Compiling module xil_defaultlib.DataMEM
Compiling module xil_defaultlib.DBDR
Compiling module xil_defaultlib.PCAddImm
Compiling module xil_defaultlib.DataSelector_4to1
Compiling module xil_defaultlib.DFlipFlop
Compiling module xil_defaultlib.NextState
Compiling module xil_defaultlib.OutputFunc
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Main
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
