Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Oct  9 23:03:09 2017
| Host         : YZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file soc_lite_top_timing_summary_routed.rpt -rpx soc_lite_top_timing_summary_routed.rpx
| Design       : soc_lite_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.910        0.000                      0                10189        0.129        0.000                      0                10189        3.000        0.000                       0                  2986  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_pll        0.910        0.000                      0                10189        0.129        0.000                      0                10189        9.500        0.000                       0                  2982  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.738ns  (logic 3.968ns (21.176%)  route 14.770ns (78.824%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.103ns = ( 18.897 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.743 r  cpu/nextpc/next_pc2_carry__3/O[1]
                         net (fo=1, routed)           0.319    10.062    cpu/ID_stage/next_pc1[17]
    SLICE_X117Y133       LUT5 (Prop_lut5_I4_O)        0.245    10.307 r  cpu/ID_stage/IF_pc[18]_i_1/O
                         net (fo=2, routed)           0.491    10.798    cpu/ID_stage/IF_pc_reg[18]
    SLICE_X117Y132       LUT4 (Prop_lut4_I0_O)        0.105    10.903 r  cpu/ID_stage/inst_ram_i_2/O
                         net (fo=65, routed)          2.031    12.934    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/addra[15]
    SLICE_X78Y126        LUT5 (Prop_lut5_I2_O)        0.105    13.039 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__6/O
                         net (fo=4, routed)           3.932    16.971    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X7Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.564    18.897    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/clka
    RAMB36_X7Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.376    
                         clock uncertainty           -0.108    18.268    
    RAMB36_X7Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.881    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[176].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.881    
                         arrival time                         -16.971    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.741ns  (logic 4.014ns (21.419%)  route 14.727ns (78.581%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.088ns = ( 18.912 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 f  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 f  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 f  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.544    12.409    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y132        LUT2 (Prop_lut2_I1_O)        0.105    12.514 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          0.805    13.319    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/addra[17]
    SLICE_X76Y136        LUT5 (Prop_lut5_I4_O)        0.105    13.424 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[141].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__61/O
                         net (fo=4, routed)           3.550    16.974    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[17]
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.579    18.912    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X1Y48         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.391    
                         clock uncertainty           -0.108    18.283    
    RAMB36_X1Y48         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.896    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.896    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.781ns  (logic 4.014ns (21.372%)  route 14.767ns (78.628%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.966ns = ( 19.034 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 r  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 r  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 r  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.391    12.256    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/addra[17]
    SLICE_X79Y128        LUT2 (Prop_lut2_I1_O)        0.105    12.361 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[160].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2/O
                         net (fo=16, routed)          0.864    13.225    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y117        LUT5 (Prop_lut5_I4_O)        0.105    13.330 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[162].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__13/O
                         net (fo=4, routed)           3.685    17.015    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.701    19.034    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.519    
                         clock uncertainty           -0.108    18.412    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.025    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.025    
                         arrival time                         -17.015    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.069ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.582ns  (logic 3.968ns (21.354%)  route 14.614ns (78.646%))
  Logic Levels:           20  (CARRY4=5 LUT2=2 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.100ns = ( 18.900 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     9.743 r  cpu/nextpc/next_pc2_carry__3/O[1]
                         net (fo=1, routed)           0.319    10.062    cpu/ID_stage/next_pc1[17]
    SLICE_X117Y133       LUT5 (Prop_lut5_I4_O)        0.245    10.307 r  cpu/ID_stage/IF_pc[18]_i_1/O
                         net (fo=2, routed)           0.491    10.798    cpu/ID_stage/IF_pc_reg[18]
    SLICE_X117Y132       LUT4 (Prop_lut4_I0_O)        0.105    10.903 r  cpu/ID_stage/inst_ram_i_2/O
                         net (fo=65, routed)          2.005    12.908    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/addra[15]
    SLICE_X78Y128        LUT5 (Prop_lut5_I3_O)        0.105    13.013 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0/O
                         net (fo=4, routed)           3.803    16.815    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0
    RAMB36_X7Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.567    18.900    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/clka
    RAMB36_X7Y47         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.379    
                         clock uncertainty           -0.108    18.271    
    RAMB36_X7Y47         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.884    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[188].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.884    
                         arrival time                         -16.815    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.578ns  (logic 4.014ns (21.606%)  route 14.564ns (78.394%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.097ns = ( 18.903 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 f  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 f  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 f  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.544    12.409    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y132        LUT2 (Prop_lut2_I1_O)        0.105    12.514 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          0.409    12.923    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_init.ram/addra[17]
    SLICE_X79Y132        LUT5 (Prop_lut5_I4_O)        0.105    13.028 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[135].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__40/O
                         net (fo=4, routed)           3.784    16.811    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.570    18.903    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.382    
                         clock uncertainty           -0.108    18.274    
    RAMB36_X0Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.887    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.887    
                         arrival time                         -16.811    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.076ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.573ns  (logic 4.014ns (21.612%)  route 14.559ns (78.388%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.102ns = ( 18.898 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 f  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 f  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 f  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.544    12.409    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y132        LUT2 (Prop_lut2_I1_O)        0.105    12.514 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          0.751    13.264    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y132        LUT5 (Prop_lut5_I4_O)        0.105    13.369 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[133].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__42/O
                         net (fo=4, routed)           3.437    16.806    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[17]
    RAMB36_X1Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.565    18.898    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y44         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.377    
                         clock uncertainty           -0.108    18.269    
    RAMB36_X1Y44         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.882    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.882    
                         arrival time                         -16.806    
  -------------------------------------------------------------------
                         slack                                  1.076    

Slack (MET) :             1.152ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.647ns  (logic 4.014ns (21.527%)  route 14.633ns (78.473%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.959ns = ( 19.041 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 r  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 r  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 r  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           0.853    11.718    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X94Y130        LUT2 (Prop_lut2_I1_O)        0.105    11.823 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.923    12.746    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_init.ram/addra[17]
    SLICE_X92Y118        LUT5 (Prop_lut5_I4_O)        0.105    12.851 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[165].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__41/O
                         net (fo=4, routed)           4.029    16.880    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addra[17]
    RAMB36_X1Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.708    19.041    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.526    
                         clock uncertainty           -0.108    18.419    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.032    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.032    
                         arrival time                         -16.880    
  -------------------------------------------------------------------
                         slack                                  1.152    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.638ns  (logic 4.014ns (21.537%)  route 14.624ns (78.463%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.956ns = ( 19.044 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.515ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 r  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 r  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 r  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           0.853    11.718    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/addra[17]
    SLICE_X94Y130        LUT2 (Prop_lut2_I1_O)        0.105    11.823 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[171].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=16, routed)          0.664    12.487    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/addra[17]
    SLICE_X93Y126        LUT5 (Prop_lut5_I4_O)        0.105    12.592 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[163].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__43/O
                         net (fo=4, routed)           4.279    16.871    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addra[17]
    RAMB36_X1Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.711    19.044    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.515    18.529    
                         clock uncertainty           -0.108    18.422    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    18.035    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.035    
                         arrival time                         -16.871    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.487ns  (logic 4.014ns (21.712%)  route 14.473ns (78.288%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.091ns = ( 18.909 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 f  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 f  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 f  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.417    12.282    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y132        LUT2 (Prop_lut2_I1_O)        0.105    12.387 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[128].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=16, routed)          0.261    12.648    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/addra[17]
    SLICE_X78Y132        LUT5 (Prop_lut5_I4_O)        0.105    12.753 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__27/O
                         net (fo=4, routed)           3.967    16.720    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[17]
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.576    18.909    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y46         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.388    
                         clock uncertainty           -0.108    18.280    
    RAMB36_X0Y46         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.893    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.893    
                         arrival time                         -16.720    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.196ns  (required time - arrival time)
  Source:                 cpu/ID_stage/ID_inst_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        18.368ns  (logic 4.014ns (21.853%)  route 14.354ns (78.147%))
  Logic Levels:           21  (CARRY4=5 LUT2=3 LUT4=3 LUT5=4 LUT6=6)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.187ns = ( 18.813 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.767ns
    Clock Pessimism Removal (CPR):    -0.521ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.416     1.416 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.404     2.820    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.646    -4.825 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.557    -3.269    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.188 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.421    -1.767    cpu/ID_stage/clk_out1
    SLICE_X123Y135       FDRE                                         r  cpu/ID_stage/ID_inst_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y135       FDRE (Prop_fdre_C_Q)         0.379    -1.388 r  cpu/ID_stage/ID_inst_reg[31]/Q
                         net (fo=19, routed)          0.853    -0.535    cpu/ID_stage/ID_inst[31]
    SLICE_X125Y135       LUT6 (Prop_lut6_I5_O)        0.105    -0.430 f  cpu/ID_stage/EXE_src2[4]_i_3/O
                         net (fo=7, routed)           0.504     0.074    cpu/ID_stage/EXE_src2[4]_i_3_n_0
    SLICE_X125Y134       LUT2 (Prop_lut2_I1_O)        0.128     0.202 r  cpu/ID_stage/EXE_src2[1]_i_2/O
                         net (fo=261, routed)         0.745     0.947    cpu/ID_stage/ID_src2[1]
    SLICE_X121Y133       LUT5 (Prop_lut5_I1_O)        0.268     1.215 f  cpu/ID_stage/ID_inst[31]_i_9/O
                         net (fo=3, routed)           0.665     1.880    cpu/WB_stage/ID_inst_reg[16]
    SLICE_X122Y133       LUT6 (Prop_lut6_I5_O)        0.105     1.985 r  cpu/WB_stage/EXE_vsrc2[31]_i_6/O
                         net (fo=33, routed)          0.906     2.892    cpu/ID_stage/WB_reg_addr_reg[2]
    SLICE_X122Y130       LUT2 (Prop_lut2_I1_O)        0.127     3.019 r  cpu/ID_stage/EXE_vsrc2[31]_i_10/O
                         net (fo=32, routed)          1.029     4.048    cpu/regfile/MEM_dest_out_reg[2]
    SLICE_X131Y138       LUT4 (Prop_lut4_I3_O)        0.268     4.316 r  cpu/regfile/EXE_vsrc2[24]_i_3/O
                         net (fo=1, routed)           0.918     5.234    cpu/WB_stage/ID_inst_reg[20]_5
    SLICE_X121Y132       LUT5 (Prop_lut5_I2_O)        0.105     5.339 r  cpu/WB_stage/EXE_vsrc2[24]_i_2/O
                         net (fo=4, routed)           0.781     6.120    cpu/ID_stage/MEM_result_out_reg[24]
    SLICE_X118Y132       LUT6 (Prop_lut6_I5_O)        0.105     6.225 r  cpu/ID_stage/next_pc2_carry_i_59/O
                         net (fo=1, routed)           0.000     6.225    cpu/ID_stage/next_pc2_carry_i_59_n_0
    SLICE_X118Y132       CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.446     6.671 r  cpu/ID_stage/next_pc2_carry_i_41/CO[2]
                         net (fo=1, routed)           0.512     7.182    cpu/ID_stage/ID_br_taken519_in
    SLICE_X117Y132       LUT4 (Prop_lut4_I2_O)        0.261     7.443 r  cpu/ID_stage/next_pc2_carry_i_23/O
                         net (fo=1, routed)           0.116     7.559    cpu/ID_stage/next_pc2_carry_i_23_n_0
    SLICE_X117Y132       LUT6 (Prop_lut6_I4_O)        0.105     7.664 r  cpu/ID_stage/next_pc2_carry_i_13/O
                         net (fo=1, routed)           0.436     8.100    cpu/EXE_stage/ID_inst_reg[16]
    SLICE_X117Y130       LUT6 (Prop_lut6_I5_O)        0.105     8.205 r  cpu/EXE_stage/next_pc2_carry_i_5/O
                         net (fo=30, routed)          0.531     8.737    cpu/ID_stage/ID_inst_reg[26]_0
    SLICE_X116Y129       LUT6 (Prop_lut6_I2_O)        0.105     8.842 r  cpu/ID_stage/next_pc2_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.842    cpu/nextpc/IF_pc_reg[8][1]
    SLICE_X116Y129       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     9.286 r  cpu/nextpc/next_pc2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.286    cpu/nextpc/next_pc2_carry__0_n_0
    SLICE_X116Y130       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.386 r  cpu/nextpc/next_pc2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.386    cpu/nextpc/next_pc2_carry__1_n_0
    SLICE_X116Y131       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     9.486 r  cpu/nextpc/next_pc2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.486    cpu/nextpc/next_pc2_carry__2_n_0
    SLICE_X116Y132       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     9.685 f  cpu/nextpc/next_pc2_carry__3/O[2]
                         net (fo=1, routed)           0.349    10.033    cpu/ID_stage/next_pc1[18]
    SLICE_X117Y131       LUT5 (Prop_lut5_I4_O)        0.244    10.277 f  cpu/ID_stage/IF_pc[19]_i_1/O
                         net (fo=2, routed)           0.482    10.760    cpu/ID_stage/IF_pc_reg[19]
    SLICE_X115Y131       LUT4 (Prop_lut4_I0_O)        0.105    10.865 f  cpu/ID_stage/inst_ram_i_1/O
                         net (fo=5, routed)           1.544    12.409    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/addra[17]
    SLICE_X80Y132        LUT2 (Prop_lut2_I1_O)        0.105    12.514 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=16, routed)          0.854    13.368    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1
    SLICE_X78Y137        LUT5 (Prop_lut5_I4_O)        0.105    13.473 r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__62/O
                         net (fo=4, routed)           3.129    16.602    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[17]
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.350    21.350 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.327    22.677    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.905    15.771 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.484    17.256    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.333 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        1.480    18.813    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y45         RAMB36E1                                     r  inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.521    18.292    
                         clock uncertainty           -0.108    18.184    
    RAMB36_X2Y45         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    17.797    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.797    
                         arrival time                         -16.602    
  -------------------------------------------------------------------
                         slack                                  1.196    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 cpu/EXE_stage/divider_unsigned/A_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_stage/divider_unsigned/A_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.827%)  route 0.077ns (29.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.577    -0.543    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X99Y114        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/EXE_stage/divider_unsigned/A_reg[44]/Q
                         net (fo=6, routed)           0.077    -0.325    cpu/EXE_stage/divider_unsigned/p_0_in[45]
    SLICE_X98Y114        LUT6 (Prop_lut6_I0_O)        0.045    -0.280 r  cpu/EXE_stage/divider_unsigned/A[45]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.280    cpu/EXE_stage/divider_unsigned/A_0[45]
    SLICE_X98Y114        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.847    -0.304    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X98Y114        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[45]/C
                         clock pessimism             -0.226    -0.530    
    SLICE_X98Y114        FDRE (Hold_fdre_C_D)         0.121    -0.409    cpu/EXE_stage/divider_unsigned/A_reg[45]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 cpu/IF_stage/IF_pc_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/ID_stage/ID_pc_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.208%)  route 0.066ns (31.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.589    -0.531    cpu/IF_stage/clk_out1
    SLICE_X117Y135       FDSE                                         r  cpu/IF_stage/IF_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y135       FDSE (Prop_fdse_C_Q)         0.141    -0.390 r  cpu/IF_stage/IF_pc_reg[31]/Q
                         net (fo=3, routed)           0.066    -0.324    cpu/ID_stage/IF_pc[31]
    SLICE_X117Y135       FDSE                                         r  cpu/ID_stage/ID_pc_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.859    -0.292    cpu/ID_stage/clk_out1
    SLICE_X117Y135       FDSE                                         r  cpu/ID_stage/ID_pc_reg[31]/C
                         clock pessimism             -0.239    -0.531    
    SLICE_X117Y135       FDSE (Hold_fdse_C_D)         0.075    -0.456    cpu/ID_stage/ID_pc_reg[31]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 confreg/timer_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.591    -0.529    confreg/clk_out1
    SLICE_X109Y104       FDRE                                         r  confreg/timer_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[16]/Q
                         net (fo=2, routed)           0.097    -0.291    cpu/EXE_stage/multiplier_unsigned/timer_reg[8]
    SLICE_X108Y104       LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  cpu/EXE_stage/multiplier_unsigned/conf_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    confreg/timer_reg[16]_0
    SLICE_X108Y104       FDRE                                         r  confreg/conf_rdata_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.862    -0.289    confreg/clk_out1
    SLICE_X108Y104       FDRE                                         r  confreg/conf_rdata_reg_reg[16]/C
                         clock pessimism             -0.227    -0.516    
    SLICE_X108Y104       FDRE (Hold_fdre_C_D)         0.120    -0.396    confreg/conf_rdata_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 confreg/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.591    -0.529    confreg/clk_out1
    SLICE_X109Y106       FDRE                                         r  confreg/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[24]/Q
                         net (fo=2, routed)           0.097    -0.291    cpu/EXE_stage/multiplier_unsigned/timer_reg[16]
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.045    -0.246 r  cpu/EXE_stage/multiplier_unsigned/conf_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    confreg/timer_reg[24]_0
    SLICE_X108Y106       FDRE                                         r  confreg/conf_rdata_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.862    -0.289    confreg/clk_out1
    SLICE_X108Y106       FDRE                                         r  confreg/conf_rdata_reg_reg[24]/C
                         clock pessimism             -0.227    -0.516    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.120    -0.396    confreg/conf_rdata_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 confreg/timer_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.747%)  route 0.125ns (40.253%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.591    -0.529    confreg/clk_out1
    SLICE_X109Y104       FDRE                                         r  confreg/timer_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y104       FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  confreg/timer_reg[18]/Q
                         net (fo=2, routed)           0.125    -0.263    cpu/EXE_stage/multiplier_unsigned/timer_reg[10]
    SLICE_X112Y104       LUT6 (Prop_lut6_I4_O)        0.045    -0.218 r  cpu/EXE_stage/multiplier_unsigned/conf_rdata_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    confreg/timer_reg[18]_0
    SLICE_X112Y104       FDRE                                         r  confreg/conf_rdata_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.863    -0.288    confreg/clk_out1
    SLICE_X112Y104       FDRE                                         r  confreg/conf_rdata_reg_reg[18]/C
                         clock pessimism             -0.203    -0.491    
    SLICE_X112Y104       FDRE (Hold_fdre_C_D)         0.120    -0.371    confreg/conf_rdata_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 cpu/EXE_stage/divider_unsigned/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_stage/divider_unsigned/state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.379%)  route 0.119ns (38.621%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.574    -0.546    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X89Y104        FDRE                                         r  cpu/EXE_stage/divider_unsigned/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  cpu/EXE_stage/divider_unsigned/state_reg[0]/Q
                         net (fo=8, routed)           0.119    -0.286    cpu/EXE_stage/divider_unsigned/state_reg_n_0_[0]
    SLICE_X88Y104        LUT4 (Prop_lut4_I2_O)        0.048    -0.238 r  cpu/EXE_stage/divider_unsigned/state[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.238    cpu/EXE_stage/divider_unsigned/state[3]
    SLICE_X88Y104        FDRE                                         r  cpu/EXE_stage/divider_unsigned/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.844    -0.307    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X88Y104        FDRE                                         r  cpu/EXE_stage/divider_unsigned/state_reg[3]/C
                         clock pessimism             -0.226    -0.533    
    SLICE_X88Y104        FDRE (Hold_fdre_C_D)         0.131    -0.402    cpu/EXE_stage/divider_unsigned/state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 cpu/EXE_stage/divider_unsigned/A_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_stage/divider_unsigned/A_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (62.063%)  route 0.114ns (37.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.577    -0.543    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X99Y115        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  cpu/EXE_stage/divider_unsigned/A_reg[36]/Q
                         net (fo=6, routed)           0.114    -0.288    cpu/EXE_stage/divider_unsigned/p_0_in[37]
    SLICE_X98Y115        LUT6 (Prop_lut6_I0_O)        0.045    -0.243 r  cpu/EXE_stage/divider_unsigned/A[37]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.243    cpu/EXE_stage/divider_unsigned/A_0[37]
    SLICE_X98Y115        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.846    -0.305    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X98Y115        FDRE                                         r  cpu/EXE_stage/divider_unsigned/A_reg[37]/C
                         clock pessimism             -0.225    -0.530    
    SLICE_X98Y115        FDRE (Hold_fdre_C_D)         0.121    -0.409    cpu/EXE_stage/divider_unsigned/A_reg[37]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 confreg/timer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            confreg/conf_rdata_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.981%)  route 0.119ns (39.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.590    -0.530    confreg/clk_out1
    SLICE_X109Y107       FDRE                                         r  confreg/timer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y107       FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  confreg/timer_reg[28]/Q
                         net (fo=2, routed)           0.119    -0.270    cpu/EXE_stage/multiplier_unsigned/timer_reg[20]
    SLICE_X108Y106       LUT6 (Prop_lut6_I4_O)        0.045    -0.225 r  cpu/EXE_stage/multiplier_unsigned/conf_rdata_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    confreg/timer_reg[28]_0
    SLICE_X108Y106       FDRE                                         r  confreg/conf_rdata_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.862    -0.289    confreg/clk_out1
    SLICE_X108Y106       FDRE                                         r  confreg/conf_rdata_reg_reg[28]/C
                         clock pessimism             -0.224    -0.513    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.121    -0.392    confreg/conf_rdata_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu/ID_stage/ID_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_stage/EXE_vsrc1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.658%)  route 0.111ns (37.342%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.583    -0.537    cpu/ID_stage/clk_out1
    SLICE_X113Y129       FDRE                                         r  cpu/ID_stage/ID_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  cpu/ID_stage/ID_pc_reg[6]/Q
                         net (fo=1, routed)           0.111    -0.285    cpu/ID_stage/ID_pc[6]
    SLICE_X111Y129       LUT5 (Prop_lut5_I3_O)        0.045    -0.240 r  cpu/ID_stage/EXE_vsrc1[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    cpu/EXE_stage/ID_pc_reg[31][6]
    SLICE_X111Y129       FDRE                                         r  cpu/EXE_stage/EXE_vsrc1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.851    -0.300    cpu/EXE_stage/clk_out1
    SLICE_X111Y129       FDRE                                         r  cpu/EXE_stage/EXE_vsrc1_reg[6]/C
                         clock pessimism             -0.203    -0.503    
    SLICE_X111Y129       FDRE (Hold_fdre_C_D)         0.092    -0.411    cpu/EXE_stage/EXE_vsrc1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 cpu/EXE_stage/divider_unsigned/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/EXE_stage/divider_unsigned/div_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    0.224ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.579    -0.541    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X99Y110        FDRE                                         r  cpu/EXE_stage/divider_unsigned/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  cpu/EXE_stage/divider_unsigned/Q_reg[0]/Q
                         net (fo=2, routed)           0.117    -0.283    cpu/EXE_stage/divider_unsigned/Q_reg_n_0_[0]
    SLICE_X99Y109        FDRE                                         r  cpu/EXE_stage/divider_unsigned/div_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    clk_pll/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  clk_pll/inst/clkout1_buf/O
                         net (fo=2980, routed)        0.851    -0.300    cpu/EXE_stage/divider_unsigned/clk_out1
    SLICE_X99Y109        FDRE                                         r  cpu/EXE_stage/divider_unsigned/div_out_reg[1]/C
                         clock pessimism             -0.224    -0.524    
    SLICE_X99Y109        FDRE (Hold_fdre_C_D)         0.070    -0.454    cpu/EXE_stage/divider_unsigned/div_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y6     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X7Y6     data_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y11    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y11    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[105].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y37    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y37    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[139].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X4Y23    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[172].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y19    inst_ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[205].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X125Y124  cpu/regfile/r_reg[10][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X123Y124  cpu/regfile/r_reg[10][9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X129Y138  cpu/regfile/r_reg[11][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X122Y126  cpu/regfile/r_reg[11][12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X128Y126  cpu/regfile/r_reg[11][15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X139Y124  cpu/regfile/r_reg[11][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X140Y123  cpu/regfile/r_reg[11][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X122Y126  cpu/regfile/r_reg[11][23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X122Y126  cpu/regfile/r_reg[11][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X122Y126  cpu/regfile/r_reg[11][9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X129Y131  cpu/regfile/r_reg[10][26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X140Y132  cpu/regfile/r_reg[10][27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X132Y136  cpu/regfile/r_reg[10][28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X140Y132  cpu/regfile/r_reg[10][29]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X132Y136  cpu/regfile/r_reg[10][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X129Y131  cpu/regfile/r_reg[10][30]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X140Y132  cpu/regfile/r_reg[10][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X129Y131  cpu/regfile/r_reg[10][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X132Y136  cpu/regfile/r_reg[10][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X127Y128  cpu/regfile/r_reg[10][5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y1   clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  clk_pll/inst/plle2_adv_inst/CLKFBOUT



