
---------- Begin Simulation Statistics ----------
final_tick                               572574656604500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41014                       # Simulator instruction rate (inst/s)
host_mem_usage                                 880100                       # Number of bytes of host memory used
host_op_rate                                    92187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   243.82                       # Real time elapsed on the host
host_tick_rate                               30117689                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000011                       # Number of instructions simulated
sim_ops                                      22477223                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007343                       # Number of seconds simulated
sim_ticks                                  7343350750                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            14                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          14                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   22                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  10                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           4                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         4     28.57%     28.57% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     28.57% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   2     14.29%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     42.86% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     14.29%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     57.14% # Class of executed instruction
system.cpu.op_class::MemRead                        2     14.29%     71.43% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     71.43% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     14.29%     85.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  2     14.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         14                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        74449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        157370                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35138                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          807                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40233                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28173                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35138                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6965                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45735                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5127                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329228                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          807                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1555214                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       469090                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477209                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14593160                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.540256                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.725441                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9922814     68.00%     68.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       679346      4.66%     72.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       822612      5.64%     78.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262420      1.80%     80.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       560008      3.84%     83.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       258858      1.77%     85.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333871      2.29%     87.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       198017      1.36%     89.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1555214     10.66%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14593160                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302588                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363628                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651059                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034818     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47722      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476750     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002198     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657061      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6993998     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477209                       # Class of committed instruction
system.switch_cpus.commit.refs                9902658                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477209                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.468668                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.468668                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10805713                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108483                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           741891                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2477345                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6091                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        623651                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786186                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1499                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2366918                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   572                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45735                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1084091                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              13540955                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10473674                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12182                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003114                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1107765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33300                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.713141                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14654811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.590257                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.039507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         11175104     76.26%     76.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           106260      0.73%     76.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           216039      1.47%     78.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           168754      1.15%     79.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           177528      1.21%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141842      0.97%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           220024      1.50%     83.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            73225      0.50%     83.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2376035     16.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14654811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35988578                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19171963                       # number of floating regfile writes
system.switch_cpus.idleCycles                   31870                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          839                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            37006                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.575247                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10317663                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2366918                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          245176                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789711                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418990                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042438                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7950745                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4692                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23135148                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3591095                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6091                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3599112                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        31444                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       578362                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          249                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138624                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167381                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          249                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28915528                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22918642                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606088                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17525364                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.560505                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22961647                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21308429                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345096                       # number of integer regfile writes
system.switch_cpus.ipc                       0.680889                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.680889                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41140      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237451     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2695      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47748      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476981     23.67%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.06% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002310     17.30%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       765736      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94624      0.41%     59.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7186606     31.06%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2272452      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23139841                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22518569                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44093510                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21442604                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671137                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1046020                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045204                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             702      0.07%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.07% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       125138     11.96%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       264426     25.28%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89796      8.58%     45.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11472      1.10%     46.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498909     47.70%     94.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        55577      5.31%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1626152                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     17887517                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1476038                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1936699                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23139841                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3859                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       565149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          515                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3539                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       278898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14654811                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.578993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.451306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      9255749     63.16%     63.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       692684      4.73%     67.89% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       715965      4.89%     72.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       636247      4.34%     77.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       897301      6.12%     83.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       706334      4.82%     88.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       772284      5.27%     93.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       474068      3.23%     96.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       504179      3.44%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14654811                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.575566                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1084091                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        22323                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95997                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789711                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418990                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10625398                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14686681                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3906146                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390800                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         163960                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1026264                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2386374                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         13553                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67938222                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064735                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20906356                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2808764                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4297497                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6091                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6907426                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           515476                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040419                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21168347                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3831621                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35917685                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45954346                       # The number of ROB writes
system.switch_cpus.timesIdled                     346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       113423                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       228150                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            542                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              60396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26825                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47624                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22525                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22525                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         60396                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      7023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      7023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 7023744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             82921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   82921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               82921                       # Request fanout histogram
system.membus.reqLayer2.occupancy           278964500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          459686250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7343350750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             83061                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        68730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          119555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31666                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82665                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       341969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                342877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9999104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               10031872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           74978                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1716800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           189705                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053375                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 189163     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    542      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             189705                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          156093500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171492000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            591499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           57                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        31749                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31806                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           57                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        31749                       # number of overall hits
system.l2.overall_hits::total                   31806                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          337                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        82579                       # number of demand (read+write) misses
system.l2.demand_misses::total                  82921                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          337                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        82579                       # number of overall misses
system.l2.overall_misses::total                 82921                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     25995000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   8438520000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8464515000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     25995000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   8438520000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8464515000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       114328                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               114727                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       114328                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              114727                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.855330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.722299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.722768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.855330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.722299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.722768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 77136.498516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102187.238886                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102079.268219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 77136.498516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102187.238886                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102079.268219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26825                       # number of writebacks
system.l2.writebacks::total                     26825                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        82579                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             82916                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        82579                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            82916                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     22625000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7612730000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7635355000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     22625000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7612730000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7635355000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.855330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.722299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.722724                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.855330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.722299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.722724                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 67136.498516                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92187.238886                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92085.423802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 67136.498516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92187.238886                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92085.423802                       # average overall mshr miss latency
system.l2.replacements                          74978                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        41905                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            41905                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        41905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        41905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         9141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        22524                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22525                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2232897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2232897500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        31665                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31666                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.711322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.711331                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99134.145800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99129.744728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2007657500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2007657500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.711322                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.711299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89134.145800                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89134.145800                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 57                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     25995000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25995000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.855330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.856061                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 77136.498516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76681.415929                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     22625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22625000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.855330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.851010                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 67136.498516                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67136.498516                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        22608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22608                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        60055                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           60057                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   6205622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6205622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82663                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82665                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.726504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.726511                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 103332.320373                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103328.879231                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        60055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        60055                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5605072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5605072500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.726504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.726486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 93332.320373                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93332.320373                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7763.692520                       # Cycle average of tags in use
system.l2.tags.total_refs                      204330                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74978                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.725199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              572567313254500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.640655                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.154954                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.284702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    28.067256                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7707.544953                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.940862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.947716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          971                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    995770                       # Number of tag accesses
system.l2.tags.data_accesses                   995770                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        21568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      5285056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5306944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        21568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         21696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1716800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1716800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        82579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               82921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        26825                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26825                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17431                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             26146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2937079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    719706328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             722686983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17431                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2937079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2954510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      233789731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            233789731                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      233789731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17431                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            26146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2937079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    719706328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            956476715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     26825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       337.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     82548.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000173102750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1611                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1611                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171248                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25196                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       82916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26825                       # Number of write requests accepted
system.mem_ctrls.readBursts                     82916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26825                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5031                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1579                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2644686250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  414425000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4198780000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31907.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50657.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20082                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 82916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26825                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46536                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   16269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        78470                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.454823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    76.097043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    79.700268                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        67202     85.64%     85.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6408      8.17%     93.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2922      3.72%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1402      1.79%     99.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          317      0.40%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          128      0.16%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      0.05%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           31      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        78470                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.423340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.809607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    113.795947                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1607     99.75%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1611                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.634389                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.601449                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1155     71.69%     71.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               32      1.99%     73.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              317     19.68%     93.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               77      4.78%     98.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      1.55%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1611                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5304640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1715072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5306624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1716800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       722.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       233.55                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    722.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    233.79                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.82                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7343179000                       # Total gap between requests
system.mem_ctrls.avgGap                      66913.72                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        21568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      5283072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1715072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2937078.826038644649                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 719436151.133050560951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 233554416.558408290148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          337                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        82579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        26825                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      8771250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4190008750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 170883409750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26027.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50739.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6370304.18                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    28.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            292640040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            155538075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           309618960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           73220940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     579605520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3290891580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         48543360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4750058475                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.851640                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     99823750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    245180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6998336750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267657180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142255575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           282179940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           66664620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     579605520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3289283040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49863360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4677509235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.972057                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    103645000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    245180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6994515500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7343340500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083684                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083684                       # number of overall hits
system.cpu.icache.overall_hits::total         1083696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            409                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          407                       # number of overall misses
system.cpu.icache.overall_misses::total           409                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     28174500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     28174500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     28174500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     28174500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1084091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084105                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1084091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084105                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000377                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000377                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 69224.815725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68886.308068                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 69224.815725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68886.308068                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           13                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          394                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27197500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27197500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27197500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000363                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000363                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69029.187817                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69029.187817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69029.187817                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69029.187817                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083684                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           409                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     28174500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     28174500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1084091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084105                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000375                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000377                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 69224.815725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68886.308068                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27197500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27197500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000363                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69029.187817                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69029.187817                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003556                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               46733                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            402.870690                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000026                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168606                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9272569                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9272572                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9286215                       # number of overall hits
system.cpu.dcache.overall_hits::total         9286218                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       169375                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         169378                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       173091                       # number of overall misses
system.cpu.dcache.overall_misses::total        173094                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12638256676                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12638256676                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12638256676                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12638256676                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9441944                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9441950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9459306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9459312                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017939                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017939                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018298                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018299                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 74617.013585                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74615.691979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 73015.100011                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73013.834541                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1909293                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             32031                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.607661                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        41905                       # number of writebacks
system.cpu.dcache.writebacks::total             41905                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        56333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        56333                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        56333                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        56333                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       113042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       113042                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       114328                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       114328                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8839527176                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8839527176                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8951132676                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8951132676                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011972                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011972                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012086                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012086                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78196.839900                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78196.839900                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78293.442341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78293.442341                       # average overall mshr miss latency
system.cpu.dcache.replacements                 113307                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7052662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7052664                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       137686                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137688                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10228109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10228109000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7190348                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7190352                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019149                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 74285.758901                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 74284.679856                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        56309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        56309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81377                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   6461397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6461397000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79400.776632                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79400.776632                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2219907                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2219908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        31689                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31690                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2410147676                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2410147676                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251596                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76056.286913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76053.886904                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        31665                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2378130176                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2378130176                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014063                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75102.800442                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75102.800442                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        13646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13646                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3716                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3716                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17362                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.214031                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.214031                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1286                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    111605500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    111605500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074070                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86784.992224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86784.992224                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572574656604500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.013017                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8690215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            113307                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.696188                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.013015                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000013                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          614                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          284                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19032955                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19032955                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               572596631005000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62214                       # Simulator instruction rate (inst/s)
host_mem_usage                                 908976                       # Number of bytes of host memory used
host_op_rate                                   138513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   642.95                       # Real time elapsed on the host
host_tick_rate                               34177640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000010                       # Number of instructions simulated
sim_ops                                      89056221                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021974                       # Number of seconds simulated
sim_ticks                                 21974400500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       257308                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        514867                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       548041                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           51                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        16310                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       574280                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       437845                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       548041                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       110196                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          617975                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28117                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         6032                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           2651462                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2435480                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        16533                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             454061                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4668256                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          966                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1817639                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       66578998                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     43542651                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.529052                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.721377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     29751870     68.33%     68.33% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1970402      4.53%     72.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2341938      5.38%     78.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       964785      2.22%     80.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1601633      3.68%     84.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       743149      1.71%     85.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       942286      2.16%     88.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       558332      1.28%     89.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4668256     10.72%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     43542651                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           60635765                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         9144                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31819159                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              21764873                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        11104      0.02%      0.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     11374500     17.08%     17.10% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        14727      0.02%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          385      0.00%     17.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       257221      0.39%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          786      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     17.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       141999      0.21%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     17.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4944      0.01%     17.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         5205      0.01%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     17.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     15240856     22.89%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     40.63% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp       256000      0.38%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt           15      0.00%     41.02% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        31811      0.05%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     41.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11145042     16.74%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     57.80% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2022512      3.04%     60.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       187929      0.28%     61.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     19742361     29.65%     90.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6141569      9.22%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     66578998                       # Class of committed instruction
system.switch_cpus.commit.refs               28094371                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              66578998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.464960                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.464960                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      32159962                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69075457                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2236321                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7551777                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          32413                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1807108                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            22206991                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  5240                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             6681801                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1756                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              617975                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3135667                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              40507541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          3123                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31822142                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          254                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1535                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           64826                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.014061                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3245669                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       465962                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.724073                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     43787581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.594856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.031701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         33255602     75.95%     75.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           304496      0.70%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           601810      1.37%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           753137      1.72%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           532481      1.22%     80.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           419708      0.96%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           645462      1.47%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           232948      0.53%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7041937     16.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     43787581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         102056607                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         54708522                       # number of floating regfile writes
system.switch_cpus.idleCycles                  161220                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        25683                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           526317                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.564545                       # Inst execution rate
system.switch_cpus.iew.exec_refs             29339251                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            6681801                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          896544                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      22233910                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           40                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          546                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      6842406                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     68680290                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      22657450                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        51054                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      68759888                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      10823838                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          32413                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      10847799                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        86962                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1610204                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          810                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       469042                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       512908                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          810                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         9804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        15879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85926915                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68135088                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.609603                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52381303                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.550329                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68267003                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63494961                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         6228311                       # number of integer regfile writes
system.switch_cpus.ipc                       0.682612                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.682612                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       134682      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      12200439     17.73%     17.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        14877      0.02%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           405      0.00%     17.95% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       279551      0.41%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     18.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          838      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     18.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143182      0.21%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     18.56% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5189      0.01%     18.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5449      0.01%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           74      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     18.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     15241475     22.15%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     40.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       256000      0.37%     41.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           21      0.00%     41.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        31811      0.05%     41.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     41.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11145362     16.20%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     57.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2363699      3.44%     60.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       311763      0.45%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     20304357     29.51%     90.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6371774      9.26%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       68810948                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        64083186                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    125547226                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     61079554                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     61886201                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             2918311                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.042411                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           18598      0.64%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            704      0.02%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           364      0.01%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       340609     11.67%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       728260     24.95%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.30% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         244806      8.39%     45.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         34532      1.18%     46.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1394140     47.77%     94.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       156298      5.36%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        7511391                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     58785793                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      7055534                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      8896170                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           68668680                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          68810948                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11610                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2101290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         5237                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10644                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1333999                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     43787581                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.571472                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.448521                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     27755722     63.39%     63.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2093924      4.78%     68.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2058567      4.70%     72.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1861886      4.25%     77.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2634391      6.02%     83.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2179578      4.98%     88.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2321173      5.30%     93.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1406980      3.21%     96.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1475360      3.37%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     43787581                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.565707                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3135934                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   397                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        69784                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       292681                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     22233910                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      6842406                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31055901                       # number of misc regfile reads
system.switch_cpus.numCycles                 43948801                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12785113                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61730478                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         477592                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3064308                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        6325897                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         78752                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     199610879                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       68877431                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63910000                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8497595                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       12380457                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          32413                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      19407951                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          2179508                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    102326158                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63516940                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          201                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           26                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11027775                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           28                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            107071352                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137038658                       # The number of ROB writes
system.switch_cpus.timesIdled                    1851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       350978                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2295                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       702198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2295                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             190328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        87969                       # Transaction distribution
system.membus.trans_dist::CleanEvict           169339                       # Transaction distribution
system.membus.trans_dist::ReadExReq             67231                       # Transaction distribution
system.membus.trans_dist::ReadExResp            67231                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        190328                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       772426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       772426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 772426                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22113792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            257559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  257559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              257559                       # Request fanout histogram
system.membus.reqLayer2.occupancy           912901500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1423564750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  21974400500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            259738                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       211581                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2892                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          396047                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            91477                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           91477                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3129                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       256609                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         9145                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1044268                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1053413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       385024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     30188672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               30573696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          259547                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5630336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           610762                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003781                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.061370                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 608453     99.62%     99.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2309      0.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             610762                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          477603000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         522131500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4695496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst         1171                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        92480                       # number of demand (read+write) hits
system.l2.demand_hits::total                    93651                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst         1171                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        92480                       # number of overall hits
system.l2.overall_hits::total                   93651                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1953                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       255606                       # number of demand (read+write) misses
system.l2.demand_misses::total                 257559                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1953                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       255606                       # number of overall misses
system.l2.overall_misses::total                257559                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    162195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25816813000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25979008500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    162195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25816813000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25979008500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         3124                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       348086                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351210                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         3124                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       348086                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351210                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.625160                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.734319                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.733348                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.625160                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.734319                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.733348                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83049.411162                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101002.374749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100866.242298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83049.411162                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101002.374749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100866.242298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               87969                       # number of writebacks
system.l2.writebacks::total                     87969                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1953                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       255606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            257559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1953                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       255606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           257559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142665500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  23260753000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23403418500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142665500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  23260753000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23403418500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.625160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.734319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.733348                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.625160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.734319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.733348                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73049.411162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91002.374749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90866.242298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73049.411162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91002.374749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90866.242298                       # average overall mshr miss latency
system.l2.replacements                         259542                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       123612                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           123612                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       123612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       123612                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2890                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2890                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2890                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        24246                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 24246                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        67231                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               67231                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   6654467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6654467000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        91477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             91477                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.734950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.734950                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98979.146525                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98979.146525                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        67231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          67231                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5982157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5982157000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.734950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.734950                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88979.146525                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88979.146525                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst         1171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1953                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    162195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    162195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         3124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3124                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.625160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.625160                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83049.411162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83049.411162                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1953                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142665500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142665500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.625160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.625160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73049.411162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73049.411162                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        68234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             68234                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       188375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          188375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  19162346000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  19162346000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       256609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        256609                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.734094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.734094                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 101724.464499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101724.464499                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       188375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       188375                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  17278596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  17278596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.734094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.734094                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91724.464499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91724.464499                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      725938                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    267734                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.711415                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      50.340176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    33.011643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8108.648181                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.004030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.989825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          792                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          842                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3068298                       # Number of tag accesses
system.l2.tags.data_accesses                  3068298                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21974400500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       124992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     16358784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16483776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       124992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        124992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5630016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5630016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       255606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              257559                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        87969                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              87969                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      5688073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    744447340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             750135413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5688073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5688073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      256207945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            256207945                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      256207945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5688073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    744447340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1006343358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     87968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1953.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    255544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001016906250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              540321                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82814                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      257559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      87969                       # Number of write requests accepted
system.mem_ctrls.readBursts                    257559                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    87969                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     62                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             19118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16625                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5523                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6428                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5324                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7907759750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1287485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             12735828500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30710.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49460.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    48328                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65028                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 18.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                257559                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                87969                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  142977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   35311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   25246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       232111                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.255666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    77.864181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   102.033029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       195946     84.42%     84.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19428      8.37%     92.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9856      4.25%     97.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4175      1.80%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1016      0.44%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          391      0.17%     99.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          155      0.07%     99.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          129      0.06%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1015      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       232111                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.572048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.866605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.145986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5286     99.70%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           11      0.21%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.593361                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.564443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.004732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3830     72.24%     72.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              115      2.17%     74.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1082     20.41%     94.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              236      4.45%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.68%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16479808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3968                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5630592                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16483776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5630016                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       749.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       256.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    750.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    256.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.86                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   21974480500                       # Total gap between requests
system.mem_ctrls.avgGap                      63596.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       124992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     16354816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5630592                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5688073.265070416033                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 744266766.231005907059                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 256234157.559838771820                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1953                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       255606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        87969                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     62293250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  12673535250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 532420771750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31896.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     49582.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6052368.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            862433460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            458375280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           960958320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          238308660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1734514080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9719673060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        253181760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        14227444620                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        647.455416                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    576971500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    733720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  20663709000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            794896200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            422485965                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           877570260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          220936500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1734514080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9686739600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        280915200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        14018057805                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.926746                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    650608250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    733720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20590072250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 572567313253750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29317741000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4215702                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4215714                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4215702                       # number of overall hits
system.cpu.icache.overall_hits::total         4215714                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4055                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4057                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4055                       # number of overall misses
system.cpu.icache.overall_misses::total          4057                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    237702000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237702000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    237702000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237702000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           14                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4219757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4219771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           14                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4219757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4219771                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000961                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000961                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 58619.482121                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58590.584175                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 58619.482121                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58590.584175                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1073                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.652174                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3008                       # number of writebacks
system.cpu.icache.writebacks::total              3008                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          532                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          532                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          532                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          532                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3523                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3523                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3523                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3523                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    206488500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    206488500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    206488500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    206488500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000835                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000835                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000835                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000835                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 58611.552654                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58611.552654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 58611.552654                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58611.552654                       # average overall mshr miss latency
system.cpu.icache.replacements                   3008                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           12                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4215702                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4215714                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4055                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4057                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    237702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237702000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           14                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4219757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4219771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000961                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 58619.482121                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58590.584175                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          532                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          532                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3523                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    206488500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    206488500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 58611.552654                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58611.552654                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.017485                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4219239                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3525                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1196.947234                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      572567313254500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.017410                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000034                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          498                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8443067                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8443067                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     35450332                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35450335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     35505228                       # number of overall hits
system.cpu.dcache.overall_hits::total        35505231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       865332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         865335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       879674                       # number of overall misses
system.cpu.dcache.overall_misses::total        879677                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  58480759258                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  58480759258                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  58480759258                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  58480759258                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     36315664                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36315670                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     36384902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36384908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.023828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.024177                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024177                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67581.875232                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67581.640934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66480.036079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66479.809360                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7409526                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          269                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            120786                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.344245                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   134.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       165517                       # number of writebacks
system.cpu.dcache.writebacks::total            165517                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       408039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       408039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       408039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       408039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       457293                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       462419                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462419                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  35830150759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35830150759                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  36281737759                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36281737759                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012592                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012592                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012709                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012709                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78352.720814                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78352.720814                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78460.741793                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78460.741793                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461393                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            2                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     26992483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26992485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       742087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        742089                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  48928034500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  48928034500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     27734570                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27734574                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.026757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026757                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65933.016614                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65932.838918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       407941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       407941                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       334146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       334146                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  26401808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  26401808000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012048                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79012.790816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79012.790816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            1                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8457849                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8457850                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       123245                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       123246                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9552724758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9552724758                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8581094                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8581096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014362                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77510.039012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77509.410107                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           98                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       123147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       123147                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9428342759                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9428342759                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014351                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76561.692603                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76561.692603                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        54896                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         54896                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        14342                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        14342                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        69238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        69238                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.207141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.207141                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5126                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    451587000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    451587000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 88097.346859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88097.346859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 572596631005000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.052314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35967653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462417                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.781857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      572567313256500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.052313                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          73232233                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         73232233                       # Number of data accesses

---------- End Simulation Statistics   ----------
