Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Wed Dec 13 17:53:30 2023
| Host         : eecs-digital-33 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.280ns  (required time - arrival time)
  Source:                 rast/z_buffer0/output_register.doutb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/tally_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 2.083ns (25.762%)  route 6.003ns (74.238%))
  Logic Levels:           7  (LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 11.962 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.978ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=91, routed)          1.551    -0.978    rast/z_buffer0/clk_pixel
    SLICE_X8Y23          FDRE                                         r  rast/z_buffer0/output_register.doutb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.460 r  rast/z_buffer0/output_register.doutb_reg_reg[10]/Q
                         net (fo=12, routed)          1.083     0.623    rast/z_buffer0/gray[1]
    SLICE_X1Y22          LUT2 (Prop_lut2_I1_O)        0.152     0.775 f  rast/z_buffer0/tmds_out[8]_i_6/O
                         net (fo=2, routed)           0.862     1.638    rast/z_buffer0/tmds_out[8]_i_6_n_0
    SLICE_X1Y22          LUT6 (Prop_lut6_I3_O)        0.332     1.970 r  rast/z_buffer0/tmds_out[8]_i_2/O
                         net (fo=52, routed)          0.650     2.619    rast/z_buffer0/output_register.doutb_reg_reg[10]_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.124     2.743 r  rast/z_buffer0/tally[4]_i_19/O
                         net (fo=13, routed)          0.962     3.706    rast/z_buffer0/tally[4]_i_19_n_0
    SLICE_X5Y20          LUT5 (Prop_lut5_I4_O)        0.150     3.856 f  rast/z_buffer0/tally[2]_i_8__0/O
                         net (fo=7, routed)           0.901     4.757    rast/z_buffer0/tally[2]_i_8__0_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I0_O)        0.326     5.083 r  rast/z_buffer0/tally[4]_i_22/O
                         net (fo=2, routed)           0.870     5.953    rast/z_buffer0/tally[4]_i_22_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.154     6.107 r  rast/z_buffer0/tally[4]_i_6__0/O
                         net (fo=1, routed)           0.674     6.781    rast/z_buffer0/tally[4]_i_6__0_n_0
    SLICE_X4Y21          LUT6 (Prop_lut6_I2_O)        0.327     7.108 r  rast/z_buffer0/tally[4]_i_2/O
                         net (fo=1, routed)           0.000     7.108    tmds_red/D[3]
    SLICE_X4Y21          FDRE                                         r  tmds_red/tally_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=91, routed)          1.505    11.962    tmds_red/clk_pixel
    SLICE_X4Y21          FDRE                                         r  tmds_red/tally_reg[4]/C
                         clock pessimism              0.562    12.524    
                         clock uncertainty           -0.168    12.356    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.032    12.388    tmds_red/tally_reg[4]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  5.280    




