

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_s'
================================================================
* Date:           Sun Feb  2 15:39:44 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_17_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_17_val"   --->   Operation 4 'read' 'weights_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_16_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_16_val"   --->   Operation 5 'read' 'weights_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_15_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_15_val"   --->   Operation 6 'read' 'weights_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_14_val"   --->   Operation 7 'read' 'weights_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_13_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_13_val"   --->   Operation 8 'read' 'weights_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_12_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_12_val"   --->   Operation 9 'read' 'weights_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_11_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_11_val"   --->   Operation 10 'read' 'weights_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_10_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_10_val"   --->   Operation 11 'read' 'weights_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_9_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_9_val"   --->   Operation 12 'read' 'weights_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_8_val"   --->   Operation 13 'read' 'weights_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_7_val"   --->   Operation 14 'read' 'weights_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_6_val"   --->   Operation 15 'read' 'weights_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_5_val"   --->   Operation 16 'read' 'weights_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_4_val"   --->   Operation 17 'read' 'weights_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_3_val"   --->   Operation 18 'read' 'weights_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_2_val"   --->   Operation 19 'read' 'weights_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_1_val"   --->   Operation 20 'read' 'weights_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_0_val"   --->   Operation 21 'read' 'weights_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_8_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_8_val"   --->   Operation 22 'read' 'data_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_7_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_7_val"   --->   Operation 23 'read' 'data_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_6_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_6_val"   --->   Operation 24 'read' 'data_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_5_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_5_val"   --->   Operation 25 'read' 'data_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val"   --->   Operation 26 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val"   --->   Operation 27 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val"   --->   Operation 28 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val"   --->   Operation 29 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val"   --->   Operation 30 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i3, i3 0, i16 %data_0_val_read, i3 1, i16 %data_1_val_read, i3 2, i16 %data_2_val_read, i3 3, i16 %data_3_val_read, i3 4, i16 %data_4_val_read, i3 5, i16 %data_5_val_read, i3 6, i16 %data_6_val_read, i16 0, i3 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_0_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9436 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_9436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_9437 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_9437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_876)   --->   "%tmp_9438 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_9438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_9436, i1 %icmp_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_9437" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_9439 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_9439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_876)   --->   "%xor_ln42 = xor i1 %tmp_9439, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_876 = and i1 %tmp_9438, i1 %xor_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_876' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_498 = icmp_eq  i5 %tmp_8, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_498' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_499 = icmp_eq  i6 %tmp_s, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_499' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_500 = icmp_eq  i6 %tmp_s, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_500' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_120 = sext i16 %weights_1_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_120 = mul i32 %conv_i_i, i32 %sext_ln73_120" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_120' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_9441 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_9441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_120, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_9442 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_9442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%tmp_9443 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_9443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_137 = trunc i32 %mul_ln73_120" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_501 = icmp_ne  i9 %trunc_ln42_137, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_501' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_883)   --->   "%tmp_9444 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_9444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%or_ln42_374 = or i1 %tmp_9442, i1 %icmp_ln42_501" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%and_ln42_882 = and i1 %or_ln42_374, i1 %tmp_9443" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_882' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_120)   --->   "%zext_ln42_120 = zext i1 %and_ln42_882" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_120 = add i16 %trunc_ln42_s, i16 %zext_ln42_120" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_120' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9445 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_120, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_9445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_883)   --->   "%xor_ln42_501 = xor i1 %tmp_9445, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_883 = and i1 %tmp_9444, i1 %xor_ln42_501" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_883' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3639 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_120, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_502 = icmp_eq  i5 %tmp_3639, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_502' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3640 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_120, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_503 = icmp_eq  i6 %tmp_3640, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_503' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_504 = icmp_eq  i6 %tmp_3640, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_504' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_121 = sext i16 %weights_2_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_121 = mul i32 %conv_i_i, i32 %sext_ln73_121" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_121' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_9447 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_9447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%trunc_ln42_113 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_121, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_9448 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_9448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_9449 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_9449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_138 = trunc i32 %mul_ln73_121" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_505 = icmp_ne  i9 %trunc_ln42_138, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_505' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_890)   --->   "%tmp_9450 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_9450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%or_ln42_377 = or i1 %tmp_9448, i1 %icmp_ln42_505" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%and_ln42_889 = and i1 %or_ln42_377, i1 %tmp_9449" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%zext_ln42_121 = zext i1 %and_ln42_889" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_121 = add i16 %trunc_ln42_113, i16 %zext_ln42_121" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_121' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_9451 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_121, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_9451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_890)   --->   "%xor_ln42_505 = xor i1 %tmp_9451, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_890 = and i1 %tmp_9450, i1 %xor_ln42_505" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3641 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_121, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_506 = icmp_eq  i5 %tmp_3641, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3642 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_121, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_507 = icmp_eq  i6 %tmp_3642, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_508 = icmp_eq  i6 %tmp_3642, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_508' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_122 = sext i16 %weights_3_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_122 = mul i32 %conv_i_i, i32 %sext_ln73_122" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_122' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9453 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_9453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%trunc_ln42_114 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_122, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_9454 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_9454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_9455 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_9455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_139 = trunc i32 %mul_ln73_122" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_509 = icmp_ne  i9 %trunc_ln42_139, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_509' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_897)   --->   "%tmp_9456 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_9456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%or_ln42_380 = or i1 %tmp_9454, i1 %icmp_ln42_509" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%and_ln42_896 = and i1 %or_ln42_380, i1 %tmp_9455" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_896' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%zext_ln42_122 = zext i1 %and_ln42_896" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_122 = add i16 %trunc_ln42_114, i16 %zext_ln42_122" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_122' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9457 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_122, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_9457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_897)   --->   "%xor_ln42_509 = xor i1 %tmp_9457, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_897 = and i1 %tmp_9456, i1 %xor_ln42_509" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_897' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3643 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_122, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_510 = icmp_eq  i5 %tmp_3643, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3644 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_122, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_511 = icmp_eq  i6 %tmp_3644, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_512 = icmp_eq  i6 %tmp_3644, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_123 = sext i16 %weights_4_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_123 = mul i32 %conv_i_i, i32 %sext_ln73_123" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_123' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_9459 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_9459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%trunc_ln42_115 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_123, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_9460 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_9460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_9461 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_9461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_140 = trunc i32 %mul_ln73_123" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_513 = icmp_ne  i9 %trunc_ln42_140, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_513' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_904)   --->   "%tmp_9462 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_9462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%or_ln42_383 = or i1 %tmp_9460, i1 %icmp_ln42_513" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%and_ln42_903 = and i1 %or_ln42_383, i1 %tmp_9461" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%zext_ln42_123 = zext i1 %and_ln42_903" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_123 = add i16 %trunc_ln42_115, i16 %zext_ln42_123" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_123' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_9463 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_123, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_9463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_904)   --->   "%xor_ln42_513 = xor i1 %tmp_9463, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_904 = and i1 %tmp_9462, i1 %xor_ln42_513" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_904' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3645 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_123, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_514 = icmp_eq  i5 %tmp_3645, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_514' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3646 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_123, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_515 = icmp_eq  i6 %tmp_3646, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_516 = icmp_eq  i6 %tmp_3646, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_516' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_124 = sext i16 %weights_5_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_124 = mul i32 %conv_i_i, i32 %sext_ln73_124" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_124' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_9465 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_9465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%trunc_ln42_116 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_124, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_9466 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_9466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_9467 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_9467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_141 = trunc i32 %mul_ln73_124" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_517 = icmp_ne  i9 %trunc_ln42_141, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_517' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_911)   --->   "%tmp_9468 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_9468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%or_ln42_386 = or i1 %tmp_9466, i1 %icmp_ln42_517" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%and_ln42_910 = and i1 %or_ln42_386, i1 %tmp_9467" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_910' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%zext_ln42_124 = zext i1 %and_ln42_910" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_124 = add i16 %trunc_ln42_116, i16 %zext_ln42_124" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_124' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9469 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_124, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_9469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_911)   --->   "%xor_ln42_517 = xor i1 %tmp_9469, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_911 = and i1 %tmp_9468, i1 %xor_ln42_517" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_911' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3647 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_124, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_518 = icmp_eq  i5 %tmp_3647, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_518' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3648 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_124, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_519 = icmp_eq  i6 %tmp_3648, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_519' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_520 = icmp_eq  i6 %tmp_3648, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_520' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i3, i3 0, i16 %data_1_val_read, i3 1, i16 %data_2_val_read, i3 2, i16 %data_3_val_read, i3 3, i16 %data_4_val_read, i3 4, i16 %data_5_val_read, i3 5, i16 %data_6_val_read, i3 6, i16 %data_7_val_read, i16 0, i3 %idx_read"   --->   Operation 159 'sparsemux' 'a_15' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_15"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_125 = sext i16 %weights_6_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_125 = mul i32 %conv_i_i_1, i32 %sext_ln73_125" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_125' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_9471 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_9471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%trunc_ln42_117 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_125, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_9472 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_9472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_9473 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_9473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_142 = trunc i32 %mul_ln73_125" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_521 = icmp_ne  i9 %trunc_ln42_142, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_521' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_918)   --->   "%tmp_9474 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_9474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%or_ln42_389 = or i1 %tmp_9472, i1 %icmp_ln42_521" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%and_ln42_917 = and i1 %or_ln42_389, i1 %tmp_9473" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%zext_ln42_125 = zext i1 %and_ln42_917" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_125 = add i16 %trunc_ln42_117, i16 %zext_ln42_125" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_125' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_9475 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_125, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_9475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_918)   --->   "%xor_ln42_521 = xor i1 %tmp_9475, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_918 = and i1 %tmp_9474, i1 %xor_ln42_521" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3649 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_125, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_522 = icmp_eq  i5 %tmp_3649, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3650 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_125, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_523 = icmp_eq  i6 %tmp_3650, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_524 = icmp_eq  i6 %tmp_3650, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_524' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_126 = sext i16 %weights_7_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_126 = mul i32 %conv_i_i_1, i32 %sext_ln73_126" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_126' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9477 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_9477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%trunc_ln42_118 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_126, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_9478 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_9478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_9479 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_9479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_143 = trunc i32 %mul_ln73_126" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_525 = icmp_ne  i9 %trunc_ln42_143, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_525' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_925)   --->   "%tmp_9480 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_9480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%or_ln42_392 = or i1 %tmp_9478, i1 %icmp_ln42_525" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%and_ln42_924 = and i1 %or_ln42_392, i1 %tmp_9479" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_924' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%zext_ln42_126 = zext i1 %and_ln42_924" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_126 = add i16 %trunc_ln42_118, i16 %zext_ln42_126" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_126' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_9481 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_126, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_9481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_925)   --->   "%xor_ln42_525 = xor i1 %tmp_9481, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_925 = and i1 %tmp_9480, i1 %xor_ln42_525" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_925' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3651 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_126, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_526 = icmp_eq  i5 %tmp_3651, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3652 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_126, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_527 = icmp_eq  i6 %tmp_3652, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_528 = icmp_eq  i6 %tmp_3652, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_528' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_127 = sext i16 %weights_8_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_127 = mul i32 %conv_i_i_1, i32 %sext_ln73_127" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_127' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_9483 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_9483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%trunc_ln42_119 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_127, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_9484 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_9484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_9485 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_9485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_144 = trunc i32 %mul_ln73_127" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_529 = icmp_ne  i9 %trunc_ln42_144, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_529' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_932)   --->   "%tmp_9486 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_9486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%or_ln42_395 = or i1 %tmp_9484, i1 %icmp_ln42_529" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%and_ln42_931 = and i1 %or_ln42_395, i1 %tmp_9485" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%zext_ln42_127 = zext i1 %and_ln42_931" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_127 = add i16 %trunc_ln42_119, i16 %zext_ln42_127" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_127' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_9487 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_127, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_9487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_932)   --->   "%xor_ln42_529 = xor i1 %tmp_9487, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_932 = and i1 %tmp_9486, i1 %xor_ln42_529" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_932' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3653 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_127, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_530 = icmp_eq  i5 %tmp_3653, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3654 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_127, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_531 = icmp_eq  i6 %tmp_3654, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_532 = icmp_eq  i6 %tmp_3654, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_532' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_128 = sext i16 %weights_9_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_128 = mul i32 %conv_i_i_1, i32 %sext_ln73_128" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_128' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_9489 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_9489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%trunc_ln42_120 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_128, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_9490 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_9490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_9491 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_9491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_145 = trunc i32 %mul_ln73_128" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_533 = icmp_ne  i9 %trunc_ln42_145, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_533' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_939)   --->   "%tmp_9492 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_9492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%or_ln42_398 = or i1 %tmp_9490, i1 %icmp_ln42_533" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%and_ln42_938 = and i1 %or_ln42_398, i1 %tmp_9491" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_938' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%zext_ln42_128 = zext i1 %and_ln42_938" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_128 = add i16 %trunc_ln42_120, i16 %zext_ln42_128" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_9493 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_128, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_9493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_939)   --->   "%xor_ln42_533 = xor i1 %tmp_9493, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_939 = and i1 %tmp_9492, i1 %xor_ln42_533" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3655 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_128, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_534 = icmp_eq  i5 %tmp_3655, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3656 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_128, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_535 = icmp_eq  i6 %tmp_3656, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_536 = icmp_eq  i6 %tmp_3656, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_129 = sext i16 %weights_10_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_129 = mul i32 %conv_i_i_1, i32 %sext_ln73_129" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_129' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_9495 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_9495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%trunc_ln42_121 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_129, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_9496 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_9496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_9497 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_9497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_146 = trunc i32 %mul_ln73_129" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_537 = icmp_ne  i9 %trunc_ln42_146, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_537' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_946)   --->   "%tmp_9498 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_9498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%or_ln42_401 = or i1 %tmp_9496, i1 %icmp_ln42_537" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%and_ln42_945 = and i1 %or_ln42_401, i1 %tmp_9497" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%zext_ln42_129 = zext i1 %and_ln42_945" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_129 = add i16 %trunc_ln42_121, i16 %zext_ln42_129" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_129' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_9499 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_129, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_9499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_946)   --->   "%xor_ln42_537 = xor i1 %tmp_9499, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_946 = and i1 %tmp_9498, i1 %xor_ln42_537" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3657 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_129, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_538 = icmp_eq  i5 %tmp_3657, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3658 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_129, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_539 = icmp_eq  i6 %tmp_3658, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_539' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_540 = icmp_eq  i6 %tmp_3658, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_540' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_130 = sext i16 %weights_11_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_130 = mul i32 %conv_i_i_1, i32 %sext_ln73_130" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_130' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_9501 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_9501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%trunc_ln42_122 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_130, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_9502 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_9502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_9503 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_9503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_147 = trunc i32 %mul_ln73_130" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_541 = icmp_ne  i9 %trunc_ln42_147, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_541' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_953)   --->   "%tmp_9504 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_9504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%or_ln42_404 = or i1 %tmp_9502, i1 %icmp_ln42_541" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%and_ln42_952 = and i1 %or_ln42_404, i1 %tmp_9503" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_952' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%zext_ln42_130 = zext i1 %and_ln42_952" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_130 = add i16 %trunc_ln42_122, i16 %zext_ln42_130" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_130' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_9505 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_130, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_9505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_953)   --->   "%xor_ln42_541 = xor i1 %tmp_9505, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_953 = and i1 %tmp_9504, i1 %xor_ln42_541" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_953' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3659 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_130, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_542 = icmp_eq  i5 %tmp_3659, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3660 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_130, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_543 = icmp_eq  i6 %tmp_3660, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_543' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_544 = icmp_eq  i6 %tmp_3660, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_544' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i3, i3 0, i16 %data_2_val_read, i3 1, i16 %data_3_val_read, i3 2, i16 %data_4_val_read, i3 3, i16 %data_5_val_read, i3 4, i16 %data_6_val_read, i3 5, i16 %data_7_val_read, i3 6, i16 %data_8_val_read, i16 0, i3 %idx_read"   --->   Operation 287 'sparsemux' 'a_16' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_16"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_131 = sext i16 %weights_12_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_131 = mul i32 %conv_i_i_2, i32 %sext_ln73_131" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_131' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_9507 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_131, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_9507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%trunc_ln42_123 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_131, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_9508 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_131, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_9508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_9509 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_131, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_9509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_148 = trunc i32 %mul_ln73_131" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_545 = icmp_ne  i9 %trunc_ln42_148, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_545' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_960)   --->   "%tmp_9510 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_131, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_9510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%or_ln42_407 = or i1 %tmp_9508, i1 %icmp_ln42_545" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%and_ln42_959 = and i1 %or_ln42_407, i1 %tmp_9509" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%zext_ln42_131 = zext i1 %and_ln42_959" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_131 = add i16 %trunc_ln42_123, i16 %zext_ln42_131" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_9511 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_131, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_9511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_960)   --->   "%xor_ln42_545 = xor i1 %tmp_9511, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_960 = and i1 %tmp_9510, i1 %xor_ln42_545" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3661 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_131, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_546 = icmp_eq  i5 %tmp_3661, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_546' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3662 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_131, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_547 = icmp_eq  i6 %tmp_3662, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_547' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_548 = icmp_eq  i6 %tmp_3662, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_548' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_132 = sext i16 %weights_13_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_132 = mul i32 %conv_i_i_2, i32 %sext_ln73_132" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_132' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_9513 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_132, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_9513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%trunc_ln42_124 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_132, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_9514 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_132, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_9514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_9515 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_132, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_9515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_149 = trunc i32 %mul_ln73_132" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_549 = icmp_ne  i9 %trunc_ln42_149, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_549' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_967)   --->   "%tmp_9516 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_132, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_9516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%or_ln42_410 = or i1 %tmp_9514, i1 %icmp_ln42_549" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%and_ln42_966 = and i1 %or_ln42_410, i1 %tmp_9515" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_966' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%zext_ln42_132 = zext i1 %and_ln42_966" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_132 = add i16 %trunc_ln42_124, i16 %zext_ln42_132" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_132' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_9517 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_132, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_9517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_967)   --->   "%xor_ln42_549 = xor i1 %tmp_9517, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_967 = and i1 %tmp_9516, i1 %xor_ln42_549" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3663 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_132, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_550 = icmp_eq  i5 %tmp_3663, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3664 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_132, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_551 = icmp_eq  i6 %tmp_3664, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_551' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_552 = icmp_eq  i6 %tmp_3664, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_552' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_133 = sext i16 %weights_14_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_133 = mul i32 %conv_i_i_2, i32 %sext_ln73_133" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_133' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_9519 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_133, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_9519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%trunc_ln42_125 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_133, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_9520 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_133, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_9520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_9521 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_133, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_9521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_150 = trunc i32 %mul_ln73_133" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_553 = icmp_ne  i9 %trunc_ln42_150, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_553' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_974)   --->   "%tmp_9522 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_133, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_9522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%or_ln42_413 = or i1 %tmp_9520, i1 %icmp_ln42_553" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%and_ln42_973 = and i1 %or_ln42_413, i1 %tmp_9521" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%zext_ln42_133 = zext i1 %and_ln42_973" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_133 = add i16 %trunc_ln42_125, i16 %zext_ln42_133" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_9523 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_133, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_9523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_974)   --->   "%xor_ln42_553 = xor i1 %tmp_9523, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_974 = and i1 %tmp_9522, i1 %xor_ln42_553" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3665 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_133, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_554 = icmp_eq  i5 %tmp_3665, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_554' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3666 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_133, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_555 = icmp_eq  i6 %tmp_3666, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_555' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_556 = icmp_eq  i6 %tmp_3666, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_556' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_134 = sext i16 %weights_15_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_134 = mul i32 %conv_i_i_2, i32 %sext_ln73_134" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_134' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_9525 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_134, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_9525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%trunc_ln42_126 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_134, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_9526 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_134, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_9526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_9527 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_134, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_9527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_151 = trunc i32 %mul_ln73_134" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_557 = icmp_ne  i9 %trunc_ln42_151, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_557' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_981)   --->   "%tmp_9528 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_134, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_9528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%or_ln42_416 = or i1 %tmp_9526, i1 %icmp_ln42_557" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%and_ln42_980 = and i1 %or_ln42_416, i1 %tmp_9527" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_980' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%zext_ln42_134 = zext i1 %and_ln42_980" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_134 = add i16 %trunc_ln42_126, i16 %zext_ln42_134" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_134' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_9529 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_134, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_9529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_981)   --->   "%xor_ln42_557 = xor i1 %tmp_9529, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_981 = and i1 %tmp_9528, i1 %xor_ln42_557" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3667 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_134, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_558 = icmp_eq  i5 %tmp_3667, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3668 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_134, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_559 = icmp_eq  i6 %tmp_3668, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_559' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_560 = icmp_eq  i6 %tmp_3668, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_560' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_135 = sext i16 %weights_16_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_135 = mul i32 %conv_i_i_2, i32 %sext_ln73_135" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_135' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_9531 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_135, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_9531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%trunc_ln42_127 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_135, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_9532 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_135, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_9532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_9533 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_135, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_9533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_152 = trunc i32 %mul_ln73_135" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_561 = icmp_ne  i9 %trunc_ln42_152, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_561' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_988)   --->   "%tmp_9534 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_135, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_9534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%or_ln42_419 = or i1 %tmp_9532, i1 %icmp_ln42_561" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%and_ln42_987 = and i1 %or_ln42_419, i1 %tmp_9533" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%zext_ln42_135 = zext i1 %and_ln42_987" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_135 = add i16 %trunc_ln42_127, i16 %zext_ln42_135" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_135' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_9535 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_135, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_9535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_988)   --->   "%xor_ln42_561 = xor i1 %tmp_9535, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_988 = and i1 %tmp_9534, i1 %xor_ln42_561" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_988' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3669 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_135, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_562 = icmp_eq  i5 %tmp_3669, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_562' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3670 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_135, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_563 = icmp_eq  i6 %tmp_3670, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_563' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_564 = icmp_eq  i6 %tmp_3670, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_564' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_136 = sext i16 %weights_17_val_read" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_136 = mul i32 %conv_i_i_2, i32 %sext_ln73_136" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_136' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_9537 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_136, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_9537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%trunc_ln42_128 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_136, i32 10, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%tmp_9538 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_136, i32 10" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_9538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%tmp_9539 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_136, i32 9" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_9539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_153 = trunc i32 %mul_ln73_136" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_565 = icmp_ne  i9 %trunc_ln42_153, i9 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_565' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_995)   --->   "%tmp_9540 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_136, i32 25" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_9540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%or_ln42_422 = or i1 %tmp_9538, i1 %icmp_ln42_565" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%and_ln42_994 = and i1 %or_ln42_422, i1 %tmp_9539" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_136)   --->   "%zext_ln42_136 = zext i1 %and_ln42_994" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_136 = add i16 %trunc_ln42_128, i16 %zext_ln42_136" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_9541 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_136, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_9541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_995)   --->   "%xor_ln42_565 = xor i1 %tmp_9541, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_995 = and i1 %tmp_9540, i1 %xor_ln42_565" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3671 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_136, i32 27, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_566 = icmp_eq  i5 %tmp_3671, i5 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3672 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_136, i32 26, i32 31" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_567 = icmp_eq  i6 %tmp_3672, i6 63" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_567' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_568 = icmp_eq  i6 %tmp_3672, i6 0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_568' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_879)   --->   "%select_ln42 = select i1 %and_ln42_876, i1 %icmp_ln42_499, i1 %icmp_ln42_500" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_880)   --->   "%tmp_9440 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_9440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_880)   --->   "%xor_ln42_569 = xor i1 %tmp_9440, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_880)   --->   "%and_ln42_877 = and i1 %icmp_ln42_498, i1 %xor_ln42_569" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_877' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_880)   --->   "%select_ln42_498 = select i1 %and_ln42_876, i1 %and_ln42_877, i1 %icmp_ln42_499" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%and_ln42_878 = and i1 %and_ln42_876, i1 %icmp_ln42_499" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_878' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_879)   --->   "%xor_ln42_498 = xor i1 %select_ln42, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_879)   --->   "%or_ln42_372 = or i1 %tmp_9439, i1 %xor_ln42_498" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_879)   --->   "%xor_ln42_499 = xor i1 %tmp, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_879 = and i1 %or_ln42_372, i1 %xor_ln42_499" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_879' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_880 = and i1 %tmp_9439, i1 %select_ln42_498" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_880' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%or_ln42_425 = or i1 %and_ln42_878, i1 %and_ln42_880" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%xor_ln42_500 = xor i1 %or_ln42_425, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_373)   --->   "%and_ln42_881 = and i1 %tmp, i1 %xor_ln42_500" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_500)   --->   "%select_ln42_499 = select i1 %and_ln42_879, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_373 = or i1 %and_ln42_879, i1 %and_ln42_881" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_500 = select i1 %or_ln42_373, i16 %select_ln42_499, i16 %add_ln42" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_500' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_886)   --->   "%select_ln42_501 = select i1 %and_ln42_883, i1 %icmp_ln42_503, i1 %icmp_ln42_504" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_887)   --->   "%tmp_9446 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_120, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_9446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_887)   --->   "%xor_ln42_570 = xor i1 %tmp_9446, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_887)   --->   "%and_ln42_884 = and i1 %icmp_ln42_502, i1 %xor_ln42_570" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_884' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_887)   --->   "%select_ln42_502 = select i1 %and_ln42_883, i1 %and_ln42_884, i1 %icmp_ln42_503" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_376)   --->   "%and_ln42_885 = and i1 %and_ln42_883, i1 %icmp_ln42_503" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_886)   --->   "%xor_ln42_502 = xor i1 %select_ln42_501, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_886)   --->   "%or_ln42_375 = or i1 %tmp_9445, i1 %xor_ln42_502" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_886)   --->   "%xor_ln42_503 = xor i1 %tmp_9441, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_886 = and i1 %or_ln42_375, i1 %xor_ln42_503" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_886' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_887 = and i1 %tmp_9445, i1 %select_ln42_502" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_887' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_376)   --->   "%or_ln42_426 = or i1 %and_ln42_885, i1 %and_ln42_887" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_376)   --->   "%xor_ln42_504 = xor i1 %or_ln42_426, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_376)   --->   "%and_ln42_888 = and i1 %tmp_9441, i1 %xor_ln42_504" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_888' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_504)   --->   "%select_ln42_503 = select i1 %and_ln42_886, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_376 = or i1 %and_ln42_886, i1 %and_ln42_888" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_504 = select i1 %or_ln42_376, i16 %select_ln42_503, i16 %add_ln42_120" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_504' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%select_ln42_505 = select i1 %and_ln42_890, i1 %icmp_ln42_507, i1 %icmp_ln42_508" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_894)   --->   "%tmp_9452 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_121, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_9452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_894)   --->   "%xor_ln42_571 = xor i1 %tmp_9452, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_894)   --->   "%and_ln42_891 = and i1 %icmp_ln42_506, i1 %xor_ln42_571" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_894)   --->   "%select_ln42_506 = select i1 %and_ln42_890, i1 %and_ln42_891, i1 %icmp_ln42_507" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_379)   --->   "%and_ln42_892 = and i1 %and_ln42_890, i1 %icmp_ln42_507" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_892' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%xor_ln42_506 = xor i1 %select_ln42_505, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%or_ln42_378 = or i1 %tmp_9451, i1 %xor_ln42_506" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%xor_ln42_507 = xor i1 %tmp_9447, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_893 = and i1 %or_ln42_378, i1 %xor_ln42_507" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_894 = and i1 %tmp_9451, i1 %select_ln42_506" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_894' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_379)   --->   "%or_ln42_427 = or i1 %and_ln42_892, i1 %and_ln42_894" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_379)   --->   "%xor_ln42_508 = xor i1 %or_ln42_427, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_379)   --->   "%and_ln42_895 = and i1 %tmp_9447, i1 %xor_ln42_508" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_508)   --->   "%select_ln42_507 = select i1 %and_ln42_893, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_379 = or i1 %and_ln42_893, i1 %and_ln42_895" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_508 = select i1 %or_ln42_379, i16 %select_ln42_507, i16 %add_ln42_121" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_508' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%select_ln42_509 = select i1 %and_ln42_897, i1 %icmp_ln42_511, i1 %icmp_ln42_512" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_901)   --->   "%tmp_9458 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_122, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_9458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_901)   --->   "%xor_ln42_572 = xor i1 %tmp_9458, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_901)   --->   "%and_ln42_898 = and i1 %icmp_ln42_510, i1 %xor_ln42_572" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_901)   --->   "%select_ln42_510 = select i1 %and_ln42_897, i1 %and_ln42_898, i1 %icmp_ln42_511" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_382)   --->   "%and_ln42_899 = and i1 %and_ln42_897, i1 %icmp_ln42_511" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%xor_ln42_510 = xor i1 %select_ln42_509, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%or_ln42_381 = or i1 %tmp_9457, i1 %xor_ln42_510" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%xor_ln42_511 = xor i1 %tmp_9453, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_900 = and i1 %or_ln42_381, i1 %xor_ln42_511" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_900' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_901 = and i1 %tmp_9457, i1 %select_ln42_510" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_901' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_382)   --->   "%or_ln42_428 = or i1 %and_ln42_899, i1 %and_ln42_901" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_382)   --->   "%xor_ln42_512 = xor i1 %or_ln42_428, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_382)   --->   "%and_ln42_902 = and i1 %tmp_9453, i1 %xor_ln42_512" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_512)   --->   "%select_ln42_511 = select i1 %and_ln42_900, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_382 = or i1 %and_ln42_900, i1 %and_ln42_902" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_512 = select i1 %or_ln42_382, i16 %select_ln42_511, i16 %add_ln42_122" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_512' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%select_ln42_513 = select i1 %and_ln42_904, i1 %icmp_ln42_515, i1 %icmp_ln42_516" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_908)   --->   "%tmp_9464 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_123, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_9464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_908)   --->   "%xor_ln42_573 = xor i1 %tmp_9464, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_908)   --->   "%and_ln42_905 = and i1 %icmp_ln42_514, i1 %xor_ln42_573" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_908)   --->   "%select_ln42_514 = select i1 %and_ln42_904, i1 %and_ln42_905, i1 %icmp_ln42_515" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%and_ln42_906 = and i1 %and_ln42_904, i1 %icmp_ln42_515" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%xor_ln42_514 = xor i1 %select_ln42_513, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%or_ln42_384 = or i1 %tmp_9463, i1 %xor_ln42_514" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%xor_ln42_515 = xor i1 %tmp_9459, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_907 = and i1 %or_ln42_384, i1 %xor_ln42_515" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_907' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_908 = and i1 %tmp_9463, i1 %select_ln42_514" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_908' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%or_ln42_429 = or i1 %and_ln42_906, i1 %and_ln42_908" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%xor_ln42_516 = xor i1 %or_ln42_429, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_385)   --->   "%and_ln42_909 = and i1 %tmp_9459, i1 %xor_ln42_516" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_516)   --->   "%select_ln42_515 = select i1 %and_ln42_907, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_385 = or i1 %and_ln42_907, i1 %and_ln42_909" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_385' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_516 = select i1 %or_ln42_385, i16 %select_ln42_515, i16 %add_ln42_123" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_516' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%select_ln42_517 = select i1 %and_ln42_911, i1 %icmp_ln42_519, i1 %icmp_ln42_520" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_915)   --->   "%tmp_9470 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_124, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_9470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_915)   --->   "%xor_ln42_574 = xor i1 %tmp_9470, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_915)   --->   "%and_ln42_912 = and i1 %icmp_ln42_518, i1 %xor_ln42_574" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_915)   --->   "%select_ln42_518 = select i1 %and_ln42_911, i1 %and_ln42_912, i1 %icmp_ln42_519" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_388)   --->   "%and_ln42_913 = and i1 %and_ln42_911, i1 %icmp_ln42_519" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%xor_ln42_518 = xor i1 %select_ln42_517, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%or_ln42_387 = or i1 %tmp_9469, i1 %xor_ln42_518" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%xor_ln42_519 = xor i1 %tmp_9465, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_914 = and i1 %or_ln42_387, i1 %xor_ln42_519" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_914' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_915 = and i1 %tmp_9469, i1 %select_ln42_518" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_915' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_388)   --->   "%or_ln42_430 = or i1 %and_ln42_913, i1 %and_ln42_915" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_388)   --->   "%xor_ln42_520 = xor i1 %or_ln42_430, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_388)   --->   "%and_ln42_916 = and i1 %tmp_9465, i1 %xor_ln42_520" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_520)   --->   "%select_ln42_519 = select i1 %and_ln42_914, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_388 = or i1 %and_ln42_914, i1 %and_ln42_916" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_388' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_520 = select i1 %or_ln42_388, i16 %select_ln42_519, i16 %add_ln42_124" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_520' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%select_ln42_521 = select i1 %and_ln42_918, i1 %icmp_ln42_523, i1 %icmp_ln42_524" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_922)   --->   "%tmp_9476 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_125, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_9476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_922)   --->   "%xor_ln42_575 = xor i1 %tmp_9476, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_922)   --->   "%and_ln42_919 = and i1 %icmp_ln42_522, i1 %xor_ln42_575" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_922)   --->   "%select_ln42_522 = select i1 %and_ln42_918, i1 %and_ln42_919, i1 %icmp_ln42_523" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_391)   --->   "%and_ln42_920 = and i1 %and_ln42_918, i1 %icmp_ln42_523" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_920' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%xor_ln42_522 = xor i1 %select_ln42_521, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%or_ln42_390 = or i1 %tmp_9475, i1 %xor_ln42_522" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%xor_ln42_523 = xor i1 %tmp_9471, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_921 = and i1 %or_ln42_390, i1 %xor_ln42_523" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_921' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_922 = and i1 %tmp_9475, i1 %select_ln42_522" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_922' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_391)   --->   "%or_ln42_431 = or i1 %and_ln42_920, i1 %and_ln42_922" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_391)   --->   "%xor_ln42_524 = xor i1 %or_ln42_431, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_391)   --->   "%and_ln42_923 = and i1 %tmp_9471, i1 %xor_ln42_524" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_524)   --->   "%select_ln42_523 = select i1 %and_ln42_921, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_391 = or i1 %and_ln42_921, i1 %and_ln42_923" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_524 = select i1 %or_ln42_391, i16 %select_ln42_523, i16 %add_ln42_125" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_524' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%select_ln42_525 = select i1 %and_ln42_925, i1 %icmp_ln42_527, i1 %icmp_ln42_528" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_929)   --->   "%tmp_9482 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_126, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_9482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_929)   --->   "%xor_ln42_576 = xor i1 %tmp_9482, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_929)   --->   "%and_ln42_926 = and i1 %icmp_ln42_526, i1 %xor_ln42_576" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_929)   --->   "%select_ln42_526 = select i1 %and_ln42_925, i1 %and_ln42_926, i1 %icmp_ln42_527" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_394)   --->   "%and_ln42_927 = and i1 %and_ln42_925, i1 %icmp_ln42_527" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%xor_ln42_526 = xor i1 %select_ln42_525, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%or_ln42_393 = or i1 %tmp_9481, i1 %xor_ln42_526" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%xor_ln42_527 = xor i1 %tmp_9477, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_928 = and i1 %or_ln42_393, i1 %xor_ln42_527" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_928' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_929 = and i1 %tmp_9481, i1 %select_ln42_526" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_929' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_394)   --->   "%or_ln42_432 = or i1 %and_ln42_927, i1 %and_ln42_929" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_394)   --->   "%xor_ln42_528 = xor i1 %or_ln42_432, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_394)   --->   "%and_ln42_930 = and i1 %tmp_9477, i1 %xor_ln42_528" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_528)   --->   "%select_ln42_527 = select i1 %and_ln42_928, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_394 = or i1 %and_ln42_928, i1 %and_ln42_930" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_528 = select i1 %or_ln42_394, i16 %select_ln42_527, i16 %add_ln42_126" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_528' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%select_ln42_529 = select i1 %and_ln42_932, i1 %icmp_ln42_531, i1 %icmp_ln42_532" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_936)   --->   "%tmp_9488 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_127, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_9488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_936)   --->   "%xor_ln42_577 = xor i1 %tmp_9488, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_936)   --->   "%and_ln42_933 = and i1 %icmp_ln42_530, i1 %xor_ln42_577" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_936)   --->   "%select_ln42_530 = select i1 %and_ln42_932, i1 %and_ln42_933, i1 %icmp_ln42_531" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%and_ln42_934 = and i1 %and_ln42_932, i1 %icmp_ln42_531" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_934' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%xor_ln42_530 = xor i1 %select_ln42_529, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%or_ln42_396 = or i1 %tmp_9487, i1 %xor_ln42_530" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%xor_ln42_531 = xor i1 %tmp_9483, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_935 = and i1 %or_ln42_396, i1 %xor_ln42_531" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_935' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_936 = and i1 %tmp_9487, i1 %select_ln42_530" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_936' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%or_ln42_433 = or i1 %and_ln42_934, i1 %and_ln42_936" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%xor_ln42_532 = xor i1 %or_ln42_433, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_397)   --->   "%and_ln42_937 = and i1 %tmp_9483, i1 %xor_ln42_532" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_532)   --->   "%select_ln42_531 = select i1 %and_ln42_935, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_397 = or i1 %and_ln42_935, i1 %and_ln42_937" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_532 = select i1 %or_ln42_397, i16 %select_ln42_531, i16 %add_ln42_127" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_532' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%select_ln42_533 = select i1 %and_ln42_939, i1 %icmp_ln42_535, i1 %icmp_ln42_536" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_943)   --->   "%tmp_9494 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_128, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_9494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_943)   --->   "%xor_ln42_578 = xor i1 %tmp_9494, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_943)   --->   "%and_ln42_940 = and i1 %icmp_ln42_534, i1 %xor_ln42_578" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_943)   --->   "%select_ln42_534 = select i1 %and_ln42_939, i1 %and_ln42_940, i1 %icmp_ln42_535" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_400)   --->   "%and_ln42_941 = and i1 %and_ln42_939, i1 %icmp_ln42_535" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%xor_ln42_534 = xor i1 %select_ln42_533, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%or_ln42_399 = or i1 %tmp_9493, i1 %xor_ln42_534" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%xor_ln42_535 = xor i1 %tmp_9489, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_942 = and i1 %or_ln42_399, i1 %xor_ln42_535" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_942' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_943 = and i1 %tmp_9493, i1 %select_ln42_534" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_943' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_400)   --->   "%or_ln42_434 = or i1 %and_ln42_941, i1 %and_ln42_943" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_400)   --->   "%xor_ln42_536 = xor i1 %or_ln42_434, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_400)   --->   "%and_ln42_944 = and i1 %tmp_9489, i1 %xor_ln42_536" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_536)   --->   "%select_ln42_535 = select i1 %and_ln42_942, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_400 = or i1 %and_ln42_942, i1 %and_ln42_944" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_536 = select i1 %or_ln42_400, i16 %select_ln42_535, i16 %add_ln42_128" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_536' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%select_ln42_537 = select i1 %and_ln42_946, i1 %icmp_ln42_539, i1 %icmp_ln42_540" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_950)   --->   "%tmp_9500 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_129, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_9500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_950)   --->   "%xor_ln42_579 = xor i1 %tmp_9500, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_950)   --->   "%and_ln42_947 = and i1 %icmp_ln42_538, i1 %xor_ln42_579" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_950)   --->   "%select_ln42_538 = select i1 %and_ln42_946, i1 %and_ln42_947, i1 %icmp_ln42_539" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_403)   --->   "%and_ln42_948 = and i1 %and_ln42_946, i1 %icmp_ln42_539" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%xor_ln42_538 = xor i1 %select_ln42_537, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%or_ln42_402 = or i1 %tmp_9499, i1 %xor_ln42_538" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%xor_ln42_539 = xor i1 %tmp_9495, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_949 = and i1 %or_ln42_402, i1 %xor_ln42_539" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_949' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_950 = and i1 %tmp_9499, i1 %select_ln42_538" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_950' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_403)   --->   "%or_ln42_435 = or i1 %and_ln42_948, i1 %and_ln42_950" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_403)   --->   "%xor_ln42_540 = xor i1 %or_ln42_435, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_403)   --->   "%and_ln42_951 = and i1 %tmp_9495, i1 %xor_ln42_540" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_540)   --->   "%select_ln42_539 = select i1 %and_ln42_949, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_403 = or i1 %and_ln42_949, i1 %and_ln42_951" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_403' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_540 = select i1 %or_ln42_403, i16 %select_ln42_539, i16 %add_ln42_129" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_540' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%select_ln42_541 = select i1 %and_ln42_953, i1 %icmp_ln42_543, i1 %icmp_ln42_544" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_957)   --->   "%tmp_9506 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_130, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_9506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_957)   --->   "%xor_ln42_580 = xor i1 %tmp_9506, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_957)   --->   "%and_ln42_954 = and i1 %icmp_ln42_542, i1 %xor_ln42_580" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_957)   --->   "%select_ln42_542 = select i1 %and_ln42_953, i1 %and_ln42_954, i1 %icmp_ln42_543" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_406)   --->   "%and_ln42_955 = and i1 %and_ln42_953, i1 %icmp_ln42_543" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%xor_ln42_542 = xor i1 %select_ln42_541, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%or_ln42_405 = or i1 %tmp_9505, i1 %xor_ln42_542" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%xor_ln42_543 = xor i1 %tmp_9501, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_956 = and i1 %or_ln42_405, i1 %xor_ln42_543" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_956' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_957 = and i1 %tmp_9505, i1 %select_ln42_542" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_957' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_406)   --->   "%or_ln42_436 = or i1 %and_ln42_955, i1 %and_ln42_957" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_406)   --->   "%xor_ln42_544 = xor i1 %or_ln42_436, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_406)   --->   "%and_ln42_958 = and i1 %tmp_9501, i1 %xor_ln42_544" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_544)   --->   "%select_ln42_543 = select i1 %and_ln42_956, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_406 = or i1 %and_ln42_956, i1 %and_ln42_958" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_544 = select i1 %or_ln42_406, i16 %select_ln42_543, i16 %add_ln42_130" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_544' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%select_ln42_545 = select i1 %and_ln42_960, i1 %icmp_ln42_547, i1 %icmp_ln42_548" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_964)   --->   "%tmp_9512 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_131, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_9512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_964)   --->   "%xor_ln42_581 = xor i1 %tmp_9512, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_964)   --->   "%and_ln42_961 = and i1 %icmp_ln42_546, i1 %xor_ln42_581" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_964)   --->   "%select_ln42_546 = select i1 %and_ln42_960, i1 %and_ln42_961, i1 %icmp_ln42_547" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%and_ln42_962 = and i1 %and_ln42_960, i1 %icmp_ln42_547" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%xor_ln42_546 = xor i1 %select_ln42_545, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%or_ln42_408 = or i1 %tmp_9511, i1 %xor_ln42_546" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%xor_ln42_547 = xor i1 %tmp_9507, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_963 = and i1 %or_ln42_408, i1 %xor_ln42_547" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_963' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_964 = and i1 %tmp_9511, i1 %select_ln42_546" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_964' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%or_ln42_437 = or i1 %and_ln42_962, i1 %and_ln42_964" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%xor_ln42_548 = xor i1 %or_ln42_437, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_409)   --->   "%and_ln42_965 = and i1 %tmp_9507, i1 %xor_ln42_548" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_548)   --->   "%select_ln42_547 = select i1 %and_ln42_963, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_409 = or i1 %and_ln42_963, i1 %and_ln42_965" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_548 = select i1 %or_ln42_409, i16 %select_ln42_547, i16 %add_ln42_131" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_548' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%select_ln42_549 = select i1 %and_ln42_967, i1 %icmp_ln42_551, i1 %icmp_ln42_552" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_971)   --->   "%tmp_9518 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_132, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_9518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_971)   --->   "%xor_ln42_582 = xor i1 %tmp_9518, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_971)   --->   "%and_ln42_968 = and i1 %icmp_ln42_550, i1 %xor_ln42_582" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_971)   --->   "%select_ln42_550 = select i1 %and_ln42_967, i1 %and_ln42_968, i1 %icmp_ln42_551" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%and_ln42_969 = and i1 %and_ln42_967, i1 %icmp_ln42_551" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_969' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%xor_ln42_550 = xor i1 %select_ln42_549, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%or_ln42_411 = or i1 %tmp_9517, i1 %xor_ln42_550" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%xor_ln42_551 = xor i1 %tmp_9513, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_970 = and i1 %or_ln42_411, i1 %xor_ln42_551" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_970' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_971 = and i1 %tmp_9517, i1 %select_ln42_550" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_971' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%or_ln42_438 = or i1 %and_ln42_969, i1 %and_ln42_971" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%xor_ln42_552 = xor i1 %or_ln42_438, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_412)   --->   "%and_ln42_972 = and i1 %tmp_9513, i1 %xor_ln42_552" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_552)   --->   "%select_ln42_551 = select i1 %and_ln42_970, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_412 = or i1 %and_ln42_970, i1 %and_ln42_972" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_552 = select i1 %or_ln42_412, i16 %select_ln42_551, i16 %add_ln42_132" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_552' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%select_ln42_553 = select i1 %and_ln42_974, i1 %icmp_ln42_555, i1 %icmp_ln42_556" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_978)   --->   "%tmp_9524 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_133, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_9524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_978)   --->   "%xor_ln42_583 = xor i1 %tmp_9524, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_978)   --->   "%and_ln42_975 = and i1 %icmp_ln42_554, i1 %xor_ln42_583" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_978)   --->   "%select_ln42_554 = select i1 %and_ln42_974, i1 %and_ln42_975, i1 %icmp_ln42_555" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%and_ln42_976 = and i1 %and_ln42_974, i1 %icmp_ln42_555" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_976' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%xor_ln42_554 = xor i1 %select_ln42_553, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%or_ln42_414 = or i1 %tmp_9523, i1 %xor_ln42_554" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%xor_ln42_555 = xor i1 %tmp_9519, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_977 = and i1 %or_ln42_414, i1 %xor_ln42_555" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_977' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_978 = and i1 %tmp_9523, i1 %select_ln42_554" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_978' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%or_ln42_439 = or i1 %and_ln42_976, i1 %and_ln42_978" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%xor_ln42_556 = xor i1 %or_ln42_439, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_415)   --->   "%and_ln42_979 = and i1 %tmp_9519, i1 %xor_ln42_556" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_556)   --->   "%select_ln42_555 = select i1 %and_ln42_977, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_415 = or i1 %and_ln42_977, i1 %and_ln42_979" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_556 = select i1 %or_ln42_415, i16 %select_ln42_555, i16 %add_ln42_133" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_556' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%select_ln42_557 = select i1 %and_ln42_981, i1 %icmp_ln42_559, i1 %icmp_ln42_560" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_985)   --->   "%tmp_9530 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_134, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_9530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_985)   --->   "%xor_ln42_584 = xor i1 %tmp_9530, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_985)   --->   "%and_ln42_982 = and i1 %icmp_ln42_558, i1 %xor_ln42_584" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_985)   --->   "%select_ln42_558 = select i1 %and_ln42_981, i1 %and_ln42_982, i1 %icmp_ln42_559" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%and_ln42_983 = and i1 %and_ln42_981, i1 %icmp_ln42_559" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_983' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%xor_ln42_558 = xor i1 %select_ln42_557, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%or_ln42_417 = or i1 %tmp_9529, i1 %xor_ln42_558" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%xor_ln42_559 = xor i1 %tmp_9525, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_984 = and i1 %or_ln42_417, i1 %xor_ln42_559" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_984' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_985 = and i1 %tmp_9529, i1 %select_ln42_558" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_985' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%or_ln42_440 = or i1 %and_ln42_983, i1 %and_ln42_985" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%xor_ln42_560 = xor i1 %or_ln42_440, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_418)   --->   "%and_ln42_986 = and i1 %tmp_9525, i1 %xor_ln42_560" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_560)   --->   "%select_ln42_559 = select i1 %and_ln42_984, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_418 = or i1 %and_ln42_984, i1 %and_ln42_986" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_560 = select i1 %or_ln42_418, i16 %select_ln42_559, i16 %add_ln42_134" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_560' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%select_ln42_561 = select i1 %and_ln42_988, i1 %icmp_ln42_563, i1 %icmp_ln42_564" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_992)   --->   "%tmp_9536 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_135, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_9536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_992)   --->   "%xor_ln42_585 = xor i1 %tmp_9536, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_992)   --->   "%and_ln42_989 = and i1 %icmp_ln42_562, i1 %xor_ln42_585" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_992)   --->   "%select_ln42_562 = select i1 %and_ln42_988, i1 %and_ln42_989, i1 %icmp_ln42_563" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_990 = and i1 %and_ln42_988, i1 %icmp_ln42_563" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%xor_ln42_562 = xor i1 %select_ln42_561, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%or_ln42_420 = or i1 %tmp_9535, i1 %xor_ln42_562" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%xor_ln42_563 = xor i1 %tmp_9531, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_991 = and i1 %or_ln42_420, i1 %xor_ln42_563" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_991' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_992 = and i1 %tmp_9535, i1 %select_ln42_562" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_992' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%or_ln42_441 = or i1 %and_ln42_990, i1 %and_ln42_992" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%xor_ln42_564 = xor i1 %or_ln42_441, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_421)   --->   "%and_ln42_993 = and i1 %tmp_9531, i1 %xor_ln42_564" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_564)   --->   "%select_ln42_563 = select i1 %and_ln42_991, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_421 = or i1 %and_ln42_991, i1 %and_ln42_993" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_564 = select i1 %or_ln42_421, i16 %select_ln42_563, i16 %add_ln42_135" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_564' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%select_ln42_565 = select i1 %and_ln42_995, i1 %icmp_ln42_567, i1 %icmp_ln42_568" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_999)   --->   "%tmp_9542 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_136, i32 26" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_9542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_999)   --->   "%xor_ln42_586 = xor i1 %tmp_9542, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_999)   --->   "%and_ln42_996 = and i1 %icmp_ln42_566, i1 %xor_ln42_586" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_999)   --->   "%select_ln42_566 = select i1 %and_ln42_995, i1 %and_ln42_996, i1 %icmp_ln42_567" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%and_ln42_997 = and i1 %and_ln42_995, i1 %icmp_ln42_567" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%xor_ln42_566 = xor i1 %select_ln42_565, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%or_ln42_423 = or i1 %tmp_9541, i1 %xor_ln42_566" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%xor_ln42_567 = xor i1 %tmp_9537, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_998 = and i1 %or_ln42_423, i1 %xor_ln42_567" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_998' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_999 = and i1 %tmp_9541, i1 %select_ln42_566" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_999' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%or_ln42_442 = or i1 %and_ln42_997, i1 %and_ln42_999" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%xor_ln42_568 = xor i1 %or_ln42_442, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_424)   --->   "%and_ln42_1000 = and i1 %tmp_9537, i1 %xor_ln42_568" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_568)   --->   "%select_ln42_567 = select i1 %and_ln42_998, i16 32767, i16 32768" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_567' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_424 = or i1 %and_ln42_998, i1 %and_ln42_1000" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_568 = select i1 %or_ln42_424, i16 %select_ln42_567, i16 %add_ln42_136" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_568' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_500" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_162 = sext i16 %select_ln42_524" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_96 = add i16 %select_ln42_524, i16 %select_ln42_500" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_96' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_162, i17 %sext_ln58" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_9543 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_9543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_9544 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_96, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_9544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%xor_ln58 = xor i1 %tmp_9543, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%and_ln58 = and i1 %tmp_9544, i1 %xor_ln58" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_246)   --->   "%xor_ln58_330 = xor i1 %tmp_9544, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_246)   --->   "%and_ln58_162 = and i1 %tmp_9543, i1 %xor_ln58_330" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_331 = xor i1 %tmp_9543, i1 %tmp_9544" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%xor_ln58_332 = xor i1 %xor_ln58_331, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_332" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_247)   --->   "%select_ln58 = select i1 %xor_ln58_331, i16 32767, i16 %add_ln58_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_246 = select i1 %and_ln58_162, i16 32768, i16 %add_ln58_96" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_246' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_247 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_246" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_247' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_163 = sext i16 %select_ln42_504" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_164 = sext i16 %select_ln42_528" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_97 = add i16 %select_ln42_528, i16 %select_ln42_504" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_97' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_78 = add i17 %sext_ln58_164, i17 %sext_ln58_163" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_78' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_9545 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_78, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_9545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_9546 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_97, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_9546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%xor_ln58_333 = xor i1 %tmp_9545, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%and_ln58_163 = and i1 %tmp_9546, i1 %xor_ln58_333" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_249)   --->   "%xor_ln58_334 = xor i1 %tmp_9546, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_249)   --->   "%and_ln58_164 = and i1 %tmp_9545, i1 %xor_ln58_334" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_335 = xor i1 %tmp_9545, i1 %tmp_9546" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%xor_ln58_336 = xor i1 %xor_ln58_335, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%or_ln58_78 = or i1 %and_ln58_163, i1 %xor_ln58_336" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_250)   --->   "%select_ln58_248 = select i1 %xor_ln58_335, i16 32767, i16 %add_ln58_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_249 = select i1 %and_ln58_164, i16 32768, i16 %add_ln58_97" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_249' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_250 = select i1 %or_ln58_78, i16 %select_ln58_248, i16 %select_ln58_249" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_250' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_165 = sext i16 %select_ln42_508" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_166 = sext i16 %select_ln42_532" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_98 = add i16 %select_ln42_532, i16 %select_ln42_508" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_98' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_79 = add i17 %sext_ln58_166, i17 %sext_ln58_165" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_79' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_9547 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_79, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_9547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_9548 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_98, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_9548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%xor_ln58_337 = xor i1 %tmp_9547, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%and_ln58_165 = and i1 %tmp_9548, i1 %xor_ln58_337" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_252)   --->   "%xor_ln58_338 = xor i1 %tmp_9548, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_252)   --->   "%and_ln58_166 = and i1 %tmp_9547, i1 %xor_ln58_338" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_339 = xor i1 %tmp_9547, i1 %tmp_9548" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%xor_ln58_340 = xor i1 %xor_ln58_339, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%or_ln58_79 = or i1 %and_ln58_165, i1 %xor_ln58_340" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_253)   --->   "%select_ln58_251 = select i1 %xor_ln58_339, i16 32767, i16 %add_ln58_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_252 = select i1 %and_ln58_166, i16 32768, i16 %add_ln58_98" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_252' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_253 = select i1 %or_ln58_79, i16 %select_ln58_251, i16 %select_ln58_252" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_253' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_167 = sext i16 %select_ln42_512" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_168 = sext i16 %select_ln42_536" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_99 = add i16 %select_ln42_536, i16 %select_ln42_512" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_99' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_80 = add i17 %sext_ln58_168, i17 %sext_ln58_167" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_80' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_9549 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_80, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_9549' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_9550 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_99, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_9550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%xor_ln58_341 = xor i1 %tmp_9549, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%and_ln58_167 = and i1 %tmp_9550, i1 %xor_ln58_341" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_255)   --->   "%xor_ln58_342 = xor i1 %tmp_9550, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_255)   --->   "%and_ln58_168 = and i1 %tmp_9549, i1 %xor_ln58_342" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_343 = xor i1 %tmp_9549, i1 %tmp_9550" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%xor_ln58_344 = xor i1 %xor_ln58_343, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%or_ln58_80 = or i1 %and_ln58_167, i1 %xor_ln58_344" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_256)   --->   "%select_ln58_254 = select i1 %xor_ln58_343, i16 32767, i16 %add_ln58_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_255 = select i1 %and_ln58_168, i16 32768, i16 %add_ln58_99" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_255' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_256 = select i1 %or_ln58_80, i16 %select_ln58_254, i16 %select_ln58_255" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_256' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_169 = sext i16 %select_ln42_516" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_170 = sext i16 %select_ln42_540" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_100 = add i16 %select_ln42_540, i16 %select_ln42_516" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_100' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_81 = add i17 %sext_ln58_170, i17 %sext_ln58_169" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_81' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_9551 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_81, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_9551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_9552 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_100, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_9552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%xor_ln58_345 = xor i1 %tmp_9551, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%and_ln58_169 = and i1 %tmp_9552, i1 %xor_ln58_345" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_258)   --->   "%xor_ln58_346 = xor i1 %tmp_9552, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_258)   --->   "%and_ln58_170 = and i1 %tmp_9551, i1 %xor_ln58_346" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_347 = xor i1 %tmp_9551, i1 %tmp_9552" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%xor_ln58_348 = xor i1 %xor_ln58_347, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%or_ln58_81 = or i1 %and_ln58_169, i1 %xor_ln58_348" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_259)   --->   "%select_ln58_257 = select i1 %xor_ln58_347, i16 32767, i16 %add_ln58_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_258 = select i1 %and_ln58_170, i16 32768, i16 %add_ln58_100" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_258' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_259 = select i1 %or_ln58_81, i16 %select_ln58_257, i16 %select_ln58_258" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_259' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_171 = sext i16 %select_ln42_520" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_172 = sext i16 %select_ln42_544" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_101 = add i16 %select_ln42_544, i16 %select_ln42_520" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_82 = add i17 %sext_ln58_172, i17 %sext_ln58_171" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_82' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_9553 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_82, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_9553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_9554 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_101, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_9554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%xor_ln58_349 = xor i1 %tmp_9553, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%and_ln58_171 = and i1 %tmp_9554, i1 %xor_ln58_349" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_261)   --->   "%xor_ln58_350 = xor i1 %tmp_9554, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_261)   --->   "%and_ln58_172 = and i1 %tmp_9553, i1 %xor_ln58_350" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_351 = xor i1 %tmp_9553, i1 %tmp_9554" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%xor_ln58_352 = xor i1 %xor_ln58_351, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%or_ln58_82 = or i1 %and_ln58_171, i1 %xor_ln58_352" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_262)   --->   "%select_ln58_260 = select i1 %xor_ln58_351, i16 32767, i16 %add_ln58_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_261 = select i1 %and_ln58_172, i16 32768, i16 %add_ln58_101" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_261' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_262 = select i1 %or_ln58_82, i16 %select_ln58_260, i16 %select_ln58_261" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_262' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_173 = sext i16 %select_ln58_247" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_174 = sext i16 %select_ln42_548" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_102 = add i16 %select_ln42_548, i16 %select_ln58_247" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_83 = add i17 %sext_ln58_174, i17 %sext_ln58_173" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_83' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_9555 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_83, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_9555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_9556 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_102, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_9556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%xor_ln58_353 = xor i1 %tmp_9555, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%and_ln58_173 = and i1 %tmp_9556, i1 %xor_ln58_353" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_264)   --->   "%xor_ln58_354 = xor i1 %tmp_9556, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_264)   --->   "%and_ln58_174 = and i1 %tmp_9555, i1 %xor_ln58_354" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_355 = xor i1 %tmp_9555, i1 %tmp_9556" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%xor_ln58_356 = xor i1 %xor_ln58_355, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%or_ln58_83 = or i1 %and_ln58_173, i1 %xor_ln58_356" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_265)   --->   "%select_ln58_263 = select i1 %xor_ln58_355, i16 32767, i16 %add_ln58_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_264 = select i1 %and_ln58_174, i16 32768, i16 %add_ln58_102" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_264' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_265 = select i1 %or_ln58_83, i16 %select_ln58_263, i16 %select_ln58_264" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_265' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_175 = sext i16 %select_ln58_250" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_175' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_176 = sext i16 %select_ln42_552" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_103 = add i16 %select_ln42_552, i16 %select_ln58_250" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_103' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_84 = add i17 %sext_ln58_176, i17 %sext_ln58_175" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_84' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_9557 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_84, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_9557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_9558 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_103, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_9558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%xor_ln58_357 = xor i1 %tmp_9557, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%and_ln58_175 = and i1 %tmp_9558, i1 %xor_ln58_357" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_267)   --->   "%xor_ln58_358 = xor i1 %tmp_9558, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_267)   --->   "%and_ln58_176 = and i1 %tmp_9557, i1 %xor_ln58_358" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_359 = xor i1 %tmp_9557, i1 %tmp_9558" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%xor_ln58_360 = xor i1 %xor_ln58_359, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%or_ln58_84 = or i1 %and_ln58_175, i1 %xor_ln58_360" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_268)   --->   "%select_ln58_266 = select i1 %xor_ln58_359, i16 32767, i16 %add_ln58_103" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_266' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_267 = select i1 %and_ln58_176, i16 32768, i16 %add_ln58_103" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_267' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_268 = select i1 %or_ln58_84, i16 %select_ln58_266, i16 %select_ln58_267" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_268' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_177 = sext i16 %select_ln58_253" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_178 = sext i16 %select_ln42_556" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_104 = add i16 %select_ln42_556, i16 %select_ln58_253" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_104' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_85 = add i17 %sext_ln58_178, i17 %sext_ln58_177" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_85' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_9559 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_85, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_9559' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_9560 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_104, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_9560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%xor_ln58_361 = xor i1 %tmp_9559, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%and_ln58_177 = and i1 %tmp_9560, i1 %xor_ln58_361" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_270)   --->   "%xor_ln58_362 = xor i1 %tmp_9560, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_270)   --->   "%and_ln58_178 = and i1 %tmp_9559, i1 %xor_ln58_362" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_363 = xor i1 %tmp_9559, i1 %tmp_9560" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%xor_ln58_364 = xor i1 %xor_ln58_363, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%or_ln58_85 = or i1 %and_ln58_177, i1 %xor_ln58_364" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_271)   --->   "%select_ln58_269 = select i1 %xor_ln58_363, i16 32767, i16 %add_ln58_104" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_270 = select i1 %and_ln58_178, i16 32768, i16 %add_ln58_104" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_270' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_271 = select i1 %or_ln58_85, i16 %select_ln58_269, i16 %select_ln58_270" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_271' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_179 = sext i16 %select_ln58_256" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_180 = sext i16 %select_ln42_560" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_105 = add i16 %select_ln42_560, i16 %select_ln58_256" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_105' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_86 = add i17 %sext_ln58_180, i17 %sext_ln58_179" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_86' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_9561 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_86, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_9561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_9562 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_105, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_9562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%xor_ln58_365 = xor i1 %tmp_9561, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%and_ln58_179 = and i1 %tmp_9562, i1 %xor_ln58_365" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_273)   --->   "%xor_ln58_366 = xor i1 %tmp_9562, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_273)   --->   "%and_ln58_180 = and i1 %tmp_9561, i1 %xor_ln58_366" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_367 = xor i1 %tmp_9561, i1 %tmp_9562" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%xor_ln58_368 = xor i1 %xor_ln58_367, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%or_ln58_86 = or i1 %and_ln58_179, i1 %xor_ln58_368" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_274)   --->   "%select_ln58_272 = select i1 %xor_ln58_367, i16 32767, i16 %add_ln58_105" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_272' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_273 = select i1 %and_ln58_180, i16 32768, i16 %add_ln58_105" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_273' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_274 = select i1 %or_ln58_86, i16 %select_ln58_272, i16 %select_ln58_273" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_274' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_181 = sext i16 %select_ln58_259" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_182 = sext i16 %select_ln42_564" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_106 = add i16 %select_ln42_564, i16 %select_ln58_259" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_87 = add i17 %sext_ln58_182, i17 %sext_ln58_181" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_87' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_9563 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_87, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_9563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_9564 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_106, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_9564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%xor_ln58_369 = xor i1 %tmp_9563, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%and_ln58_181 = and i1 %tmp_9564, i1 %xor_ln58_369" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_276)   --->   "%xor_ln58_370 = xor i1 %tmp_9564, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_276)   --->   "%and_ln58_182 = and i1 %tmp_9563, i1 %xor_ln58_370" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_371 = xor i1 %tmp_9563, i1 %tmp_9564" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%xor_ln58_372 = xor i1 %xor_ln58_371, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%or_ln58_87 = or i1 %and_ln58_181, i1 %xor_ln58_372" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_277)   --->   "%select_ln58_275 = select i1 %xor_ln58_371, i16 32767, i16 %add_ln58_106" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_276 = select i1 %and_ln58_182, i16 32768, i16 %add_ln58_106" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_276' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_277 = select i1 %or_ln58_87, i16 %select_ln58_275, i16 %select_ln58_276" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_277' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_183 = sext i16 %select_ln58_262" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_184 = sext i16 %select_ln42_568" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_107 = add i16 %select_ln42_568, i16 %select_ln58_262" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_107' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_88 = add i17 %sext_ln58_184, i17 %sext_ln58_183" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_88' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_9565 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_88, i32 16" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_9565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_9566 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_107, i32 15" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_9566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%xor_ln58_373 = xor i1 %tmp_9565, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%and_ln58_183 = and i1 %tmp_9566, i1 %xor_ln58_373" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_279)   --->   "%xor_ln58_374 = xor i1 %tmp_9566, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_279)   --->   "%and_ln58_184 = and i1 %tmp_9565, i1 %xor_ln58_374" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_375 = xor i1 %tmp_9565, i1 %tmp_9566" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%xor_ln58_376 = xor i1 %xor_ln58_375, i1 1" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%or_ln58_88 = or i1 %and_ln58_183, i1 %xor_ln58_376" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_280)   --->   "%select_ln58_278 = select i1 %xor_ln58_375, i16 32767, i16 %add_ln58_107" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_279 = select i1 %and_ln58_184, i16 32768, i16 %add_ln58_107" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_279' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_280 = select i1 %or_ln58_88, i16 %select_ln58_278, i16 %select_ln58_279" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_280' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_265" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_268" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_271" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_274" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_277" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_280" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_mult.h:73->/home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_876', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_498', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_372', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_879', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_373', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_500', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_96', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_246', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_247', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_102', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_264', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_265', /home/rian/A3D3/hept_model/hls4ml/hls4ml_projects/hept_kernel/firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
