Benini, L., Flamand, E., Fuin, D., and Melpignano, D. 2012. P2012: Building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator. In Proceedings of the Design, Automation, and Test Conference. 983--987.
SARC European Project, Parallel Programming Models for Heterogeneous Multicore Architectures, IEEE Micro, v.30 n.5, p.42-53, September 2010[doi>10.1109/MM.2010.94]
Erich Gamma , Richard Helm , Ralph Johnson , John Vlissides, Design patterns: elements of reusable object-oriented software, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
Intel. 2011a. CILK plus. http://software.intel.com/en-us/articles/intel-cilk-plus/.
Intel. 2011b. Array building blocks. http://software.intel.com/en-us/articles/intel-array-buildingblocks/.
Intel. 2011c. Threading building blocks, http://threadingbuildingblocks.org/.
Khronos 2013, Khronos OpenCL. http://www.khronos.org/opencl/.
Diego Melpignano , Luca Benini , Eric Flamand , Bruno Jego , Thierry Lepley , Germain Haugou , Fabien Clermidy , Denis Dutoit, Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228568]
Microsoft Corporation. 2006. VC-1 technical overview.
OW2 Consortium 2011. The MIND Project. http://mind.ow2.org.
Paulin, P. G., Benny, B., Langevin, M., Bouchebaba, Y., Pilkington, C., Lavigueur, B., Lo, D., Gagne, V., and Metzger, M. 2010. MPSoC Platform Mapping Tools for Data-Dominated Applications. In Model-Based Design for Embedded Systems, G. Nicolescu G. and P. Mosterman, Eds., CRC Press, 2010.
Pierre G.` Paulin , Chuck Pilkington , Michel Langevin , Essaid Bensoudane , Damien Lyonnard , Olivier Benny , Bruno Lavigueur , David Lo , Giovanni Beltrame , Vincent GagnÃ© , Gabriela Nicolescu, Parallel programming models for a multiprocessor SoC platform applied to networking and multimedia, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.667-680, July 2006[doi>10.1109/TVLSI.2006.878259]
STMicroelectronics and CEA 2010. Platform 2012: A many-core programmable accelerator for ultra-efficient embedded computing in nanometer technology. http://www.cmc.ca/en/WhatWeOffer/Prototyping/~/media/WhatWeOffer/TechPub/20101105_Whitepaper_Final.pdf
