`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 15.10.2026 14:37:14
// Design Name: 
// Module Name: register_file_tb
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////



`timescale 1ns / 1ps

module register_file_tb;

logic reset, clk;
logic [4:0] rs1_sel, rs2_sel, rd_sel;
logic [31:0] wb_data;
logic reg_write;
logic [31:0] rs1_data, rs2_data;

// DUT instantiation
register_file dut (
    .reset(reset),
    .clk(clk),
    .rs1_sel(rs1_sel),
    .rs2_sel(rs2_sel),
    .rd_sel(rd_sel),
    .wb_data(wb_data),
    .reg_write(reg_write),
    .rs1_data(rs1_data),
    .rs2_data(rs2_data)
);

// Clock generation: 10 ns period
always #5 clk = ~clk;

initial begin
    clk = 0;
    reset = 1;
    rs1_sel = 0;
    rs2_sel = 0;
    rd_sel = 0;
    wb_data = 0;
    reg_write = 0;

    // Test 1: Reset
    #10;
    reset = 0;

    // Test 2: Write 100 to register x1
    @(negedge clk);
    rd_sel = 1;
    wb_data = 32'd100;
    reg_write = 1;
    @(negedge clk);

    // Test 3: Write 200 to register x2
    rd_sel = 2;
    wb_data = 32'd200;
    @(negedge clk);

    // Test 4: Read registers x1 and x2
    reg_write = 0;
    rs1_sel = 1;
    rs2_sel = 2;
    #1;

    // Test 5: Check x0 always reads zero
    rs1_sel = 0;
    rs2_sel = 0;
    #1;

    // Test 6: Attempt to write to x0
    rd_sel = 0;
    wb_data = 32'd999;
    reg_write = 1;
    @(negedge clk);

    reg_write = 0;
    rs1_sel = 0;
    #1;

    // Test 7: Read x1 and x2 again
    rs1_sel = 1;
    rs2_sel = 2;
    #1;

    $finish;
end

initial begin
    $monitor("Time=%0t reset=%b write=%b rd=%0d data=%0d | rs1=%0d -> %0d | rs2=%0d -> %0d",
             $time, reset, reg_write, rd_sel, wb_data,
             rs1_sel, rs1_data, rs2_sel, rs2_data);
end

endmodule
