m255
K4
z2
!s11f vlog 2022.4 2022.10, Oct 18 2022
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/azafeer/Desktop/test/FIFO
vDSP48E1
Z1 !s110 1705690691
!i10b 1
!s100 ^592Gb;kcE90D62iY3Fh]2
I3QhiX6eJ:`5>>5OQL:MOb3
R0
Z2 w1697210498
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/DSP48E1.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/DSP48E1.v
!i122 0
L0 24 1339
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2022.4;75
r1
!s85 0
31
Z5 !s108 1705690691.000000
!s107 /cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/DSP48E1.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/PLLE2_ADV.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/MMCME2_ADV.v|
Z6 !s90 -64|-work|unifast_ver|-f|/home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/unifast_ver/.cxl.ver.unifast.unifast_ver.cmf|
!i113 0
Z7 o-64 -work unifast_ver -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
n@d@s@p48@e1
vMMCME2_ADV
R1
!i10b 1
!s100 dIE_j<<@fkTn0iH6CO4BM1
I`mBY>EMlf>>mWmH3dBiE:0
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/MMCME2_ADV.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/MMCME2_ADV.v
!i122 0
L0 26 1521
R3
R4
r1
!s85 0
31
R5
Z9 !s107 /cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/DSP48E1.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/PLLE2_ADV.v|/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/MMCME2_ADV.v|
R6
!i113 0
R7
R8
n@m@m@c@m@e2_@a@d@v
vPLLE2_ADV
R1
!i10b 1
!s100 >CBM5?8VPdQgk]M:nledP1
I^?f59?IUW`U6>GIKNV0SY1
R0
R2
8/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/PLLE2_ADV.v
F/cad/xilinx/Vivado/2023.2/data/verilog/src/unifast/PLLE2_ADV.v
!i122 0
L0 23 1159
R3
R4
r1
!s85 0
31
R5
R9
R6
!i113 0
R7
R8
n@p@l@l@e2_@a@d@v
