<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — Proceedings of the 28th Design Automation Conference</title>
	<link href="stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="index.html"><img src="stuff/dac.png" alt="Proceedings of the 28th Design Automation Conference" title="Proceedings of the 28th Design Automation Conference" class="pad"/></a>

	<div class="pad">
		<a href="index.html"><img src="stuff/a-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="tag/index.html"><img src="stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="bundle/index.html"><img src="stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="person/index.html"><img src="stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a><br/>
<a href="https://github.com/slebok/bibsleigh/edit/master/corpus/AUTO/1991/DAC-1991.json"><img src="stuff/edit.png" alt="EDIT!" title="EDIT!"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="mailto:vadim@grammarware.net"><img src="stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<h2>A. Richard Newton<br/><em>Proceedings of the 28th Design Automation Conference</em><br/>DAC, 1991.</h2>
<div class="rbox">
<strong><a href="AUTO.html">AUTO</a></strong><hr/><a href="http://dblp.uni-trier.de/rec/html/conf/dac/1991">DBLP</a><br/>
<a href="https://scholar.google.com/scholar?q=%22Proceedings+of+the+28th+Design+Automation+Conference%22">Scholar</a>
</div>
<div class="pre"><form action="#">
	<input type="checkbox" checked="checked" onClick=""/> Full names
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('.uri').show():$('.uri').hide();"/> Links
	<input type="checkbox" checked="checked" onClick="(this.checked)?$('#isbn').show():$('#isbn').hide();"/> ISxN
	</form><pre>@proceedings{DAC-1991,
<span class="uri">	acmid         = "<a href="http://dl.acm.org/citation.cfm?id=127601">127601</a>",
</span>	address       = "San Francisco, California, USA",
	booktitle     = "{DAC}",
	editor        = "<a href="person/A_Richard_Newton.html">A. Richard Newton</a>",
<span id="isbn">	isbn          = "0-89791395-7",
</span>	publisher     = "{ACM}",
	title         = "{Proceedings of the 28th Design Automation Conference}",
	year          = 1991,
}</pre>
</div>
<hr/>
<h3>Contents (147 items)</h3><dl class="toc"><div class="rbox"><span class="tag">25 ×<a href="tag/synthesis.html">#synthesis</a></span><br/><span class="tag">20 ×<a href="tag/design.html">#design</a></span><br/><span class="tag">16 ×<a href="tag/performance.html">#performance</a></span><br/><span class="tag">14 ×<a href="tag/named.html">#named</a></span><br/><span class="tag">13 ×<a href="tag/multi.html">#multi</a></span><br/><span class="tag">13 ×<a href="tag/simulation.html">#simulation</a></span><br/><span class="tag">13 ×<a href="tag/testing.html">#testing</a></span><br/><span class="tag">11 ×<a href="tag/generative.html">#generative</a></span><br/><span class="tag">10 ×<a href="tag/algorithm.html">#algorithm</a></span><br/><span class="tag">10 ×<a href="tag/layout.html">#layout</a></span><br/></div><dt><a href="DAC-1991-GebotysE.html">DAC-1991-GebotysE</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Simultaneous Scheduling and Allocation for Cost Constrained Optimal Architectural Synthesis (<abbr title="Catherine H. Gebotys">CHG</abbr>, <abbr title="Mohamed I. Elmasry">MIE</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PrakashP.html">DAC-1991-PrakashP</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Application-Specific Multiprocessor Architectures (<abbr title="Shiv Prakash">SP</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 8–13.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Hafer.html">DAC-1991-Hafer</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Constraint improvements for MILP-based hardware synthesis (<abbr title="Louis J. Hafer">LJH</abbr>), pp. 14–19.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ShihK.html">DAC-1991-ShihK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/equation.html" title="equation">#equation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>ILLIADS: A New Fast MOS Timing Simulator Using Direct Equation-Solving Approach (<abbr title="Yung-Ho Shih">YHS</abbr>, <abbr title="Sung-Mo Kang">SMK</abbr>), pp. 20–25.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SteinNGR.html">DAC-1991-SteinNGR</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>ADAPTS: A Digital Transient Simulation Strategy for Integrated Circuits (<abbr title="Alexander D. Stein">ADS</abbr>, <abbr title="Tuyen V. Nguyen">TVN</abbr>, <abbr title="Binay J. George">BJG</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 26–31.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-VisweswariahR.html">DAC-1991-VisweswariahR</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Simulation of Bipolar Digital ICs (<abbr title="Chandramouli Visweswariah">CV</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 32–37.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Jones.html">DAC-1991-Jones</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Global Stratgies for Electronic Design (Panel Abstract) (<abbr title="Harvey Jones">HJ</abbr>), p. 38.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-DaiDS.html">DAC-1991-DaiDS</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Topological Routing in SURF: Generating a Rubber-Band sketch (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>, <abbr title="Tal Dayan">TD</abbr>, <abbr title="David Staepelaere">DS</abbr>), pp. 39–44.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DaiKS.html">DAC-1991-DaiKS</a> <span class="tag"><a href="tag/sketching.html" title="sketching">#sketching</a></span></dt><dd>Routability of a Rubber-Band Sketch (<abbr title="Wayne Wei-Ming Dai">WWMD</abbr>, <abbr title="Raymond Kong">RK</abbr>, <abbr title="Masao Sato">MS</abbr>), pp. 45–48.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Wang.html">DAC-1991-Wang</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>Novel Routing Schemes for IC Layout, Part I: Two-Layer Channel Routing (<abbr title="Deborah C. Wang">DCW</abbr>), pp. 49–53.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-RaithB.html">DAC-1991-RaithB</a></dt><dd>A New Hypergraph Based Rip-Up and Reroute Strategy (<abbr title="Manuela Raith">MR</abbr>, <abbr title="Marc Bartholomeus">MB</abbr>), pp. 54–59.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-FangCFC.html">DAC-1991-FangCFC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/problem.html" title="problem">#problem</a></span></dt><dd>Constrained via Minimization with Practical Considerations for Multi-Layer VLSI/PCB Routing Problems (<abbr title="Sung-Chuan Fang">SCF</abbr>, <abbr title="Kuo-En Chang">KEC</abbr>, <abbr title="Wu-Shiung Feng">WSF</abbr>, <abbr title="Sao-Jie Chen">SJC</abbr>), pp. 60–65.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Krasniewski.html">DAC-1991-Krasniewski</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/pseudo.html" title="pseudo">#pseudo</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Logic Synthesis for Efficient Pseudoexhaustive Testability (<abbr title="Andrzej Krasniewski">AK</abbr>), pp. 66–72.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-MaoC.html">DAC-1991-MaoC</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span></dt><dd>Correlation-Reduced Scan-path Design To Improve Delay Fault Coverage (<abbr title="Weiwei Mao">WM</abbr>, <abbr title="Michael D. Ciletti">MDC</abbr>), pp. 73–79.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-ChengDK.html">DAC-1991-ChengDK</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology (<abbr title="Kwang-Ting Cheng">KTC</abbr>, <abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 80–86.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-WilliamsUM.html">DAC-1991-WilliamsUM</a> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>The Interdependence Between Delay-Optimization of Synthesized Networks and Testing (<abbr title="Thomas W. Williams">TWW</abbr>, <abbr title="Bill Underwood">BU</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 87–92.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-CrastesSS.html">DAC-1991-CrastesSS</a></dt><dd>A Technology Mapping Method Based On Perfect And Semi-Perfect Matchings (<abbr title="M. Crastes">MC</abbr>, <abbr title="K. Sakouti">KS</abbr>, <abbr title="Gabriele Saucier">GS</abbr>), pp. 93–98.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PedramB.html">DAC-1991-PedramB</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Driven Technology Mapping (<abbr title="Massoud Pedram">MP</abbr>, <abbr title="Narasimha B. Bhat">NBB</abbr>), pp. 99–105.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-MorganG.html">DAC-1991-MorganG</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>An ECL Logic Synthesis System (<abbr title="Van Morgan">VM</abbr>, <abbr title="David Gregory">DG</abbr>), pp. 106–111.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-YoshikawaITSNK.html">DAC-1991-YoshikawaITSNK</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Timing Optimization on Mapped Circuits (<abbr title="Ko Yoshikawa">KY</abbr>, <abbr title="Hiroshi Ichiryu">HI</abbr>, <abbr title="Hisato Tanishita">HT</abbr>, <abbr title="Shigenobu Suzuki">SS</abbr>, <abbr title="Nobuyoshi Nomizu">NN</abbr>, <abbr title="Akira Kondoh">AK</abbr>), pp. 112–117.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Kazyonnov.html">DAC-1991-Kazyonnov</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Design Automation in the Soviet Union: History and Status (Abstract) (<abbr title="Gennady G. Kazyonnov">GGK</abbr>), p. 118.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-Rappaport.html">DAC-1991-Rappaport</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span></dt><dd>Implementing the Vision: Electronic Design in the 1990’s (Panel Abstract) (<abbr title="Andrew Rappaport">AR</abbr>), p. 119.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-LinPHL.html">DAC-1991-LinPHL</a> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Channel Density Reduction by Routing Over The Cells (<abbr title="Min-Siang Lin">MSL</abbr>, <abbr title="Hourng-Wern Perng">HWP</abbr>, <abbr title="Chi-Yi Hwang">CYH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 120–125.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-HolmesSS.html">DAC-1991-HolmesSS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>New Algorithm for Over-the-Cell Channel Routing Using Vacant Terminals (<abbr title="Nancy D. Holmes">NDH</abbr>, <abbr title="Naveed A. Sherwani">NAS</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 126–131.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-EnbodyLT.html">DAC-1991-EnbodyLT</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span></dt><dd>Routing the 3-D Chip (<abbr title="Richard J. Enbody">RJE</abbr>, <abbr title="Gary Lynn">GL</abbr>, <abbr title="Kwee Heong Tan">KHT</abbr>), pp. 132–137.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-VandrisS.html">DAC-1991-VandrisS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Algorithms for Fast, Memory Efficient Switch-Level Fault Simulation (<abbr title="E. Vandris">EV</abbr>, <abbr title="Gerald E. Sobelman">GES</abbr>), pp. 138–143.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PitchumaniMR.html">DAC-1991-PitchumaniMR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>A System for Fault Diagnosis and Simulation of VHDL Descriptions (<abbr title="Vijay Pitchumani">VP</abbr>, <abbr title="Pankaj Mayor">PM</abbr>, <abbr title="Nimish Radia">NR</abbr>), pp. 144–150.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-Kitamura.html">DAC-1991-Kitamura</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Sequential Circuit Fault Simulation by Fault Information Tracing Algorithm: FIT (<abbr title="Yoshihiro Kitamura">YK</abbr>), pp. 151–154.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-PatilBP.html">DAC-1991-PatilBP</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Parallel Test Generation for Sequential Circuits on General-Purpose Multiprocessors (<abbr title="Srinivas Patil">SP</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>, <abbr title="Janak H. Patel">JHP</abbr>), pp. 155–159.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-MontessoroG.html">DAC-1991-MontessoroG</a> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Creator: General and Efficient Multilevel Concurrent Fault Simulation (<abbr title="Pier Luca Montessoro">PLM</abbr>, <abbr title="Silvano Gai">SG</abbr>), pp. 160–163.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Cheng.html">DAC-1991-Cheng</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Removing Redundancy in Sequential Circuits (<abbr title="Kwang-Ting Cheng">KTC</abbr>), pp. 164–169.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SaldanhaVBS.html">DAC-1991-SaldanhaVBS</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Framework for Satisfying Input and Output Encoding Constraints (<abbr title="Alexander Saldanha">AS</abbr>, <abbr title="Tiziano Villa">TV</abbr>, <abbr title="Robert K. Brayton">RKB</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-CiesielskiSD.html">DAC-1991-CiesielskiSD</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/encoding.html" title="encoding">#encoding</a></span></dt><dd>A Unified Approach to Input-Output Encoding for FSM State Assignment (<abbr title="Maciej J. Ciesielski">MJC</abbr>, <abbr title="Jia-Jye Shen">JJS</abbr>, <abbr title="Marc Davio">MD</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-GeigerM.html">DAC-1991-GeigerM</a> <span class="tag"><a href="tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="tag/automaton.html" title="automaton">#automaton</a></span> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/composition.html" title="composition">#composition</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span></dt><dd>FSM Decomposition Revisited: Algebraic Structure Theory Applied to MCNC Benchmark FSMs (<abbr title="Martin Geiger">MG</abbr>, <abbr title="Thomas Müller-Wipperfürth">TMW</abbr>), pp. 182–185.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-McFarland.html">DAC-1991-McFarland</a></dt><dd>Intellectual Property (Panel Abstract) (<abbr title="Michael C. McFarland">MCM</abbr>), p. 186.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-Hill.html">DAC-1991-Hill</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>A CAD System for the Design of Field Programmable Gate Arrays (<abbr title="Dwight D. Hill">DDH</abbr>), pp. 187–192.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-TeraiGWKEHH.html">DAC-1991-TeraiGWKEHH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/concept.html" title="concept">#concept</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Basic Concepts of Timing-oriented Design Automation for High-performance Mainframe Computers (<abbr title="Hidekazu Terai">HT</abbr>, <abbr title="Fumio Goto">FG</abbr>, <abbr title="Katsuro Wakai">KW</abbr>, <abbr title="Tokinori Kozawa">TK</abbr>, <abbr title="Mitsugu Edagawa">ME</abbr>, <abbr title="Satoshi Hososaka">SH</abbr>, <abbr title="Masahiro Hashimoto">MH</abbr>), pp. 193–198.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-YountS.html">DAC-1991-YountS</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>SIDECAR: Design Support for Reliability (<abbr title="Charles R. Yount">CRY</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 199–204.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-AuWS.html">DAC-1991-AuWS</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Automatic Generation of Compiled Simulations through Program Specialization (<abbr title="Wing Yee Au">WYA</abbr>, <abbr title="Daniel Weise">DW</abbr>, <abbr title="Scott Seligman">SS</abbr>), pp. 205–210.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Jones91a.html">DAC-1991-Jones91a</a> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Accelerating Switch-Level Simulation by Function Caching (<abbr title="Larry G. Jones">LGJ</abbr>), pp. 211–214.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-ChewS.html">DAC-1991-ChewS</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Utilizing Logic Information in Multi-Level Timing Simulation (<abbr title="Marko P. Chew">MPC</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 215–218.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-JainB.html">DAC-1991-JainB</a> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators (<abbr title="Alok Jain">AJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 219–222.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-BrinerEK.html">DAC-1991-BrinerEK</a> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Breaking the Barrier of Parallel Simulation of Digital Systems (<abbr title="Jack V. Briner Jr.">JVBJ</abbr>, <abbr title="John L. Ellis">JLE</abbr>, <abbr title="Gershon Kedem">GK</abbr>), pp. 223–226.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-FrancisRV.html">DAC-1991-FrancisRV</a> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs (<abbr title="Robert J. Francis">RJF</abbr>, <abbr title="Jonathan Rose">JR</abbr>, <abbr title="Zvonko G. Vranesic">ZGV</abbr>), pp. 227–233.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-ErcolaniM.html">DAC-1991-ErcolaniM</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Technology Mapping for Electrically Programmable Gate Arrays (<abbr title="Silvia Ercolani">SE</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 234–239.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Karplus.html">DAC-1991-Karplus</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Xmap: A Technology Mapper for Table-Lookup Field-Programmable Gate Arrays (<abbr title="Kevin Karplus">KK</abbr>), pp. 240–243.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Karplus91a.html">DAC-1991-Karplus91a</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Amap: A Technology Mapper for Selector-Based Field-Programmable Gate Arrays (<abbr title="Kevin Karplus">KK</abbr>), pp. 244–247.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Woo.html">DAC-1991-Woo</a> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span></dt><dd>A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility (<abbr title="Nam Sung Woo">NSW</abbr>), pp. 248–251.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Maly.html">DAC-1991-Maly</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/what.html" title="what">#what</a></span></dt><dd>What is Design for Manufacturability (DFM)? (Panel Abstract) (<abbr title="Wojciech Maly">WM</abbr>), p. 252.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-OgawaIMIST.html">DAC-1991-OgawaIMIST</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>Timing- and Constraint-Oriented Placement for Interconnected LSIs in Mainframe Design (<abbr title="Yasushi Ogawa">YO</abbr>, <abbr title="Tsutomu Itoh">TI</abbr>, <abbr title="Yoshio Miki">YM</abbr>, <abbr title="Tatsuki Ishii">TI</abbr>, <abbr title="Yasuo Sato">YS</abbr>, <abbr title="Reiji Toyoshima">RT</abbr>), pp. 253–258.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-MassonEBWC.html">DAC-1991-MassonEBWC</a> <span class="tag"><a href="tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="tag/lisp.html" title="lisp">#lisp</a></span> <span class="tag"><a href="tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Object Oriented Lisp Implementation of the CHEOPS VLSI Floor Planning and Routing System (<abbr title="Christian Masson">CM</abbr>, <abbr title="Remy Escassut">RE</abbr>, <abbr title="Denis Barbier">DB</abbr>, <abbr title="Daniel Winer">DW</abbr>, <abbr title="Gregory Chevallier">GC</abbr>), pp. 259–264.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Kozminski.html">DAC-1991-Kozminski</a> <span class="tag"><a href="tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="tag/evolution.html" title="evolution">#evolution</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Benchmarks for Layout Synthesis — Evolution and Current Status (<abbr title="Krzysztof Kozminski">KK</abbr>), pp. 265–270.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChiuP.html">DAC-1991-ChiuP</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Design for Testability Scheme with Applications to Data Path Synthesis (<abbr title="Scott Chiu">SC</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>), pp. 271–277.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-ChakrabortyBBL.html">DAC-1991-ChakrabortyBBL</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Enhanced Controllability for IDDQ Test Sets Using Partial Scan (<abbr title="Tapan J. Chakraborty">TJC</abbr>, <abbr title="Sudipta Bhawmik">SB</abbr>, <abbr title="Robert Bencivenga">RB</abbr>, <abbr title="Chih-Jen Lin">CJL</abbr>), pp. 278–281.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-ChandraFGP.html">DAC-1991-ChandraFGP</a> <span class="tag"><a href="tag/novel.html" title="novel">#novel</a></span></dt><dd>ATPG Based on a Novel Grid-Addressable Latch Element (<abbr title="Susheel J. Chandra">SJC</abbr>, <abbr title="Tom Ferry">TF</abbr>, <abbr title="Tushar Gheewala">TG</abbr>, <abbr title="Kerry Pierce">KP</abbr>), pp. 282–286.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-Chen.html">DAC-1991-Chen</a> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Graph Partitioning for Concurrent Test Scheduling in VLSI Circuit (<abbr title="Chien-In Henry Chen">CIHC</abbr>), pp. 287–290.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-WuR.html">DAC-1991-WuR</a> <span class="tag"><a href="tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Delay Test Effectiveness Evaluation of LSSD-Based VLSI Vogic Circuits (<abbr title="David M. Wu">DMW</abbr>, <abbr title="Charles E. Radke">CER</abbr>), pp. 291–295.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-LinL.html">DAC-1991-LinL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automatic Synthesis of Asynchronous Circuits (<abbr title="Kuan-Jen Lin">KJL</abbr>, <abbr title="Chen-Shang Lin">CSL</abbr>), pp. 296–301.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-LavagnoKS.html">DAC-1991-LavagnoKS</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Algorithms for Synthesis of Hazard-Free Asynchronous Circuits (<abbr title="Luciano Lavagno">LL</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 302–308.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-LaddB.html">DAC-1991-LaddB</a> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of Multiple-Input Change Asynchronous Finite state Machines (<abbr title="Maureen Ladd">ML</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 309–314.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Newton.html">DAC-1991-Newton</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="tag/how.html" title="how">#how</a></span> <span class="tag"><a href="tag/standard.html" title="standard">#standard</a></span></dt><dd>Framework Standards: How Important are They? (Panel Abstract) (<abbr title="A. Richard Newton">ARN</abbr>), p. 315.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-CardenC.html">DAC-1991-CardenC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A Global Router Using An Efficient Approximate Multicommodity Multiterminal Flow Algorithm (<abbr title="Robert C. Carden IV">RCCI</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 316–321.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-KahngCR.html">DAC-1991-KahngCR</a> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span> <span class="tag"><a href="tag/recursion.html" title="recursion">#recursion</a></span></dt><dd>High-Performance Clock Routing Based on Recursive Geometric Aatching (<abbr title="Andrew B. Kahng">ABK</abbr>, <abbr title="Jason Cong">JC</abbr>, <abbr title="Gabriel Robins">GR</abbr>), pp. 322–327.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-CaiW.html">DAC-1991-CaiW</a> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Minimizing the Number of L-Shaped Channels (<abbr title="Yang Cai">YC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 328–334.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-GuruswamyW.html">DAC-1991-GuruswamyW</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A General Multi-Layer Area Router (<abbr title="Mohankumar Guruswamy">MG</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 335–340.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PomeranzR.html">DAC-1991-PomeranzR</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>On Achieving a Complete Fault Coverage for Sequential Machines Using the Transition Fault Model (<abbr title="Irith Pomeranz">IP</abbr>, <abbr title="Sudhakar M. Reddy">SMR</abbr>), pp. 341–346.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PaterasR.html">DAC-1991-PaterasR</a> <span class="tag"><a href="tag/correlation.html" title="correlation">#correlation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/random.html" title="random">#random</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Generation of Correlated Random Patterns for the Complete Testing of Synthesized Multi-level Circuits (<abbr title="Stephen Pateras">SP</abbr>, <abbr title="Janusz Rajski">JR</abbr>), pp. 347–352.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChakradharA.html">DAC-1991-ChakradharA</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="tag/transitive.html" title="transitive">#transitive</a></span></dt><dd>A Transitive Closure Based Algorithm for Test Generation (<abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Vishwani D. Agrawal">VDA</abbr>), pp. 353–358.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DevadasKM.html">DAC-1991-DevadasKM</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Synthesis-Based Test Generation and Compaction Algorithm for Multifaults (<abbr title="Srinivas Devadas">SD</abbr>, <abbr title="Kurt Keutzer">KK</abbr>, <abbr title="Sharad Malik">SM</abbr>), pp. 359–365.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-KuFM.html">DAC-1991-KuFM</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Control Optimization Based on Resynchronization of Operations (<abbr title="David C. Ku">DCK</abbr>, <abbr title="Dave Filo">DF</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>), pp. 366–371.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-EschermannW.html">DAC-1991-EschermannW</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/finite.html" title="finite">#finite</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/state%20machine.html" title="state machine">#state machine</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Unified Approach for the Synthesis of Self-Testable Finite State Machines (<abbr title="Bernhard Eschermann">BE</abbr>, <abbr title="Hans-Joachim Wunderlich">HJW</abbr>), pp. 372–377.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-PapachristouCH.html">DAC-1991-PapachristouCH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>A Data Path Synthesis Method for Self-Testable Designs (<abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Scott Chiu">SC</abbr>, <abbr title="Haidar Harmanani">HH</abbr>), pp. 378–384.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-RaghavendraL.html">DAC-1991-RaghavendraL</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/self.html" title="self">#self</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Automated Micro-Roll-back Self-Recovery Synthesis (<abbr title="Vijay Raghavendra">VR</abbr>, <abbr title="Chidchanok Lursinsap">CL</abbr>), pp. 385–390.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BuschV.html">DAC-1991-BuschV</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Proof-Aided Design of Verified Hardware (<abbr title="Holger Busch">HB</abbr>, <abbr title="Gerd Venzl">GV</abbr>), pp. 391–396.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BryantBS.html">DAC-1991-BryantBS</a> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Hardware Verification by Symbolic Ternary Trajectory Evaluation (<abbr title="Randal E. Bryant">REB</abbr>, <abbr title="Derek L. Beatty">DLB</abbr>, <abbr title="Carl-Johan H. Seger">CJHS</abbr>), pp. 397–402.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BurchCL.html">DAC-1991-BurchCL</a> <span class="tag"><a href="tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span></dt><dd>Representing Circuits More Efficiently in Symbolic Model Checking (<abbr title="Jerry R. Burch">JRB</abbr>, <abbr title="Edmund M. Clarke">EMC</abbr>, <abbr title="David E. Long">DEL</abbr>), pp. 403–407.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-Burch.html">DAC-1991-Burch</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Using BDDs to Verify Multipliers (<abbr title="Jerry R. Burch">JRB</abbr>), pp. 408–412.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-OchiIY.html">DAC-1991-OchiIY</a></dt><dd>Breadth-First Manipulation of SBDD of Boolean Functions for Vector Processing (<abbr title="Hiroyuki Ochi">HO</abbr>, <abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 413–416.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-ButlerRKM.html">DAC-1991-ButlerRKM</a> <span class="tag"><a href="tag/diagrams.html" title="diagrams">#diagrams</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/order.html" title="order">#order</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Heuristics to Compute Variable Orderings for Efficient Manipulation of Ordered Binary Decision Diagrams (<abbr title="Kenneth M. Butler">KMB</abbr>, <abbr title="Don E. Ross">DER</abbr>, <abbr title="Rohit Kapur">RK</abbr>, <abbr title="M. Ray Mercer">MRM</abbr>), pp. 417–420.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-YehCL.html">DAC-1991-YehCL</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>A General Purpose Multiple Way Partitioning Algorithm (<abbr title="Ching-Wei Yeh">CWY</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>, <abbr title="Ting-Ting Y. Lin">TTYL</abbr>), pp. 421–426.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SiglDJ.html">DAC-1991-SiglDJ</a> <span class="tag"><a href="tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="tag/polynomial.html" title="polynomial">#polynomial</a></span> <span class="tag"><a href="tag/question.html" title="question">#question</a></span></dt><dd>Analytical Placement: A Linear or a Quadratic Objective Function? (<abbr title="Georg Sigl">GS</abbr>, <abbr title="Konrad Doll">KD</abbr>, <abbr title="Frank M. Johannes">FMJ</abbr>), pp. 427–432.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-OnoderaTT.html">DAC-1991-OnoderaTT</a> <span class="tag"><a href="tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>Branch-and-Bound Placement for Building Block Layout (<abbr title="Hidetoshi Onodera">HO</abbr>, <abbr title="Yo Taniguchi">YT</abbr>, <abbr title="Keikichi Tamaru">KT</abbr>), pp. 433–439.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-WuL.html">DAC-1991-WuL</a> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>A Probabilistic Testability Measure for Delay Faults (<abbr title="Wen Ching Wu">WCW</abbr>, <abbr title="Chung-Len Lee">CLL</abbr>), pp. 440–445.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BeerelM.html">DAC-1991-BeerelM</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability of Asynchronous Timed Control Circuits with Delay Assumptions (<abbr title="Peter A. Beerel">PAB</abbr>, <abbr title="Teresa H. Y. Meng">THYM</abbr>), pp. 446–451.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SastryM.html">DAC-1991-SastryM</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/branch.html" title="branch">#branch</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>A Branching Process Model for Observability Analysis of Combinational Circuits (<abbr title="Sarma Sastry">SS</abbr>, <abbr title="Amitava Majumdar">AM</abbr>), pp. 452–457.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChenMMF.html">DAC-1991-ChenMMF</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Resynthesis Approach for Network Optimization (<abbr title="Kuang-Chien Chen">KCC</abbr>, <abbr title="Yusuke Matsunaga">YM</abbr>, <abbr title="Saburo Muroga">SM</abbr>, <abbr title="Masahiro Fujita">MF</abbr>), pp. 458–463.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-LimquecoM.html">DAC-1991-LimquecoM</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/network.html" title="network">#network</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Logic Optimization of MOS Networks (<abbr title="Johnson Chan Limqueco">JCL</abbr>, <abbr title="Saburo Muroga">SM</abbr>), pp. 464–469.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SoeK.html">DAC-1991-SoeK</a> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Logic Minimization using Two-column Rectangle Replacement (<abbr title="Søren Søe">SS</abbr>, <abbr title="Kevin Karplus">KK</abbr>), pp. 470–473.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Venzl.html">DAC-1991-Venzl</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/formal%20method.html" title="formal method">#formal method</a></span></dt><dd>Are Formal Methods in Design for Real? (Panel Abstract) (<abbr title="Gerd Venzl">GV</abbr>), p. 474.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-HoS.html">DAC-1991-HoS</a></dt><dd>Flexible Transistor Matrix (FTM) (<abbr title="King C. Ho">KCH</abbr>, <abbr title="Sarma Sastry">SS</abbr>), pp. 475–480.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-HwangHLH.html">DAC-1991-HwangHLH</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Layout Style for 2-Metal CMOS Leaf Cells And Their Automatic Generation (<abbr title="Chi-Yi Hwang">CYH</abbr>, <abbr title="Yung-Ching Hsieh">YCH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>), pp. 481–486.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-MaziaszH.html">DAC-1991-MaziaszH</a></dt><dd>Exact Width and Height Minimization of CMOS Cells (<abbr title="Robert L. Maziasz">RLM</abbr>, <abbr title="John P. Hayes">JPH</abbr>), pp. 487–493.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-HussG.html">DAC-1991-HussG</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Optimal Ordering of Analog Integrated Circuit Tests to Minimize Test Time (<abbr title="Scott D. Huss">SDH</abbr>, <abbr title="Ronald S. Gyurcsik">RSG</abbr>), pp. 494–499.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Gad-El-KarimG.html">DAC-1991-Gad-El-KarimG</a> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Generation of Performance Sensitivities for Analog Cell Layout (<abbr title="George Gad-El-Karim">GGEK</abbr>, <abbr title="Ronald S. Gyurcsik">RSG</abbr>), pp. 500–505.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DonzelleDHPS.html">DAC-1991-DonzelleDHPS</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/design.html" title="design">#design</a></span></dt><dd>A Constraint Based Approach to Automatic Design of Analog Cells (<abbr title="Louis-Oliver Donzelle">LOD</abbr>, <abbr title="Pierre-François Dubois">PFD</abbr>, <abbr title="B. Hennion">BH</abbr>, <abbr title="J. Parissis">JP</abbr>, <abbr title="P. Senn">PS</abbr>), pp. 506–509.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-MogakiKSY.html">DAC-1991-MogakiKSY</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span></dt><dd>A Layout Improvement Method Based on Constraint Propagation for Analog LSI’s (<abbr title="Masato Mogaki">MM</abbr>, <abbr title="Naoki Kato">NK</abbr>, <abbr title="Naomi Shimada">NS</abbr>, <abbr title="Yuriko Yamada">YY</abbr>), pp. 510–513.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-KucukcakarP.html">DAC-1991-KucukcakarP</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>CHOP: A Constraint-Driven System-Level Partitioner (<abbr title="Kayhan Küçükçakar">KK</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 514–519.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Fuhrman.html">DAC-1991-Fuhrman</a> <span class="tag"><a href="tag/industrial.html" title="industrial">#industrial</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Industrial Extensions to University High Level Synthesis Tools: Making It Work in the Real World (<abbr title="Thomas E. Fuhrman">TEF</abbr>), pp. 520–525.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DuttK.html">DAC-1991-DuttK</a> <span class="tag"><a href="tag/library.html" title="library">#library</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Bridging High-Level Synthesis to RTL Technology Libraries (<abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="James R. Kipps">JRK</abbr>), pp. 526–529.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-ParkerGH.html">DAC-1991-ParkerGH</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>The Effects of Physical Design Characteristics on the Area-Performance Tradeoff Curve (<abbr title="Alice C. Parker">ACP</abbr>, <abbr title="Pravil Gupta">PG</abbr>, <abbr title="Agha Hussain">AH</abbr>), pp. 530–534.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-LiuDC.html">DAC-1991-LiuDC</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Efficient Parallel Critical Path Algorithm (<abbr title="Li-Ren Liu">LRL</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Hsi-Chuan Chen">HCC</abbr>), pp. 535–540.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-JuS.html">DAC-1991-JuS</a> <span class="tag"><a href="tag/identification.html" title="identification">#identification</a></span> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span></dt><dd>Incremental Techniques for the Identification of Statically Sensitizable Critical Paths (<abbr title="Yun-Cheng Ju">YCJ</abbr>, <abbr title="Resve A. Saleh">RAS</abbr>), pp. 541–546.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChenDL.html">DAC-1991-ChenDL</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>Critical Path Selection for Performance Optimization (<abbr title="Hsi-Chuan Chen">HCC</abbr>, <abbr title="David Hung-Chang Du">DHCD</abbr>, <abbr title="Li-Ren Liu">LRL</abbr>), pp. 547–550.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-PanBGGY.html">DAC-1991-PanBGGY</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>Timing Verification on a 1.2M-Device Full-Custom CMOS Design (<abbr title="Jengwei Pan">JP</abbr>, <abbr title="Larry L. Biro">LLB</abbr>, <abbr title="Joel Grodstein">JG</abbr>, <abbr title="William J. Grundmann">WJG</abbr>, <abbr title="Yao-Tsung Yen">YTY</abbr>), pp. 551–554.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-RatzlaffGP.html">DAC-1991-RatzlaffGP</a> <span class="tag"><a href="tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>RICE: Rapid Interconnect Circuit Evaluator (<abbr title="Curtis L. Ratzlaff">CLR</abbr>, <abbr title="Nanda Gopal">NG</abbr>, <abbr title="Lawrence T. Pillage">LTP</abbr>), pp. 555–560.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-RaghavanR.html">DAC-1991-RaghavanR</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>A New Nonlinear Driver Model for Interconnect Analysis (<abbr title="Vivek Raghavan">VR</abbr>, <abbr title="Ronald A. Rohrer">RAR</abbr>), pp. 561–566.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-MattesWBD.html">DAC-1991-MattesWBD</a></dt><dd>Propagation Delay Calculation for Interconnection Nets on Printed Circuit Boards by Reflected Waves (<abbr title="Heinz Mattes">HM</abbr>, <abbr title="Wolfgang Weisenseel">WW</abbr>, <abbr title="Gerhard Bischof">GB</abbr>, <abbr title="Reimund Dachauer">RD</abbr>), pp. 567–572.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChinDBWND.html">DAC-1991-ChinDBWND</a></dt><dd>Linking TCAD to EDA — Benefits and Issues (<abbr title="Goodwin R. Chin">GRC</abbr>, <abbr title="Walter C. Dietrich Jr.">WCDJ</abbr>, <abbr title="Duane S. Boning">DSB</abbr>, <abbr title="Alexander S. Wong">ASW</abbr>, <abbr title="Andrew R. Neureuther">ARN</abbr>, <abbr title="Robert W. Dutton">RWD</abbr>), pp. 573–578.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-WalkerKS.html">DAC-1991-WalkerKS</a> <span class="tag"><a href="tag/database.html" title="database">#database</a></span> <span class="tag"><a href="tag/editing.html" title="editing">#editing</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span> <span class="tag"><a href="tag/representation.html" title="representation">#representation</a></span> <span class="tag"><a href="tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Semiconductor Wafer Representation Database and Its Use in the PREDITOR Process Editor and Statistical Simulator (<abbr title="D. M. H. Walker">DMHW</abbr>, <abbr title="Chris S. Kellen">CSK</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 579–584.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-WuYYL.html">DAC-1991-WuYYL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>GOALSERVER: A Multiobjective Design Optimization Tool for IC Fabrication Process (<abbr title="Lifeng Wu">LW</abbr>, <abbr title="Zhilian Yang">ZY</abbr>, <abbr title="Zhiping Yu">ZY</abbr>, <abbr title="Zhijian Li">ZL</abbr>), pp. 585–590.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BergamaschiCP.html">DAC-1991-BergamaschiCP</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>Data-Path Synthesis Using Path Analysis (<abbr title="Reinaldo A. Bergamaschi">RAB</abbr>, <abbr title="Raul Camposano">RC</abbr>, <abbr title="Michael Payer">MP</abbr>), pp. 591–596.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-NoteGCM.html">DAC-1991-NoteGCM</a> <span class="tag"><a href="tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/throughput.html" title="throughput">#throughput</a></span></dt><dd>Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications (<abbr title="Stefaan Note">SN</abbr>, <abbr title="Werner Geurts">WG</abbr>, <abbr title="Francky Catthoor">FC</abbr>, <abbr title="Hugo De Man">HDM</abbr>), pp. 597–602.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ChenM.html">DAC-1991-ChenM</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Datapath Scheduling for Two-Level Pipelining (<abbr title="C. Y. Roger Chen">CYRC</abbr>, <abbr title="Michael Z. Moricz">MZM</abbr>), pp. 603–606.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-PangrleBLS.html">DAC-1991-PangrleBLS</a> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Relevant Issues in High-Level Connectivity Synthesis (<abbr title="Barry M. Pangrle">BMP</abbr>, <abbr title="Forrest Brewer">FB</abbr>, <abbr title="Donald A. Lobo">DAL</abbr>, <abbr title="Andrew Seawright">AS</abbr>), pp. 607–610.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Sangiovanni-Vincentelli.html">DAC-1991-Sangiovanni-Vincentelli</a> <span class="tag"><a href="tag/testing.html" title="testing">#testing</a></span></dt><dd>Testability Solutions: Who Really Wants Them? (Panel Abstract) (<abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), p. 611.</dd> <div class="pagevis" style="width:0px"></div>
<dt><a href="DAC-1991-BenkoskiS.html">DAC-1991-BenkoskiS</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>The Role of Timing Verification in Layout Synthesis (<abbr title="Jacques Benkoski">JB</abbr>, <abbr title="Andrzej J. Strojwas">AJS</abbr>), pp. 612–619.</dd> <div class="pagevis" style="width:7px"></div>
<dt><a href="DAC-1991-TsayK.html">DAC-1991-TsayK</a> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span></dt><dd>An Analytic Net Weighting Approach for Performance Optimization in Circuit Placement (<abbr title="Ren-Song Tsay">RST</abbr>, <abbr title="Jürgen Koehl">JK</abbr>), pp. 620–625.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Luk.html">DAC-1991-Luk</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/physics.html" title="physics">#physics</a></span></dt><dd>A Fast Physical Constraint Generator for Timing Driven Layout (<abbr title="Wing K. Luk">WKL</abbr>), pp. 626–631.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-SutanthavibulS.html">DAC-1991-SutanthavibulS</a> <span class="tag"><a href="tag/predict.html" title="predict">#predict</a></span></dt><dd>Dynamic Prediction of Critical Paths and Nets for Constructive Timing-Driven Placement (<abbr title="Suphachai Sutanthavibul">SS</abbr>, <abbr title="Eugene Shragowitz">ES</abbr>), pp. 632–635.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Srinivasan.html">DAC-1991-Srinivasan</a> <span class="tag"><a href="tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An Algorithm for Performance-Driven Initial Placement of Small-Cell ICs (<abbr title="Arvind Srinivasan">AS</abbr>), pp. 636–639.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-JoyC.html">DAC-1991-JoyC</a> <span class="tag"><a href="tag/multi.html" title="multi">#multi</a></span></dt><dd>Placement for Clock Period Minimization With Multiple Wave Propagation (<abbr title="Donald A. Joy">DAJ</abbr>, <abbr title="Maciej J. Ciesielski">MJC</abbr>), pp. 640–643.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Najm.html">DAC-1991-Najm</a> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="tag/process.html" title="process">#process</a></span></dt><dd>Transition Density, A Stochastic Measure of Activity in Digital Circuits (<abbr title="Farid N. Najm">FNN</abbr>), pp. 644–649.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DeguchiIY.html">DAC-1991-DeguchiIY</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="tag/probability.html" title="probability">#probability</a></span></dt><dd>Probabilistic CTSS: Analysis of Timing Error Probability in Asynchronous Logic Circuits (<abbr title="Yutaka Deguchi">YD</abbr>, <abbr title="Nagisa Ishiura">NI</abbr>, <abbr title="Shuzo Yajima">SY</abbr>), pp. 650–655.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-AmonB.html">DAC-1991-AmonB</a> <span class="tag"><a href="tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>OEsim: A Simulator for Timing Behavior (<abbr title="Tod Amon">TA</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 656–661.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-DoukasL.html">DAC-1991-DoukasL</a> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span> <span class="tag"><a href="tag/verification.html" title="verification">#verification</a></span></dt><dd>CLOVER: A Timing Constraints Verification System (<abbr title="Dimitris Doukas">DD</abbr>, <abbr title="Andrea S. LaPaugh">ASL</abbr>), pp. 662–667.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-WengP.html">DAC-1991-WengP</a> <span class="tag"><a href="tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>3D Scheduling: High-Level Synthesis with Floorplanning (<abbr title="Jen-Pin Weng">JPW</abbr>, <abbr title="Alice C. Parker">ACP</abbr>), pp. 668–673.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-LyM.html">DAC-1991-LyM</a> <span class="tag"><a href="tag/bottom-up.html" title="bottom-up">#bottom-up</a></span> <span class="tag"><a href="tag/fuzzy.html" title="fuzzy">#fuzzy</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Bottom Up Synthesis Based on Fuzzy Schedules (<abbr title="Tai A. Ly">TAL</abbr>, <abbr title="Jack T. Mowchenko">JTM</abbr>), pp. 674–679.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-ParkK.html">DAC-1991-ParkK</a> <span class="tag"><a href="tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Fast and Near Optimal Scheduling in Automatic Data Path Aynthesis (<abbr title="In-Cheol Park">ICP</abbr>, <abbr title="Chong-Min Kyung">CMK</abbr>), pp. 680–685.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-JainMSW.html">DAC-1991-JainMSW</a> <span class="tag"><a href="tag/empirical.html" title="empirical">#empirical</a></span> <span class="tag"><a href="tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics (<abbr title="Rajiv Jain">RJ</abbr>, <abbr title="Ashutosh Mujumdar">AM</abbr>, <abbr title="Alok Sharma">AS</abbr>, <abbr title="Hueymin Wang">HW</abbr>), pp. 686–689.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-AmonB91a.html">DAC-1991-AmonB91a</a> <span class="tag"><a href="tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Sizing Synchronization Queues: A Case Study in Higher Level Synthesis (<abbr title="Tod Amon">TA</abbr>, <abbr title="Gaetano Borriello">GB</abbr>), pp. 690–693.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-AllenRF.html">DAC-1991-AllenRF</a> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>The MCC CAD Framework Methodology Management System (<abbr title="Wayne Allen">WA</abbr>, <abbr title="Douglas Rosenthal">DR</abbr>, <abbr title="Kenneth W. Fiduk">KWF</abbr>), pp. 694–698.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-BanksBEFH.html">DAC-1991-BanksBEFH</a> <span class="tag"><a href="tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="tag/data%20transformation.html" title="data transformation">#data transformation</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>A Configuration Management System in a Data Management Framework (<abbr title="Steve Banks">SB</abbr>, <abbr title="Catherine Bunting">CB</abbr>, <abbr title="Russ Edwards">RE</abbr>, <abbr title="Laura Fleming">LF</abbr>, <abbr title="Peter Hackett">PH</abbr>), pp. 699–703.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-WagnerL.html">DAC-1991-WagnerL</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Design Version Management in the GARDEN Framework (<abbr title="Flávio Rech Wagner">FRW</abbr>, <abbr title="Arnaldo Hilário Viegas de Lima">AHVdL</abbr>), pp. 704–710.</dd> <div class="pagevis" style="width:6px"></div>
<dt><a href="DAC-1991-BoschBW.html">DAC-1991-BoschBW</a> <span class="tag"><a href="tag/design.html" title="design">#design</a></span> <span class="tag"><a href="tag/framework.html" title="framework">#framework</a></span></dt><dd>Design Flow Management in the NELSIS CAD Framework (<abbr title="K. Olav ten Bosch">KOtB</abbr>, <abbr title="Peter Bingley">PB</abbr>, <abbr title="Pieter van der Wolf">PvdW</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Hwang.html">DAC-1991-Hwang</a> <span class="tag"><a href="tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="tag/named.html" title="named">#named</a></span></dt><dd>REX — A VLSI Parasitic Extraction Tool for Electromigration and Signal Analysis (<abbr title="Jerry P. Hwang">JPH</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-Utesch.html">DAC-1991-Utesch</a> <span class="tag"><a href="tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>A New Approach to Hierarchical Adaptation Using Sequence-Control Based on Cell Interactions (<abbr title="Matthias C. Utesch">MCU</abbr>), pp. 723–726.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-DoodWLS.html">DAC-1991-DoodWLS</a> <span class="tag"><a href="tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="tag/geometry.html" title="geometry">#geometry</a></span></dt><dd>A Two-Dimensional Topological Compactor With Octagonal Geometry (<abbr title="Paul de Dood">PdD</abbr>, <abbr title="John Wawrzynek">JW</abbr>, <abbr title="Erwin Liu">EL</abbr>, <abbr title="Roberto Suaya">RS</abbr>), pp. 727–731.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-Harrison.html">DAC-1991-Harrison</a> <span class="tag"><a href="tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="tag/using.html" title="using">#using</a></span></dt><dd>VLSI Layout Compaction Using Radix Priority Search Trees (<abbr title="Andrew J. Harrison">AJH</abbr>), pp. 732–735.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-DuttL.html">DAC-1991-DuttL</a> <span class="tag"><a href="tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="tag/on%20the.html" title="on the">#on the</a></span></dt><dd>On Minimal Closure Constraint Generation for Symbolic Cell Assembly (<abbr title="Debaprosad Dutt">DD</abbr>, <abbr title="Chi-Yuan Lo">CYL</abbr>), pp. 736–739.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-RoychowdhuryP.html">DAC-1991-RoychowdhuryP</a> <span class="tag"><a href="tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Efficient Transient Simulation of Lossy Interconnect (<abbr title="Jaijeet S. Roychowdhury">JSR</abbr>, <abbr title="Donald O. Pederson">DOP</abbr>), pp. 740–745.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-BarkatullahC.html">DAC-1991-BarkatullahC</a></dt><dd>A Transmission Line Simulator for GaAs Integrated Circuits (<abbr title="J. S. Barkatullah">JSB</abbr>, <abbr title="S. Chowdhury">SC</abbr>), pp. 746–751.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-YangCYDH.html">DAC-1991-YangCYDH</a> <span class="tag"><a href="tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="tag/parametricity.html" title="parametricity">#parametricity</a></span> <span class="tag"><a href="tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Modeling and Simulation of High-Frequency Integrated Circuits Based on Scattering Parameters (<abbr title="Andrew T. Yang">ATY</abbr>, <abbr title="C. H. Chan">CHC</abbr>, <abbr title="Jack T. Yao">JTY</abbr>, <abbr title="R. R. Daniels">RRD</abbr>, <abbr title="J. P. Harrang">JPH</abbr>), pp. 752–757.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-HuHB.html">DAC-1991-HuHB</a> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Minimizing the Number of Delay Buffers in the Synchronization of Pipelined Systems (<abbr title="Xiaobo Hu">XH</abbr>, <abbr title="Ronald G. Harber">RGH</abbr>, <abbr title="Steven C. Bass">SCB</abbr>), pp. 758–763.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-HwangHL.html">DAC-1991-HwangHL</a> <span class="tag"><a href="tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling for Functional Pipelining and Loop Winding (<abbr title="Cheng-Tsung Hwang">CTH</abbr>, <abbr title="Yu-Chin Hsu">YCH</abbr>, <abbr title="Youn-Long Lin">YLL</abbr>), pp. 764–769.</dd> <div class="pagevis" style="width:5px"></div>
<dt><a href="DAC-1991-NicolauP.html">DAC-1991-NicolauP</a> <span class="tag"><a href="tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="tag/reduction.html" title="reduction">#reduction</a></span> <span class="tag"><a href="tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Incremental Tree Height Reduction for High Level Synthesis (<abbr title="Alexandru Nicolau">AN</abbr>, <abbr title="Roni Potasman">RP</abbr>), pp. 770–774.</dd> <div class="pagevis" style="width:4px"></div>
<dt><a href="DAC-1991-LoboP.html">DAC-1991-LoboP</a> <span class="tag"><a href="tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Redundant Operator Creation: A Scheduling Optimization Technique (<abbr title="Donald A. Lobo">DAL</abbr>, <abbr title="Barry M. Pangrle">BMP</abbr>), pp. 775–778.</dd> <div class="pagevis" style="width:3px"></div>
<dt><a href="DAC-1991-Rose.html">DAC-1991-Rose</a> <span class="tag"><a href="tag/array.html" title="array">#array</a></span> <span class="tag"><a href="tag/programmable.html" title="programmable">#programmable</a></span></dt><dd>Will the Field-Programmable Gata Array Replace the Mask-Programmable Gate Array? (Panel Abstract) (<abbr title="Jonathan Rose">JR</abbr>), p. 779.</dd> <div class="pagevis" style="width:0px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>