0.7
2020.2
Apr 18 2022
15:53:03
/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.sim/sim_1/impl/timing/xsim/TopModuleTB_time_impl.v,1668771955,verilog,,/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sim_1/new/TopModuleTB.v,,BcdDisplay;ClockDivider;TopModule;bram;bram_blk_mem_gen_0_0;bram_blk_mem_gen_0_0_bindec;bram_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;bram_blk_mem_gen_0_0_blk_mem_gen_mux;bram_blk_mem_gen_0_0_blk_mem_gen_prim_width;bram_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0;bram_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1;bram_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3;bram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;bram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0;bram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1;bram_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3;bram_blk_mem_gen_0_0_blk_mem_gen_top;bram_blk_mem_gen_0_0_blk_mem_gen_v8_4_5;bram_blk_mem_gen_0_0_blk_mem_gen_v8_4_5_synth;bram_wrapper;glbl,,,,,,,,
/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sim_1/new/CacheControllerTB.v,1668769770,verilog,,,,CacheControllerTB,,,,,,,,
/home/eelfire/iitgn/2_i/ES203/project/id-8/Cache-Controller-FPGA/Cache-Controller-FPGA.srcs/sim_1/new/TopModuleTB.v,1668772023,verilog,,,,TopModuleTB,,,,,,,,
