============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 19:03:50 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(53)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(54)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(57)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(64)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(75)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 28 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net Gray_img[7] will be merged to another kept net u_image_process/out_img_imy[7]
SYN-5055 WARNING: The kept net Gray_img[6] will be merged to another kept net u_image_process/out_img_imy[6]
SYN-5055 WARNING: The kept net Gray_img[5] will be merged to another kept net u_image_process/out_img_imy[5]
SYN-5055 WARNING: The kept net Gray_img[4] will be merged to another kept net u_image_process/out_img_imy[4]
SYN-5055 WARNING: The kept net Gray_img[3] will be merged to another kept net u_image_process/out_img_imy[3]
SYN-5055 WARNING: The kept net Gray_img[2] will be merged to another kept net u_image_process/out_img_imy[2]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3764 instances
RUN-0007 : 1536 luts, 1444 seqs, 448 mslices, 181 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 4429 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 3057 nets have 2 pins
RUN-1001 : 879 nets have [3 - 5] pins
RUN-1001 : 388 nets have [6 - 10] pins
RUN-1001 : 61 nets have [11 - 20] pins
RUN-1001 : 35 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |     925     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     32      
RUN-1001 :   Yes  |  No   |  Yes  |     344     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  25   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 198
PHY-3001 : Initial placement ...
PHY-3001 : design contains 3762 instances, 1536 luts, 1444 seqs, 629 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1088 pins
PHY-0007 : Cell area utilization is 14%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17070, tnet num: 4427, tinst num: 3762, tnode num: 21740, tedge num: 27409.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.051746s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.10364e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 3762.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 14%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 770412, overlap = 33.75
PHY-3002 : Step(2): len = 660013, overlap = 36
PHY-3002 : Step(3): len = 395843, overlap = 33.75
PHY-3002 : Step(4): len = 361457, overlap = 31.5
PHY-3002 : Step(5): len = 292133, overlap = 27
PHY-3002 : Step(6): len = 265024, overlap = 32
PHY-3002 : Step(7): len = 240007, overlap = 35.375
PHY-3002 : Step(8): len = 225372, overlap = 48
PHY-3002 : Step(9): len = 188941, overlap = 63.7812
PHY-3002 : Step(10): len = 175014, overlap = 71.4688
PHY-3002 : Step(11): len = 168143, overlap = 61.7812
PHY-3002 : Step(12): len = 152589, overlap = 79.4688
PHY-3002 : Step(13): len = 141040, overlap = 82.9375
PHY-3002 : Step(14): len = 134472, overlap = 87.25
PHY-3002 : Step(15): len = 124209, overlap = 98.1875
PHY-3002 : Step(16): len = 119759, overlap = 106.906
PHY-3002 : Step(17): len = 117812, overlap = 110.594
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.68652e-05
PHY-3002 : Step(18): len = 126658, overlap = 105.219
PHY-3002 : Step(19): len = 129802, overlap = 101.469
PHY-3002 : Step(20): len = 121179, overlap = 82.5938
PHY-3002 : Step(21): len = 120370, overlap = 83.9375
PHY-3002 : Step(22): len = 118960, overlap = 74.6875
PHY-3002 : Step(23): len = 120606, overlap = 70.9375
PHY-3002 : Step(24): len = 122701, overlap = 66.875
PHY-3002 : Step(25): len = 123980, overlap = 63.5
PHY-3002 : Step(26): len = 120263, overlap = 55.9375
PHY-3002 : Step(27): len = 118387, overlap = 54.3438
PHY-3002 : Step(28): len = 117151, overlap = 51.4688
PHY-3002 : Step(29): len = 116432, overlap = 51.9688
PHY-3002 : Step(30): len = 115508, overlap = 49.5
PHY-3002 : Step(31): len = 112680, overlap = 48.9062
PHY-3002 : Step(32): len = 112192, overlap = 55.625
PHY-3002 : Step(33): len = 110994, overlap = 57.2812
PHY-3002 : Step(34): len = 108555, overlap = 64.375
PHY-3002 : Step(35): len = 105938, overlap = 60.625
PHY-3002 : Step(36): len = 105335, overlap = 57.9375
PHY-3002 : Step(37): len = 105815, overlap = 53.375
PHY-3002 : Step(38): len = 104290, overlap = 53.2812
PHY-3002 : Step(39): len = 102481, overlap = 56.9062
PHY-3002 : Step(40): len = 101569, overlap = 54.8438
PHY-3002 : Step(41): len = 101295, overlap = 52.5
PHY-3002 : Step(42): len = 101088, overlap = 49.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00011373
PHY-3002 : Step(43): len = 101467, overlap = 51.1875
PHY-3002 : Step(44): len = 101441, overlap = 51.1875
PHY-3002 : Step(45): len = 101406, overlap = 51.4375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000227461
PHY-3002 : Step(46): len = 101526, overlap = 51.8125
PHY-3002 : Step(47): len = 101510, overlap = 51.8125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000454922
PHY-3002 : Step(48): len = 101640, overlap = 51.625
PHY-3002 : Step(49): len = 101654, overlap = 51.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000909843
PHY-3002 : Step(50): len = 101804, overlap = 44.5
PHY-3002 : Step(51): len = 101870, overlap = 45.0312
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00181969
PHY-3002 : Step(52): len = 101862, overlap = 44.7812
PHY-3002 : Step(53): len = 101812, overlap = 49.9688
PHY-3002 : Step(54): len = 101756, overlap = 49.7812
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00363937
PHY-3002 : Step(55): len = 101832, overlap = 43.8125
PHY-3002 : Step(56): len = 101896, overlap = 43.6562
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00727875
PHY-3002 : Step(57): len = 101867, overlap = 43.6875
PHY-3002 : Step(58): len = 101829, overlap = 43.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0143809
PHY-3002 : Step(59): len = 101730, overlap = 43.2188
PHY-3002 : Step(60): len = 101672, overlap = 43.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.025798
PHY-3002 : Step(61): len = 101639, overlap = 43.0938
PHY-3002 : Step(62): len = 101578, overlap = 43.0938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0515959
PHY-3002 : Step(63): len = 101578, overlap = 43.0938
PHY-3002 : Step(64): len = 101578, overlap = 43.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013643s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (458.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.082328s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (113.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.27152e-06
PHY-3002 : Step(65): len = 101791, overlap = 86.0625
PHY-3002 : Step(66): len = 102215, overlap = 90.6562
PHY-3002 : Step(67): len = 98281.1, overlap = 89.9062
PHY-3002 : Step(68): len = 98301.7, overlap = 89.75
PHY-3002 : Step(69): len = 96043.2, overlap = 89.7812
PHY-3002 : Step(70): len = 95715.6, overlap = 90.4375
PHY-3002 : Step(71): len = 95272.4, overlap = 93.7812
PHY-3002 : Step(72): len = 93563.5, overlap = 100.156
PHY-3002 : Step(73): len = 93473.5, overlap = 101.688
PHY-3002 : Step(74): len = 92687.4, overlap = 102.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.0543e-05
PHY-3002 : Step(75): len = 91987.2, overlap = 104.906
PHY-3002 : Step(76): len = 91998.6, overlap = 105.344
PHY-3002 : Step(77): len = 91978.2, overlap = 105.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10861e-05
PHY-3002 : Step(78): len = 92421.7, overlap = 101.688
PHY-3002 : Step(79): len = 92492.2, overlap = 101.312
PHY-3002 : Step(80): len = 93553.2, overlap = 95.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.21722e-05
PHY-3002 : Step(81): len = 93379.4, overlap = 98.0625
PHY-3002 : Step(82): len = 93409.1, overlap = 97.9062
PHY-3002 : Step(83): len = 93607.2, overlap = 96.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.43443e-05
PHY-3002 : Step(84): len = 94202, overlap = 93.4688
PHY-3002 : Step(85): len = 94202, overlap = 93.4688
PHY-3002 : Step(86): len = 94351.5, overlap = 92.1875
PHY-3002 : Step(87): len = 94408.9, overlap = 91.7812
PHY-3002 : Step(88): len = 94823.7, overlap = 90.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000168689
PHY-3002 : Step(89): len = 94909.2, overlap = 89.0625
PHY-3002 : Step(90): len = 95060.4, overlap = 88.7188
PHY-3002 : Step(91): len = 95296.3, overlap = 90.5938
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000337377
PHY-3002 : Step(92): len = 96225.6, overlap = 90.4375
PHY-3002 : Step(93): len = 96600.3, overlap = 90.0938
PHY-3002 : Step(94): len = 97940.7, overlap = 82.5312
PHY-3002 : Step(95): len = 98117.1, overlap = 78.9688
PHY-3002 : Step(96): len = 97451.2, overlap = 78.6875
PHY-3002 : Step(97): len = 96825.7, overlap = 79.6562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 18%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.086075s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (90.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.61896e-05
PHY-3002 : Step(98): len = 97879, overlap = 207.438
PHY-3002 : Step(99): len = 97879, overlap = 207.438
PHY-3002 : Step(100): len = 97269.9, overlap = 206.094
PHY-3002 : Step(101): len = 97381.1, overlap = 205.062
PHY-3002 : Step(102): len = 97494.1, overlap = 203.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.23792e-05
PHY-3002 : Step(103): len = 99129.6, overlap = 188.406
PHY-3002 : Step(104): len = 99596.4, overlap = 186.656
PHY-3002 : Step(105): len = 102762, overlap = 167.281
PHY-3002 : Step(106): len = 100564, overlap = 163.281
PHY-3002 : Step(107): len = 100465, overlap = 162.438
PHY-3002 : Step(108): len = 100132, overlap = 160.156
PHY-3002 : Step(109): len = 100240, overlap = 159.188
PHY-3002 : Step(110): len = 100815, overlap = 153.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000104758
PHY-3002 : Step(111): len = 102258, overlap = 138.875
PHY-3002 : Step(112): len = 102451, overlap = 140.594
PHY-3002 : Step(113): len = 104360, overlap = 135.219
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000209517
PHY-3002 : Step(114): len = 105309, overlap = 128.125
PHY-3002 : Step(115): len = 105761, overlap = 123.469
PHY-3002 : Step(116): len = 106577, overlap = 114.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000419034
PHY-3002 : Step(117): len = 107716, overlap = 109.469
PHY-3002 : Step(118): len = 108603, overlap = 103.25
PHY-3002 : Step(119): len = 108953, overlap = 101.156
PHY-3002 : Step(120): len = 109127, overlap = 97.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000838068
PHY-3002 : Step(121): len = 109484, overlap = 100.406
PHY-3002 : Step(122): len = 109684, overlap = 100.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00167614
PHY-3002 : Step(123): len = 109844, overlap = 100.344
PHY-3002 : Step(124): len = 110042, overlap = 98.5312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00294559
PHY-3002 : Step(125): len = 110460, overlap = 99.8125
PHY-3002 : Step(126): len = 110900, overlap = 99.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00589118
PHY-3002 : Step(127): len = 110999, overlap = 99.2188
PHY-3002 : Step(128): len = 111209, overlap = 97.9062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0117824
PHY-3002 : Step(129): len = 111413, overlap = 94.2188
PHY-3002 : Step(130): len = 111556, overlap = 93.7812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0230289
PHY-3002 : Step(131): len = 111584, overlap = 93.125
PHY-3002 : Step(132): len = 111580, overlap = 93.0625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0372608
PHY-3002 : Step(133): len = 111572, overlap = 93.4062
PHY-3002 : Step(134): len = 111609, overlap = 93.5312
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.060288
PHY-3002 : Step(135): len = 111580, overlap = 93.5
PHY-3002 : Step(136): len = 111580, overlap = 93.5
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 17070, tnet num: 4427, tinst num: 3762, tnode num: 21740, tedge num: 27409.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 271.41 peak overflow 3.97
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124920, over cnt = 493(1%), over = 1943, worst = 25
PHY-1001 : End global iterations;  0.272146s wall, 0.453125s user + 0.171875s system = 0.625000s CPU (229.7%)

PHY-1001 : Congestion index: top1 = 44.33, top5 = 32.16, top10 = 25.07, top15 = 20.44.
PHY-1001 : End incremental global routing;  0.351818s wall, 0.531250s user + 0.171875s system = 0.703125s CPU (199.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.103200s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (106.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.524922s wall, 0.703125s user + 0.171875s system = 0.875000s CPU (166.7%)

OPT-1001 : Current memory(MB): used = 231, reserve = 207, peak = 231.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3221/4429.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 124920, over cnt = 493(1%), over = 1943, worst = 25
PHY-1002 : len = 136128, over cnt = 360(1%), over = 905, worst = 17
PHY-1002 : len = 142048, over cnt = 187(0%), over = 387, worst = 12
PHY-1002 : len = 147288, over cnt = 28(0%), over = 46, worst = 5
PHY-1002 : len = 147952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.252250s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (148.7%)

PHY-1001 : Congestion index: top1 = 39.12, top5 = 30.16, top10 = 25.11, top15 = 21.50.
OPT-1001 : End congestion update;  0.324188s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (139.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 4427 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.078484s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.5%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.402806s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (131.9%)

OPT-1001 : Current memory(MB): used = 234, reserve = 210, peak = 234.
OPT-1001 : End physical optimization;  1.926827s wall, 2.437500s user + 0.203125s system = 2.640625s CPU (137.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1536 LUT to BLE ...
SYN-4008 : Packed 1536 LUT and 639 SEQ to BLE.
SYN-4003 : Packing 805 remaining SEQ's ...
SYN-4005 : Packed 432 SEQ with LUT/SLICE
SYN-4006 : 567 single LUT's are left
SYN-4006 : 373 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1909/3463 primitive instances ...
PHY-3001 : End packing;  0.168601s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1889 instances
RUN-1001 : 867 mslices, 867 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2475 nets have 2 pins
RUN-1001 : 871 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 1887 instances, 1734 slices, 122 macros(629 instances: 448 mslices 181 lslices)
PHY-3001 : Cell area utilization is 22%
PHY-3001 : After packing: Len = 113356, Over = 133.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 22%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14840, tnet num: 3841, tinst num: 1887, tnode num: 18257, tedge num: 24798.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.040429s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (99.1%)

RUN-1004 : used memory is 239 MB, reserved memory is 216 MB, peak memory is 239 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.138893s wall, 1.125000s user + 0.015625s system = 1.140625s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.88004e-05
PHY-3002 : Step(137): len = 111287, overlap = 129
PHY-3002 : Step(138): len = 110534, overlap = 128.5
PHY-3002 : Step(139): len = 107887, overlap = 129.75
PHY-3002 : Step(140): len = 106749, overlap = 129.5
PHY-3002 : Step(141): len = 105974, overlap = 132
PHY-3002 : Step(142): len = 105250, overlap = 138.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.76009e-05
PHY-3002 : Step(143): len = 106116, overlap = 133.75
PHY-3002 : Step(144): len = 106694, overlap = 133.5
PHY-3002 : Step(145): len = 108501, overlap = 126.75
PHY-3002 : Step(146): len = 109401, overlap = 121.5
PHY-3002 : Step(147): len = 109654, overlap = 122.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.52017e-05
PHY-3002 : Step(148): len = 111890, overlap = 119.25
PHY-3002 : Step(149): len = 112713, overlap = 115.75
PHY-3002 : Step(150): len = 115480, overlap = 105.5
PHY-3002 : Step(151): len = 116432, overlap = 96.5
PHY-3002 : Step(152): len = 117005, overlap = 89.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.281824s wall, 0.218750s user + 0.484375s system = 0.703125s CPU (249.5%)

PHY-3001 : Trial Legalized: Len = 144099
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 21%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.072660s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000183266
PHY-3002 : Step(153): len = 136471, overlap = 7.5
PHY-3002 : Step(154): len = 128987, overlap = 29.25
PHY-3002 : Step(155): len = 126298, overlap = 35.25
PHY-3002 : Step(156): len = 125062, overlap = 38.25
PHY-3002 : Step(157): len = 124281, overlap = 41.5
PHY-3002 : Step(158): len = 123922, overlap = 44.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000366532
PHY-3002 : Step(159): len = 124489, overlap = 43
PHY-3002 : Step(160): len = 124932, overlap = 40
PHY-3002 : Step(161): len = 125099, overlap = 38.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000733064
PHY-3002 : Step(162): len = 125701, overlap = 36
PHY-3002 : Step(163): len = 125858, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007163s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.1%)

PHY-3001 : Legalized: Len = 134802, Over = 0
PHY-3001 : Spreading special nets. 57 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018032s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.7%)

PHY-3001 : 71 instances has been re-located, deltaX = 35, deltaY = 51, maxDist = 3.
PHY-3001 : Final: Len = 136618, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14840, tnet num: 3841, tinst num: 1887, tnode num: 18257, tedge num: 24798.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.111197s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (99.8%)

RUN-1004 : used memory is 65 MB, reserved memory is 214 MB, peak memory is 239 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 113/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 160504, over cnt = 355(1%), over = 635, worst = 6
PHY-1002 : len = 162792, over cnt = 227(0%), over = 356, worst = 5
PHY-1002 : len = 166192, over cnt = 46(0%), over = 66, worst = 4
PHY-1002 : len = 167016, over cnt = 1(0%), over = 2, worst = 2
PHY-1002 : len = 167016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.529363s wall, 0.656250s user + 0.046875s system = 0.703125s CPU (132.8%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 27.00, top10 = 23.65, top15 = 21.17.
PHY-1001 : End incremental global routing;  0.656373s wall, 0.781250s user + 0.046875s system = 0.828125s CPU (126.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106487s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.954707s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (117.8%)

OPT-1001 : Current memory(MB): used = 105, reserve = 221, peak = 239.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3259/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 167016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.019531s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.0%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 27.00, top10 = 23.65, top15 = 21.17.
OPT-1001 : End congestion update;  0.123809s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.077977s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (100.2%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.201971s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 107, reserve = 223, peak = 239.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.078638s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3259/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 167016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.021121s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (74.0%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 27.00, top10 = 23.65, top15 = 21.17.
PHY-1001 : End incremental global routing;  0.114634s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.103723s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.4%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3259/3843.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 167016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.020650s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.7%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 27.00, top10 = 23.65, top15 = 21.17.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.085120s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (91.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.137931
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.794529s wall, 2.906250s user + 0.062500s system = 2.968750s CPU (106.2%)

RUN-1003 : finish command "place" in  13.495712s wall, 21.687500s user + 7.015625s system = 28.703125s CPU (212.7%)

RUN-1004 : used memory is 88 MB, reserved memory is 194 MB, peak memory is 239 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 1889 instances
RUN-1001 : 867 mslices, 867 lslices, 132 pads, 10 brams, 4 dsps
RUN-1001 : There are total 3843 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 2475 nets have 2 pins
RUN-1001 : 871 nets have [3 - 5] pins
RUN-1001 : 393 nets have [6 - 10] pins
RUN-1001 : 57 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 19, tpin num: 14840, tnet num: 3841, tinst num: 1887, tnode num: 18257, tedge num: 24798.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.067531s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.5%)

RUN-1004 : used memory is 150 MB, reserved memory is 217 MB, peak memory is 239 MB
PHY-1001 : 867 mslices, 867 lslices, 132 pads, 10 brams, 4 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 3841 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 158984, over cnt = 347(0%), over = 624, worst = 6
PHY-1002 : len = 161480, over cnt = 214(0%), over = 330, worst = 5
PHY-1002 : len = 164296, over cnt = 61(0%), over = 87, worst = 4
PHY-1002 : len = 165472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.479524s wall, 0.625000s user + 0.093750s system = 0.718750s CPU (149.9%)

PHY-1001 : Congestion index: top1 = 32.26, top5 = 26.93, top10 = 23.51, top15 = 20.99.
PHY-1001 : End global routing;  0.573370s wall, 0.718750s user + 0.093750s system = 0.812500s CPU (141.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 173, reserve = 239, peak = 239.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 445, reserve = 512, peak = 445.
PHY-1001 : End build detailed router design. 4.005477s wall, 3.921875s user + 0.078125s system = 4.000000s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 47232, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 5.106002s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 478, reserve = 546, peak = 478.
PHY-1001 : End phase 1; 5.112819s wall, 5.093750s user + 0.000000s system = 5.093750s CPU (99.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Patch 1777 net; 1.673910s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (99.9%)

PHY-1022 : len = 412184, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 481, reserve = 548, peak = 481.
PHY-1001 : End initial routed; 5.782374s wall, 7.687500s user + 0.031250s system = 7.718750s CPU (133.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.239216s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 486, reserve = 554, peak = 486.
PHY-1001 : End phase 2; 7.021659s wall, 8.921875s user + 0.031250s system = 8.953125s CPU (127.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 412184, over cnt = 141(0%), over = 141, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.016702s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 410928, over cnt = 26(0%), over = 26, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.155491s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (110.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 410872, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.051277s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (152.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 410832, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.042616s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (110.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/3264(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.227459s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 26 nets
PHY-1001 : End commit to database; 0.422893s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 506, reserve = 573, peak = 506.
PHY-1001 : End phase 3; 2.087303s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (101.8%)

PHY-1003 : Routed, final wirelength = 410832
PHY-1001 : Current memory(MB): used = 507, reserve = 574, peak = 507.
PHY-1001 : End export database. 0.016124s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.9%)

PHY-1001 : End detail routing;  18.498767s wall, 20.296875s user + 0.156250s system = 20.453125s CPU (110.6%)

RUN-1003 : finish command "route" in  20.320801s wall, 22.234375s user + 0.281250s system = 22.515625s CPU (110.8%)

RUN-1004 : used memory is 454 MB, reserved memory is 520 MB, peak memory is 507 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        77
  #input                   29
  #output                  47
  #inout                    1

Utilization Statistics
#lut                     2856   out of  19600   14.57%
#reg                     1447   out of  19600    7.38%
#le                      3229
  #lut only              1782   out of   3229   55.19%
  #reg only               373   out of   3229   11.55%
  #lut&reg               1074   out of   3229   33.26%
#dsp                        4   out of     29   13.79%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       77   out of    188   40.96%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                         Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                              559
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                           177
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                           41
#4        u_camera_init/divider2[8]                                GCLK               lslice             u_camera_init/add2_syn_56.q1                                   22
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                           22
#6        u_camera_init/divider2[7]                                GCLK               lslice             u_camera_init/add2_syn_56.q0                                   16
#7        u_image_process/wrreq                                    GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_18.f1                      10
#8        u_image_select/mode[3]_syn_26                            GCLK               mslice             u_image_process/u_Median_Gray/u_three_martix/reg6_syn_29.f0    10
#9        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                               7
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                           0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                           0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |3229   |2227    |629     |1447    |10      |4       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |646    |420     |108     |403     |2       |0       |
|    command1                          |command                                    |52     |51      |0       |43      |0       |0       |
|    control1                          |control_interface                          |99     |61      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |8      |8       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |131    |76      |18      |104     |1       |0       |
|      dcfifo_component                |softfifo                                   |131    |76      |18      |104     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |40     |23      |0       |40      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |31     |21      |0       |31      |0       |0       |
|    sdram1                            |sdram                                      |4      |4       |0       |2       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |130    |58      |18      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |58      |18      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |17      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |22      |0       |35      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |9       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |116    |72      |44      |24      |0       |0       |
|  u_camera_init                       |camera_init                                |565    |536     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |171    |156     |0       |45      |0       |0       |
|  u_camera_reader                     |camera_reader                              |91     |53      |17      |56      |0       |0       |
|  u_image_process                     |image_process                              |1734   |1069    |451     |840     |8       |4       |
|    u_Dilation_Detector               |Dilation_Detector                          |170    |112     |45      |78      |2       |0       |
|      u_three_martix_4                |three_martix                               |159    |104     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |171    |106     |45      |86      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |99      |45      |75      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray                     |Median_Gray                                |734    |427     |235     |269     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |303     |190     |118     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |239    |124     |45      |151     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |128    |69      |34      |68      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |372    |206     |92      |191     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |145    |95      |47      |56      |0       |0       |
|      u_three_martix_2                |three_martix                               |227    |111     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |47     |47      |0       |26      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2406  
    #2          2       491   
    #3          3       186   
    #4          4       141   
    #5        5-10      400   
    #6        11-50      73   
    #7       51-100      7    
    #8       101-500     2    
    #9        >500       1    
  Average     2.68            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 1887
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 3843, pip num: 32894
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1929 valid insts, and 98982 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  3.797392s wall, 36.703125s user + 0.343750s system = 37.046875s CPU (975.6%)

RUN-1004 : used memory is 482 MB, reserved memory is 537 MB, peak memory is 648 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_190350.log"
