# VerilogPiplinedCPUSim
Created a 5 stage piplined CPU using verilog that compiles assembly code under the mips format and executes it.
