##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for JoyStickADC_IntClock
		4.3::Critical Path Report for bleUart1_IntClock
		4.4::Critical Path Report for puttyUart1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
		5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
		5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
		5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
		5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
		5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
		5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1                       | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK                     | Frequency: 56.69 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                     | N/A                   | Target: 24.00 MHz  | 
Clock: JoyStickADC_IntClock          | Frequency: 26.38 MHz  | Target: 1.00 MHz   | 
Clock: JoyStickADC_IntClock(routed)  | N/A                   | Target: 1.00 MHz   | 
Clock: bleUart1_IntClock             | Frequency: 46.38 MHz  | Target: 0.31 MHz   | 
Clock: puttyUart1_IntClock           | Frequency: 39.68 MHz  | Target: 0.31 MHz   | 
Clock: timer_clock                   | N/A                   | Target: 0.05 MHz   | 
Clock: timer_clock(fixed-function)   | N/A                   | Target: 0.05 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock          Capture Clock         Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------------  --------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK             CyBUS_CLK             41666.7          33494       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             JoyStickADC_IntClock  41666.7          34660       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             bleUart1_IntClock     41666.7          24028       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK             puttyUart1_IntClock   41666.7          24153       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  CyBUS_CLK             41666.7          33534       N/A              N/A         N/A              N/A         N/A              N/A         
JoyStickADC_IntClock  JoyStickADC_IntClock  1e+006           962097      N/A              N/A         N/A              N/A         N/A              N/A         
bleUart1_IntClock     bleUart1_IntClock     3.25e+006        3228438     N/A              N/A         N/A              N/A         N/A              N/A         
puttyUart1_IntClock   puttyUart1_IntClock   3.25e+006        3224799     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name       Setup to Clk  Clock Name:Phase  
--------------  ------------  ----------------  
MotorEN(0)_PAD  17664         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name     Clock to Out  Clock Name:Phase       
------------  ------------  ---------------------  
Tx_1(0)_PAD   32590         puttyUart1_IntClock:R  
bleTx(0)_PAD  31996         bleUart1_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 56.69 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14168
-------------------------------------   ----- 
End-of-path arrival time (ps)           14168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6102   8587  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  11937  24028  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14168  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for JoyStickADC_IntClock
**************************************************
Clock: JoyStickADC_IntClock
Frequency: 26.38 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 962097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76  15374  34393  962097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for bleUart1_IntClock
***********************************************
Clock: bleUart1_IntClock
Frequency: 46.38 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16202
-------------------------------------   ----- 
End-of-path arrival time (ps)           16202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9278  10528  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  13878  3228438  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2323  16202  3228438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for puttyUart1_IntClock
*************************************************
Clock: puttyUart1_IntClock
Frequency: 39.68 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3224799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19841
-------------------------------------   ----- 
End-of-path arrival time (ps)           19841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell14   8948  10198  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell14   3350  13548  3224799  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    6293  19841  3224799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:Sync:genblk1[0]:INST\/out
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33494  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   3642   4662  33494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. JoyStickADC_IntClock:R)
**********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  34660  RISE       1
Net_62/main_0                             macrocell123   2247   3497  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1


5.3::Critical Path Report for (CyBUS_CLK:R vs. bleUart1_IntClock:R)
*******************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14168
-------------------------------------   ----- 
End-of-path arrival time (ps)           14168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6102   8587  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  11937  24028  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14168  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1


5.4::Critical Path Report for (CyBUS_CLK:R vs. puttyUart1_IntClock:R)
*********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6375   8384  24153  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  11734  24153  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14043  24153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1


5.5::Critical Path Report for (JoyStickADC_IntClock:R vs. CyBUS_CLK:R)
**********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell123   1250   1250  33534  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3373   4623  33534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1


5.6::Critical Path Report for (JoyStickADC_IntClock:R vs. JoyStickADC_IntClock:R)
*********************************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 962097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76  15374  34393  962097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1


5.7::Critical Path Report for (bleUart1_IntClock:R vs. bleUart1_IntClock:R)
***************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16202
-------------------------------------   ----- 
End-of-path arrival time (ps)           16202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9278  10528  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  13878  3228438  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2323  16202  3228438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.8::Critical Path Report for (puttyUart1_IntClock:R vs. puttyUart1_IntClock:R)
*******************************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3224799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19841
-------------------------------------   ----- 
End-of-path arrival time (ps)           19841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell14   8948  10198  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell14   3350  13548  3224799  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    6293  19841  3224799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24028p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14168
-------------------------------------   ----- 
End-of-path arrival time (ps)           14168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
bleRx(0)/fb                                 iocell1         2485   2485  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/main_0         macrocell7      6102   8587  24028  RISE       1
\bleUart1:BUART:rx_postpoll\/q              macrocell7      3350  11937  24028  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2231  14168  24028  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24153p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14043
-------------------------------------   ----- 
End-of-path arrival time (ps)           14043
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell2         2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_postpoll\/main_1         macrocell15     6375   8384  24153  RISE       1
\puttyUart1:BUART:rx_postpoll\/q              macrocell15     3350  11734  24153  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/route_si  datapathcell6   2309  14043  24153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_1/main_0
Capture Clock  : MODIN3_1/clock_0
Path slack     : 29570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24028  RISE       1
MODIN3_1/main_0  macrocell33   6102   8587  29570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : MODIN3_0/main_0
Capture Clock  : MODIN3_0/clock_0
Path slack     : 29570p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8587
-------------------------------------   ---- 
End-of-path arrival time (ps)           8587
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb      iocell1       2485   2485  24028  RISE       1
MODIN3_0/main_0  macrocell34   6102   8587  29570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_2\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 29667p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8490
-------------------------------------   ---- 
End-of-path arrival time (ps)           8490
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_state_2\/main_8  macrocell46   6481   8490  29667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 30436p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24028  RISE       1
\bleUart1:BUART:rx_state_2\/main_0  macrocell30   5236   7721  30436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_last\/main_0
Capture Clock  : \bleUart1:BUART:rx_last\/clock_0
Path slack     : 30436p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7721
-------------------------------------   ---- 
End-of-path arrival time (ps)           7721
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                      iocell1       2485   2485  24028  RISE       1
\bleUart1:BUART:rx_last\/main_0  macrocell36   5236   7721  30436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 30460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                         iocell1       2485   2485  24028  RISE       1
\bleUart1:BUART:rx_state_0\/main_0  macrocell27   5212   7697  30460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : bleRx(0)/fb
Path End       : \bleUart1:BUART:rx_status_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 30460p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#78 vs. bleUart1_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
bleRx(0)/in_clock                                           iocell1             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
bleRx(0)/fb                          iocell1       2485   2485  24028  RISE       1
\bleUart1:BUART:rx_status_3\/main_0  macrocell35   5212   7697  30460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_1\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:pollcount_1\/main_3  macrocell49   5468   7477  30679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:pollcount_0\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 30679p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7477
-------------------------------------   ---- 
End-of-path arrival time (ps)           7477
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:pollcount_0\/main_2  macrocell50   5468   7477  30679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_state_0\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 31521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_state_0\/main_9  macrocell43   4626   6635  31521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_status_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 31521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_status_3\/main_6  macrocell51   4626   6635  31521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \puttyUart1:BUART:rx_last\/main_0
Capture Clock  : \puttyUart1:BUART:rx_last\/clock_0
Path slack     : 31521p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#78 vs. puttyUart1_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6635
-------------------------------------   ---- 
End-of-path arrival time (ps)           6635
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell2             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell2       2009   2009  24153  RISE       1
\puttyUart1:BUART:rx_last\/main_0  macrocell52   4626   6635  31521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:Sync:genblk1[0]:INST\/out
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33494p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4662
-------------------------------------   ---- 
End-of-path arrival time (ps)           4662
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:Sync:genblk1[0]:INST\/clock                    synccell            0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:Sync:genblk1[0]:INST\/out         synccell       1020   1020  33494  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_1  macrocell124   3642   4662  33494  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 33534p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4623
-------------------------------------   ---- 
End-of-path arrival time (ps)           4623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
Net_62/q                                       macrocell123   1250   1250  33534  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_2  macrocell124   3373   4623  33534  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : Net_62/main_0
Capture Clock  : Net_62/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  34660  RISE       1
Net_62/main_0                             macrocell123   2247   3497  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 34660p

Capture Clock Arrival Time                                         0
+ Clock path delay                                                 0
+ Cycle adjust (CyBUS_CLK:R#24 vs. JoyStickADC_IntClock:R#2)   41667
- Setup time                                                   -3510
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q  macrocell124   1250   1250  34660  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/main_0     macrocell125   2247   3497  34660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q
Path End       : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0
Path slack     : 34672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/q       macrocell124   1250   1250  34672  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/main_0  macrocell124   2235   3485  34672  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:bus_clk_nrq_reg\/clock_0              macrocell124        0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 962097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_0       macrocell76  15374  34393  962097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 962097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_0       macrocell102  15374  34393  962097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 962097p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       34393
-------------------------------------   ----- 
End-of-path arrival time (ps)           34393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_0       macrocell107  15374  34393  962097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 963009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_0        macrocell61  14462  33481  963009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 963009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_0       macrocell72  14462  33481  963009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 963009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33481
-------------------------------------   ----- 
End-of-path arrival time (ps)           33481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_0       macrocell104  14462  33481  963009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 963025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33465
-------------------------------------   ----- 
End-of-path arrival time (ps)           33465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_0        macrocell67  14446  33465  963025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 963025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33465
-------------------------------------   ----- 
End-of-path arrival time (ps)           33465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_0       macrocell70  14446  33465  963025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 963025p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       33465
-------------------------------------   ----- 
End-of-path arrival time (ps)           33465
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_0       macrocell119  14446  33465  963025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 963686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32804
-------------------------------------   ----- 
End-of-path arrival time (ps)           32804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_0       macrocell80  13785  32804  963686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 963686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32804
-------------------------------------   ----- 
End-of-path arrival time (ps)           32804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_0       macrocell84  13785  32804  963686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 963686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32804
-------------------------------------   ----- 
End-of-path arrival time (ps)           32804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_0       macrocell89  13785  32804  963686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 963686p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       32804
-------------------------------------   ----- 
End-of-path arrival time (ps)           32804
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_0       macrocell114  13785  32804  963686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 965279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_0       macrocell78  12192  31211  965279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 965279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_0       macrocell79  12192  31211  965279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 965279p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31211
-------------------------------------   ----- 
End-of-path arrival time (ps)           31211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_0       macrocell85  12192  31211  965279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 965292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31198
-------------------------------------   ----- 
End-of-path arrival time (ps)           31198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_0        macrocell65  12180  31198  965292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 965292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31198
-------------------------------------   ----- 
End-of-path arrival time (ps)           31198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_0       macrocell82  12180  31198  965292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 965292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31198
-------------------------------------   ----- 
End-of-path arrival time (ps)           31198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_0       macrocell92  12180  31198  965292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 965292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       31198
-------------------------------------   ----- 
End-of-path arrival time (ps)           31198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_0       macrocell96  12180  31198  965292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 965601p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30889
-------------------------------------   ----- 
End-of-path arrival time (ps)           30889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_0       macrocell113  11870  30889  965601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 965860p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30630
-------------------------------------   ----- 
End-of-path arrival time (ps)           30630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_0       macrocell75  11612  30630  965860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 965860p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30630
-------------------------------------   ----- 
End-of-path arrival time (ps)           30630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_0       macrocell87  11612  30630  965860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 965980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30510
-------------------------------------   ----- 
End-of-path arrival time (ps)           30510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_0        macrocell64  11491  30510  965980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 965980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30510
-------------------------------------   ----- 
End-of-path arrival time (ps)           30510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_0       macrocell105  11491  30510  965980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 965980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30510
-------------------------------------   ----- 
End-of-path arrival time (ps)           30510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_0       macrocell106  11491  30510  965980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 966417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30073
-------------------------------------   ----- 
End-of-path arrival time (ps)           30073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_0       macrocell73  11055  30073  966417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 966417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30073
-------------------------------------   ----- 
End-of-path arrival time (ps)           30073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_0       macrocell99  11055  30073  966417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 966417p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       30073
-------------------------------------   ----- 
End-of-path arrival time (ps)           30073
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_0       macrocell117  11055  30073  966417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 967043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29447
-------------------------------------   ----- 
End-of-path arrival time (ps)           29447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_0       macrocell91  10429  29447  967043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 967043p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29447
-------------------------------------   ----- 
End-of-path arrival time (ps)           29447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_0       macrocell95  10429  29447  967043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 967056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29434
-------------------------------------   ----- 
End-of-path arrival time (ps)           29434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_0       macrocell103  10416  29434  967056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 967056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29434
-------------------------------------   ----- 
End-of-path arrival time (ps)           29434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_0       macrocell109  10416  29434  967056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 967056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29434
-------------------------------------   ----- 
End-of-path arrival time (ps)           29434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_0       macrocell111  10416  29434  967056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 967056p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29434
-------------------------------------   ----- 
End-of-path arrival time (ps)           29434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_0       macrocell122  10416  29434  967056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 967171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29319
-------------------------------------   ----- 
End-of-path arrival time (ps)           29319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_0       macrocell77  10301  29319  967171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 967171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29319
-------------------------------------   ----- 
End-of-path arrival time (ps)           29319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_0       macrocell81  10301  29319  967171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 967171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29319
-------------------------------------   ----- 
End-of-path arrival time (ps)           29319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_0       macrocell98  10301  29319  967171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 967171p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29319
-------------------------------------   ----- 
End-of-path arrival time (ps)           29319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_0       macrocell112  10301  29319  967171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 967334p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29156
-------------------------------------   ----- 
End-of-path arrival time (ps)           29156
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_0       macrocell100  10137  29156  967334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 967338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29152
-------------------------------------   ----- 
End-of-path arrival time (ps)           29152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_0       macrocell83  10133  29152  967338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 967338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29152
-------------------------------------   ----- 
End-of-path arrival time (ps)           29152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_0       macrocell115  10133  29152  967338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 967338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29152
-------------------------------------   ----- 
End-of-path arrival time (ps)           29152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_0       macrocell118  10133  29152  967338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 967355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29135
-------------------------------------   ----- 
End-of-path arrival time (ps)           29135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_0        macrocell63  10116  29135  967355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 967355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       29135
-------------------------------------   ----- 
End-of-path arrival time (ps)           29135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_0       macrocell116  10116  29135  967355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 967727p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28763
-------------------------------------   ----- 
End-of-path arrival time (ps)           28763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_0       macrocell90   9744  28763  967727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 967727p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28763
-------------------------------------   ----- 
End-of-path arrival time (ps)           28763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_0       macrocell120   9744  28763  967727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 968182p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28308
-------------------------------------   ----- 
End-of-path arrival time (ps)           28308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_0       macrocell108   9290  28308  968182  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 968303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28187
-------------------------------------   ----- 
End-of-path arrival time (ps)           28187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_0        macrocell62   9168  28187  968303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 968303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28187
-------------------------------------   ----- 
End-of-path arrival time (ps)           28187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_0       macrocell93   9168  28187  968303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 968303p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28187
-------------------------------------   ----- 
End-of-path arrival time (ps)           28187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_0       macrocell121   9168  28187  968303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 968315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28175
-------------------------------------   ----- 
End-of-path arrival time (ps)           28175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_0       macrocell69   9156  28175  968315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 968315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28175
-------------------------------------   ----- 
End-of-path arrival time (ps)           28175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_0       macrocell74   9156  28175  968315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 968315p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       28175
-------------------------------------   ----- 
End-of-path arrival time (ps)           28175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_0       macrocell110   9156  28175  968315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 970692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25798
-------------------------------------   ----- 
End-of-path arrival time (ps)           25798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_0        macrocell68   6779  25798  970692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 970692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25798
-------------------------------------   ----- 
End-of-path arrival time (ps)           25798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_0       macrocell88   6779  25798  970692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 970692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25798
-------------------------------------   ----- 
End-of-path arrival time (ps)           25798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_0       macrocell94   6779  25798  970692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 970692p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25798
-------------------------------------   ----- 
End-of-path arrival time (ps)           25798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_0       macrocell97   6779  25798  970692  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_0        macrocell66   4196  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_0       macrocell86   4196  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name    delay     AT   slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1     8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1     3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18    2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18    3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_0       macrocell101   4196  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_0        macrocell59   4195  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_0        macrocell60   4195  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 973276p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23214
-------------------------------------   ----- 
End-of-path arrival time (ps)           23214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                               model name   delay     AT   slack  edge  Fanout
-----------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q              macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/main_4  macrocell1    8760  10010  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active_split\/q       macrocell1    3350  13360  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/main_8        macrocell18   2309  15669  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_is_active\/q             macrocell18   3350  19019  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_0       macrocell71   4195  23214  973276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 976598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19892
-------------------------------------   ----- 
End-of-path arrival time (ps)           19892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_5  macrocell67  18642  19892  976598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 976598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19892
-------------------------------------   ----- 
End-of-path arrival time (ps)           19892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_5  macrocell70  18642  19892  976598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 976598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19892
-------------------------------------   ----- 
End-of-path arrival time (ps)           19892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_5  macrocell119  18642  19892  976598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 977125p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_5  macrocell61  18115  19365  977125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 977125p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_5  macrocell72  18115  19365  977125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 977125p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19365
-------------------------------------   ----- 
End-of-path arrival time (ps)           19365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_5  macrocell104  18115  19365  977125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18065
-------------------------------------   ----- 
End-of-path arrival time (ps)           18065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_5  macrocell80  16815  18065  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18065
-------------------------------------   ----- 
End-of-path arrival time (ps)           18065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_5  macrocell84  16815  18065  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18065
-------------------------------------   ----- 
End-of-path arrival time (ps)           18065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_5  macrocell89  16815  18065  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 978425p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18065
-------------------------------------   ----- 
End-of-path arrival time (ps)           18065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_5  macrocell114  16815  18065  978425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 979037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17453
-------------------------------------   ----- 
End-of-path arrival time (ps)           17453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_5  macrocell69  16203  17453  979037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 979037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17453
-------------------------------------   ----- 
End-of-path arrival time (ps)           17453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_5  macrocell74  16203  17453  979037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 979037p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17453
-------------------------------------   ----- 
End-of-path arrival time (ps)           17453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_5  macrocell110  16203  17453  979037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 979065p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17425
-------------------------------------   ----- 
End-of-path arrival time (ps)           17425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_5  macrocell62  16175  17425  979065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 979065p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17425
-------------------------------------   ----- 
End-of-path arrival time (ps)           17425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_5  macrocell93  16175  17425  979065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 979065p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17425
-------------------------------------   ----- 
End-of-path arrival time (ps)           17425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_5  macrocell121  16175  17425  979065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 980118p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_5  macrocell75  15122  16372  980118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 980118p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16372
-------------------------------------   ----- 
End-of-path arrival time (ps)           16372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_5  macrocell87  15122  16372  980118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 980142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16348
-------------------------------------   ----- 
End-of-path arrival time (ps)           16348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_5  macrocell73  15098  16348  980142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 980142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16348
-------------------------------------   ----- 
End-of-path arrival time (ps)           16348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_5  macrocell99  15098  16348  980142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 980142p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16348
-------------------------------------   ----- 
End-of-path arrival time (ps)           16348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_5  macrocell117  15098  16348  980142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 980373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_3  macrocell80  14867  16117  980373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 980373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_3  macrocell84  14867  16117  980373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 980373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_3  macrocell89  14867  16117  980373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 980373p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16117
-------------------------------------   ----- 
End-of-path arrival time (ps)           16117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_3  macrocell114  14867  16117  980373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 980913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15577
-------------------------------------   ----- 
End-of-path arrival time (ps)           15577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_3  macrocell67  14327  15577  980913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 980913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15577
-------------------------------------   ----- 
End-of-path arrival time (ps)           15577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_3  macrocell70  14327  15577  980913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 980913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15577
-------------------------------------   ----- 
End-of-path arrival time (ps)           15577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_3  macrocell119  14327  15577  980913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 980985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_5  macrocell83  14255  15505  980985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 980985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_5  macrocell115  14255  15505  980985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 980985p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_5  macrocell118  14255  15505  980985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 981310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15180
-------------------------------------   ----- 
End-of-path arrival time (ps)           15180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_3  macrocell61  13930  15180  981310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 981310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15180
-------------------------------------   ----- 
End-of-path arrival time (ps)           15180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_3  macrocell72  13930  15180  981310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 981310p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15180
-------------------------------------   ----- 
End-of-path arrival time (ps)           15180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_3  macrocell104  13930  15180  981310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 981762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14728
-------------------------------------   ----- 
End-of-path arrival time (ps)           14728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_2  macrocell73  13478  14728  981762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 981762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14728
-------------------------------------   ----- 
End-of-path arrival time (ps)           14728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_2  macrocell99  13478  14728  981762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 981762p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14728
-------------------------------------   ----- 
End-of-path arrival time (ps)           14728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_2  macrocell117  13478  14728  981762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 981796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14694
-------------------------------------   ----- 
End-of-path arrival time (ps)           14694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_5  macrocell76  13444  14694  981796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 981796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14694
-------------------------------------   ----- 
End-of-path arrival time (ps)           14694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_5  macrocell102  13444  14694  981796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 981796p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14694
-------------------------------------   ----- 
End-of-path arrival time (ps)           14694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_5  macrocell107  13444  14694  981796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 981826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_3  macrocell75  13414  14664  981826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 981826p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14664
-------------------------------------   ----- 
End-of-path arrival time (ps)           14664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_3  macrocell87  13414  14664  981826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 981887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_5  macrocell65  13353  14603  981887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 981887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_5  macrocell82  13353  14603  981887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 981887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_5  macrocell92  13353  14603  981887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 981887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14603
-------------------------------------   ----- 
End-of-path arrival time (ps)           14603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_5  macrocell96  13353  14603  981887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_5  macrocell78  13350  14600  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_5  macrocell79  13350  14600  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 981890p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14600
-------------------------------------   ----- 
End-of-path arrival time (ps)           14600
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_5  macrocell85  13350  14600  981890  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14198
-------------------------------------   ----- 
End-of-path arrival time (ps)           14198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_4  macrocell61  12948  14198  982292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14198
-------------------------------------   ----- 
End-of-path arrival time (ps)           14198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_4  macrocell72  12948  14198  982292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982292p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14198
-------------------------------------   ----- 
End-of-path arrival time (ps)           14198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_4  macrocell104  12948  14198  982292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 982343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14147
-------------------------------------   ----- 
End-of-path arrival time (ps)           14147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_2  macrocell75  12897  14147  982343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 982343p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14147
-------------------------------------   ----- 
End-of-path arrival time (ps)           14147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_2  macrocell87  12897  14147  982343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 982395p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_3  macrocell73  12845  14095  982395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 982395p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_3  macrocell99  12845  14095  982395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 982395p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14095
-------------------------------------   ----- 
End-of-path arrival time (ps)           14095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_3  macrocell117  12845  14095  982395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 982450p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14040
-------------------------------------   ----- 
End-of-path arrival time (ps)           14040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_5  macrocell113  12790  14040  982450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 982590p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_2  macrocell67  12650  13900  982590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 982590p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_2  macrocell70  12650  13900  982590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 982590p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13900
-------------------------------------   ----- 
End-of-path arrival time (ps)           13900
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_2  macrocell119  12650  13900  982590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 982591p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_2  macrocell80  12649  13899  982591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 982591p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_2  macrocell84  12649  13899  982591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 982591p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_2  macrocell89  12649  13899  982591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 982591p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13899
-------------------------------------   ----- 
End-of-path arrival time (ps)           13899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_2  macrocell114  12649  13899  982591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 982611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_2  macrocell61  12629  13879  982611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 982611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_2  macrocell72  12629  13879  982611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 982611p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13879
-------------------------------------   ----- 
End-of-path arrival time (ps)           13879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_2  macrocell104  12629  13879  982611  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_2  macrocell76  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_2  macrocell102  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982707p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13783
-------------------------------------   ----- 
End-of-path arrival time (ps)           13783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_2  macrocell107  12533  13783  982707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 982850p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_4  macrocell67  12390  13640  982850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 982850p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_4  macrocell70  12390  13640  982850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 982850p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13640
-------------------------------------   ----- 
End-of-path arrival time (ps)           13640
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_4  macrocell119  12390  13640  982850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 982866p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_3  macrocell76  12374  13624  982866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 982866p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_3  macrocell102  12374  13624  982866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 982866p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13624
-------------------------------------   ----- 
End-of-path arrival time (ps)           13624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_3  macrocell107  12374  13624  982866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 983186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_6  macrocell73  12054  13304  983186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 983186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_6  macrocell99  12054  13304  983186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 983186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13304
-------------------------------------   ----- 
End-of-path arrival time (ps)           13304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_6  macrocell117  12054  13304  983186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_5  macrocell64  12027  13277  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_5  macrocell105  12027  13277  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983213p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13277
-------------------------------------   ----- 
End-of-path arrival time (ps)           13277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_5  macrocell106  12027  13277  983213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_4  macrocell80  12015  13265  983225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_4  macrocell84  12015  13265  983225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_4  macrocell89  12015  13265  983225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983225p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13265
-------------------------------------   ----- 
End-of-path arrival time (ps)           13265
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_4  macrocell114  12015  13265  983225  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 983295p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_1  macrocell69  11945  13195  983295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 983295p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_1  macrocell74  11945  13195  983295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 983295p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13195
-------------------------------------   ----- 
End-of-path arrival time (ps)           13195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_1  macrocell110  11945  13195  983295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 983543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_6  macrocell80  11697  12947  983543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 983543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_6  macrocell84  11697  12947  983543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 983543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_6  macrocell89  11697  12947  983543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 983543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12947
-------------------------------------   ----- 
End-of-path arrival time (ps)           12947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_6  macrocell114  11697  12947  983543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 983625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_2  macrocell78  11615  12865  983625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 983625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_2  macrocell79  11615  12865  983625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 983625p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_2  macrocell85  11615  12865  983625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 983741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12749
-------------------------------------   ----- 
End-of-path arrival time (ps)           12749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_6  macrocell75  11499  12749  983741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 983741p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12749
-------------------------------------   ----- 
End-of-path arrival time (ps)           12749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_6  macrocell87  11499  12749  983741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 983766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_1  macrocell61  11474  12724  983766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 983766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_1  macrocell72  11474  12724  983766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 983766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12724
-------------------------------------   ----- 
End-of-path arrival time (ps)           12724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_1  macrocell104  11474  12724  983766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 983773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_1  macrocell67  11467  12717  983773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 983773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_1  macrocell70  11467  12717  983773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 983773p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12717
-------------------------------------   ----- 
End-of-path arrival time (ps)           12717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_1  macrocell119  11467  12717  983773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 983779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12711
-------------------------------------   ----- 
End-of-path arrival time (ps)           12711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_3  macrocell64  11461  12711  983779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 983779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12711
-------------------------------------   ----- 
End-of-path arrival time (ps)           12711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_3  macrocell105  11461  12711  983779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 983779p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12711
-------------------------------------   ----- 
End-of-path arrival time (ps)           12711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_3  macrocell106  11461  12711  983779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 983868p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_1  macrocell62  11372  12622  983868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 983868p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_1  macrocell93  11372  12622  983868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 983868p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12622
-------------------------------------   ----- 
End-of-path arrival time (ps)           12622
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_1  macrocell121  11372  12622  983868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 983930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_3  macrocell91  11310  12560  983930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 983930p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12560
-------------------------------------   ----- 
End-of-path arrival time (ps)           12560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_3  macrocell95  11310  12560  983930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 983954p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_3  macrocell103  11286  12536  983954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 983954p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_3  macrocell109  11286  12536  983954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 983954p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_3  macrocell111  11286  12536  983954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 983954p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12536
-------------------------------------   ----- 
End-of-path arrival time (ps)           12536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_3  macrocell122  11286  12536  983954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0
Path slack     : 984088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12402
-------------------------------------   ----- 
End-of-path arrival time (ps)           12402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/main_6  macrocell67  11152  12402  984088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_8\/clock_0           macrocell67         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0
Path slack     : 984088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12402
-------------------------------------   ----- 
End-of-path arrival time (ps)           12402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/main_6  macrocell70  11152  12402  984088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_11\/clock_0          macrocell70         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0
Path slack     : 984088p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12402
-------------------------------------   ----- 
End-of-path arrival time (ps)           12402
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/main_6  macrocell119  11152  12402  984088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_60\/clock_0          macrocell119        0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12289
-------------------------------------   ----- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_2  macrocell62  11039  12289  984201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12289
-------------------------------------   ----- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_2  macrocell93  11039  12289  984201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12289
-------------------------------------   ----- 
End-of-path arrival time (ps)           12289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_2  macrocell121  11039  12289  984201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984205p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_2  macrocell69  11035  12285  984205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984205p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_2  macrocell74  11035  12285  984205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984205p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12285
-------------------------------------   ----- 
End-of-path arrival time (ps)           12285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_2  macrocell110  11035  12285  984205  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 984222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_4  macrocell73  11018  12268  984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 984222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_4  macrocell99  11018  12268  984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 984222p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12268
-------------------------------------   ----- 
End-of-path arrival time (ps)           12268
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_4  macrocell117  11018  12268  984222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 984231p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12259
-------------------------------------   ----- 
End-of-path arrival time (ps)           12259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_4  macrocell75  11009  12259  984231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 984231p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12259
-------------------------------------   ----- 
End-of-path arrival time (ps)           12259
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_4  macrocell87  11009  12259  984231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_3  macrocell62  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_3  macrocell93  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 984284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12206
-------------------------------------   ----- 
End-of-path arrival time (ps)           12206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_3  macrocell121  10956  12206  984284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 984294p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12196
-------------------------------------   ----- 
End-of-path arrival time (ps)           12196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_3  macrocell69  10946  12196  984294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 984294p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12196
-------------------------------------   ----- 
End-of-path arrival time (ps)           12196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_3  macrocell74  10946  12196  984294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 984294p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12196
-------------------------------------   ----- 
End-of-path arrival time (ps)           12196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_3  macrocell110  10946  12196  984294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0
Path slack     : 984430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/main_1  macrocell80  10810  12060  984430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_21\/clock_0          macrocell80         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0
Path slack     : 984430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/main_1  macrocell84  10810  12060  984430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_25\/clock_0          macrocell84         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0
Path slack     : 984430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/main_1  macrocell89  10810  12060  984430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_30\/clock_0          macrocell89         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0
Path slack     : 984430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12060
-------------------------------------   ----- 
End-of-path arrival time (ps)           12060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/main_1  macrocell114  10810  12060  984430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_55\/clock_0          macrocell114        0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0
Path slack     : 984510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/main_6  macrocell61  10730  11980  984510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_2\/clock_0           macrocell61         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0
Path slack     : 984510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/main_6  macrocell72  10730  11980  984510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_13\/clock_0          macrocell72         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0
Path slack     : 984510p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11980
-------------------------------------   ----- 
End-of-path arrival time (ps)           11980
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/main_6  macrocell104  10730  11980  984510  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_45\/clock_0          macrocell104        0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 984583p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11907
-------------------------------------   ----- 
End-of-path arrival time (ps)           11907
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_2  macrocell113  10657  11907  984583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 984631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11859
-------------------------------------   ----- 
End-of-path arrival time (ps)           11859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_3  macrocell90  10609  11859  984631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 984631p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11859
-------------------------------------   ----- 
End-of-path arrival time (ps)           11859
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_3  macrocell120  10609  11859  984631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 984747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11743
-------------------------------------   ----- 
End-of-path arrival time (ps)           11743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_3  macrocell65  10493  11743  984747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 984747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11743
-------------------------------------   ----- 
End-of-path arrival time (ps)           11743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_3  macrocell82  10493  11743  984747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 984747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11743
-------------------------------------   ----- 
End-of-path arrival time (ps)           11743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_3  macrocell92  10493  11743  984747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 984747p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11743
-------------------------------------   ----- 
End-of-path arrival time (ps)           11743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_3  macrocell96  10493  11743  984747  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 984781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_4  macrocell76  10459  11709  984781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 984781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_4  macrocell102  10459  11709  984781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 984781p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11709
-------------------------------------   ----- 
End-of-path arrival time (ps)           11709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_4  macrocell107  10459  11709  984781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_4  macrocell77  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_4  macrocell81  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_4  macrocell98  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 984980p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11510
-------------------------------------   ----- 
End-of-path arrival time (ps)           11510
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_4  macrocell112  10260  11510  984980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 984995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_4  macrocell103  10245  11495  984995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 984995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_4  macrocell109  10245  11495  984995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 984995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_4  macrocell111  10245  11495  984995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 984995p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11495
-------------------------------------   ----- 
End-of-path arrival time (ps)           11495
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_4  macrocell122  10245  11495  984995  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11485
-------------------------------------   ----- 
End-of-path arrival time (ps)           11485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_4  macrocell90  10235  11485  985005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985005p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11485
-------------------------------------   ----- 
End-of-path arrival time (ps)           11485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_4  macrocell120  10235  11485  985005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 985109p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11381
-------------------------------------   ----- 
End-of-path arrival time (ps)           11381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_3  macrocell113  10131  11381  985109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 985114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_3  macrocell78  10126  11376  985114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 985114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_3  macrocell79  10126  11376  985114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 985114p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11376
-------------------------------------   ----- 
End-of-path arrival time (ps)           11376
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_3  macrocell85  10126  11376  985114  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_3  macrocell77  10077  11327  985163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_3  macrocell81  10077  11327  985163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_3  macrocell98  10077  11327  985163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985163p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11327
-------------------------------------   ----- 
End-of-path arrival time (ps)           11327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_3  macrocell112  10077  11327  985163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/enable
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 985260p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -4060
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            995940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10680
-------------------------------------   ----- 
End-of-path arrival time (ps)           10680
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1      controlcell1   1210   1210  985260  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/main_1      macrocell19    3815   5025  985260  RISE       1
\JoyStickADC:bSAR_SEQ:cnt_enable\/q           macrocell19    3350   8375  985260  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/enable  count7cell     2306  10680  985260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 985273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11217
-------------------------------------   ----- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_5  macrocell63   9967  11217  985273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 985273p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11217
-------------------------------------   ----- 
End-of-path arrival time (ps)           11217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_5  macrocell116   9967  11217  985273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_6  macrocell62   9956  11206  985284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_6  macrocell93   9956  11206  985284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985284p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11206
-------------------------------------   ----- 
End-of-path arrival time (ps)           11206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_6  macrocell121   9956  11206  985284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_6  macrocell69   9951  11201  985289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_6  macrocell74   9951  11201  985289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985289p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11201
-------------------------------------   ----- 
End-of-path arrival time (ps)           11201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_6  macrocell110   9951  11201  985289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/main_4  macrocell62   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_3\/clock_0           macrocell62         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/main_4  macrocell93   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_34\/clock_0          macrocell93         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0
Path slack     : 985319p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11171
-------------------------------------   ----- 
End-of-path arrival time (ps)           11171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/main_4  macrocell121   9921  11171  985319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_62\/clock_0          macrocell121        0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0
Path slack     : 985338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/main_4  macrocell69   9902  11152  985338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_10\/clock_0          macrocell69         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0
Path slack     : 985338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/main_4  macrocell74   9902  11152  985338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_15\/clock_0          macrocell74         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0
Path slack     : 985338p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11152
-------------------------------------   ----- 
End-of-path arrival time (ps)           11152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/main_4  macrocell110   9902  11152  985338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_51\/clock_0          macrocell110        0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 985367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_3  macrocell66   9873  11123  985367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 985367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_3  macrocell86   9873  11123  985367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 985367p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11123
-------------------------------------   ----- 
End-of-path arrival time (ps)           11123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_3  macrocell101   9873  11123  985367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 985475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_6  macrocell91   9765  11015  985475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 985475p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11015
-------------------------------------   ----- 
End-of-path arrival time (ps)           11015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_6  macrocell95   9765  11015  985475  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 985479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11011
-------------------------------------   ----- 
End-of-path arrival time (ps)           11011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_6  macrocell77   9761  11011  985479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 985479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11011
-------------------------------------   ----- 
End-of-path arrival time (ps)           11011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_6  macrocell81   9761  11011  985479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 985479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11011
-------------------------------------   ----- 
End-of-path arrival time (ps)           11011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_6  macrocell98   9761  11011  985479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 985479p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11011
-------------------------------------   ----- 
End-of-path arrival time (ps)           11011
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_6  macrocell112   9761  11011  985479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 985494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_6  macrocell103   9746  10996  985494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 985494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_6  macrocell109   9746  10996  985494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 985494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_6  macrocell111   9746  10996  985494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 985494p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10996
-------------------------------------   ----- 
End-of-path arrival time (ps)           10996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_6  macrocell122   9746  10996  985494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 985495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_6  macrocell90   9745  10995  985495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 985495p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10995
-------------------------------------   ----- 
End-of-path arrival time (ps)           10995
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_6  macrocell120   9745  10995  985495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0
Path slack     : 985598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/main_1  macrocell73   9642  10892  985598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_14\/clock_0          macrocell73         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0
Path slack     : 985598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/main_1  macrocell99   9642  10892  985598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_40\/clock_0          macrocell99         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0
Path slack     : 985598p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10892
-------------------------------------   ----- 
End-of-path arrival time (ps)           10892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/main_1  macrocell117   9642  10892  985598  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_58\/clock_0          macrocell117        0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0
Path slack     : 985607p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/main_1  macrocell75   9633  10883  985607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_16\/clock_0          macrocell75         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0
Path slack     : 985607p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10883
-------------------------------------   ----- 
End-of-path arrival time (ps)           10883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/main_1  macrocell87   9633  10883  985607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_28\/clock_0          macrocell87         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 985847p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10643
-------------------------------------   ----- 
End-of-path arrival time (ps)           10643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_5  macrocell108   9393  10643  985847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 985913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_3  macrocell59   9327  10577  985913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 985913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_3  macrocell60   9327  10577  985913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 985913p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10577
-------------------------------------   ----- 
End-of-path arrival time (ps)           10577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_3  macrocell71   9327  10577  985913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986079p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10411
-------------------------------------   ----- 
End-of-path arrival time (ps)           10411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_4  macrocell59   9161  10411  986079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986079p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10411
-------------------------------------   ----- 
End-of-path arrival time (ps)           10411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_4  macrocell60   9161  10411  986079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986079p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10411
-------------------------------------   ----- 
End-of-path arrival time (ps)           10411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_4  macrocell71   9161  10411  986079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986186p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10304
-------------------------------------   ----- 
End-of-path arrival time (ps)           10304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_2  macrocell100   9054  10304  986186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986201p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10289
-------------------------------------   ----- 
End-of-path arrival time (ps)           10289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_3  macrocell100   9039  10289  986201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 986212p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_3  macrocell63   9028  10278  986212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 986212p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10278
-------------------------------------   ----- 
End-of-path arrival time (ps)           10278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_3  macrocell116   9028  10278  986212  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 986293p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10197
-------------------------------------   ----- 
End-of-path arrival time (ps)           10197
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_5  macrocell100   8947  10197  986293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 986411p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_4  macrocell91   8829  10079  986411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 986411p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10079
-------------------------------------   ----- 
End-of-path arrival time (ps)           10079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_4  macrocell95   8829  10079  986411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_2  macrocell65   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_2  macrocell82   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_2  macrocell92   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 986538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9952
-------------------------------------   ---- 
End-of-path arrival time (ps)           9952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_2  macrocell96   8702   9952  986538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 986543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_2  macrocell64   8697   9947  986543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 986543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_2  macrocell105   8697   9947  986543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 986543p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9947
-------------------------------------   ---- 
End-of-path arrival time (ps)           9947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_2  macrocell106   8697   9947  986543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 986813p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_6  macrocell78   8427   9677  986813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 986813p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_6  macrocell79   8427   9677  986813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 986813p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_6  macrocell85   8427   9677  986813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 986883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_6  macrocell59   8357   9607  986883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 986883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_6  macrocell60   8357   9607  986883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 986883p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9607
-------------------------------------   ---- 
End-of-path arrival time (ps)           9607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_6  macrocell71   8357   9607  986883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_6  macrocell68   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_6  macrocell88   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_6  macrocell94   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_6  macrocell97   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q        macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_3  macrocell68   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_3  macrocell88   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_3  macrocell94   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 325 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 986887p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9603
-------------------------------------   ---- 
End-of-path arrival time (ps)           9603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_3  macrocell97   8353   9603  986887  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 326 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 986902p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_6  macrocell66   8338   9588  986902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 327 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 986902p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_6  macrocell86   8338   9588  986902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 328 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 986902p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9588
-------------------------------------   ---- 
End-of-path arrival time (ps)           9588
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_6  macrocell101   8338   9588  986902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 329 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 986955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_1  macrocell76   8285   9535  986955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 330 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 986955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_1  macrocell102   8285   9535  986955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 331 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 986955p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9535
-------------------------------------   ---- 
End-of-path arrival time (ps)           9535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_1  macrocell107   8285   9535  986955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 332 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_4  macrocell64   8188   9438  987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 333 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_4  macrocell105   8188   9438  987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 334 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987052p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9438
-------------------------------------   ---- 
End-of-path arrival time (ps)           9438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_4  macrocell106   8188   9438  987052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 335 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0
Path slack     : 987258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/main_6  macrocell76   7982   9232  987258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_17\/clock_0          macrocell76         0      0  RISE       1



++++ Path 336 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0
Path slack     : 987258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/main_6  macrocell102   7982   9232  987258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_43\/clock_0          macrocell102        0      0  RISE       1



++++ Path 337 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0
Path slack     : 987258p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9232
-------------------------------------   ---- 
End-of-path arrival time (ps)           9232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/main_6  macrocell107   7982   9232  987258  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_48\/clock_0          macrocell107        0      0  RISE       1



++++ Path 338 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_4  macrocell68   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 339 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_4  macrocell88   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 340 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_4  macrocell94   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 341 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987323p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9167
-------------------------------------   ---- 
End-of-path arrival time (ps)           9167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_4  macrocell97   7917   9167  987323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 342 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 987352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_1  macrocell77   7888   9138  987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 343 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 987352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_1  macrocell81   7888   9138  987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 344 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 987352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_1  macrocell98   7888   9138  987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 345 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 987352p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9138
-------------------------------------   ---- 
End-of-path arrival time (ps)           9138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_1  macrocell112   7888   9138  987352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 346 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 987355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_1  macrocell91   7885   9135  987355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 347 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 987355p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9135
-------------------------------------   ---- 
End-of-path arrival time (ps)           9135
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_1  macrocell95   7885   9135  987355  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 348 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_4  macrocell66   7877   9127  987363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 349 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_4  macrocell86   7877   9127  987363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 350 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987363p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9127
-------------------------------------   ---- 
End-of-path arrival time (ps)           9127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_4  macrocell101   7877   9127  987363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 351 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 987380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_1  macrocell103   7860   9110  987380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 352 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 987380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_1  macrocell109   7860   9110  987380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 353 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 987380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_1  macrocell111   7860   9110  987380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 354 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 987380p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9110
-------------------------------------   ---- 
End-of-path arrival time (ps)           9110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_1  macrocell122   7860   9110  987380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 355 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 987383p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_1  macrocell90   7857   9107  987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 356 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 987383p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9107
-------------------------------------   ---- 
End-of-path arrival time (ps)           9107
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_1  macrocell120   7857   9107  987383  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 357 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 987386p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_6  macrocell64   7854   9104  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 358 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 987386p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_6  macrocell105   7854   9104  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 359 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 987386p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9104
-------------------------------------   ---- 
End-of-path arrival time (ps)           9104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_6  macrocell106   7854   9104  987386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 360 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_5  macrocell68   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 361 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_5  macrocell88   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 362 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_5  macrocell94   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 363 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_5  macrocell97   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 364 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_5  macrocell59   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 365 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_5  macrocell60   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 366 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 987443p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9047
-------------------------------------   ---- 
End-of-path arrival time (ps)           9047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_5  macrocell71   7797   9047  987443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 367 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q        macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_5  macrocell66   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 368 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_5  macrocell86   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 987466p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9024
-------------------------------------   ---- 
End-of-path arrival time (ps)           9024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_5  macrocell101   7774   9024  987466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 370 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 987522p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8968
-------------------------------------   ---- 
End-of-path arrival time (ps)           8968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_1  macrocell113   7718   8968  987522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 371 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8952
-------------------------------------   ---- 
End-of-path arrival time (ps)           8952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_6  macrocell63   7702   8952  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 372 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987538p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8952
-------------------------------------   ---- 
End-of-path arrival time (ps)           8952
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_6  macrocell116   7702   8952  987538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 373 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 987568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_1  macrocell65   7672   8922  987568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 374 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 987568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_1  macrocell82   7672   8922  987568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 375 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 987568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_1  macrocell92   7672   8922  987568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 376 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 987568p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8922
-------------------------------------   ---- 
End-of-path arrival time (ps)           8922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_1  macrocell96   7672   8922  987568  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 377 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 987645p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8845
-------------------------------------   ---- 
End-of-path arrival time (ps)           8845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_2  macrocell63   7595   8845  987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 378 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 987645p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8845
-------------------------------------   ---- 
End-of-path arrival time (ps)           8845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_2  macrocell116   7595   8845  987645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 379 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 987649p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8841
-------------------------------------   ---- 
End-of-path arrival time (ps)           8841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_2  macrocell108   7591   8841  987649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 380 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_2  macrocell83   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 381 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_2  macrocell115   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 382 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987664p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8826
-------------------------------------   ---- 
End-of-path arrival time (ps)           8826
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_2  macrocell118   7576   8826  987664  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 383 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 987998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_6  macrocell83   7242   8492  987998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 384 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 987998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_6  macrocell115   7242   8492  987998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 385 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 987998p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8492
-------------------------------------   ---- 
End-of-path arrival time (ps)           8492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_6  macrocell118   7242   8492  987998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 386 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 988067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  988067  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clk_en      statuscell1    8623   9833  988067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 387 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : Net_62/clk_en
Capture Clock  : Net_62/clock_0
Path slack     : 988067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  988067  RISE       1
Net_62/clk_en                             macrocell123   8623   9833  988067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 388 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0
Path slack     : 988067p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9833
-------------------------------------   ---- 
End-of-path arrival time (ps)           9833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0  controlcell1   1210   1210  988067  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clk_en     macrocell125   8623   9833  988067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1



++++ Path 389 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0
Path slack     : 988083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/main_1  macrocell64   7157   8407  988083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_5\/clock_0           macrocell64         0      0  RISE       1



++++ Path 390 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0
Path slack     : 988083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/main_1  macrocell105   7157   8407  988083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_46\/clock_0          macrocell105        0      0  RISE       1



++++ Path 391 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0
Path slack     : 988083p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8407
-------------------------------------   ---- 
End-of-path arrival time (ps)           8407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/main_1  macrocell106   7157   8407  988083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_47\/clock_0          macrocell106        0      0  RISE       1



++++ Path 392 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_1  macrocell78   7108   8358  988132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 393 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_1  macrocell79   7108   8358  988132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 394 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988132p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8358
-------------------------------------   ---- 
End-of-path arrival time (ps)           8358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_1  macrocell85   7108   8358  988132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 395 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q        macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_6  macrocell65   7066   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 396 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_6  macrocell82   7066   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 397 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_6  macrocell92   7066   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 398 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 988174p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58   1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_6  macrocell96   7066   8316  988174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 399 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988189p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_6  macrocell113   7051   8301  988189  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 400 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0
Path slack     : 988427p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/main_4  macrocell78   6813   8063  988427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_19\/clock_0          macrocell78         0      0  RISE       1



++++ Path 401 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0
Path slack     : 988427p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/main_4  macrocell79   6813   8063  988427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_20\/clock_0          macrocell79         0      0  RISE       1



++++ Path 402 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0
Path slack     : 988427p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8063
-------------------------------------   ---- 
End-of-path arrival time (ps)           8063
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/main_4  macrocell85   6813   8063  988427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_26\/clock_0          macrocell85         0      0  RISE       1



++++ Path 403 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0
Path slack     : 988430p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/main_4  macrocell113   6810   8060  988430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_54\/clock_0          macrocell113        0      0  RISE       1



++++ Path 404 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 988615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55   1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_3  macrocell83   6625   7875  988615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 405 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 988615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_3  macrocell115   6625   7875  988615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 406 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 988615p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7875
-------------------------------------   ---- 
End-of-path arrival time (ps)           7875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_3  macrocell118   6625   7875  988615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 407 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 988678p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/q         macrocell55    1250   1250  962097  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_3  macrocell108   6562   7812  988678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 408 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 988766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_1  macrocell59   6474   7724  988766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 409 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 988766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_1  macrocell60   6474   7724  988766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 410 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 988766p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7724
-------------------------------------   ---- 
End-of-path arrival time (ps)           7724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_1  macrocell71   6474   7724  988766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 411 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 988957p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_2  macrocell68   6283   7533  988957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 412 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 988957p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_2  macrocell88   6283   7533  988957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 413 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 988957p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_2  macrocell94   6283   7533  988957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 414 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 988957p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7533
-------------------------------------   ---- 
End-of-path arrival time (ps)           7533
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_2  macrocell97   6283   7533  988957  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 415 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 988963p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_2  macrocell66   6277   7527  988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 416 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 988963p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_2  macrocell86   6277   7527  988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 417 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 988963p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7527
-------------------------------------   ---- 
End-of-path arrival time (ps)           7527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_2  macrocell101   6277   7527  988963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 418 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_1
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/load
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 989038p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -5360
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            994640

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT   slack  edge  Fanout
------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_1    controlcell1   1210   1210  985260  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/load  count7cell     4392   5602  989038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 419 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0
Path slack     : 989196p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7294
-------------------------------------   ---- 
End-of-path arrival time (ps)           7294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_3   count7cell    1940   1940  966269  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/main_0  macrocell55   5354   7294  989196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_3\/clock_0            macrocell55         0      0  RISE       1



++++ Path 420 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0
Path slack     : 989197p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7293
-------------------------------------   ---- 
End-of-path arrival time (ps)           7293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_2   count7cell    1940   1940  966270  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/main_0  macrocell56   5353   7293  989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1



++++ Path 421 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989257p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7233
-------------------------------------   ---- 
End-of-path arrival time (ps)           7233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_6  macrocell100   5983   7233  989257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 422 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989278p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7212
-------------------------------------   ---- 
End-of-path arrival time (ps)           7212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/q         macrocell58    1250   1250  962729  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_6  macrocell108   5962   7212  989278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 423 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 989499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_4  macrocell83   5741   6991  989499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 424 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 989499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_4  macrocell115   5741   6991  989499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 425 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 989499p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6991
-------------------------------------   ---- 
End-of-path arrival time (ps)           6991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_4  macrocell118   5741   6991  989499  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 426 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 989501p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6989
-------------------------------------   ---- 
End-of-path arrival time (ps)           6989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_4  macrocell100   5739   6989  989501  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 427 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 989519p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6971
-------------------------------------   ---- 
End-of-path arrival time (ps)           6971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_4  macrocell108   5721   6971  989519  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 428 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0
Path slack     : 989736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/main_1  macrocell68   5504   6754  989736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_9\/clock_0           macrocell68         0      0  RISE       1



++++ Path 429 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0
Path slack     : 989736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/main_1  macrocell88   5504   6754  989736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_29\/clock_0          macrocell88         0      0  RISE       1



++++ Path 430 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0
Path slack     : 989736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/main_1  macrocell94   5504   6754  989736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_35\/clock_0          macrocell94         0      0  RISE       1



++++ Path 431 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0
Path slack     : 989736p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6754
-------------------------------------   ---- 
End-of-path arrival time (ps)           6754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/main_1  macrocell97   5504   6754  989736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_38\/clock_0          macrocell97         0      0  RISE       1



++++ Path 432 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/main_1  macrocell66   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_7\/clock_0           macrocell66         0      0  RISE       1



++++ Path 433 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/main_1  macrocell86   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_27\/clock_0          macrocell86         0      0  RISE       1



++++ Path 434 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0
Path slack     : 989754p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6736
-------------------------------------   ---- 
End-of-path arrival time (ps)           6736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/main_1  macrocell101   5486   6736  989754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_42\/clock_0          macrocell101        0      0  RISE       1



++++ Path 435 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0
Path slack     : 989934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/main_4  macrocell65   5306   6556  989934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_6\/clock_0           macrocell65         0      0  RISE       1



++++ Path 436 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0
Path slack     : 989934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/main_4  macrocell82   5306   6556  989934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_23\/clock_0          macrocell82         0      0  RISE       1



++++ Path 437 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0
Path slack     : 989934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/main_4  macrocell92   5306   6556  989934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_33\/clock_0          macrocell92         0      0  RISE       1



++++ Path 438 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0
Path slack     : 989934p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6556
-------------------------------------   ---- 
End-of-path arrival time (ps)           6556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/main_4  macrocell96   5306   6556  989934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_37\/clock_0          macrocell96         0      0  RISE       1



++++ Path 439 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 990190p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_5  macrocell103   5050   6300  990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 440 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 990190p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_5  macrocell109   5050   6300  990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 441 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 990190p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_5  macrocell111   5050   6300  990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 442 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 990190p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_5  macrocell122   5050   6300  990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 443 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_5  macrocell77   5042   6292  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 444 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_5  macrocell81   5042   6292  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 445 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_5  macrocell98   5042   6292  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 446 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 990198p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6292
-------------------------------------   ---- 
End-of-path arrival time (ps)           6292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_5  macrocell112   5042   6292  990198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 447 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0
Path slack     : 990230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/main_2  macrocell59   5010   6260  990230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_0\/clock_0           macrocell59         0      0  RISE       1



++++ Path 448 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0
Path slack     : 990230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q        macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/main_2  macrocell60   5010   6260  990230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_1\/clock_0           macrocell60         0      0  RISE       1



++++ Path 449 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0
Path slack     : 990230p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6260
-------------------------------------   ---- 
End-of-path arrival time (ps)           6260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/main_2  macrocell71   5010   6260  990230  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_12\/clock_0          macrocell71         0      0  RISE       1



++++ Path 450 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0
Path slack     : 990517p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_5   count7cell    1940   1940  967063  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/main_0  macrocell53   4033   5973  990517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1



++++ Path 451 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0
Path slack     : 990691p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_0   count7cell    1940   1940  967228  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/main_0  macrocell58   3859   5799  990691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_0\/clock_0            macrocell58         0      0  RISE       1



++++ Path 452 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 990859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q        macrocell56   1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_4  macrocell63   4381   5631  990859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 453 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 990859p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5631
-------------------------------------   ---- 
End-of-path arrival time (ps)           5631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/clock_0            macrocell56         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_2\/q         macrocell56    1250   1250  962273  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_4  macrocell116   4381   5631  990859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 454 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 990899p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_5  macrocell91   4341   5591  990899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 455 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 990899p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5591
-------------------------------------   ---- 
End-of-path arrival time (ps)           5591
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_5  macrocell95   4341   5591  990899  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 456 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                         model name   delay     AT   slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q        macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/main_1  macrocell63   3782   5032  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_4\/clock_0           macrocell63         0      0  RISE       1



++++ Path 457 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0
Path slack     : 991458p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5032
-------------------------------------   ---- 
End-of-path arrival time (ps)           5032
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/main_1  macrocell116   3782   5032  991458  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_57\/clock_0          macrocell116        0      0  RISE       1



++++ Path 458 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0
Path slack     : 991459p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53   1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/main_1  macrocell83   3781   5031  991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_24\/clock_0          macrocell83         0      0  RISE       1



++++ Path 459 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0
Path slack     : 991459p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/main_1  macrocell115   3781   5031  991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_56\/clock_0          macrocell115        0      0  RISE       1



++++ Path 460 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0
Path slack     : 991459p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/main_1  macrocell118   3781   5031  991459  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_59\/clock_0          macrocell118        0      0  RISE       1



++++ Path 461 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57   1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_5  macrocell90   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 462 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 991464p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5026
-------------------------------------   ---- 
End-of-path arrival time (ps)           5026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/q         macrocell57    1250   1250  963926  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_5  macrocell120   3776   5026  991464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 463 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0
Path slack     : 991466p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5024
-------------------------------------   ---- 
End-of-path arrival time (ps)           5024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/main_1  macrocell108   3774   5024  991466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_49\/clock_0          macrocell108        0      0  RISE       1



++++ Path 464 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0
Path slack     : 991507p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/clock_0            macrocell53         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_5\/q         macrocell53    1250   1250  964946  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/main_1  macrocell100   3733   4983  991507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_41\/clock_0          macrocell100        0      0  RISE       1



++++ Path 465 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0
Path slack     : 991993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/main_2  macrocell91   3247   4497  991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_32\/clock_0          macrocell91         0      0  RISE       1



++++ Path 466 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0
Path slack     : 991993p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/main_2  macrocell95   3247   4497  991993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_36\/clock_0          macrocell95         0      0  RISE       1



++++ Path 467 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/main_2  macrocell103   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_44\/clock_0          macrocell103        0      0  RISE       1



++++ Path 468 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/main_2  macrocell109   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_50\/clock_0          macrocell109        0      0  RISE       1



++++ Path 469 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/main_2  macrocell111   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_52\/clock_0          macrocell111        0      0  RISE       1



++++ Path 470 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0
Path slack     : 992000p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/main_2  macrocell122   3240   4490  992000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_63\/clock_0          macrocell122        0      0  RISE       1



++++ Path 471 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0
Path slack     : 992006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/main_2  macrocell77   3234   4484  992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_18\/clock_0          macrocell77         0      0  RISE       1



++++ Path 472 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0
Path slack     : 992006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/main_2  macrocell81   3234   4484  992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_22\/clock_0          macrocell81         0      0  RISE       1



++++ Path 473 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0
Path slack     : 992006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/main_2  macrocell98   3234   4484  992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_39\/clock_0          macrocell98         0      0  RISE       1



++++ Path 474 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0
Path slack     : 992006p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4484
-------------------------------------   ---- 
End-of-path arrival time (ps)           4484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/main_2  macrocell112   3234   4484  992006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_53\/clock_0          macrocell112        0      0  RISE       1



++++ Path 475 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0
Path slack     : 992012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name   delay     AT   slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54   1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/main_2  macrocell90   3228   4478  992012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_31\/clock_0          macrocell90         0      0  RISE       1



++++ Path 476 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q
Path End       : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0
Path slack     : 992012p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4478
-------------------------------------   ---- 
End-of-path arrival time (ps)           4478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1

Data path
pin name                                          model name    delay     AT   slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/q         macrocell54    1250   1250  965267  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/main_2  macrocell120   3228   4478  992012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_one_hot_61\/clock_0          macrocell120        0      0  RISE       1



++++ Path 477 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_4   count7cell    1940   1940  966746  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/main_0  macrocell54   2314   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_4\/clock_0            macrocell54         0      0  RISE       1



++++ Path 478 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1
Path End       : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0
Capture Clock  : \JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0
Path slack     : 992236p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4254
-------------------------------------   ---- 
End-of-path arrival time (ps)           4254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1

Data path
pin name                                        model name   delay     AT   slack  edge  Fanout
----------------------------------------------  -----------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:ChannelCounter\/count_1   count7cell    1940   1940  966925  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/main_0  macrocell57   2314   4254  992236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:AMuxHw_2_Decoder_old_id_1\/clock_0            macrocell57         0      0  RISE       1



++++ Path 479 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:nrq_reg\/q
Path End       : Net_62/main_1
Capture Clock  : Net_62/clock_0
Path slack     : 993009p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -3510
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3481
-------------------------------------   ---- 
End-of-path arrival time (ps)           3481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:nrq_reg\/clock_0                     macrocell125        0      0  RISE       1

Data path
pin name                          model name    delay     AT   slack  edge  Fanout
--------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:nrq_reg\/q  macrocell125   1250   1250  993009  RISE       1
Net_62/main_1                     macrocell123   2231   3481  993009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1



++++ Path 480 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \JoyStickADC:bSAR_SEQ:CtrlReg\/control_0
Path End       : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en
Capture Clock  : \JoyStickADC:bSAR_SEQ:ChannelCounter\/clock
Path slack     : 993448p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                               -2100
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            997900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4452
-------------------------------------   ---- 
End-of-path arrival time (ps)           4452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:CtrlReg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                      model name    delay     AT   slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  ------  ----  ------
\JoyStickADC:bSAR_SEQ:CtrlReg\/control_0      controlcell1   1210   1210  988067  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clk_en  count7cell     3242   4452  993448  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:ChannelCounter\/clock                count7cell          0      0  RISE       1



++++ Path 481 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_62/q
Path End       : \JoyStickADC:bSAR_SEQ:EOCSts\/status_0
Capture Clock  : \JoyStickADC:bSAR_SEQ:EOCSts\/clock
Path slack     : 993950p

Capture Clock Arrival Time                                                     0
+ Clock path delay                                                             0
+ Cycle adjust (JoyStickADC_IntClock:R#1 vs. JoyStickADC_IntClock:R#2)   1000000
- Setup time                                                                -500
----------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                            999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5550
-------------------------------------   ---- 
End-of-path arrival time (ps)           5550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_62/clock_0                                             macrocell123        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
Net_62/q                                macrocell123   1250   1250  993950  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/status_0  statuscell1    4300   5550  993950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\JoyStickADC:bSAR_SEQ:EOCSts\/clock                        statuscell1         0      0  RISE       1



++++ Path 482 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \puttyUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3224799p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19841
-------------------------------------   ----- 
End-of-path arrival time (ps)           19841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q     macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/main_0  macrocell14   8948  10198  3224799  RISE       1
\puttyUart1:BUART:rx_counter_load\/q       macrocell14   3350  13548  3224799  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/load   count7cell    6293  19841  3224799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 483 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3226783p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17027
-------------------------------------   ----- 
End-of-path arrival time (ps)           17027
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg    datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:counter_load_not\/main_2           macrocell11     9113   9303  3226783  RISE       1
\puttyUart1:BUART:counter_load_not\/q                macrocell11     3350  12653  3226783  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell5   4374  17027  3226783  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1



++++ Path 484 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \puttyUart1:BUART:sTX:TxSts\/clock
Path slack     : 3227302p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22198
-------------------------------------   ----- 
End-of-path arrival time (ps)           22198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:tx_status_0\/main_2              macrocell12    12442  12632  3227302  RISE       1
\puttyUart1:BUART:tx_status_0\/q                   macrocell12     3350  15982  3227302  RISE       1
\puttyUart1:BUART:sTX:TxSts\/status_0              statusicell3    6216  22198  3227302  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxSts\/clock                         statusicell3        0      0  RISE       1



++++ Path 485 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxBitCounter\/load
Capture Clock  : \bleUart1:BUART:sRX:RxBitCounter\/clock
Path slack     : 3228438p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3244640

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16202
-------------------------------------   ----- 
End-of-path arrival time (ps)           16202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/main_0  macrocell6    9278  10528  3228438  RISE       1
\bleUart1:BUART:rx_counter_load\/q       macrocell6    3350  13878  3228438  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/load   count7cell    2323  16202  3228438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 486 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3230193p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243810

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13617
-------------------------------------   ----- 
End-of-path arrival time (ps)           13617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                      macrocell22     1250   1250  3230193  RISE       1
\bleUart1:BUART:counter_load_not\/main_0           macrocell3      5391   6641  3230193  RISE       1
\bleUart1:BUART:counter_load_not\/q                macrocell3      3350   9991  3230193  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   3626  13617  3230193  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1



++++ Path 487 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3232030p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11960
-------------------------------------   ----- 
End-of-path arrival time (ps)           11960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  3228438  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3  10710  11960  3232030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 488 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3232755p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16745
-------------------------------------   ----- 
End-of-path arrival time (ps)           16745
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q      macrocell44    1250   1250  3232755  RISE       1
\puttyUart1:BUART:rx_status_4\/main_0  macrocell16    6143   7393  3232755  RISE       1
\puttyUart1:BUART:rx_status_4\/q       macrocell16    3350  10743  3232755  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_4  statusicell4   6003  16745  3232755  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 489 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:sRX:RxSts\/status_4
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3233546p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15954
-------------------------------------   ----- 
End-of-path arrival time (ps)           15954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  3233546  RISE       1
\bleUart1:BUART:rx_status_4\/main_1                 macrocell8      6145   9725  3233546  RISE       1
\bleUart1:BUART:rx_status_4\/q                      macrocell8      3350  13075  3233546  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_4                 statusicell2    2879  15954  3233546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 490 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3233768p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12722
-------------------------------------   ----- 
End-of-path arrival time (ps)           12722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:tx_state_2\/main_2               macrocell40    12532  12722  3233768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 491 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3234089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9901
-------------------------------------   ---- 
End-of-path arrival time (ps)           9901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell4   9711   9901  3234089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 492 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3234937p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9053
-------------------------------------   ---- 
End-of-path arrival time (ps)           9053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q                macrocell43     1250   1250  3225034  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell6   7803   9053  3234937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 493 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3234998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_state_3\/main_0    macrocell45  10242  11492  3234998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 494 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3234998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_state_2\/main_0    macrocell46  10242  11492  3234998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 495 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3234998p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11492
-------------------------------------   ----- 
End-of-path arrival time (ps)           11492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q        macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_0  macrocell48  10242  11492  3234998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 496 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3235089p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11401
-------------------------------------   ----- 
End-of-path arrival time (ps)           11401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_2                macrocell41    11211  11401  3235089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 497 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_load_fifo\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235242p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11628
-------------------------------------   ----- 
End-of-path arrival time (ps)           11628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_load_fifo\/q            macrocell44     1250   1250  3232755  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell6  10378  11628  3235242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 498 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3235405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11085
-------------------------------------   ----- 
End-of-path arrival time (ps)           11085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_state_0\/main_1    macrocell27   9835  11085  3235405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 499 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3235405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11085
-------------------------------------   ----- 
End-of-path arrival time (ps)           11085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_0  macrocell28   9835  11085  3235405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 500 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3235405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11085
-------------------------------------   ----- 
End-of-path arrival time (ps)           11085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_state_3\/main_0    macrocell29   9835  11085  3235405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 501 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3235405p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11085
-------------------------------------   ----- 
End-of-path arrival time (ps)           11085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_status_3\/main_1   macrocell35   9835  11085  3235405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 502 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxSts\/status_0
Capture Clock  : \bleUart1:BUART:sTX:TxSts\/clock
Path slack     : 3235633p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13867
-------------------------------------   ----- 
End-of-path arrival time (ps)           13867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q        macrocell22    1250   1250  3230193  RISE       1
\bleUart1:BUART:tx_status_0\/main_0  macrocell4     6959   8209  3235633  RISE       1
\bleUart1:BUART:tx_status_0\/q       macrocell4     3350  11559  3235633  RISE       1
\bleUart1:BUART:sTX:TxSts\/status_0  statusicell1   2308  13867  3235633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxSts\/clock                           statusicell1        0      0  RISE       1



++++ Path 503 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3235962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_state_2\/main_1    macrocell30   9278  10528  3235962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 504 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3235962p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_ctrl_mark_last\/clock_0                 macrocell26         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  3228438  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_0  macrocell32   9278  10528  3235962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 505 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \puttyUart1:BUART:tx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3236066p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10424
-------------------------------------   ----- 
End-of-path arrival time (ps)           10424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  3231463  RISE       1
\puttyUart1:BUART:tx_state_0\/main_3                  macrocell39     6844  10424  3236066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 506 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3236530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_state_3\/main_1  macrocell45   8710   9960  3236530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 507 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3236530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_state_2\/main_1  macrocell46   8710   9960  3236530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 508 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3236530p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9960
-------------------------------------   ---- 
End-of-path arrival time (ps)           9960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q               macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_1  macrocell48   8710   9960  3236530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 509 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3237078p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3237078  RISE       1
\puttyUart1:BUART:rx_state_3\/main_2   macrocell45   8162   9412  3237078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 510 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3237078p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9412
-------------------------------------   ---- 
End-of-path arrival time (ps)           9412
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3237078  RISE       1
\puttyUart1:BUART:rx_state_2\/main_2   macrocell46   8162   9412  3237078  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 511 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237228p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6762
-------------------------------------   ---- 
End-of-path arrival time (ps)           6762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q                macrocell39     1250   1250  3230297  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell4   5512   6762  3237228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 512 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237357p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6633
-------------------------------------   ---- 
End-of-path arrival time (ps)           6633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q                macrocell27     1250   1250  3234172  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5383   6633  3237357  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 513 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237404p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6586
-------------------------------------   ---- 
End-of-path arrival time (ps)           6586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q                macrocell38     1250   1250  3230061  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell4   5336   6586  3237404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 514 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3237801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3237801  RISE       1
\puttyUart1:BUART:rx_state_3\/main_5         macrocell45   6749   8689  3237801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 515 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3237801p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8689
-------------------------------------   ---- 
End-of-path arrival time (ps)           8689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3237801  RISE       1
\puttyUart1:BUART:rx_state_2\/main_5         macrocell46   6749   8689  3237801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 516 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_3\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3237883p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3237883  RISE       1
\puttyUart1:BUART:rx_state_3\/main_6         macrocell45   6667   8607  3237883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 517 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_2\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3237883p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8607
-------------------------------------   ---- 
End-of-path arrival time (ps)           8607
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3237883  RISE       1
\puttyUart1:BUART:rx_state_2\/main_6         macrocell46   6667   8607  3237883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 518 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3238144p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8346
-------------------------------------   ---- 
End-of-path arrival time (ps)           8346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231097  RISE       1
\bleUart1:BUART:tx_state_2\/main_3  macrocell24   7096   8346  3238144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 519 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3238149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231097  RISE       1
\bleUart1:BUART:tx_state_1\/main_3  macrocell22   7091   8341  3238149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 520 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3238149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8341
-------------------------------------   ---- 
End-of-path arrival time (ps)           8341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q       macrocell24   1250   1250  3231097  RISE       1
\bleUart1:BUART:tx_state_0\/main_4  macrocell23   7091   8341  3238149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 521 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3238248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3238248  RISE       1
\puttyUart1:BUART:rx_state_3\/main_7         macrocell45   6302   8242  3238248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 522 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_2\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3238248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8242
-------------------------------------   ---- 
End-of-path arrival time (ps)           8242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3238248  RISE       1
\puttyUart1:BUART:rx_state_2\/main_7         macrocell46   6302   8242  3238248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 523 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3238329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_state_0\/main_4  macrocell43   6911   8161  3238329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 524 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q         macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_4  macrocell44   6911   8161  3238329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 525 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238329p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8161
-------------------------------------   ---- 
End-of-path arrival time (ps)           8161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q        macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_status_3\/main_4  macrocell51   6911   8161  3238329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 526 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3238488p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_state_0\/main_3  macrocell43   6752   8002  3238488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 527 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238488p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q         macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_3  macrocell44   6752   8002  3238488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 528 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238488p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8002
-------------------------------------   ---- 
End-of-path arrival time (ps)           8002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q        macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_status_3\/main_3  macrocell51   6752   8002  3238488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 529 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238654p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q          macrocell47     1250   1250  3237078  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell6   4086   5336  3238654  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 530 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3238919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q       macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_state_0\/main_1  macrocell43   6321   7571  3238919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 531 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3238919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q         macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_1  macrocell44   6321   7571  3238919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 532 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_1
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3238919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7571
-------------------------------------   ---- 
End-of-path arrival time (ps)           7571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_0\/q        macrocell43   1250   1250  3225034  RISE       1
\puttyUart1:BUART:rx_status_3\/main_1  macrocell51   6321   7571  3238919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 533 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_last\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_9
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3239046p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7444
-------------------------------------   ---- 
End-of-path arrival time (ps)           7444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_last\/clock_0                         macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_last\/q          macrocell52   1250   1250  3239046  RISE       1
\puttyUart1:BUART:rx_state_2\/main_9  macrocell46   6194   7444  3239046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 534 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239373p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4617
-------------------------------------   ---- 
End-of-path arrival time (ps)           4617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q                macrocell22     1250   1250  3230193  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3367   4617  3239373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 535 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \puttyUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239465p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q         macrocell42     1250   1250  3224799  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell6   3275   4525  3239465  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxShifter:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 536 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239566p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q                macrocell23     1250   1250  3230606  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   3174   4424  3239566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 537 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239686p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4304
-------------------------------------   ---- 
End-of-path arrival time (ps)           4304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3231159  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4114   4304  3239686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1



++++ Path 538 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3239716p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6774
-------------------------------------   ---- 
End-of-path arrival time (ps)           6774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3239716  RISE       1
\puttyUart1:BUART:tx_state_2\/main_4               macrocell40     6584   6774  3239716  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 539 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3239727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6763
-------------------------------------   ---- 
End-of-path arrival time (ps)           6763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3239727  RISE       1
\bleUart1:BUART:tx_state_1\/main_4               macrocell22     6573   6763  3239727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 540 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \puttyUart1:BUART:txn\/main_3
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3239814p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6676
-------------------------------------   ---- 
End-of-path arrival time (ps)           6676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:TxShifter:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell4   4370   4370  3239814  RISE       1
\puttyUart1:BUART:txn\/main_3                macrocell37     2306   6676  3239814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 541 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \bleUart1:BUART:txn\/main_3
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3239817p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6673
-------------------------------------   ---- 
End-of-path arrival time (ps)           6673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  3239817  RISE       1
\bleUart1:BUART:txn\/main_3                macrocell21     2303   6673  3239817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 542 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3239892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_state_0\/main_0    macrocell43   5348   6598  3239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 543 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_0
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3239892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_0  macrocell44   5348   6598  3239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 544 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_ctrl_mark_last\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_0
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3239892p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6598
-------------------------------------   ---- 
End-of-path arrival time (ps)           6598
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_ctrl_mark_last\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_ctrl_mark_last\/q  macrocell42   1250   1250  3224799  RISE       1
\puttyUart1:BUART:rx_status_3\/main_0   macrocell51   5348   6598  3239892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 545 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240187p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3237801  RISE       1
\puttyUart1:BUART:rx_state_0\/main_5         macrocell43   4363   6303  3240187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 546 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240187p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6303
-------------------------------------   ---- 
End-of-path arrival time (ps)           6303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3237801  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_5       macrocell44   4363   6303  3240187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 547 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:txn\/main_5
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3240287p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6203
-------------------------------------   ---- 
End-of-path arrival time (ps)           6203
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3239727  RISE       1
\bleUart1:BUART:txn\/main_5                      macrocell21     6013   6203  3240287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 548 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_state_3\/main_4  macrocell45   4936   6186  3240304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 549 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_4
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3240304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q       macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_state_2\/main_4  macrocell46   4936   6186  3240304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 550 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_2\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240304p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6186
-------------------------------------   ---- 
End-of-path arrival time (ps)           6186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_2\/q               macrocell46   1250   1250  3229337  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_3  macrocell48   4936   6186  3240304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 551 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3237078  RISE       1
\puttyUart1:BUART:rx_state_0\/main_2   macrocell43   4914   6164  3240326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 552 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q   macrocell47   1250   1250  3237078  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_2  macrocell44   4914   6164  3240326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 553 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_bitclk_enable\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_2
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240326p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_bitclk_enable\/q  macrocell47   1250   1250  3237078  RISE       1
\puttyUart1:BUART:rx_status_3\/main_2  macrocell51   4914   6164  3240326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 554 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:txn\/main_5
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240350p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6140
-------------------------------------   ---- 
End-of-path arrival time (ps)           6140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3239716  RISE       1
\puttyUart1:BUART:txn\/main_5                      macrocell37     5950   6140  3240350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 555 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_state_0\/main_6
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240379p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3237883  RISE       1
\puttyUart1:BUART:rx_state_0\/main_6         macrocell43   4171   6111  3240379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 556 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240379p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6111
-------------------------------------   ---- 
End-of-path arrival time (ps)           6111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3237883  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_6       macrocell44   4171   6111  3240379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 557 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240505p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243990

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3485
-------------------------------------   ---- 
End-of-path arrival time (ps)           3485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  3240505  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   2235   3485  3240505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 558 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_state_0\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                          macrocell34   1250   1250  3236632  RISE       1
\bleUart1:BUART:rx_state_0\/main_7  macrocell27   4635   5885  3240605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 559 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : \bleUart1:BUART:rx_status_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240605p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5885
-------------------------------------   ---- 
End-of-path arrival time (ps)           5885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q                           macrocell34   1250   1250  3236632  RISE       1
\bleUart1:BUART:rx_status_3\/main_7  macrocell35   4635   5885  3240605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 560 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \bleUart1:BUART:tx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3240609p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5881
-------------------------------------   ---- 
End-of-path arrival time (ps)           5881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:TxShifter:u0\/clock                    datapathcell1       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  3236387  RISE       1
\bleUart1:BUART:tx_state_0\/main_3                  macrocell23     2301   5881  3240609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 561 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_state_0\/main_2  macrocell27   4508   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 562 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_1
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q         macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_1  macrocell28   4508   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 563 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_state_3\/main_1  macrocell29   4508   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 564 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240732p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q        macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_status_3\/main_2  macrocell35   4508   5758  3240732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 565 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:txn\/main_2
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q  macrocell39   1250   1250  3230297  RISE       1
\puttyUart1:BUART:txn\/main_2    macrocell37   4490   5740  3240750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 566 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3240750p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5740
-------------------------------------   ---- 
End-of-path arrival time (ps)           5740
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q      macrocell39   1250   1250  3230297  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_1  macrocell41   4490   5740  3240750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 567 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_10
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3240762p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3235822  RISE       1
\puttyUart1:BUART:rx_state_0\/main_10  macrocell43   4478   5728  3240762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 568 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_7
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3240762p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5728
-------------------------------------   ---- 
End-of-path arrival time (ps)           5728
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3235822  RISE       1
\puttyUart1:BUART:rx_status_3\/main_7  macrocell51   4478   5728  3240762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 569 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:txn\/main_1
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3240926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q  macrocell38   1250   1250  3230061  RISE       1
\puttyUart1:BUART:txn\/main_1    macrocell37   4314   5564  3240926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 570 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3240926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q      macrocell38   1250   1250  3230061  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_0  macrocell41   4314   5564  3240926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 571 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_state_0\/main_7
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3238248  RISE       1
\puttyUart1:BUART:rx_state_0\/main_7         macrocell43   3538   5478  3241012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 572 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \puttyUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \puttyUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241012p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5478
-------------------------------------   ---- 
End-of-path arrival time (ps)           5478
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3238248  RISE       1
\puttyUart1:BUART:rx_load_fifo\/main_7       macrocell44   3538   5478  3241012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_load_fifo\/clock_0                    macrocell44         0      0  RISE       1



++++ Path 573 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241162p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5328
-------------------------------------   ---- 
End-of-path arrival time (ps)           5328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241162  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_1   macrocell47   3388   5328  3241162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 574 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241361p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5129
-------------------------------------   ---- 
End-of-path arrival time (ps)           5129
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241361  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_0   macrocell47   3189   5129  3241361  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 575 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241409p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell5    190    190  3239716  RISE       1
\puttyUart1:BUART:tx_state_1\/main_4               macrocell38     4891   5081  3241409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 576 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:txn\/main_4
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q  macrocell40   1250   1250  3230996  RISE       1
\puttyUart1:BUART:txn\/main_4    macrocell37   3817   5067  3241423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 577 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \puttyUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241423p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5067
-------------------------------------   ---- 
End-of-path arrival time (ps)           5067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q      macrocell40   1250   1250  3230996  RISE       1
\puttyUart1:BUART:tx_bitclk\/main_3  macrocell41   3817   5067  3241423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 578 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:txn\/q
Path End       : \puttyUart1:BUART:txn\/main_0
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3241575p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4915
-------------------------------------   ---- 
End-of-path arrival time (ps)           4915
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:txn\/q       macrocell37   1250   1250  3241575  RISE       1
\puttyUart1:BUART:txn\/main_0  macrocell37   3665   4915  3241575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1



++++ Path 579 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_load_fifo\/q
Path End       : \bleUart1:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \bleUart1:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3241595p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246870

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_load_fifo\/q            macrocell28     1250   1250  3234792  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4025   5275  3241595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxShifter:u0\/clock                    datapathcell3       0      0  RISE       1



++++ Path 580 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_1\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3231159  RISE       1
\bleUart1:BUART:tx_state_1\/main_2               macrocell22     4663   4853  3241637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 581 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_0\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241637p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4853
-------------------------------------   ---- 
End-of-path arrival time (ps)           4853
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3231159  RISE       1
\bleUart1:BUART:tx_state_0\/main_2               macrocell23     4663   4853  3241637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 582 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241647p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241647  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_2   macrocell31   2903   4843  3241647  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 583 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241652  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_0   macrocell31   2898   4838  3241652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 584 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_1/main_1
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241652  RISE       1
MODIN3_1/main_1                            macrocell33   2898   4838  3241652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 585 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN3_0/main_1
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241652p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241652  RISE       1
MODIN3_0/main_1                            macrocell34   2898   4838  3241652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 586 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_0
Path End       : \puttyUart1:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \puttyUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4838
-------------------------------------   ---- 
End-of-path arrival time (ps)           4838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  3241652  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/main_2   macrocell47   2898   4838  3241652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_bitclk_enable\/clock_0                macrocell47         0      0  RISE       1



++++ Path 587 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \bleUart1:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \bleUart1:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241656  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/main_1   macrocell31   2894   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1



++++ Path 588 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_1/main_2
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241656  RISE       1
MODIN3_1/main_2                            macrocell33   2894   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 589 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN3_0/main_2
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3241656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241656  RISE       1
MODIN3_0/main_2                            macrocell34   2894   4834  3241656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 590 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4831
-------------------------------------   ---- 
End-of-path arrival time (ps)           4831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  3239727  RISE       1
\bleUart1:BUART:tx_state_2\/main_4               macrocell24     4641   4831  3241659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 591 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q       macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_state_2\/main_2  macrocell30   3545   4795  3241695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 592 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_0\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4795
-------------------------------------   ---- 
End-of-path arrival time (ps)           4795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_0\/q               macrocell27   1250   1250  3234172  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_1  macrocell32   3545   4795  3241695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 593 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_0\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_0\/main_9         macrocell27   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 594 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_load_fifo\/main_6
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_6       macrocell28   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 595 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_3\/main_6         macrocell29   2823   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 596 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_2\/main_9
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241746p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241746  RISE       1
\bleUart1:BUART:rx_state_2\/main_9         macrocell30   2804   4744  3241746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 597 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_0\/main_10
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241746  RISE       1
\bleUart1:BUART:rx_state_0\/main_10        macrocell27   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 598 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_load_fifo\/main_7
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241746  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_7       macrocell28   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 599 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_4
Path End       : \bleUart1:BUART:rx_state_3\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241748p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4742
-------------------------------------   ---- 
End-of-path arrival time (ps)           4742
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  3241746  RISE       1
\bleUart1:BUART:rx_state_3\/main_7         macrocell29   2802   4742  3241748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 600 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_5
Path End       : \bleUart1:BUART:rx_state_2\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241764p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  3241727  RISE       1
\bleUart1:BUART:rx_state_2\/main_8         macrocell30   2786   4726  3241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 601 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241846p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3241846  RISE       1
\puttyUart1:BUART:tx_state_1\/main_5  macrocell38   3394   4644  3241846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 602 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241846p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3241846  RISE       1
\puttyUart1:BUART:tx_state_0\/main_5  macrocell39   3394   4644  3241846  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 603 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_5
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3241860p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4630
-------------------------------------   ---- 
End-of-path arrival time (ps)           4630
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q        macrocell41   1250   1250  3241846  RISE       1
\puttyUart1:BUART:tx_state_2\/main_5  macrocell40   3380   4630  3241860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 604 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3241879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230193  RISE       1
\bleUart1:BUART:tx_state_1\/main_0  macrocell22   3361   4611  3241879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 605 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3241879p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4611
-------------------------------------   ---- 
End-of-path arrival time (ps)           4611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230193  RISE       1
\bleUart1:BUART:tx_state_0\/main_0  macrocell23   3361   4611  3241879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 606 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:txn\/main_1
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3241884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q  macrocell22   1250   1250  3230193  RISE       1
\bleUart1:BUART:txn\/main_1    macrocell21   3356   4606  3241884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 607 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_0
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3241884p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4606
-------------------------------------   ---- 
End-of-path arrival time (ps)           4606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q      macrocell22   1250   1250  3230193  RISE       1
\bleUart1:BUART:tx_bitclk\/main_0  macrocell25   3356   4606  3241884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 608 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_1\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3241914p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241162  RISE       1
\puttyUart1:BUART:pollcount_1\/main_1        macrocell49   2636   4576  3241914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 609 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_1
Path End       : \puttyUart1:BUART:pollcount_0\/main_1
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3241914p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  3241162  RISE       1
\puttyUart1:BUART:pollcount_0\/main_1        macrocell50   2636   4576  3241914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 610 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_3\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_state_3\/main_3  macrocell45   3321   4571  3241919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1



++++ Path 611 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q       macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_state_2\/main_3  macrocell46   3321   4571  3241919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_2\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 612 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_state_3\/q
Path End       : \puttyUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \puttyUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241919p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_3\/clock_0                      macrocell45         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_state_3\/q               macrocell45   1250   1250  3229899  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/main_2  macrocell48   3321   4571  3241919  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_stop1_reg\/clock_0              macrocell48         0      0  RISE       1



++++ Path 613 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4561
-------------------------------------   ---- 
End-of-path arrival time (ps)           4561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240505  RISE       1
\bleUart1:BUART:rx_state_2\/main_3   macrocell30   3311   4561  3241929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 614 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_0\/main_8
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241930  RISE       1
\bleUart1:BUART:rx_state_0\/main_8         macrocell27   2620   4560  3241930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 615 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_load_fifo\/main_5
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241930  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_5       macrocell28   2620   4560  3241930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 616 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241930p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4560
-------------------------------------   ---- 
End-of-path arrival time (ps)           4560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241930  RISE       1
\bleUart1:BUART:rx_state_3\/main_5         macrocell29   2620   4560  3241930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 617 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sRX:RxBitCounter\/count_6
Path End       : \bleUart1:BUART:rx_state_2\/main_7
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3241939p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4551
-------------------------------------   ---- 
End-of-path arrival time (ps)           4551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  3241930  RISE       1
\bleUart1:BUART:rx_state_2\/main_7         macrocell30   2611   4551  3241939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 618 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240505  RISE       1
\bleUart1:BUART:rx_state_0\/main_3   macrocell27   3288   4538  3241952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 619 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_2
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3241952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  3240505  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_2  macrocell28   3288   4538  3241952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 620 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3241952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240505  RISE       1
\bleUart1:BUART:rx_state_3\/main_2   macrocell29   3288   4538  3241952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 621 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_bitclk_enable\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241952p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4538
-------------------------------------   ---- 
End-of-path arrival time (ps)           4538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_bitclk_enable\/clock_0                  macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  3240505  RISE       1
\bleUart1:BUART:rx_status_3\/main_3  macrocell35   3288   4538  3241952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 622 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_state_0\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3241961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                          macrocell33   1250   1250  3237165  RISE       1
\bleUart1:BUART:rx_state_0\/main_6  macrocell27   3279   4529  3241961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 623 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : \bleUart1:BUART:rx_status_3\/main_6
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3241961p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4529
-------------------------------------   ---- 
End-of-path arrival time (ps)           4529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q                           macrocell33   1250   1250  3237165  RISE       1
\bleUart1:BUART:rx_status_3\/main_6  macrocell35   3279   4529  3241961  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 624 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_status_3\/q
Path End       : \bleUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \bleUart1:BUART:sRX:RxSts\/clock
Path slack     : 3241971p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_status_3\/q       macrocell35    1250   1250  3241971  RISE       1
\bleUart1:BUART:sRX:RxSts\/status_3  statusicell2   6279   7529  3241971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sRX:RxSts\/clock                           statusicell2        0      0  RISE       1



++++ Path 625 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_state_0\/main_8
Capture Clock  : \puttyUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q      macrocell49   1250   1250  3236420  RISE       1
\puttyUart1:BUART:rx_state_0\/main_8  macrocell43   3189   4439  3242051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_state_0\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 626 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:rx_status_3\/main_5
Capture Clock  : \puttyUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242051p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell49   1250   1250  3236420  RISE       1
\puttyUart1:BUART:rx_status_3\/main_5  macrocell51   3189   4439  3242051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1



++++ Path 627 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:txn\/q
Path End       : \bleUart1:BUART:txn\/main_0
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4435
-------------------------------------   ---- 
End-of-path arrival time (ps)           4435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:txn\/q       macrocell21   1250   1250  3242055  RISE       1
\bleUart1:BUART:txn\/main_0  macrocell21   3185   4435  3242055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 628 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_4
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3235822  RISE       1
\puttyUart1:BUART:pollcount_1\/main_4  macrocell49   3177   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 629 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_0\/q
Path End       : \puttyUart1:BUART:pollcount_0\/main_3
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_0\/q       macrocell50   1250   1250  3235822  RISE       1
\puttyUart1:BUART:pollcount_0\/main_3  macrocell50   3177   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 630 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230606  RISE       1
\bleUart1:BUART:tx_state_2\/main_1  macrocell24   3172   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 631 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230606  RISE       1
\bleUart1:BUART:tx_state_1\/main_1  macrocell22   3168   4418  3242072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 632 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_1
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q       macrocell23   1250   1250  3230606  RISE       1
\bleUart1:BUART:tx_state_0\/main_1  macrocell23   3168   4418  3242072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 633 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:txn\/main_2
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q  macrocell23   1250   1250  3230606  RISE       1
\bleUart1:BUART:txn\/main_2    macrocell21   3168   4418  3242072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 634 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_0\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_1
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242072p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_0\/q      macrocell23   1250   1250  3230606  RISE       1
\bleUart1:BUART:tx_bitclk\/main_1  macrocell25   3168   4418  3242072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 635 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_1\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_0
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242137p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_1\/q       macrocell22   1250   1250  3230193  RISE       1
\bleUart1:BUART:tx_state_2\/main_0  macrocell24   3103   4353  3242137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 636 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_1/main_4
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell34   1250   1250  3236632  RISE       1
MODIN3_1/main_4  macrocell33   3067   4317  3242173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 637 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_0/q
Path End       : MODIN3_0/main_3
Capture Clock  : MODIN3_0/clock_0
Path slack     : 3242173p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4317
-------------------------------------   ---- 
End-of-path arrival time (ps)           4317
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_0/q       macrocell34   1250   1250  3236632  RISE       1
MODIN3_0/main_3  macrocell34   3067   4317  3242173  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_0/clock_0                                           macrocell34         0      0  RISE       1



++++ Path 638 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_1\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241361  RISE       1
\puttyUart1:BUART:pollcount_1\/main_0        macrocell49   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 639 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sRX:RxBitCounter\/count_2
Path End       : \puttyUart1:BUART:pollcount_0\/main_0
Capture Clock  : \puttyUart1:BUART:pollcount_0\/clock_0
Path slack     : 3242238p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  3241361  RISE       1
\puttyUart1:BUART:pollcount_0\/main_0        macrocell50   2312   4252  3242238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_0\/clock_0                     macrocell50         0      0  RISE       1



++++ Path 640 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:rx_status_3\/q
Path End       : \puttyUart1:BUART:sRX:RxSts\/status_3
Capture Clock  : \puttyUart1:BUART:sRX:RxSts\/clock
Path slack     : 3242245p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3249500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7255
-------------------------------------   ---- 
End-of-path arrival time (ps)           7255
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:rx_status_3\/clock_0                     macrocell51         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:rx_status_3\/q       macrocell51    1250   1250  3242245  RISE       1
\puttyUart1:BUART:sRX:RxSts\/status_3  statusicell4   6005   7255  3242245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sRX:RxSts\/clock                         statusicell4        0      0  RISE       1



++++ Path 641 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_1\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242317  RISE       1
\bleUart1:BUART:tx_state_1\/main_5  macrocell22   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_1\/clock_0                        macrocell22         0      0  RISE       1



++++ Path 642 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242317p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4173
-------------------------------------   ---- 
End-of-path arrival time (ps)           4173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242317  RISE       1
\bleUart1:BUART:tx_state_0\/main_5  macrocell23   2923   4173  3242317  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_0\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 643 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:txn\/main_6
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242321p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q  macrocell25   1250   1250  3242317  RISE       1
\bleUart1:BUART:txn\/main_6   macrocell21   2919   4169  3242321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 644 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_bitclk\/q
Path End       : \bleUart1:BUART:tx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242324p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_bitclk\/q        macrocell25   1250   1250  3242317  RISE       1
\bleUart1:BUART:tx_state_2\/main_5  macrocell24   2916   4166  3242324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 645 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_state_0\/main_4  macrocell27   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 646 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_3
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q         macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_3  macrocell28   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 647 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_state_3\/main_3  macrocell29   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 648 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q        macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_status_3\/main_4  macrocell35   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 649 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3230297  RISE       1
\puttyUart1:BUART:tx_state_1\/main_1  macrocell38   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 650 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3230297  RISE       1
\puttyUart1:BUART:tx_state_0\/main_1  macrocell39   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 651 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q       macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_state_2\/main_4  macrocell30   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 652 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_3\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_3\/q               macrocell29   1250   1250  3234932  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_2  macrocell32   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 653 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_0\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_1
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242473p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4017
-------------------------------------   ---- 
End-of-path arrival time (ps)           4017
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_0\/q       macrocell39   1250   1250  3230297  RISE       1
\puttyUart1:BUART:tx_state_2\/main_1  macrocell40   2767   4017  3242473  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 654 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242629p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3230061  RISE       1
\puttyUart1:BUART:tx_state_2\/main_0  macrocell40   2611   3861  3242629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 655 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3230061  RISE       1
\puttyUart1:BUART:tx_state_1\/main_0  macrocell38   2607   3857  3242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 656 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_1\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_0
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242633p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_1\/q       macrocell38   1250   1250  3230061  RISE       1
\puttyUart1:BUART:tx_state_0\/main_0  macrocell39   2607   3857  3242633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 657 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_state_2\/main_5  macrocell30   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 658 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \bleUart1:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q               macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/main_3  macrocell32   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_stop1_reg\/clock_0                macrocell32         0      0  RISE       1



++++ Path 659 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_0\/main_5
Capture Clock  : \bleUart1:BUART:rx_state_0\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_state_0\/main_5  macrocell27   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_0\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 660 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_load_fifo\/main_4
Capture Clock  : \bleUart1:BUART:rx_load_fifo\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q         macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_load_fifo\/main_4  macrocell28   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_load_fifo\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 661 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_state_3\/main_4
Capture Clock  : \bleUart1:BUART:rx_state_3\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q       macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_state_3\/main_4  macrocell29   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_3\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 662 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_state_2\/q
Path End       : \bleUart1:BUART:rx_status_3\/main_5
Capture Clock  : \bleUart1:BUART:rx_status_3\/clock_0
Path slack     : 3242634p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3856
-------------------------------------   ---- 
End-of-path arrival time (ps)           3856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_state_2\/q        macrocell30   1250   1250  3235110  RISE       1
\bleUart1:BUART:rx_status_3\/main_5  macrocell35   2606   3856  3242634  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_status_3\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 663 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_2\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242650p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3840
-------------------------------------   ---- 
End-of-path arrival time (ps)           3840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3230996  RISE       1
\puttyUart1:BUART:tx_state_2\/main_3  macrocell40   2590   3840  3242650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1



++++ Path 664 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_1\/main_3
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3230996  RISE       1
\puttyUart1:BUART:tx_state_1\/main_3  macrocell38   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 665 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_state_2\/q
Path End       : \puttyUart1:BUART:tx_state_0\/main_4
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242655p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_2\/clock_0                      macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_state_2\/q       macrocell40   1250   1250  3230996  RISE       1
\puttyUart1:BUART:tx_state_0\/main_4  macrocell39   2585   3835  3242655  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 666 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_bitclk\/main_2
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242659p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3231159  RISE       1
\bleUart1:BUART:tx_bitclk\/main_2                macrocell25     3641   3831  3242659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 667 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \bleUart1:BUART:tx_state_2\/main_2
Capture Clock  : \bleUart1:BUART:tx_state_2\/clock_0
Path slack     : 3242660p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\bleUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  3231159  RISE       1
\bleUart1:BUART:tx_state_2\/main_2               macrocell24     3640   3830  3242660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 668 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN3_1/q
Path End       : MODIN3_1/main_3
Capture Clock  : MODIN3_1/clock_0
Path slack     : 3242706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3784
-------------------------------------   ---- 
End-of-path arrival time (ps)           3784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN3_1/q       macrocell33   1250   1250  3237165  RISE       1
MODIN3_1/main_3  macrocell33   2534   3784  3242706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN3_1/clock_0                                           macrocell33         0      0  RISE       1



++++ Path 669 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_1\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_1\/clock_0
Path slack     : 3242715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:tx_state_1\/main_2               macrocell38     3585   3775  3242715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_1\/clock_0                      macrocell38         0      0  RISE       1



++++ Path 670 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \puttyUart1:BUART:tx_state_0\/main_2
Capture Clock  : \puttyUart1:BUART:tx_state_0\/clock_0
Path slack     : 3242715p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3775
-------------------------------------   ---- 
End-of-path arrival time (ps)           3775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\puttyUart1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell5    190    190  3226783  RISE       1
\puttyUart1:BUART:tx_state_0\/main_2               macrocell39     3585   3775  3242715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_state_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 671 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:txn\/main_4
Capture Clock  : \bleUart1:BUART:txn\/clock_0
Path slack     : 3242932p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q  macrocell24   1250   1250  3231097  RISE       1
\bleUart1:BUART:txn\/main_4    macrocell21   2308   3558  3242932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:txn\/clock_0                               macrocell21         0      0  RISE       1



++++ Path 672 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:tx_state_2\/q
Path End       : \bleUart1:BUART:tx_bitclk\/main_3
Capture Clock  : \bleUart1:BUART:tx_bitclk\/clock_0
Path slack     : 3242932p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_state_2\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:tx_state_2\/q      macrocell24   1250   1250  3231097  RISE       1
\bleUart1:BUART:tx_bitclk\/main_3  macrocell25   2308   3558  3242932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:tx_bitclk\/clock_0                         macrocell25         0      0  RISE       1



++++ Path 673 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \bleUart1:BUART:rx_last\/q
Path End       : \bleUart1:BUART:rx_state_2\/main_6
Capture Clock  : \bleUart1:BUART:rx_state_2\/clock_0
Path slack     : 3242937p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (bleUart1_IntClock:R#1 vs. bleUart1_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_last\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\bleUart1:BUART:rx_last\/q          macrocell36   1250   1250  3242937  RISE       1
\bleUart1:BUART:rx_state_2\/main_6  macrocell30   2303   3553  3242937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\bleUart1:BUART:rx_state_2\/clock_0                        macrocell30         0      0  RISE       1



++++ Path 674 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:pollcount_1\/q
Path End       : \puttyUart1:BUART:pollcount_1\/main_2
Capture Clock  : \puttyUart1:BUART:pollcount_1\/clock_0
Path slack     : 3242940p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:pollcount_1\/q       macrocell49   1250   1250  3236420  RISE       1
\puttyUart1:BUART:pollcount_1\/main_2  macrocell49   2300   3550  3242940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:pollcount_1\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 675 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \puttyUart1:BUART:tx_bitclk\/q
Path End       : \puttyUart1:BUART:txn\/main_6
Capture Clock  : \puttyUart1:BUART:txn\/clock_0
Path slack     : 3242945p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (puttyUart1_IntClock:R#1 vs. puttyUart1_IntClock:R#2)   3250000
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:tx_bitclk\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\puttyUart1:BUART:tx_bitclk\/q  macrocell41   1250   1250  3241846  RISE       1
\puttyUart1:BUART:txn\/main_6   macrocell37   2295   3545  3242945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\puttyUart1:BUART:txn\/clock_0                             macrocell37         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

