\section{Testing the FPGA}

\subsection{Unit Tests}


\subsubsection{VHDL Test Benches}

\test
{Control unit test bench}{
    \item{Run the control unit test bench simulation in ISim.}
    \item{Run the control unit test bench simulation in ISim.}
    \item{Run the control unit test bench simulation in ISim.}
}{Simulation raises no assertion errors.}
{Simulation raises no assertion errors.}

\test
{Control unit test bench}
{
\item{Hello world.}
}
{Simulation raises no assertion errors.}
{Simulation raises no assertion errors.}

\subsection{Integration Tests}

\subsection{Validation Tests}
