{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525285782843 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525285782851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:29:42 2018 " "Processing started: Wed May 02 11:29:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525285782851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285782851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta xlr8_top -c xlr8_32MHz " "Command: quartus_sta xlr8_top -c xlr8_32MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285782851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285783051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285783911 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285783911 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285783973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285783973 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "xlr8_alorium_top " "Entity xlr8_alorium_top" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1525285784863 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1525285784863 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285784863 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc " "Reading SDC File: '../../../XLR8Core/extras/rtl/ip/int_osc/int_osc/synthesis/submodules/altera_int_osc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285784936 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_modular_adc_control.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285784961 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/altera_onchip_flash.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785140 ""}
{ "Info" "ISTA_SDC_FOUND" "../../../XLR8Core/extras/quartus/xlr8_top.sdc " "Reading SDC File: '../../../XLR8Core/extras/quartus/xlr8_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785154 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock " "create_clock -period 62.500 -waveform \{0.000 31.250\} -name Clock Clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525285785163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525285785163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525285785163 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} " "create_clock -period 181.818 -name \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\} \{uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1525285785163 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785164 ""}
{ "Warning" "0" "" "Setting false path on altera_onchip_flash_block\|drdout" {  } {  } 0 0 "Setting false path on altera_onchip_flash_block\|drdout" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285785180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "../../../XLR8Build/extras/quartus/xlr8_top.sdc " "Synopsys Design Constraints File file not found: '../../../XLR8Build/extras/quartus/xlr8_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785198 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525285785264 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785264 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785328 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785328 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285785345 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285785369 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1525285785515 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.366 " "Worst-case setup slack is -44.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.366            -696.384 clk_virtual  " "  -44.366            -696.384 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.227            -127.955 Clock  " "  -32.227            -127.955 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.071            -240.710 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.071            -240.710 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.033               0.000 clk_scki  " "    1.033               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.134               0.000 int_osc_clk  " "    6.134               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785619 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.340               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 Clock  " "    0.361               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.363               0.000 clk_scki  " "    0.363               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 int_osc_clk  " "    0.471               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.624               0.000 clk_virtual  " "   56.624               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.608 " "Worst-case recovery slack is 8.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.608               0.000 clk_scki  " "    8.608               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.197               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   11.197               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.587               0.000 Clock  " "   60.587               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785732 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.009 " "Worst-case removal slack is 1.009" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.009               0.000 Clock  " "    1.009               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.025               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785764 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.642               0.000 clk_scki  " "    1.642               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785764 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785764 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.090 " "Worst-case minimum pulse width slack is 4.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.090               0.000 int_osc_clk  " "    4.090               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.420               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.420               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.952               0.000 Clock  " "   30.952               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.001               0.000 clk_scki  " "   31.001               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.688               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.688               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.780               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285785779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785779 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 38.742 ns " "Worst Case Available Settling Time: 38.742 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285785820 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785820 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285785830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285785895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285791597 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525285792392 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792392 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792392 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792392 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.585 " "Worst-case setup slack is -43.585" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.585            -676.487 clk_virtual  " "  -43.585            -676.487 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.282            -124.132 Clock  " "  -31.282            -124.132 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.418            -257.483 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -7.418            -257.483 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.006               0.000 clk_scki  " "    1.006               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.375               0.000 int_osc_clk  " "    6.375               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.303 " "Worst-case hold slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.303               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 Clock  " "    0.324               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 clk_scki  " "    0.325               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 int_osc_clk  " "    0.446               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   56.059               0.000 clk_virtual  " "   56.059               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792660 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.634 " "Worst-case recovery slack is 8.634" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.634               0.000 clk_scki  " "    8.634               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.496               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   11.496               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   60.722               0.000 Clock  " "   60.722               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.927 " "Worst-case removal slack is 0.927" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.927               0.000 Clock  " "    0.927               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.944               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.944               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 clk_scki  " "    1.543               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.077 " "Worst-case minimum pulse width slack is 4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.077               0.000 int_osc_clk  " "    4.077               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.265               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.265               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.963               0.000 clk_scki  " "   30.963               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.985               0.000 Clock  " "   30.985               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.679               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.679               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.884               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285792732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792732 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 39.156 ns " "Worst Case Available Settling Time: 39.156 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285792785 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285792785 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525285792803 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: uc_top_wrp_vlog_inst\|adc_inst\|max10adc_inst\|modular_adc_0\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: xlr8_atmega328clone:uc_top_wrp_vlog_inst\|xlr8_adc:adc_inst\|max10adc:max10adc_inst\|max10adc_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525285793430 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793430 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793432 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793432 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.666 " "Worst-case setup slack is -39.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.666            -571.360 clk_virtual  " "  -39.666            -571.360 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.098            -104.316 Clock  " "  -26.098            -104.316 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.401            -318.809 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   -8.401            -318.809 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 clk_scki  " "    1.719               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.670               0.000 int_osc_clk  " "    7.670               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.075 " "Worst-case hold slack is 0.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.075               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.075               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 clk_scki  " "    0.111               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 Clock  " "    0.152               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 int_osc_clk  " "    0.169               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   53.111               0.000 clk_virtual  " "   53.111               0.000 clk_virtual " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793570 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 10.123 " "Worst-case recovery slack is 10.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.123               0.000 clk_scki  " "   10.123               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.568               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.568               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   61.382               0.000 Clock  " "   61.382               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793594 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.359 " "Worst-case removal slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 clk_scki  " "    0.359               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.415               0.000 Clock  " "    0.415               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.422               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793652 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.087 " "Worst-case minimum pulse width slack is 4.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.087               0.000 int_osc_clk  " "    4.087               0.000 int_osc_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.478               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   13.478               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.562               0.000 Clock  " "   30.562               0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.973               0.000 clk_scki  " "   30.973               0.000 clk_scki " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc  " "   90.687               0.000 uc_top_wrp_vlog_inst\|flashload_inst\|flash_inst\|onchip_flash_0\|altera_onchip_flash_block\|ufm_block\|osc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  244.903               0.000 clocks_inst\|pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525285793664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793664 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 10 synchronizer chains. " "Report Metastability: Found 10 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 10 " "Number of Synchronizer Chains Found: 10" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.600" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 43.340 ns " "Worst Case Available Settling Time: 43.340 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1525285793699 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285793699 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285795415 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285795415 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525285795667 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:29:55 2018 " "Processing ended: Wed May 02 11:29:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525285795667 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525285795667 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525285795667 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525285795667 ""}
