<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Sat Jan  4 16:23:03 2020" VIVADOVERSION="2018.2">

  <SYSTEMINFO ARCH="zynq" BOARD="em.avnet.com:zed:part0:1.4" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" LEFT="3" NAME="IO_in" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="O" LEFT="3" NAME="IO_out" RIGHT="0" SIGIS="undef"/>
    <PORT DIR="I" NAME="n_reset" SIGIS="undef" SIGNAME="External_Ports_n_reset">
      <CONNECTIONS>
        <CONNECTION INSTANCE="core_0" PORT="n_reset"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="core_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="core_0_IO" NAME="IO" TYPE="INITIATOR">
      <PORTMAPS>
        <PORTMAP LOGICAL="In" PHYSICAL="IO_in"/>
        <PORTMAP LOGICAL="Out" PHYSICAL="IO_out"/>
      </PORTMAPS>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE FULLNAME="/core_0" HWVERSION="1.0" INSTANCE="core_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="core" VLNV="xilinx.com:user:core:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="im_width" VALUE="4"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_core_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="n_reset" SIGIS="rst" SIGNAME="External_Ports_n_reset">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="n_reset"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ram_w" SIGIS="undef"/>
        <PORT DIR="O" NAME="ram_r" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="instr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="im" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="in" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="out" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="bank" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="page" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ram_addr" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="3" NAME="ram_read" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="3" NAME="ram_write" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="ROM" TYPE="INITIATOR" VLNV="xilinx.com:user:rom_to_td4e:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="bank" PHYSICAL="bank"/>
            <PORTMAP LOGICAL="im" PHYSICAL="im"/>
            <PORTMAP LOGICAL="addr" PHYSICAL="addr"/>
            <PORTMAP LOGICAL="instr" PHYSICAL="instr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="RAM" TYPE="INITIATOR" VLNV="xilinx.com:user:td4_to_ram:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="mode_w" PHYSICAL="ram_w"/>
            <PORTMAP LOGICAL="ram_addr" PHYSICAL="ram_addr"/>
            <PORTMAP LOGICAL="page" PHYSICAL="page"/>
            <PORTMAP LOGICAL="mode_r" PHYSICAL="ram_r"/>
            <PORTMAP LOGICAL="ram_read" PHYSICAL="ram_read"/>
            <PORTMAP LOGICAL="ram_write" PHYSICAL="ram_write"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="core_0_IO" NAME="IO" TYPE="INITIATOR" VLNV="xilinx.com:user:IO:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="In" PHYSICAL="in"/>
            <PORTMAP LOGICAL="Out" PHYSICAL="out"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
