

================================================================
== Vitis HLS Report for 'scaleCompute_17_42_20_48_16_2_s'
================================================================
* Date:           Mon Nov 16 16:18:45 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        resizeTry
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.773 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%inscale_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %inscale" [source/xf_resize_nn_bilinear.hpp:184]   --->   Operation 2 'read' 'inscale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currindex_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %currindex" [source/xf_resize_nn_bilinear.hpp:184]   --->   Operation 3 'read' 'currindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i20.i22, i20 %currindex_read, i22"   --->   Operation 4 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ret_V = or i42 %lhs_V, i42"   --->   Operation 5 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i42 %ret_V"   --->   Operation 6 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i34 %inscale_read"   --->   Operation 7 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (4.26ns)   --->   "%r_V = mul i74 %zext_ln1118, i74 %sext_ln1118"   --->   Operation 8 'mul' 'r_V' <Predicate = true> <Delay = 4.26> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.26> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.50ns)   --->   "%ret_V_1 = add i74 %r_V, i74"   --->   Operation 9 'add' 'ret_V_1' <Predicate = true> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%ind_pre_V_write_assign = partselect i42 @_ssdm_op_PartSelect.i42.i74.i32.i32, i74 %ret_V_1, i32, i32"   --->   Operation 10 'partselect' 'ind_pre_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_ln197 = ret i42 %ind_pre_V_write_assign" [source/xf_resize_nn_bilinear.hpp:197]   --->   Operation 11 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.77ns
The critical path consists of the following:
	wire read on port 'inscale' (source/xf_resize_nn_bilinear.hpp:184) [3]  (0 ns)
	'mul' operation ('r.V') [9]  (4.26 ns)
	'add' operation ('ret.V') [10]  (1.51 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
