

================================================================
== Vivado HLS Report for 'kern_dec'
================================================================
* Date:           Fri Nov 26 17:32:35 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dec_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.316|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   21|    1|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 22 23 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 
23 --> 22 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.69>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %id), !map !115"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %in_V_data_V), !map !121"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_dest_V), !map !127"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !131"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %in_V_id_V), !map !135"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %in_V_user_V), !map !139"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %in_V_keep_V), !map !143"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %out_V_data_V), !map !147"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_dest_V), !map !151"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !155"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_V_id_V), !map !159"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %out_V_user_V), !map !163"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_V_keep_V), !map !167"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @kern_dec_str) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_dec.cpp:47]   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_dec.cpp:48]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kern_dec.cpp:49]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%flag_load = load i32* @flag, align 4" [kern_dec.cpp:100]   --->   Operation 41 'load' 'flag_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_10 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %flag_load, i32 1, i32 31)" [kern_dec.cpp:100]   --->   Operation 42 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.99ns)   --->   "%icmp_ln100 = icmp slt i31 %tmp_10, 1" [kern_dec.cpp:100]   --->   Operation 43 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %0, label %4" [kern_dec.cpp:100]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.99ns)   --->   "%icmp_ln166 = icmp eq i32 %flag_load, 2" [kern_dec.cpp:166]   --->   Operation 45 'icmp' 'icmp_ln166' <Predicate = (!icmp_ln100)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit210.0, label %5" [kern_dec.cpp:166]   --->   Operation 46 'br' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_11 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %flag_load, i32 2, i32 31)" [kern_dec.cpp:430]   --->   Operation 47 'partselect' 'tmp_11' <Predicate = (!icmp_ln100 & !icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%icmp_ln430 = icmp sgt i30 %tmp_11, 0" [kern_dec.cpp:430]   --->   Operation 48 'icmp' 'icmp_ln430' <Predicate = (!icmp_ln100 & !icmp_ln166)> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.69ns)   --->   "br i1 %icmp_ln430, label %._crit_edge4563, label %._crit_edge4564" [kern_dec.cpp:430]   --->   Operation 49 'br' <Predicate = (!icmp_ln100 & !icmp_ln166)> <Delay = 0.69>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%keyT_V_load = load i128* @keyT_V, align 16" [kern_dec.cpp:180]   --->   Operation 50 'load' 'keyT_V_load' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%keys_15_V = trunc i128 %keyT_V_load to i8" [kern_dec.cpp:180]   --->   Operation 51 'trunc' 'keys_15_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%keys_14_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 8, i32 15)" [kern_dec.cpp:180]   --->   Operation 52 'partselect' 'keys_14_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%keys_13_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 16, i32 23)" [kern_dec.cpp:180]   --->   Operation 53 'partselect' 'keys_13_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%keys_12_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 24, i32 31)" [kern_dec.cpp:180]   --->   Operation 54 'partselect' 'keys_12_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%keys_11_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 32, i32 39)" [kern_dec.cpp:180]   --->   Operation 55 'partselect' 'keys_11_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%keys_10_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 40, i32 47)" [kern_dec.cpp:180]   --->   Operation 56 'partselect' 'keys_10_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%keys_9_V = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 48, i32 55)" [kern_dec.cpp:180]   --->   Operation 57 'partselect' 'keys_9_V' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 56, i32 63)" [kern_dec.cpp:180]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 64, i32 71)" [kern_dec.cpp:180]   --->   Operation 59 'partselect' 'trunc_ln214_1' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 72, i32 79)" [kern_dec.cpp:180]   --->   Operation 60 'partselect' 'trunc_ln214_2' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 80, i32 87)" [kern_dec.cpp:180]   --->   Operation 61 'partselect' 'trunc_ln214_3' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 88, i32 95)" [kern_dec.cpp:180]   --->   Operation 62 'partselect' 'trunc_ln214_4' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 96, i32 103)" [kern_dec.cpp:180]   --->   Operation 63 'partselect' 'trunc_ln214_5' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 104, i32 111)" [kern_dec.cpp:180]   --->   Operation 64 'partselect' 'trunc_ln214_6' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 112, i32 119)" [kern_dec.cpp:180]   --->   Operation 65 'partselect' 'trunc_ln214_7' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %keyT_V_load, i32 120, i32 127)" [kern_dec.cpp:180]   --->   Operation 66 'partselect' 'trunc_ln214_8' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.65ns)   --->   "store i128 0, i128* @keyT_V, align 16" [kern_dec.cpp:181]   --->   Operation 67 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.65>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %keys_12_V to i64" [kern_dec.cpp:196]   --->   Operation 68 'zext' 'zext_ln544' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%SBOX_V_addr = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544" [kern_dec.cpp:196]   --->   Operation 69 'getelementptr' 'SBOX_V_addr' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%SBOX_V_load = load i8* %SBOX_V_addr, align 1" [kern_dec.cpp:196]   --->   Operation 70 'load' 'SBOX_V_load' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %keys_13_V to i64" [kern_dec.cpp:197]   --->   Operation 71 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%SBOX_V_addr_1 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_1" [kern_dec.cpp:197]   --->   Operation 72 'getelementptr' 'SBOX_V_addr_1' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (1.23ns)   --->   "%SBOX_V_load_1 = load i8* %SBOX_V_addr_1, align 1" [kern_dec.cpp:197]   --->   Operation 73 'load' 'SBOX_V_load_1' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %keys_14_V to i64" [kern_dec.cpp:198]   --->   Operation 74 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%SBOX_V_addr_2 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_2" [kern_dec.cpp:198]   --->   Operation 75 'getelementptr' 'SBOX_V_addr_2' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 76 [2/2] (1.23ns)   --->   "%SBOX_V_load_2 = load i8* %SBOX_V_addr_2, align 1" [kern_dec.cpp:198]   --->   Operation 76 'load' 'SBOX_V_load_2' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %keys_15_V to i64" [kern_dec.cpp:199]   --->   Operation 77 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%SBOX_V_addr_3 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_3" [kern_dec.cpp:199]   --->   Operation 78 'getelementptr' 'SBOX_V_addr_3' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (1.23ns)   --->   "%SBOX_V_load_3 = load i8* %SBOX_V_addr_3, align 1" [kern_dec.cpp:199]   --->   Operation 79 'load' 'SBOX_V_load_3' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_8, i8* @inv_keys_V_160, align 16" [kern_dec.cpp:230]   --->   Operation 80 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_7, i8* @inv_keys_V_161, align 1" [kern_dec.cpp:231]   --->   Operation 81 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_6, i8* @inv_keys_V_162, align 2" [kern_dec.cpp:232]   --->   Operation 82 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_5, i8* @inv_keys_V_163, align 1" [kern_dec.cpp:233]   --->   Operation 83 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_4, i8* @inv_keys_V_164, align 4" [kern_dec.cpp:234]   --->   Operation 84 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_3, i8* @inv_keys_V_165, align 1" [kern_dec.cpp:235]   --->   Operation 85 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_2, i8* @inv_keys_V_166, align 2" [kern_dec.cpp:236]   --->   Operation 86 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i8 %trunc_ln214_1, i8* @inv_keys_V_167, align 1" [kern_dec.cpp:237]   --->   Operation 87 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "store i8 %trunc_ln, i8* @inv_keys_V_168, align 8" [kern_dec.cpp:238]   --->   Operation 88 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "store i8 %keys_9_V, i8* @inv_keys_V_169, align 1" [kern_dec.cpp:239]   --->   Operation 89 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i8 %keys_10_V, i8* @inv_keys_V_170, align 2" [kern_dec.cpp:240]   --->   Operation 90 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "store i8 %keys_11_V, i8* @inv_keys_V_171, align 1" [kern_dec.cpp:241]   --->   Operation 91 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "store i8 %keys_12_V, i8* @inv_keys_V_172, align 4" [kern_dec.cpp:242]   --->   Operation 92 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "store i8 %keys_13_V, i8* @inv_keys_V_173, align 1" [kern_dec.cpp:243]   --->   Operation 93 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "store i8 %keys_14_V, i8* @inv_keys_V_174, align 2" [kern_dec.cpp:244]   --->   Operation 94 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "store i8 %keys_15_V, i8* @inv_keys_V_175, align 1" [kern_dec.cpp:245]   --->   Operation 95 'store' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i512P.i8P.i1P.i8P.i16P.i64P(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V, i32 1)" [kern_dec.cpp:102]   --->   Operation 96 'nbreadreq' 'tmp' <Predicate = (icmp_ln100)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 97 [1/1] (0.69ns)   --->   "br i1 %tmp, label %1, label %._crit_edge4563" [kern_dec.cpp:102]   --->   Operation 97 'br' <Predicate = (icmp_ln100)> <Delay = 0.69>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%empty = call { i512, i8, i1, i8, i16, i64 } @_ssdm_op_Read.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %in_V_data_V, i8* %in_V_dest_V, i1* %in_V_last_V, i8* %in_V_id_V, i16* %in_V_user_V, i64* %in_V_keep_V)" [kern_dec.cpp:105]   --->   Operation 98 'read' 'empty' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i1, i8, i16, i64 } %empty, 0" [kern_dec.cpp:105]   --->   Operation 99 'extractvalue' 'tmp_data_V' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i512, i8, i1, i8, i16, i64 } %empty, 3" [kern_dec.cpp:105]   --->   Operation 100 'extractvalue' 'tmp_id_V' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.84ns)   --->   "%icmp_ln108 = icmp eq i8 %tmp_id_V, 3" [kern_dec.cpp:108]   --->   Operation 101 'icmp' 'icmp_ln108' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.65ns)   --->   "br i1 %icmp_ln108, label %2, label %._crit_edge4561" [kern_dec.cpp:108]   --->   Operation 102 'br' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.65>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln209 = trunc i512 %tmp_data_V to i128" [kern_dec.cpp:109]   --->   Operation 103 'trunc' 'trunc_ln209' <Predicate = (icmp_ln100 & tmp & icmp_ln108)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.65ns)   --->   "store i128 %trunc_ln209, i128* @cipherT_V, align 16" [kern_dec.cpp:109]   --->   Operation 104 'store' <Predicate = (icmp_ln100 & tmp & icmp_ln108)> <Delay = 0.65>
ST_1 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln142 = add nsw i32 1, %flag_load" [kern_dec.cpp:142]   --->   Operation 105 'add' 'add_ln142' <Predicate = (icmp_ln100 & tmp & icmp_ln108)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.65ns)   --->   "br label %._crit_edge4561" [kern_dec.cpp:143]   --->   Operation 106 'br' <Predicate = (icmp_ln100 & tmp & icmp_ln108)> <Delay = 0.65>
ST_1 : Operation 107 [1/1] (0.84ns)   --->   "%icmp_ln144 = icmp eq i8 %tmp_id_V, 2" [kern_dec.cpp:144]   --->   Operation 107 'icmp' 'icmp_ln144' <Predicate = (icmp_ln100 & tmp)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.81>
ST_2 : Operation 108 [1/2] (1.23ns)   --->   "%SBOX_V_load = load i8* %SBOX_V_addr, align 1" [kern_dec.cpp:196]   --->   Operation 108 'load' 'SBOX_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 109 [1/2] (1.23ns)   --->   "%SBOX_V_load_1 = load i8* %SBOX_V_addr_1, align 1" [kern_dec.cpp:197]   --->   Operation 109 'load' 'SBOX_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 110 [1/2] (1.23ns)   --->   "%SBOX_V_load_2 = load i8* %SBOX_V_addr_2, align 1" [kern_dec.cpp:198]   --->   Operation 110 'load' 'SBOX_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 111 [1/2] (1.23ns)   --->   "%SBOX_V_load_3 = load i8* %SBOX_V_addr_3, align 1" [kern_dec.cpp:199]   --->   Operation 111 'load' 'SBOX_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357)   --->   "%xor_ln1357_68 = xor i8 %trunc_ln214_8, 1" [kern_dec.cpp:207]   --->   Operation 112 'xor' 'xor_ln1357_68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357 = xor i8 %xor_ln1357_68, %SBOX_V_load_1" [kern_dec.cpp:207]   --->   Operation 113 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.33ns)   --->   "%xor_ln1357_1 = xor i8 %SBOX_V_load_2, %trunc_ln214_7" [kern_dec.cpp:208]   --->   Operation 114 'xor' 'xor_ln1357_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.33ns)   --->   "%xor_ln1357_2 = xor i8 %SBOX_V_load_3, %trunc_ln214_6" [kern_dec.cpp:209]   --->   Operation 115 'xor' 'xor_ln1357_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.33ns)   --->   "%xor_ln1357_3 = xor i8 %SBOX_V_load, %trunc_ln214_5" [kern_dec.cpp:210]   --->   Operation 116 'xor' 'xor_ln1357_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.33ns)   --->   "%xor_ln1357_4 = xor i8 %trunc_ln214_4, %xor_ln1357" [kern_dec.cpp:212]   --->   Operation 117 'xor' 'xor_ln1357_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.33ns)   --->   "%xor_ln1357_5 = xor i8 %trunc_ln214_3, %xor_ln1357_1" [kern_dec.cpp:213]   --->   Operation 118 'xor' 'xor_ln1357_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.33ns)   --->   "%xor_ln1357_6 = xor i8 %trunc_ln214_2, %xor_ln1357_2" [kern_dec.cpp:214]   --->   Operation 119 'xor' 'xor_ln1357_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.33ns)   --->   "%xor_ln1357_7 = xor i8 %trunc_ln214_1, %xor_ln1357_3" [kern_dec.cpp:215]   --->   Operation 120 'xor' 'xor_ln1357_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.33ns)   --->   "%xor_ln1357_8 = xor i8 %trunc_ln, %xor_ln1357_4" [kern_dec.cpp:217]   --->   Operation 121 'xor' 'xor_ln1357_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.33ns)   --->   "%xor_ln1357_9 = xor i8 %keys_9_V, %xor_ln1357_5" [kern_dec.cpp:218]   --->   Operation 122 'xor' 'xor_ln1357_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.33ns)   --->   "%xor_ln1357_10 = xor i8 %keys_10_V, %xor_ln1357_6" [kern_dec.cpp:219]   --->   Operation 123 'xor' 'xor_ln1357_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.33ns)   --->   "%xor_ln1357_11 = xor i8 %keys_11_V, %xor_ln1357_7" [kern_dec.cpp:220]   --->   Operation 124 'xor' 'xor_ln1357_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.33ns)   --->   "%xor_ln1357_12 = xor i8 %keys_12_V, %xor_ln1357_8" [kern_dec.cpp:222]   --->   Operation 125 'xor' 'xor_ln1357_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.33ns)   --->   "%xor_ln1357_13 = xor i8 %keys_13_V, %xor_ln1357_9" [kern_dec.cpp:223]   --->   Operation 126 'xor' 'xor_ln1357_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.33ns)   --->   "%xor_ln1357_14 = xor i8 %keys_14_V, %xor_ln1357_10" [kern_dec.cpp:224]   --->   Operation 127 'xor' 'xor_ln1357_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.33ns)   --->   "%xor_ln1357_15 = xor i8 %keys_15_V, %xor_ln1357_11" [kern_dec.cpp:225]   --->   Operation 128 'xor' 'xor_ln1357_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %xor_ln1357_12 to i64" [kern_dec.cpp:196]   --->   Operation 129 'zext' 'zext_ln544_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%SBOX_V_addr_10 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_4" [kern_dec.cpp:196]   --->   Operation 130 'getelementptr' 'SBOX_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [2/2] (1.23ns)   --->   "%SBOX_V_load_4 = load i8* %SBOX_V_addr_10, align 1" [kern_dec.cpp:196]   --->   Operation 131 'load' 'SBOX_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %xor_ln1357_13 to i64" [kern_dec.cpp:197]   --->   Operation 132 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%SBOX_V_addr_11 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_5" [kern_dec.cpp:197]   --->   Operation 133 'getelementptr' 'SBOX_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (1.23ns)   --->   "%SBOX_V_load_5 = load i8* %SBOX_V_addr_11, align 1" [kern_dec.cpp:197]   --->   Operation 134 'load' 'SBOX_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i8 %xor_ln1357_14 to i64" [kern_dec.cpp:198]   --->   Operation 135 'zext' 'zext_ln544_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%SBOX_V_addr_12 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_6" [kern_dec.cpp:198]   --->   Operation 136 'getelementptr' 'SBOX_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [2/2] (1.23ns)   --->   "%SBOX_V_load_6 = load i8* %SBOX_V_addr_12, align 1" [kern_dec.cpp:198]   --->   Operation 137 'load' 'SBOX_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i8 %xor_ln1357_15 to i64" [kern_dec.cpp:199]   --->   Operation 138 'zext' 'zext_ln544_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%SBOX_V_addr_13 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_7" [kern_dec.cpp:199]   --->   Operation 139 'getelementptr' 'SBOX_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (1.23ns)   --->   "%SBOX_V_load_7 = load i8* %SBOX_V_addr_13, align 1" [kern_dec.cpp:199]   --->   Operation 140 'load' 'SBOX_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357, i8* @inv_keys_V_144, align 16" [kern_dec.cpp:230]   --->   Operation 141 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_1, i8* @inv_keys_V_145, align 1" [kern_dec.cpp:231]   --->   Operation 142 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_2, i8* @inv_keys_V_146, align 2" [kern_dec.cpp:232]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_3, i8* @inv_keys_V_147, align 1" [kern_dec.cpp:233]   --->   Operation 144 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_4, i8* @inv_keys_V_148, align 4" [kern_dec.cpp:234]   --->   Operation 145 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_5, i8* @inv_keys_V_149, align 1" [kern_dec.cpp:235]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_6, i8* @inv_keys_V_150, align 2" [kern_dec.cpp:236]   --->   Operation 147 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_7, i8* @inv_keys_V_151, align 1" [kern_dec.cpp:237]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_8, i8* @inv_keys_V_152, align 8" [kern_dec.cpp:238]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_9, i8* @inv_keys_V_153, align 1" [kern_dec.cpp:239]   --->   Operation 150 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_10, i8* @inv_keys_V_154, align 2" [kern_dec.cpp:240]   --->   Operation 151 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_11, i8* @inv_keys_V_155, align 1" [kern_dec.cpp:241]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_12, i8* @inv_keys_V_156, align 4" [kern_dec.cpp:242]   --->   Operation 153 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_13, i8* @inv_keys_V_157, align 1" [kern_dec.cpp:243]   --->   Operation 154 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_14, i8* @inv_keys_V_158, align 2" [kern_dec.cpp:244]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_15, i8* @inv_keys_V_159, align 1" [kern_dec.cpp:245]   --->   Operation 156 'store' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 157 [1/2] (1.23ns)   --->   "%SBOX_V_load_4 = load i8* %SBOX_V_addr_10, align 1" [kern_dec.cpp:196]   --->   Operation 157 'load' 'SBOX_V_load_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 158 [1/2] (1.23ns)   --->   "%SBOX_V_load_5 = load i8* %SBOX_V_addr_11, align 1" [kern_dec.cpp:197]   --->   Operation 158 'load' 'SBOX_V_load_5' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 159 [1/2] (1.23ns)   --->   "%SBOX_V_load_6 = load i8* %SBOX_V_addr_12, align 1" [kern_dec.cpp:198]   --->   Operation 159 'load' 'SBOX_V_load_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 160 [1/2] (1.23ns)   --->   "%SBOX_V_load_7 = load i8* %SBOX_V_addr_13, align 1" [kern_dec.cpp:199]   --->   Operation 160 'load' 'SBOX_V_load_7' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 161 [1/1] (0.33ns)   --->   "%xor_ln719 = xor i8 %SBOX_V_load_5, 2" [kern_dec.cpp:200]   --->   Operation 161 'xor' 'xor_ln719' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.33ns)   --->   "%xor_ln1357_16 = xor i8 %xor_ln1357, %xor_ln719" [kern_dec.cpp:207]   --->   Operation 162 'xor' 'xor_ln1357_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.33ns)   --->   "%xor_ln1357_17 = xor i8 %SBOX_V_load_6, %xor_ln1357_1" [kern_dec.cpp:208]   --->   Operation 163 'xor' 'xor_ln1357_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.33ns)   --->   "%xor_ln1357_18 = xor i8 %SBOX_V_load_7, %xor_ln1357_2" [kern_dec.cpp:209]   --->   Operation 164 'xor' 'xor_ln1357_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.33ns)   --->   "%xor_ln1357_19 = xor i8 %SBOX_V_load_4, %xor_ln1357_3" [kern_dec.cpp:210]   --->   Operation 165 'xor' 'xor_ln1357_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.33ns)   --->   "%xor_ln1357_20 = xor i8 %trunc_ln214_4, %xor_ln719" [kern_dec.cpp:212]   --->   Operation 166 'xor' 'xor_ln1357_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.33ns)   --->   "%xor_ln1357_21 = xor i8 %SBOX_V_load_6, %trunc_ln214_3" [kern_dec.cpp:213]   --->   Operation 167 'xor' 'xor_ln1357_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.33ns)   --->   "%xor_ln1357_22 = xor i8 %SBOX_V_load_7, %trunc_ln214_2" [kern_dec.cpp:214]   --->   Operation 168 'xor' 'xor_ln1357_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.33ns)   --->   "%xor_ln1357_23 = xor i8 %SBOX_V_load_4, %trunc_ln214_1" [kern_dec.cpp:215]   --->   Operation 169 'xor' 'xor_ln1357_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.33ns)   --->   "%xor_ln1357_24 = xor i8 %xor_ln1357_8, %xor_ln1357_20" [kern_dec.cpp:217]   --->   Operation 170 'xor' 'xor_ln1357_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.33ns)   --->   "%xor_ln1357_25 = xor i8 %xor_ln1357_9, %xor_ln1357_21" [kern_dec.cpp:218]   --->   Operation 171 'xor' 'xor_ln1357_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.33ns)   --->   "%xor_ln1357_26 = xor i8 %xor_ln1357_10, %xor_ln1357_22" [kern_dec.cpp:219]   --->   Operation 172 'xor' 'xor_ln1357_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.33ns)   --->   "%xor_ln1357_27 = xor i8 %xor_ln1357_11, %xor_ln1357_23" [kern_dec.cpp:220]   --->   Operation 173 'xor' 'xor_ln1357_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.33ns)   --->   "%xor_ln1357_28 = xor i8 %keys_12_V, %xor_ln1357_20" [kern_dec.cpp:222]   --->   Operation 174 'xor' 'xor_ln1357_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.33ns)   --->   "%xor_ln1357_29 = xor i8 %keys_13_V, %xor_ln1357_21" [kern_dec.cpp:223]   --->   Operation 175 'xor' 'xor_ln1357_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.33ns)   --->   "%xor_ln1357_30 = xor i8 %keys_14_V, %xor_ln1357_22" [kern_dec.cpp:224]   --->   Operation 176 'xor' 'xor_ln1357_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.33ns)   --->   "%xor_ln1357_31 = xor i8 %keys_15_V, %xor_ln1357_23" [kern_dec.cpp:225]   --->   Operation 177 'xor' 'xor_ln1357_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i8 %xor_ln1357_28 to i64" [kern_dec.cpp:196]   --->   Operation 178 'zext' 'zext_ln544_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%SBOX_V_addr_14 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_8" [kern_dec.cpp:196]   --->   Operation 179 'getelementptr' 'SBOX_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [2/2] (1.23ns)   --->   "%SBOX_V_load_8 = load i8* %SBOX_V_addr_14, align 1" [kern_dec.cpp:196]   --->   Operation 180 'load' 'SBOX_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i8 %xor_ln1357_29 to i64" [kern_dec.cpp:197]   --->   Operation 181 'zext' 'zext_ln544_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%SBOX_V_addr_15 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_9" [kern_dec.cpp:197]   --->   Operation 182 'getelementptr' 'SBOX_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (1.23ns)   --->   "%SBOX_V_load_9 = load i8* %SBOX_V_addr_15, align 1" [kern_dec.cpp:197]   --->   Operation 183 'load' 'SBOX_V_load_9' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i8 %xor_ln1357_30 to i64" [kern_dec.cpp:198]   --->   Operation 184 'zext' 'zext_ln544_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%SBOX_V_addr_16 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_10" [kern_dec.cpp:198]   --->   Operation 185 'getelementptr' 'SBOX_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [2/2] (1.23ns)   --->   "%SBOX_V_load_10 = load i8* %SBOX_V_addr_16, align 1" [kern_dec.cpp:198]   --->   Operation 186 'load' 'SBOX_V_load_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i8 %xor_ln1357_31 to i64" [kern_dec.cpp:199]   --->   Operation 187 'zext' 'zext_ln544_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%SBOX_V_addr_17 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_11" [kern_dec.cpp:199]   --->   Operation 188 'getelementptr' 'SBOX_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [2/2] (1.23ns)   --->   "%SBOX_V_load_11 = load i8* %SBOX_V_addr_17, align 1" [kern_dec.cpp:199]   --->   Operation 189 'load' 'SBOX_V_load_11' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_16, i8* @inv_keys_V_128, align 16" [kern_dec.cpp:230]   --->   Operation 190 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_17, i8* @inv_keys_V_129, align 1" [kern_dec.cpp:231]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_18, i8* @inv_keys_V_130, align 2" [kern_dec.cpp:232]   --->   Operation 192 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_19, i8* @inv_keys_V_131, align 1" [kern_dec.cpp:233]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_20, i8* @inv_keys_V_132, align 4" [kern_dec.cpp:234]   --->   Operation 194 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_21, i8* @inv_keys_V_133, align 1" [kern_dec.cpp:235]   --->   Operation 195 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_22, i8* @inv_keys_V_134, align 2" [kern_dec.cpp:236]   --->   Operation 196 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_23, i8* @inv_keys_V_135, align 1" [kern_dec.cpp:237]   --->   Operation 197 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_24, i8* @inv_keys_V_136, align 8" [kern_dec.cpp:238]   --->   Operation 198 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_25, i8* @inv_keys_V_137, align 1" [kern_dec.cpp:239]   --->   Operation 199 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_26, i8* @inv_keys_V_138, align 2" [kern_dec.cpp:240]   --->   Operation 200 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_27, i8* @inv_keys_V_139, align 1" [kern_dec.cpp:241]   --->   Operation 201 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_28, i8* @inv_keys_V_140, align 4" [kern_dec.cpp:242]   --->   Operation 202 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_29, i8* @inv_keys_V_141, align 1" [kern_dec.cpp:243]   --->   Operation 203 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_30, i8* @inv_keys_V_142, align 2" [kern_dec.cpp:244]   --->   Operation 204 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_31, i8* @inv_keys_V_143, align 1" [kern_dec.cpp:245]   --->   Operation 205 'store' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.47>
ST_4 : Operation 206 [1/2] (1.23ns)   --->   "%SBOX_V_load_8 = load i8* %SBOX_V_addr_14, align 1" [kern_dec.cpp:196]   --->   Operation 206 'load' 'SBOX_V_load_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 207 [1/2] (1.23ns)   --->   "%SBOX_V_load_9 = load i8* %SBOX_V_addr_15, align 1" [kern_dec.cpp:197]   --->   Operation 207 'load' 'SBOX_V_load_9' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 208 [1/2] (1.23ns)   --->   "%SBOX_V_load_10 = load i8* %SBOX_V_addr_16, align 1" [kern_dec.cpp:198]   --->   Operation 208 'load' 'SBOX_V_load_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 209 [1/2] (1.23ns)   --->   "%SBOX_V_load_11 = load i8* %SBOX_V_addr_17, align 1" [kern_dec.cpp:199]   --->   Operation 209 'load' 'SBOX_V_load_11' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_32)   --->   "%xor_ln1357_69 = xor i8 %xor_ln1357_16, 4" [kern_dec.cpp:207]   --->   Operation 210 'xor' 'xor_ln1357_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_32 = xor i8 %xor_ln1357_69, %SBOX_V_load_9" [kern_dec.cpp:207]   --->   Operation 211 'xor' 'xor_ln1357_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/1] (0.33ns)   --->   "%xor_ln1357_33 = xor i8 %SBOX_V_load_10, %xor_ln1357_17" [kern_dec.cpp:208]   --->   Operation 212 'xor' 'xor_ln1357_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (0.33ns)   --->   "%xor_ln1357_34 = xor i8 %SBOX_V_load_11, %xor_ln1357_18" [kern_dec.cpp:209]   --->   Operation 213 'xor' 'xor_ln1357_34' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/1] (0.33ns)   --->   "%xor_ln1357_35 = xor i8 %SBOX_V_load_8, %xor_ln1357_19" [kern_dec.cpp:210]   --->   Operation 214 'xor' 'xor_ln1357_35' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.33ns)   --->   "%xor_ln1357_40 = xor i8 %xor_ln1357_8, %xor_ln1357_32" [kern_dec.cpp:217]   --->   Operation 215 'xor' 'xor_ln1357_40' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.33ns)   --->   "%xor_ln1357_41 = xor i8 %xor_ln1357_9, %xor_ln1357_33" [kern_dec.cpp:218]   --->   Operation 216 'xor' 'xor_ln1357_41' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.33ns)   --->   "%xor_ln1357_42 = xor i8 %xor_ln1357_10, %xor_ln1357_34" [kern_dec.cpp:219]   --->   Operation 217 'xor' 'xor_ln1357_42' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.33ns)   --->   "%xor_ln1357_43 = xor i8 %xor_ln1357_11, %xor_ln1357_35" [kern_dec.cpp:220]   --->   Operation 218 'xor' 'xor_ln1357_43' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.33ns)   --->   "%xor_ln1357_44 = xor i8 %xor_ln1357_28, %xor_ln1357_40" [kern_dec.cpp:222]   --->   Operation 219 'xor' 'xor_ln1357_44' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.33ns)   --->   "%xor_ln1357_45 = xor i8 %xor_ln1357_29, %xor_ln1357_41" [kern_dec.cpp:223]   --->   Operation 220 'xor' 'xor_ln1357_45' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.33ns)   --->   "%xor_ln1357_46 = xor i8 %xor_ln1357_30, %xor_ln1357_42" [kern_dec.cpp:224]   --->   Operation 221 'xor' 'xor_ln1357_46' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.33ns)   --->   "%xor_ln1357_47 = xor i8 %xor_ln1357_31, %xor_ln1357_43" [kern_dec.cpp:225]   --->   Operation 222 'xor' 'xor_ln1357_47' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i8 %xor_ln1357_44 to i64" [kern_dec.cpp:196]   --->   Operation 223 'zext' 'zext_ln544_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%SBOX_V_addr_18 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_12" [kern_dec.cpp:196]   --->   Operation 224 'getelementptr' 'SBOX_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (1.23ns)   --->   "%SBOX_V_load_12 = load i8* %SBOX_V_addr_18, align 1" [kern_dec.cpp:196]   --->   Operation 225 'load' 'SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i8 %xor_ln1357_45 to i64" [kern_dec.cpp:197]   --->   Operation 226 'zext' 'zext_ln544_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%SBOX_V_addr_19 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_13" [kern_dec.cpp:197]   --->   Operation 227 'getelementptr' 'SBOX_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [2/2] (1.23ns)   --->   "%SBOX_V_load_13 = load i8* %SBOX_V_addr_19, align 1" [kern_dec.cpp:197]   --->   Operation 228 'load' 'SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i8 %xor_ln1357_46 to i64" [kern_dec.cpp:198]   --->   Operation 229 'zext' 'zext_ln544_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%SBOX_V_addr_20 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_14" [kern_dec.cpp:198]   --->   Operation 230 'getelementptr' 'SBOX_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [2/2] (1.23ns)   --->   "%SBOX_V_load_14 = load i8* %SBOX_V_addr_20, align 1" [kern_dec.cpp:198]   --->   Operation 231 'load' 'SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln544_15 = zext i8 %xor_ln1357_47 to i64" [kern_dec.cpp:199]   --->   Operation 232 'zext' 'zext_ln544_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%SBOX_V_addr_21 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_15" [kern_dec.cpp:199]   --->   Operation 233 'getelementptr' 'SBOX_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [2/2] (1.23ns)   --->   "%SBOX_V_load_15 = load i8* %SBOX_V_addr_21, align 1" [kern_dec.cpp:199]   --->   Operation 234 'load' 'SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_40, i8* @inv_keys_V_120, align 8" [kern_dec.cpp:238]   --->   Operation 235 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_41, i8* @inv_keys_V_121, align 1" [kern_dec.cpp:239]   --->   Operation 236 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_42, i8* @inv_keys_V_122, align 2" [kern_dec.cpp:240]   --->   Operation 237 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_43, i8* @inv_keys_V_123, align 1" [kern_dec.cpp:241]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_44, i8* @inv_keys_V_124, align 4" [kern_dec.cpp:242]   --->   Operation 239 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_45, i8* @inv_keys_V_125, align 1" [kern_dec.cpp:243]   --->   Operation 240 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_46, i8* @inv_keys_V_126, align 2" [kern_dec.cpp:244]   --->   Operation 241 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_47, i8* @inv_keys_V_127, align 1" [kern_dec.cpp:245]   --->   Operation 242 'store' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.14>
ST_5 : Operation 243 [1/1] (0.33ns)   --->   "%xor_ln1357_36 = xor i8 %xor_ln1357_20, %xor_ln1357_32" [kern_dec.cpp:212]   --->   Operation 243 'xor' 'xor_ln1357_36' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 244 [1/1] (0.33ns)   --->   "%xor_ln1357_37 = xor i8 %xor_ln1357_21, %xor_ln1357_33" [kern_dec.cpp:213]   --->   Operation 244 'xor' 'xor_ln1357_37' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.33ns)   --->   "%xor_ln1357_38 = xor i8 %xor_ln1357_22, %xor_ln1357_34" [kern_dec.cpp:214]   --->   Operation 245 'xor' 'xor_ln1357_38' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 246 [1/1] (0.33ns)   --->   "%xor_ln1357_39 = xor i8 %xor_ln1357_23, %xor_ln1357_35" [kern_dec.cpp:215]   --->   Operation 246 'xor' 'xor_ln1357_39' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/2] (1.23ns)   --->   "%SBOX_V_load_12 = load i8* %SBOX_V_addr_18, align 1" [kern_dec.cpp:196]   --->   Operation 247 'load' 'SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 248 [1/2] (1.23ns)   --->   "%SBOX_V_load_13 = load i8* %SBOX_V_addr_19, align 1" [kern_dec.cpp:197]   --->   Operation 248 'load' 'SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 249 [1/2] (1.23ns)   --->   "%SBOX_V_load_14 = load i8* %SBOX_V_addr_20, align 1" [kern_dec.cpp:198]   --->   Operation 249 'load' 'SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 250 [1/2] (1.23ns)   --->   "%SBOX_V_load_15 = load i8* %SBOX_V_addr_21, align 1" [kern_dec.cpp:199]   --->   Operation 250 'load' 'SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 251 [1/1] (0.33ns)   --->   "%xor_ln719_2 = xor i8 %SBOX_V_load_13, 8" [kern_dec.cpp:200]   --->   Operation 251 'xor' 'xor_ln719_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 252 [1/1] (0.33ns)   --->   "%xor_ln1357_48 = xor i8 %xor_ln1357_32, %xor_ln719_2" [kern_dec.cpp:207]   --->   Operation 252 'xor' 'xor_ln1357_48' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 253 [1/1] (0.33ns)   --->   "%xor_ln1357_49 = xor i8 %SBOX_V_load_14, %xor_ln1357_33" [kern_dec.cpp:208]   --->   Operation 253 'xor' 'xor_ln1357_49' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 254 [1/1] (0.33ns)   --->   "%xor_ln1357_50 = xor i8 %SBOX_V_load_15, %xor_ln1357_34" [kern_dec.cpp:209]   --->   Operation 254 'xor' 'xor_ln1357_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.33ns)   --->   "%xor_ln1357_51 = xor i8 %SBOX_V_load_12, %xor_ln1357_35" [kern_dec.cpp:210]   --->   Operation 255 'xor' 'xor_ln1357_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 256 [1/1] (0.33ns)   --->   "%xor_ln1357_52 = xor i8 %xor_ln1357_20, %xor_ln719_2" [kern_dec.cpp:212]   --->   Operation 256 'xor' 'xor_ln1357_52' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.33ns)   --->   "%xor_ln1357_53 = xor i8 %SBOX_V_load_14, %xor_ln1357_21" [kern_dec.cpp:213]   --->   Operation 257 'xor' 'xor_ln1357_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.33ns)   --->   "%xor_ln1357_54 = xor i8 %SBOX_V_load_15, %xor_ln1357_22" [kern_dec.cpp:214]   --->   Operation 258 'xor' 'xor_ln1357_54' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 259 [1/1] (0.33ns)   --->   "%xor_ln1357_55 = xor i8 %SBOX_V_load_12, %xor_ln1357_23" [kern_dec.cpp:215]   --->   Operation 259 'xor' 'xor_ln1357_55' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 260 [1/1] (0.33ns)   --->   "%xor_ln1357_56 = xor i8 %xor_ln1357_40, %xor_ln1357_52" [kern_dec.cpp:217]   --->   Operation 260 'xor' 'xor_ln1357_56' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.33ns)   --->   "%xor_ln1357_57 = xor i8 %xor_ln1357_41, %xor_ln1357_53" [kern_dec.cpp:218]   --->   Operation 261 'xor' 'xor_ln1357_57' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 262 [1/1] (0.33ns)   --->   "%xor_ln1357_58 = xor i8 %xor_ln1357_42, %xor_ln1357_54" [kern_dec.cpp:219]   --->   Operation 262 'xor' 'xor_ln1357_58' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 263 [1/1] (0.33ns)   --->   "%xor_ln1357_59 = xor i8 %xor_ln1357_43, %xor_ln1357_55" [kern_dec.cpp:220]   --->   Operation 263 'xor' 'xor_ln1357_59' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 264 [1/1] (0.33ns)   --->   "%xor_ln1357_60 = xor i8 %keys_12_V, %xor_ln719_2" [kern_dec.cpp:222]   --->   Operation 264 'xor' 'xor_ln1357_60' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 265 [1/1] (0.33ns)   --->   "%xor_ln1357_61 = xor i8 %SBOX_V_load_14, %keys_13_V" [kern_dec.cpp:223]   --->   Operation 265 'xor' 'xor_ln1357_61' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.33ns)   --->   "%xor_ln1357_62 = xor i8 %SBOX_V_load_15, %keys_14_V" [kern_dec.cpp:224]   --->   Operation 266 'xor' 'xor_ln1357_62' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.33ns)   --->   "%xor_ln1357_63 = xor i8 %SBOX_V_load_12, %keys_15_V" [kern_dec.cpp:225]   --->   Operation 267 'xor' 'xor_ln1357_63' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln544_16 = zext i8 %xor_ln1357_60 to i64" [kern_dec.cpp:196]   --->   Operation 268 'zext' 'zext_ln544_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%SBOX_V_addr_4 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_16" [kern_dec.cpp:196]   --->   Operation 269 'getelementptr' 'SBOX_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [2/2] (1.23ns)   --->   "%SBOX_V_load_16 = load i8* %SBOX_V_addr_4, align 1" [kern_dec.cpp:196]   --->   Operation 270 'load' 'SBOX_V_load_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln544_17 = zext i8 %xor_ln1357_61 to i64" [kern_dec.cpp:197]   --->   Operation 271 'zext' 'zext_ln544_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%SBOX_V_addr_22 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_17" [kern_dec.cpp:197]   --->   Operation 272 'getelementptr' 'SBOX_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [2/2] (1.23ns)   --->   "%SBOX_V_load_17 = load i8* %SBOX_V_addr_22, align 1" [kern_dec.cpp:197]   --->   Operation 273 'load' 'SBOX_V_load_17' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln544_18 = zext i8 %xor_ln1357_62 to i64" [kern_dec.cpp:198]   --->   Operation 274 'zext' 'zext_ln544_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%SBOX_V_addr_23 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_18" [kern_dec.cpp:198]   --->   Operation 275 'getelementptr' 'SBOX_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 276 [2/2] (1.23ns)   --->   "%SBOX_V_load_18 = load i8* %SBOX_V_addr_23, align 1" [kern_dec.cpp:198]   --->   Operation 276 'load' 'SBOX_V_load_18' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln544_19 = zext i8 %xor_ln1357_63 to i64" [kern_dec.cpp:199]   --->   Operation 277 'zext' 'zext_ln544_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns)   --->   "%SBOX_V_addr_24 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_19" [kern_dec.cpp:199]   --->   Operation 278 'getelementptr' 'SBOX_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 279 [2/2] (1.23ns)   --->   "%SBOX_V_load_19 = load i8* %SBOX_V_addr_24, align 1" [kern_dec.cpp:199]   --->   Operation 279 'load' 'SBOX_V_load_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_52, i8* @inv_keys_V_100, align 4" [kern_dec.cpp:234]   --->   Operation 280 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_53, i8* @inv_keys_V_101, align 1" [kern_dec.cpp:235]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 282 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_54, i8* @inv_keys_V_102, align 2" [kern_dec.cpp:236]   --->   Operation 282 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 283 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_55, i8* @inv_keys_V_103, align 1" [kern_dec.cpp:237]   --->   Operation 283 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 284 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_56, i8* @inv_keys_V_104, align 8" [kern_dec.cpp:238]   --->   Operation 284 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_57, i8* @inv_keys_V_105, align 1" [kern_dec.cpp:239]   --->   Operation 285 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_58, i8* @inv_keys_V_106, align 2" [kern_dec.cpp:240]   --->   Operation 286 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_59, i8* @inv_keys_V_107, align 1" [kern_dec.cpp:241]   --->   Operation 287 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_60, i8* @inv_keys_V_108, align 4" [kern_dec.cpp:242]   --->   Operation 288 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_61, i8* @inv_keys_V_109, align 1" [kern_dec.cpp:243]   --->   Operation 289 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_62, i8* @inv_keys_V_110, align 2" [kern_dec.cpp:244]   --->   Operation 290 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_63, i8* @inv_keys_V_111, align 1" [kern_dec.cpp:245]   --->   Operation 291 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_32, i8* @inv_keys_V_112, align 16" [kern_dec.cpp:230]   --->   Operation 292 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_33, i8* @inv_keys_V_113, align 1" [kern_dec.cpp:231]   --->   Operation 293 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_34, i8* @inv_keys_V_114, align 2" [kern_dec.cpp:232]   --->   Operation 294 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_35, i8* @inv_keys_V_115, align 1" [kern_dec.cpp:233]   --->   Operation 295 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_36, i8* @inv_keys_V_116, align 4" [kern_dec.cpp:234]   --->   Operation 296 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_37, i8* @inv_keys_V_117, align 1" [kern_dec.cpp:235]   --->   Operation 297 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_38, i8* @inv_keys_V_118, align 2" [kern_dec.cpp:236]   --->   Operation 298 'store' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_39, i8* @inv_keys_V_119, align 1" [kern_dec.cpp:237]   --->   Operation 299 'store' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.47>
ST_6 : Operation 300 [1/2] (1.23ns)   --->   "%SBOX_V_load_16 = load i8* %SBOX_V_addr_4, align 1" [kern_dec.cpp:196]   --->   Operation 300 'load' 'SBOX_V_load_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 301 [1/2] (1.23ns)   --->   "%SBOX_V_load_17 = load i8* %SBOX_V_addr_22, align 1" [kern_dec.cpp:197]   --->   Operation 301 'load' 'SBOX_V_load_17' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 302 [1/2] (1.23ns)   --->   "%SBOX_V_load_18 = load i8* %SBOX_V_addr_23, align 1" [kern_dec.cpp:198]   --->   Operation 302 'load' 'SBOX_V_load_18' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 303 [1/2] (1.23ns)   --->   "%SBOX_V_load_19 = load i8* %SBOX_V_addr_24, align 1" [kern_dec.cpp:199]   --->   Operation 303 'load' 'SBOX_V_load_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_64)   --->   "%xor_ln1357_70 = xor i8 %xor_ln1357_48, 16" [kern_dec.cpp:207]   --->   Operation 304 'xor' 'xor_ln1357_70' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 305 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_64 = xor i8 %xor_ln1357_70, %SBOX_V_load_17" [kern_dec.cpp:207]   --->   Operation 305 'xor' 'xor_ln1357_64' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 306 [1/1] (0.33ns)   --->   "%xor_ln1357_65 = xor i8 %SBOX_V_load_18, %xor_ln1357_49" [kern_dec.cpp:208]   --->   Operation 306 'xor' 'xor_ln1357_65' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.33ns)   --->   "%xor_ln1357_66 = xor i8 %SBOX_V_load_19, %xor_ln1357_50" [kern_dec.cpp:209]   --->   Operation 307 'xor' 'xor_ln1357_66' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 308 [1/1] (0.33ns)   --->   "%xor_ln1357_67 = xor i8 %SBOX_V_load_16, %xor_ln1357_51" [kern_dec.cpp:210]   --->   Operation 308 'xor' 'xor_ln1357_67' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 309 [1/1] (0.33ns)   --->   "%xor_ln1357_71 = xor i8 %xor_ln1357_40, %xor_ln1357_64" [kern_dec.cpp:217]   --->   Operation 309 'xor' 'xor_ln1357_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.33ns)   --->   "%xor_ln1357_72 = xor i8 %xor_ln1357_41, %xor_ln1357_65" [kern_dec.cpp:218]   --->   Operation 310 'xor' 'xor_ln1357_72' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.33ns)   --->   "%xor_ln1357_73 = xor i8 %xor_ln1357_42, %xor_ln1357_66" [kern_dec.cpp:219]   --->   Operation 311 'xor' 'xor_ln1357_73' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 312 [1/1] (0.33ns)   --->   "%xor_ln1357_74 = xor i8 %xor_ln1357_43, %xor_ln1357_67" [kern_dec.cpp:220]   --->   Operation 312 'xor' 'xor_ln1357_74' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 313 [1/1] (0.33ns)   --->   "%xor_ln1357_75 = xor i8 %xor_ln1357_60, %xor_ln1357_71" [kern_dec.cpp:222]   --->   Operation 313 'xor' 'xor_ln1357_75' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 314 [1/1] (0.33ns)   --->   "%xor_ln1357_76 = xor i8 %xor_ln1357_61, %xor_ln1357_72" [kern_dec.cpp:223]   --->   Operation 314 'xor' 'xor_ln1357_76' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 315 [1/1] (0.33ns)   --->   "%xor_ln1357_77 = xor i8 %xor_ln1357_62, %xor_ln1357_73" [kern_dec.cpp:224]   --->   Operation 315 'xor' 'xor_ln1357_77' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 316 [1/1] (0.33ns)   --->   "%xor_ln1357_78 = xor i8 %xor_ln1357_63, %xor_ln1357_74" [kern_dec.cpp:225]   --->   Operation 316 'xor' 'xor_ln1357_78' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln544_20 = zext i8 %xor_ln1357_75 to i64" [kern_dec.cpp:196]   --->   Operation 317 'zext' 'zext_ln544_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 318 [1/1] (0.00ns)   --->   "%SBOX_V_addr_5 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_20" [kern_dec.cpp:196]   --->   Operation 318 'getelementptr' 'SBOX_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 319 [2/2] (1.23ns)   --->   "%SBOX_V_load_20 = load i8* %SBOX_V_addr_5, align 1" [kern_dec.cpp:196]   --->   Operation 319 'load' 'SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln544_21 = zext i8 %xor_ln1357_76 to i64" [kern_dec.cpp:197]   --->   Operation 320 'zext' 'zext_ln544_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%SBOX_V_addr_25 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_21" [kern_dec.cpp:197]   --->   Operation 321 'getelementptr' 'SBOX_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 322 [2/2] (1.23ns)   --->   "%SBOX_V_load_21 = load i8* %SBOX_V_addr_25, align 1" [kern_dec.cpp:197]   --->   Operation 322 'load' 'SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln544_22 = zext i8 %xor_ln1357_77 to i64" [kern_dec.cpp:198]   --->   Operation 323 'zext' 'zext_ln544_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%SBOX_V_addr_26 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_22" [kern_dec.cpp:198]   --->   Operation 324 'getelementptr' 'SBOX_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 325 [2/2] (1.23ns)   --->   "%SBOX_V_load_22 = load i8* %SBOX_V_addr_26, align 1" [kern_dec.cpp:198]   --->   Operation 325 'load' 'SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln544_23 = zext i8 %xor_ln1357_78 to i64" [kern_dec.cpp:199]   --->   Operation 326 'zext' 'zext_ln544_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%SBOX_V_addr_27 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_23" [kern_dec.cpp:199]   --->   Operation 327 'getelementptr' 'SBOX_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 328 [2/2] (1.23ns)   --->   "%SBOX_V_load_23 = load i8* %SBOX_V_addr_27, align 1" [kern_dec.cpp:199]   --->   Operation 328 'load' 'SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_48, i8* @inv_keys_V_96, align 16" [kern_dec.cpp:230]   --->   Operation 329 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 330 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_49, i8* @inv_keys_V_97, align 1" [kern_dec.cpp:231]   --->   Operation 330 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_50, i8* @inv_keys_V_98, align 2" [kern_dec.cpp:232]   --->   Operation 331 'store' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "store i8 %xor_ln1357_51, i8* @inv_keys_V_99, align 1" [kern_dec.cpp:233]   --->   Operation 332 'store' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.47>
ST_7 : Operation 333 [1/2] (1.23ns)   --->   "%SBOX_V_load_20 = load i8* %SBOX_V_addr_5, align 1" [kern_dec.cpp:196]   --->   Operation 333 'load' 'SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 334 [1/2] (1.23ns)   --->   "%SBOX_V_load_21 = load i8* %SBOX_V_addr_25, align 1" [kern_dec.cpp:197]   --->   Operation 334 'load' 'SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 335 [1/2] (1.23ns)   --->   "%SBOX_V_load_22 = load i8* %SBOX_V_addr_26, align 1" [kern_dec.cpp:198]   --->   Operation 335 'load' 'SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 336 [1/2] (1.23ns)   --->   "%SBOX_V_load_23 = load i8* %SBOX_V_addr_27, align 1" [kern_dec.cpp:199]   --->   Operation 336 'load' 'SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 337 [1/1] (0.33ns)   --->   "%xor_ln719_3 = xor i8 %SBOX_V_load_21, 32" [kern_dec.cpp:200]   --->   Operation 337 'xor' 'xor_ln719_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 338 [1/1] (0.33ns)   --->   "%xor_ln1357_83 = xor i8 %xor_ln1357_52, %xor_ln719_3" [kern_dec.cpp:212]   --->   Operation 338 'xor' 'xor_ln1357_83' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 339 [1/1] (0.33ns)   --->   "%xor_ln1357_84 = xor i8 %SBOX_V_load_22, %xor_ln1357_53" [kern_dec.cpp:213]   --->   Operation 339 'xor' 'xor_ln1357_84' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 340 [1/1] (0.33ns)   --->   "%xor_ln1357_85 = xor i8 %SBOX_V_load_23, %xor_ln1357_54" [kern_dec.cpp:214]   --->   Operation 340 'xor' 'xor_ln1357_85' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 341 [1/1] (0.33ns)   --->   "%xor_ln1357_86 = xor i8 %SBOX_V_load_20, %xor_ln1357_55" [kern_dec.cpp:215]   --->   Operation 341 'xor' 'xor_ln1357_86' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 342 [1/1] (0.33ns)   --->   "%xor_ln1357_87 = xor i8 %xor_ln1357_60, %xor_ln1357_83" [kern_dec.cpp:222]   --->   Operation 342 'xor' 'xor_ln1357_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 343 [1/1] (0.33ns)   --->   "%xor_ln1357_88 = xor i8 %xor_ln1357_61, %xor_ln1357_84" [kern_dec.cpp:223]   --->   Operation 343 'xor' 'xor_ln1357_88' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 344 [1/1] (0.33ns)   --->   "%xor_ln1357_89 = xor i8 %xor_ln1357_62, %xor_ln1357_85" [kern_dec.cpp:224]   --->   Operation 344 'xor' 'xor_ln1357_89' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 345 [1/1] (0.33ns)   --->   "%xor_ln1357_90 = xor i8 %xor_ln1357_63, %xor_ln1357_86" [kern_dec.cpp:225]   --->   Operation 345 'xor' 'xor_ln1357_90' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln544_24 = zext i8 %xor_ln1357_87 to i64" [kern_dec.cpp:196]   --->   Operation 346 'zext' 'zext_ln544_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 347 [1/1] (0.00ns)   --->   "%SBOX_V_addr_6 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_24" [kern_dec.cpp:196]   --->   Operation 347 'getelementptr' 'SBOX_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 348 [2/2] (1.23ns)   --->   "%SBOX_V_load_24 = load i8* %SBOX_V_addr_6, align 1" [kern_dec.cpp:196]   --->   Operation 348 'load' 'SBOX_V_load_24' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln544_25 = zext i8 %xor_ln1357_88 to i64" [kern_dec.cpp:197]   --->   Operation 349 'zext' 'zext_ln544_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%SBOX_V_addr_28 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_25" [kern_dec.cpp:197]   --->   Operation 350 'getelementptr' 'SBOX_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 351 [2/2] (1.23ns)   --->   "%SBOX_V_load_25 = load i8* %SBOX_V_addr_28, align 1" [kern_dec.cpp:197]   --->   Operation 351 'load' 'SBOX_V_load_25' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln544_26 = zext i8 %xor_ln1357_89 to i64" [kern_dec.cpp:198]   --->   Operation 352 'zext' 'zext_ln544_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 353 [1/1] (0.00ns)   --->   "%SBOX_V_addr_29 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_26" [kern_dec.cpp:198]   --->   Operation 353 'getelementptr' 'SBOX_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 354 [2/2] (1.23ns)   --->   "%SBOX_V_load_26 = load i8* %SBOX_V_addr_29, align 1" [kern_dec.cpp:198]   --->   Operation 354 'load' 'SBOX_V_load_26' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln544_27 = zext i8 %xor_ln1357_90 to i64" [kern_dec.cpp:199]   --->   Operation 355 'zext' 'zext_ln544_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%SBOX_V_addr_30 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_27" [kern_dec.cpp:199]   --->   Operation 356 'getelementptr' 'SBOX_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 357 [2/2] (1.23ns)   --->   "%SBOX_V_load_27 = load i8* %SBOX_V_addr_30, align 1" [kern_dec.cpp:199]   --->   Operation 357 'load' 'SBOX_V_load_27' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 8 <SV = 7> <Delay = 3.47>
ST_8 : Operation 358 [1/1] (0.33ns)   --->   "%xor_ln1357_79 = xor i8 %xor_ln1357_64, %xor_ln719_3" [kern_dec.cpp:207]   --->   Operation 358 'xor' 'xor_ln1357_79' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 359 [1/1] (0.33ns)   --->   "%xor_ln1357_80 = xor i8 %SBOX_V_load_22, %xor_ln1357_65" [kern_dec.cpp:208]   --->   Operation 359 'xor' 'xor_ln1357_80' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 360 [1/1] (0.33ns)   --->   "%xor_ln1357_81 = xor i8 %SBOX_V_load_23, %xor_ln1357_66" [kern_dec.cpp:209]   --->   Operation 360 'xor' 'xor_ln1357_81' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 361 [1/1] (0.33ns)   --->   "%xor_ln1357_82 = xor i8 %SBOX_V_load_20, %xor_ln1357_67" [kern_dec.cpp:210]   --->   Operation 361 'xor' 'xor_ln1357_82' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 362 [1/2] (1.23ns)   --->   "%SBOX_V_load_24 = load i8* %SBOX_V_addr_6, align 1" [kern_dec.cpp:196]   --->   Operation 362 'load' 'SBOX_V_load_24' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 363 [1/2] (1.23ns)   --->   "%SBOX_V_load_25 = load i8* %SBOX_V_addr_28, align 1" [kern_dec.cpp:197]   --->   Operation 363 'load' 'SBOX_V_load_25' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 364 [1/2] (1.23ns)   --->   "%SBOX_V_load_26 = load i8* %SBOX_V_addr_29, align 1" [kern_dec.cpp:198]   --->   Operation 364 'load' 'SBOX_V_load_26' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 365 [1/2] (1.23ns)   --->   "%SBOX_V_load_27 = load i8* %SBOX_V_addr_30, align 1" [kern_dec.cpp:199]   --->   Operation 365 'load' 'SBOX_V_load_27' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_92)   --->   "%xor_ln1357_91 = xor i8 %xor_ln1357_79, 64" [kern_dec.cpp:207]   --->   Operation 366 'xor' 'xor_ln1357_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 367 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_92 = xor i8 %xor_ln1357_91, %SBOX_V_load_25" [kern_dec.cpp:207]   --->   Operation 367 'xor' 'xor_ln1357_92' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 368 [1/1] (0.33ns)   --->   "%xor_ln1357_93 = xor i8 %SBOX_V_load_26, %xor_ln1357_80" [kern_dec.cpp:208]   --->   Operation 368 'xor' 'xor_ln1357_93' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 369 [1/1] (0.33ns)   --->   "%xor_ln1357_94 = xor i8 %SBOX_V_load_27, %xor_ln1357_81" [kern_dec.cpp:209]   --->   Operation 369 'xor' 'xor_ln1357_94' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 370 [1/1] (0.33ns)   --->   "%xor_ln1357_95 = xor i8 %SBOX_V_load_24, %xor_ln1357_82" [kern_dec.cpp:210]   --->   Operation 370 'xor' 'xor_ln1357_95' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 371 [1/1] (0.33ns)   --->   "%xor_ln1357_96 = xor i8 %xor_ln1357_71, %xor_ln1357_92" [kern_dec.cpp:217]   --->   Operation 371 'xor' 'xor_ln1357_96' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 372 [1/1] (0.33ns)   --->   "%xor_ln1357_97 = xor i8 %xor_ln1357_72, %xor_ln1357_93" [kern_dec.cpp:218]   --->   Operation 372 'xor' 'xor_ln1357_97' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 373 [1/1] (0.33ns)   --->   "%xor_ln1357_98 = xor i8 %xor_ln1357_73, %xor_ln1357_94" [kern_dec.cpp:219]   --->   Operation 373 'xor' 'xor_ln1357_98' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 374 [1/1] (0.33ns)   --->   "%xor_ln1357_99 = xor i8 %xor_ln1357_74, %xor_ln1357_95" [kern_dec.cpp:220]   --->   Operation 374 'xor' 'xor_ln1357_99' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 375 [1/1] (0.33ns)   --->   "%xor_ln1357_100 = xor i8 %xor_ln1357_87, %xor_ln1357_96" [kern_dec.cpp:222]   --->   Operation 375 'xor' 'xor_ln1357_100' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 376 [1/1] (0.33ns)   --->   "%xor_ln1357_101 = xor i8 %xor_ln1357_88, %xor_ln1357_97" [kern_dec.cpp:223]   --->   Operation 376 'xor' 'xor_ln1357_101' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 377 [1/1] (0.33ns)   --->   "%xor_ln1357_102 = xor i8 %xor_ln1357_89, %xor_ln1357_98" [kern_dec.cpp:224]   --->   Operation 377 'xor' 'xor_ln1357_102' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 378 [1/1] (0.33ns)   --->   "%xor_ln1357_103 = xor i8 %xor_ln1357_90, %xor_ln1357_99" [kern_dec.cpp:225]   --->   Operation 378 'xor' 'xor_ln1357_103' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln544_28 = zext i8 %xor_ln1357_100 to i64" [kern_dec.cpp:196]   --->   Operation 379 'zext' 'zext_ln544_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 380 [1/1] (0.00ns)   --->   "%SBOX_V_addr_7 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_28" [kern_dec.cpp:196]   --->   Operation 380 'getelementptr' 'SBOX_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 381 [2/2] (1.23ns)   --->   "%SBOX_V_load_28 = load i8* %SBOX_V_addr_7, align 1" [kern_dec.cpp:196]   --->   Operation 381 'load' 'SBOX_V_load_28' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln544_29 = zext i8 %xor_ln1357_101 to i64" [kern_dec.cpp:197]   --->   Operation 382 'zext' 'zext_ln544_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 383 [1/1] (0.00ns)   --->   "%SBOX_V_addr_31 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_29" [kern_dec.cpp:197]   --->   Operation 383 'getelementptr' 'SBOX_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 384 [2/2] (1.23ns)   --->   "%SBOX_V_load_29 = load i8* %SBOX_V_addr_31, align 1" [kern_dec.cpp:197]   --->   Operation 384 'load' 'SBOX_V_load_29' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln544_30 = zext i8 %xor_ln1357_102 to i64" [kern_dec.cpp:198]   --->   Operation 385 'zext' 'zext_ln544_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%SBOX_V_addr_32 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_30" [kern_dec.cpp:198]   --->   Operation 386 'getelementptr' 'SBOX_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [2/2] (1.23ns)   --->   "%SBOX_V_load_30 = load i8* %SBOX_V_addr_32, align 1" [kern_dec.cpp:198]   --->   Operation 387 'load' 'SBOX_V_load_30' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln544_31 = zext i8 %xor_ln1357_103 to i64" [kern_dec.cpp:199]   --->   Operation 388 'zext' 'zext_ln544_31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [1/1] (0.00ns)   --->   "%SBOX_V_addr_33 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_31" [kern_dec.cpp:199]   --->   Operation 389 'getelementptr' 'SBOX_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 390 [2/2] (1.23ns)   --->   "%SBOX_V_load_31 = load i8* %SBOX_V_addr_33, align 1" [kern_dec.cpp:199]   --->   Operation 390 'load' 'SBOX_V_load_31' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 9 <SV = 8> <Delay = 3.14>
ST_9 : Operation 391 [1/2] (1.23ns)   --->   "%SBOX_V_load_28 = load i8* %SBOX_V_addr_7, align 1" [kern_dec.cpp:196]   --->   Operation 391 'load' 'SBOX_V_load_28' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 392 [1/2] (1.23ns)   --->   "%SBOX_V_load_29 = load i8* %SBOX_V_addr_31, align 1" [kern_dec.cpp:197]   --->   Operation 392 'load' 'SBOX_V_load_29' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 393 [1/2] (1.23ns)   --->   "%SBOX_V_load_30 = load i8* %SBOX_V_addr_32, align 1" [kern_dec.cpp:198]   --->   Operation 393 'load' 'SBOX_V_load_30' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 394 [1/2] (1.23ns)   --->   "%SBOX_V_load_31 = load i8* %SBOX_V_addr_33, align 1" [kern_dec.cpp:199]   --->   Operation 394 'load' 'SBOX_V_load_31' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 395 [1/1] (0.33ns)   --->   "%xor_ln719_4 = xor i8 %SBOX_V_load_29, -128" [kern_dec.cpp:200]   --->   Operation 395 'xor' 'xor_ln719_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 396 [1/1] (0.33ns)   --->   "%xor_ln1357_112 = xor i8 %xor_ln1357_60, %xor_ln719_4" [kern_dec.cpp:222]   --->   Operation 396 'xor' 'xor_ln1357_112' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 397 [1/1] (0.33ns)   --->   "%xor_ln1357_113 = xor i8 %SBOX_V_load_30, %xor_ln1357_61" [kern_dec.cpp:223]   --->   Operation 397 'xor' 'xor_ln1357_113' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 398 [1/1] (0.33ns)   --->   "%xor_ln1357_114 = xor i8 %SBOX_V_load_31, %xor_ln1357_62" [kern_dec.cpp:224]   --->   Operation 398 'xor' 'xor_ln1357_114' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/1] (0.33ns)   --->   "%xor_ln1357_115 = xor i8 %SBOX_V_load_28, %xor_ln1357_63" [kern_dec.cpp:225]   --->   Operation 399 'xor' 'xor_ln1357_115' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln544_32 = zext i8 %xor_ln1357_112 to i64" [kern_dec.cpp:196]   --->   Operation 400 'zext' 'zext_ln544_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 401 [1/1] (0.00ns)   --->   "%SBOX_V_addr_8 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_32" [kern_dec.cpp:196]   --->   Operation 401 'getelementptr' 'SBOX_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 402 [2/2] (1.23ns)   --->   "%SBOX_V_load_32 = load i8* %SBOX_V_addr_8, align 1" [kern_dec.cpp:196]   --->   Operation 402 'load' 'SBOX_V_load_32' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln544_33 = zext i8 %xor_ln1357_113 to i64" [kern_dec.cpp:197]   --->   Operation 403 'zext' 'zext_ln544_33' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 404 [1/1] (0.00ns)   --->   "%SBOX_V_addr_34 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_33" [kern_dec.cpp:197]   --->   Operation 404 'getelementptr' 'SBOX_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 405 [2/2] (1.23ns)   --->   "%SBOX_V_load_33 = load i8* %SBOX_V_addr_34, align 1" [kern_dec.cpp:197]   --->   Operation 405 'load' 'SBOX_V_load_33' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln544_34 = zext i8 %xor_ln1357_114 to i64" [kern_dec.cpp:198]   --->   Operation 406 'zext' 'zext_ln544_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 407 [1/1] (0.00ns)   --->   "%SBOX_V_addr_35 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_34" [kern_dec.cpp:198]   --->   Operation 407 'getelementptr' 'SBOX_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 408 [2/2] (1.23ns)   --->   "%SBOX_V_load_34 = load i8* %SBOX_V_addr_35, align 1" [kern_dec.cpp:198]   --->   Operation 408 'load' 'SBOX_V_load_34' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln544_35 = zext i8 %xor_ln1357_115 to i64" [kern_dec.cpp:199]   --->   Operation 409 'zext' 'zext_ln544_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 410 [1/1] (0.00ns)   --->   "%SBOX_V_addr_36 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_35" [kern_dec.cpp:199]   --->   Operation 410 'getelementptr' 'SBOX_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 411 [2/2] (1.23ns)   --->   "%SBOX_V_load_35 = load i8* %SBOX_V_addr_36, align 1" [kern_dec.cpp:199]   --->   Operation 411 'load' 'SBOX_V_load_35' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 10 <SV = 9> <Delay = 3.47>
ST_10 : Operation 412 [1/1] (0.33ns)   --->   "%xor_ln1357_104 = xor i8 %xor_ln1357_92, %xor_ln719_4" [kern_dec.cpp:207]   --->   Operation 412 'xor' 'xor_ln1357_104' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [1/1] (0.33ns)   --->   "%xor_ln1357_105 = xor i8 %SBOX_V_load_30, %xor_ln1357_93" [kern_dec.cpp:208]   --->   Operation 413 'xor' 'xor_ln1357_105' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [1/1] (0.33ns)   --->   "%xor_ln1357_106 = xor i8 %SBOX_V_load_31, %xor_ln1357_94" [kern_dec.cpp:209]   --->   Operation 414 'xor' 'xor_ln1357_106' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 415 [1/1] (0.33ns)   --->   "%xor_ln1357_107 = xor i8 %SBOX_V_load_28, %xor_ln1357_95" [kern_dec.cpp:210]   --->   Operation 415 'xor' 'xor_ln1357_107' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.33ns)   --->   "%xor_ln1357_109 = xor i8 %SBOX_V_load_30, %xor_ln1357_84" [kern_dec.cpp:213]   --->   Operation 416 'xor' 'xor_ln1357_109' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 417 [1/1] (0.33ns)   --->   "%xor_ln1357_110 = xor i8 %SBOX_V_load_31, %xor_ln1357_85" [kern_dec.cpp:214]   --->   Operation 417 'xor' 'xor_ln1357_110' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 418 [1/1] (0.33ns)   --->   "%xor_ln1357_111 = xor i8 %SBOX_V_load_28, %xor_ln1357_86" [kern_dec.cpp:215]   --->   Operation 418 'xor' 'xor_ln1357_111' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 419 [1/2] (1.23ns)   --->   "%SBOX_V_load_32 = load i8* %SBOX_V_addr_8, align 1" [kern_dec.cpp:196]   --->   Operation 419 'load' 'SBOX_V_load_32' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 420 [1/2] (1.23ns)   --->   "%SBOX_V_load_33 = load i8* %SBOX_V_addr_34, align 1" [kern_dec.cpp:197]   --->   Operation 420 'load' 'SBOX_V_load_33' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 421 [1/2] (1.23ns)   --->   "%SBOX_V_load_34 = load i8* %SBOX_V_addr_35, align 1" [kern_dec.cpp:198]   --->   Operation 421 'load' 'SBOX_V_load_34' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 422 [1/2] (1.23ns)   --->   "%SBOX_V_load_35 = load i8* %SBOX_V_addr_36, align 1" [kern_dec.cpp:199]   --->   Operation 422 'load' 'SBOX_V_load_35' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_117)   --->   "%xor_ln1357_116 = xor i8 %xor_ln1357_104, 27" [kern_dec.cpp:207]   --->   Operation 423 'xor' 'xor_ln1357_116' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 424 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_117 = xor i8 %xor_ln1357_116, %SBOX_V_load_33" [kern_dec.cpp:207]   --->   Operation 424 'xor' 'xor_ln1357_117' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 425 [1/1] (0.33ns)   --->   "%xor_ln1357_118 = xor i8 %SBOX_V_load_34, %xor_ln1357_105" [kern_dec.cpp:208]   --->   Operation 425 'xor' 'xor_ln1357_118' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 426 [1/1] (0.33ns)   --->   "%xor_ln1357_119 = xor i8 %SBOX_V_load_35, %xor_ln1357_106" [kern_dec.cpp:209]   --->   Operation 426 'xor' 'xor_ln1357_119' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 427 [1/1] (0.33ns)   --->   "%xor_ln1357_120 = xor i8 %SBOX_V_load_32, %xor_ln1357_107" [kern_dec.cpp:210]   --->   Operation 427 'xor' 'xor_ln1357_120' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 428 [1/1] (0.33ns)   --->   "%xor_ln1357_121 = xor i8 %xor_ln1357_96, %xor_ln1357_117" [kern_dec.cpp:217]   --->   Operation 428 'xor' 'xor_ln1357_121' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 429 [1/1] (0.33ns)   --->   "%xor_ln1357_122 = xor i8 %xor_ln1357_97, %xor_ln1357_118" [kern_dec.cpp:218]   --->   Operation 429 'xor' 'xor_ln1357_122' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 430 [1/1] (0.33ns)   --->   "%xor_ln1357_123 = xor i8 %xor_ln1357_98, %xor_ln1357_119" [kern_dec.cpp:219]   --->   Operation 430 'xor' 'xor_ln1357_123' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 431 [1/1] (0.33ns)   --->   "%xor_ln1357_124 = xor i8 %xor_ln1357_99, %xor_ln1357_120" [kern_dec.cpp:220]   --->   Operation 431 'xor' 'xor_ln1357_124' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 432 [1/1] (0.33ns)   --->   "%xor_ln1357_125 = xor i8 %xor_ln1357_112, %xor_ln1357_121" [kern_dec.cpp:222]   --->   Operation 432 'xor' 'xor_ln1357_125' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 433 [1/1] (0.33ns)   --->   "%xor_ln1357_126 = xor i8 %xor_ln1357_113, %xor_ln1357_122" [kern_dec.cpp:223]   --->   Operation 433 'xor' 'xor_ln1357_126' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 434 [1/1] (0.33ns)   --->   "%xor_ln1357_127 = xor i8 %xor_ln1357_114, %xor_ln1357_123" [kern_dec.cpp:224]   --->   Operation 434 'xor' 'xor_ln1357_127' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 435 [1/1] (0.33ns)   --->   "%xor_ln1357_128 = xor i8 %xor_ln1357_115, %xor_ln1357_124" [kern_dec.cpp:225]   --->   Operation 435 'xor' 'xor_ln1357_128' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln544_36 = zext i8 %xor_ln1357_125 to i64" [kern_dec.cpp:196]   --->   Operation 436 'zext' 'zext_ln544_36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 437 [1/1] (0.00ns)   --->   "%SBOX_V_addr_9 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_36" [kern_dec.cpp:196]   --->   Operation 437 'getelementptr' 'SBOX_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 438 [2/2] (1.23ns)   --->   "%SBOX_V_load_36 = load i8* %SBOX_V_addr_9, align 1" [kern_dec.cpp:196]   --->   Operation 438 'load' 'SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln544_37 = zext i8 %xor_ln1357_126 to i64" [kern_dec.cpp:197]   --->   Operation 439 'zext' 'zext_ln544_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 440 [1/1] (0.00ns)   --->   "%SBOX_V_addr_37 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_37" [kern_dec.cpp:197]   --->   Operation 440 'getelementptr' 'SBOX_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 441 [2/2] (1.23ns)   --->   "%SBOX_V_load_37 = load i8* %SBOX_V_addr_37, align 1" [kern_dec.cpp:197]   --->   Operation 441 'load' 'SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln544_38 = zext i8 %xor_ln1357_127 to i64" [kern_dec.cpp:198]   --->   Operation 442 'zext' 'zext_ln544_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%SBOX_V_addr_38 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_38" [kern_dec.cpp:198]   --->   Operation 443 'getelementptr' 'SBOX_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 444 [2/2] (1.23ns)   --->   "%SBOX_V_load_38 = load i8* %SBOX_V_addr_38, align 1" [kern_dec.cpp:198]   --->   Operation 444 'load' 'SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%zext_ln544_39 = zext i8 %xor_ln1357_128 to i64" [kern_dec.cpp:199]   --->   Operation 445 'zext' 'zext_ln544_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%SBOX_V_addr_39 = getelementptr [256 x i8]* @SBOX_V, i64 0, i64 %zext_ln544_39" [kern_dec.cpp:199]   --->   Operation 446 'getelementptr' 'SBOX_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 447 [2/2] (1.23ns)   --->   "%SBOX_V_load_39 = load i8* %SBOX_V_addr_39, align 1" [kern_dec.cpp:199]   --->   Operation 447 'load' 'SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 11 <SV = 10> <Delay = 3.47>
ST_11 : Operation 448 [1/1] (0.33ns)   --->   "%xor_ln1357_108 = xor i8 %xor_ln1357_83, %xor_ln719_4" [kern_dec.cpp:212]   --->   Operation 448 'xor' 'xor_ln1357_108' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 449 [1/2] (1.23ns)   --->   "%SBOX_V_load_36 = load i8* %SBOX_V_addr_9, align 1" [kern_dec.cpp:196]   --->   Operation 449 'load' 'SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 450 [1/2] (1.23ns)   --->   "%SBOX_V_load_37 = load i8* %SBOX_V_addr_37, align 1" [kern_dec.cpp:197]   --->   Operation 450 'load' 'SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 451 [1/2] (1.23ns)   --->   "%SBOX_V_load_38 = load i8* %SBOX_V_addr_38, align 1" [kern_dec.cpp:198]   --->   Operation 451 'load' 'SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 452 [1/2] (1.23ns)   --->   "%SBOX_V_load_39 = load i8* %SBOX_V_addr_39, align 1" [kern_dec.cpp:199]   --->   Operation 452 'load' 'SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 453 [1/1] (0.33ns)   --->   "%xor_ln719_5 = xor i8 %SBOX_V_load_37, 54" [kern_dec.cpp:200]   --->   Operation 453 'xor' 'xor_ln719_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 454 [1/1] (0.33ns)   --->   "%xor_ln1357_129 = xor i8 %xor_ln1357_108, %xor_ln719_5" [kern_dec.cpp:212]   --->   Operation 454 'xor' 'xor_ln1357_129' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 455 [1/1] (0.33ns)   --->   "%xor_ln1357_130 = xor i8 %SBOX_V_load_38, %xor_ln1357_109" [kern_dec.cpp:213]   --->   Operation 455 'xor' 'xor_ln1357_130' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 456 [1/1] (0.33ns)   --->   "%xor_ln1357_131 = xor i8 %SBOX_V_load_39, %xor_ln1357_110" [kern_dec.cpp:214]   --->   Operation 456 'xor' 'xor_ln1357_131' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 457 [1/1] (0.33ns)   --->   "%xor_ln1357_132 = xor i8 %SBOX_V_load_36, %xor_ln1357_111" [kern_dec.cpp:215]   --->   Operation 457 'xor' 'xor_ln1357_132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 458 [1/1] (0.00ns)   --->   "%cipherT_V_load = load i128* @cipherT_V, align 16" [kern_dec.cpp:260]   --->   Operation 458 'load' 'cipherT_V_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V)   --->   "%trunc_ln214 = trunc i128 %cipherT_V_load to i8" [kern_dec.cpp:260]   --->   Operation 459 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_22)   --->   "%trunc_ln214_s = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 8, i32 15)" [kern_dec.cpp:260]   --->   Operation 460 'partselect' 'trunc_ln214_s' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_21)   --->   "%trunc_ln214_9 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 16, i32 23)" [kern_dec.cpp:260]   --->   Operation 461 'partselect' 'trunc_ln214_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V)   --->   "%trunc_ln214_10 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 24, i32 31)" [kern_dec.cpp:260]   --->   Operation 462 'partselect' 'trunc_ln214_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 32, i32 39)" [kern_dec.cpp:260]   --->   Operation 463 'partselect' 'trunc_ln214_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 464 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 40, i32 47)" [kern_dec.cpp:260]   --->   Operation 464 'partselect' 'trunc_ln214_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 465 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 48, i32 55)" [kern_dec.cpp:260]   --->   Operation 465 'partselect' 'trunc_ln214_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 466 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 56, i32 63)" [kern_dec.cpp:260]   --->   Operation 466 'partselect' 'trunc_ln214_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V)   --->   "%trunc_ln214_15 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 64, i32 71)" [kern_dec.cpp:260]   --->   Operation 467 'partselect' 'trunc_ln214_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V)   --->   "%trunc_ln214_16 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 72, i32 79)" [kern_dec.cpp:260]   --->   Operation 468 'partselect' 'trunc_ln214_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_21)   --->   "%trunc_ln214_17 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 80, i32 87)" [kern_dec.cpp:260]   --->   Operation 469 'partselect' 'trunc_ln214_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_22)   --->   "%trunc_ln214_18 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 88, i32 95)" [kern_dec.cpp:260]   --->   Operation 470 'partselect' 'trunc_ln214_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_154)   --->   "%trunc_ln214_19 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 96, i32 103)" [kern_dec.cpp:260]   --->   Operation 471 'partselect' 'trunc_ln214_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V)   --->   "%trunc_ln214_20 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 104, i32 111)" [kern_dec.cpp:260]   --->   Operation 472 'partselect' 'trunc_ln214_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_1)   --->   "%trunc_ln214_21 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 112, i32 119)" [kern_dec.cpp:260]   --->   Operation 473 'partselect' 'trunc_ln214_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V)   --->   "%trunc_ln214_22 = call i8 @_ssdm_op_PartSelect.i8.i128.i32.i32(i128 %cipherT_V_load, i32 120, i32 127)" [kern_dec.cpp:260]   --->   Operation 474 'partselect' 'trunc_ln214_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 475 [1/1] (0.65ns)   --->   "store i128 0, i128* @cipherT_V, align 16" [kern_dec.cpp:261]   --->   Operation 475 'store' <Predicate = true> <Delay = 0.65>
ST_11 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V)   --->   "%xor_ln1357_133 = xor i8 %xor_ln719_5, %trunc_ln214" [kern_dec.cpp:268]   --->   Operation 476 'xor' 'xor_ln1357_133' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 477 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V = xor i8 %xor_ln1357_133, %xor_ln1357_117" [kern_dec.cpp:268]   --->   Operation 477 'xor' 'plain_0_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_22)   --->   "%xor_ln1357_135 = xor i8 %xor_ln1357_118, %trunc_ln214_s" [kern_dec.cpp:268]   --->   Operation 478 'xor' 'xor_ln1357_135' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 479 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_22 = xor i8 %xor_ln1357_135, %SBOX_V_load_38" [kern_dec.cpp:268]   --->   Operation 479 'xor' 'plain_1_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_21)   --->   "%xor_ln1357_137 = xor i8 %xor_ln1357_119, %trunc_ln214_9" [kern_dec.cpp:268]   --->   Operation 480 'xor' 'xor_ln1357_137' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 481 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_21 = xor i8 %xor_ln1357_137, %SBOX_V_load_39" [kern_dec.cpp:268]   --->   Operation 481 'xor' 'plain_2_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V)   --->   "%xor_ln1357_139 = xor i8 %xor_ln1357_120, %trunc_ln214_10" [kern_dec.cpp:268]   --->   Operation 482 'xor' 'xor_ln1357_139' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 483 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V = xor i8 %xor_ln1357_139, %SBOX_V_load_36" [kern_dec.cpp:268]   --->   Operation 483 'xor' 'plain_3_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 484 [1/1] (0.33ns)   --->   "%plain_4_V = xor i8 %xor_ln1357_129, %trunc_ln214_11" [kern_dec.cpp:268]   --->   Operation 484 'xor' 'plain_4_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 485 [1/1] (0.33ns)   --->   "%plain_5_V = xor i8 %xor_ln1357_130, %trunc_ln214_12" [kern_dec.cpp:268]   --->   Operation 485 'xor' 'plain_5_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 486 [1/1] (0.33ns)   --->   "%plain_6_V = xor i8 %xor_ln1357_131, %trunc_ln214_13" [kern_dec.cpp:268]   --->   Operation 486 'xor' 'plain_6_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 487 [1/1] (0.33ns)   --->   "%plain_7_V_21 = xor i8 %xor_ln1357_132, %trunc_ln214_14" [kern_dec.cpp:268]   --->   Operation 487 'xor' 'plain_7_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V)   --->   "%xor_ln1357_145 = xor i8 %xor_ln1357_129, %trunc_ln214_15" [kern_dec.cpp:268]   --->   Operation 488 'xor' 'xor_ln1357_145' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 489 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V = xor i8 %xor_ln1357_145, %xor_ln1357_121" [kern_dec.cpp:268]   --->   Operation 489 'xor' 'plain_8_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V)   --->   "%xor_ln1357_147 = xor i8 %xor_ln1357_130, %trunc_ln214_16" [kern_dec.cpp:268]   --->   Operation 490 'xor' 'xor_ln1357_147' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 491 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V = xor i8 %xor_ln1357_147, %xor_ln1357_122" [kern_dec.cpp:268]   --->   Operation 491 'xor' 'plain_9_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_21)   --->   "%xor_ln1357_149 = xor i8 %xor_ln1357_131, %trunc_ln214_17" [kern_dec.cpp:268]   --->   Operation 492 'xor' 'xor_ln1357_149' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 493 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_21 = xor i8 %xor_ln1357_149, %xor_ln1357_123" [kern_dec.cpp:268]   --->   Operation 493 'xor' 'plain_10_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_22)   --->   "%xor_ln1357_151 = xor i8 %xor_ln1357_132, %trunc_ln214_18" [kern_dec.cpp:268]   --->   Operation 494 'xor' 'xor_ln1357_151' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 495 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_22 = xor i8 %xor_ln1357_151, %xor_ln1357_124" [kern_dec.cpp:268]   --->   Operation 495 'xor' 'plain_11_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_154)   --->   "%xor_ln1357_153 = xor i8 %xor_ln1357_129, %trunc_ln214_19" [kern_dec.cpp:268]   --->   Operation 496 'xor' 'xor_ln1357_153' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 497 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_154 = xor i8 %xor_ln1357_153, %xor_ln1357_112" [kern_dec.cpp:268]   --->   Operation 497 'xor' 'xor_ln1357_154' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V)   --->   "%xor_ln1357_155 = xor i8 %xor_ln1357_130, %trunc_ln214_20" [kern_dec.cpp:268]   --->   Operation 498 'xor' 'xor_ln1357_155' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 499 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V = xor i8 %xor_ln1357_155, %xor_ln1357_113" [kern_dec.cpp:268]   --->   Operation 499 'xor' 'plain_1_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_1)   --->   "%xor_ln1357_157 = xor i8 %xor_ln1357_131, %trunc_ln214_21" [kern_dec.cpp:268]   --->   Operation 500 'xor' 'xor_ln1357_157' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 501 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_1 = xor i8 %xor_ln1357_157, %xor_ln1357_114" [kern_dec.cpp:268]   --->   Operation 501 'xor' 'plain_6_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V)   --->   "%xor_ln1357_159 = xor i8 %xor_ln1357_132, %trunc_ln214_22" [kern_dec.cpp:268]   --->   Operation 502 'xor' 'xor_ln1357_159' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 503 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V = xor i8 %xor_ln1357_159, %xor_ln1357_115" [kern_dec.cpp:268]   --->   Operation 503 'xor' 'plain_11_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln544_40 = zext i8 %plain_0_V to i64" [kern_dec.cpp:302]   --->   Operation 504 'zext' 'zext_ln544_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 505 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_40" [kern_dec.cpp:302]   --->   Operation 505 'getelementptr' 'INV_SBOX_V_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 506 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load = load i8* %INV_SBOX_V_addr, align 1" [kern_dec.cpp:302]   --->   Operation 506 'load' 'INV_SBOX_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln544_41 = zext i8 %plain_1_V to i64" [kern_dec.cpp:302]   --->   Operation 507 'zext' 'zext_ln544_41' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 508 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_16 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_41" [kern_dec.cpp:302]   --->   Operation 508 'getelementptr' 'INV_SBOX_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 509 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_1 = load i8* %INV_SBOX_V_addr_16, align 1" [kern_dec.cpp:302]   --->   Operation 509 'load' 'INV_SBOX_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln544_42 = zext i8 %plain_10_V_21 to i64" [kern_dec.cpp:302]   --->   Operation 510 'zext' 'zext_ln544_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 511 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_17 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_42" [kern_dec.cpp:302]   --->   Operation 511 'getelementptr' 'INV_SBOX_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 512 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_2 = load i8* %INV_SBOX_V_addr_17, align 1" [kern_dec.cpp:302]   --->   Operation 512 'load' 'INV_SBOX_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln544_43 = zext i8 %plain_7_V_21 to i64" [kern_dec.cpp:302]   --->   Operation 513 'zext' 'zext_ln544_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 514 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_18 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_43" [kern_dec.cpp:302]   --->   Operation 514 'getelementptr' 'INV_SBOX_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 515 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_3 = load i8* %INV_SBOX_V_addr_18, align 1" [kern_dec.cpp:302]   --->   Operation 515 'load' 'INV_SBOX_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln544_44 = zext i8 %plain_4_V to i64" [kern_dec.cpp:302]   --->   Operation 516 'zext' 'zext_ln544_44' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 517 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_19 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_44" [kern_dec.cpp:302]   --->   Operation 517 'getelementptr' 'INV_SBOX_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 518 [2/2] (1.23ns)   --->   "%temp_state_4_V = load i8* %INV_SBOX_V_addr_19, align 1" [kern_dec.cpp:302]   --->   Operation 518 'load' 'temp_state_4_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln544_45 = zext i8 %plain_1_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 519 'zext' 'zext_ln544_45' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 520 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_20 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_45" [kern_dec.cpp:302]   --->   Operation 520 'getelementptr' 'INV_SBOX_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 521 [2/2] (1.23ns)   --->   "%temp_state_5_V = load i8* %INV_SBOX_V_addr_20, align 1" [kern_dec.cpp:302]   --->   Operation 521 'load' 'temp_state_5_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln544_46 = zext i8 %plain_6_V_1 to i64" [kern_dec.cpp:302]   --->   Operation 522 'zext' 'zext_ln544_46' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 523 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_21 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_46" [kern_dec.cpp:302]   --->   Operation 523 'getelementptr' 'INV_SBOX_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 524 [2/2] (1.23ns)   --->   "%temp_state_6_V = load i8* %INV_SBOX_V_addr_21, align 1" [kern_dec.cpp:302]   --->   Operation 524 'load' 'temp_state_6_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln544_47 = zext i8 %plain_11_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 525 'zext' 'zext_ln544_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_22 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_47" [kern_dec.cpp:302]   --->   Operation 526 'getelementptr' 'INV_SBOX_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [2/2] (1.23ns)   --->   "%temp_state_7_V = load i8* %INV_SBOX_V_addr_22, align 1" [kern_dec.cpp:302]   --->   Operation 527 'load' 'temp_state_7_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln544_48 = zext i8 %plain_8_V to i64" [kern_dec.cpp:302]   --->   Operation 528 'zext' 'zext_ln544_48' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_23 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_48" [kern_dec.cpp:302]   --->   Operation 529 'getelementptr' 'INV_SBOX_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [2/2] (1.23ns)   --->   "%temp_state_8_V = load i8* %INV_SBOX_V_addr_23, align 1" [kern_dec.cpp:302]   --->   Operation 530 'load' 'temp_state_8_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln544_49 = zext i8 %plain_5_V to i64" [kern_dec.cpp:302]   --->   Operation 531 'zext' 'zext_ln544_49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_24 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_49" [kern_dec.cpp:302]   --->   Operation 532 'getelementptr' 'INV_SBOX_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [2/2] (1.23ns)   --->   "%temp_state_9_V = load i8* %INV_SBOX_V_addr_24, align 1" [kern_dec.cpp:302]   --->   Operation 533 'load' 'temp_state_9_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln544_50 = zext i8 %plain_2_V_21 to i64" [kern_dec.cpp:302]   --->   Operation 534 'zext' 'zext_ln544_50' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_25 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_50" [kern_dec.cpp:302]   --->   Operation 535 'getelementptr' 'INV_SBOX_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [2/2] (1.23ns)   --->   "%temp_state_10_V = load i8* %INV_SBOX_V_addr_25, align 1" [kern_dec.cpp:302]   --->   Operation 536 'load' 'temp_state_10_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln544_51 = zext i8 %plain_11_V to i64" [kern_dec.cpp:302]   --->   Operation 537 'zext' 'zext_ln544_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_26 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_51" [kern_dec.cpp:302]   --->   Operation 538 'getelementptr' 'INV_SBOX_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 539 [2/2] (1.23ns)   --->   "%temp_state_11_V = load i8* %INV_SBOX_V_addr_26, align 1" [kern_dec.cpp:302]   --->   Operation 539 'load' 'temp_state_11_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln544_52 = zext i8 %xor_ln1357_154 to i64" [kern_dec.cpp:302]   --->   Operation 540 'zext' 'zext_ln544_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_27 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_52" [kern_dec.cpp:302]   --->   Operation 541 'getelementptr' 'INV_SBOX_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [2/2] (1.23ns)   --->   "%temp_state_12_V = load i8* %INV_SBOX_V_addr_27, align 1" [kern_dec.cpp:302]   --->   Operation 542 'load' 'temp_state_12_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln544_53 = zext i8 %plain_9_V to i64" [kern_dec.cpp:302]   --->   Operation 543 'zext' 'zext_ln544_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_28 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_53" [kern_dec.cpp:302]   --->   Operation 544 'getelementptr' 'INV_SBOX_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [2/2] (1.23ns)   --->   "%temp_state_13_V = load i8* %INV_SBOX_V_addr_28, align 1" [kern_dec.cpp:302]   --->   Operation 545 'load' 'temp_state_13_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln544_54 = zext i8 %plain_6_V to i64" [kern_dec.cpp:302]   --->   Operation 546 'zext' 'zext_ln544_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_29 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_54" [kern_dec.cpp:302]   --->   Operation 547 'getelementptr' 'INV_SBOX_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [2/2] (1.23ns)   --->   "%temp_state_14_V = load i8* %INV_SBOX_V_addr_29, align 1" [kern_dec.cpp:302]   --->   Operation 548 'load' 'temp_state_14_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln544_55 = zext i8 %plain_3_V to i64" [kern_dec.cpp:302]   --->   Operation 549 'zext' 'zext_ln544_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_30 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_55" [kern_dec.cpp:302]   --->   Operation 550 'getelementptr' 'INV_SBOX_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [2/2] (1.23ns)   --->   "%temp_state_15_V = load i8* %INV_SBOX_V_addr_30, align 1" [kern_dec.cpp:302]   --->   Operation 551 'load' 'temp_state_15_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 12 <SV = 11> <Delay = 7.31>
ST_12 : Operation 552 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load = load i8* %INV_SBOX_V_addr, align 1" [kern_dec.cpp:302]   --->   Operation 552 'load' 'INV_SBOX_V_load' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 553 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_1 = load i8* %INV_SBOX_V_addr_16, align 1" [kern_dec.cpp:302]   --->   Operation 553 'load' 'INV_SBOX_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 554 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_2 = load i8* %INV_SBOX_V_addr_17, align 1" [kern_dec.cpp:302]   --->   Operation 554 'load' 'INV_SBOX_V_load_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 555 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_3 = load i8* %INV_SBOX_V_addr_18, align 1" [kern_dec.cpp:302]   --->   Operation 555 'load' 'INV_SBOX_V_load_3' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 556 [1/2] (1.23ns)   --->   "%temp_state_4_V = load i8* %INV_SBOX_V_addr_19, align 1" [kern_dec.cpp:302]   --->   Operation 556 'load' 'temp_state_4_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 557 [1/2] (1.23ns)   --->   "%temp_state_5_V = load i8* %INV_SBOX_V_addr_20, align 1" [kern_dec.cpp:302]   --->   Operation 557 'load' 'temp_state_5_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 558 [1/2] (1.23ns)   --->   "%temp_state_6_V = load i8* %INV_SBOX_V_addr_21, align 1" [kern_dec.cpp:302]   --->   Operation 558 'load' 'temp_state_6_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 559 [1/2] (1.23ns)   --->   "%temp_state_7_V = load i8* %INV_SBOX_V_addr_22, align 1" [kern_dec.cpp:302]   --->   Operation 559 'load' 'temp_state_7_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 560 [1/2] (1.23ns)   --->   "%temp_state_8_V = load i8* %INV_SBOX_V_addr_23, align 1" [kern_dec.cpp:302]   --->   Operation 560 'load' 'temp_state_8_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 561 [1/2] (1.23ns)   --->   "%temp_state_9_V = load i8* %INV_SBOX_V_addr_24, align 1" [kern_dec.cpp:302]   --->   Operation 561 'load' 'temp_state_9_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 562 [1/2] (1.23ns)   --->   "%temp_state_10_V = load i8* %INV_SBOX_V_addr_25, align 1" [kern_dec.cpp:302]   --->   Operation 562 'load' 'temp_state_10_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 563 [1/2] (1.23ns)   --->   "%temp_state_11_V = load i8* %INV_SBOX_V_addr_26, align 1" [kern_dec.cpp:302]   --->   Operation 563 'load' 'temp_state_11_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 564 [1/2] (1.23ns)   --->   "%temp_state_12_V = load i8* %INV_SBOX_V_addr_27, align 1" [kern_dec.cpp:302]   --->   Operation 564 'load' 'temp_state_12_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 565 [1/2] (1.23ns)   --->   "%temp_state_13_V = load i8* %INV_SBOX_V_addr_28, align 1" [kern_dec.cpp:302]   --->   Operation 565 'load' 'temp_state_13_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 566 [1/2] (1.23ns)   --->   "%temp_state_14_V = load i8* %INV_SBOX_V_addr_29, align 1" [kern_dec.cpp:302]   --->   Operation 566 'load' 'temp_state_14_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 567 [1/2] (1.23ns)   --->   "%temp_state_15_V = load i8* %INV_SBOX_V_addr_30, align 1" [kern_dec.cpp:302]   --->   Operation 567 'load' 'temp_state_15_V' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 568 [1/1] (0.33ns)   --->   "%xor_ln719_6 = xor i8 %INV_SBOX_V_load, %xor_ln1357_117" [kern_dec.cpp:309]   --->   Operation 568 'xor' 'xor_ln719_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 569 [1/1] (0.33ns)   --->   "%xor_ln719_7 = xor i8 %INV_SBOX_V_load_1, %xor_ln1357_118" [kern_dec.cpp:309]   --->   Operation 569 'xor' 'xor_ln719_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 570 [1/1] (0.33ns)   --->   "%xor_ln719_8 = xor i8 %INV_SBOX_V_load_2, %xor_ln1357_119" [kern_dec.cpp:309]   --->   Operation 570 'xor' 'xor_ln719_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 571 [1/1] (0.33ns)   --->   "%xor_ln719_9 = xor i8 %INV_SBOX_V_load_3, %xor_ln1357_120" [kern_dec.cpp:309]   --->   Operation 571 'xor' 'xor_ln719_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node temp_state_4_V_1)   --->   "%xor_ln719_10 = xor i8 %xor_ln1357_108, %xor_ln1357_117" [kern_dec.cpp:309]   --->   Operation 572 'xor' 'xor_ln719_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 573 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_4_V_1 = xor i8 %xor_ln719_10, %temp_state_4_V" [kern_dec.cpp:309]   --->   Operation 573 'xor' 'temp_state_4_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node temp_state_5_V_1)   --->   "%xor_ln719_16 = xor i8 %xor_ln1357_109, %xor_ln1357_118" [kern_dec.cpp:309]   --->   Operation 574 'xor' 'xor_ln719_16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 575 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_5_V_1 = xor i8 %xor_ln719_16, %temp_state_5_V" [kern_dec.cpp:309]   --->   Operation 575 'xor' 'temp_state_5_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node temp_state_6_V_1)   --->   "%xor_ln719_18 = xor i8 %xor_ln1357_110, %xor_ln1357_119" [kern_dec.cpp:309]   --->   Operation 576 'xor' 'xor_ln719_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 577 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_6_V_1 = xor i8 %xor_ln719_18, %temp_state_6_V" [kern_dec.cpp:309]   --->   Operation 577 'xor' 'temp_state_6_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node temp_state_7_V_1)   --->   "%xor_ln719_20 = xor i8 %xor_ln1357_111, %xor_ln1357_120" [kern_dec.cpp:309]   --->   Operation 578 'xor' 'xor_ln719_20' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 579 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_7_V_1 = xor i8 %xor_ln719_20, %temp_state_7_V" [kern_dec.cpp:309]   --->   Operation 579 'xor' 'temp_state_7_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 580 [1/1] (0.33ns)   --->   "%temp_state_8_V_1 = xor i8 %temp_state_8_V, %xor_ln1357_121" [kern_dec.cpp:309]   --->   Operation 580 'xor' 'temp_state_8_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 581 [1/1] (0.33ns)   --->   "%temp_state_9_V_1 = xor i8 %temp_state_9_V, %xor_ln1357_122" [kern_dec.cpp:309]   --->   Operation 581 'xor' 'temp_state_9_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 582 [1/1] (0.33ns)   --->   "%temp_state_10_V_1 = xor i8 %temp_state_10_V, %xor_ln1357_123" [kern_dec.cpp:309]   --->   Operation 582 'xor' 'temp_state_10_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 583 [1/1] (0.33ns)   --->   "%temp_state_11_V_1 = xor i8 %temp_state_11_V, %xor_ln1357_124" [kern_dec.cpp:309]   --->   Operation 583 'xor' 'temp_state_11_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 584 [1/1] (0.33ns)   --->   "%temp_state_12_V_1 = xor i8 %temp_state_12_V, %xor_ln1357_125" [kern_dec.cpp:309]   --->   Operation 584 'xor' 'temp_state_12_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 585 [1/1] (0.33ns)   --->   "%temp_state_13_V_1 = xor i8 %temp_state_13_V, %xor_ln1357_126" [kern_dec.cpp:309]   --->   Operation 585 'xor' 'temp_state_13_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 586 [1/1] (0.33ns)   --->   "%temp_state_14_V_1 = xor i8 %temp_state_14_V, %xor_ln1357_127" [kern_dec.cpp:309]   --->   Operation 586 'xor' 'temp_state_14_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 587 [1/1] (0.33ns)   --->   "%temp_state_15_V_1 = xor i8 %temp_state_15_V, %xor_ln1357_128" [kern_dec.cpp:309]   --->   Operation 587 'xor' 'temp_state_15_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 588 [1/1] (4.17ns)   --->   "%p_0 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_6)" [kern_dec.cpp:321]   --->   Operation 588 'call' 'p_0' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 589 [1/1] (4.17ns)   --->   "%p_s = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_7)" [kern_dec.cpp:322]   --->   Operation 589 'call' 'p_s' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 590 [1/1] (4.17ns)   --->   "%p_1 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_8)" [kern_dec.cpp:323]   --->   Operation 590 'call' 'p_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 591 [1/1] (4.17ns)   --->   "%p_2 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_9)" [kern_dec.cpp:324]   --->   Operation 591 'call' 'p_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_1)   --->   "%xor_ln1357_161 = xor i8 %p_s, %p_0" [kern_dec.cpp:324]   --->   Operation 592 'xor' 'xor_ln1357_161' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_1)   --->   "%xor_ln1357_162 = xor i8 %p_1, %p_2" [kern_dec.cpp:324]   --->   Operation 593 'xor' 'xor_ln1357_162' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 594 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_1 = xor i8 %xor_ln1357_162, %xor_ln1357_161" [kern_dec.cpp:324]   --->   Operation 594 'xor' 'plain_0_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 595 [1/1] (4.17ns)   --->   "%p_3 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_6)" [kern_dec.cpp:326]   --->   Operation 595 'call' 'p_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 596 [1/1] (4.17ns)   --->   "%p_4 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_7)" [kern_dec.cpp:327]   --->   Operation 596 'call' 'p_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 597 [1/1] (4.17ns)   --->   "%p_5 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_8)" [kern_dec.cpp:328]   --->   Operation 597 'call' 'p_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 598 [1/1] (4.17ns)   --->   "%p_6 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_9)" [kern_dec.cpp:329]   --->   Operation 598 'call' 'p_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_23)   --->   "%xor_ln1357_164 = xor i8 %p_4, %p_3" [kern_dec.cpp:329]   --->   Operation 599 'xor' 'xor_ln1357_164' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_23)   --->   "%xor_ln1357_165 = xor i8 %p_5, %p_6" [kern_dec.cpp:329]   --->   Operation 600 'xor' 'xor_ln1357_165' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 601 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_23 = xor i8 %xor_ln1357_165, %xor_ln1357_164" [kern_dec.cpp:329]   --->   Operation 601 'xor' 'plain_1_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 602 [1/1] (4.17ns)   --->   "%p_7 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_6)" [kern_dec.cpp:331]   --->   Operation 602 'call' 'p_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 603 [1/1] (4.17ns)   --->   "%p_8 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_7)" [kern_dec.cpp:332]   --->   Operation 603 'call' 'p_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 604 [1/1] (4.17ns)   --->   "%p_9 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_8)" [kern_dec.cpp:333]   --->   Operation 604 'call' 'p_9' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 605 [1/1] (4.17ns)   --->   "%p_10 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_9)" [kern_dec.cpp:334]   --->   Operation 605 'call' 'p_10' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_22)   --->   "%xor_ln1357_167 = xor i8 %p_8, %p_7" [kern_dec.cpp:334]   --->   Operation 606 'xor' 'xor_ln1357_167' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_22)   --->   "%xor_ln1357_168 = xor i8 %p_9, %p_10" [kern_dec.cpp:334]   --->   Operation 607 'xor' 'xor_ln1357_168' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 608 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_22 = xor i8 %xor_ln1357_168, %xor_ln1357_167" [kern_dec.cpp:334]   --->   Operation 608 'xor' 'plain_2_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 609 [1/1] (4.17ns)   --->   "%p_11 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_6)" [kern_dec.cpp:336]   --->   Operation 609 'call' 'p_11' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 610 [1/1] (4.17ns)   --->   "%p_12 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_7)" [kern_dec.cpp:337]   --->   Operation 610 'call' 'p_12' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 611 [1/1] (4.17ns)   --->   "%p_13 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_8)" [kern_dec.cpp:338]   --->   Operation 611 'call' 'p_13' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 612 [1/1] (4.17ns)   --->   "%p_14 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_9)" [kern_dec.cpp:339]   --->   Operation 612 'call' 'p_14' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_2)   --->   "%xor_ln1357_170 = xor i8 %p_12, %p_11" [kern_dec.cpp:339]   --->   Operation 613 'xor' 'xor_ln1357_170' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_2)   --->   "%xor_ln1357_171 = xor i8 %p_13, %p_14" [kern_dec.cpp:339]   --->   Operation 614 'xor' 'xor_ln1357_171' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 615 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_2 = xor i8 %xor_ln1357_171, %xor_ln1357_170" [kern_dec.cpp:339]   --->   Operation 615 'xor' 'plain_3_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 616 [1/1] (4.17ns)   --->   "%p_0_0_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_1)" [kern_dec.cpp:321]   --->   Operation 616 'call' 'p_0_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 617 [1/1] (4.17ns)   --->   "%p_063_0_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_1)" [kern_dec.cpp:322]   --->   Operation 617 'call' 'p_063_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 618 [1/1] (4.17ns)   --->   "%p_061_0_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_1)" [kern_dec.cpp:323]   --->   Operation 618 'call' 'p_061_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 619 [1/1] (4.17ns)   --->   "%p_059_0_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_1)" [kern_dec.cpp:324]   --->   Operation 619 'call' 'p_059_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_1)   --->   "%xor_ln1357_173 = xor i8 %p_063_0_1, %p_0_0_1" [kern_dec.cpp:324]   --->   Operation 620 'xor' 'xor_ln1357_173' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_1)   --->   "%xor_ln1357_174 = xor i8 %p_061_0_1, %p_059_0_1" [kern_dec.cpp:324]   --->   Operation 621 'xor' 'xor_ln1357_174' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 622 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_1 = xor i8 %xor_ln1357_174, %xor_ln1357_173" [kern_dec.cpp:324]   --->   Operation 622 'xor' 'plain_4_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 623 [1/1] (4.17ns)   --->   "%p_057_0_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_1)" [kern_dec.cpp:326]   --->   Operation 623 'call' 'p_057_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 624 [1/1] (4.17ns)   --->   "%p_055_0_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_1)" [kern_dec.cpp:327]   --->   Operation 624 'call' 'p_055_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 625 [1/1] (4.17ns)   --->   "%p_053_0_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_1)" [kern_dec.cpp:328]   --->   Operation 625 'call' 'p_053_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 626 [1/1] (4.17ns)   --->   "%p_051_0_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_1)" [kern_dec.cpp:329]   --->   Operation 626 'call' 'p_051_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_21)   --->   "%xor_ln1357_176 = xor i8 %p_055_0_1, %p_057_0_1" [kern_dec.cpp:329]   --->   Operation 627 'xor' 'xor_ln1357_176' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_21)   --->   "%xor_ln1357_177 = xor i8 %p_053_0_1, %p_051_0_1" [kern_dec.cpp:329]   --->   Operation 628 'xor' 'xor_ln1357_177' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 629 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_21 = xor i8 %xor_ln1357_177, %xor_ln1357_176" [kern_dec.cpp:329]   --->   Operation 629 'xor' 'plain_5_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 630 [1/1] (4.17ns)   --->   "%p_049_0_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_1)" [kern_dec.cpp:331]   --->   Operation 630 'call' 'p_049_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 631 [1/1] (4.17ns)   --->   "%p_047_0_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_1)" [kern_dec.cpp:332]   --->   Operation 631 'call' 'p_047_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 632 [1/1] (4.17ns)   --->   "%p_045_0_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_1)" [kern_dec.cpp:333]   --->   Operation 632 'call' 'p_045_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 633 [1/1] (4.17ns)   --->   "%p_043_0_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_1)" [kern_dec.cpp:334]   --->   Operation 633 'call' 'p_043_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_2)   --->   "%xor_ln1357_179 = xor i8 %p_047_0_1, %p_049_0_1" [kern_dec.cpp:334]   --->   Operation 634 'xor' 'xor_ln1357_179' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_2)   --->   "%xor_ln1357_180 = xor i8 %p_045_0_1, %p_043_0_1" [kern_dec.cpp:334]   --->   Operation 635 'xor' 'xor_ln1357_180' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 636 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_2 = xor i8 %xor_ln1357_180, %xor_ln1357_179" [kern_dec.cpp:334]   --->   Operation 636 'xor' 'plain_6_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 637 [1/1] (4.17ns)   --->   "%p_041_0_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_1)" [kern_dec.cpp:336]   --->   Operation 637 'call' 'p_041_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 638 [1/1] (4.17ns)   --->   "%p_039_0_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_1)" [kern_dec.cpp:337]   --->   Operation 638 'call' 'p_039_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 639 [1/1] (4.17ns)   --->   "%p_037_0_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_1)" [kern_dec.cpp:338]   --->   Operation 639 'call' 'p_037_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 640 [1/1] (4.17ns)   --->   "%p_035_0_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_1)" [kern_dec.cpp:339]   --->   Operation 640 'call' 'p_035_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_22)   --->   "%xor_ln1357_182 = xor i8 %p_039_0_1, %p_041_0_1" [kern_dec.cpp:339]   --->   Operation 641 'xor' 'xor_ln1357_182' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_22)   --->   "%xor_ln1357_183 = xor i8 %p_037_0_1, %p_035_0_1" [kern_dec.cpp:339]   --->   Operation 642 'xor' 'xor_ln1357_183' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 643 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_22 = xor i8 %xor_ln1357_183, %xor_ln1357_182" [kern_dec.cpp:339]   --->   Operation 643 'xor' 'plain_7_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 644 [1/1] (4.17ns)   --->   "%p_0_0_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_1)" [kern_dec.cpp:321]   --->   Operation 644 'call' 'p_0_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 645 [1/1] (4.17ns)   --->   "%p_063_0_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_1)" [kern_dec.cpp:322]   --->   Operation 645 'call' 'p_063_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 646 [1/1] (4.17ns)   --->   "%p_061_0_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_1)" [kern_dec.cpp:323]   --->   Operation 646 'call' 'p_061_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 647 [1/1] (4.17ns)   --->   "%p_059_0_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_1)" [kern_dec.cpp:324]   --->   Operation 647 'call' 'p_059_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_1)   --->   "%xor_ln1357_185 = xor i8 %p_063_0_2, %p_0_0_2" [kern_dec.cpp:324]   --->   Operation 648 'xor' 'xor_ln1357_185' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_1)   --->   "%xor_ln1357_186 = xor i8 %p_061_0_2, %p_059_0_2" [kern_dec.cpp:324]   --->   Operation 649 'xor' 'xor_ln1357_186' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 650 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_1 = xor i8 %xor_ln1357_186, %xor_ln1357_185" [kern_dec.cpp:324]   --->   Operation 650 'xor' 'plain_8_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 651 [1/1] (4.17ns)   --->   "%p_057_0_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_1)" [kern_dec.cpp:326]   --->   Operation 651 'call' 'p_057_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 652 [1/1] (4.17ns)   --->   "%p_055_0_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_1)" [kern_dec.cpp:327]   --->   Operation 652 'call' 'p_055_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 653 [1/1] (4.17ns)   --->   "%p_053_0_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_1)" [kern_dec.cpp:328]   --->   Operation 653 'call' 'p_053_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 654 [1/1] (4.17ns)   --->   "%p_051_0_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_1)" [kern_dec.cpp:329]   --->   Operation 654 'call' 'p_051_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_2)   --->   "%xor_ln1357_188 = xor i8 %p_055_0_2, %p_057_0_2" [kern_dec.cpp:329]   --->   Operation 655 'xor' 'xor_ln1357_188' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_2)   --->   "%xor_ln1357_189 = xor i8 %p_053_0_2, %p_051_0_2" [kern_dec.cpp:329]   --->   Operation 656 'xor' 'xor_ln1357_189' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 657 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_2 = xor i8 %xor_ln1357_189, %xor_ln1357_188" [kern_dec.cpp:329]   --->   Operation 657 'xor' 'plain_9_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 658 [1/1] (4.17ns)   --->   "%p_049_0_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_1)" [kern_dec.cpp:331]   --->   Operation 658 'call' 'p_049_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 659 [1/1] (4.17ns)   --->   "%p_047_0_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_1)" [kern_dec.cpp:332]   --->   Operation 659 'call' 'p_047_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 660 [1/1] (4.17ns)   --->   "%p_045_0_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_1)" [kern_dec.cpp:333]   --->   Operation 660 'call' 'p_045_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 661 [1/1] (4.17ns)   --->   "%p_043_0_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_1)" [kern_dec.cpp:334]   --->   Operation 661 'call' 'p_043_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_22)   --->   "%xor_ln1357_191 = xor i8 %p_047_0_2, %p_049_0_2" [kern_dec.cpp:334]   --->   Operation 662 'xor' 'xor_ln1357_191' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_22)   --->   "%xor_ln1357_192 = xor i8 %p_045_0_2, %p_043_0_2" [kern_dec.cpp:334]   --->   Operation 663 'xor' 'xor_ln1357_192' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 664 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_22 = xor i8 %xor_ln1357_192, %xor_ln1357_191" [kern_dec.cpp:334]   --->   Operation 664 'xor' 'plain_10_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [1/1] (4.17ns)   --->   "%p_041_0_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_1)" [kern_dec.cpp:336]   --->   Operation 665 'call' 'p_041_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 666 [1/1] (4.17ns)   --->   "%p_039_0_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_1)" [kern_dec.cpp:337]   --->   Operation 666 'call' 'p_039_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 667 [1/1] (4.17ns)   --->   "%p_037_0_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_1)" [kern_dec.cpp:338]   --->   Operation 667 'call' 'p_037_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 668 [1/1] (4.17ns)   --->   "%p_035_0_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_1)" [kern_dec.cpp:339]   --->   Operation 668 'call' 'p_035_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_23)   --->   "%xor_ln1357_194 = xor i8 %p_039_0_2, %p_041_0_2" [kern_dec.cpp:339]   --->   Operation 669 'xor' 'xor_ln1357_194' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_23)   --->   "%xor_ln1357_195 = xor i8 %p_037_0_2, %p_035_0_2" [kern_dec.cpp:339]   --->   Operation 670 'xor' 'xor_ln1357_195' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 671 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_23 = xor i8 %xor_ln1357_195, %xor_ln1357_194" [kern_dec.cpp:339]   --->   Operation 671 'xor' 'plain_11_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 672 [1/1] (4.17ns)   --->   "%p_0_0_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_1)" [kern_dec.cpp:321]   --->   Operation 672 'call' 'p_0_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 673 [1/1] (4.17ns)   --->   "%p_063_0_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_1)" [kern_dec.cpp:322]   --->   Operation 673 'call' 'p_063_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 674 [1/1] (4.17ns)   --->   "%p_061_0_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_1)" [kern_dec.cpp:323]   --->   Operation 674 'call' 'p_061_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 675 [1/1] (4.17ns)   --->   "%p_059_0_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_1)" [kern_dec.cpp:324]   --->   Operation 675 'call' 'p_059_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_199)   --->   "%xor_ln1357_197 = xor i8 %p_063_0_3, %p_0_0_3" [kern_dec.cpp:324]   --->   Operation 676 'xor' 'xor_ln1357_197' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_199)   --->   "%xor_ln1357_198 = xor i8 %p_061_0_3, %p_059_0_3" [kern_dec.cpp:324]   --->   Operation 677 'xor' 'xor_ln1357_198' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 678 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_199 = xor i8 %xor_ln1357_198, %xor_ln1357_197" [kern_dec.cpp:324]   --->   Operation 678 'xor' 'xor_ln1357_199' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 679 [1/1] (4.17ns)   --->   "%p_057_0_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_1)" [kern_dec.cpp:326]   --->   Operation 679 'call' 'p_057_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 680 [1/1] (4.17ns)   --->   "%p_055_0_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_1)" [kern_dec.cpp:327]   --->   Operation 680 'call' 'p_055_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 681 [1/1] (4.17ns)   --->   "%p_053_0_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_1)" [kern_dec.cpp:328]   --->   Operation 681 'call' 'p_053_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 682 [1/1] (4.17ns)   --->   "%p_051_0_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_1)" [kern_dec.cpp:329]   --->   Operation 682 'call' 'p_051_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_3)   --->   "%xor_ln1357_200 = xor i8 %p_055_0_3, %p_057_0_3" [kern_dec.cpp:329]   --->   Operation 683 'xor' 'xor_ln1357_200' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_3)   --->   "%xor_ln1357_201 = xor i8 %p_053_0_3, %p_051_0_3" [kern_dec.cpp:329]   --->   Operation 684 'xor' 'xor_ln1357_201' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 685 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_3 = xor i8 %xor_ln1357_201, %xor_ln1357_200" [kern_dec.cpp:329]   --->   Operation 685 'xor' 'plain_1_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 686 [1/1] (4.17ns)   --->   "%p_049_0_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_1)" [kern_dec.cpp:331]   --->   Operation 686 'call' 'p_049_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 687 [1/1] (4.17ns)   --->   "%p_047_0_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_1)" [kern_dec.cpp:332]   --->   Operation 687 'call' 'p_047_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 688 [1/1] (4.17ns)   --->   "%p_045_0_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_1)" [kern_dec.cpp:333]   --->   Operation 688 'call' 'p_045_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 689 [1/1] (4.17ns)   --->   "%p_043_0_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_1)" [kern_dec.cpp:334]   --->   Operation 689 'call' 'p_043_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_3)   --->   "%xor_ln1357_203 = xor i8 %p_047_0_3, %p_049_0_3" [kern_dec.cpp:334]   --->   Operation 690 'xor' 'xor_ln1357_203' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_3)   --->   "%xor_ln1357_204 = xor i8 %p_045_0_3, %p_043_0_3" [kern_dec.cpp:334]   --->   Operation 691 'xor' 'xor_ln1357_204' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 692 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_3 = xor i8 %xor_ln1357_204, %xor_ln1357_203" [kern_dec.cpp:334]   --->   Operation 692 'xor' 'plain_6_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 693 [1/1] (4.17ns)   --->   "%p_041_0_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_1)" [kern_dec.cpp:336]   --->   Operation 693 'call' 'p_041_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 694 [1/1] (4.17ns)   --->   "%p_039_0_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_1)" [kern_dec.cpp:337]   --->   Operation 694 'call' 'p_039_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 695 [1/1] (4.17ns)   --->   "%p_037_0_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_1)" [kern_dec.cpp:338]   --->   Operation 695 'call' 'p_037_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 696 [1/1] (4.17ns)   --->   "%p_035_0_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_1)" [kern_dec.cpp:339]   --->   Operation 696 'call' 'p_035_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_3)   --->   "%xor_ln1357_206 = xor i8 %p_039_0_3, %p_041_0_3" [kern_dec.cpp:339]   --->   Operation 697 'xor' 'xor_ln1357_206' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_3)   --->   "%xor_ln1357_207 = xor i8 %p_037_0_3, %p_035_0_3" [kern_dec.cpp:339]   --->   Operation 698 'xor' 'xor_ln1357_207' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 699 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_3 = xor i8 %xor_ln1357_207, %xor_ln1357_206" [kern_dec.cpp:339]   --->   Operation 699 'xor' 'plain_11_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln544_56 = zext i8 %plain_0_V_1 to i64" [kern_dec.cpp:302]   --->   Operation 700 'zext' 'zext_ln544_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 701 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_31 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_56" [kern_dec.cpp:302]   --->   Operation 701 'getelementptr' 'INV_SBOX_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 702 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_20 = load i8* %INV_SBOX_V_addr_31, align 1" [kern_dec.cpp:302]   --->   Operation 702 'load' 'INV_SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln544_57 = zext i8 %plain_1_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 703 'zext' 'zext_ln544_57' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 704 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_32 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_57" [kern_dec.cpp:302]   --->   Operation 704 'getelementptr' 'INV_SBOX_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 705 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_21 = load i8* %INV_SBOX_V_addr_32, align 1" [kern_dec.cpp:302]   --->   Operation 705 'load' 'INV_SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln544_58 = zext i8 %plain_10_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 706 'zext' 'zext_ln544_58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 707 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_33 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_58" [kern_dec.cpp:302]   --->   Operation 707 'getelementptr' 'INV_SBOX_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 708 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_22 = load i8* %INV_SBOX_V_addr_33, align 1" [kern_dec.cpp:302]   --->   Operation 708 'load' 'INV_SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln544_59 = zext i8 %plain_7_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 709 'zext' 'zext_ln544_59' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 710 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_34 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_59" [kern_dec.cpp:302]   --->   Operation 710 'getelementptr' 'INV_SBOX_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 711 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_23 = load i8* %INV_SBOX_V_addr_34, align 1" [kern_dec.cpp:302]   --->   Operation 711 'load' 'INV_SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln544_60 = zext i8 %plain_4_V_1 to i64" [kern_dec.cpp:302]   --->   Operation 712 'zext' 'zext_ln544_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_35 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_60" [kern_dec.cpp:302]   --->   Operation 713 'getelementptr' 'INV_SBOX_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 714 [2/2] (1.23ns)   --->   "%temp_state_4_V_2 = load i8* %INV_SBOX_V_addr_35, align 1" [kern_dec.cpp:302]   --->   Operation 714 'load' 'temp_state_4_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln544_61 = zext i8 %plain_1_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 715 'zext' 'zext_ln544_61' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 716 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_36 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_61" [kern_dec.cpp:302]   --->   Operation 716 'getelementptr' 'INV_SBOX_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 717 [2/2] (1.23ns)   --->   "%temp_state_5_V_2 = load i8* %INV_SBOX_V_addr_36, align 1" [kern_dec.cpp:302]   --->   Operation 717 'load' 'temp_state_5_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln544_62 = zext i8 %plain_6_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 718 'zext' 'zext_ln544_62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 719 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_37 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_62" [kern_dec.cpp:302]   --->   Operation 719 'getelementptr' 'INV_SBOX_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 720 [2/2] (1.23ns)   --->   "%temp_state_6_V_2 = load i8* %INV_SBOX_V_addr_37, align 1" [kern_dec.cpp:302]   --->   Operation 720 'load' 'temp_state_6_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 721 [1/1] (0.00ns)   --->   "%zext_ln544_63 = zext i8 %plain_11_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 721 'zext' 'zext_ln544_63' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 722 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_38 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_63" [kern_dec.cpp:302]   --->   Operation 722 'getelementptr' 'INV_SBOX_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 723 [2/2] (1.23ns)   --->   "%temp_state_7_V_2 = load i8* %INV_SBOX_V_addr_38, align 1" [kern_dec.cpp:302]   --->   Operation 723 'load' 'temp_state_7_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln544_64 = zext i8 %plain_8_V_1 to i64" [kern_dec.cpp:302]   --->   Operation 724 'zext' 'zext_ln544_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 725 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_39 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_64" [kern_dec.cpp:302]   --->   Operation 725 'getelementptr' 'INV_SBOX_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 726 [2/2] (1.23ns)   --->   "%temp_state_8_V_2 = load i8* %INV_SBOX_V_addr_39, align 1" [kern_dec.cpp:302]   --->   Operation 726 'load' 'temp_state_8_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln544_65 = zext i8 %plain_5_V_21 to i64" [kern_dec.cpp:302]   --->   Operation 727 'zext' 'zext_ln544_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 728 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_40 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_65" [kern_dec.cpp:302]   --->   Operation 728 'getelementptr' 'INV_SBOX_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 729 [2/2] (1.23ns)   --->   "%temp_state_9_V_2 = load i8* %INV_SBOX_V_addr_40, align 1" [kern_dec.cpp:302]   --->   Operation 729 'load' 'temp_state_9_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln544_66 = zext i8 %plain_2_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 730 'zext' 'zext_ln544_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 731 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_41 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_66" [kern_dec.cpp:302]   --->   Operation 731 'getelementptr' 'INV_SBOX_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 732 [2/2] (1.23ns)   --->   "%temp_state_10_V_2 = load i8* %INV_SBOX_V_addr_41, align 1" [kern_dec.cpp:302]   --->   Operation 732 'load' 'temp_state_10_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 733 [1/1] (0.00ns)   --->   "%zext_ln544_67 = zext i8 %plain_11_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 733 'zext' 'zext_ln544_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 734 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_42 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_67" [kern_dec.cpp:302]   --->   Operation 734 'getelementptr' 'INV_SBOX_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 735 [2/2] (1.23ns)   --->   "%temp_state_11_V_2 = load i8* %INV_SBOX_V_addr_42, align 1" [kern_dec.cpp:302]   --->   Operation 735 'load' 'temp_state_11_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln544_68 = zext i8 %xor_ln1357_199 to i64" [kern_dec.cpp:302]   --->   Operation 736 'zext' 'zext_ln544_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 737 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_43 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_68" [kern_dec.cpp:302]   --->   Operation 737 'getelementptr' 'INV_SBOX_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 738 [2/2] (1.23ns)   --->   "%temp_state_12_V_2 = load i8* %INV_SBOX_V_addr_43, align 1" [kern_dec.cpp:302]   --->   Operation 738 'load' 'temp_state_12_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln544_69 = zext i8 %plain_9_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 739 'zext' 'zext_ln544_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 740 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_44 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_69" [kern_dec.cpp:302]   --->   Operation 740 'getelementptr' 'INV_SBOX_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 741 [2/2] (1.23ns)   --->   "%temp_state_13_V_2 = load i8* %INV_SBOX_V_addr_44, align 1" [kern_dec.cpp:302]   --->   Operation 741 'load' 'temp_state_13_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln544_70 = zext i8 %plain_6_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 742 'zext' 'zext_ln544_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 743 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_45 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_70" [kern_dec.cpp:302]   --->   Operation 743 'getelementptr' 'INV_SBOX_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 744 [2/2] (1.23ns)   --->   "%temp_state_14_V_2 = load i8* %INV_SBOX_V_addr_45, align 1" [kern_dec.cpp:302]   --->   Operation 744 'load' 'temp_state_14_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln544_71 = zext i8 %plain_3_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 745 'zext' 'zext_ln544_71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 746 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_46 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_71" [kern_dec.cpp:302]   --->   Operation 746 'getelementptr' 'INV_SBOX_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 747 [2/2] (1.23ns)   --->   "%temp_state_15_V_2 = load i8* %INV_SBOX_V_addr_46, align 1" [kern_dec.cpp:302]   --->   Operation 747 'load' 'temp_state_15_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 13 <SV = 12> <Delay = 7.31>
ST_13 : Operation 748 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_20 = load i8* %INV_SBOX_V_addr_31, align 1" [kern_dec.cpp:302]   --->   Operation 748 'load' 'INV_SBOX_V_load_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 749 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_21 = load i8* %INV_SBOX_V_addr_32, align 1" [kern_dec.cpp:302]   --->   Operation 749 'load' 'INV_SBOX_V_load_21' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 750 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_22 = load i8* %INV_SBOX_V_addr_33, align 1" [kern_dec.cpp:302]   --->   Operation 750 'load' 'INV_SBOX_V_load_22' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 751 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_23 = load i8* %INV_SBOX_V_addr_34, align 1" [kern_dec.cpp:302]   --->   Operation 751 'load' 'INV_SBOX_V_load_23' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 752 [1/2] (1.23ns)   --->   "%temp_state_4_V_2 = load i8* %INV_SBOX_V_addr_35, align 1" [kern_dec.cpp:302]   --->   Operation 752 'load' 'temp_state_4_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 753 [1/2] (1.23ns)   --->   "%temp_state_5_V_2 = load i8* %INV_SBOX_V_addr_36, align 1" [kern_dec.cpp:302]   --->   Operation 753 'load' 'temp_state_5_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 754 [1/2] (1.23ns)   --->   "%temp_state_6_V_2 = load i8* %INV_SBOX_V_addr_37, align 1" [kern_dec.cpp:302]   --->   Operation 754 'load' 'temp_state_6_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 755 [1/2] (1.23ns)   --->   "%temp_state_7_V_2 = load i8* %INV_SBOX_V_addr_38, align 1" [kern_dec.cpp:302]   --->   Operation 755 'load' 'temp_state_7_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 756 [1/2] (1.23ns)   --->   "%temp_state_8_V_2 = load i8* %INV_SBOX_V_addr_39, align 1" [kern_dec.cpp:302]   --->   Operation 756 'load' 'temp_state_8_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 757 [1/2] (1.23ns)   --->   "%temp_state_9_V_2 = load i8* %INV_SBOX_V_addr_40, align 1" [kern_dec.cpp:302]   --->   Operation 757 'load' 'temp_state_9_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 758 [1/2] (1.23ns)   --->   "%temp_state_10_V_2 = load i8* %INV_SBOX_V_addr_41, align 1" [kern_dec.cpp:302]   --->   Operation 758 'load' 'temp_state_10_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 759 [1/2] (1.23ns)   --->   "%temp_state_11_V_2 = load i8* %INV_SBOX_V_addr_42, align 1" [kern_dec.cpp:302]   --->   Operation 759 'load' 'temp_state_11_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 760 [1/2] (1.23ns)   --->   "%temp_state_12_V_2 = load i8* %INV_SBOX_V_addr_43, align 1" [kern_dec.cpp:302]   --->   Operation 760 'load' 'temp_state_12_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 761 [1/2] (1.23ns)   --->   "%temp_state_13_V_2 = load i8* %INV_SBOX_V_addr_44, align 1" [kern_dec.cpp:302]   --->   Operation 761 'load' 'temp_state_13_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 762 [1/2] (1.23ns)   --->   "%temp_state_14_V_2 = load i8* %INV_SBOX_V_addr_45, align 1" [kern_dec.cpp:302]   --->   Operation 762 'load' 'temp_state_14_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 763 [1/2] (1.23ns)   --->   "%temp_state_15_V_2 = load i8* %INV_SBOX_V_addr_46, align 1" [kern_dec.cpp:302]   --->   Operation 763 'load' 'temp_state_15_V_2' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 764 [1/1] (0.33ns)   --->   "%xor_ln719_30 = xor i8 %INV_SBOX_V_load_20, %xor_ln1357_104" [kern_dec.cpp:309]   --->   Operation 764 'xor' 'xor_ln719_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 765 [1/1] (0.33ns)   --->   "%xor_ln719_31 = xor i8 %INV_SBOX_V_load_21, %xor_ln1357_105" [kern_dec.cpp:309]   --->   Operation 765 'xor' 'xor_ln719_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 766 [1/1] (0.33ns)   --->   "%xor_ln719_32 = xor i8 %INV_SBOX_V_load_22, %xor_ln1357_106" [kern_dec.cpp:309]   --->   Operation 766 'xor' 'xor_ln719_32' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 767 [1/1] (0.33ns)   --->   "%xor_ln719_33 = xor i8 %INV_SBOX_V_load_23, %xor_ln1357_107" [kern_dec.cpp:309]   --->   Operation 767 'xor' 'xor_ln719_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 768 [1/1] (0.33ns)   --->   "%temp_state_4_V_3 = xor i8 %temp_state_4_V_2, %xor_ln1357_108" [kern_dec.cpp:309]   --->   Operation 768 'xor' 'temp_state_4_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 769 [1/1] (0.33ns)   --->   "%temp_state_5_V_3 = xor i8 %temp_state_5_V_2, %xor_ln1357_109" [kern_dec.cpp:309]   --->   Operation 769 'xor' 'temp_state_5_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 770 [1/1] (0.33ns)   --->   "%temp_state_6_V_3 = xor i8 %temp_state_6_V_2, %xor_ln1357_110" [kern_dec.cpp:309]   --->   Operation 770 'xor' 'temp_state_6_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 771 [1/1] (0.33ns)   --->   "%temp_state_7_V_3 = xor i8 %temp_state_7_V_2, %xor_ln1357_111" [kern_dec.cpp:309]   --->   Operation 771 'xor' 'temp_state_7_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node temp_state_8_V_3)   --->   "%xor_ln719_38 = xor i8 %xor_ln1357_96, %xor_ln1357_108" [kern_dec.cpp:309]   --->   Operation 772 'xor' 'xor_ln719_38' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 773 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_8_V_3 = xor i8 %xor_ln719_38, %temp_state_8_V_2" [kern_dec.cpp:309]   --->   Operation 773 'xor' 'temp_state_8_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node temp_state_9_V_3)   --->   "%xor_ln719_40 = xor i8 %xor_ln1357_97, %xor_ln1357_109" [kern_dec.cpp:309]   --->   Operation 774 'xor' 'xor_ln719_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 775 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_9_V_3 = xor i8 %xor_ln719_40, %temp_state_9_V_2" [kern_dec.cpp:309]   --->   Operation 775 'xor' 'temp_state_9_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node temp_state_10_V_3)   --->   "%xor_ln719_42 = xor i8 %xor_ln1357_98, %xor_ln1357_110" [kern_dec.cpp:309]   --->   Operation 776 'xor' 'xor_ln719_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 777 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_10_V_3 = xor i8 %xor_ln719_42, %temp_state_10_V_2" [kern_dec.cpp:309]   --->   Operation 777 'xor' 'temp_state_10_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node temp_state_11_V_3)   --->   "%xor_ln719_44 = xor i8 %xor_ln1357_99, %xor_ln1357_111" [kern_dec.cpp:309]   --->   Operation 778 'xor' 'xor_ln719_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 779 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_11_V_3 = xor i8 %xor_ln719_44, %temp_state_11_V_2" [kern_dec.cpp:309]   --->   Operation 779 'xor' 'temp_state_11_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 780 [1/1] (0.33ns)   --->   "%temp_state_12_V_3 = xor i8 %temp_state_12_V_2, %xor_ln1357_112" [kern_dec.cpp:309]   --->   Operation 780 'xor' 'temp_state_12_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 781 [1/1] (0.33ns)   --->   "%temp_state_13_V_3 = xor i8 %temp_state_13_V_2, %xor_ln1357_113" [kern_dec.cpp:309]   --->   Operation 781 'xor' 'temp_state_13_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 782 [1/1] (0.33ns)   --->   "%temp_state_14_V_3 = xor i8 %temp_state_14_V_2, %xor_ln1357_114" [kern_dec.cpp:309]   --->   Operation 782 'xor' 'temp_state_14_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 783 [1/1] (0.33ns)   --->   "%temp_state_15_V_3 = xor i8 %temp_state_15_V_2, %xor_ln1357_115" [kern_dec.cpp:309]   --->   Operation 783 'xor' 'temp_state_15_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 784 [1/1] (4.17ns)   --->   "%p_0_1 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_30)" [kern_dec.cpp:321]   --->   Operation 784 'call' 'p_0_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 785 [1/1] (4.17ns)   --->   "%p_063_1 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_31)" [kern_dec.cpp:322]   --->   Operation 785 'call' 'p_063_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 786 [1/1] (4.17ns)   --->   "%p_061_1 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_32)" [kern_dec.cpp:323]   --->   Operation 786 'call' 'p_061_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 787 [1/1] (4.17ns)   --->   "%p_059_1 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_33)" [kern_dec.cpp:324]   --->   Operation 787 'call' 'p_059_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_2)   --->   "%xor_ln1357_209 = xor i8 %p_063_1, %p_0_1" [kern_dec.cpp:324]   --->   Operation 788 'xor' 'xor_ln1357_209' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_2)   --->   "%xor_ln1357_210 = xor i8 %p_061_1, %p_059_1" [kern_dec.cpp:324]   --->   Operation 789 'xor' 'xor_ln1357_210' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 790 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_2 = xor i8 %xor_ln1357_210, %xor_ln1357_209" [kern_dec.cpp:324]   --->   Operation 790 'xor' 'plain_0_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 791 [1/1] (4.17ns)   --->   "%p_057_1 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_30)" [kern_dec.cpp:326]   --->   Operation 791 'call' 'p_057_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 792 [1/1] (4.17ns)   --->   "%p_055_1 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_31)" [kern_dec.cpp:327]   --->   Operation 792 'call' 'p_055_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 793 [1/1] (4.17ns)   --->   "%p_053_1 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_32)" [kern_dec.cpp:328]   --->   Operation 793 'call' 'p_053_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 794 [1/1] (4.17ns)   --->   "%p_051_1 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_33)" [kern_dec.cpp:329]   --->   Operation 794 'call' 'p_051_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_24)   --->   "%xor_ln1357_212 = xor i8 %p_055_1, %p_057_1" [kern_dec.cpp:329]   --->   Operation 795 'xor' 'xor_ln1357_212' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_24)   --->   "%xor_ln1357_213 = xor i8 %p_053_1, %p_051_1" [kern_dec.cpp:329]   --->   Operation 796 'xor' 'xor_ln1357_213' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 797 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_24 = xor i8 %xor_ln1357_213, %xor_ln1357_212" [kern_dec.cpp:329]   --->   Operation 797 'xor' 'plain_1_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 798 [1/1] (4.17ns)   --->   "%p_049_1 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_30)" [kern_dec.cpp:331]   --->   Operation 798 'call' 'p_049_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 799 [1/1] (4.17ns)   --->   "%p_047_1 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_31)" [kern_dec.cpp:332]   --->   Operation 799 'call' 'p_047_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 800 [1/1] (4.17ns)   --->   "%p_045_1 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_32)" [kern_dec.cpp:333]   --->   Operation 800 'call' 'p_045_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 801 [1/1] (4.17ns)   --->   "%p_043_1 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_33)" [kern_dec.cpp:334]   --->   Operation 801 'call' 'p_043_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_23)   --->   "%xor_ln1357_215 = xor i8 %p_047_1, %p_049_1" [kern_dec.cpp:334]   --->   Operation 802 'xor' 'xor_ln1357_215' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_23)   --->   "%xor_ln1357_216 = xor i8 %p_045_1, %p_043_1" [kern_dec.cpp:334]   --->   Operation 803 'xor' 'xor_ln1357_216' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 804 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_23 = xor i8 %xor_ln1357_216, %xor_ln1357_215" [kern_dec.cpp:334]   --->   Operation 804 'xor' 'plain_2_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 805 [1/1] (4.17ns)   --->   "%p_041_1 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_30)" [kern_dec.cpp:336]   --->   Operation 805 'call' 'p_041_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 806 [1/1] (4.17ns)   --->   "%p_039_1 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_31)" [kern_dec.cpp:337]   --->   Operation 806 'call' 'p_039_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 807 [1/1] (4.17ns)   --->   "%p_037_1 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_32)" [kern_dec.cpp:338]   --->   Operation 807 'call' 'p_037_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 808 [1/1] (4.17ns)   --->   "%p_035_1 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_33)" [kern_dec.cpp:339]   --->   Operation 808 'call' 'p_035_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_4)   --->   "%xor_ln1357_218 = xor i8 %p_039_1, %p_041_1" [kern_dec.cpp:339]   --->   Operation 809 'xor' 'xor_ln1357_218' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_4)   --->   "%xor_ln1357_219 = xor i8 %p_037_1, %p_035_1" [kern_dec.cpp:339]   --->   Operation 810 'xor' 'xor_ln1357_219' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 811 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_4 = xor i8 %xor_ln1357_219, %xor_ln1357_218" [kern_dec.cpp:339]   --->   Operation 811 'xor' 'plain_3_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 812 [1/1] (4.17ns)   --->   "%p_0_1_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_3)" [kern_dec.cpp:321]   --->   Operation 812 'call' 'p_0_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 813 [1/1] (4.17ns)   --->   "%p_063_1_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_3)" [kern_dec.cpp:322]   --->   Operation 813 'call' 'p_063_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 814 [1/1] (4.17ns)   --->   "%p_061_1_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_3)" [kern_dec.cpp:323]   --->   Operation 814 'call' 'p_061_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 815 [1/1] (4.17ns)   --->   "%p_059_1_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_3)" [kern_dec.cpp:324]   --->   Operation 815 'call' 'p_059_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_2)   --->   "%xor_ln1357_221 = xor i8 %p_063_1_1, %p_0_1_1" [kern_dec.cpp:324]   --->   Operation 816 'xor' 'xor_ln1357_221' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_2)   --->   "%xor_ln1357_222 = xor i8 %p_061_1_1, %p_059_1_1" [kern_dec.cpp:324]   --->   Operation 817 'xor' 'xor_ln1357_222' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 818 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_2 = xor i8 %xor_ln1357_222, %xor_ln1357_221" [kern_dec.cpp:324]   --->   Operation 818 'xor' 'plain_4_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 819 [1/1] (4.17ns)   --->   "%p_057_1_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_3)" [kern_dec.cpp:326]   --->   Operation 819 'call' 'p_057_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 820 [1/1] (4.17ns)   --->   "%p_055_1_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_3)" [kern_dec.cpp:327]   --->   Operation 820 'call' 'p_055_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 821 [1/1] (4.17ns)   --->   "%p_053_1_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_3)" [kern_dec.cpp:328]   --->   Operation 821 'call' 'p_053_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 822 [1/1] (4.17ns)   --->   "%p_051_1_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_3)" [kern_dec.cpp:329]   --->   Operation 822 'call' 'p_051_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_22)   --->   "%xor_ln1357_224 = xor i8 %p_055_1_1, %p_057_1_1" [kern_dec.cpp:329]   --->   Operation 823 'xor' 'xor_ln1357_224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_22)   --->   "%xor_ln1357_225 = xor i8 %p_053_1_1, %p_051_1_1" [kern_dec.cpp:329]   --->   Operation 824 'xor' 'xor_ln1357_225' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 825 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_22 = xor i8 %xor_ln1357_225, %xor_ln1357_224" [kern_dec.cpp:329]   --->   Operation 825 'xor' 'plain_5_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 826 [1/1] (4.17ns)   --->   "%p_049_1_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_3)" [kern_dec.cpp:331]   --->   Operation 826 'call' 'p_049_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 827 [1/1] (4.17ns)   --->   "%p_047_1_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_3)" [kern_dec.cpp:332]   --->   Operation 827 'call' 'p_047_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 828 [1/1] (4.17ns)   --->   "%p_045_1_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_3)" [kern_dec.cpp:333]   --->   Operation 828 'call' 'p_045_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 829 [1/1] (4.17ns)   --->   "%p_043_1_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_3)" [kern_dec.cpp:334]   --->   Operation 829 'call' 'p_043_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_4)   --->   "%xor_ln1357_227 = xor i8 %p_047_1_1, %p_049_1_1" [kern_dec.cpp:334]   --->   Operation 830 'xor' 'xor_ln1357_227' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_4)   --->   "%xor_ln1357_228 = xor i8 %p_045_1_1, %p_043_1_1" [kern_dec.cpp:334]   --->   Operation 831 'xor' 'xor_ln1357_228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 832 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_4 = xor i8 %xor_ln1357_228, %xor_ln1357_227" [kern_dec.cpp:334]   --->   Operation 832 'xor' 'plain_6_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 833 [1/1] (4.17ns)   --->   "%p_041_1_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_3)" [kern_dec.cpp:336]   --->   Operation 833 'call' 'p_041_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 834 [1/1] (4.17ns)   --->   "%p_039_1_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_3)" [kern_dec.cpp:337]   --->   Operation 834 'call' 'p_039_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 835 [1/1] (4.17ns)   --->   "%p_037_1_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_3)" [kern_dec.cpp:338]   --->   Operation 835 'call' 'p_037_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 836 [1/1] (4.17ns)   --->   "%p_035_1_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_3)" [kern_dec.cpp:339]   --->   Operation 836 'call' 'p_035_1_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_23)   --->   "%xor_ln1357_230 = xor i8 %p_039_1_1, %p_041_1_1" [kern_dec.cpp:339]   --->   Operation 837 'xor' 'xor_ln1357_230' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_23)   --->   "%xor_ln1357_231 = xor i8 %p_037_1_1, %p_035_1_1" [kern_dec.cpp:339]   --->   Operation 838 'xor' 'xor_ln1357_231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 839 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_23 = xor i8 %xor_ln1357_231, %xor_ln1357_230" [kern_dec.cpp:339]   --->   Operation 839 'xor' 'plain_7_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 840 [1/1] (4.17ns)   --->   "%p_0_1_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_3)" [kern_dec.cpp:321]   --->   Operation 840 'call' 'p_0_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 841 [1/1] (4.17ns)   --->   "%p_063_1_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_3)" [kern_dec.cpp:322]   --->   Operation 841 'call' 'p_063_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 842 [1/1] (4.17ns)   --->   "%p_061_1_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_3)" [kern_dec.cpp:323]   --->   Operation 842 'call' 'p_061_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 843 [1/1] (4.17ns)   --->   "%p_059_1_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_3)" [kern_dec.cpp:324]   --->   Operation 843 'call' 'p_059_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_2)   --->   "%xor_ln1357_233 = xor i8 %p_063_1_2, %p_0_1_2" [kern_dec.cpp:324]   --->   Operation 844 'xor' 'xor_ln1357_233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_2)   --->   "%xor_ln1357_234 = xor i8 %p_061_1_2, %p_059_1_2" [kern_dec.cpp:324]   --->   Operation 845 'xor' 'xor_ln1357_234' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 846 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_2 = xor i8 %xor_ln1357_234, %xor_ln1357_233" [kern_dec.cpp:324]   --->   Operation 846 'xor' 'plain_8_V_2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 847 [1/1] (4.17ns)   --->   "%p_057_1_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_3)" [kern_dec.cpp:326]   --->   Operation 847 'call' 'p_057_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 848 [1/1] (4.17ns)   --->   "%p_055_1_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_3)" [kern_dec.cpp:327]   --->   Operation 848 'call' 'p_055_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 849 [1/1] (4.17ns)   --->   "%p_053_1_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_3)" [kern_dec.cpp:328]   --->   Operation 849 'call' 'p_053_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 850 [1/1] (4.17ns)   --->   "%p_051_1_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_3)" [kern_dec.cpp:329]   --->   Operation 850 'call' 'p_051_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_4)   --->   "%xor_ln1357_236 = xor i8 %p_055_1_2, %p_057_1_2" [kern_dec.cpp:329]   --->   Operation 851 'xor' 'xor_ln1357_236' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_4)   --->   "%xor_ln1357_237 = xor i8 %p_053_1_2, %p_051_1_2" [kern_dec.cpp:329]   --->   Operation 852 'xor' 'xor_ln1357_237' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 853 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_4 = xor i8 %xor_ln1357_237, %xor_ln1357_236" [kern_dec.cpp:329]   --->   Operation 853 'xor' 'plain_9_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 854 [1/1] (4.17ns)   --->   "%p_049_1_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_3)" [kern_dec.cpp:331]   --->   Operation 854 'call' 'p_049_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 855 [1/1] (4.17ns)   --->   "%p_047_1_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_3)" [kern_dec.cpp:332]   --->   Operation 855 'call' 'p_047_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 856 [1/1] (4.17ns)   --->   "%p_045_1_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_3)" [kern_dec.cpp:333]   --->   Operation 856 'call' 'p_045_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 857 [1/1] (4.17ns)   --->   "%p_043_1_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_3)" [kern_dec.cpp:334]   --->   Operation 857 'call' 'p_043_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_23)   --->   "%xor_ln1357_239 = xor i8 %p_047_1_2, %p_049_1_2" [kern_dec.cpp:334]   --->   Operation 858 'xor' 'xor_ln1357_239' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_23)   --->   "%xor_ln1357_240 = xor i8 %p_045_1_2, %p_043_1_2" [kern_dec.cpp:334]   --->   Operation 859 'xor' 'xor_ln1357_240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 860 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_23 = xor i8 %xor_ln1357_240, %xor_ln1357_239" [kern_dec.cpp:334]   --->   Operation 860 'xor' 'plain_10_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 861 [1/1] (4.17ns)   --->   "%p_041_1_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_3)" [kern_dec.cpp:336]   --->   Operation 861 'call' 'p_041_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 862 [1/1] (4.17ns)   --->   "%p_039_1_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_3)" [kern_dec.cpp:337]   --->   Operation 862 'call' 'p_039_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 863 [1/1] (4.17ns)   --->   "%p_037_1_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_3)" [kern_dec.cpp:338]   --->   Operation 863 'call' 'p_037_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 864 [1/1] (4.17ns)   --->   "%p_035_1_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_3)" [kern_dec.cpp:339]   --->   Operation 864 'call' 'p_035_1_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_24)   --->   "%xor_ln1357_242 = xor i8 %p_039_1_2, %p_041_1_2" [kern_dec.cpp:339]   --->   Operation 865 'xor' 'xor_ln1357_242' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_24)   --->   "%xor_ln1357_243 = xor i8 %p_037_1_2, %p_035_1_2" [kern_dec.cpp:339]   --->   Operation 866 'xor' 'xor_ln1357_243' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 867 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_24 = xor i8 %xor_ln1357_243, %xor_ln1357_242" [kern_dec.cpp:339]   --->   Operation 867 'xor' 'plain_11_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 868 [1/1] (4.17ns)   --->   "%p_0_1_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_3)" [kern_dec.cpp:321]   --->   Operation 868 'call' 'p_0_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 869 [1/1] (4.17ns)   --->   "%p_063_1_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_3)" [kern_dec.cpp:322]   --->   Operation 869 'call' 'p_063_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 870 [1/1] (4.17ns)   --->   "%p_061_1_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_3)" [kern_dec.cpp:323]   --->   Operation 870 'call' 'p_061_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 871 [1/1] (4.17ns)   --->   "%p_059_1_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_3)" [kern_dec.cpp:324]   --->   Operation 871 'call' 'p_059_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_247)   --->   "%xor_ln1357_245 = xor i8 %p_063_1_3, %p_0_1_3" [kern_dec.cpp:324]   --->   Operation 872 'xor' 'xor_ln1357_245' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_247)   --->   "%xor_ln1357_246 = xor i8 %p_061_1_3, %p_059_1_3" [kern_dec.cpp:324]   --->   Operation 873 'xor' 'xor_ln1357_246' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 874 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_247 = xor i8 %xor_ln1357_246, %xor_ln1357_245" [kern_dec.cpp:324]   --->   Operation 874 'xor' 'xor_ln1357_247' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 875 [1/1] (4.17ns)   --->   "%p_057_1_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_3)" [kern_dec.cpp:326]   --->   Operation 875 'call' 'p_057_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 876 [1/1] (4.17ns)   --->   "%p_055_1_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_3)" [kern_dec.cpp:327]   --->   Operation 876 'call' 'p_055_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 877 [1/1] (4.17ns)   --->   "%p_053_1_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_3)" [kern_dec.cpp:328]   --->   Operation 877 'call' 'p_053_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 878 [1/1] (4.17ns)   --->   "%p_051_1_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_3)" [kern_dec.cpp:329]   --->   Operation 878 'call' 'p_051_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_5)   --->   "%xor_ln1357_248 = xor i8 %p_055_1_3, %p_057_1_3" [kern_dec.cpp:329]   --->   Operation 879 'xor' 'xor_ln1357_248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_5)   --->   "%xor_ln1357_249 = xor i8 %p_053_1_3, %p_051_1_3" [kern_dec.cpp:329]   --->   Operation 880 'xor' 'xor_ln1357_249' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 881 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_5 = xor i8 %xor_ln1357_249, %xor_ln1357_248" [kern_dec.cpp:329]   --->   Operation 881 'xor' 'plain_1_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 882 [1/1] (4.17ns)   --->   "%p_049_1_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_3)" [kern_dec.cpp:331]   --->   Operation 882 'call' 'p_049_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 883 [1/1] (4.17ns)   --->   "%p_047_1_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_3)" [kern_dec.cpp:332]   --->   Operation 883 'call' 'p_047_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 884 [1/1] (4.17ns)   --->   "%p_045_1_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_3)" [kern_dec.cpp:333]   --->   Operation 884 'call' 'p_045_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 885 [1/1] (4.17ns)   --->   "%p_043_1_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_3)" [kern_dec.cpp:334]   --->   Operation 885 'call' 'p_043_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 886 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_5)   --->   "%xor_ln1357_251 = xor i8 %p_047_1_3, %p_049_1_3" [kern_dec.cpp:334]   --->   Operation 886 'xor' 'xor_ln1357_251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_5)   --->   "%xor_ln1357_252 = xor i8 %p_045_1_3, %p_043_1_3" [kern_dec.cpp:334]   --->   Operation 887 'xor' 'xor_ln1357_252' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 888 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_5 = xor i8 %xor_ln1357_252, %xor_ln1357_251" [kern_dec.cpp:334]   --->   Operation 888 'xor' 'plain_6_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 889 [1/1] (4.17ns)   --->   "%p_041_1_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_3)" [kern_dec.cpp:336]   --->   Operation 889 'call' 'p_041_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 890 [1/1] (4.17ns)   --->   "%p_039_1_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_3)" [kern_dec.cpp:337]   --->   Operation 890 'call' 'p_039_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 891 [1/1] (4.17ns)   --->   "%p_037_1_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_3)" [kern_dec.cpp:338]   --->   Operation 891 'call' 'p_037_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 892 [1/1] (4.17ns)   --->   "%p_035_1_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_3)" [kern_dec.cpp:339]   --->   Operation 892 'call' 'p_035_1_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_5)   --->   "%xor_ln1357_254 = xor i8 %p_039_1_3, %p_041_1_3" [kern_dec.cpp:339]   --->   Operation 893 'xor' 'xor_ln1357_254' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_5)   --->   "%xor_ln1357_255 = xor i8 %p_037_1_3, %p_035_1_3" [kern_dec.cpp:339]   --->   Operation 894 'xor' 'xor_ln1357_255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 895 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_5 = xor i8 %xor_ln1357_255, %xor_ln1357_254" [kern_dec.cpp:339]   --->   Operation 895 'xor' 'plain_11_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln544_72 = zext i8 %plain_0_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 896 'zext' 'zext_ln544_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 897 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_47 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_72" [kern_dec.cpp:302]   --->   Operation 897 'getelementptr' 'INV_SBOX_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 898 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_36 = load i8* %INV_SBOX_V_addr_47, align 1" [kern_dec.cpp:302]   --->   Operation 898 'load' 'INV_SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln544_73 = zext i8 %plain_1_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 899 'zext' 'zext_ln544_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 900 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_48 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_73" [kern_dec.cpp:302]   --->   Operation 900 'getelementptr' 'INV_SBOX_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 901 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_37 = load i8* %INV_SBOX_V_addr_48, align 1" [kern_dec.cpp:302]   --->   Operation 901 'load' 'INV_SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln544_74 = zext i8 %plain_10_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 902 'zext' 'zext_ln544_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 903 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_49 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_74" [kern_dec.cpp:302]   --->   Operation 903 'getelementptr' 'INV_SBOX_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 904 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_38 = load i8* %INV_SBOX_V_addr_49, align 1" [kern_dec.cpp:302]   --->   Operation 904 'load' 'INV_SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 905 [1/1] (0.00ns)   --->   "%zext_ln544_75 = zext i8 %plain_7_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 905 'zext' 'zext_ln544_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 906 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_50 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_75" [kern_dec.cpp:302]   --->   Operation 906 'getelementptr' 'INV_SBOX_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 907 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_39 = load i8* %INV_SBOX_V_addr_50, align 1" [kern_dec.cpp:302]   --->   Operation 907 'load' 'INV_SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 908 [1/1] (0.00ns)   --->   "%zext_ln544_76 = zext i8 %plain_4_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 908 'zext' 'zext_ln544_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 909 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_51 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_76" [kern_dec.cpp:302]   --->   Operation 909 'getelementptr' 'INV_SBOX_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 910 [2/2] (1.23ns)   --->   "%temp_state_4_V_4 = load i8* %INV_SBOX_V_addr_51, align 1" [kern_dec.cpp:302]   --->   Operation 910 'load' 'temp_state_4_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 911 [1/1] (0.00ns)   --->   "%zext_ln544_77 = zext i8 %plain_1_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 911 'zext' 'zext_ln544_77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_52 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_77" [kern_dec.cpp:302]   --->   Operation 912 'getelementptr' 'INV_SBOX_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 913 [2/2] (1.23ns)   --->   "%temp_state_5_V_4 = load i8* %INV_SBOX_V_addr_52, align 1" [kern_dec.cpp:302]   --->   Operation 913 'load' 'temp_state_5_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln544_78 = zext i8 %plain_6_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 914 'zext' 'zext_ln544_78' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 915 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_53 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_78" [kern_dec.cpp:302]   --->   Operation 915 'getelementptr' 'INV_SBOX_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 916 [2/2] (1.23ns)   --->   "%temp_state_6_V_4 = load i8* %INV_SBOX_V_addr_53, align 1" [kern_dec.cpp:302]   --->   Operation 916 'load' 'temp_state_6_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln544_79 = zext i8 %plain_11_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 917 'zext' 'zext_ln544_79' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_54 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_79" [kern_dec.cpp:302]   --->   Operation 918 'getelementptr' 'INV_SBOX_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 919 [2/2] (1.23ns)   --->   "%temp_state_7_V_4 = load i8* %INV_SBOX_V_addr_54, align 1" [kern_dec.cpp:302]   --->   Operation 919 'load' 'temp_state_7_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 920 [1/1] (0.00ns)   --->   "%zext_ln544_80 = zext i8 %plain_8_V_2 to i64" [kern_dec.cpp:302]   --->   Operation 920 'zext' 'zext_ln544_80' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 921 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_55 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_80" [kern_dec.cpp:302]   --->   Operation 921 'getelementptr' 'INV_SBOX_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 922 [2/2] (1.23ns)   --->   "%temp_state_8_V_4 = load i8* %INV_SBOX_V_addr_55, align 1" [kern_dec.cpp:302]   --->   Operation 922 'load' 'temp_state_8_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 923 [1/1] (0.00ns)   --->   "%zext_ln544_81 = zext i8 %plain_5_V_22 to i64" [kern_dec.cpp:302]   --->   Operation 923 'zext' 'zext_ln544_81' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 924 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_56 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_81" [kern_dec.cpp:302]   --->   Operation 924 'getelementptr' 'INV_SBOX_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 925 [2/2] (1.23ns)   --->   "%temp_state_9_V_4 = load i8* %INV_SBOX_V_addr_56, align 1" [kern_dec.cpp:302]   --->   Operation 925 'load' 'temp_state_9_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln544_82 = zext i8 %plain_2_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 926 'zext' 'zext_ln544_82' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_57 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_82" [kern_dec.cpp:302]   --->   Operation 927 'getelementptr' 'INV_SBOX_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 928 [2/2] (1.23ns)   --->   "%temp_state_10_V_4 = load i8* %INV_SBOX_V_addr_57, align 1" [kern_dec.cpp:302]   --->   Operation 928 'load' 'temp_state_10_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 929 [1/1] (0.00ns)   --->   "%zext_ln544_83 = zext i8 %plain_11_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 929 'zext' 'zext_ln544_83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 930 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_58 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_83" [kern_dec.cpp:302]   --->   Operation 930 'getelementptr' 'INV_SBOX_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 931 [2/2] (1.23ns)   --->   "%temp_state_11_V_4 = load i8* %INV_SBOX_V_addr_58, align 1" [kern_dec.cpp:302]   --->   Operation 931 'load' 'temp_state_11_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 932 [1/1] (0.00ns)   --->   "%zext_ln544_84 = zext i8 %xor_ln1357_247 to i64" [kern_dec.cpp:302]   --->   Operation 932 'zext' 'zext_ln544_84' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 933 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_59 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_84" [kern_dec.cpp:302]   --->   Operation 933 'getelementptr' 'INV_SBOX_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 934 [2/2] (1.23ns)   --->   "%temp_state_12_V_4 = load i8* %INV_SBOX_V_addr_59, align 1" [kern_dec.cpp:302]   --->   Operation 934 'load' 'temp_state_12_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln544_85 = zext i8 %plain_9_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 935 'zext' 'zext_ln544_85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 936 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_60 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_85" [kern_dec.cpp:302]   --->   Operation 936 'getelementptr' 'INV_SBOX_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 937 [2/2] (1.23ns)   --->   "%temp_state_13_V_4 = load i8* %INV_SBOX_V_addr_60, align 1" [kern_dec.cpp:302]   --->   Operation 937 'load' 'temp_state_13_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 938 [1/1] (0.00ns)   --->   "%zext_ln544_86 = zext i8 %plain_6_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 938 'zext' 'zext_ln544_86' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 939 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_61 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_86" [kern_dec.cpp:302]   --->   Operation 939 'getelementptr' 'INV_SBOX_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 940 [2/2] (1.23ns)   --->   "%temp_state_14_V_4 = load i8* %INV_SBOX_V_addr_61, align 1" [kern_dec.cpp:302]   --->   Operation 940 'load' 'temp_state_14_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln544_87 = zext i8 %plain_3_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 941 'zext' 'zext_ln544_87' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 942 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_62 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_87" [kern_dec.cpp:302]   --->   Operation 942 'getelementptr' 'INV_SBOX_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 943 [2/2] (1.23ns)   --->   "%temp_state_15_V_4 = load i8* %INV_SBOX_V_addr_62, align 1" [kern_dec.cpp:302]   --->   Operation 943 'load' 'temp_state_15_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 14 <SV = 13> <Delay = 7.31>
ST_14 : Operation 944 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_36 = load i8* %INV_SBOX_V_addr_47, align 1" [kern_dec.cpp:302]   --->   Operation 944 'load' 'INV_SBOX_V_load_36' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 945 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_37 = load i8* %INV_SBOX_V_addr_48, align 1" [kern_dec.cpp:302]   --->   Operation 945 'load' 'INV_SBOX_V_load_37' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 946 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_38 = load i8* %INV_SBOX_V_addr_49, align 1" [kern_dec.cpp:302]   --->   Operation 946 'load' 'INV_SBOX_V_load_38' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 947 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_39 = load i8* %INV_SBOX_V_addr_50, align 1" [kern_dec.cpp:302]   --->   Operation 947 'load' 'INV_SBOX_V_load_39' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 948 [1/2] (1.23ns)   --->   "%temp_state_4_V_4 = load i8* %INV_SBOX_V_addr_51, align 1" [kern_dec.cpp:302]   --->   Operation 948 'load' 'temp_state_4_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 949 [1/2] (1.23ns)   --->   "%temp_state_5_V_4 = load i8* %INV_SBOX_V_addr_52, align 1" [kern_dec.cpp:302]   --->   Operation 949 'load' 'temp_state_5_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 950 [1/2] (1.23ns)   --->   "%temp_state_6_V_4 = load i8* %INV_SBOX_V_addr_53, align 1" [kern_dec.cpp:302]   --->   Operation 950 'load' 'temp_state_6_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 951 [1/2] (1.23ns)   --->   "%temp_state_7_V_4 = load i8* %INV_SBOX_V_addr_54, align 1" [kern_dec.cpp:302]   --->   Operation 951 'load' 'temp_state_7_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 952 [1/2] (1.23ns)   --->   "%temp_state_8_V_4 = load i8* %INV_SBOX_V_addr_55, align 1" [kern_dec.cpp:302]   --->   Operation 952 'load' 'temp_state_8_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 953 [1/2] (1.23ns)   --->   "%temp_state_9_V_4 = load i8* %INV_SBOX_V_addr_56, align 1" [kern_dec.cpp:302]   --->   Operation 953 'load' 'temp_state_9_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 954 [1/2] (1.23ns)   --->   "%temp_state_10_V_4 = load i8* %INV_SBOX_V_addr_57, align 1" [kern_dec.cpp:302]   --->   Operation 954 'load' 'temp_state_10_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 955 [1/2] (1.23ns)   --->   "%temp_state_11_V_4 = load i8* %INV_SBOX_V_addr_58, align 1" [kern_dec.cpp:302]   --->   Operation 955 'load' 'temp_state_11_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 956 [1/2] (1.23ns)   --->   "%temp_state_12_V_4 = load i8* %INV_SBOX_V_addr_59, align 1" [kern_dec.cpp:302]   --->   Operation 956 'load' 'temp_state_12_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 957 [1/2] (1.23ns)   --->   "%temp_state_13_V_4 = load i8* %INV_SBOX_V_addr_60, align 1" [kern_dec.cpp:302]   --->   Operation 957 'load' 'temp_state_13_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 958 [1/2] (1.23ns)   --->   "%temp_state_14_V_4 = load i8* %INV_SBOX_V_addr_61, align 1" [kern_dec.cpp:302]   --->   Operation 958 'load' 'temp_state_14_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 959 [1/2] (1.23ns)   --->   "%temp_state_15_V_4 = load i8* %INV_SBOX_V_addr_62, align 1" [kern_dec.cpp:302]   --->   Operation 959 'load' 'temp_state_15_V_4' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 960 [1/1] (0.33ns)   --->   "%xor_ln719_50 = xor i8 %INV_SBOX_V_load_36, %xor_ln1357_92" [kern_dec.cpp:309]   --->   Operation 960 'xor' 'xor_ln719_50' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 961 [1/1] (0.33ns)   --->   "%xor_ln719_51 = xor i8 %INV_SBOX_V_load_37, %xor_ln1357_93" [kern_dec.cpp:309]   --->   Operation 961 'xor' 'xor_ln719_51' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 962 [1/1] (0.33ns)   --->   "%xor_ln719_52 = xor i8 %INV_SBOX_V_load_38, %xor_ln1357_94" [kern_dec.cpp:309]   --->   Operation 962 'xor' 'xor_ln719_52' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 963 [1/1] (0.33ns)   --->   "%xor_ln719_53 = xor i8 %INV_SBOX_V_load_39, %xor_ln1357_95" [kern_dec.cpp:309]   --->   Operation 963 'xor' 'xor_ln719_53' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node temp_state_4_V_5)   --->   "%xor_ln719_54 = xor i8 %xor_ln1357_83, %xor_ln1357_92" [kern_dec.cpp:309]   --->   Operation 964 'xor' 'xor_ln719_54' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 965 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_4_V_5 = xor i8 %xor_ln719_54, %temp_state_4_V_4" [kern_dec.cpp:309]   --->   Operation 965 'xor' 'temp_state_4_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node temp_state_5_V_5)   --->   "%xor_ln719_56 = xor i8 %xor_ln1357_84, %xor_ln1357_93" [kern_dec.cpp:309]   --->   Operation 966 'xor' 'xor_ln719_56' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 967 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_5_V_5 = xor i8 %xor_ln719_56, %temp_state_5_V_4" [kern_dec.cpp:309]   --->   Operation 967 'xor' 'temp_state_5_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node temp_state_6_V_5)   --->   "%xor_ln719_58 = xor i8 %xor_ln1357_85, %xor_ln1357_94" [kern_dec.cpp:309]   --->   Operation 968 'xor' 'xor_ln719_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 969 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_6_V_5 = xor i8 %xor_ln719_58, %temp_state_6_V_4" [kern_dec.cpp:309]   --->   Operation 969 'xor' 'temp_state_6_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node temp_state_7_V_5)   --->   "%xor_ln719_60 = xor i8 %xor_ln1357_86, %xor_ln1357_95" [kern_dec.cpp:309]   --->   Operation 970 'xor' 'xor_ln719_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 971 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_7_V_5 = xor i8 %xor_ln719_60, %temp_state_7_V_4" [kern_dec.cpp:309]   --->   Operation 971 'xor' 'temp_state_7_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 972 [1/1] (0.33ns)   --->   "%temp_state_8_V_5 = xor i8 %temp_state_8_V_4, %xor_ln1357_96" [kern_dec.cpp:309]   --->   Operation 972 'xor' 'temp_state_8_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 973 [1/1] (0.33ns)   --->   "%temp_state_9_V_5 = xor i8 %temp_state_9_V_4, %xor_ln1357_97" [kern_dec.cpp:309]   --->   Operation 973 'xor' 'temp_state_9_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 974 [1/1] (0.33ns)   --->   "%temp_state_10_V_5 = xor i8 %temp_state_10_V_4, %xor_ln1357_98" [kern_dec.cpp:309]   --->   Operation 974 'xor' 'temp_state_10_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 975 [1/1] (0.33ns)   --->   "%temp_state_11_V_5 = xor i8 %temp_state_11_V_4, %xor_ln1357_99" [kern_dec.cpp:309]   --->   Operation 975 'xor' 'temp_state_11_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 976 [1/1] (0.33ns)   --->   "%temp_state_12_V_5 = xor i8 %temp_state_12_V_4, %xor_ln1357_100" [kern_dec.cpp:309]   --->   Operation 976 'xor' 'temp_state_12_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 977 [1/1] (0.33ns)   --->   "%temp_state_13_V_5 = xor i8 %temp_state_13_V_4, %xor_ln1357_101" [kern_dec.cpp:309]   --->   Operation 977 'xor' 'temp_state_13_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 978 [1/1] (0.33ns)   --->   "%temp_state_14_V_5 = xor i8 %temp_state_14_V_4, %xor_ln1357_102" [kern_dec.cpp:309]   --->   Operation 978 'xor' 'temp_state_14_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 979 [1/1] (0.33ns)   --->   "%temp_state_15_V_5 = xor i8 %temp_state_15_V_4, %xor_ln1357_103" [kern_dec.cpp:309]   --->   Operation 979 'xor' 'temp_state_15_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 980 [1/1] (4.17ns)   --->   "%p_0_2 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_50)" [kern_dec.cpp:321]   --->   Operation 980 'call' 'p_0_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 981 [1/1] (4.17ns)   --->   "%p_063_2 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_51)" [kern_dec.cpp:322]   --->   Operation 981 'call' 'p_063_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 982 [1/1] (4.17ns)   --->   "%p_061_2 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_52)" [kern_dec.cpp:323]   --->   Operation 982 'call' 'p_061_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 983 [1/1] (4.17ns)   --->   "%p_059_2 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_53)" [kern_dec.cpp:324]   --->   Operation 983 'call' 'p_059_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_3)   --->   "%xor_ln1357_257 = xor i8 %p_063_2, %p_0_2" [kern_dec.cpp:324]   --->   Operation 984 'xor' 'xor_ln1357_257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 985 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_3)   --->   "%xor_ln1357_258 = xor i8 %p_061_2, %p_059_2" [kern_dec.cpp:324]   --->   Operation 985 'xor' 'xor_ln1357_258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 986 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_3 = xor i8 %xor_ln1357_258, %xor_ln1357_257" [kern_dec.cpp:324]   --->   Operation 986 'xor' 'plain_0_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 987 [1/1] (4.17ns)   --->   "%p_057_2 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_50)" [kern_dec.cpp:326]   --->   Operation 987 'call' 'p_057_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 988 [1/1] (4.17ns)   --->   "%p_055_2 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_51)" [kern_dec.cpp:327]   --->   Operation 988 'call' 'p_055_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 989 [1/1] (4.17ns)   --->   "%p_053_2 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_52)" [kern_dec.cpp:328]   --->   Operation 989 'call' 'p_053_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 990 [1/1] (4.17ns)   --->   "%p_051_2 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_53)" [kern_dec.cpp:329]   --->   Operation 990 'call' 'p_051_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_25)   --->   "%xor_ln1357_260 = xor i8 %p_055_2, %p_057_2" [kern_dec.cpp:329]   --->   Operation 991 'xor' 'xor_ln1357_260' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 992 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_25)   --->   "%xor_ln1357_261 = xor i8 %p_053_2, %p_051_2" [kern_dec.cpp:329]   --->   Operation 992 'xor' 'xor_ln1357_261' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 993 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_25 = xor i8 %xor_ln1357_261, %xor_ln1357_260" [kern_dec.cpp:329]   --->   Operation 993 'xor' 'plain_1_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 994 [1/1] (4.17ns)   --->   "%p_049_2 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_50)" [kern_dec.cpp:331]   --->   Operation 994 'call' 'p_049_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 995 [1/1] (4.17ns)   --->   "%p_047_2 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_51)" [kern_dec.cpp:332]   --->   Operation 995 'call' 'p_047_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 996 [1/1] (4.17ns)   --->   "%p_045_2 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_52)" [kern_dec.cpp:333]   --->   Operation 996 'call' 'p_045_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 997 [1/1] (4.17ns)   --->   "%p_043_2 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_53)" [kern_dec.cpp:334]   --->   Operation 997 'call' 'p_043_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_24)   --->   "%xor_ln1357_263 = xor i8 %p_047_2, %p_049_2" [kern_dec.cpp:334]   --->   Operation 998 'xor' 'xor_ln1357_263' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 999 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_24)   --->   "%xor_ln1357_264 = xor i8 %p_045_2, %p_043_2" [kern_dec.cpp:334]   --->   Operation 999 'xor' 'xor_ln1357_264' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1000 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_24 = xor i8 %xor_ln1357_264, %xor_ln1357_263" [kern_dec.cpp:334]   --->   Operation 1000 'xor' 'plain_2_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/1] (4.17ns)   --->   "%p_041_2 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_50)" [kern_dec.cpp:336]   --->   Operation 1001 'call' 'p_041_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1002 [1/1] (4.17ns)   --->   "%p_039_2 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_51)" [kern_dec.cpp:337]   --->   Operation 1002 'call' 'p_039_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1003 [1/1] (4.17ns)   --->   "%p_037_2 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_52)" [kern_dec.cpp:338]   --->   Operation 1003 'call' 'p_037_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1004 [1/1] (4.17ns)   --->   "%p_035_2 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_53)" [kern_dec.cpp:339]   --->   Operation 1004 'call' 'p_035_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_6)   --->   "%xor_ln1357_266 = xor i8 %p_039_2, %p_041_2" [kern_dec.cpp:339]   --->   Operation 1005 'xor' 'xor_ln1357_266' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_6)   --->   "%xor_ln1357_267 = xor i8 %p_037_2, %p_035_2" [kern_dec.cpp:339]   --->   Operation 1006 'xor' 'xor_ln1357_267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1007 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_6 = xor i8 %xor_ln1357_267, %xor_ln1357_266" [kern_dec.cpp:339]   --->   Operation 1007 'xor' 'plain_3_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1008 [1/1] (4.17ns)   --->   "%p_0_2_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_5)" [kern_dec.cpp:321]   --->   Operation 1008 'call' 'p_0_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1009 [1/1] (4.17ns)   --->   "%p_063_2_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_5)" [kern_dec.cpp:322]   --->   Operation 1009 'call' 'p_063_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1010 [1/1] (4.17ns)   --->   "%p_061_2_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_5)" [kern_dec.cpp:323]   --->   Operation 1010 'call' 'p_061_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1011 [1/1] (4.17ns)   --->   "%p_059_2_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_5)" [kern_dec.cpp:324]   --->   Operation 1011 'call' 'p_059_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_3)   --->   "%xor_ln1357_269 = xor i8 %p_063_2_1, %p_0_2_1" [kern_dec.cpp:324]   --->   Operation 1012 'xor' 'xor_ln1357_269' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_3)   --->   "%xor_ln1357_270 = xor i8 %p_061_2_1, %p_059_2_1" [kern_dec.cpp:324]   --->   Operation 1013 'xor' 'xor_ln1357_270' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1014 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_3 = xor i8 %xor_ln1357_270, %xor_ln1357_269" [kern_dec.cpp:324]   --->   Operation 1014 'xor' 'plain_4_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/1] (4.17ns)   --->   "%p_057_2_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_5)" [kern_dec.cpp:326]   --->   Operation 1015 'call' 'p_057_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1016 [1/1] (4.17ns)   --->   "%p_055_2_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_5)" [kern_dec.cpp:327]   --->   Operation 1016 'call' 'p_055_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1017 [1/1] (4.17ns)   --->   "%p_053_2_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_5)" [kern_dec.cpp:328]   --->   Operation 1017 'call' 'p_053_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1018 [1/1] (4.17ns)   --->   "%p_051_2_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_5)" [kern_dec.cpp:329]   --->   Operation 1018 'call' 'p_051_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_23)   --->   "%xor_ln1357_272 = xor i8 %p_055_2_1, %p_057_2_1" [kern_dec.cpp:329]   --->   Operation 1019 'xor' 'xor_ln1357_272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_23)   --->   "%xor_ln1357_273 = xor i8 %p_053_2_1, %p_051_2_1" [kern_dec.cpp:329]   --->   Operation 1020 'xor' 'xor_ln1357_273' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1021 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_23 = xor i8 %xor_ln1357_273, %xor_ln1357_272" [kern_dec.cpp:329]   --->   Operation 1021 'xor' 'plain_5_V_23' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/1] (4.17ns)   --->   "%p_049_2_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_5)" [kern_dec.cpp:331]   --->   Operation 1022 'call' 'p_049_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1023 [1/1] (4.17ns)   --->   "%p_047_2_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_5)" [kern_dec.cpp:332]   --->   Operation 1023 'call' 'p_047_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1024 [1/1] (4.17ns)   --->   "%p_045_2_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_5)" [kern_dec.cpp:333]   --->   Operation 1024 'call' 'p_045_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1025 [1/1] (4.17ns)   --->   "%p_043_2_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_5)" [kern_dec.cpp:334]   --->   Operation 1025 'call' 'p_043_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_6)   --->   "%xor_ln1357_275 = xor i8 %p_047_2_1, %p_049_2_1" [kern_dec.cpp:334]   --->   Operation 1026 'xor' 'xor_ln1357_275' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_6)   --->   "%xor_ln1357_276 = xor i8 %p_045_2_1, %p_043_2_1" [kern_dec.cpp:334]   --->   Operation 1027 'xor' 'xor_ln1357_276' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1028 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_6 = xor i8 %xor_ln1357_276, %xor_ln1357_275" [kern_dec.cpp:334]   --->   Operation 1028 'xor' 'plain_6_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1029 [1/1] (4.17ns)   --->   "%p_041_2_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_5)" [kern_dec.cpp:336]   --->   Operation 1029 'call' 'p_041_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1030 [1/1] (4.17ns)   --->   "%p_039_2_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_5)" [kern_dec.cpp:337]   --->   Operation 1030 'call' 'p_039_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1031 [1/1] (4.17ns)   --->   "%p_037_2_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_5)" [kern_dec.cpp:338]   --->   Operation 1031 'call' 'p_037_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1032 [1/1] (4.17ns)   --->   "%p_035_2_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_5)" [kern_dec.cpp:339]   --->   Operation 1032 'call' 'p_035_2_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_24)   --->   "%xor_ln1357_278 = xor i8 %p_039_2_1, %p_041_2_1" [kern_dec.cpp:339]   --->   Operation 1033 'xor' 'xor_ln1357_278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_24)   --->   "%xor_ln1357_279 = xor i8 %p_037_2_1, %p_035_2_1" [kern_dec.cpp:339]   --->   Operation 1034 'xor' 'xor_ln1357_279' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1035 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_24 = xor i8 %xor_ln1357_279, %xor_ln1357_278" [kern_dec.cpp:339]   --->   Operation 1035 'xor' 'plain_7_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1036 [1/1] (4.17ns)   --->   "%p_0_2_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_5)" [kern_dec.cpp:321]   --->   Operation 1036 'call' 'p_0_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1037 [1/1] (4.17ns)   --->   "%p_063_2_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_5)" [kern_dec.cpp:322]   --->   Operation 1037 'call' 'p_063_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1038 [1/1] (4.17ns)   --->   "%p_061_2_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_5)" [kern_dec.cpp:323]   --->   Operation 1038 'call' 'p_061_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1039 [1/1] (4.17ns)   --->   "%p_059_2_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_5)" [kern_dec.cpp:324]   --->   Operation 1039 'call' 'p_059_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_3)   --->   "%xor_ln1357_281 = xor i8 %p_063_2_2, %p_0_2_2" [kern_dec.cpp:324]   --->   Operation 1040 'xor' 'xor_ln1357_281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_3)   --->   "%xor_ln1357_282 = xor i8 %p_061_2_2, %p_059_2_2" [kern_dec.cpp:324]   --->   Operation 1041 'xor' 'xor_ln1357_282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1042 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_3 = xor i8 %xor_ln1357_282, %xor_ln1357_281" [kern_dec.cpp:324]   --->   Operation 1042 'xor' 'plain_8_V_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (4.17ns)   --->   "%p_057_2_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_5)" [kern_dec.cpp:326]   --->   Operation 1043 'call' 'p_057_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1044 [1/1] (4.17ns)   --->   "%p_055_2_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_5)" [kern_dec.cpp:327]   --->   Operation 1044 'call' 'p_055_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1045 [1/1] (4.17ns)   --->   "%p_053_2_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_5)" [kern_dec.cpp:328]   --->   Operation 1045 'call' 'p_053_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1046 [1/1] (4.17ns)   --->   "%p_051_2_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_5)" [kern_dec.cpp:329]   --->   Operation 1046 'call' 'p_051_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_6)   --->   "%xor_ln1357_284 = xor i8 %p_055_2_2, %p_057_2_2" [kern_dec.cpp:329]   --->   Operation 1047 'xor' 'xor_ln1357_284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1048 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_6)   --->   "%xor_ln1357_285 = xor i8 %p_053_2_2, %p_051_2_2" [kern_dec.cpp:329]   --->   Operation 1048 'xor' 'xor_ln1357_285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1049 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_6 = xor i8 %xor_ln1357_285, %xor_ln1357_284" [kern_dec.cpp:329]   --->   Operation 1049 'xor' 'plain_9_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1050 [1/1] (4.17ns)   --->   "%p_049_2_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_5)" [kern_dec.cpp:331]   --->   Operation 1050 'call' 'p_049_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1051 [1/1] (4.17ns)   --->   "%p_047_2_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_5)" [kern_dec.cpp:332]   --->   Operation 1051 'call' 'p_047_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1052 [1/1] (4.17ns)   --->   "%p_045_2_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_5)" [kern_dec.cpp:333]   --->   Operation 1052 'call' 'p_045_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1053 [1/1] (4.17ns)   --->   "%p_043_2_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_5)" [kern_dec.cpp:334]   --->   Operation 1053 'call' 'p_043_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_24)   --->   "%xor_ln1357_287 = xor i8 %p_047_2_2, %p_049_2_2" [kern_dec.cpp:334]   --->   Operation 1054 'xor' 'xor_ln1357_287' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_24)   --->   "%xor_ln1357_288 = xor i8 %p_045_2_2, %p_043_2_2" [kern_dec.cpp:334]   --->   Operation 1055 'xor' 'xor_ln1357_288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1056 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_24 = xor i8 %xor_ln1357_288, %xor_ln1357_287" [kern_dec.cpp:334]   --->   Operation 1056 'xor' 'plain_10_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1057 [1/1] (4.17ns)   --->   "%p_041_2_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_5)" [kern_dec.cpp:336]   --->   Operation 1057 'call' 'p_041_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1058 [1/1] (4.17ns)   --->   "%p_039_2_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_5)" [kern_dec.cpp:337]   --->   Operation 1058 'call' 'p_039_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1059 [1/1] (4.17ns)   --->   "%p_037_2_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_5)" [kern_dec.cpp:338]   --->   Operation 1059 'call' 'p_037_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1060 [1/1] (4.17ns)   --->   "%p_035_2_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_5)" [kern_dec.cpp:339]   --->   Operation 1060 'call' 'p_035_2_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_25)   --->   "%xor_ln1357_290 = xor i8 %p_039_2_2, %p_041_2_2" [kern_dec.cpp:339]   --->   Operation 1061 'xor' 'xor_ln1357_290' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_25)   --->   "%xor_ln1357_291 = xor i8 %p_037_2_2, %p_035_2_2" [kern_dec.cpp:339]   --->   Operation 1062 'xor' 'xor_ln1357_291' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1063 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_25 = xor i8 %xor_ln1357_291, %xor_ln1357_290" [kern_dec.cpp:339]   --->   Operation 1063 'xor' 'plain_11_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1064 [1/1] (4.17ns)   --->   "%p_0_2_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_5)" [kern_dec.cpp:321]   --->   Operation 1064 'call' 'p_0_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1065 [1/1] (4.17ns)   --->   "%p_063_2_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_5)" [kern_dec.cpp:322]   --->   Operation 1065 'call' 'p_063_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1066 [1/1] (4.17ns)   --->   "%p_061_2_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_5)" [kern_dec.cpp:323]   --->   Operation 1066 'call' 'p_061_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1067 [1/1] (4.17ns)   --->   "%p_059_2_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_5)" [kern_dec.cpp:324]   --->   Operation 1067 'call' 'p_059_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_295)   --->   "%xor_ln1357_293 = xor i8 %p_063_2_3, %p_0_2_3" [kern_dec.cpp:324]   --->   Operation 1068 'xor' 'xor_ln1357_293' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_295)   --->   "%xor_ln1357_294 = xor i8 %p_061_2_3, %p_059_2_3" [kern_dec.cpp:324]   --->   Operation 1069 'xor' 'xor_ln1357_294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1070 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_295 = xor i8 %xor_ln1357_294, %xor_ln1357_293" [kern_dec.cpp:324]   --->   Operation 1070 'xor' 'xor_ln1357_295' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1071 [1/1] (4.17ns)   --->   "%p_057_2_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_5)" [kern_dec.cpp:326]   --->   Operation 1071 'call' 'p_057_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1072 [1/1] (4.17ns)   --->   "%p_055_2_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_5)" [kern_dec.cpp:327]   --->   Operation 1072 'call' 'p_055_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1073 [1/1] (4.17ns)   --->   "%p_053_2_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_5)" [kern_dec.cpp:328]   --->   Operation 1073 'call' 'p_053_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1074 [1/1] (4.17ns)   --->   "%p_051_2_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_5)" [kern_dec.cpp:329]   --->   Operation 1074 'call' 'p_051_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_7)   --->   "%xor_ln1357_296 = xor i8 %p_055_2_3, %p_057_2_3" [kern_dec.cpp:329]   --->   Operation 1075 'xor' 'xor_ln1357_296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_7)   --->   "%xor_ln1357_297 = xor i8 %p_053_2_3, %p_051_2_3" [kern_dec.cpp:329]   --->   Operation 1076 'xor' 'xor_ln1357_297' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1077 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_7 = xor i8 %xor_ln1357_297, %xor_ln1357_296" [kern_dec.cpp:329]   --->   Operation 1077 'xor' 'plain_1_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1078 [1/1] (4.17ns)   --->   "%p_049_2_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_5)" [kern_dec.cpp:331]   --->   Operation 1078 'call' 'p_049_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1079 [1/1] (4.17ns)   --->   "%p_047_2_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_5)" [kern_dec.cpp:332]   --->   Operation 1079 'call' 'p_047_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1080 [1/1] (4.17ns)   --->   "%p_045_2_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_5)" [kern_dec.cpp:333]   --->   Operation 1080 'call' 'p_045_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1081 [1/1] (4.17ns)   --->   "%p_043_2_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_5)" [kern_dec.cpp:334]   --->   Operation 1081 'call' 'p_043_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_7)   --->   "%xor_ln1357_299 = xor i8 %p_047_2_3, %p_049_2_3" [kern_dec.cpp:334]   --->   Operation 1082 'xor' 'xor_ln1357_299' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_7)   --->   "%xor_ln1357_300 = xor i8 %p_045_2_3, %p_043_2_3" [kern_dec.cpp:334]   --->   Operation 1083 'xor' 'xor_ln1357_300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1084 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_7 = xor i8 %xor_ln1357_300, %xor_ln1357_299" [kern_dec.cpp:334]   --->   Operation 1084 'xor' 'plain_6_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1085 [1/1] (4.17ns)   --->   "%p_041_2_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_5)" [kern_dec.cpp:336]   --->   Operation 1085 'call' 'p_041_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1086 [1/1] (4.17ns)   --->   "%p_039_2_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_5)" [kern_dec.cpp:337]   --->   Operation 1086 'call' 'p_039_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1087 [1/1] (4.17ns)   --->   "%p_037_2_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_5)" [kern_dec.cpp:338]   --->   Operation 1087 'call' 'p_037_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1088 [1/1] (4.17ns)   --->   "%p_035_2_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_5)" [kern_dec.cpp:339]   --->   Operation 1088 'call' 'p_035_2_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_7)   --->   "%xor_ln1357_302 = xor i8 %p_039_2_3, %p_041_2_3" [kern_dec.cpp:339]   --->   Operation 1089 'xor' 'xor_ln1357_302' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_7)   --->   "%xor_ln1357_303 = xor i8 %p_037_2_3, %p_035_2_3" [kern_dec.cpp:339]   --->   Operation 1090 'xor' 'xor_ln1357_303' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1091 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_7 = xor i8 %xor_ln1357_303, %xor_ln1357_302" [kern_dec.cpp:339]   --->   Operation 1091 'xor' 'plain_11_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln544_88 = zext i8 %plain_0_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 1092 'zext' 'zext_ln544_88' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1093 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_63 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_88" [kern_dec.cpp:302]   --->   Operation 1093 'getelementptr' 'INV_SBOX_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1094 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_52 = load i8* %INV_SBOX_V_addr_63, align 1" [kern_dec.cpp:302]   --->   Operation 1094 'load' 'INV_SBOX_V_load_52' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1095 [1/1] (0.00ns)   --->   "%zext_ln544_89 = zext i8 %plain_1_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1095 'zext' 'zext_ln544_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1096 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_64 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_89" [kern_dec.cpp:302]   --->   Operation 1096 'getelementptr' 'INV_SBOX_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1097 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_53 = load i8* %INV_SBOX_V_addr_64, align 1" [kern_dec.cpp:302]   --->   Operation 1097 'load' 'INV_SBOX_V_load_53' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1098 [1/1] (0.00ns)   --->   "%zext_ln544_90 = zext i8 %plain_10_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 1098 'zext' 'zext_ln544_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1099 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_65 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_90" [kern_dec.cpp:302]   --->   Operation 1099 'getelementptr' 'INV_SBOX_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1100 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_54 = load i8* %INV_SBOX_V_addr_65, align 1" [kern_dec.cpp:302]   --->   Operation 1100 'load' 'INV_SBOX_V_load_54' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln544_91 = zext i8 %plain_7_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 1101 'zext' 'zext_ln544_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1102 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_66 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_91" [kern_dec.cpp:302]   --->   Operation 1102 'getelementptr' 'INV_SBOX_V_addr_66' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1103 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_55 = load i8* %INV_SBOX_V_addr_66, align 1" [kern_dec.cpp:302]   --->   Operation 1103 'load' 'INV_SBOX_V_load_55' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1104 [1/1] (0.00ns)   --->   "%zext_ln544_92 = zext i8 %plain_4_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 1104 'zext' 'zext_ln544_92' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1105 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_67 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_92" [kern_dec.cpp:302]   --->   Operation 1105 'getelementptr' 'INV_SBOX_V_addr_67' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1106 [2/2] (1.23ns)   --->   "%temp_state_4_V_6 = load i8* %INV_SBOX_V_addr_67, align 1" [kern_dec.cpp:302]   --->   Operation 1106 'load' 'temp_state_4_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln544_93 = zext i8 %plain_1_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1107 'zext' 'zext_ln544_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1108 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_68 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_93" [kern_dec.cpp:302]   --->   Operation 1108 'getelementptr' 'INV_SBOX_V_addr_68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1109 [2/2] (1.23ns)   --->   "%temp_state_5_V_6 = load i8* %INV_SBOX_V_addr_68, align 1" [kern_dec.cpp:302]   --->   Operation 1109 'load' 'temp_state_5_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln544_94 = zext i8 %plain_6_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1110 'zext' 'zext_ln544_94' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1111 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_69 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_94" [kern_dec.cpp:302]   --->   Operation 1111 'getelementptr' 'INV_SBOX_V_addr_69' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1112 [2/2] (1.23ns)   --->   "%temp_state_6_V_6 = load i8* %INV_SBOX_V_addr_69, align 1" [kern_dec.cpp:302]   --->   Operation 1112 'load' 'temp_state_6_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1113 [1/1] (0.00ns)   --->   "%zext_ln544_95 = zext i8 %plain_11_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1113 'zext' 'zext_ln544_95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1114 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_70 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_95" [kern_dec.cpp:302]   --->   Operation 1114 'getelementptr' 'INV_SBOX_V_addr_70' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1115 [2/2] (1.23ns)   --->   "%temp_state_7_V_6 = load i8* %INV_SBOX_V_addr_70, align 1" [kern_dec.cpp:302]   --->   Operation 1115 'load' 'temp_state_7_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1116 [1/1] (0.00ns)   --->   "%zext_ln544_96 = zext i8 %plain_8_V_3 to i64" [kern_dec.cpp:302]   --->   Operation 1116 'zext' 'zext_ln544_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1117 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_71 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_96" [kern_dec.cpp:302]   --->   Operation 1117 'getelementptr' 'INV_SBOX_V_addr_71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1118 [2/2] (1.23ns)   --->   "%temp_state_8_V_6 = load i8* %INV_SBOX_V_addr_71, align 1" [kern_dec.cpp:302]   --->   Operation 1118 'load' 'temp_state_8_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln544_97 = zext i8 %plain_5_V_23 to i64" [kern_dec.cpp:302]   --->   Operation 1119 'zext' 'zext_ln544_97' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1120 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_72 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_97" [kern_dec.cpp:302]   --->   Operation 1120 'getelementptr' 'INV_SBOX_V_addr_72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1121 [2/2] (1.23ns)   --->   "%temp_state_9_V_6 = load i8* %INV_SBOX_V_addr_72, align 1" [kern_dec.cpp:302]   --->   Operation 1121 'load' 'temp_state_9_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1122 [1/1] (0.00ns)   --->   "%zext_ln544_98 = zext i8 %plain_2_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 1122 'zext' 'zext_ln544_98' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1123 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_73 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_98" [kern_dec.cpp:302]   --->   Operation 1123 'getelementptr' 'INV_SBOX_V_addr_73' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1124 [2/2] (1.23ns)   --->   "%temp_state_10_V_6 = load i8* %INV_SBOX_V_addr_73, align 1" [kern_dec.cpp:302]   --->   Operation 1124 'load' 'temp_state_10_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1125 [1/1] (0.00ns)   --->   "%zext_ln544_99 = zext i8 %plain_11_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1125 'zext' 'zext_ln544_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1126 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_74 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_99" [kern_dec.cpp:302]   --->   Operation 1126 'getelementptr' 'INV_SBOX_V_addr_74' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1127 [2/2] (1.23ns)   --->   "%temp_state_11_V_6 = load i8* %INV_SBOX_V_addr_74, align 1" [kern_dec.cpp:302]   --->   Operation 1127 'load' 'temp_state_11_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln544_100 = zext i8 %xor_ln1357_295 to i64" [kern_dec.cpp:302]   --->   Operation 1128 'zext' 'zext_ln544_100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1129 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_75 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_100" [kern_dec.cpp:302]   --->   Operation 1129 'getelementptr' 'INV_SBOX_V_addr_75' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1130 [2/2] (1.23ns)   --->   "%temp_state_12_V_6 = load i8* %INV_SBOX_V_addr_75, align 1" [kern_dec.cpp:302]   --->   Operation 1130 'load' 'temp_state_12_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln544_101 = zext i8 %plain_9_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1131 'zext' 'zext_ln544_101' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1132 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_76 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_101" [kern_dec.cpp:302]   --->   Operation 1132 'getelementptr' 'INV_SBOX_V_addr_76' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1133 [2/2] (1.23ns)   --->   "%temp_state_13_V_6 = load i8* %INV_SBOX_V_addr_76, align 1" [kern_dec.cpp:302]   --->   Operation 1133 'load' 'temp_state_13_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1134 [1/1] (0.00ns)   --->   "%zext_ln544_102 = zext i8 %plain_6_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1134 'zext' 'zext_ln544_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1135 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_77 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_102" [kern_dec.cpp:302]   --->   Operation 1135 'getelementptr' 'INV_SBOX_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1136 [2/2] (1.23ns)   --->   "%temp_state_14_V_6 = load i8* %INV_SBOX_V_addr_77, align 1" [kern_dec.cpp:302]   --->   Operation 1136 'load' 'temp_state_14_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln544_103 = zext i8 %plain_3_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1137 'zext' 'zext_ln544_103' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1138 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_78 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_103" [kern_dec.cpp:302]   --->   Operation 1138 'getelementptr' 'INV_SBOX_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1139 [2/2] (1.23ns)   --->   "%temp_state_15_V_6 = load i8* %INV_SBOX_V_addr_78, align 1" [kern_dec.cpp:302]   --->   Operation 1139 'load' 'temp_state_15_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 15 <SV = 14> <Delay = 7.31>
ST_15 : Operation 1140 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_52 = load i8* %INV_SBOX_V_addr_63, align 1" [kern_dec.cpp:302]   --->   Operation 1140 'load' 'INV_SBOX_V_load_52' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1141 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_53 = load i8* %INV_SBOX_V_addr_64, align 1" [kern_dec.cpp:302]   --->   Operation 1141 'load' 'INV_SBOX_V_load_53' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1142 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_54 = load i8* %INV_SBOX_V_addr_65, align 1" [kern_dec.cpp:302]   --->   Operation 1142 'load' 'INV_SBOX_V_load_54' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1143 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_55 = load i8* %INV_SBOX_V_addr_66, align 1" [kern_dec.cpp:302]   --->   Operation 1143 'load' 'INV_SBOX_V_load_55' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1144 [1/2] (1.23ns)   --->   "%temp_state_4_V_6 = load i8* %INV_SBOX_V_addr_67, align 1" [kern_dec.cpp:302]   --->   Operation 1144 'load' 'temp_state_4_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1145 [1/2] (1.23ns)   --->   "%temp_state_5_V_6 = load i8* %INV_SBOX_V_addr_68, align 1" [kern_dec.cpp:302]   --->   Operation 1145 'load' 'temp_state_5_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1146 [1/2] (1.23ns)   --->   "%temp_state_6_V_6 = load i8* %INV_SBOX_V_addr_69, align 1" [kern_dec.cpp:302]   --->   Operation 1146 'load' 'temp_state_6_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1147 [1/2] (1.23ns)   --->   "%temp_state_7_V_6 = load i8* %INV_SBOX_V_addr_70, align 1" [kern_dec.cpp:302]   --->   Operation 1147 'load' 'temp_state_7_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1148 [1/2] (1.23ns)   --->   "%temp_state_8_V_6 = load i8* %INV_SBOX_V_addr_71, align 1" [kern_dec.cpp:302]   --->   Operation 1148 'load' 'temp_state_8_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1149 [1/2] (1.23ns)   --->   "%temp_state_9_V_6 = load i8* %INV_SBOX_V_addr_72, align 1" [kern_dec.cpp:302]   --->   Operation 1149 'load' 'temp_state_9_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1150 [1/2] (1.23ns)   --->   "%temp_state_10_V_6 = load i8* %INV_SBOX_V_addr_73, align 1" [kern_dec.cpp:302]   --->   Operation 1150 'load' 'temp_state_10_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1151 [1/2] (1.23ns)   --->   "%temp_state_11_V_6 = load i8* %INV_SBOX_V_addr_74, align 1" [kern_dec.cpp:302]   --->   Operation 1151 'load' 'temp_state_11_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1152 [1/2] (1.23ns)   --->   "%temp_state_12_V_6 = load i8* %INV_SBOX_V_addr_75, align 1" [kern_dec.cpp:302]   --->   Operation 1152 'load' 'temp_state_12_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1153 [1/2] (1.23ns)   --->   "%temp_state_13_V_6 = load i8* %INV_SBOX_V_addr_76, align 1" [kern_dec.cpp:302]   --->   Operation 1153 'load' 'temp_state_13_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1154 [1/2] (1.23ns)   --->   "%temp_state_14_V_6 = load i8* %INV_SBOX_V_addr_77, align 1" [kern_dec.cpp:302]   --->   Operation 1154 'load' 'temp_state_14_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1155 [1/2] (1.23ns)   --->   "%temp_state_15_V_6 = load i8* %INV_SBOX_V_addr_78, align 1" [kern_dec.cpp:302]   --->   Operation 1155 'load' 'temp_state_15_V_6' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1156 [1/1] (0.33ns)   --->   "%xor_ln719_68 = xor i8 %INV_SBOX_V_load_52, %xor_ln1357_79" [kern_dec.cpp:309]   --->   Operation 1156 'xor' 'xor_ln719_68' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1157 [1/1] (0.33ns)   --->   "%xor_ln719_69 = xor i8 %INV_SBOX_V_load_53, %xor_ln1357_80" [kern_dec.cpp:309]   --->   Operation 1157 'xor' 'xor_ln719_69' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1158 [1/1] (0.33ns)   --->   "%xor_ln719_70 = xor i8 %INV_SBOX_V_load_54, %xor_ln1357_81" [kern_dec.cpp:309]   --->   Operation 1158 'xor' 'xor_ln719_70' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1159 [1/1] (0.33ns)   --->   "%xor_ln719_71 = xor i8 %INV_SBOX_V_load_55, %xor_ln1357_82" [kern_dec.cpp:309]   --->   Operation 1159 'xor' 'xor_ln719_71' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1160 [1/1] (0.33ns)   --->   "%temp_state_4_V_7 = xor i8 %temp_state_4_V_6, %xor_ln1357_83" [kern_dec.cpp:309]   --->   Operation 1160 'xor' 'temp_state_4_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1161 [1/1] (0.33ns)   --->   "%temp_state_5_V_7 = xor i8 %temp_state_5_V_6, %xor_ln1357_84" [kern_dec.cpp:309]   --->   Operation 1161 'xor' 'temp_state_5_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1162 [1/1] (0.33ns)   --->   "%temp_state_6_V_7 = xor i8 %temp_state_6_V_6, %xor_ln1357_85" [kern_dec.cpp:309]   --->   Operation 1162 'xor' 'temp_state_6_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1163 [1/1] (0.33ns)   --->   "%temp_state_7_V_7 = xor i8 %temp_state_7_V_6, %xor_ln1357_86" [kern_dec.cpp:309]   --->   Operation 1163 'xor' 'temp_state_7_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node temp_state_8_V_7)   --->   "%xor_ln719_78 = xor i8 %xor_ln1357_71, %xor_ln1357_83" [kern_dec.cpp:309]   --->   Operation 1164 'xor' 'xor_ln719_78' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1165 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_8_V_7 = xor i8 %xor_ln719_78, %temp_state_8_V_6" [kern_dec.cpp:309]   --->   Operation 1165 'xor' 'temp_state_8_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node temp_state_9_V_7)   --->   "%xor_ln719_80 = xor i8 %xor_ln1357_72, %xor_ln1357_84" [kern_dec.cpp:309]   --->   Operation 1166 'xor' 'xor_ln719_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1167 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_9_V_7 = xor i8 %xor_ln719_80, %temp_state_9_V_6" [kern_dec.cpp:309]   --->   Operation 1167 'xor' 'temp_state_9_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node temp_state_10_V_7)   --->   "%xor_ln719_82 = xor i8 %xor_ln1357_73, %xor_ln1357_85" [kern_dec.cpp:309]   --->   Operation 1168 'xor' 'xor_ln719_82' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1169 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_10_V_7 = xor i8 %xor_ln719_82, %temp_state_10_V_6" [kern_dec.cpp:309]   --->   Operation 1169 'xor' 'temp_state_10_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1170 [1/1] (0.00ns) (grouped into LUT with out node temp_state_11_V_7)   --->   "%xor_ln719_88 = xor i8 %xor_ln1357_74, %xor_ln1357_86" [kern_dec.cpp:309]   --->   Operation 1170 'xor' 'xor_ln719_88' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1171 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_11_V_7 = xor i8 %xor_ln719_88, %temp_state_11_V_6" [kern_dec.cpp:309]   --->   Operation 1171 'xor' 'temp_state_11_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1172 [1/1] (0.33ns)   --->   "%temp_state_12_V_7 = xor i8 %temp_state_12_V_6, %xor_ln1357_87" [kern_dec.cpp:309]   --->   Operation 1172 'xor' 'temp_state_12_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1173 [1/1] (0.33ns)   --->   "%temp_state_13_V_7 = xor i8 %temp_state_13_V_6, %xor_ln1357_88" [kern_dec.cpp:309]   --->   Operation 1173 'xor' 'temp_state_13_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1174 [1/1] (0.33ns)   --->   "%temp_state_14_V_7 = xor i8 %temp_state_14_V_6, %xor_ln1357_89" [kern_dec.cpp:309]   --->   Operation 1174 'xor' 'temp_state_14_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1175 [1/1] (0.33ns)   --->   "%temp_state_15_V_7 = xor i8 %temp_state_15_V_6, %xor_ln1357_90" [kern_dec.cpp:309]   --->   Operation 1175 'xor' 'temp_state_15_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1176 [1/1] (4.17ns)   --->   "%p_0_3 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_68)" [kern_dec.cpp:321]   --->   Operation 1176 'call' 'p_0_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1177 [1/1] (4.17ns)   --->   "%p_063_3 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_69)" [kern_dec.cpp:322]   --->   Operation 1177 'call' 'p_063_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1178 [1/1] (4.17ns)   --->   "%p_061_3 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_70)" [kern_dec.cpp:323]   --->   Operation 1178 'call' 'p_061_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1179 [1/1] (4.17ns)   --->   "%p_059_3 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_71)" [kern_dec.cpp:324]   --->   Operation 1179 'call' 'p_059_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_4)   --->   "%xor_ln1357_305 = xor i8 %p_063_3, %p_0_3" [kern_dec.cpp:324]   --->   Operation 1180 'xor' 'xor_ln1357_305' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_4)   --->   "%xor_ln1357_306 = xor i8 %p_061_3, %p_059_3" [kern_dec.cpp:324]   --->   Operation 1181 'xor' 'xor_ln1357_306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1182 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_4 = xor i8 %xor_ln1357_306, %xor_ln1357_305" [kern_dec.cpp:324]   --->   Operation 1182 'xor' 'plain_0_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1183 [1/1] (4.17ns)   --->   "%p_057_3 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_68)" [kern_dec.cpp:326]   --->   Operation 1183 'call' 'p_057_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1184 [1/1] (4.17ns)   --->   "%p_055_3 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_69)" [kern_dec.cpp:327]   --->   Operation 1184 'call' 'p_055_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1185 [1/1] (4.17ns)   --->   "%p_053_3 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_70)" [kern_dec.cpp:328]   --->   Operation 1185 'call' 'p_053_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1186 [1/1] (4.17ns)   --->   "%p_051_3 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_71)" [kern_dec.cpp:329]   --->   Operation 1186 'call' 'p_051_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1187 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_26)   --->   "%xor_ln1357_308 = xor i8 %p_055_3, %p_057_3" [kern_dec.cpp:329]   --->   Operation 1187 'xor' 'xor_ln1357_308' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1188 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_26)   --->   "%xor_ln1357_309 = xor i8 %p_053_3, %p_051_3" [kern_dec.cpp:329]   --->   Operation 1188 'xor' 'xor_ln1357_309' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1189 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_26 = xor i8 %xor_ln1357_309, %xor_ln1357_308" [kern_dec.cpp:329]   --->   Operation 1189 'xor' 'plain_1_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1190 [1/1] (4.17ns)   --->   "%p_049_3 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_68)" [kern_dec.cpp:331]   --->   Operation 1190 'call' 'p_049_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1191 [1/1] (4.17ns)   --->   "%p_047_3 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_69)" [kern_dec.cpp:332]   --->   Operation 1191 'call' 'p_047_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1192 [1/1] (4.17ns)   --->   "%p_045_3 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_70)" [kern_dec.cpp:333]   --->   Operation 1192 'call' 'p_045_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1193 [1/1] (4.17ns)   --->   "%p_043_3 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_71)" [kern_dec.cpp:334]   --->   Operation 1193 'call' 'p_043_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_25)   --->   "%xor_ln1357_311 = xor i8 %p_047_3, %p_049_3" [kern_dec.cpp:334]   --->   Operation 1194 'xor' 'xor_ln1357_311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_25)   --->   "%xor_ln1357_312 = xor i8 %p_045_3, %p_043_3" [kern_dec.cpp:334]   --->   Operation 1195 'xor' 'xor_ln1357_312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1196 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_25 = xor i8 %xor_ln1357_312, %xor_ln1357_311" [kern_dec.cpp:334]   --->   Operation 1196 'xor' 'plain_2_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1197 [1/1] (4.17ns)   --->   "%p_041_3 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_68)" [kern_dec.cpp:336]   --->   Operation 1197 'call' 'p_041_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1198 [1/1] (4.17ns)   --->   "%p_039_3 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_69)" [kern_dec.cpp:337]   --->   Operation 1198 'call' 'p_039_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1199 [1/1] (4.17ns)   --->   "%p_037_3 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_70)" [kern_dec.cpp:338]   --->   Operation 1199 'call' 'p_037_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1200 [1/1] (4.17ns)   --->   "%p_035_3 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_71)" [kern_dec.cpp:339]   --->   Operation 1200 'call' 'p_035_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1201 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_8)   --->   "%xor_ln1357_314 = xor i8 %p_039_3, %p_041_3" [kern_dec.cpp:339]   --->   Operation 1201 'xor' 'xor_ln1357_314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_8)   --->   "%xor_ln1357_315 = xor i8 %p_037_3, %p_035_3" [kern_dec.cpp:339]   --->   Operation 1202 'xor' 'xor_ln1357_315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1203 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_8 = xor i8 %xor_ln1357_315, %xor_ln1357_314" [kern_dec.cpp:339]   --->   Operation 1203 'xor' 'plain_3_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1204 [1/1] (4.17ns)   --->   "%p_0_3_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_7)" [kern_dec.cpp:321]   --->   Operation 1204 'call' 'p_0_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1205 [1/1] (4.17ns)   --->   "%p_063_3_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_7)" [kern_dec.cpp:322]   --->   Operation 1205 'call' 'p_063_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1206 [1/1] (4.17ns)   --->   "%p_061_3_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_7)" [kern_dec.cpp:323]   --->   Operation 1206 'call' 'p_061_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1207 [1/1] (4.17ns)   --->   "%p_059_3_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_7)" [kern_dec.cpp:324]   --->   Operation 1207 'call' 'p_059_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1208 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_4)   --->   "%xor_ln1357_317 = xor i8 %p_063_3_1, %p_0_3_1" [kern_dec.cpp:324]   --->   Operation 1208 'xor' 'xor_ln1357_317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1209 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_4)   --->   "%xor_ln1357_318 = xor i8 %p_061_3_1, %p_059_3_1" [kern_dec.cpp:324]   --->   Operation 1209 'xor' 'xor_ln1357_318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1210 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_4 = xor i8 %xor_ln1357_318, %xor_ln1357_317" [kern_dec.cpp:324]   --->   Operation 1210 'xor' 'plain_4_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1211 [1/1] (4.17ns)   --->   "%p_057_3_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_7)" [kern_dec.cpp:326]   --->   Operation 1211 'call' 'p_057_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1212 [1/1] (4.17ns)   --->   "%p_055_3_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_7)" [kern_dec.cpp:327]   --->   Operation 1212 'call' 'p_055_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1213 [1/1] (4.17ns)   --->   "%p_053_3_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_7)" [kern_dec.cpp:328]   --->   Operation 1213 'call' 'p_053_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1214 [1/1] (4.17ns)   --->   "%p_051_3_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_7)" [kern_dec.cpp:329]   --->   Operation 1214 'call' 'p_051_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_24)   --->   "%xor_ln1357_320 = xor i8 %p_055_3_1, %p_057_3_1" [kern_dec.cpp:329]   --->   Operation 1215 'xor' 'xor_ln1357_320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_24)   --->   "%xor_ln1357_321 = xor i8 %p_053_3_1, %p_051_3_1" [kern_dec.cpp:329]   --->   Operation 1216 'xor' 'xor_ln1357_321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1217 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_24 = xor i8 %xor_ln1357_321, %xor_ln1357_320" [kern_dec.cpp:329]   --->   Operation 1217 'xor' 'plain_5_V_24' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1218 [1/1] (4.17ns)   --->   "%p_049_3_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_7)" [kern_dec.cpp:331]   --->   Operation 1218 'call' 'p_049_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1219 [1/1] (4.17ns)   --->   "%p_047_3_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_7)" [kern_dec.cpp:332]   --->   Operation 1219 'call' 'p_047_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1220 [1/1] (4.17ns)   --->   "%p_045_3_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_7)" [kern_dec.cpp:333]   --->   Operation 1220 'call' 'p_045_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1221 [1/1] (4.17ns)   --->   "%p_043_3_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_7)" [kern_dec.cpp:334]   --->   Operation 1221 'call' 'p_043_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_8)   --->   "%xor_ln1357_323 = xor i8 %p_047_3_1, %p_049_3_1" [kern_dec.cpp:334]   --->   Operation 1222 'xor' 'xor_ln1357_323' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_8)   --->   "%xor_ln1357_324 = xor i8 %p_045_3_1, %p_043_3_1" [kern_dec.cpp:334]   --->   Operation 1223 'xor' 'xor_ln1357_324' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1224 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_8 = xor i8 %xor_ln1357_324, %xor_ln1357_323" [kern_dec.cpp:334]   --->   Operation 1224 'xor' 'plain_6_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1225 [1/1] (4.17ns)   --->   "%p_041_3_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_7)" [kern_dec.cpp:336]   --->   Operation 1225 'call' 'p_041_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1226 [1/1] (4.17ns)   --->   "%p_039_3_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_7)" [kern_dec.cpp:337]   --->   Operation 1226 'call' 'p_039_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1227 [1/1] (4.17ns)   --->   "%p_037_3_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_7)" [kern_dec.cpp:338]   --->   Operation 1227 'call' 'p_037_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1228 [1/1] (4.17ns)   --->   "%p_035_3_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_7)" [kern_dec.cpp:339]   --->   Operation 1228 'call' 'p_035_3_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_25)   --->   "%xor_ln1357_326 = xor i8 %p_039_3_1, %p_041_3_1" [kern_dec.cpp:339]   --->   Operation 1229 'xor' 'xor_ln1357_326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_25)   --->   "%xor_ln1357_327 = xor i8 %p_037_3_1, %p_035_3_1" [kern_dec.cpp:339]   --->   Operation 1230 'xor' 'xor_ln1357_327' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1231 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_25 = xor i8 %xor_ln1357_327, %xor_ln1357_326" [kern_dec.cpp:339]   --->   Operation 1231 'xor' 'plain_7_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1232 [1/1] (4.17ns)   --->   "%p_0_3_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_7)" [kern_dec.cpp:321]   --->   Operation 1232 'call' 'p_0_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1233 [1/1] (4.17ns)   --->   "%p_063_3_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_7)" [kern_dec.cpp:322]   --->   Operation 1233 'call' 'p_063_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1234 [1/1] (4.17ns)   --->   "%p_061_3_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_7)" [kern_dec.cpp:323]   --->   Operation 1234 'call' 'p_061_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1235 [1/1] (4.17ns)   --->   "%p_059_3_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_7)" [kern_dec.cpp:324]   --->   Operation 1235 'call' 'p_059_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_4)   --->   "%xor_ln1357_329 = xor i8 %p_063_3_2, %p_0_3_2" [kern_dec.cpp:324]   --->   Operation 1236 'xor' 'xor_ln1357_329' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_4)   --->   "%xor_ln1357_330 = xor i8 %p_061_3_2, %p_059_3_2" [kern_dec.cpp:324]   --->   Operation 1237 'xor' 'xor_ln1357_330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1238 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_4 = xor i8 %xor_ln1357_330, %xor_ln1357_329" [kern_dec.cpp:324]   --->   Operation 1238 'xor' 'plain_8_V_4' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1239 [1/1] (4.17ns)   --->   "%p_057_3_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_7)" [kern_dec.cpp:326]   --->   Operation 1239 'call' 'p_057_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1240 [1/1] (4.17ns)   --->   "%p_055_3_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_7)" [kern_dec.cpp:327]   --->   Operation 1240 'call' 'p_055_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1241 [1/1] (4.17ns)   --->   "%p_053_3_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_7)" [kern_dec.cpp:328]   --->   Operation 1241 'call' 'p_053_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1242 [1/1] (4.17ns)   --->   "%p_051_3_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_7)" [kern_dec.cpp:329]   --->   Operation 1242 'call' 'p_051_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_8)   --->   "%xor_ln1357_332 = xor i8 %p_055_3_2, %p_057_3_2" [kern_dec.cpp:329]   --->   Operation 1243 'xor' 'xor_ln1357_332' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_8)   --->   "%xor_ln1357_333 = xor i8 %p_053_3_2, %p_051_3_2" [kern_dec.cpp:329]   --->   Operation 1244 'xor' 'xor_ln1357_333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1245 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_8 = xor i8 %xor_ln1357_333, %xor_ln1357_332" [kern_dec.cpp:329]   --->   Operation 1245 'xor' 'plain_9_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1246 [1/1] (4.17ns)   --->   "%p_049_3_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_7)" [kern_dec.cpp:331]   --->   Operation 1246 'call' 'p_049_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1247 [1/1] (4.17ns)   --->   "%p_047_3_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_7)" [kern_dec.cpp:332]   --->   Operation 1247 'call' 'p_047_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1248 [1/1] (4.17ns)   --->   "%p_045_3_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_7)" [kern_dec.cpp:333]   --->   Operation 1248 'call' 'p_045_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1249 [1/1] (4.17ns)   --->   "%p_043_3_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_7)" [kern_dec.cpp:334]   --->   Operation 1249 'call' 'p_043_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_25)   --->   "%xor_ln1357_335 = xor i8 %p_047_3_2, %p_049_3_2" [kern_dec.cpp:334]   --->   Operation 1250 'xor' 'xor_ln1357_335' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_25)   --->   "%xor_ln1357_336 = xor i8 %p_045_3_2, %p_043_3_2" [kern_dec.cpp:334]   --->   Operation 1251 'xor' 'xor_ln1357_336' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1252 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_25 = xor i8 %xor_ln1357_336, %xor_ln1357_335" [kern_dec.cpp:334]   --->   Operation 1252 'xor' 'plain_10_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1253 [1/1] (4.17ns)   --->   "%p_041_3_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_7)" [kern_dec.cpp:336]   --->   Operation 1253 'call' 'p_041_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1254 [1/1] (4.17ns)   --->   "%p_039_3_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_7)" [kern_dec.cpp:337]   --->   Operation 1254 'call' 'p_039_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1255 [1/1] (4.17ns)   --->   "%p_037_3_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_7)" [kern_dec.cpp:338]   --->   Operation 1255 'call' 'p_037_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1256 [1/1] (4.17ns)   --->   "%p_035_3_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_7)" [kern_dec.cpp:339]   --->   Operation 1256 'call' 'p_035_3_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_26)   --->   "%xor_ln1357_338 = xor i8 %p_039_3_2, %p_041_3_2" [kern_dec.cpp:339]   --->   Operation 1257 'xor' 'xor_ln1357_338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_26)   --->   "%xor_ln1357_339 = xor i8 %p_037_3_2, %p_035_3_2" [kern_dec.cpp:339]   --->   Operation 1258 'xor' 'xor_ln1357_339' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1259 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_26 = xor i8 %xor_ln1357_339, %xor_ln1357_338" [kern_dec.cpp:339]   --->   Operation 1259 'xor' 'plain_11_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1260 [1/1] (4.17ns)   --->   "%p_0_3_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_7)" [kern_dec.cpp:321]   --->   Operation 1260 'call' 'p_0_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1261 [1/1] (4.17ns)   --->   "%p_063_3_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_7)" [kern_dec.cpp:322]   --->   Operation 1261 'call' 'p_063_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1262 [1/1] (4.17ns)   --->   "%p_061_3_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_7)" [kern_dec.cpp:323]   --->   Operation 1262 'call' 'p_061_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1263 [1/1] (4.17ns)   --->   "%p_059_3_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_7)" [kern_dec.cpp:324]   --->   Operation 1263 'call' 'p_059_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_343)   --->   "%xor_ln1357_341 = xor i8 %p_063_3_3, %p_0_3_3" [kern_dec.cpp:324]   --->   Operation 1264 'xor' 'xor_ln1357_341' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_343)   --->   "%xor_ln1357_342 = xor i8 %p_061_3_3, %p_059_3_3" [kern_dec.cpp:324]   --->   Operation 1265 'xor' 'xor_ln1357_342' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1266 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_343 = xor i8 %xor_ln1357_342, %xor_ln1357_341" [kern_dec.cpp:324]   --->   Operation 1266 'xor' 'xor_ln1357_343' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1267 [1/1] (4.17ns)   --->   "%p_057_3_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_7)" [kern_dec.cpp:326]   --->   Operation 1267 'call' 'p_057_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1268 [1/1] (4.17ns)   --->   "%p_055_3_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_7)" [kern_dec.cpp:327]   --->   Operation 1268 'call' 'p_055_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1269 [1/1] (4.17ns)   --->   "%p_053_3_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_7)" [kern_dec.cpp:328]   --->   Operation 1269 'call' 'p_053_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1270 [1/1] (4.17ns)   --->   "%p_051_3_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_7)" [kern_dec.cpp:329]   --->   Operation 1270 'call' 'p_051_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_9)   --->   "%xor_ln1357_344 = xor i8 %p_055_3_3, %p_057_3_3" [kern_dec.cpp:329]   --->   Operation 1271 'xor' 'xor_ln1357_344' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_9)   --->   "%xor_ln1357_345 = xor i8 %p_053_3_3, %p_051_3_3" [kern_dec.cpp:329]   --->   Operation 1272 'xor' 'xor_ln1357_345' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1273 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_9 = xor i8 %xor_ln1357_345, %xor_ln1357_344" [kern_dec.cpp:329]   --->   Operation 1273 'xor' 'plain_1_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1274 [1/1] (4.17ns)   --->   "%p_049_3_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_7)" [kern_dec.cpp:331]   --->   Operation 1274 'call' 'p_049_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1275 [1/1] (4.17ns)   --->   "%p_047_3_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_7)" [kern_dec.cpp:332]   --->   Operation 1275 'call' 'p_047_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1276 [1/1] (4.17ns)   --->   "%p_045_3_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_7)" [kern_dec.cpp:333]   --->   Operation 1276 'call' 'p_045_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1277 [1/1] (4.17ns)   --->   "%p_043_3_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_7)" [kern_dec.cpp:334]   --->   Operation 1277 'call' 'p_043_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1278 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_9)   --->   "%xor_ln1357_347 = xor i8 %p_047_3_3, %p_049_3_3" [kern_dec.cpp:334]   --->   Operation 1278 'xor' 'xor_ln1357_347' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_9)   --->   "%xor_ln1357_348 = xor i8 %p_045_3_3, %p_043_3_3" [kern_dec.cpp:334]   --->   Operation 1279 'xor' 'xor_ln1357_348' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1280 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_9 = xor i8 %xor_ln1357_348, %xor_ln1357_347" [kern_dec.cpp:334]   --->   Operation 1280 'xor' 'plain_6_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1281 [1/1] (4.17ns)   --->   "%p_041_3_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_7)" [kern_dec.cpp:336]   --->   Operation 1281 'call' 'p_041_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1282 [1/1] (4.17ns)   --->   "%p_039_3_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_7)" [kern_dec.cpp:337]   --->   Operation 1282 'call' 'p_039_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1283 [1/1] (4.17ns)   --->   "%p_037_3_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_7)" [kern_dec.cpp:338]   --->   Operation 1283 'call' 'p_037_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1284 [1/1] (4.17ns)   --->   "%p_035_3_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_7)" [kern_dec.cpp:339]   --->   Operation 1284 'call' 'p_035_3_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_9)   --->   "%xor_ln1357_350 = xor i8 %p_039_3_3, %p_041_3_3" [kern_dec.cpp:339]   --->   Operation 1285 'xor' 'xor_ln1357_350' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1286 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_9)   --->   "%xor_ln1357_351 = xor i8 %p_037_3_3, %p_035_3_3" [kern_dec.cpp:339]   --->   Operation 1286 'xor' 'xor_ln1357_351' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1287 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_9 = xor i8 %xor_ln1357_351, %xor_ln1357_350" [kern_dec.cpp:339]   --->   Operation 1287 'xor' 'plain_11_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1288 [1/1] (0.00ns)   --->   "%zext_ln544_104 = zext i8 %plain_0_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 1288 'zext' 'zext_ln544_104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1289 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_79 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_104" [kern_dec.cpp:302]   --->   Operation 1289 'getelementptr' 'INV_SBOX_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1290 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_68 = load i8* %INV_SBOX_V_addr_79, align 1" [kern_dec.cpp:302]   --->   Operation 1290 'load' 'INV_SBOX_V_load_68' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln544_105 = zext i8 %plain_1_V_9 to i64" [kern_dec.cpp:302]   --->   Operation 1291 'zext' 'zext_ln544_105' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1292 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_80 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_105" [kern_dec.cpp:302]   --->   Operation 1292 'getelementptr' 'INV_SBOX_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1293 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_69 = load i8* %INV_SBOX_V_addr_80, align 1" [kern_dec.cpp:302]   --->   Operation 1293 'load' 'INV_SBOX_V_load_69' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln544_106 = zext i8 %plain_10_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1294 'zext' 'zext_ln544_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1295 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_81 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_106" [kern_dec.cpp:302]   --->   Operation 1295 'getelementptr' 'INV_SBOX_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1296 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_70 = load i8* %INV_SBOX_V_addr_81, align 1" [kern_dec.cpp:302]   --->   Operation 1296 'load' 'INV_SBOX_V_load_70' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1297 [1/1] (0.00ns)   --->   "%zext_ln544_107 = zext i8 %plain_7_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1297 'zext' 'zext_ln544_107' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1298 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_82 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_107" [kern_dec.cpp:302]   --->   Operation 1298 'getelementptr' 'INV_SBOX_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1299 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_71 = load i8* %INV_SBOX_V_addr_82, align 1" [kern_dec.cpp:302]   --->   Operation 1299 'load' 'INV_SBOX_V_load_71' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln544_108 = zext i8 %plain_4_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 1300 'zext' 'zext_ln544_108' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1301 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_83 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_108" [kern_dec.cpp:302]   --->   Operation 1301 'getelementptr' 'INV_SBOX_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1302 [2/2] (1.23ns)   --->   "%temp_state_4_V_8 = load i8* %INV_SBOX_V_addr_83, align 1" [kern_dec.cpp:302]   --->   Operation 1302 'load' 'temp_state_4_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1303 [1/1] (0.00ns)   --->   "%zext_ln544_109 = zext i8 %plain_1_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1303 'zext' 'zext_ln544_109' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1304 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_84 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_109" [kern_dec.cpp:302]   --->   Operation 1304 'getelementptr' 'INV_SBOX_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1305 [2/2] (1.23ns)   --->   "%temp_state_5_V_8 = load i8* %INV_SBOX_V_addr_84, align 1" [kern_dec.cpp:302]   --->   Operation 1305 'load' 'temp_state_5_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1306 [1/1] (0.00ns)   --->   "%zext_ln544_110 = zext i8 %plain_6_V_9 to i64" [kern_dec.cpp:302]   --->   Operation 1306 'zext' 'zext_ln544_110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1307 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_85 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_110" [kern_dec.cpp:302]   --->   Operation 1307 'getelementptr' 'INV_SBOX_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1308 [2/2] (1.23ns)   --->   "%temp_state_6_V_8 = load i8* %INV_SBOX_V_addr_85, align 1" [kern_dec.cpp:302]   --->   Operation 1308 'load' 'temp_state_6_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln544_111 = zext i8 %plain_11_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1309 'zext' 'zext_ln544_111' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1310 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_86 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_111" [kern_dec.cpp:302]   --->   Operation 1310 'getelementptr' 'INV_SBOX_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1311 [2/2] (1.23ns)   --->   "%temp_state_7_V_8 = load i8* %INV_SBOX_V_addr_86, align 1" [kern_dec.cpp:302]   --->   Operation 1311 'load' 'temp_state_7_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1312 [1/1] (0.00ns)   --->   "%zext_ln544_112 = zext i8 %plain_8_V_4 to i64" [kern_dec.cpp:302]   --->   Operation 1312 'zext' 'zext_ln544_112' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1313 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_87 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_112" [kern_dec.cpp:302]   --->   Operation 1313 'getelementptr' 'INV_SBOX_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1314 [2/2] (1.23ns)   --->   "%temp_state_8_V_8 = load i8* %INV_SBOX_V_addr_87, align 1" [kern_dec.cpp:302]   --->   Operation 1314 'load' 'temp_state_8_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln544_113 = zext i8 %plain_5_V_24 to i64" [kern_dec.cpp:302]   --->   Operation 1315 'zext' 'zext_ln544_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1316 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_88 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_113" [kern_dec.cpp:302]   --->   Operation 1316 'getelementptr' 'INV_SBOX_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1317 [2/2] (1.23ns)   --->   "%temp_state_9_V_8 = load i8* %INV_SBOX_V_addr_88, align 1" [kern_dec.cpp:302]   --->   Operation 1317 'load' 'temp_state_9_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1318 [1/1] (0.00ns)   --->   "%zext_ln544_114 = zext i8 %plain_2_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1318 'zext' 'zext_ln544_114' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1319 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_89 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_114" [kern_dec.cpp:302]   --->   Operation 1319 'getelementptr' 'INV_SBOX_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1320 [2/2] (1.23ns)   --->   "%temp_state_10_V_8 = load i8* %INV_SBOX_V_addr_89, align 1" [kern_dec.cpp:302]   --->   Operation 1320 'load' 'temp_state_10_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1321 [1/1] (0.00ns)   --->   "%zext_ln544_115 = zext i8 %plain_11_V_9 to i64" [kern_dec.cpp:302]   --->   Operation 1321 'zext' 'zext_ln544_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1322 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_90 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_115" [kern_dec.cpp:302]   --->   Operation 1322 'getelementptr' 'INV_SBOX_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1323 [2/2] (1.23ns)   --->   "%temp_state_11_V_8 = load i8* %INV_SBOX_V_addr_90, align 1" [kern_dec.cpp:302]   --->   Operation 1323 'load' 'temp_state_11_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1324 [1/1] (0.00ns)   --->   "%zext_ln544_116 = zext i8 %xor_ln1357_343 to i64" [kern_dec.cpp:302]   --->   Operation 1324 'zext' 'zext_ln544_116' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1325 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_91 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_116" [kern_dec.cpp:302]   --->   Operation 1325 'getelementptr' 'INV_SBOX_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1326 [2/2] (1.23ns)   --->   "%temp_state_12_V_8 = load i8* %INV_SBOX_V_addr_91, align 1" [kern_dec.cpp:302]   --->   Operation 1326 'load' 'temp_state_12_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln544_117 = zext i8 %plain_9_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 1327 'zext' 'zext_ln544_117' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1328 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_92 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_117" [kern_dec.cpp:302]   --->   Operation 1328 'getelementptr' 'INV_SBOX_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1329 [2/2] (1.23ns)   --->   "%temp_state_13_V_8 = load i8* %INV_SBOX_V_addr_92, align 1" [kern_dec.cpp:302]   --->   Operation 1329 'load' 'temp_state_13_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1330 [1/1] (0.00ns)   --->   "%zext_ln544_118 = zext i8 %plain_6_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 1330 'zext' 'zext_ln544_118' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1331 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_93 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_118" [kern_dec.cpp:302]   --->   Operation 1331 'getelementptr' 'INV_SBOX_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1332 [2/2] (1.23ns)   --->   "%temp_state_14_V_8 = load i8* %INV_SBOX_V_addr_93, align 1" [kern_dec.cpp:302]   --->   Operation 1332 'load' 'temp_state_14_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 1333 [1/1] (0.00ns)   --->   "%zext_ln544_119 = zext i8 %plain_3_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 1333 'zext' 'zext_ln544_119' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1334 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_94 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_119" [kern_dec.cpp:302]   --->   Operation 1334 'getelementptr' 'INV_SBOX_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1335 [2/2] (1.23ns)   --->   "%temp_state_15_V_8 = load i8* %INV_SBOX_V_addr_94, align 1" [kern_dec.cpp:302]   --->   Operation 1335 'load' 'temp_state_15_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 16 <SV = 15> <Delay = 7.31>
ST_16 : Operation 1336 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_68 = load i8* %INV_SBOX_V_addr_79, align 1" [kern_dec.cpp:302]   --->   Operation 1336 'load' 'INV_SBOX_V_load_68' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1337 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_69 = load i8* %INV_SBOX_V_addr_80, align 1" [kern_dec.cpp:302]   --->   Operation 1337 'load' 'INV_SBOX_V_load_69' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1338 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_70 = load i8* %INV_SBOX_V_addr_81, align 1" [kern_dec.cpp:302]   --->   Operation 1338 'load' 'INV_SBOX_V_load_70' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1339 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_71 = load i8* %INV_SBOX_V_addr_82, align 1" [kern_dec.cpp:302]   --->   Operation 1339 'load' 'INV_SBOX_V_load_71' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1340 [1/2] (1.23ns)   --->   "%temp_state_4_V_8 = load i8* %INV_SBOX_V_addr_83, align 1" [kern_dec.cpp:302]   --->   Operation 1340 'load' 'temp_state_4_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1341 [1/2] (1.23ns)   --->   "%temp_state_5_V_8 = load i8* %INV_SBOX_V_addr_84, align 1" [kern_dec.cpp:302]   --->   Operation 1341 'load' 'temp_state_5_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1342 [1/2] (1.23ns)   --->   "%temp_state_6_V_8 = load i8* %INV_SBOX_V_addr_85, align 1" [kern_dec.cpp:302]   --->   Operation 1342 'load' 'temp_state_6_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1343 [1/2] (1.23ns)   --->   "%temp_state_7_V_8 = load i8* %INV_SBOX_V_addr_86, align 1" [kern_dec.cpp:302]   --->   Operation 1343 'load' 'temp_state_7_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1344 [1/2] (1.23ns)   --->   "%temp_state_8_V_8 = load i8* %INV_SBOX_V_addr_87, align 1" [kern_dec.cpp:302]   --->   Operation 1344 'load' 'temp_state_8_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1345 [1/2] (1.23ns)   --->   "%temp_state_9_V_8 = load i8* %INV_SBOX_V_addr_88, align 1" [kern_dec.cpp:302]   --->   Operation 1345 'load' 'temp_state_9_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1346 [1/2] (1.23ns)   --->   "%temp_state_10_V_8 = load i8* %INV_SBOX_V_addr_89, align 1" [kern_dec.cpp:302]   --->   Operation 1346 'load' 'temp_state_10_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1347 [1/2] (1.23ns)   --->   "%temp_state_11_V_8 = load i8* %INV_SBOX_V_addr_90, align 1" [kern_dec.cpp:302]   --->   Operation 1347 'load' 'temp_state_11_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1348 [1/2] (1.23ns)   --->   "%temp_state_12_V_8 = load i8* %INV_SBOX_V_addr_91, align 1" [kern_dec.cpp:302]   --->   Operation 1348 'load' 'temp_state_12_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1349 [1/2] (1.23ns)   --->   "%temp_state_13_V_8 = load i8* %INV_SBOX_V_addr_92, align 1" [kern_dec.cpp:302]   --->   Operation 1349 'load' 'temp_state_13_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1350 [1/2] (1.23ns)   --->   "%temp_state_14_V_8 = load i8* %INV_SBOX_V_addr_93, align 1" [kern_dec.cpp:302]   --->   Operation 1350 'load' 'temp_state_14_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1351 [1/2] (1.23ns)   --->   "%temp_state_15_V_8 = load i8* %INV_SBOX_V_addr_94, align 1" [kern_dec.cpp:302]   --->   Operation 1351 'load' 'temp_state_15_V_8' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1352 [1/1] (0.33ns)   --->   "%xor_ln719_84 = xor i8 %INV_SBOX_V_load_68, %xor_ln1357_64" [kern_dec.cpp:309]   --->   Operation 1352 'xor' 'xor_ln719_84' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1353 [1/1] (0.33ns)   --->   "%xor_ln719_85 = xor i8 %INV_SBOX_V_load_69, %xor_ln1357_65" [kern_dec.cpp:309]   --->   Operation 1353 'xor' 'xor_ln719_85' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1354 [1/1] (0.33ns)   --->   "%xor_ln719_86 = xor i8 %INV_SBOX_V_load_70, %xor_ln1357_66" [kern_dec.cpp:309]   --->   Operation 1354 'xor' 'xor_ln719_86' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1355 [1/1] (0.33ns)   --->   "%xor_ln719_87 = xor i8 %INV_SBOX_V_load_71, %xor_ln1357_67" [kern_dec.cpp:309]   --->   Operation 1355 'xor' 'xor_ln719_87' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node temp_state_4_V_9)   --->   "%xor_ln719_94 = xor i8 %xor_ln1357_52, %xor_ln1357_64" [kern_dec.cpp:309]   --->   Operation 1356 'xor' 'xor_ln719_94' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1357 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_4_V_9 = xor i8 %xor_ln719_94, %temp_state_4_V_8" [kern_dec.cpp:309]   --->   Operation 1357 'xor' 'temp_state_4_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node temp_state_5_V_9)   --->   "%xor_ln719_96 = xor i8 %xor_ln1357_53, %xor_ln1357_65" [kern_dec.cpp:309]   --->   Operation 1358 'xor' 'xor_ln719_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1359 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_5_V_9 = xor i8 %xor_ln719_96, %temp_state_5_V_8" [kern_dec.cpp:309]   --->   Operation 1359 'xor' 'temp_state_5_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node temp_state_6_V_9)   --->   "%xor_ln719_98 = xor i8 %xor_ln1357_54, %xor_ln1357_66" [kern_dec.cpp:309]   --->   Operation 1360 'xor' 'xor_ln719_98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1361 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_6_V_9 = xor i8 %xor_ln719_98, %temp_state_6_V_8" [kern_dec.cpp:309]   --->   Operation 1361 'xor' 'temp_state_6_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node temp_state_7_V_9)   --->   "%xor_ln719_104 = xor i8 %xor_ln1357_55, %xor_ln1357_67" [kern_dec.cpp:309]   --->   Operation 1362 'xor' 'xor_ln719_104' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1363 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_state_7_V_9 = xor i8 %xor_ln719_104, %temp_state_7_V_8" [kern_dec.cpp:309]   --->   Operation 1363 'xor' 'temp_state_7_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1364 [1/1] (0.33ns)   --->   "%temp_state_8_V_9 = xor i8 %temp_state_8_V_8, %xor_ln1357_71" [kern_dec.cpp:309]   --->   Operation 1364 'xor' 'temp_state_8_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1365 [1/1] (0.33ns)   --->   "%temp_state_9_V_9 = xor i8 %temp_state_9_V_8, %xor_ln1357_72" [kern_dec.cpp:309]   --->   Operation 1365 'xor' 'temp_state_9_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1366 [1/1] (0.33ns)   --->   "%temp_state_10_V_9 = xor i8 %temp_state_10_V_8, %xor_ln1357_73" [kern_dec.cpp:309]   --->   Operation 1366 'xor' 'temp_state_10_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1367 [1/1] (0.33ns)   --->   "%temp_state_11_V_9 = xor i8 %temp_state_11_V_8, %xor_ln1357_74" [kern_dec.cpp:309]   --->   Operation 1367 'xor' 'temp_state_11_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1368 [1/1] (0.33ns)   --->   "%temp_state_12_V_9 = xor i8 %temp_state_12_V_8, %xor_ln1357_75" [kern_dec.cpp:309]   --->   Operation 1368 'xor' 'temp_state_12_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1369 [1/1] (0.33ns)   --->   "%temp_state_13_V_9 = xor i8 %temp_state_13_V_8, %xor_ln1357_76" [kern_dec.cpp:309]   --->   Operation 1369 'xor' 'temp_state_13_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1370 [1/1] (0.33ns)   --->   "%temp_state_14_V_9 = xor i8 %temp_state_14_V_8, %xor_ln1357_77" [kern_dec.cpp:309]   --->   Operation 1370 'xor' 'temp_state_14_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1371 [1/1] (0.33ns)   --->   "%temp_state_15_V_9 = xor i8 %temp_state_15_V_8, %xor_ln1357_78" [kern_dec.cpp:309]   --->   Operation 1371 'xor' 'temp_state_15_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1372 [1/1] (4.17ns)   --->   "%p_0_4 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_84)" [kern_dec.cpp:321]   --->   Operation 1372 'call' 'p_0_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1373 [1/1] (4.17ns)   --->   "%p_063_4 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_85)" [kern_dec.cpp:322]   --->   Operation 1373 'call' 'p_063_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1374 [1/1] (4.17ns)   --->   "%p_061_4 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_86)" [kern_dec.cpp:323]   --->   Operation 1374 'call' 'p_061_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1375 [1/1] (4.17ns)   --->   "%p_059_4 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_87)" [kern_dec.cpp:324]   --->   Operation 1375 'call' 'p_059_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_5)   --->   "%xor_ln1357_353 = xor i8 %p_063_4, %p_0_4" [kern_dec.cpp:324]   --->   Operation 1376 'xor' 'xor_ln1357_353' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1377 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_5)   --->   "%xor_ln1357_354 = xor i8 %p_061_4, %p_059_4" [kern_dec.cpp:324]   --->   Operation 1377 'xor' 'xor_ln1357_354' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1378 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_5 = xor i8 %xor_ln1357_354, %xor_ln1357_353" [kern_dec.cpp:324]   --->   Operation 1378 'xor' 'plain_0_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1379 [1/1] (4.17ns)   --->   "%p_057_4 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_84)" [kern_dec.cpp:326]   --->   Operation 1379 'call' 'p_057_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1380 [1/1] (4.17ns)   --->   "%p_055_4 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_85)" [kern_dec.cpp:327]   --->   Operation 1380 'call' 'p_055_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1381 [1/1] (4.17ns)   --->   "%p_053_4 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_86)" [kern_dec.cpp:328]   --->   Operation 1381 'call' 'p_053_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1382 [1/1] (4.17ns)   --->   "%p_051_4 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_87)" [kern_dec.cpp:329]   --->   Operation 1382 'call' 'p_051_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_27)   --->   "%xor_ln1357_356 = xor i8 %p_055_4, %p_057_4" [kern_dec.cpp:329]   --->   Operation 1383 'xor' 'xor_ln1357_356' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_27)   --->   "%xor_ln1357_357 = xor i8 %p_053_4, %p_051_4" [kern_dec.cpp:329]   --->   Operation 1384 'xor' 'xor_ln1357_357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1385 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_27 = xor i8 %xor_ln1357_357, %xor_ln1357_356" [kern_dec.cpp:329]   --->   Operation 1385 'xor' 'plain_1_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1386 [1/1] (4.17ns)   --->   "%p_049_4 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_84)" [kern_dec.cpp:331]   --->   Operation 1386 'call' 'p_049_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1387 [1/1] (4.17ns)   --->   "%p_047_4 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_85)" [kern_dec.cpp:332]   --->   Operation 1387 'call' 'p_047_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1388 [1/1] (4.17ns)   --->   "%p_045_4 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_86)" [kern_dec.cpp:333]   --->   Operation 1388 'call' 'p_045_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1389 [1/1] (4.17ns)   --->   "%p_043_4 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_87)" [kern_dec.cpp:334]   --->   Operation 1389 'call' 'p_043_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1390 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V)   --->   "%xor_ln1357_359 = xor i8 %p_047_4, %p_049_4" [kern_dec.cpp:334]   --->   Operation 1390 'xor' 'xor_ln1357_359' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V)   --->   "%xor_ln1357_360 = xor i8 %p_045_4, %p_043_4" [kern_dec.cpp:334]   --->   Operation 1391 'xor' 'xor_ln1357_360' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1392 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V = xor i8 %xor_ln1357_360, %xor_ln1357_359" [kern_dec.cpp:334]   --->   Operation 1392 'xor' 'plain_2_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1393 [1/1] (4.17ns)   --->   "%p_041_4 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_84)" [kern_dec.cpp:336]   --->   Operation 1393 'call' 'p_041_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1394 [1/1] (4.17ns)   --->   "%p_039_4 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_85)" [kern_dec.cpp:337]   --->   Operation 1394 'call' 'p_039_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1395 [1/1] (4.17ns)   --->   "%p_037_4 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_86)" [kern_dec.cpp:338]   --->   Operation 1395 'call' 'p_037_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1396 [1/1] (4.17ns)   --->   "%p_035_4 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_87)" [kern_dec.cpp:339]   --->   Operation 1396 'call' 'p_035_4' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_10)   --->   "%xor_ln1357_362 = xor i8 %p_039_4, %p_041_4" [kern_dec.cpp:339]   --->   Operation 1397 'xor' 'xor_ln1357_362' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1398 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_10)   --->   "%xor_ln1357_363 = xor i8 %p_037_4, %p_035_4" [kern_dec.cpp:339]   --->   Operation 1398 'xor' 'xor_ln1357_363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1399 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_10 = xor i8 %xor_ln1357_363, %xor_ln1357_362" [kern_dec.cpp:339]   --->   Operation 1399 'xor' 'plain_3_V_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1400 [1/1] (4.17ns)   --->   "%p_0_4_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_9)" [kern_dec.cpp:321]   --->   Operation 1400 'call' 'p_0_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1401 [1/1] (4.17ns)   --->   "%p_063_4_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_9)" [kern_dec.cpp:322]   --->   Operation 1401 'call' 'p_063_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1402 [1/1] (4.17ns)   --->   "%p_061_4_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_9)" [kern_dec.cpp:323]   --->   Operation 1402 'call' 'p_061_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1403 [1/1] (4.17ns)   --->   "%p_059_4_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_9)" [kern_dec.cpp:324]   --->   Operation 1403 'call' 'p_059_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_5)   --->   "%xor_ln1357_365 = xor i8 %p_063_4_1, %p_0_4_1" [kern_dec.cpp:324]   --->   Operation 1404 'xor' 'xor_ln1357_365' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_5)   --->   "%xor_ln1357_366 = xor i8 %p_061_4_1, %p_059_4_1" [kern_dec.cpp:324]   --->   Operation 1405 'xor' 'xor_ln1357_366' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1406 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_5 = xor i8 %xor_ln1357_366, %xor_ln1357_365" [kern_dec.cpp:324]   --->   Operation 1406 'xor' 'plain_4_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1407 [1/1] (4.17ns)   --->   "%p_057_4_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_9)" [kern_dec.cpp:326]   --->   Operation 1407 'call' 'p_057_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1408 [1/1] (4.17ns)   --->   "%p_055_4_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_9)" [kern_dec.cpp:327]   --->   Operation 1408 'call' 'p_055_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1409 [1/1] (4.17ns)   --->   "%p_053_4_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_9)" [kern_dec.cpp:328]   --->   Operation 1409 'call' 'p_053_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1410 [1/1] (4.17ns)   --->   "%p_051_4_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_9)" [kern_dec.cpp:329]   --->   Operation 1410 'call' 'p_051_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_25)   --->   "%xor_ln1357_368 = xor i8 %p_055_4_1, %p_057_4_1" [kern_dec.cpp:329]   --->   Operation 1411 'xor' 'xor_ln1357_368' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_25)   --->   "%xor_ln1357_369 = xor i8 %p_053_4_1, %p_051_4_1" [kern_dec.cpp:329]   --->   Operation 1412 'xor' 'xor_ln1357_369' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1413 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_25 = xor i8 %xor_ln1357_369, %xor_ln1357_368" [kern_dec.cpp:329]   --->   Operation 1413 'xor' 'plain_5_V_25' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1414 [1/1] (4.17ns)   --->   "%p_049_4_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_9)" [kern_dec.cpp:331]   --->   Operation 1414 'call' 'p_049_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1415 [1/1] (4.17ns)   --->   "%p_047_4_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_9)" [kern_dec.cpp:332]   --->   Operation 1415 'call' 'p_047_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1416 [1/1] (4.17ns)   --->   "%p_045_4_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_9)" [kern_dec.cpp:333]   --->   Operation 1416 'call' 'p_045_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1417 [1/1] (4.17ns)   --->   "%p_043_4_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_9)" [kern_dec.cpp:334]   --->   Operation 1417 'call' 'p_043_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_10)   --->   "%xor_ln1357_371 = xor i8 %p_047_4_1, %p_049_4_1" [kern_dec.cpp:334]   --->   Operation 1418 'xor' 'xor_ln1357_371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_10)   --->   "%xor_ln1357_372 = xor i8 %p_045_4_1, %p_043_4_1" [kern_dec.cpp:334]   --->   Operation 1419 'xor' 'xor_ln1357_372' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1420 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_10 = xor i8 %xor_ln1357_372, %xor_ln1357_371" [kern_dec.cpp:334]   --->   Operation 1420 'xor' 'plain_6_V_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1421 [1/1] (4.17ns)   --->   "%p_041_4_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_9)" [kern_dec.cpp:336]   --->   Operation 1421 'call' 'p_041_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1422 [1/1] (4.17ns)   --->   "%p_039_4_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_9)" [kern_dec.cpp:337]   --->   Operation 1422 'call' 'p_039_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1423 [1/1] (4.17ns)   --->   "%p_037_4_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_9)" [kern_dec.cpp:338]   --->   Operation 1423 'call' 'p_037_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1424 [1/1] (4.17ns)   --->   "%p_035_4_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_9)" [kern_dec.cpp:339]   --->   Operation 1424 'call' 'p_035_4_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V)   --->   "%xor_ln1357_374 = xor i8 %p_039_4_1, %p_041_4_1" [kern_dec.cpp:339]   --->   Operation 1425 'xor' 'xor_ln1357_374' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V)   --->   "%xor_ln1357_375 = xor i8 %p_037_4_1, %p_035_4_1" [kern_dec.cpp:339]   --->   Operation 1426 'xor' 'xor_ln1357_375' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1427 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V = xor i8 %xor_ln1357_375, %xor_ln1357_374" [kern_dec.cpp:339]   --->   Operation 1427 'xor' 'plain_7_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1428 [1/1] (4.17ns)   --->   "%p_0_4_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_9)" [kern_dec.cpp:321]   --->   Operation 1428 'call' 'p_0_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1429 [1/1] (4.17ns)   --->   "%p_063_4_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_9)" [kern_dec.cpp:322]   --->   Operation 1429 'call' 'p_063_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1430 [1/1] (4.17ns)   --->   "%p_061_4_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_9)" [kern_dec.cpp:323]   --->   Operation 1430 'call' 'p_061_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1431 [1/1] (4.17ns)   --->   "%p_059_4_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_9)" [kern_dec.cpp:324]   --->   Operation 1431 'call' 'p_059_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_5)   --->   "%xor_ln1357_377 = xor i8 %p_063_4_2, %p_0_4_2" [kern_dec.cpp:324]   --->   Operation 1432 'xor' 'xor_ln1357_377' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_5)   --->   "%xor_ln1357_378 = xor i8 %p_061_4_2, %p_059_4_2" [kern_dec.cpp:324]   --->   Operation 1433 'xor' 'xor_ln1357_378' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1434 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_5 = xor i8 %xor_ln1357_378, %xor_ln1357_377" [kern_dec.cpp:324]   --->   Operation 1434 'xor' 'plain_8_V_5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1435 [1/1] (4.17ns)   --->   "%p_057_4_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_9)" [kern_dec.cpp:326]   --->   Operation 1435 'call' 'p_057_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1436 [1/1] (4.17ns)   --->   "%p_055_4_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_9)" [kern_dec.cpp:327]   --->   Operation 1436 'call' 'p_055_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1437 [1/1] (4.17ns)   --->   "%p_053_4_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_9)" [kern_dec.cpp:328]   --->   Operation 1437 'call' 'p_053_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1438 [1/1] (4.17ns)   --->   "%p_051_4_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_9)" [kern_dec.cpp:329]   --->   Operation 1438 'call' 'p_051_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_10)   --->   "%xor_ln1357_380 = xor i8 %p_055_4_2, %p_057_4_2" [kern_dec.cpp:329]   --->   Operation 1439 'xor' 'xor_ln1357_380' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_10)   --->   "%xor_ln1357_381 = xor i8 %p_053_4_2, %p_051_4_2" [kern_dec.cpp:329]   --->   Operation 1440 'xor' 'xor_ln1357_381' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1441 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_10 = xor i8 %xor_ln1357_381, %xor_ln1357_380" [kern_dec.cpp:329]   --->   Operation 1441 'xor' 'plain_9_V_10' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1442 [1/1] (4.17ns)   --->   "%p_049_4_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_9)" [kern_dec.cpp:331]   --->   Operation 1442 'call' 'p_049_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1443 [1/1] (4.17ns)   --->   "%p_047_4_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_9)" [kern_dec.cpp:332]   --->   Operation 1443 'call' 'p_047_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1444 [1/1] (4.17ns)   --->   "%p_045_4_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_9)" [kern_dec.cpp:333]   --->   Operation 1444 'call' 'p_045_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1445 [1/1] (4.17ns)   --->   "%p_043_4_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_9)" [kern_dec.cpp:334]   --->   Operation 1445 'call' 'p_043_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_26)   --->   "%xor_ln1357_383 = xor i8 %p_047_4_2, %p_049_4_2" [kern_dec.cpp:334]   --->   Operation 1446 'xor' 'xor_ln1357_383' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_26)   --->   "%xor_ln1357_384 = xor i8 %p_045_4_2, %p_043_4_2" [kern_dec.cpp:334]   --->   Operation 1447 'xor' 'xor_ln1357_384' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1448 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_26 = xor i8 %xor_ln1357_384, %xor_ln1357_383" [kern_dec.cpp:334]   --->   Operation 1448 'xor' 'plain_10_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1449 [1/1] (4.17ns)   --->   "%p_041_4_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_9)" [kern_dec.cpp:336]   --->   Operation 1449 'call' 'p_041_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1450 [1/1] (4.17ns)   --->   "%p_039_4_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_9)" [kern_dec.cpp:337]   --->   Operation 1450 'call' 'p_039_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1451 [1/1] (4.17ns)   --->   "%p_037_4_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_9)" [kern_dec.cpp:338]   --->   Operation 1451 'call' 'p_037_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1452 [1/1] (4.17ns)   --->   "%p_035_4_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_9)" [kern_dec.cpp:339]   --->   Operation 1452 'call' 'p_035_4_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_27)   --->   "%xor_ln1357_386 = xor i8 %p_039_4_2, %p_041_4_2" [kern_dec.cpp:339]   --->   Operation 1453 'xor' 'xor_ln1357_386' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_27)   --->   "%xor_ln1357_387 = xor i8 %p_037_4_2, %p_035_4_2" [kern_dec.cpp:339]   --->   Operation 1454 'xor' 'xor_ln1357_387' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1455 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_27 = xor i8 %xor_ln1357_387, %xor_ln1357_386" [kern_dec.cpp:339]   --->   Operation 1455 'xor' 'plain_11_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1456 [1/1] (4.17ns)   --->   "%p_0_4_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_9)" [kern_dec.cpp:321]   --->   Operation 1456 'call' 'p_0_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1457 [1/1] (4.17ns)   --->   "%p_063_4_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_9)" [kern_dec.cpp:322]   --->   Operation 1457 'call' 'p_063_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1458 [1/1] (4.17ns)   --->   "%p_061_4_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_9)" [kern_dec.cpp:323]   --->   Operation 1458 'call' 'p_061_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1459 [1/1] (4.17ns)   --->   "%p_059_4_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_9)" [kern_dec.cpp:324]   --->   Operation 1459 'call' 'p_059_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_391)   --->   "%xor_ln1357_389 = xor i8 %p_063_4_3, %p_0_4_3" [kern_dec.cpp:324]   --->   Operation 1460 'xor' 'xor_ln1357_389' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_391)   --->   "%xor_ln1357_390 = xor i8 %p_061_4_3, %p_059_4_3" [kern_dec.cpp:324]   --->   Operation 1461 'xor' 'xor_ln1357_390' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1462 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_391 = xor i8 %xor_ln1357_390, %xor_ln1357_389" [kern_dec.cpp:324]   --->   Operation 1462 'xor' 'xor_ln1357_391' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1463 [1/1] (4.17ns)   --->   "%p_057_4_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_9)" [kern_dec.cpp:326]   --->   Operation 1463 'call' 'p_057_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1464 [1/1] (4.17ns)   --->   "%p_055_4_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_9)" [kern_dec.cpp:327]   --->   Operation 1464 'call' 'p_055_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1465 [1/1] (4.17ns)   --->   "%p_053_4_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_9)" [kern_dec.cpp:328]   --->   Operation 1465 'call' 'p_053_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1466 [1/1] (4.17ns)   --->   "%p_051_4_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_9)" [kern_dec.cpp:329]   --->   Operation 1466 'call' 'p_051_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_11)   --->   "%xor_ln1357_392 = xor i8 %p_055_4_3, %p_057_4_3" [kern_dec.cpp:329]   --->   Operation 1467 'xor' 'xor_ln1357_392' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_11)   --->   "%xor_ln1357_393 = xor i8 %p_053_4_3, %p_051_4_3" [kern_dec.cpp:329]   --->   Operation 1468 'xor' 'xor_ln1357_393' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1469 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_11 = xor i8 %xor_ln1357_393, %xor_ln1357_392" [kern_dec.cpp:329]   --->   Operation 1469 'xor' 'plain_1_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1470 [1/1] (4.17ns)   --->   "%p_049_4_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_9)" [kern_dec.cpp:331]   --->   Operation 1470 'call' 'p_049_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1471 [1/1] (4.17ns)   --->   "%p_047_4_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_9)" [kern_dec.cpp:332]   --->   Operation 1471 'call' 'p_047_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1472 [1/1] (4.17ns)   --->   "%p_045_4_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_9)" [kern_dec.cpp:333]   --->   Operation 1472 'call' 'p_045_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1473 [1/1] (4.17ns)   --->   "%p_043_4_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_9)" [kern_dec.cpp:334]   --->   Operation 1473 'call' 'p_043_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_11)   --->   "%xor_ln1357_395 = xor i8 %p_047_4_3, %p_049_4_3" [kern_dec.cpp:334]   --->   Operation 1474 'xor' 'xor_ln1357_395' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1475 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_11)   --->   "%xor_ln1357_396 = xor i8 %p_045_4_3, %p_043_4_3" [kern_dec.cpp:334]   --->   Operation 1475 'xor' 'xor_ln1357_396' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1476 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_11 = xor i8 %xor_ln1357_396, %xor_ln1357_395" [kern_dec.cpp:334]   --->   Operation 1476 'xor' 'plain_6_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1477 [1/1] (4.17ns)   --->   "%p_041_4_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_9)" [kern_dec.cpp:336]   --->   Operation 1477 'call' 'p_041_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1478 [1/1] (4.17ns)   --->   "%p_039_4_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_9)" [kern_dec.cpp:337]   --->   Operation 1478 'call' 'p_039_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1479 [1/1] (4.17ns)   --->   "%p_037_4_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_9)" [kern_dec.cpp:338]   --->   Operation 1479 'call' 'p_037_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1480 [1/1] (4.17ns)   --->   "%p_035_4_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_9)" [kern_dec.cpp:339]   --->   Operation 1480 'call' 'p_035_4_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_11)   --->   "%xor_ln1357_398 = xor i8 %p_039_4_3, %p_041_4_3" [kern_dec.cpp:339]   --->   Operation 1481 'xor' 'xor_ln1357_398' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_11)   --->   "%xor_ln1357_399 = xor i8 %p_037_4_3, %p_035_4_3" [kern_dec.cpp:339]   --->   Operation 1482 'xor' 'xor_ln1357_399' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1483 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_11 = xor i8 %xor_ln1357_399, %xor_ln1357_398" [kern_dec.cpp:339]   --->   Operation 1483 'xor' 'plain_11_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln544_120 = zext i8 %plain_0_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 1484 'zext' 'zext_ln544_120' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1485 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_95 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_120" [kern_dec.cpp:302]   --->   Operation 1485 'getelementptr' 'INV_SBOX_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1486 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_84 = load i8* %INV_SBOX_V_addr_95, align 1" [kern_dec.cpp:302]   --->   Operation 1486 'load' 'INV_SBOX_V_load_84' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln544_121 = zext i8 %plain_1_V_11 to i64" [kern_dec.cpp:302]   --->   Operation 1487 'zext' 'zext_ln544_121' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1488 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_96 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_121" [kern_dec.cpp:302]   --->   Operation 1488 'getelementptr' 'INV_SBOX_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1489 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_85 = load i8* %INV_SBOX_V_addr_96, align 1" [kern_dec.cpp:302]   --->   Operation 1489 'load' 'INV_SBOX_V_load_85' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1490 [1/1] (0.00ns)   --->   "%zext_ln544_122 = zext i8 %plain_10_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1490 'zext' 'zext_ln544_122' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1491 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_97 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_122" [kern_dec.cpp:302]   --->   Operation 1491 'getelementptr' 'INV_SBOX_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1492 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_86 = load i8* %INV_SBOX_V_addr_97, align 1" [kern_dec.cpp:302]   --->   Operation 1492 'load' 'INV_SBOX_V_load_86' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln544_123 = zext i8 %plain_7_V to i64" [kern_dec.cpp:302]   --->   Operation 1493 'zext' 'zext_ln544_123' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1494 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_98 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_123" [kern_dec.cpp:302]   --->   Operation 1494 'getelementptr' 'INV_SBOX_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1495 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_87 = load i8* %INV_SBOX_V_addr_98, align 1" [kern_dec.cpp:302]   --->   Operation 1495 'load' 'INV_SBOX_V_load_87' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1496 [1/1] (0.00ns)   --->   "%zext_ln544_124 = zext i8 %plain_4_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 1496 'zext' 'zext_ln544_124' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1497 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_99 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_124" [kern_dec.cpp:302]   --->   Operation 1497 'getelementptr' 'INV_SBOX_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1498 [2/2] (1.23ns)   --->   "%temp_state_4_V_10 = load i8* %INV_SBOX_V_addr_99, align 1" [kern_dec.cpp:302]   --->   Operation 1498 'load' 'temp_state_4_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1499 [1/1] (0.00ns)   --->   "%zext_ln544_125 = zext i8 %plain_1_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1499 'zext' 'zext_ln544_125' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1500 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_100 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_125" [kern_dec.cpp:302]   --->   Operation 1500 'getelementptr' 'INV_SBOX_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1501 [2/2] (1.23ns)   --->   "%temp_state_5_V_10 = load i8* %INV_SBOX_V_addr_100, align 1" [kern_dec.cpp:302]   --->   Operation 1501 'load' 'temp_state_5_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1502 [1/1] (0.00ns)   --->   "%zext_ln544_126 = zext i8 %plain_6_V_11 to i64" [kern_dec.cpp:302]   --->   Operation 1502 'zext' 'zext_ln544_126' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1503 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_101 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_126" [kern_dec.cpp:302]   --->   Operation 1503 'getelementptr' 'INV_SBOX_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1504 [2/2] (1.23ns)   --->   "%temp_state_6_V_10 = load i8* %INV_SBOX_V_addr_101, align 1" [kern_dec.cpp:302]   --->   Operation 1504 'load' 'temp_state_6_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1505 [1/1] (0.00ns)   --->   "%zext_ln544_127 = zext i8 %plain_11_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1505 'zext' 'zext_ln544_127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1506 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_102 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_127" [kern_dec.cpp:302]   --->   Operation 1506 'getelementptr' 'INV_SBOX_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1507 [2/2] (1.23ns)   --->   "%temp_state_7_V_10 = load i8* %INV_SBOX_V_addr_102, align 1" [kern_dec.cpp:302]   --->   Operation 1507 'load' 'temp_state_7_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1508 [1/1] (0.00ns)   --->   "%zext_ln544_128 = zext i8 %plain_8_V_5 to i64" [kern_dec.cpp:302]   --->   Operation 1508 'zext' 'zext_ln544_128' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1509 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_103 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_128" [kern_dec.cpp:302]   --->   Operation 1509 'getelementptr' 'INV_SBOX_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1510 [2/2] (1.23ns)   --->   "%temp_state_8_V_10 = load i8* %INV_SBOX_V_addr_103, align 1" [kern_dec.cpp:302]   --->   Operation 1510 'load' 'temp_state_8_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln544_129 = zext i8 %plain_5_V_25 to i64" [kern_dec.cpp:302]   --->   Operation 1511 'zext' 'zext_ln544_129' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1512 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_104 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_129" [kern_dec.cpp:302]   --->   Operation 1512 'getelementptr' 'INV_SBOX_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1513 [2/2] (1.23ns)   --->   "%temp_state_9_V_10 = load i8* %INV_SBOX_V_addr_104, align 1" [kern_dec.cpp:302]   --->   Operation 1513 'load' 'temp_state_9_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1514 [1/1] (0.00ns)   --->   "%zext_ln544_130 = zext i8 %plain_2_V to i64" [kern_dec.cpp:302]   --->   Operation 1514 'zext' 'zext_ln544_130' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1515 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_105 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_130" [kern_dec.cpp:302]   --->   Operation 1515 'getelementptr' 'INV_SBOX_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1516 [2/2] (1.23ns)   --->   "%temp_state_10_V_10 = load i8* %INV_SBOX_V_addr_105, align 1" [kern_dec.cpp:302]   --->   Operation 1516 'load' 'temp_state_10_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln544_131 = zext i8 %plain_11_V_11 to i64" [kern_dec.cpp:302]   --->   Operation 1517 'zext' 'zext_ln544_131' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1518 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_106 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_131" [kern_dec.cpp:302]   --->   Operation 1518 'getelementptr' 'INV_SBOX_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1519 [2/2] (1.23ns)   --->   "%temp_state_11_V_10 = load i8* %INV_SBOX_V_addr_106, align 1" [kern_dec.cpp:302]   --->   Operation 1519 'load' 'temp_state_11_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1520 [1/1] (0.00ns)   --->   "%zext_ln544_132 = zext i8 %xor_ln1357_391 to i64" [kern_dec.cpp:302]   --->   Operation 1520 'zext' 'zext_ln544_132' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1521 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_107 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_132" [kern_dec.cpp:302]   --->   Operation 1521 'getelementptr' 'INV_SBOX_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1522 [2/2] (1.23ns)   --->   "%temp_state_12_V_10 = load i8* %INV_SBOX_V_addr_107, align 1" [kern_dec.cpp:302]   --->   Operation 1522 'load' 'temp_state_12_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln544_133 = zext i8 %plain_9_V_10 to i64" [kern_dec.cpp:302]   --->   Operation 1523 'zext' 'zext_ln544_133' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1524 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_108 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_133" [kern_dec.cpp:302]   --->   Operation 1524 'getelementptr' 'INV_SBOX_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1525 [2/2] (1.23ns)   --->   "%temp_state_13_V_10 = load i8* %INV_SBOX_V_addr_108, align 1" [kern_dec.cpp:302]   --->   Operation 1525 'load' 'temp_state_13_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1526 [1/1] (0.00ns)   --->   "%zext_ln544_134 = zext i8 %plain_6_V_10 to i64" [kern_dec.cpp:302]   --->   Operation 1526 'zext' 'zext_ln544_134' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1527 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_109 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_134" [kern_dec.cpp:302]   --->   Operation 1527 'getelementptr' 'INV_SBOX_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1528 [2/2] (1.23ns)   --->   "%temp_state_14_V_10 = load i8* %INV_SBOX_V_addr_109, align 1" [kern_dec.cpp:302]   --->   Operation 1528 'load' 'temp_state_14_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 1529 [1/1] (0.00ns)   --->   "%zext_ln544_135 = zext i8 %plain_3_V_10 to i64" [kern_dec.cpp:302]   --->   Operation 1529 'zext' 'zext_ln544_135' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1530 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_110 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_135" [kern_dec.cpp:302]   --->   Operation 1530 'getelementptr' 'INV_SBOX_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1531 [2/2] (1.23ns)   --->   "%temp_state_15_V_10 = load i8* %INV_SBOX_V_addr_110, align 1" [kern_dec.cpp:302]   --->   Operation 1531 'load' 'temp_state_15_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 17 <SV = 16> <Delay = 7.31>
ST_17 : Operation 1532 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_84 = load i8* %INV_SBOX_V_addr_95, align 1" [kern_dec.cpp:302]   --->   Operation 1532 'load' 'INV_SBOX_V_load_84' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1533 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_85 = load i8* %INV_SBOX_V_addr_96, align 1" [kern_dec.cpp:302]   --->   Operation 1533 'load' 'INV_SBOX_V_load_85' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1534 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_86 = load i8* %INV_SBOX_V_addr_97, align 1" [kern_dec.cpp:302]   --->   Operation 1534 'load' 'INV_SBOX_V_load_86' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1535 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_87 = load i8* %INV_SBOX_V_addr_98, align 1" [kern_dec.cpp:302]   --->   Operation 1535 'load' 'INV_SBOX_V_load_87' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1536 [1/2] (1.23ns)   --->   "%temp_state_4_V_10 = load i8* %INV_SBOX_V_addr_99, align 1" [kern_dec.cpp:302]   --->   Operation 1536 'load' 'temp_state_4_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1537 [1/2] (1.23ns)   --->   "%temp_state_5_V_10 = load i8* %INV_SBOX_V_addr_100, align 1" [kern_dec.cpp:302]   --->   Operation 1537 'load' 'temp_state_5_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1538 [1/2] (1.23ns)   --->   "%temp_state_6_V_10 = load i8* %INV_SBOX_V_addr_101, align 1" [kern_dec.cpp:302]   --->   Operation 1538 'load' 'temp_state_6_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1539 [1/2] (1.23ns)   --->   "%temp_state_7_V_10 = load i8* %INV_SBOX_V_addr_102, align 1" [kern_dec.cpp:302]   --->   Operation 1539 'load' 'temp_state_7_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1540 [1/2] (1.23ns)   --->   "%temp_state_8_V_10 = load i8* %INV_SBOX_V_addr_103, align 1" [kern_dec.cpp:302]   --->   Operation 1540 'load' 'temp_state_8_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1541 [1/2] (1.23ns)   --->   "%temp_state_9_V_10 = load i8* %INV_SBOX_V_addr_104, align 1" [kern_dec.cpp:302]   --->   Operation 1541 'load' 'temp_state_9_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1542 [1/2] (1.23ns)   --->   "%temp_state_10_V_10 = load i8* %INV_SBOX_V_addr_105, align 1" [kern_dec.cpp:302]   --->   Operation 1542 'load' 'temp_state_10_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1543 [1/2] (1.23ns)   --->   "%temp_state_11_V_10 = load i8* %INV_SBOX_V_addr_106, align 1" [kern_dec.cpp:302]   --->   Operation 1543 'load' 'temp_state_11_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1544 [1/2] (1.23ns)   --->   "%temp_state_12_V_10 = load i8* %INV_SBOX_V_addr_107, align 1" [kern_dec.cpp:302]   --->   Operation 1544 'load' 'temp_state_12_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1545 [1/2] (1.23ns)   --->   "%temp_state_13_V_10 = load i8* %INV_SBOX_V_addr_108, align 1" [kern_dec.cpp:302]   --->   Operation 1545 'load' 'temp_state_13_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1546 [1/2] (1.23ns)   --->   "%temp_state_14_V_10 = load i8* %INV_SBOX_V_addr_109, align 1" [kern_dec.cpp:302]   --->   Operation 1546 'load' 'temp_state_14_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1547 [1/2] (1.23ns)   --->   "%temp_state_15_V_10 = load i8* %INV_SBOX_V_addr_110, align 1" [kern_dec.cpp:302]   --->   Operation 1547 'load' 'temp_state_15_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1548 [1/1] (0.00ns)   --->   "%inv_keys_V_96_load = load i8* @inv_keys_V_96, align 16" [kern_dec.cpp:309]   --->   Operation 1548 'load' 'inv_keys_V_96_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1549 [1/1] (0.33ns)   --->   "%xor_ln719_100 = xor i8 %INV_SBOX_V_load_84, %inv_keys_V_96_load" [kern_dec.cpp:309]   --->   Operation 1549 'xor' 'xor_ln719_100' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1550 [1/1] (0.00ns)   --->   "%inv_keys_V_97_load = load i8* @inv_keys_V_97, align 1" [kern_dec.cpp:309]   --->   Operation 1550 'load' 'inv_keys_V_97_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1551 [1/1] (0.33ns)   --->   "%xor_ln719_101 = xor i8 %INV_SBOX_V_load_85, %inv_keys_V_97_load" [kern_dec.cpp:309]   --->   Operation 1551 'xor' 'xor_ln719_101' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1552 [1/1] (0.00ns)   --->   "%inv_keys_V_98_load = load i8* @inv_keys_V_98, align 2" [kern_dec.cpp:309]   --->   Operation 1552 'load' 'inv_keys_V_98_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1553 [1/1] (0.33ns)   --->   "%xor_ln719_102 = xor i8 %INV_SBOX_V_load_86, %inv_keys_V_98_load" [kern_dec.cpp:309]   --->   Operation 1553 'xor' 'xor_ln719_102' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1554 [1/1] (0.00ns)   --->   "%inv_keys_V_99_load = load i8* @inv_keys_V_99, align 1" [kern_dec.cpp:309]   --->   Operation 1554 'load' 'inv_keys_V_99_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1555 [1/1] (0.33ns)   --->   "%xor_ln719_103 = xor i8 %INV_SBOX_V_load_87, %inv_keys_V_99_load" [kern_dec.cpp:309]   --->   Operation 1555 'xor' 'xor_ln719_103' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1556 [1/1] (0.00ns)   --->   "%inv_keys_V_100_load = load i8* @inv_keys_V_100, align 4" [kern_dec.cpp:309]   --->   Operation 1556 'load' 'inv_keys_V_100_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1557 [1/1] (0.33ns)   --->   "%temp_state_4_V_11 = xor i8 %temp_state_4_V_10, %inv_keys_V_100_load" [kern_dec.cpp:309]   --->   Operation 1557 'xor' 'temp_state_4_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1558 [1/1] (0.00ns)   --->   "%inv_keys_V_101_load = load i8* @inv_keys_V_101, align 1" [kern_dec.cpp:309]   --->   Operation 1558 'load' 'inv_keys_V_101_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1559 [1/1] (0.33ns)   --->   "%temp_state_5_V_11 = xor i8 %temp_state_5_V_10, %inv_keys_V_101_load" [kern_dec.cpp:309]   --->   Operation 1559 'xor' 'temp_state_5_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1560 [1/1] (0.00ns)   --->   "%inv_keys_V_102_load = load i8* @inv_keys_V_102, align 2" [kern_dec.cpp:309]   --->   Operation 1560 'load' 'inv_keys_V_102_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1561 [1/1] (0.33ns)   --->   "%temp_state_6_V_11 = xor i8 %temp_state_6_V_10, %inv_keys_V_102_load" [kern_dec.cpp:309]   --->   Operation 1561 'xor' 'temp_state_6_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1562 [1/1] (0.00ns)   --->   "%inv_keys_V_103_load = load i8* @inv_keys_V_103, align 1" [kern_dec.cpp:309]   --->   Operation 1562 'load' 'inv_keys_V_103_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1563 [1/1] (0.33ns)   --->   "%temp_state_7_V_11 = xor i8 %temp_state_7_V_10, %inv_keys_V_103_load" [kern_dec.cpp:309]   --->   Operation 1563 'xor' 'temp_state_7_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1564 [1/1] (0.00ns)   --->   "%inv_keys_V_104_load = load i8* @inv_keys_V_104, align 8" [kern_dec.cpp:309]   --->   Operation 1564 'load' 'inv_keys_V_104_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1565 [1/1] (0.33ns)   --->   "%temp_state_8_V_11 = xor i8 %temp_state_8_V_10, %inv_keys_V_104_load" [kern_dec.cpp:309]   --->   Operation 1565 'xor' 'temp_state_8_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1566 [1/1] (0.00ns)   --->   "%inv_keys_V_105_load = load i8* @inv_keys_V_105, align 1" [kern_dec.cpp:309]   --->   Operation 1566 'load' 'inv_keys_V_105_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1567 [1/1] (0.33ns)   --->   "%temp_state_9_V_11 = xor i8 %temp_state_9_V_10, %inv_keys_V_105_load" [kern_dec.cpp:309]   --->   Operation 1567 'xor' 'temp_state_9_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1568 [1/1] (0.00ns)   --->   "%inv_keys_V_106_load = load i8* @inv_keys_V_106, align 2" [kern_dec.cpp:309]   --->   Operation 1568 'load' 'inv_keys_V_106_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1569 [1/1] (0.33ns)   --->   "%temp_state_10_V_11 = xor i8 %temp_state_10_V_10, %inv_keys_V_106_load" [kern_dec.cpp:309]   --->   Operation 1569 'xor' 'temp_state_10_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1570 [1/1] (0.00ns)   --->   "%inv_keys_V_107_load = load i8* @inv_keys_V_107, align 1" [kern_dec.cpp:309]   --->   Operation 1570 'load' 'inv_keys_V_107_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1571 [1/1] (0.33ns)   --->   "%temp_state_11_V_11 = xor i8 %temp_state_11_V_10, %inv_keys_V_107_load" [kern_dec.cpp:309]   --->   Operation 1571 'xor' 'temp_state_11_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1572 [1/1] (0.00ns)   --->   "%inv_keys_V_108_load = load i8* @inv_keys_V_108, align 4" [kern_dec.cpp:309]   --->   Operation 1572 'load' 'inv_keys_V_108_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1573 [1/1] (0.33ns)   --->   "%temp_state_12_V_11 = xor i8 %temp_state_12_V_10, %inv_keys_V_108_load" [kern_dec.cpp:309]   --->   Operation 1573 'xor' 'temp_state_12_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1574 [1/1] (0.00ns)   --->   "%inv_keys_V_109_load = load i8* @inv_keys_V_109, align 1" [kern_dec.cpp:309]   --->   Operation 1574 'load' 'inv_keys_V_109_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1575 [1/1] (0.33ns)   --->   "%temp_state_13_V_11 = xor i8 %temp_state_13_V_10, %inv_keys_V_109_load" [kern_dec.cpp:309]   --->   Operation 1575 'xor' 'temp_state_13_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1576 [1/1] (0.00ns)   --->   "%inv_keys_V_110_load = load i8* @inv_keys_V_110, align 2" [kern_dec.cpp:309]   --->   Operation 1576 'load' 'inv_keys_V_110_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1577 [1/1] (0.33ns)   --->   "%temp_state_14_V_11 = xor i8 %temp_state_14_V_10, %inv_keys_V_110_load" [kern_dec.cpp:309]   --->   Operation 1577 'xor' 'temp_state_14_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1578 [1/1] (0.00ns)   --->   "%inv_keys_V_111_load = load i8* @inv_keys_V_111, align 1" [kern_dec.cpp:309]   --->   Operation 1578 'load' 'inv_keys_V_111_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1579 [1/1] (0.33ns)   --->   "%temp_state_15_V_11 = xor i8 %temp_state_15_V_10, %inv_keys_V_111_load" [kern_dec.cpp:309]   --->   Operation 1579 'xor' 'temp_state_15_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1580 [1/1] (4.17ns)   --->   "%p_0_5 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_100)" [kern_dec.cpp:321]   --->   Operation 1580 'call' 'p_0_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1581 [1/1] (4.17ns)   --->   "%p_063_5 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_101)" [kern_dec.cpp:322]   --->   Operation 1581 'call' 'p_063_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1582 [1/1] (4.17ns)   --->   "%p_061_5 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_102)" [kern_dec.cpp:323]   --->   Operation 1582 'call' 'p_061_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1583 [1/1] (4.17ns)   --->   "%p_059_5 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_103)" [kern_dec.cpp:324]   --->   Operation 1583 'call' 'p_059_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_6)   --->   "%xor_ln1357_401 = xor i8 %p_063_5, %p_0_5" [kern_dec.cpp:324]   --->   Operation 1584 'xor' 'xor_ln1357_401' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_6)   --->   "%xor_ln1357_402 = xor i8 %p_061_5, %p_059_5" [kern_dec.cpp:324]   --->   Operation 1585 'xor' 'xor_ln1357_402' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1586 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_6 = xor i8 %xor_ln1357_402, %xor_ln1357_401" [kern_dec.cpp:324]   --->   Operation 1586 'xor' 'plain_0_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1587 [1/1] (4.17ns)   --->   "%p_057_5 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_100)" [kern_dec.cpp:326]   --->   Operation 1587 'call' 'p_057_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1588 [1/1] (4.17ns)   --->   "%p_055_5 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_101)" [kern_dec.cpp:327]   --->   Operation 1588 'call' 'p_055_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1589 [1/1] (4.17ns)   --->   "%p_053_5 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_102)" [kern_dec.cpp:328]   --->   Operation 1589 'call' 'p_053_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1590 [1/1] (4.17ns)   --->   "%p_051_5 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_103)" [kern_dec.cpp:329]   --->   Operation 1590 'call' 'p_051_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_28)   --->   "%xor_ln1357_404 = xor i8 %p_055_5, %p_057_5" [kern_dec.cpp:329]   --->   Operation 1591 'xor' 'xor_ln1357_404' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1592 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_28)   --->   "%xor_ln1357_405 = xor i8 %p_053_5, %p_051_5" [kern_dec.cpp:329]   --->   Operation 1592 'xor' 'xor_ln1357_405' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1593 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_28 = xor i8 %xor_ln1357_405, %xor_ln1357_404" [kern_dec.cpp:329]   --->   Operation 1593 'xor' 'plain_1_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1594 [1/1] (4.17ns)   --->   "%p_049_5 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_100)" [kern_dec.cpp:331]   --->   Operation 1594 'call' 'p_049_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1595 [1/1] (4.17ns)   --->   "%p_047_5 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_101)" [kern_dec.cpp:332]   --->   Operation 1595 'call' 'p_047_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1596 [1/1] (4.17ns)   --->   "%p_045_5 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_102)" [kern_dec.cpp:333]   --->   Operation 1596 'call' 'p_045_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1597 [1/1] (4.17ns)   --->   "%p_043_5 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_103)" [kern_dec.cpp:334]   --->   Operation 1597 'call' 'p_043_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_26)   --->   "%xor_ln1357_407 = xor i8 %p_047_5, %p_049_5" [kern_dec.cpp:334]   --->   Operation 1598 'xor' 'xor_ln1357_407' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_26)   --->   "%xor_ln1357_408 = xor i8 %p_045_5, %p_043_5" [kern_dec.cpp:334]   --->   Operation 1599 'xor' 'xor_ln1357_408' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1600 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_26 = xor i8 %xor_ln1357_408, %xor_ln1357_407" [kern_dec.cpp:334]   --->   Operation 1600 'xor' 'plain_2_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1601 [1/1] (4.17ns)   --->   "%p_041_5 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_100)" [kern_dec.cpp:336]   --->   Operation 1601 'call' 'p_041_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1602 [1/1] (4.17ns)   --->   "%p_039_5 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_101)" [kern_dec.cpp:337]   --->   Operation 1602 'call' 'p_039_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1603 [1/1] (4.17ns)   --->   "%p_037_5 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_102)" [kern_dec.cpp:338]   --->   Operation 1603 'call' 'p_037_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1604 [1/1] (4.17ns)   --->   "%p_035_5 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_103)" [kern_dec.cpp:339]   --->   Operation 1604 'call' 'p_035_5' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_12)   --->   "%xor_ln1357_410 = xor i8 %p_039_5, %p_041_5" [kern_dec.cpp:339]   --->   Operation 1605 'xor' 'xor_ln1357_410' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_12)   --->   "%xor_ln1357_411 = xor i8 %p_037_5, %p_035_5" [kern_dec.cpp:339]   --->   Operation 1606 'xor' 'xor_ln1357_411' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1607 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_12 = xor i8 %xor_ln1357_411, %xor_ln1357_410" [kern_dec.cpp:339]   --->   Operation 1607 'xor' 'plain_3_V_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1608 [1/1] (4.17ns)   --->   "%p_0_5_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_11)" [kern_dec.cpp:321]   --->   Operation 1608 'call' 'p_0_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1609 [1/1] (4.17ns)   --->   "%p_063_5_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_11)" [kern_dec.cpp:322]   --->   Operation 1609 'call' 'p_063_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1610 [1/1] (4.17ns)   --->   "%p_061_5_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_11)" [kern_dec.cpp:323]   --->   Operation 1610 'call' 'p_061_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1611 [1/1] (4.17ns)   --->   "%p_059_5_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_11)" [kern_dec.cpp:324]   --->   Operation 1611 'call' 'p_059_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_6)   --->   "%xor_ln1357_413 = xor i8 %p_063_5_1, %p_0_5_1" [kern_dec.cpp:324]   --->   Operation 1612 'xor' 'xor_ln1357_413' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1613 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_6)   --->   "%xor_ln1357_414 = xor i8 %p_061_5_1, %p_059_5_1" [kern_dec.cpp:324]   --->   Operation 1613 'xor' 'xor_ln1357_414' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1614 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_6 = xor i8 %xor_ln1357_414, %xor_ln1357_413" [kern_dec.cpp:324]   --->   Operation 1614 'xor' 'plain_4_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1615 [1/1] (4.17ns)   --->   "%p_057_5_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_11)" [kern_dec.cpp:326]   --->   Operation 1615 'call' 'p_057_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1616 [1/1] (4.17ns)   --->   "%p_055_5_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_11)" [kern_dec.cpp:327]   --->   Operation 1616 'call' 'p_055_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1617 [1/1] (4.17ns)   --->   "%p_053_5_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_11)" [kern_dec.cpp:328]   --->   Operation 1617 'call' 'p_053_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1618 [1/1] (4.17ns)   --->   "%p_051_5_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_11)" [kern_dec.cpp:329]   --->   Operation 1618 'call' 'p_051_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_26)   --->   "%xor_ln1357_416 = xor i8 %p_055_5_1, %p_057_5_1" [kern_dec.cpp:329]   --->   Operation 1619 'xor' 'xor_ln1357_416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1620 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_26)   --->   "%xor_ln1357_417 = xor i8 %p_053_5_1, %p_051_5_1" [kern_dec.cpp:329]   --->   Operation 1620 'xor' 'xor_ln1357_417' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1621 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_26 = xor i8 %xor_ln1357_417, %xor_ln1357_416" [kern_dec.cpp:329]   --->   Operation 1621 'xor' 'plain_5_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1622 [1/1] (4.17ns)   --->   "%p_049_5_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_11)" [kern_dec.cpp:331]   --->   Operation 1622 'call' 'p_049_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1623 [1/1] (4.17ns)   --->   "%p_047_5_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_11)" [kern_dec.cpp:332]   --->   Operation 1623 'call' 'p_047_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1624 [1/1] (4.17ns)   --->   "%p_045_5_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_11)" [kern_dec.cpp:333]   --->   Operation 1624 'call' 'p_045_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1625 [1/1] (4.17ns)   --->   "%p_043_5_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_11)" [kern_dec.cpp:334]   --->   Operation 1625 'call' 'p_043_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1626 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_12)   --->   "%xor_ln1357_419 = xor i8 %p_047_5_1, %p_049_5_1" [kern_dec.cpp:334]   --->   Operation 1626 'xor' 'xor_ln1357_419' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_12)   --->   "%xor_ln1357_420 = xor i8 %p_045_5_1, %p_043_5_1" [kern_dec.cpp:334]   --->   Operation 1627 'xor' 'xor_ln1357_420' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1628 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_12 = xor i8 %xor_ln1357_420, %xor_ln1357_419" [kern_dec.cpp:334]   --->   Operation 1628 'xor' 'plain_6_V_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1629 [1/1] (4.17ns)   --->   "%p_041_5_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_11)" [kern_dec.cpp:336]   --->   Operation 1629 'call' 'p_041_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1630 [1/1] (4.17ns)   --->   "%p_039_5_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_11)" [kern_dec.cpp:337]   --->   Operation 1630 'call' 'p_039_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1631 [1/1] (4.17ns)   --->   "%p_037_5_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_11)" [kern_dec.cpp:338]   --->   Operation 1631 'call' 'p_037_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1632 [1/1] (4.17ns)   --->   "%p_035_5_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_11)" [kern_dec.cpp:339]   --->   Operation 1632 'call' 'p_035_5_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1633 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_26)   --->   "%xor_ln1357_422 = xor i8 %p_039_5_1, %p_041_5_1" [kern_dec.cpp:339]   --->   Operation 1633 'xor' 'xor_ln1357_422' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1634 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_26)   --->   "%xor_ln1357_423 = xor i8 %p_037_5_1, %p_035_5_1" [kern_dec.cpp:339]   --->   Operation 1634 'xor' 'xor_ln1357_423' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1635 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_26 = xor i8 %xor_ln1357_423, %xor_ln1357_422" [kern_dec.cpp:339]   --->   Operation 1635 'xor' 'plain_7_V_26' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1636 [1/1] (4.17ns)   --->   "%p_0_5_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_11)" [kern_dec.cpp:321]   --->   Operation 1636 'call' 'p_0_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1637 [1/1] (4.17ns)   --->   "%p_063_5_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_11)" [kern_dec.cpp:322]   --->   Operation 1637 'call' 'p_063_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1638 [1/1] (4.17ns)   --->   "%p_061_5_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_11)" [kern_dec.cpp:323]   --->   Operation 1638 'call' 'p_061_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1639 [1/1] (4.17ns)   --->   "%p_059_5_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_11)" [kern_dec.cpp:324]   --->   Operation 1639 'call' 'p_059_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_6)   --->   "%xor_ln1357_425 = xor i8 %p_063_5_2, %p_0_5_2" [kern_dec.cpp:324]   --->   Operation 1640 'xor' 'xor_ln1357_425' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_6)   --->   "%xor_ln1357_426 = xor i8 %p_061_5_2, %p_059_5_2" [kern_dec.cpp:324]   --->   Operation 1641 'xor' 'xor_ln1357_426' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1642 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_6 = xor i8 %xor_ln1357_426, %xor_ln1357_425" [kern_dec.cpp:324]   --->   Operation 1642 'xor' 'plain_8_V_6' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1643 [1/1] (4.17ns)   --->   "%p_057_5_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_11)" [kern_dec.cpp:326]   --->   Operation 1643 'call' 'p_057_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1644 [1/1] (4.17ns)   --->   "%p_055_5_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_11)" [kern_dec.cpp:327]   --->   Operation 1644 'call' 'p_055_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1645 [1/1] (4.17ns)   --->   "%p_053_5_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_11)" [kern_dec.cpp:328]   --->   Operation 1645 'call' 'p_053_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1646 [1/1] (4.17ns)   --->   "%p_051_5_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_11)" [kern_dec.cpp:329]   --->   Operation 1646 'call' 'p_051_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_12)   --->   "%xor_ln1357_428 = xor i8 %p_055_5_2, %p_057_5_2" [kern_dec.cpp:329]   --->   Operation 1647 'xor' 'xor_ln1357_428' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_12)   --->   "%xor_ln1357_429 = xor i8 %p_053_5_2, %p_051_5_2" [kern_dec.cpp:329]   --->   Operation 1648 'xor' 'xor_ln1357_429' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1649 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_12 = xor i8 %xor_ln1357_429, %xor_ln1357_428" [kern_dec.cpp:329]   --->   Operation 1649 'xor' 'plain_9_V_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1650 [1/1] (4.17ns)   --->   "%p_049_5_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_11)" [kern_dec.cpp:331]   --->   Operation 1650 'call' 'p_049_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1651 [1/1] (4.17ns)   --->   "%p_047_5_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_11)" [kern_dec.cpp:332]   --->   Operation 1651 'call' 'p_047_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1652 [1/1] (4.17ns)   --->   "%p_045_5_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_11)" [kern_dec.cpp:333]   --->   Operation 1652 'call' 'p_045_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1653 [1/1] (4.17ns)   --->   "%p_043_5_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_11)" [kern_dec.cpp:334]   --->   Operation 1653 'call' 'p_043_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1654 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_27)   --->   "%xor_ln1357_431 = xor i8 %p_047_5_2, %p_049_5_2" [kern_dec.cpp:334]   --->   Operation 1654 'xor' 'xor_ln1357_431' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1655 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_27)   --->   "%xor_ln1357_432 = xor i8 %p_045_5_2, %p_043_5_2" [kern_dec.cpp:334]   --->   Operation 1655 'xor' 'xor_ln1357_432' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1656 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_27 = xor i8 %xor_ln1357_432, %xor_ln1357_431" [kern_dec.cpp:334]   --->   Operation 1656 'xor' 'plain_10_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1657 [1/1] (4.17ns)   --->   "%p_041_5_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_11)" [kern_dec.cpp:336]   --->   Operation 1657 'call' 'p_041_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1658 [1/1] (4.17ns)   --->   "%p_039_5_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_11)" [kern_dec.cpp:337]   --->   Operation 1658 'call' 'p_039_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1659 [1/1] (4.17ns)   --->   "%p_037_5_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_11)" [kern_dec.cpp:338]   --->   Operation 1659 'call' 'p_037_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1660 [1/1] (4.17ns)   --->   "%p_035_5_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_11)" [kern_dec.cpp:339]   --->   Operation 1660 'call' 'p_035_5_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_28)   --->   "%xor_ln1357_434 = xor i8 %p_039_5_2, %p_041_5_2" [kern_dec.cpp:339]   --->   Operation 1661 'xor' 'xor_ln1357_434' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_28)   --->   "%xor_ln1357_435 = xor i8 %p_037_5_2, %p_035_5_2" [kern_dec.cpp:339]   --->   Operation 1662 'xor' 'xor_ln1357_435' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1663 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_28 = xor i8 %xor_ln1357_435, %xor_ln1357_434" [kern_dec.cpp:339]   --->   Operation 1663 'xor' 'plain_11_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1664 [1/1] (4.17ns)   --->   "%p_0_5_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_11)" [kern_dec.cpp:321]   --->   Operation 1664 'call' 'p_0_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1665 [1/1] (4.17ns)   --->   "%p_063_5_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_11)" [kern_dec.cpp:322]   --->   Operation 1665 'call' 'p_063_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1666 [1/1] (4.17ns)   --->   "%p_061_5_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_11)" [kern_dec.cpp:323]   --->   Operation 1666 'call' 'p_061_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1667 [1/1] (4.17ns)   --->   "%p_059_5_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_11)" [kern_dec.cpp:324]   --->   Operation 1667 'call' 'p_059_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1668 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_439)   --->   "%xor_ln1357_437 = xor i8 %p_063_5_3, %p_0_5_3" [kern_dec.cpp:324]   --->   Operation 1668 'xor' 'xor_ln1357_437' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_439)   --->   "%xor_ln1357_438 = xor i8 %p_061_5_3, %p_059_5_3" [kern_dec.cpp:324]   --->   Operation 1669 'xor' 'xor_ln1357_438' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1670 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_439 = xor i8 %xor_ln1357_438, %xor_ln1357_437" [kern_dec.cpp:324]   --->   Operation 1670 'xor' 'xor_ln1357_439' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1671 [1/1] (4.17ns)   --->   "%p_057_5_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_11)" [kern_dec.cpp:326]   --->   Operation 1671 'call' 'p_057_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1672 [1/1] (4.17ns)   --->   "%p_055_5_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_11)" [kern_dec.cpp:327]   --->   Operation 1672 'call' 'p_055_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1673 [1/1] (4.17ns)   --->   "%p_053_5_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_11)" [kern_dec.cpp:328]   --->   Operation 1673 'call' 'p_053_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1674 [1/1] (4.17ns)   --->   "%p_051_5_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_11)" [kern_dec.cpp:329]   --->   Operation 1674 'call' 'p_051_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_13)   --->   "%xor_ln1357_440 = xor i8 %p_055_5_3, %p_057_5_3" [kern_dec.cpp:329]   --->   Operation 1675 'xor' 'xor_ln1357_440' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_13)   --->   "%xor_ln1357_441 = xor i8 %p_053_5_3, %p_051_5_3" [kern_dec.cpp:329]   --->   Operation 1676 'xor' 'xor_ln1357_441' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1677 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_13 = xor i8 %xor_ln1357_441, %xor_ln1357_440" [kern_dec.cpp:329]   --->   Operation 1677 'xor' 'plain_1_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1678 [1/1] (4.17ns)   --->   "%p_049_5_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_11)" [kern_dec.cpp:331]   --->   Operation 1678 'call' 'p_049_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1679 [1/1] (4.17ns)   --->   "%p_047_5_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_11)" [kern_dec.cpp:332]   --->   Operation 1679 'call' 'p_047_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1680 [1/1] (4.17ns)   --->   "%p_045_5_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_11)" [kern_dec.cpp:333]   --->   Operation 1680 'call' 'p_045_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1681 [1/1] (4.17ns)   --->   "%p_043_5_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_11)" [kern_dec.cpp:334]   --->   Operation 1681 'call' 'p_043_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_13)   --->   "%xor_ln1357_443 = xor i8 %p_047_5_3, %p_049_5_3" [kern_dec.cpp:334]   --->   Operation 1682 'xor' 'xor_ln1357_443' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_13)   --->   "%xor_ln1357_444 = xor i8 %p_045_5_3, %p_043_5_3" [kern_dec.cpp:334]   --->   Operation 1683 'xor' 'xor_ln1357_444' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1684 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_13 = xor i8 %xor_ln1357_444, %xor_ln1357_443" [kern_dec.cpp:334]   --->   Operation 1684 'xor' 'plain_6_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1685 [1/1] (4.17ns)   --->   "%p_041_5_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_11)" [kern_dec.cpp:336]   --->   Operation 1685 'call' 'p_041_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1686 [1/1] (4.17ns)   --->   "%p_039_5_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_11)" [kern_dec.cpp:337]   --->   Operation 1686 'call' 'p_039_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1687 [1/1] (4.17ns)   --->   "%p_037_5_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_11)" [kern_dec.cpp:338]   --->   Operation 1687 'call' 'p_037_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1688 [1/1] (4.17ns)   --->   "%p_035_5_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_11)" [kern_dec.cpp:339]   --->   Operation 1688 'call' 'p_035_5_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 1689 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_13)   --->   "%xor_ln1357_446 = xor i8 %p_039_5_3, %p_041_5_3" [kern_dec.cpp:339]   --->   Operation 1689 'xor' 'xor_ln1357_446' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1690 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_13)   --->   "%xor_ln1357_447 = xor i8 %p_037_5_3, %p_035_5_3" [kern_dec.cpp:339]   --->   Operation 1690 'xor' 'xor_ln1357_447' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1691 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_13 = xor i8 %xor_ln1357_447, %xor_ln1357_446" [kern_dec.cpp:339]   --->   Operation 1691 'xor' 'plain_11_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1692 [1/1] (0.00ns)   --->   "%zext_ln544_136 = zext i8 %plain_0_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1692 'zext' 'zext_ln544_136' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1693 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_111 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_136" [kern_dec.cpp:302]   --->   Operation 1693 'getelementptr' 'INV_SBOX_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1694 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_100 = load i8* %INV_SBOX_V_addr_111, align 1" [kern_dec.cpp:302]   --->   Operation 1694 'load' 'INV_SBOX_V_load_100' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1695 [1/1] (0.00ns)   --->   "%zext_ln544_137 = zext i8 %plain_1_V_13 to i64" [kern_dec.cpp:302]   --->   Operation 1695 'zext' 'zext_ln544_137' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1696 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_112 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_137" [kern_dec.cpp:302]   --->   Operation 1696 'getelementptr' 'INV_SBOX_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1697 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_101 = load i8* %INV_SBOX_V_addr_112, align 1" [kern_dec.cpp:302]   --->   Operation 1697 'load' 'INV_SBOX_V_load_101' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1698 [1/1] (0.00ns)   --->   "%zext_ln544_138 = zext i8 %plain_10_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1698 'zext' 'zext_ln544_138' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1699 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_113 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_138" [kern_dec.cpp:302]   --->   Operation 1699 'getelementptr' 'INV_SBOX_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1700 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_102 = load i8* %INV_SBOX_V_addr_113, align 1" [kern_dec.cpp:302]   --->   Operation 1700 'load' 'INV_SBOX_V_load_102' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1701 [1/1] (0.00ns)   --->   "%zext_ln544_139 = zext i8 %plain_7_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1701 'zext' 'zext_ln544_139' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1702 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_114 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_139" [kern_dec.cpp:302]   --->   Operation 1702 'getelementptr' 'INV_SBOX_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1703 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_103 = load i8* %INV_SBOX_V_addr_114, align 1" [kern_dec.cpp:302]   --->   Operation 1703 'load' 'INV_SBOX_V_load_103' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1704 [1/1] (0.00ns)   --->   "%zext_ln544_140 = zext i8 %plain_4_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1704 'zext' 'zext_ln544_140' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1705 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_115 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_140" [kern_dec.cpp:302]   --->   Operation 1705 'getelementptr' 'INV_SBOX_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1706 [2/2] (1.23ns)   --->   "%temp_state_4_V_12 = load i8* %INV_SBOX_V_addr_115, align 1" [kern_dec.cpp:302]   --->   Operation 1706 'load' 'temp_state_4_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln544_141 = zext i8 %plain_1_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 1707 'zext' 'zext_ln544_141' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1708 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_116 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_141" [kern_dec.cpp:302]   --->   Operation 1708 'getelementptr' 'INV_SBOX_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1709 [2/2] (1.23ns)   --->   "%temp_state_5_V_12 = load i8* %INV_SBOX_V_addr_116, align 1" [kern_dec.cpp:302]   --->   Operation 1709 'load' 'temp_state_5_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1710 [1/1] (0.00ns)   --->   "%zext_ln544_142 = zext i8 %plain_6_V_13 to i64" [kern_dec.cpp:302]   --->   Operation 1710 'zext' 'zext_ln544_142' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1711 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_117 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_142" [kern_dec.cpp:302]   --->   Operation 1711 'getelementptr' 'INV_SBOX_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1712 [2/2] (1.23ns)   --->   "%temp_state_6_V_12 = load i8* %INV_SBOX_V_addr_117, align 1" [kern_dec.cpp:302]   --->   Operation 1712 'load' 'temp_state_6_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1713 [1/1] (0.00ns)   --->   "%zext_ln544_143 = zext i8 %plain_11_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 1713 'zext' 'zext_ln544_143' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1714 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_118 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_143" [kern_dec.cpp:302]   --->   Operation 1714 'getelementptr' 'INV_SBOX_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1715 [2/2] (1.23ns)   --->   "%temp_state_7_V_12 = load i8* %INV_SBOX_V_addr_118, align 1" [kern_dec.cpp:302]   --->   Operation 1715 'load' 'temp_state_7_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1716 [1/1] (0.00ns)   --->   "%zext_ln544_144 = zext i8 %plain_8_V_6 to i64" [kern_dec.cpp:302]   --->   Operation 1716 'zext' 'zext_ln544_144' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1717 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_119 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_144" [kern_dec.cpp:302]   --->   Operation 1717 'getelementptr' 'INV_SBOX_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1718 [2/2] (1.23ns)   --->   "%temp_state_8_V_12 = load i8* %INV_SBOX_V_addr_119, align 1" [kern_dec.cpp:302]   --->   Operation 1718 'load' 'temp_state_8_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1719 [1/1] (0.00ns)   --->   "%zext_ln544_145 = zext i8 %plain_5_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1719 'zext' 'zext_ln544_145' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1720 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_120 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_145" [kern_dec.cpp:302]   --->   Operation 1720 'getelementptr' 'INV_SBOX_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1721 [2/2] (1.23ns)   --->   "%temp_state_9_V_12 = load i8* %INV_SBOX_V_addr_120, align 1" [kern_dec.cpp:302]   --->   Operation 1721 'load' 'temp_state_9_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1722 [1/1] (0.00ns)   --->   "%zext_ln544_146 = zext i8 %plain_2_V_26 to i64" [kern_dec.cpp:302]   --->   Operation 1722 'zext' 'zext_ln544_146' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1723 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_121 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_146" [kern_dec.cpp:302]   --->   Operation 1723 'getelementptr' 'INV_SBOX_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1724 [2/2] (1.23ns)   --->   "%temp_state_10_V_12 = load i8* %INV_SBOX_V_addr_121, align 1" [kern_dec.cpp:302]   --->   Operation 1724 'load' 'temp_state_10_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1725 [1/1] (0.00ns)   --->   "%zext_ln544_147 = zext i8 %plain_11_V_13 to i64" [kern_dec.cpp:302]   --->   Operation 1725 'zext' 'zext_ln544_147' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1726 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_122 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_147" [kern_dec.cpp:302]   --->   Operation 1726 'getelementptr' 'INV_SBOX_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1727 [2/2] (1.23ns)   --->   "%temp_state_11_V_12 = load i8* %INV_SBOX_V_addr_122, align 1" [kern_dec.cpp:302]   --->   Operation 1727 'load' 'temp_state_11_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1728 [1/1] (0.00ns)   --->   "%zext_ln544_148 = zext i8 %xor_ln1357_439 to i64" [kern_dec.cpp:302]   --->   Operation 1728 'zext' 'zext_ln544_148' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1729 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_123 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_148" [kern_dec.cpp:302]   --->   Operation 1729 'getelementptr' 'INV_SBOX_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1730 [2/2] (1.23ns)   --->   "%temp_state_12_V_12 = load i8* %INV_SBOX_V_addr_123, align 1" [kern_dec.cpp:302]   --->   Operation 1730 'load' 'temp_state_12_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln544_149 = zext i8 %plain_9_V_12 to i64" [kern_dec.cpp:302]   --->   Operation 1731 'zext' 'zext_ln544_149' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1732 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_124 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_149" [kern_dec.cpp:302]   --->   Operation 1732 'getelementptr' 'INV_SBOX_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1733 [2/2] (1.23ns)   --->   "%temp_state_13_V_12 = load i8* %INV_SBOX_V_addr_124, align 1" [kern_dec.cpp:302]   --->   Operation 1733 'load' 'temp_state_13_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1734 [1/1] (0.00ns)   --->   "%zext_ln544_150 = zext i8 %plain_6_V_12 to i64" [kern_dec.cpp:302]   --->   Operation 1734 'zext' 'zext_ln544_150' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1735 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_125 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_150" [kern_dec.cpp:302]   --->   Operation 1735 'getelementptr' 'INV_SBOX_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1736 [2/2] (1.23ns)   --->   "%temp_state_14_V_12 = load i8* %INV_SBOX_V_addr_125, align 1" [kern_dec.cpp:302]   --->   Operation 1736 'load' 'temp_state_14_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 1737 [1/1] (0.00ns)   --->   "%zext_ln544_151 = zext i8 %plain_3_V_12 to i64" [kern_dec.cpp:302]   --->   Operation 1737 'zext' 'zext_ln544_151' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1738 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_126 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_151" [kern_dec.cpp:302]   --->   Operation 1738 'getelementptr' 'INV_SBOX_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1739 [2/2] (1.23ns)   --->   "%temp_state_15_V_12 = load i8* %INV_SBOX_V_addr_126, align 1" [kern_dec.cpp:302]   --->   Operation 1739 'load' 'temp_state_15_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 18 <SV = 17> <Delay = 7.31>
ST_18 : Operation 1740 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_100 = load i8* %INV_SBOX_V_addr_111, align 1" [kern_dec.cpp:302]   --->   Operation 1740 'load' 'INV_SBOX_V_load_100' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1741 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_101 = load i8* %INV_SBOX_V_addr_112, align 1" [kern_dec.cpp:302]   --->   Operation 1741 'load' 'INV_SBOX_V_load_101' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1742 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_102 = load i8* %INV_SBOX_V_addr_113, align 1" [kern_dec.cpp:302]   --->   Operation 1742 'load' 'INV_SBOX_V_load_102' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1743 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_103 = load i8* %INV_SBOX_V_addr_114, align 1" [kern_dec.cpp:302]   --->   Operation 1743 'load' 'INV_SBOX_V_load_103' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1744 [1/2] (1.23ns)   --->   "%temp_state_4_V_12 = load i8* %INV_SBOX_V_addr_115, align 1" [kern_dec.cpp:302]   --->   Operation 1744 'load' 'temp_state_4_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1745 [1/2] (1.23ns)   --->   "%temp_state_5_V_12 = load i8* %INV_SBOX_V_addr_116, align 1" [kern_dec.cpp:302]   --->   Operation 1745 'load' 'temp_state_5_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1746 [1/2] (1.23ns)   --->   "%temp_state_6_V_12 = load i8* %INV_SBOX_V_addr_117, align 1" [kern_dec.cpp:302]   --->   Operation 1746 'load' 'temp_state_6_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1747 [1/2] (1.23ns)   --->   "%temp_state_7_V_12 = load i8* %INV_SBOX_V_addr_118, align 1" [kern_dec.cpp:302]   --->   Operation 1747 'load' 'temp_state_7_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1748 [1/2] (1.23ns)   --->   "%temp_state_8_V_12 = load i8* %INV_SBOX_V_addr_119, align 1" [kern_dec.cpp:302]   --->   Operation 1748 'load' 'temp_state_8_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1749 [1/2] (1.23ns)   --->   "%temp_state_9_V_12 = load i8* %INV_SBOX_V_addr_120, align 1" [kern_dec.cpp:302]   --->   Operation 1749 'load' 'temp_state_9_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1750 [1/2] (1.23ns)   --->   "%temp_state_10_V_12 = load i8* %INV_SBOX_V_addr_121, align 1" [kern_dec.cpp:302]   --->   Operation 1750 'load' 'temp_state_10_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1751 [1/2] (1.23ns)   --->   "%temp_state_11_V_12 = load i8* %INV_SBOX_V_addr_122, align 1" [kern_dec.cpp:302]   --->   Operation 1751 'load' 'temp_state_11_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1752 [1/2] (1.23ns)   --->   "%temp_state_12_V_12 = load i8* %INV_SBOX_V_addr_123, align 1" [kern_dec.cpp:302]   --->   Operation 1752 'load' 'temp_state_12_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1753 [1/2] (1.23ns)   --->   "%temp_state_13_V_12 = load i8* %INV_SBOX_V_addr_124, align 1" [kern_dec.cpp:302]   --->   Operation 1753 'load' 'temp_state_13_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1754 [1/2] (1.23ns)   --->   "%temp_state_14_V_12 = load i8* %INV_SBOX_V_addr_125, align 1" [kern_dec.cpp:302]   --->   Operation 1754 'load' 'temp_state_14_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1755 [1/2] (1.23ns)   --->   "%temp_state_15_V_12 = load i8* %INV_SBOX_V_addr_126, align 1" [kern_dec.cpp:302]   --->   Operation 1755 'load' 'temp_state_15_V_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1756 [1/1] (0.00ns)   --->   "%inv_keys_V_112_load = load i8* @inv_keys_V_112, align 16" [kern_dec.cpp:309]   --->   Operation 1756 'load' 'inv_keys_V_112_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1757 [1/1] (0.33ns)   --->   "%xor_ln719_116 = xor i8 %INV_SBOX_V_load_100, %inv_keys_V_112_load" [kern_dec.cpp:309]   --->   Operation 1757 'xor' 'xor_ln719_116' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1758 [1/1] (0.00ns)   --->   "%inv_keys_V_113_load = load i8* @inv_keys_V_113, align 1" [kern_dec.cpp:309]   --->   Operation 1758 'load' 'inv_keys_V_113_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1759 [1/1] (0.33ns)   --->   "%xor_ln719_117 = xor i8 %INV_SBOX_V_load_101, %inv_keys_V_113_load" [kern_dec.cpp:309]   --->   Operation 1759 'xor' 'xor_ln719_117' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1760 [1/1] (0.00ns)   --->   "%inv_keys_V_114_load = load i8* @inv_keys_V_114, align 2" [kern_dec.cpp:309]   --->   Operation 1760 'load' 'inv_keys_V_114_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1761 [1/1] (0.33ns)   --->   "%xor_ln719_118 = xor i8 %INV_SBOX_V_load_102, %inv_keys_V_114_load" [kern_dec.cpp:309]   --->   Operation 1761 'xor' 'xor_ln719_118' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1762 [1/1] (0.00ns)   --->   "%inv_keys_V_115_load = load i8* @inv_keys_V_115, align 1" [kern_dec.cpp:309]   --->   Operation 1762 'load' 'inv_keys_V_115_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1763 [1/1] (0.33ns)   --->   "%xor_ln719_119 = xor i8 %INV_SBOX_V_load_103, %inv_keys_V_115_load" [kern_dec.cpp:309]   --->   Operation 1763 'xor' 'xor_ln719_119' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1764 [1/1] (0.00ns)   --->   "%inv_keys_V_116_load = load i8* @inv_keys_V_116, align 4" [kern_dec.cpp:309]   --->   Operation 1764 'load' 'inv_keys_V_116_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1765 [1/1] (0.33ns)   --->   "%temp_state_4_V_13 = xor i8 %temp_state_4_V_12, %inv_keys_V_116_load" [kern_dec.cpp:309]   --->   Operation 1765 'xor' 'temp_state_4_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1766 [1/1] (0.00ns)   --->   "%inv_keys_V_117_load = load i8* @inv_keys_V_117, align 1" [kern_dec.cpp:309]   --->   Operation 1766 'load' 'inv_keys_V_117_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1767 [1/1] (0.33ns)   --->   "%temp_state_5_V_13 = xor i8 %temp_state_5_V_12, %inv_keys_V_117_load" [kern_dec.cpp:309]   --->   Operation 1767 'xor' 'temp_state_5_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1768 [1/1] (0.00ns)   --->   "%inv_keys_V_118_load = load i8* @inv_keys_V_118, align 2" [kern_dec.cpp:309]   --->   Operation 1768 'load' 'inv_keys_V_118_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1769 [1/1] (0.33ns)   --->   "%temp_state_6_V_13 = xor i8 %temp_state_6_V_12, %inv_keys_V_118_load" [kern_dec.cpp:309]   --->   Operation 1769 'xor' 'temp_state_6_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1770 [1/1] (0.00ns)   --->   "%inv_keys_V_119_load = load i8* @inv_keys_V_119, align 1" [kern_dec.cpp:309]   --->   Operation 1770 'load' 'inv_keys_V_119_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1771 [1/1] (0.33ns)   --->   "%temp_state_7_V_13 = xor i8 %temp_state_7_V_12, %inv_keys_V_119_load" [kern_dec.cpp:309]   --->   Operation 1771 'xor' 'temp_state_7_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1772 [1/1] (0.00ns)   --->   "%inv_keys_V_120_load = load i8* @inv_keys_V_120, align 8" [kern_dec.cpp:309]   --->   Operation 1772 'load' 'inv_keys_V_120_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1773 [1/1] (0.33ns)   --->   "%temp_state_8_V_13 = xor i8 %temp_state_8_V_12, %inv_keys_V_120_load" [kern_dec.cpp:309]   --->   Operation 1773 'xor' 'temp_state_8_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1774 [1/1] (0.00ns)   --->   "%inv_keys_V_121_load = load i8* @inv_keys_V_121, align 1" [kern_dec.cpp:309]   --->   Operation 1774 'load' 'inv_keys_V_121_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1775 [1/1] (0.33ns)   --->   "%temp_state_9_V_13 = xor i8 %temp_state_9_V_12, %inv_keys_V_121_load" [kern_dec.cpp:309]   --->   Operation 1775 'xor' 'temp_state_9_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1776 [1/1] (0.00ns)   --->   "%inv_keys_V_122_load = load i8* @inv_keys_V_122, align 2" [kern_dec.cpp:309]   --->   Operation 1776 'load' 'inv_keys_V_122_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1777 [1/1] (0.33ns)   --->   "%temp_state_10_V_13 = xor i8 %temp_state_10_V_12, %inv_keys_V_122_load" [kern_dec.cpp:309]   --->   Operation 1777 'xor' 'temp_state_10_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1778 [1/1] (0.00ns)   --->   "%inv_keys_V_123_load = load i8* @inv_keys_V_123, align 1" [kern_dec.cpp:309]   --->   Operation 1778 'load' 'inv_keys_V_123_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1779 [1/1] (0.33ns)   --->   "%temp_state_11_V_13 = xor i8 %temp_state_11_V_12, %inv_keys_V_123_load" [kern_dec.cpp:309]   --->   Operation 1779 'xor' 'temp_state_11_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1780 [1/1] (0.00ns)   --->   "%inv_keys_V_124_load = load i8* @inv_keys_V_124, align 4" [kern_dec.cpp:309]   --->   Operation 1780 'load' 'inv_keys_V_124_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1781 [1/1] (0.33ns)   --->   "%temp_state_12_V_13 = xor i8 %temp_state_12_V_12, %inv_keys_V_124_load" [kern_dec.cpp:309]   --->   Operation 1781 'xor' 'temp_state_12_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1782 [1/1] (0.00ns)   --->   "%inv_keys_V_125_load = load i8* @inv_keys_V_125, align 1" [kern_dec.cpp:309]   --->   Operation 1782 'load' 'inv_keys_V_125_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1783 [1/1] (0.33ns)   --->   "%temp_state_13_V_13 = xor i8 %temp_state_13_V_12, %inv_keys_V_125_load" [kern_dec.cpp:309]   --->   Operation 1783 'xor' 'temp_state_13_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1784 [1/1] (0.00ns)   --->   "%inv_keys_V_126_load = load i8* @inv_keys_V_126, align 2" [kern_dec.cpp:309]   --->   Operation 1784 'load' 'inv_keys_V_126_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1785 [1/1] (0.33ns)   --->   "%temp_state_14_V_13 = xor i8 %temp_state_14_V_12, %inv_keys_V_126_load" [kern_dec.cpp:309]   --->   Operation 1785 'xor' 'temp_state_14_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1786 [1/1] (0.00ns)   --->   "%inv_keys_V_127_load = load i8* @inv_keys_V_127, align 1" [kern_dec.cpp:309]   --->   Operation 1786 'load' 'inv_keys_V_127_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1787 [1/1] (0.33ns)   --->   "%temp_state_15_V_13 = xor i8 %temp_state_15_V_12, %inv_keys_V_127_load" [kern_dec.cpp:309]   --->   Operation 1787 'xor' 'temp_state_15_V_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1788 [1/1] (4.17ns)   --->   "%p_0_6 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_116)" [kern_dec.cpp:321]   --->   Operation 1788 'call' 'p_0_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1789 [1/1] (4.17ns)   --->   "%p_063_6 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_117)" [kern_dec.cpp:322]   --->   Operation 1789 'call' 'p_063_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1790 [1/1] (4.17ns)   --->   "%p_061_6 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_118)" [kern_dec.cpp:323]   --->   Operation 1790 'call' 'p_061_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1791 [1/1] (4.17ns)   --->   "%p_059_6 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_119)" [kern_dec.cpp:324]   --->   Operation 1791 'call' 'p_059_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_7)   --->   "%xor_ln1357_449 = xor i8 %p_063_6, %p_0_6" [kern_dec.cpp:324]   --->   Operation 1792 'xor' 'xor_ln1357_449' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1793 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_7)   --->   "%xor_ln1357_450 = xor i8 %p_061_6, %p_059_6" [kern_dec.cpp:324]   --->   Operation 1793 'xor' 'xor_ln1357_450' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1794 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_7 = xor i8 %xor_ln1357_450, %xor_ln1357_449" [kern_dec.cpp:324]   --->   Operation 1794 'xor' 'plain_0_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1795 [1/1] (4.17ns)   --->   "%p_057_6 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_116)" [kern_dec.cpp:326]   --->   Operation 1795 'call' 'p_057_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1796 [1/1] (4.17ns)   --->   "%p_055_6 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_117)" [kern_dec.cpp:327]   --->   Operation 1796 'call' 'p_055_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1797 [1/1] (4.17ns)   --->   "%p_053_6 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_118)" [kern_dec.cpp:328]   --->   Operation 1797 'call' 'p_053_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1798 [1/1] (4.17ns)   --->   "%p_051_6 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_119)" [kern_dec.cpp:329]   --->   Operation 1798 'call' 'p_051_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1799 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_29)   --->   "%xor_ln1357_452 = xor i8 %p_055_6, %p_057_6" [kern_dec.cpp:329]   --->   Operation 1799 'xor' 'xor_ln1357_452' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_29)   --->   "%xor_ln1357_453 = xor i8 %p_053_6, %p_051_6" [kern_dec.cpp:329]   --->   Operation 1800 'xor' 'xor_ln1357_453' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1801 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_29 = xor i8 %xor_ln1357_453, %xor_ln1357_452" [kern_dec.cpp:329]   --->   Operation 1801 'xor' 'plain_1_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1802 [1/1] (4.17ns)   --->   "%p_049_6 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_116)" [kern_dec.cpp:331]   --->   Operation 1802 'call' 'p_049_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1803 [1/1] (4.17ns)   --->   "%p_047_6 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_117)" [kern_dec.cpp:332]   --->   Operation 1803 'call' 'p_047_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1804 [1/1] (4.17ns)   --->   "%p_045_6 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_118)" [kern_dec.cpp:333]   --->   Operation 1804 'call' 'p_045_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1805 [1/1] (4.17ns)   --->   "%p_043_6 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_119)" [kern_dec.cpp:334]   --->   Operation 1805 'call' 'p_043_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_27)   --->   "%xor_ln1357_455 = xor i8 %p_047_6, %p_049_6" [kern_dec.cpp:334]   --->   Operation 1806 'xor' 'xor_ln1357_455' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1807 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_27)   --->   "%xor_ln1357_456 = xor i8 %p_045_6, %p_043_6" [kern_dec.cpp:334]   --->   Operation 1807 'xor' 'xor_ln1357_456' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1808 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_27 = xor i8 %xor_ln1357_456, %xor_ln1357_455" [kern_dec.cpp:334]   --->   Operation 1808 'xor' 'plain_2_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1809 [1/1] (4.17ns)   --->   "%p_041_6 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_116)" [kern_dec.cpp:336]   --->   Operation 1809 'call' 'p_041_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1810 [1/1] (4.17ns)   --->   "%p_039_6 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_117)" [kern_dec.cpp:337]   --->   Operation 1810 'call' 'p_039_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1811 [1/1] (4.17ns)   --->   "%p_037_6 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_118)" [kern_dec.cpp:338]   --->   Operation 1811 'call' 'p_037_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1812 [1/1] (4.17ns)   --->   "%p_035_6 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_119)" [kern_dec.cpp:339]   --->   Operation 1812 'call' 'p_035_6' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_14)   --->   "%xor_ln1357_458 = xor i8 %p_039_6, %p_041_6" [kern_dec.cpp:339]   --->   Operation 1813 'xor' 'xor_ln1357_458' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1814 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_14)   --->   "%xor_ln1357_459 = xor i8 %p_037_6, %p_035_6" [kern_dec.cpp:339]   --->   Operation 1814 'xor' 'xor_ln1357_459' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1815 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_14 = xor i8 %xor_ln1357_459, %xor_ln1357_458" [kern_dec.cpp:339]   --->   Operation 1815 'xor' 'plain_3_V_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1816 [1/1] (4.17ns)   --->   "%p_0_6_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_13)" [kern_dec.cpp:321]   --->   Operation 1816 'call' 'p_0_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1817 [1/1] (4.17ns)   --->   "%p_063_6_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_13)" [kern_dec.cpp:322]   --->   Operation 1817 'call' 'p_063_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1818 [1/1] (4.17ns)   --->   "%p_061_6_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_13)" [kern_dec.cpp:323]   --->   Operation 1818 'call' 'p_061_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1819 [1/1] (4.17ns)   --->   "%p_059_6_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_13)" [kern_dec.cpp:324]   --->   Operation 1819 'call' 'p_059_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1820 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_7)   --->   "%xor_ln1357_461 = xor i8 %p_063_6_1, %p_0_6_1" [kern_dec.cpp:324]   --->   Operation 1820 'xor' 'xor_ln1357_461' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1821 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_7)   --->   "%xor_ln1357_462 = xor i8 %p_061_6_1, %p_059_6_1" [kern_dec.cpp:324]   --->   Operation 1821 'xor' 'xor_ln1357_462' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1822 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_7 = xor i8 %xor_ln1357_462, %xor_ln1357_461" [kern_dec.cpp:324]   --->   Operation 1822 'xor' 'plain_4_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1823 [1/1] (4.17ns)   --->   "%p_057_6_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_13)" [kern_dec.cpp:326]   --->   Operation 1823 'call' 'p_057_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1824 [1/1] (4.17ns)   --->   "%p_055_6_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_13)" [kern_dec.cpp:327]   --->   Operation 1824 'call' 'p_055_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1825 [1/1] (4.17ns)   --->   "%p_053_6_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_13)" [kern_dec.cpp:328]   --->   Operation 1825 'call' 'p_053_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1826 [1/1] (4.17ns)   --->   "%p_051_6_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_13)" [kern_dec.cpp:329]   --->   Operation 1826 'call' 'p_051_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_27)   --->   "%xor_ln1357_464 = xor i8 %p_055_6_1, %p_057_6_1" [kern_dec.cpp:329]   --->   Operation 1827 'xor' 'xor_ln1357_464' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_27)   --->   "%xor_ln1357_465 = xor i8 %p_053_6_1, %p_051_6_1" [kern_dec.cpp:329]   --->   Operation 1828 'xor' 'xor_ln1357_465' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1829 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_27 = xor i8 %xor_ln1357_465, %xor_ln1357_464" [kern_dec.cpp:329]   --->   Operation 1829 'xor' 'plain_5_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1830 [1/1] (4.17ns)   --->   "%p_049_6_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_13)" [kern_dec.cpp:331]   --->   Operation 1830 'call' 'p_049_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1831 [1/1] (4.17ns)   --->   "%p_047_6_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_13)" [kern_dec.cpp:332]   --->   Operation 1831 'call' 'p_047_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1832 [1/1] (4.17ns)   --->   "%p_045_6_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_13)" [kern_dec.cpp:333]   --->   Operation 1832 'call' 'p_045_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1833 [1/1] (4.17ns)   --->   "%p_043_6_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_13)" [kern_dec.cpp:334]   --->   Operation 1833 'call' 'p_043_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_14)   --->   "%xor_ln1357_467 = xor i8 %p_047_6_1, %p_049_6_1" [kern_dec.cpp:334]   --->   Operation 1834 'xor' 'xor_ln1357_467' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_14)   --->   "%xor_ln1357_468 = xor i8 %p_045_6_1, %p_043_6_1" [kern_dec.cpp:334]   --->   Operation 1835 'xor' 'xor_ln1357_468' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1836 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_14 = xor i8 %xor_ln1357_468, %xor_ln1357_467" [kern_dec.cpp:334]   --->   Operation 1836 'xor' 'plain_6_V_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1837 [1/1] (4.17ns)   --->   "%p_041_6_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_13)" [kern_dec.cpp:336]   --->   Operation 1837 'call' 'p_041_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1838 [1/1] (4.17ns)   --->   "%p_039_6_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_13)" [kern_dec.cpp:337]   --->   Operation 1838 'call' 'p_039_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1839 [1/1] (4.17ns)   --->   "%p_037_6_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_13)" [kern_dec.cpp:338]   --->   Operation 1839 'call' 'p_037_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1840 [1/1] (4.17ns)   --->   "%p_035_6_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_13)" [kern_dec.cpp:339]   --->   Operation 1840 'call' 'p_035_6_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1841 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_27)   --->   "%xor_ln1357_470 = xor i8 %p_039_6_1, %p_041_6_1" [kern_dec.cpp:339]   --->   Operation 1841 'xor' 'xor_ln1357_470' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1842 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_27)   --->   "%xor_ln1357_471 = xor i8 %p_037_6_1, %p_035_6_1" [kern_dec.cpp:339]   --->   Operation 1842 'xor' 'xor_ln1357_471' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1843 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_27 = xor i8 %xor_ln1357_471, %xor_ln1357_470" [kern_dec.cpp:339]   --->   Operation 1843 'xor' 'plain_7_V_27' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1844 [1/1] (4.17ns)   --->   "%p_0_6_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_13)" [kern_dec.cpp:321]   --->   Operation 1844 'call' 'p_0_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1845 [1/1] (4.17ns)   --->   "%p_063_6_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_13)" [kern_dec.cpp:322]   --->   Operation 1845 'call' 'p_063_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1846 [1/1] (4.17ns)   --->   "%p_061_6_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_13)" [kern_dec.cpp:323]   --->   Operation 1846 'call' 'p_061_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1847 [1/1] (4.17ns)   --->   "%p_059_6_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_13)" [kern_dec.cpp:324]   --->   Operation 1847 'call' 'p_059_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_7)   --->   "%xor_ln1357_473 = xor i8 %p_063_6_2, %p_0_6_2" [kern_dec.cpp:324]   --->   Operation 1848 'xor' 'xor_ln1357_473' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1849 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_7)   --->   "%xor_ln1357_474 = xor i8 %p_061_6_2, %p_059_6_2" [kern_dec.cpp:324]   --->   Operation 1849 'xor' 'xor_ln1357_474' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1850 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_7 = xor i8 %xor_ln1357_474, %xor_ln1357_473" [kern_dec.cpp:324]   --->   Operation 1850 'xor' 'plain_8_V_7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1851 [1/1] (4.17ns)   --->   "%p_057_6_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_13)" [kern_dec.cpp:326]   --->   Operation 1851 'call' 'p_057_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1852 [1/1] (4.17ns)   --->   "%p_055_6_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_13)" [kern_dec.cpp:327]   --->   Operation 1852 'call' 'p_055_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1853 [1/1] (4.17ns)   --->   "%p_053_6_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_13)" [kern_dec.cpp:328]   --->   Operation 1853 'call' 'p_053_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1854 [1/1] (4.17ns)   --->   "%p_051_6_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_13)" [kern_dec.cpp:329]   --->   Operation 1854 'call' 'p_051_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1855 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_14)   --->   "%xor_ln1357_476 = xor i8 %p_055_6_2, %p_057_6_2" [kern_dec.cpp:329]   --->   Operation 1855 'xor' 'xor_ln1357_476' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1856 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_14)   --->   "%xor_ln1357_477 = xor i8 %p_053_6_2, %p_051_6_2" [kern_dec.cpp:329]   --->   Operation 1856 'xor' 'xor_ln1357_477' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1857 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_14 = xor i8 %xor_ln1357_477, %xor_ln1357_476" [kern_dec.cpp:329]   --->   Operation 1857 'xor' 'plain_9_V_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1858 [1/1] (4.17ns)   --->   "%p_049_6_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_13)" [kern_dec.cpp:331]   --->   Operation 1858 'call' 'p_049_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1859 [1/1] (4.17ns)   --->   "%p_047_6_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_13)" [kern_dec.cpp:332]   --->   Operation 1859 'call' 'p_047_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1860 [1/1] (4.17ns)   --->   "%p_045_6_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_13)" [kern_dec.cpp:333]   --->   Operation 1860 'call' 'p_045_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1861 [1/1] (4.17ns)   --->   "%p_043_6_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_13)" [kern_dec.cpp:334]   --->   Operation 1861 'call' 'p_043_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1862 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_28)   --->   "%xor_ln1357_479 = xor i8 %p_047_6_2, %p_049_6_2" [kern_dec.cpp:334]   --->   Operation 1862 'xor' 'xor_ln1357_479' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1863 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_28)   --->   "%xor_ln1357_480 = xor i8 %p_045_6_2, %p_043_6_2" [kern_dec.cpp:334]   --->   Operation 1863 'xor' 'xor_ln1357_480' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1864 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_28 = xor i8 %xor_ln1357_480, %xor_ln1357_479" [kern_dec.cpp:334]   --->   Operation 1864 'xor' 'plain_10_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1865 [1/1] (4.17ns)   --->   "%p_041_6_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_13)" [kern_dec.cpp:336]   --->   Operation 1865 'call' 'p_041_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1866 [1/1] (4.17ns)   --->   "%p_039_6_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_13)" [kern_dec.cpp:337]   --->   Operation 1866 'call' 'p_039_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1867 [1/1] (4.17ns)   --->   "%p_037_6_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_13)" [kern_dec.cpp:338]   --->   Operation 1867 'call' 'p_037_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1868 [1/1] (4.17ns)   --->   "%p_035_6_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_13)" [kern_dec.cpp:339]   --->   Operation 1868 'call' 'p_035_6_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_29)   --->   "%xor_ln1357_482 = xor i8 %p_039_6_2, %p_041_6_2" [kern_dec.cpp:339]   --->   Operation 1869 'xor' 'xor_ln1357_482' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1870 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_29)   --->   "%xor_ln1357_483 = xor i8 %p_037_6_2, %p_035_6_2" [kern_dec.cpp:339]   --->   Operation 1870 'xor' 'xor_ln1357_483' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1871 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_29 = xor i8 %xor_ln1357_483, %xor_ln1357_482" [kern_dec.cpp:339]   --->   Operation 1871 'xor' 'plain_11_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1872 [1/1] (4.17ns)   --->   "%p_0_6_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_13)" [kern_dec.cpp:321]   --->   Operation 1872 'call' 'p_0_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1873 [1/1] (4.17ns)   --->   "%p_063_6_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_13)" [kern_dec.cpp:322]   --->   Operation 1873 'call' 'p_063_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1874 [1/1] (4.17ns)   --->   "%p_061_6_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_13)" [kern_dec.cpp:323]   --->   Operation 1874 'call' 'p_061_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1875 [1/1] (4.17ns)   --->   "%p_059_6_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_13)" [kern_dec.cpp:324]   --->   Operation 1875 'call' 'p_059_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_487)   --->   "%xor_ln1357_485 = xor i8 %p_063_6_3, %p_0_6_3" [kern_dec.cpp:324]   --->   Operation 1876 'xor' 'xor_ln1357_485' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_487)   --->   "%xor_ln1357_486 = xor i8 %p_061_6_3, %p_059_6_3" [kern_dec.cpp:324]   --->   Operation 1877 'xor' 'xor_ln1357_486' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1878 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_487 = xor i8 %xor_ln1357_486, %xor_ln1357_485" [kern_dec.cpp:324]   --->   Operation 1878 'xor' 'xor_ln1357_487' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1879 [1/1] (4.17ns)   --->   "%p_057_6_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_13)" [kern_dec.cpp:326]   --->   Operation 1879 'call' 'p_057_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1880 [1/1] (4.17ns)   --->   "%p_055_6_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_13)" [kern_dec.cpp:327]   --->   Operation 1880 'call' 'p_055_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1881 [1/1] (4.17ns)   --->   "%p_053_6_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_13)" [kern_dec.cpp:328]   --->   Operation 1881 'call' 'p_053_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1882 [1/1] (4.17ns)   --->   "%p_051_6_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_13)" [kern_dec.cpp:329]   --->   Operation 1882 'call' 'p_051_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1883 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_15)   --->   "%xor_ln1357_488 = xor i8 %p_055_6_3, %p_057_6_3" [kern_dec.cpp:329]   --->   Operation 1883 'xor' 'xor_ln1357_488' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_15)   --->   "%xor_ln1357_489 = xor i8 %p_053_6_3, %p_051_6_3" [kern_dec.cpp:329]   --->   Operation 1884 'xor' 'xor_ln1357_489' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1885 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_15 = xor i8 %xor_ln1357_489, %xor_ln1357_488" [kern_dec.cpp:329]   --->   Operation 1885 'xor' 'plain_1_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1886 [1/1] (4.17ns)   --->   "%p_049_6_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_13)" [kern_dec.cpp:331]   --->   Operation 1886 'call' 'p_049_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1887 [1/1] (4.17ns)   --->   "%p_047_6_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_13)" [kern_dec.cpp:332]   --->   Operation 1887 'call' 'p_047_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1888 [1/1] (4.17ns)   --->   "%p_045_6_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_13)" [kern_dec.cpp:333]   --->   Operation 1888 'call' 'p_045_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1889 [1/1] (4.17ns)   --->   "%p_043_6_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_13)" [kern_dec.cpp:334]   --->   Operation 1889 'call' 'p_043_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_15)   --->   "%xor_ln1357_491 = xor i8 %p_047_6_3, %p_049_6_3" [kern_dec.cpp:334]   --->   Operation 1890 'xor' 'xor_ln1357_491' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_15)   --->   "%xor_ln1357_492 = xor i8 %p_045_6_3, %p_043_6_3" [kern_dec.cpp:334]   --->   Operation 1891 'xor' 'xor_ln1357_492' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1892 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_15 = xor i8 %xor_ln1357_492, %xor_ln1357_491" [kern_dec.cpp:334]   --->   Operation 1892 'xor' 'plain_6_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1893 [1/1] (4.17ns)   --->   "%p_041_6_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_13)" [kern_dec.cpp:336]   --->   Operation 1893 'call' 'p_041_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1894 [1/1] (4.17ns)   --->   "%p_039_6_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_13)" [kern_dec.cpp:337]   --->   Operation 1894 'call' 'p_039_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1895 [1/1] (4.17ns)   --->   "%p_037_6_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_13)" [kern_dec.cpp:338]   --->   Operation 1895 'call' 'p_037_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1896 [1/1] (4.17ns)   --->   "%p_035_6_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_13)" [kern_dec.cpp:339]   --->   Operation 1896 'call' 'p_035_6_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_15)   --->   "%xor_ln1357_494 = xor i8 %p_039_6_3, %p_041_6_3" [kern_dec.cpp:339]   --->   Operation 1897 'xor' 'xor_ln1357_494' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_15)   --->   "%xor_ln1357_495 = xor i8 %p_037_6_3, %p_035_6_3" [kern_dec.cpp:339]   --->   Operation 1898 'xor' 'xor_ln1357_495' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1899 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_15 = xor i8 %xor_ln1357_495, %xor_ln1357_494" [kern_dec.cpp:339]   --->   Operation 1899 'xor' 'plain_11_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1900 [1/1] (0.00ns)   --->   "%zext_ln544_152 = zext i8 %plain_0_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1900 'zext' 'zext_ln544_152' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1901 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_127 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_152" [kern_dec.cpp:302]   --->   Operation 1901 'getelementptr' 'INV_SBOX_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1902 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_116 = load i8* %INV_SBOX_V_addr_127, align 1" [kern_dec.cpp:302]   --->   Operation 1902 'load' 'INV_SBOX_V_load_116' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1903 [1/1] (0.00ns)   --->   "%zext_ln544_153 = zext i8 %plain_1_V_15 to i64" [kern_dec.cpp:302]   --->   Operation 1903 'zext' 'zext_ln544_153' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1904 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_128 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_153" [kern_dec.cpp:302]   --->   Operation 1904 'getelementptr' 'INV_SBOX_V_addr_128' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1905 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_117 = load i8* %INV_SBOX_V_addr_128, align 1" [kern_dec.cpp:302]   --->   Operation 1905 'load' 'INV_SBOX_V_load_117' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1906 [1/1] (0.00ns)   --->   "%zext_ln544_154 = zext i8 %plain_10_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 1906 'zext' 'zext_ln544_154' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1907 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_129 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_154" [kern_dec.cpp:302]   --->   Operation 1907 'getelementptr' 'INV_SBOX_V_addr_129' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1908 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_118 = load i8* %INV_SBOX_V_addr_129, align 1" [kern_dec.cpp:302]   --->   Operation 1908 'load' 'INV_SBOX_V_load_118' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln544_155 = zext i8 %plain_7_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1909 'zext' 'zext_ln544_155' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1910 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_130 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_155" [kern_dec.cpp:302]   --->   Operation 1910 'getelementptr' 'INV_SBOX_V_addr_130' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1911 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_119 = load i8* %INV_SBOX_V_addr_130, align 1" [kern_dec.cpp:302]   --->   Operation 1911 'load' 'INV_SBOX_V_load_119' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1912 [1/1] (0.00ns)   --->   "%zext_ln544_156 = zext i8 %plain_4_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1912 'zext' 'zext_ln544_156' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1913 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_131 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_156" [kern_dec.cpp:302]   --->   Operation 1913 'getelementptr' 'INV_SBOX_V_addr_131' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1914 [2/2] (1.23ns)   --->   "%temp_state_4_V_14 = load i8* %INV_SBOX_V_addr_131, align 1" [kern_dec.cpp:302]   --->   Operation 1914 'load' 'temp_state_4_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln544_157 = zext i8 %plain_1_V_29 to i64" [kern_dec.cpp:302]   --->   Operation 1915 'zext' 'zext_ln544_157' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1916 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_132 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_157" [kern_dec.cpp:302]   --->   Operation 1916 'getelementptr' 'INV_SBOX_V_addr_132' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1917 [2/2] (1.23ns)   --->   "%temp_state_5_V_14 = load i8* %INV_SBOX_V_addr_132, align 1" [kern_dec.cpp:302]   --->   Operation 1917 'load' 'temp_state_5_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1918 [1/1] (0.00ns)   --->   "%zext_ln544_158 = zext i8 %plain_6_V_15 to i64" [kern_dec.cpp:302]   --->   Operation 1918 'zext' 'zext_ln544_158' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1919 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_133 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_158" [kern_dec.cpp:302]   --->   Operation 1919 'getelementptr' 'INV_SBOX_V_addr_133' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1920 [2/2] (1.23ns)   --->   "%temp_state_6_V_14 = load i8* %INV_SBOX_V_addr_133, align 1" [kern_dec.cpp:302]   --->   Operation 1920 'load' 'temp_state_6_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln544_159 = zext i8 %plain_11_V_29 to i64" [kern_dec.cpp:302]   --->   Operation 1921 'zext' 'zext_ln544_159' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1922 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_134 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_159" [kern_dec.cpp:302]   --->   Operation 1922 'getelementptr' 'INV_SBOX_V_addr_134' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1923 [2/2] (1.23ns)   --->   "%temp_state_7_V_14 = load i8* %INV_SBOX_V_addr_134, align 1" [kern_dec.cpp:302]   --->   Operation 1923 'load' 'temp_state_7_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1924 [1/1] (0.00ns)   --->   "%zext_ln544_160 = zext i8 %plain_8_V_7 to i64" [kern_dec.cpp:302]   --->   Operation 1924 'zext' 'zext_ln544_160' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1925 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_135 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_160" [kern_dec.cpp:302]   --->   Operation 1925 'getelementptr' 'INV_SBOX_V_addr_135' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1926 [2/2] (1.23ns)   --->   "%temp_state_8_V_14 = load i8* %INV_SBOX_V_addr_135, align 1" [kern_dec.cpp:302]   --->   Operation 1926 'load' 'temp_state_8_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln544_161 = zext i8 %plain_5_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1927 'zext' 'zext_ln544_161' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1928 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_136 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_161" [kern_dec.cpp:302]   --->   Operation 1928 'getelementptr' 'INV_SBOX_V_addr_136' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1929 [2/2] (1.23ns)   --->   "%temp_state_9_V_14 = load i8* %INV_SBOX_V_addr_136, align 1" [kern_dec.cpp:302]   --->   Operation 1929 'load' 'temp_state_9_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1930 [1/1] (0.00ns)   --->   "%zext_ln544_162 = zext i8 %plain_2_V_27 to i64" [kern_dec.cpp:302]   --->   Operation 1930 'zext' 'zext_ln544_162' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1931 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_137 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_162" [kern_dec.cpp:302]   --->   Operation 1931 'getelementptr' 'INV_SBOX_V_addr_137' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1932 [2/2] (1.23ns)   --->   "%temp_state_10_V_14 = load i8* %INV_SBOX_V_addr_137, align 1" [kern_dec.cpp:302]   --->   Operation 1932 'load' 'temp_state_10_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1933 [1/1] (0.00ns)   --->   "%zext_ln544_163 = zext i8 %plain_11_V_15 to i64" [kern_dec.cpp:302]   --->   Operation 1933 'zext' 'zext_ln544_163' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1934 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_138 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_163" [kern_dec.cpp:302]   --->   Operation 1934 'getelementptr' 'INV_SBOX_V_addr_138' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1935 [2/2] (1.23ns)   --->   "%temp_state_11_V_14 = load i8* %INV_SBOX_V_addr_138, align 1" [kern_dec.cpp:302]   --->   Operation 1935 'load' 'temp_state_11_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1936 [1/1] (0.00ns)   --->   "%zext_ln544_164 = zext i8 %xor_ln1357_487 to i64" [kern_dec.cpp:302]   --->   Operation 1936 'zext' 'zext_ln544_164' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1937 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_139 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_164" [kern_dec.cpp:302]   --->   Operation 1937 'getelementptr' 'INV_SBOX_V_addr_139' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1938 [2/2] (1.23ns)   --->   "%temp_state_12_V_14 = load i8* %INV_SBOX_V_addr_139, align 1" [kern_dec.cpp:302]   --->   Operation 1938 'load' 'temp_state_12_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1939 [1/1] (0.00ns)   --->   "%zext_ln544_165 = zext i8 %plain_9_V_14 to i64" [kern_dec.cpp:302]   --->   Operation 1939 'zext' 'zext_ln544_165' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1940 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_140 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_165" [kern_dec.cpp:302]   --->   Operation 1940 'getelementptr' 'INV_SBOX_V_addr_140' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1941 [2/2] (1.23ns)   --->   "%temp_state_13_V_14 = load i8* %INV_SBOX_V_addr_140, align 1" [kern_dec.cpp:302]   --->   Operation 1941 'load' 'temp_state_13_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1942 [1/1] (0.00ns)   --->   "%zext_ln544_166 = zext i8 %plain_6_V_14 to i64" [kern_dec.cpp:302]   --->   Operation 1942 'zext' 'zext_ln544_166' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1943 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_141 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_166" [kern_dec.cpp:302]   --->   Operation 1943 'getelementptr' 'INV_SBOX_V_addr_141' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1944 [2/2] (1.23ns)   --->   "%temp_state_14_V_14 = load i8* %INV_SBOX_V_addr_141, align 1" [kern_dec.cpp:302]   --->   Operation 1944 'load' 'temp_state_14_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln544_167 = zext i8 %plain_3_V_14 to i64" [kern_dec.cpp:302]   --->   Operation 1945 'zext' 'zext_ln544_167' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1946 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_142 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_167" [kern_dec.cpp:302]   --->   Operation 1946 'getelementptr' 'INV_SBOX_V_addr_142' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1947 [2/2] (1.23ns)   --->   "%temp_state_15_V_14 = load i8* %INV_SBOX_V_addr_142, align 1" [kern_dec.cpp:302]   --->   Operation 1947 'load' 'temp_state_15_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 19 <SV = 18> <Delay = 7.31>
ST_19 : Operation 1948 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_116 = load i8* %INV_SBOX_V_addr_127, align 1" [kern_dec.cpp:302]   --->   Operation 1948 'load' 'INV_SBOX_V_load_116' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1949 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_117 = load i8* %INV_SBOX_V_addr_128, align 1" [kern_dec.cpp:302]   --->   Operation 1949 'load' 'INV_SBOX_V_load_117' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1950 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_118 = load i8* %INV_SBOX_V_addr_129, align 1" [kern_dec.cpp:302]   --->   Operation 1950 'load' 'INV_SBOX_V_load_118' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1951 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_119 = load i8* %INV_SBOX_V_addr_130, align 1" [kern_dec.cpp:302]   --->   Operation 1951 'load' 'INV_SBOX_V_load_119' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1952 [1/2] (1.23ns)   --->   "%temp_state_4_V_14 = load i8* %INV_SBOX_V_addr_131, align 1" [kern_dec.cpp:302]   --->   Operation 1952 'load' 'temp_state_4_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1953 [1/2] (1.23ns)   --->   "%temp_state_5_V_14 = load i8* %INV_SBOX_V_addr_132, align 1" [kern_dec.cpp:302]   --->   Operation 1953 'load' 'temp_state_5_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1954 [1/2] (1.23ns)   --->   "%temp_state_6_V_14 = load i8* %INV_SBOX_V_addr_133, align 1" [kern_dec.cpp:302]   --->   Operation 1954 'load' 'temp_state_6_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1955 [1/2] (1.23ns)   --->   "%temp_state_7_V_14 = load i8* %INV_SBOX_V_addr_134, align 1" [kern_dec.cpp:302]   --->   Operation 1955 'load' 'temp_state_7_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1956 [1/2] (1.23ns)   --->   "%temp_state_8_V_14 = load i8* %INV_SBOX_V_addr_135, align 1" [kern_dec.cpp:302]   --->   Operation 1956 'load' 'temp_state_8_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1957 [1/2] (1.23ns)   --->   "%temp_state_9_V_14 = load i8* %INV_SBOX_V_addr_136, align 1" [kern_dec.cpp:302]   --->   Operation 1957 'load' 'temp_state_9_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1958 [1/2] (1.23ns)   --->   "%temp_state_10_V_14 = load i8* %INV_SBOX_V_addr_137, align 1" [kern_dec.cpp:302]   --->   Operation 1958 'load' 'temp_state_10_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1959 [1/2] (1.23ns)   --->   "%temp_state_11_V_14 = load i8* %INV_SBOX_V_addr_138, align 1" [kern_dec.cpp:302]   --->   Operation 1959 'load' 'temp_state_11_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1960 [1/2] (1.23ns)   --->   "%temp_state_12_V_14 = load i8* %INV_SBOX_V_addr_139, align 1" [kern_dec.cpp:302]   --->   Operation 1960 'load' 'temp_state_12_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1961 [1/2] (1.23ns)   --->   "%temp_state_13_V_14 = load i8* %INV_SBOX_V_addr_140, align 1" [kern_dec.cpp:302]   --->   Operation 1961 'load' 'temp_state_13_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1962 [1/2] (1.23ns)   --->   "%temp_state_14_V_14 = load i8* %INV_SBOX_V_addr_141, align 1" [kern_dec.cpp:302]   --->   Operation 1962 'load' 'temp_state_14_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1963 [1/2] (1.23ns)   --->   "%temp_state_15_V_14 = load i8* %INV_SBOX_V_addr_142, align 1" [kern_dec.cpp:302]   --->   Operation 1963 'load' 'temp_state_15_V_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 1964 [1/1] (0.00ns)   --->   "%inv_keys_V_128_load = load i8* @inv_keys_V_128, align 16" [kern_dec.cpp:309]   --->   Operation 1964 'load' 'inv_keys_V_128_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1965 [1/1] (0.33ns)   --->   "%xor_ln719_132 = xor i8 %INV_SBOX_V_load_116, %inv_keys_V_128_load" [kern_dec.cpp:309]   --->   Operation 1965 'xor' 'xor_ln719_132' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1966 [1/1] (0.00ns)   --->   "%inv_keys_V_129_load = load i8* @inv_keys_V_129, align 1" [kern_dec.cpp:309]   --->   Operation 1966 'load' 'inv_keys_V_129_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1967 [1/1] (0.33ns)   --->   "%xor_ln719_133 = xor i8 %INV_SBOX_V_load_117, %inv_keys_V_129_load" [kern_dec.cpp:309]   --->   Operation 1967 'xor' 'xor_ln719_133' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1968 [1/1] (0.00ns)   --->   "%inv_keys_V_130_load = load i8* @inv_keys_V_130, align 2" [kern_dec.cpp:309]   --->   Operation 1968 'load' 'inv_keys_V_130_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1969 [1/1] (0.33ns)   --->   "%xor_ln719_134 = xor i8 %INV_SBOX_V_load_118, %inv_keys_V_130_load" [kern_dec.cpp:309]   --->   Operation 1969 'xor' 'xor_ln719_134' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1970 [1/1] (0.00ns)   --->   "%inv_keys_V_131_load = load i8* @inv_keys_V_131, align 1" [kern_dec.cpp:309]   --->   Operation 1970 'load' 'inv_keys_V_131_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1971 [1/1] (0.33ns)   --->   "%xor_ln719_135 = xor i8 %INV_SBOX_V_load_119, %inv_keys_V_131_load" [kern_dec.cpp:309]   --->   Operation 1971 'xor' 'xor_ln719_135' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1972 [1/1] (0.00ns)   --->   "%inv_keys_V_132_load = load i8* @inv_keys_V_132, align 4" [kern_dec.cpp:309]   --->   Operation 1972 'load' 'inv_keys_V_132_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1973 [1/1] (0.33ns)   --->   "%temp_state_4_V_15 = xor i8 %temp_state_4_V_14, %inv_keys_V_132_load" [kern_dec.cpp:309]   --->   Operation 1973 'xor' 'temp_state_4_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1974 [1/1] (0.00ns)   --->   "%inv_keys_V_133_load = load i8* @inv_keys_V_133, align 1" [kern_dec.cpp:309]   --->   Operation 1974 'load' 'inv_keys_V_133_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1975 [1/1] (0.33ns)   --->   "%temp_state_5_V_15 = xor i8 %temp_state_5_V_14, %inv_keys_V_133_load" [kern_dec.cpp:309]   --->   Operation 1975 'xor' 'temp_state_5_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1976 [1/1] (0.00ns)   --->   "%inv_keys_V_134_load = load i8* @inv_keys_V_134, align 2" [kern_dec.cpp:309]   --->   Operation 1976 'load' 'inv_keys_V_134_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1977 [1/1] (0.33ns)   --->   "%temp_state_6_V_15 = xor i8 %temp_state_6_V_14, %inv_keys_V_134_load" [kern_dec.cpp:309]   --->   Operation 1977 'xor' 'temp_state_6_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1978 [1/1] (0.00ns)   --->   "%inv_keys_V_135_load = load i8* @inv_keys_V_135, align 1" [kern_dec.cpp:309]   --->   Operation 1978 'load' 'inv_keys_V_135_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1979 [1/1] (0.33ns)   --->   "%temp_state_7_V_15 = xor i8 %temp_state_7_V_14, %inv_keys_V_135_load" [kern_dec.cpp:309]   --->   Operation 1979 'xor' 'temp_state_7_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1980 [1/1] (0.00ns)   --->   "%inv_keys_V_136_load = load i8* @inv_keys_V_136, align 8" [kern_dec.cpp:309]   --->   Operation 1980 'load' 'inv_keys_V_136_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1981 [1/1] (0.33ns)   --->   "%temp_state_8_V_15 = xor i8 %temp_state_8_V_14, %inv_keys_V_136_load" [kern_dec.cpp:309]   --->   Operation 1981 'xor' 'temp_state_8_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1982 [1/1] (0.00ns)   --->   "%inv_keys_V_137_load = load i8* @inv_keys_V_137, align 1" [kern_dec.cpp:309]   --->   Operation 1982 'load' 'inv_keys_V_137_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1983 [1/1] (0.33ns)   --->   "%temp_state_9_V_15 = xor i8 %temp_state_9_V_14, %inv_keys_V_137_load" [kern_dec.cpp:309]   --->   Operation 1983 'xor' 'temp_state_9_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1984 [1/1] (0.00ns)   --->   "%inv_keys_V_138_load = load i8* @inv_keys_V_138, align 2" [kern_dec.cpp:309]   --->   Operation 1984 'load' 'inv_keys_V_138_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1985 [1/1] (0.33ns)   --->   "%temp_state_10_V_15 = xor i8 %temp_state_10_V_14, %inv_keys_V_138_load" [kern_dec.cpp:309]   --->   Operation 1985 'xor' 'temp_state_10_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1986 [1/1] (0.00ns)   --->   "%inv_keys_V_139_load = load i8* @inv_keys_V_139, align 1" [kern_dec.cpp:309]   --->   Operation 1986 'load' 'inv_keys_V_139_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1987 [1/1] (0.33ns)   --->   "%temp_state_11_V_15 = xor i8 %temp_state_11_V_14, %inv_keys_V_139_load" [kern_dec.cpp:309]   --->   Operation 1987 'xor' 'temp_state_11_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1988 [1/1] (0.00ns)   --->   "%inv_keys_V_140_load = load i8* @inv_keys_V_140, align 4" [kern_dec.cpp:309]   --->   Operation 1988 'load' 'inv_keys_V_140_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1989 [1/1] (0.33ns)   --->   "%temp_state_12_V_15 = xor i8 %temp_state_12_V_14, %inv_keys_V_140_load" [kern_dec.cpp:309]   --->   Operation 1989 'xor' 'temp_state_12_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1990 [1/1] (0.00ns)   --->   "%inv_keys_V_141_load = load i8* @inv_keys_V_141, align 1" [kern_dec.cpp:309]   --->   Operation 1990 'load' 'inv_keys_V_141_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1991 [1/1] (0.33ns)   --->   "%temp_state_13_V_15 = xor i8 %temp_state_13_V_14, %inv_keys_V_141_load" [kern_dec.cpp:309]   --->   Operation 1991 'xor' 'temp_state_13_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1992 [1/1] (0.00ns)   --->   "%inv_keys_V_142_load = load i8* @inv_keys_V_142, align 2" [kern_dec.cpp:309]   --->   Operation 1992 'load' 'inv_keys_V_142_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1993 [1/1] (0.33ns)   --->   "%temp_state_14_V_15 = xor i8 %temp_state_14_V_14, %inv_keys_V_142_load" [kern_dec.cpp:309]   --->   Operation 1993 'xor' 'temp_state_14_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1994 [1/1] (0.00ns)   --->   "%inv_keys_V_143_load = load i8* @inv_keys_V_143, align 1" [kern_dec.cpp:309]   --->   Operation 1994 'load' 'inv_keys_V_143_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1995 [1/1] (0.33ns)   --->   "%temp_state_15_V_15 = xor i8 %temp_state_15_V_14, %inv_keys_V_143_load" [kern_dec.cpp:309]   --->   Operation 1995 'xor' 'temp_state_15_V_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1996 [1/1] (4.17ns)   --->   "%p_0_7 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_132)" [kern_dec.cpp:321]   --->   Operation 1996 'call' 'p_0_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 1997 [1/1] (4.17ns)   --->   "%p_063_7 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_133)" [kern_dec.cpp:322]   --->   Operation 1997 'call' 'p_063_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 1998 [1/1] (4.17ns)   --->   "%p_061_7 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_134)" [kern_dec.cpp:323]   --->   Operation 1998 'call' 'p_061_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 1999 [1/1] (4.17ns)   --->   "%p_059_7 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_135)" [kern_dec.cpp:324]   --->   Operation 1999 'call' 'p_059_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_8)   --->   "%xor_ln1357_497 = xor i8 %p_063_7, %p_0_7" [kern_dec.cpp:324]   --->   Operation 2000 'xor' 'xor_ln1357_497' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2001 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_8)   --->   "%xor_ln1357_498 = xor i8 %p_061_7, %p_059_7" [kern_dec.cpp:324]   --->   Operation 2001 'xor' 'xor_ln1357_498' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2002 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_8 = xor i8 %xor_ln1357_498, %xor_ln1357_497" [kern_dec.cpp:324]   --->   Operation 2002 'xor' 'plain_0_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2003 [1/1] (4.17ns)   --->   "%p_057_7 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_132)" [kern_dec.cpp:326]   --->   Operation 2003 'call' 'p_057_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2004 [1/1] (4.17ns)   --->   "%p_055_7 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_133)" [kern_dec.cpp:327]   --->   Operation 2004 'call' 'p_055_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2005 [1/1] (4.17ns)   --->   "%p_053_7 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_134)" [kern_dec.cpp:328]   --->   Operation 2005 'call' 'p_053_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2006 [1/1] (4.17ns)   --->   "%p_051_7 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_135)" [kern_dec.cpp:329]   --->   Operation 2006 'call' 'p_051_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2007 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_30)   --->   "%xor_ln1357_500 = xor i8 %p_055_7, %p_057_7" [kern_dec.cpp:329]   --->   Operation 2007 'xor' 'xor_ln1357_500' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_30)   --->   "%xor_ln1357_501 = xor i8 %p_053_7, %p_051_7" [kern_dec.cpp:329]   --->   Operation 2008 'xor' 'xor_ln1357_501' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2009 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_30 = xor i8 %xor_ln1357_501, %xor_ln1357_500" [kern_dec.cpp:329]   --->   Operation 2009 'xor' 'plain_1_V_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2010 [1/1] (4.17ns)   --->   "%p_049_7 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_132)" [kern_dec.cpp:331]   --->   Operation 2010 'call' 'p_049_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2011 [1/1] (4.17ns)   --->   "%p_047_7 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_133)" [kern_dec.cpp:332]   --->   Operation 2011 'call' 'p_047_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2012 [1/1] (4.17ns)   --->   "%p_045_7 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_134)" [kern_dec.cpp:333]   --->   Operation 2012 'call' 'p_045_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2013 [1/1] (4.17ns)   --->   "%p_043_7 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_135)" [kern_dec.cpp:334]   --->   Operation 2013 'call' 'p_043_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2014 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_28)   --->   "%xor_ln1357_503 = xor i8 %p_047_7, %p_049_7" [kern_dec.cpp:334]   --->   Operation 2014 'xor' 'xor_ln1357_503' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2015 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_28)   --->   "%xor_ln1357_504 = xor i8 %p_045_7, %p_043_7" [kern_dec.cpp:334]   --->   Operation 2015 'xor' 'xor_ln1357_504' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2016 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_28 = xor i8 %xor_ln1357_504, %xor_ln1357_503" [kern_dec.cpp:334]   --->   Operation 2016 'xor' 'plain_2_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2017 [1/1] (4.17ns)   --->   "%p_041_7 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_132)" [kern_dec.cpp:336]   --->   Operation 2017 'call' 'p_041_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2018 [1/1] (4.17ns)   --->   "%p_039_7 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_133)" [kern_dec.cpp:337]   --->   Operation 2018 'call' 'p_039_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2019 [1/1] (4.17ns)   --->   "%p_037_7 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_134)" [kern_dec.cpp:338]   --->   Operation 2019 'call' 'p_037_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2020 [1/1] (4.17ns)   --->   "%p_035_7 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_135)" [kern_dec.cpp:339]   --->   Operation 2020 'call' 'p_035_7' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_16)   --->   "%xor_ln1357_506 = xor i8 %p_039_7, %p_041_7" [kern_dec.cpp:339]   --->   Operation 2021 'xor' 'xor_ln1357_506' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2022 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_16)   --->   "%xor_ln1357_507 = xor i8 %p_037_7, %p_035_7" [kern_dec.cpp:339]   --->   Operation 2022 'xor' 'xor_ln1357_507' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2023 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_16 = xor i8 %xor_ln1357_507, %xor_ln1357_506" [kern_dec.cpp:339]   --->   Operation 2023 'xor' 'plain_3_V_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2024 [1/1] (4.17ns)   --->   "%p_0_7_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_15)" [kern_dec.cpp:321]   --->   Operation 2024 'call' 'p_0_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2025 [1/1] (4.17ns)   --->   "%p_063_7_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_15)" [kern_dec.cpp:322]   --->   Operation 2025 'call' 'p_063_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2026 [1/1] (4.17ns)   --->   "%p_061_7_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_15)" [kern_dec.cpp:323]   --->   Operation 2026 'call' 'p_061_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2027 [1/1] (4.17ns)   --->   "%p_059_7_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_15)" [kern_dec.cpp:324]   --->   Operation 2027 'call' 'p_059_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_8)   --->   "%xor_ln1357_509 = xor i8 %p_063_7_1, %p_0_7_1" [kern_dec.cpp:324]   --->   Operation 2028 'xor' 'xor_ln1357_509' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2029 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_8)   --->   "%xor_ln1357_510 = xor i8 %p_061_7_1, %p_059_7_1" [kern_dec.cpp:324]   --->   Operation 2029 'xor' 'xor_ln1357_510' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2030 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_8 = xor i8 %xor_ln1357_510, %xor_ln1357_509" [kern_dec.cpp:324]   --->   Operation 2030 'xor' 'plain_4_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2031 [1/1] (4.17ns)   --->   "%p_057_7_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_15)" [kern_dec.cpp:326]   --->   Operation 2031 'call' 'p_057_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2032 [1/1] (4.17ns)   --->   "%p_055_7_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_15)" [kern_dec.cpp:327]   --->   Operation 2032 'call' 'p_055_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2033 [1/1] (4.17ns)   --->   "%p_053_7_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_15)" [kern_dec.cpp:328]   --->   Operation 2033 'call' 'p_053_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2034 [1/1] (4.17ns)   --->   "%p_051_7_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_15)" [kern_dec.cpp:329]   --->   Operation 2034 'call' 'p_051_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2035 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_28)   --->   "%xor_ln1357_512 = xor i8 %p_055_7_1, %p_057_7_1" [kern_dec.cpp:329]   --->   Operation 2035 'xor' 'xor_ln1357_512' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2036 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_28)   --->   "%xor_ln1357_513 = xor i8 %p_053_7_1, %p_051_7_1" [kern_dec.cpp:329]   --->   Operation 2036 'xor' 'xor_ln1357_513' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2037 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_28 = xor i8 %xor_ln1357_513, %xor_ln1357_512" [kern_dec.cpp:329]   --->   Operation 2037 'xor' 'plain_5_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2038 [1/1] (4.17ns)   --->   "%p_049_7_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_15)" [kern_dec.cpp:331]   --->   Operation 2038 'call' 'p_049_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2039 [1/1] (4.17ns)   --->   "%p_047_7_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_15)" [kern_dec.cpp:332]   --->   Operation 2039 'call' 'p_047_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2040 [1/1] (4.17ns)   --->   "%p_045_7_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_15)" [kern_dec.cpp:333]   --->   Operation 2040 'call' 'p_045_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2041 [1/1] (4.17ns)   --->   "%p_043_7_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_15)" [kern_dec.cpp:334]   --->   Operation 2041 'call' 'p_043_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_16)   --->   "%xor_ln1357_515 = xor i8 %p_047_7_1, %p_049_7_1" [kern_dec.cpp:334]   --->   Operation 2042 'xor' 'xor_ln1357_515' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_16)   --->   "%xor_ln1357_516 = xor i8 %p_045_7_1, %p_043_7_1" [kern_dec.cpp:334]   --->   Operation 2043 'xor' 'xor_ln1357_516' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2044 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_16 = xor i8 %xor_ln1357_516, %xor_ln1357_515" [kern_dec.cpp:334]   --->   Operation 2044 'xor' 'plain_6_V_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2045 [1/1] (4.17ns)   --->   "%p_041_7_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_15)" [kern_dec.cpp:336]   --->   Operation 2045 'call' 'p_041_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2046 [1/1] (4.17ns)   --->   "%p_039_7_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_15)" [kern_dec.cpp:337]   --->   Operation 2046 'call' 'p_039_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2047 [1/1] (4.17ns)   --->   "%p_037_7_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_15)" [kern_dec.cpp:338]   --->   Operation 2047 'call' 'p_037_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2048 [1/1] (4.17ns)   --->   "%p_035_7_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_15)" [kern_dec.cpp:339]   --->   Operation 2048 'call' 'p_035_7_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2049 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_28)   --->   "%xor_ln1357_518 = xor i8 %p_039_7_1, %p_041_7_1" [kern_dec.cpp:339]   --->   Operation 2049 'xor' 'xor_ln1357_518' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2050 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_28)   --->   "%xor_ln1357_519 = xor i8 %p_037_7_1, %p_035_7_1" [kern_dec.cpp:339]   --->   Operation 2050 'xor' 'xor_ln1357_519' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2051 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_28 = xor i8 %xor_ln1357_519, %xor_ln1357_518" [kern_dec.cpp:339]   --->   Operation 2051 'xor' 'plain_7_V_28' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2052 [1/1] (4.17ns)   --->   "%p_0_7_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_15)" [kern_dec.cpp:321]   --->   Operation 2052 'call' 'p_0_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2053 [1/1] (4.17ns)   --->   "%p_063_7_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_15)" [kern_dec.cpp:322]   --->   Operation 2053 'call' 'p_063_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2054 [1/1] (4.17ns)   --->   "%p_061_7_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_15)" [kern_dec.cpp:323]   --->   Operation 2054 'call' 'p_061_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2055 [1/1] (4.17ns)   --->   "%p_059_7_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_15)" [kern_dec.cpp:324]   --->   Operation 2055 'call' 'p_059_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_8)   --->   "%xor_ln1357_521 = xor i8 %p_063_7_2, %p_0_7_2" [kern_dec.cpp:324]   --->   Operation 2056 'xor' 'xor_ln1357_521' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_8)   --->   "%xor_ln1357_522 = xor i8 %p_061_7_2, %p_059_7_2" [kern_dec.cpp:324]   --->   Operation 2057 'xor' 'xor_ln1357_522' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2058 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_8 = xor i8 %xor_ln1357_522, %xor_ln1357_521" [kern_dec.cpp:324]   --->   Operation 2058 'xor' 'plain_8_V_8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2059 [1/1] (4.17ns)   --->   "%p_057_7_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_15)" [kern_dec.cpp:326]   --->   Operation 2059 'call' 'p_057_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2060 [1/1] (4.17ns)   --->   "%p_055_7_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_15)" [kern_dec.cpp:327]   --->   Operation 2060 'call' 'p_055_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2061 [1/1] (4.17ns)   --->   "%p_053_7_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_15)" [kern_dec.cpp:328]   --->   Operation 2061 'call' 'p_053_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2062 [1/1] (4.17ns)   --->   "%p_051_7_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_15)" [kern_dec.cpp:329]   --->   Operation 2062 'call' 'p_051_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2063 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_16)   --->   "%xor_ln1357_524 = xor i8 %p_055_7_2, %p_057_7_2" [kern_dec.cpp:329]   --->   Operation 2063 'xor' 'xor_ln1357_524' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2064 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_16)   --->   "%xor_ln1357_525 = xor i8 %p_053_7_2, %p_051_7_2" [kern_dec.cpp:329]   --->   Operation 2064 'xor' 'xor_ln1357_525' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2065 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_16 = xor i8 %xor_ln1357_525, %xor_ln1357_524" [kern_dec.cpp:329]   --->   Operation 2065 'xor' 'plain_9_V_16' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2066 [1/1] (4.17ns)   --->   "%p_049_7_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_15)" [kern_dec.cpp:331]   --->   Operation 2066 'call' 'p_049_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2067 [1/1] (4.17ns)   --->   "%p_047_7_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_15)" [kern_dec.cpp:332]   --->   Operation 2067 'call' 'p_047_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2068 [1/1] (4.17ns)   --->   "%p_045_7_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_15)" [kern_dec.cpp:333]   --->   Operation 2068 'call' 'p_045_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2069 [1/1] (4.17ns)   --->   "%p_043_7_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_15)" [kern_dec.cpp:334]   --->   Operation 2069 'call' 'p_043_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2070 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_29)   --->   "%xor_ln1357_527 = xor i8 %p_047_7_2, %p_049_7_2" [kern_dec.cpp:334]   --->   Operation 2070 'xor' 'xor_ln1357_527' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2071 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V_29)   --->   "%xor_ln1357_528 = xor i8 %p_045_7_2, %p_043_7_2" [kern_dec.cpp:334]   --->   Operation 2071 'xor' 'xor_ln1357_528' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2072 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V_29 = xor i8 %xor_ln1357_528, %xor_ln1357_527" [kern_dec.cpp:334]   --->   Operation 2072 'xor' 'plain_10_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2073 [1/1] (4.17ns)   --->   "%p_041_7_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_15)" [kern_dec.cpp:336]   --->   Operation 2073 'call' 'p_041_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2074 [1/1] (4.17ns)   --->   "%p_039_7_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_15)" [kern_dec.cpp:337]   --->   Operation 2074 'call' 'p_039_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2075 [1/1] (4.17ns)   --->   "%p_037_7_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_15)" [kern_dec.cpp:338]   --->   Operation 2075 'call' 'p_037_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2076 [1/1] (4.17ns)   --->   "%p_035_7_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_15)" [kern_dec.cpp:339]   --->   Operation 2076 'call' 'p_035_7_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2077 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_30)   --->   "%xor_ln1357_530 = xor i8 %p_039_7_2, %p_041_7_2" [kern_dec.cpp:339]   --->   Operation 2077 'xor' 'xor_ln1357_530' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2078 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_30)   --->   "%xor_ln1357_531 = xor i8 %p_037_7_2, %p_035_7_2" [kern_dec.cpp:339]   --->   Operation 2078 'xor' 'xor_ln1357_531' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2079 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_30 = xor i8 %xor_ln1357_531, %xor_ln1357_530" [kern_dec.cpp:339]   --->   Operation 2079 'xor' 'plain_11_V_30' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2080 [1/1] (4.17ns)   --->   "%p_0_7_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_15)" [kern_dec.cpp:321]   --->   Operation 2080 'call' 'p_0_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2081 [1/1] (4.17ns)   --->   "%p_063_7_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_15)" [kern_dec.cpp:322]   --->   Operation 2081 'call' 'p_063_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2082 [1/1] (4.17ns)   --->   "%p_061_7_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_15)" [kern_dec.cpp:323]   --->   Operation 2082 'call' 'p_061_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2083 [1/1] (4.17ns)   --->   "%p_059_7_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_15)" [kern_dec.cpp:324]   --->   Operation 2083 'call' 'p_059_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2084 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_535)   --->   "%xor_ln1357_533 = xor i8 %p_063_7_3, %p_0_7_3" [kern_dec.cpp:324]   --->   Operation 2084 'xor' 'xor_ln1357_533' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_535)   --->   "%xor_ln1357_534 = xor i8 %p_061_7_3, %p_059_7_3" [kern_dec.cpp:324]   --->   Operation 2085 'xor' 'xor_ln1357_534' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2086 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_535 = xor i8 %xor_ln1357_534, %xor_ln1357_533" [kern_dec.cpp:324]   --->   Operation 2086 'xor' 'xor_ln1357_535' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2087 [1/1] (4.17ns)   --->   "%p_057_7_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_15)" [kern_dec.cpp:326]   --->   Operation 2087 'call' 'p_057_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2088 [1/1] (4.17ns)   --->   "%p_055_7_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_15)" [kern_dec.cpp:327]   --->   Operation 2088 'call' 'p_055_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2089 [1/1] (4.17ns)   --->   "%p_053_7_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_15)" [kern_dec.cpp:328]   --->   Operation 2089 'call' 'p_053_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2090 [1/1] (4.17ns)   --->   "%p_051_7_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_15)" [kern_dec.cpp:329]   --->   Operation 2090 'call' 'p_051_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2091 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_17)   --->   "%xor_ln1357_536 = xor i8 %p_055_7_3, %p_057_7_3" [kern_dec.cpp:329]   --->   Operation 2091 'xor' 'xor_ln1357_536' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_17)   --->   "%xor_ln1357_537 = xor i8 %p_053_7_3, %p_051_7_3" [kern_dec.cpp:329]   --->   Operation 2092 'xor' 'xor_ln1357_537' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2093 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_17 = xor i8 %xor_ln1357_537, %xor_ln1357_536" [kern_dec.cpp:329]   --->   Operation 2093 'xor' 'plain_1_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2094 [1/1] (4.17ns)   --->   "%p_049_7_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_15)" [kern_dec.cpp:331]   --->   Operation 2094 'call' 'p_049_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2095 [1/1] (4.17ns)   --->   "%p_047_7_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_15)" [kern_dec.cpp:332]   --->   Operation 2095 'call' 'p_047_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2096 [1/1] (4.17ns)   --->   "%p_045_7_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_15)" [kern_dec.cpp:333]   --->   Operation 2096 'call' 'p_045_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2097 [1/1] (4.17ns)   --->   "%p_043_7_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_15)" [kern_dec.cpp:334]   --->   Operation 2097 'call' 'p_043_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2098 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_17)   --->   "%xor_ln1357_539 = xor i8 %p_047_7_3, %p_049_7_3" [kern_dec.cpp:334]   --->   Operation 2098 'xor' 'xor_ln1357_539' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2099 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_17)   --->   "%xor_ln1357_540 = xor i8 %p_045_7_3, %p_043_7_3" [kern_dec.cpp:334]   --->   Operation 2099 'xor' 'xor_ln1357_540' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2100 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_17 = xor i8 %xor_ln1357_540, %xor_ln1357_539" [kern_dec.cpp:334]   --->   Operation 2100 'xor' 'plain_6_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2101 [1/1] (4.17ns)   --->   "%p_041_7_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_15)" [kern_dec.cpp:336]   --->   Operation 2101 'call' 'p_041_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2102 [1/1] (4.17ns)   --->   "%p_039_7_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_15)" [kern_dec.cpp:337]   --->   Operation 2102 'call' 'p_039_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2103 [1/1] (4.17ns)   --->   "%p_037_7_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_15)" [kern_dec.cpp:338]   --->   Operation 2103 'call' 'p_037_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2104 [1/1] (4.17ns)   --->   "%p_035_7_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_15)" [kern_dec.cpp:339]   --->   Operation 2104 'call' 'p_035_7_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 2105 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_17)   --->   "%xor_ln1357_542 = xor i8 %p_039_7_3, %p_041_7_3" [kern_dec.cpp:339]   --->   Operation 2105 'xor' 'xor_ln1357_542' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_17)   --->   "%xor_ln1357_543 = xor i8 %p_037_7_3, %p_035_7_3" [kern_dec.cpp:339]   --->   Operation 2106 'xor' 'xor_ln1357_543' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2107 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_17 = xor i8 %xor_ln1357_543, %xor_ln1357_542" [kern_dec.cpp:339]   --->   Operation 2107 'xor' 'plain_11_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 2108 [1/1] (0.00ns)   --->   "%zext_ln544_168 = zext i8 %plain_0_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 2108 'zext' 'zext_ln544_168' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2109 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_143 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_168" [kern_dec.cpp:302]   --->   Operation 2109 'getelementptr' 'INV_SBOX_V_addr_143' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2110 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_132 = load i8* %INV_SBOX_V_addr_143, align 1" [kern_dec.cpp:302]   --->   Operation 2110 'load' 'INV_SBOX_V_load_132' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2111 [1/1] (0.00ns)   --->   "%zext_ln544_169 = zext i8 %plain_1_V_17 to i64" [kern_dec.cpp:302]   --->   Operation 2111 'zext' 'zext_ln544_169' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2112 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_144 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_169" [kern_dec.cpp:302]   --->   Operation 2112 'getelementptr' 'INV_SBOX_V_addr_144' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2113 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_133 = load i8* %INV_SBOX_V_addr_144, align 1" [kern_dec.cpp:302]   --->   Operation 2113 'load' 'INV_SBOX_V_load_133' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2114 [1/1] (0.00ns)   --->   "%zext_ln544_170 = zext i8 %plain_10_V_29 to i64" [kern_dec.cpp:302]   --->   Operation 2114 'zext' 'zext_ln544_170' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2115 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_145 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_170" [kern_dec.cpp:302]   --->   Operation 2115 'getelementptr' 'INV_SBOX_V_addr_145' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2116 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_134 = load i8* %INV_SBOX_V_addr_145, align 1" [kern_dec.cpp:302]   --->   Operation 2116 'load' 'INV_SBOX_V_load_134' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2117 [1/1] (0.00ns)   --->   "%zext_ln544_171 = zext i8 %plain_7_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 2117 'zext' 'zext_ln544_171' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2118 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_146 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_171" [kern_dec.cpp:302]   --->   Operation 2118 'getelementptr' 'INV_SBOX_V_addr_146' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2119 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_135 = load i8* %INV_SBOX_V_addr_146, align 1" [kern_dec.cpp:302]   --->   Operation 2119 'load' 'INV_SBOX_V_load_135' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2120 [1/1] (0.00ns)   --->   "%zext_ln544_172 = zext i8 %plain_4_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 2120 'zext' 'zext_ln544_172' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2121 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_147 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_172" [kern_dec.cpp:302]   --->   Operation 2121 'getelementptr' 'INV_SBOX_V_addr_147' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2122 [2/2] (1.23ns)   --->   "%temp_state_4_V_16 = load i8* %INV_SBOX_V_addr_147, align 1" [kern_dec.cpp:302]   --->   Operation 2122 'load' 'temp_state_4_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln544_173 = zext i8 %plain_1_V_30 to i64" [kern_dec.cpp:302]   --->   Operation 2123 'zext' 'zext_ln544_173' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2124 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_148 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_173" [kern_dec.cpp:302]   --->   Operation 2124 'getelementptr' 'INV_SBOX_V_addr_148' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2125 [2/2] (1.23ns)   --->   "%temp_state_5_V_16 = load i8* %INV_SBOX_V_addr_148, align 1" [kern_dec.cpp:302]   --->   Operation 2125 'load' 'temp_state_5_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2126 [1/1] (0.00ns)   --->   "%zext_ln544_174 = zext i8 %plain_6_V_17 to i64" [kern_dec.cpp:302]   --->   Operation 2126 'zext' 'zext_ln544_174' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2127 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_149 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_174" [kern_dec.cpp:302]   --->   Operation 2127 'getelementptr' 'INV_SBOX_V_addr_149' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2128 [2/2] (1.23ns)   --->   "%temp_state_6_V_16 = load i8* %INV_SBOX_V_addr_149, align 1" [kern_dec.cpp:302]   --->   Operation 2128 'load' 'temp_state_6_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln544_175 = zext i8 %plain_11_V_30 to i64" [kern_dec.cpp:302]   --->   Operation 2129 'zext' 'zext_ln544_175' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2130 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_150 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_175" [kern_dec.cpp:302]   --->   Operation 2130 'getelementptr' 'INV_SBOX_V_addr_150' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2131 [2/2] (1.23ns)   --->   "%temp_state_7_V_16 = load i8* %INV_SBOX_V_addr_150, align 1" [kern_dec.cpp:302]   --->   Operation 2131 'load' 'temp_state_7_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2132 [1/1] (0.00ns)   --->   "%zext_ln544_176 = zext i8 %plain_8_V_8 to i64" [kern_dec.cpp:302]   --->   Operation 2132 'zext' 'zext_ln544_176' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2133 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_151 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_176" [kern_dec.cpp:302]   --->   Operation 2133 'getelementptr' 'INV_SBOX_V_addr_151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2134 [2/2] (1.23ns)   --->   "%temp_state_8_V_16 = load i8* %INV_SBOX_V_addr_151, align 1" [kern_dec.cpp:302]   --->   Operation 2134 'load' 'temp_state_8_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2135 [1/1] (0.00ns)   --->   "%zext_ln544_177 = zext i8 %plain_5_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 2135 'zext' 'zext_ln544_177' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2136 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_152 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_177" [kern_dec.cpp:302]   --->   Operation 2136 'getelementptr' 'INV_SBOX_V_addr_152' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2137 [2/2] (1.23ns)   --->   "%temp_state_9_V_16 = load i8* %INV_SBOX_V_addr_152, align 1" [kern_dec.cpp:302]   --->   Operation 2137 'load' 'temp_state_9_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln544_178 = zext i8 %plain_2_V_28 to i64" [kern_dec.cpp:302]   --->   Operation 2138 'zext' 'zext_ln544_178' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2139 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_153 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_178" [kern_dec.cpp:302]   --->   Operation 2139 'getelementptr' 'INV_SBOX_V_addr_153' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2140 [2/2] (1.23ns)   --->   "%temp_state_10_V_16 = load i8* %INV_SBOX_V_addr_153, align 1" [kern_dec.cpp:302]   --->   Operation 2140 'load' 'temp_state_10_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2141 [1/1] (0.00ns)   --->   "%zext_ln544_179 = zext i8 %plain_11_V_17 to i64" [kern_dec.cpp:302]   --->   Operation 2141 'zext' 'zext_ln544_179' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2142 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_154 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_179" [kern_dec.cpp:302]   --->   Operation 2142 'getelementptr' 'INV_SBOX_V_addr_154' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2143 [2/2] (1.23ns)   --->   "%temp_state_11_V_16 = load i8* %INV_SBOX_V_addr_154, align 1" [kern_dec.cpp:302]   --->   Operation 2143 'load' 'temp_state_11_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2144 [1/1] (0.00ns)   --->   "%zext_ln544_180 = zext i8 %xor_ln1357_535 to i64" [kern_dec.cpp:302]   --->   Operation 2144 'zext' 'zext_ln544_180' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2145 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_155 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_180" [kern_dec.cpp:302]   --->   Operation 2145 'getelementptr' 'INV_SBOX_V_addr_155' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2146 [2/2] (1.23ns)   --->   "%temp_state_12_V_16 = load i8* %INV_SBOX_V_addr_155, align 1" [kern_dec.cpp:302]   --->   Operation 2146 'load' 'temp_state_12_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln544_181 = zext i8 %plain_9_V_16 to i64" [kern_dec.cpp:302]   --->   Operation 2147 'zext' 'zext_ln544_181' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2148 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_156 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_181" [kern_dec.cpp:302]   --->   Operation 2148 'getelementptr' 'INV_SBOX_V_addr_156' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2149 [2/2] (1.23ns)   --->   "%temp_state_13_V_16 = load i8* %INV_SBOX_V_addr_156, align 1" [kern_dec.cpp:302]   --->   Operation 2149 'load' 'temp_state_13_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2150 [1/1] (0.00ns)   --->   "%zext_ln544_182 = zext i8 %plain_6_V_16 to i64" [kern_dec.cpp:302]   --->   Operation 2150 'zext' 'zext_ln544_182' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2151 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_157 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_182" [kern_dec.cpp:302]   --->   Operation 2151 'getelementptr' 'INV_SBOX_V_addr_157' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2152 [2/2] (1.23ns)   --->   "%temp_state_14_V_16 = load i8* %INV_SBOX_V_addr_157, align 1" [kern_dec.cpp:302]   --->   Operation 2152 'load' 'temp_state_14_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 2153 [1/1] (0.00ns)   --->   "%zext_ln544_183 = zext i8 %plain_3_V_16 to i64" [kern_dec.cpp:302]   --->   Operation 2153 'zext' 'zext_ln544_183' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2154 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_158 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_183" [kern_dec.cpp:302]   --->   Operation 2154 'getelementptr' 'INV_SBOX_V_addr_158' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 2155 [2/2] (1.23ns)   --->   "%temp_state_15_V_16 = load i8* %INV_SBOX_V_addr_158, align 1" [kern_dec.cpp:302]   --->   Operation 2155 'load' 'temp_state_15_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 20 <SV = 19> <Delay = 7.31>
ST_20 : Operation 2156 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_132 = load i8* %INV_SBOX_V_addr_143, align 1" [kern_dec.cpp:302]   --->   Operation 2156 'load' 'INV_SBOX_V_load_132' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2157 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_133 = load i8* %INV_SBOX_V_addr_144, align 1" [kern_dec.cpp:302]   --->   Operation 2157 'load' 'INV_SBOX_V_load_133' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2158 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_134 = load i8* %INV_SBOX_V_addr_145, align 1" [kern_dec.cpp:302]   --->   Operation 2158 'load' 'INV_SBOX_V_load_134' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2159 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_135 = load i8* %INV_SBOX_V_addr_146, align 1" [kern_dec.cpp:302]   --->   Operation 2159 'load' 'INV_SBOX_V_load_135' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2160 [1/2] (1.23ns)   --->   "%temp_state_4_V_16 = load i8* %INV_SBOX_V_addr_147, align 1" [kern_dec.cpp:302]   --->   Operation 2160 'load' 'temp_state_4_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2161 [1/2] (1.23ns)   --->   "%temp_state_5_V_16 = load i8* %INV_SBOX_V_addr_148, align 1" [kern_dec.cpp:302]   --->   Operation 2161 'load' 'temp_state_5_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2162 [1/2] (1.23ns)   --->   "%temp_state_6_V_16 = load i8* %INV_SBOX_V_addr_149, align 1" [kern_dec.cpp:302]   --->   Operation 2162 'load' 'temp_state_6_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2163 [1/2] (1.23ns)   --->   "%temp_state_7_V_16 = load i8* %INV_SBOX_V_addr_150, align 1" [kern_dec.cpp:302]   --->   Operation 2163 'load' 'temp_state_7_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2164 [1/2] (1.23ns)   --->   "%temp_state_8_V_16 = load i8* %INV_SBOX_V_addr_151, align 1" [kern_dec.cpp:302]   --->   Operation 2164 'load' 'temp_state_8_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2165 [1/2] (1.23ns)   --->   "%temp_state_9_V_16 = load i8* %INV_SBOX_V_addr_152, align 1" [kern_dec.cpp:302]   --->   Operation 2165 'load' 'temp_state_9_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2166 [1/2] (1.23ns)   --->   "%temp_state_10_V_16 = load i8* %INV_SBOX_V_addr_153, align 1" [kern_dec.cpp:302]   --->   Operation 2166 'load' 'temp_state_10_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2167 [1/2] (1.23ns)   --->   "%temp_state_11_V_16 = load i8* %INV_SBOX_V_addr_154, align 1" [kern_dec.cpp:302]   --->   Operation 2167 'load' 'temp_state_11_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2168 [1/2] (1.23ns)   --->   "%temp_state_12_V_16 = load i8* %INV_SBOX_V_addr_155, align 1" [kern_dec.cpp:302]   --->   Operation 2168 'load' 'temp_state_12_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2169 [1/2] (1.23ns)   --->   "%temp_state_13_V_16 = load i8* %INV_SBOX_V_addr_156, align 1" [kern_dec.cpp:302]   --->   Operation 2169 'load' 'temp_state_13_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2170 [1/2] (1.23ns)   --->   "%temp_state_14_V_16 = load i8* %INV_SBOX_V_addr_157, align 1" [kern_dec.cpp:302]   --->   Operation 2170 'load' 'temp_state_14_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2171 [1/2] (1.23ns)   --->   "%temp_state_15_V_16 = load i8* %INV_SBOX_V_addr_158, align 1" [kern_dec.cpp:302]   --->   Operation 2171 'load' 'temp_state_15_V_16' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2172 [1/1] (0.00ns)   --->   "%inv_keys_V_144_load = load i8* @inv_keys_V_144, align 16" [kern_dec.cpp:309]   --->   Operation 2172 'load' 'inv_keys_V_144_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2173 [1/1] (0.33ns)   --->   "%xor_ln719_148 = xor i8 %INV_SBOX_V_load_132, %inv_keys_V_144_load" [kern_dec.cpp:309]   --->   Operation 2173 'xor' 'xor_ln719_148' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2174 [1/1] (0.00ns)   --->   "%inv_keys_V_145_load = load i8* @inv_keys_V_145, align 1" [kern_dec.cpp:309]   --->   Operation 2174 'load' 'inv_keys_V_145_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2175 [1/1] (0.33ns)   --->   "%xor_ln719_149 = xor i8 %INV_SBOX_V_load_133, %inv_keys_V_145_load" [kern_dec.cpp:309]   --->   Operation 2175 'xor' 'xor_ln719_149' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2176 [1/1] (0.00ns)   --->   "%inv_keys_V_146_load = load i8* @inv_keys_V_146, align 2" [kern_dec.cpp:309]   --->   Operation 2176 'load' 'inv_keys_V_146_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2177 [1/1] (0.33ns)   --->   "%xor_ln719_150 = xor i8 %INV_SBOX_V_load_134, %inv_keys_V_146_load" [kern_dec.cpp:309]   --->   Operation 2177 'xor' 'xor_ln719_150' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2178 [1/1] (0.00ns)   --->   "%inv_keys_V_147_load = load i8* @inv_keys_V_147, align 1" [kern_dec.cpp:309]   --->   Operation 2178 'load' 'inv_keys_V_147_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2179 [1/1] (0.33ns)   --->   "%xor_ln719_151 = xor i8 %INV_SBOX_V_load_135, %inv_keys_V_147_load" [kern_dec.cpp:309]   --->   Operation 2179 'xor' 'xor_ln719_151' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2180 [1/1] (0.00ns)   --->   "%inv_keys_V_148_load = load i8* @inv_keys_V_148, align 4" [kern_dec.cpp:309]   --->   Operation 2180 'load' 'inv_keys_V_148_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2181 [1/1] (0.33ns)   --->   "%temp_state_4_V_17 = xor i8 %temp_state_4_V_16, %inv_keys_V_148_load" [kern_dec.cpp:309]   --->   Operation 2181 'xor' 'temp_state_4_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2182 [1/1] (0.00ns)   --->   "%inv_keys_V_149_load = load i8* @inv_keys_V_149, align 1" [kern_dec.cpp:309]   --->   Operation 2182 'load' 'inv_keys_V_149_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2183 [1/1] (0.33ns)   --->   "%temp_state_5_V_17 = xor i8 %temp_state_5_V_16, %inv_keys_V_149_load" [kern_dec.cpp:309]   --->   Operation 2183 'xor' 'temp_state_5_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2184 [1/1] (0.00ns)   --->   "%inv_keys_V_150_load = load i8* @inv_keys_V_150, align 2" [kern_dec.cpp:309]   --->   Operation 2184 'load' 'inv_keys_V_150_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2185 [1/1] (0.33ns)   --->   "%temp_state_6_V_17 = xor i8 %temp_state_6_V_16, %inv_keys_V_150_load" [kern_dec.cpp:309]   --->   Operation 2185 'xor' 'temp_state_6_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2186 [1/1] (0.00ns)   --->   "%inv_keys_V_151_load = load i8* @inv_keys_V_151, align 1" [kern_dec.cpp:309]   --->   Operation 2186 'load' 'inv_keys_V_151_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2187 [1/1] (0.33ns)   --->   "%temp_state_7_V_17 = xor i8 %temp_state_7_V_16, %inv_keys_V_151_load" [kern_dec.cpp:309]   --->   Operation 2187 'xor' 'temp_state_7_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2188 [1/1] (0.00ns)   --->   "%inv_keys_V_152_load = load i8* @inv_keys_V_152, align 8" [kern_dec.cpp:309]   --->   Operation 2188 'load' 'inv_keys_V_152_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2189 [1/1] (0.33ns)   --->   "%temp_state_8_V_17 = xor i8 %temp_state_8_V_16, %inv_keys_V_152_load" [kern_dec.cpp:309]   --->   Operation 2189 'xor' 'temp_state_8_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2190 [1/1] (0.00ns)   --->   "%inv_keys_V_153_load = load i8* @inv_keys_V_153, align 1" [kern_dec.cpp:309]   --->   Operation 2190 'load' 'inv_keys_V_153_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2191 [1/1] (0.33ns)   --->   "%temp_state_9_V_17 = xor i8 %temp_state_9_V_16, %inv_keys_V_153_load" [kern_dec.cpp:309]   --->   Operation 2191 'xor' 'temp_state_9_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2192 [1/1] (0.00ns)   --->   "%inv_keys_V_154_load = load i8* @inv_keys_V_154, align 2" [kern_dec.cpp:309]   --->   Operation 2192 'load' 'inv_keys_V_154_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2193 [1/1] (0.33ns)   --->   "%temp_state_10_V_17 = xor i8 %temp_state_10_V_16, %inv_keys_V_154_load" [kern_dec.cpp:309]   --->   Operation 2193 'xor' 'temp_state_10_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2194 [1/1] (0.00ns)   --->   "%inv_keys_V_155_load = load i8* @inv_keys_V_155, align 1" [kern_dec.cpp:309]   --->   Operation 2194 'load' 'inv_keys_V_155_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2195 [1/1] (0.33ns)   --->   "%temp_state_11_V_17 = xor i8 %temp_state_11_V_16, %inv_keys_V_155_load" [kern_dec.cpp:309]   --->   Operation 2195 'xor' 'temp_state_11_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2196 [1/1] (0.00ns)   --->   "%inv_keys_V_156_load = load i8* @inv_keys_V_156, align 4" [kern_dec.cpp:309]   --->   Operation 2196 'load' 'inv_keys_V_156_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2197 [1/1] (0.33ns)   --->   "%temp_state_12_V_17 = xor i8 %temp_state_12_V_16, %inv_keys_V_156_load" [kern_dec.cpp:309]   --->   Operation 2197 'xor' 'temp_state_12_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2198 [1/1] (0.00ns)   --->   "%inv_keys_V_157_load = load i8* @inv_keys_V_157, align 1" [kern_dec.cpp:309]   --->   Operation 2198 'load' 'inv_keys_V_157_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2199 [1/1] (0.33ns)   --->   "%temp_state_13_V_17 = xor i8 %temp_state_13_V_16, %inv_keys_V_157_load" [kern_dec.cpp:309]   --->   Operation 2199 'xor' 'temp_state_13_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2200 [1/1] (0.00ns)   --->   "%inv_keys_V_158_load = load i8* @inv_keys_V_158, align 2" [kern_dec.cpp:309]   --->   Operation 2200 'load' 'inv_keys_V_158_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2201 [1/1] (0.33ns)   --->   "%temp_state_14_V_17 = xor i8 %temp_state_14_V_16, %inv_keys_V_158_load" [kern_dec.cpp:309]   --->   Operation 2201 'xor' 'temp_state_14_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2202 [1/1] (0.00ns)   --->   "%inv_keys_V_159_load = load i8* @inv_keys_V_159, align 1" [kern_dec.cpp:309]   --->   Operation 2202 'load' 'inv_keys_V_159_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2203 [1/1] (0.33ns)   --->   "%temp_state_15_V_17 = xor i8 %temp_state_15_V_16, %inv_keys_V_159_load" [kern_dec.cpp:309]   --->   Operation 2203 'xor' 'temp_state_15_V_17' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2204 [1/1] (4.17ns)   --->   "%p_0_8 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_148)" [kern_dec.cpp:321]   --->   Operation 2204 'call' 'p_0_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2205 [1/1] (4.17ns)   --->   "%p_063_8 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_149)" [kern_dec.cpp:322]   --->   Operation 2205 'call' 'p_063_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2206 [1/1] (4.17ns)   --->   "%p_061_8 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_150)" [kern_dec.cpp:323]   --->   Operation 2206 'call' 'p_061_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2207 [1/1] (4.17ns)   --->   "%p_059_8 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_151)" [kern_dec.cpp:324]   --->   Operation 2207 'call' 'p_059_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_9)   --->   "%xor_ln1357_545 = xor i8 %p_063_8, %p_0_8" [kern_dec.cpp:324]   --->   Operation 2208 'xor' 'xor_ln1357_545' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2209 [1/1] (0.00ns) (grouped into LUT with out node plain_0_V_9)   --->   "%xor_ln1357_546 = xor i8 %p_061_8, %p_059_8" [kern_dec.cpp:324]   --->   Operation 2209 'xor' 'xor_ln1357_546' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2210 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_0_V_9 = xor i8 %xor_ln1357_546, %xor_ln1357_545" [kern_dec.cpp:324]   --->   Operation 2210 'xor' 'plain_0_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2211 [1/1] (4.17ns)   --->   "%p_057_8 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_148)" [kern_dec.cpp:326]   --->   Operation 2211 'call' 'p_057_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2212 [1/1] (4.17ns)   --->   "%p_055_8 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_149)" [kern_dec.cpp:327]   --->   Operation 2212 'call' 'p_055_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2213 [1/1] (4.17ns)   --->   "%p_053_8 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_150)" [kern_dec.cpp:328]   --->   Operation 2213 'call' 'p_053_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2214 [1/1] (4.17ns)   --->   "%p_051_8 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_151)" [kern_dec.cpp:329]   --->   Operation 2214 'call' 'p_051_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2215 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_31)   --->   "%xor_ln1357_548 = xor i8 %p_055_8, %p_057_8" [kern_dec.cpp:329]   --->   Operation 2215 'xor' 'xor_ln1357_548' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2216 [1/1] (0.00ns) (grouped into LUT with out node plain_1_V_31)   --->   "%xor_ln1357_549 = xor i8 %p_053_8, %p_051_8" [kern_dec.cpp:329]   --->   Operation 2216 'xor' 'xor_ln1357_549' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2217 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_1_V_31 = xor i8 %xor_ln1357_549, %xor_ln1357_548" [kern_dec.cpp:329]   --->   Operation 2217 'xor' 'plain_1_V_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2218 [1/1] (4.17ns)   --->   "%p_049_8 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_148)" [kern_dec.cpp:331]   --->   Operation 2218 'call' 'p_049_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2219 [1/1] (4.17ns)   --->   "%p_047_8 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_149)" [kern_dec.cpp:332]   --->   Operation 2219 'call' 'p_047_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2220 [1/1] (4.17ns)   --->   "%p_045_8 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_150)" [kern_dec.cpp:333]   --->   Operation 2220 'call' 'p_045_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2221 [1/1] (4.17ns)   --->   "%p_043_8 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_151)" [kern_dec.cpp:334]   --->   Operation 2221 'call' 'p_043_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_29)   --->   "%xor_ln1357_551 = xor i8 %p_047_8, %p_049_8" [kern_dec.cpp:334]   --->   Operation 2222 'xor' 'xor_ln1357_551' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node plain_2_V_29)   --->   "%xor_ln1357_552 = xor i8 %p_045_8, %p_043_8" [kern_dec.cpp:334]   --->   Operation 2223 'xor' 'xor_ln1357_552' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2224 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_2_V_29 = xor i8 %xor_ln1357_552, %xor_ln1357_551" [kern_dec.cpp:334]   --->   Operation 2224 'xor' 'plain_2_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2225 [1/1] (4.17ns)   --->   "%p_041_8 = call fastcc i8 @mul_bytes(i5 11, i8 %xor_ln719_148)" [kern_dec.cpp:336]   --->   Operation 2225 'call' 'p_041_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2226 [1/1] (4.17ns)   --->   "%p_039_8 = call fastcc i8 @mul_bytes(i5 13, i8 %xor_ln719_149)" [kern_dec.cpp:337]   --->   Operation 2226 'call' 'p_039_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2227 [1/1] (4.17ns)   --->   "%p_037_8 = call fastcc i8 @mul_bytes(i5 9, i8 %xor_ln719_150)" [kern_dec.cpp:338]   --->   Operation 2227 'call' 'p_037_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2228 [1/1] (4.17ns)   --->   "%p_035_8 = call fastcc i8 @mul_bytes(i5 14, i8 %xor_ln719_151)" [kern_dec.cpp:339]   --->   Operation 2228 'call' 'p_035_8' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2229 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_22)   --->   "%xor_ln1357_554 = xor i8 %p_039_8, %p_041_8" [kern_dec.cpp:339]   --->   Operation 2229 'xor' 'xor_ln1357_554' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2230 [1/1] (0.00ns) (grouped into LUT with out node plain_3_V_22)   --->   "%xor_ln1357_555 = xor i8 %p_037_8, %p_035_8" [kern_dec.cpp:339]   --->   Operation 2230 'xor' 'xor_ln1357_555' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2231 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_3_V_22 = xor i8 %xor_ln1357_555, %xor_ln1357_554" [kern_dec.cpp:339]   --->   Operation 2231 'xor' 'plain_3_V_22' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2232 [1/1] (4.17ns)   --->   "%p_0_8_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_4_V_17)" [kern_dec.cpp:321]   --->   Operation 2232 'call' 'p_0_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2233 [1/1] (4.17ns)   --->   "%p_063_8_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_5_V_17)" [kern_dec.cpp:322]   --->   Operation 2233 'call' 'p_063_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2234 [1/1] (4.17ns)   --->   "%p_061_8_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_6_V_17)" [kern_dec.cpp:323]   --->   Operation 2234 'call' 'p_061_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2235 [1/1] (4.17ns)   --->   "%p_059_8_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_7_V_17)" [kern_dec.cpp:324]   --->   Operation 2235 'call' 'p_059_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_9)   --->   "%xor_ln1357_557 = xor i8 %p_063_8_1, %p_0_8_1" [kern_dec.cpp:324]   --->   Operation 2236 'xor' 'xor_ln1357_557' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node plain_4_V_9)   --->   "%xor_ln1357_558 = xor i8 %p_061_8_1, %p_059_8_1" [kern_dec.cpp:324]   --->   Operation 2237 'xor' 'xor_ln1357_558' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2238 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_4_V_9 = xor i8 %xor_ln1357_558, %xor_ln1357_557" [kern_dec.cpp:324]   --->   Operation 2238 'xor' 'plain_4_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2239 [1/1] (4.17ns)   --->   "%p_057_8_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_4_V_17)" [kern_dec.cpp:326]   --->   Operation 2239 'call' 'p_057_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2240 [1/1] (4.17ns)   --->   "%p_055_8_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_5_V_17)" [kern_dec.cpp:327]   --->   Operation 2240 'call' 'p_055_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2241 [1/1] (4.17ns)   --->   "%p_053_8_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_6_V_17)" [kern_dec.cpp:328]   --->   Operation 2241 'call' 'p_053_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2242 [1/1] (4.17ns)   --->   "%p_051_8_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_7_V_17)" [kern_dec.cpp:329]   --->   Operation 2242 'call' 'p_051_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2243 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_29)   --->   "%xor_ln1357_560 = xor i8 %p_055_8_1, %p_057_8_1" [kern_dec.cpp:329]   --->   Operation 2243 'xor' 'xor_ln1357_560' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node plain_5_V_29)   --->   "%xor_ln1357_561 = xor i8 %p_053_8_1, %p_051_8_1" [kern_dec.cpp:329]   --->   Operation 2244 'xor' 'xor_ln1357_561' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2245 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_5_V_29 = xor i8 %xor_ln1357_561, %xor_ln1357_560" [kern_dec.cpp:329]   --->   Operation 2245 'xor' 'plain_5_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2246 [1/1] (4.17ns)   --->   "%p_049_8_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_4_V_17)" [kern_dec.cpp:331]   --->   Operation 2246 'call' 'p_049_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2247 [1/1] (4.17ns)   --->   "%p_047_8_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_5_V_17)" [kern_dec.cpp:332]   --->   Operation 2247 'call' 'p_047_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2248 [1/1] (4.17ns)   --->   "%p_045_8_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_6_V_17)" [kern_dec.cpp:333]   --->   Operation 2248 'call' 'p_045_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2249 [1/1] (4.17ns)   --->   "%p_043_8_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_7_V_17)" [kern_dec.cpp:334]   --->   Operation 2249 'call' 'p_043_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2250 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_18)   --->   "%xor_ln1357_563 = xor i8 %p_047_8_1, %p_049_8_1" [kern_dec.cpp:334]   --->   Operation 2250 'xor' 'xor_ln1357_563' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2251 [1/1] (0.00ns) (grouped into LUT with out node plain_6_V_18)   --->   "%xor_ln1357_564 = xor i8 %p_045_8_1, %p_043_8_1" [kern_dec.cpp:334]   --->   Operation 2251 'xor' 'xor_ln1357_564' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2252 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_6_V_18 = xor i8 %xor_ln1357_564, %xor_ln1357_563" [kern_dec.cpp:334]   --->   Operation 2252 'xor' 'plain_6_V_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2253 [1/1] (4.17ns)   --->   "%p_041_8_1 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_4_V_17)" [kern_dec.cpp:336]   --->   Operation 2253 'call' 'p_041_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2254 [1/1] (4.17ns)   --->   "%p_039_8_1 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_5_V_17)" [kern_dec.cpp:337]   --->   Operation 2254 'call' 'p_039_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2255 [1/1] (4.17ns)   --->   "%p_037_8_1 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_6_V_17)" [kern_dec.cpp:338]   --->   Operation 2255 'call' 'p_037_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2256 [1/1] (4.17ns)   --->   "%p_035_8_1 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_7_V_17)" [kern_dec.cpp:339]   --->   Operation 2256 'call' 'p_035_8_1' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2257 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_29)   --->   "%xor_ln1357_566 = xor i8 %p_039_8_1, %p_041_8_1" [kern_dec.cpp:339]   --->   Operation 2257 'xor' 'xor_ln1357_566' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node plain_7_V_29)   --->   "%xor_ln1357_567 = xor i8 %p_037_8_1, %p_035_8_1" [kern_dec.cpp:339]   --->   Operation 2258 'xor' 'xor_ln1357_567' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2259 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_7_V_29 = xor i8 %xor_ln1357_567, %xor_ln1357_566" [kern_dec.cpp:339]   --->   Operation 2259 'xor' 'plain_7_V_29' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2260 [1/1] (4.17ns)   --->   "%p_0_8_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_8_V_17)" [kern_dec.cpp:321]   --->   Operation 2260 'call' 'p_0_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2261 [1/1] (4.17ns)   --->   "%p_063_8_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_9_V_17)" [kern_dec.cpp:322]   --->   Operation 2261 'call' 'p_063_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2262 [1/1] (4.17ns)   --->   "%p_061_8_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_10_V_17)" [kern_dec.cpp:323]   --->   Operation 2262 'call' 'p_061_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2263 [1/1] (4.17ns)   --->   "%p_059_8_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_11_V_17)" [kern_dec.cpp:324]   --->   Operation 2263 'call' 'p_059_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2264 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_9)   --->   "%xor_ln1357_569 = xor i8 %p_063_8_2, %p_0_8_2" [kern_dec.cpp:324]   --->   Operation 2264 'xor' 'xor_ln1357_569' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2265 [1/1] (0.00ns) (grouped into LUT with out node plain_8_V_9)   --->   "%xor_ln1357_570 = xor i8 %p_061_8_2, %p_059_8_2" [kern_dec.cpp:324]   --->   Operation 2265 'xor' 'xor_ln1357_570' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2266 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_8_V_9 = xor i8 %xor_ln1357_570, %xor_ln1357_569" [kern_dec.cpp:324]   --->   Operation 2266 'xor' 'plain_8_V_9' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2267 [1/1] (4.17ns)   --->   "%p_057_8_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_8_V_17)" [kern_dec.cpp:326]   --->   Operation 2267 'call' 'p_057_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2268 [1/1] (4.17ns)   --->   "%p_055_8_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_9_V_17)" [kern_dec.cpp:327]   --->   Operation 2268 'call' 'p_055_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2269 [1/1] (4.17ns)   --->   "%p_053_8_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_10_V_17)" [kern_dec.cpp:328]   --->   Operation 2269 'call' 'p_053_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2270 [1/1] (4.17ns)   --->   "%p_051_8_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_11_V_17)" [kern_dec.cpp:329]   --->   Operation 2270 'call' 'p_051_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2271 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_18)   --->   "%xor_ln1357_572 = xor i8 %p_055_8_2, %p_057_8_2" [kern_dec.cpp:329]   --->   Operation 2271 'xor' 'xor_ln1357_572' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2272 [1/1] (0.00ns) (grouped into LUT with out node plain_9_V_18)   --->   "%xor_ln1357_573 = xor i8 %p_053_8_2, %p_051_8_2" [kern_dec.cpp:329]   --->   Operation 2272 'xor' 'xor_ln1357_573' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2273 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_9_V_18 = xor i8 %xor_ln1357_573, %xor_ln1357_572" [kern_dec.cpp:329]   --->   Operation 2273 'xor' 'plain_9_V_18' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2274 [1/1] (4.17ns)   --->   "%p_049_8_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_8_V_17)" [kern_dec.cpp:331]   --->   Operation 2274 'call' 'p_049_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2275 [1/1] (4.17ns)   --->   "%p_047_8_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_9_V_17)" [kern_dec.cpp:332]   --->   Operation 2275 'call' 'p_047_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2276 [1/1] (4.17ns)   --->   "%p_045_8_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_10_V_17)" [kern_dec.cpp:333]   --->   Operation 2276 'call' 'p_045_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2277 [1/1] (4.17ns)   --->   "%p_043_8_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_11_V_17)" [kern_dec.cpp:334]   --->   Operation 2277 'call' 'p_043_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V)   --->   "%xor_ln1357_575 = xor i8 %p_047_8_2, %p_049_8_2" [kern_dec.cpp:334]   --->   Operation 2278 'xor' 'xor_ln1357_575' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node plain_10_V)   --->   "%xor_ln1357_576 = xor i8 %p_045_8_2, %p_043_8_2" [kern_dec.cpp:334]   --->   Operation 2279 'xor' 'xor_ln1357_576' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2280 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_10_V = xor i8 %xor_ln1357_576, %xor_ln1357_575" [kern_dec.cpp:334]   --->   Operation 2280 'xor' 'plain_10_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2281 [1/1] (4.17ns)   --->   "%p_041_8_2 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_8_V_17)" [kern_dec.cpp:336]   --->   Operation 2281 'call' 'p_041_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2282 [1/1] (4.17ns)   --->   "%p_039_8_2 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_9_V_17)" [kern_dec.cpp:337]   --->   Operation 2282 'call' 'p_039_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2283 [1/1] (4.17ns)   --->   "%p_037_8_2 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_10_V_17)" [kern_dec.cpp:338]   --->   Operation 2283 'call' 'p_037_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2284 [1/1] (4.17ns)   --->   "%p_035_8_2 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_11_V_17)" [kern_dec.cpp:339]   --->   Operation 2284 'call' 'p_035_8_2' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2285 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_31)   --->   "%xor_ln1357_578 = xor i8 %p_039_8_2, %p_041_8_2" [kern_dec.cpp:339]   --->   Operation 2285 'xor' 'xor_ln1357_578' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2286 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_31)   --->   "%xor_ln1357_579 = xor i8 %p_037_8_2, %p_035_8_2" [kern_dec.cpp:339]   --->   Operation 2286 'xor' 'xor_ln1357_579' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2287 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_31 = xor i8 %xor_ln1357_579, %xor_ln1357_578" [kern_dec.cpp:339]   --->   Operation 2287 'xor' 'plain_11_V_31' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2288 [1/1] (4.17ns)   --->   "%p_0_8_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_12_V_17)" [kern_dec.cpp:321]   --->   Operation 2288 'call' 'p_0_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2289 [1/1] (4.17ns)   --->   "%p_063_8_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_13_V_17)" [kern_dec.cpp:322]   --->   Operation 2289 'call' 'p_063_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2290 [1/1] (4.17ns)   --->   "%p_061_8_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_14_V_17)" [kern_dec.cpp:323]   --->   Operation 2290 'call' 'p_061_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2291 [1/1] (4.17ns)   --->   "%p_059_8_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_15_V_17)" [kern_dec.cpp:324]   --->   Operation 2291 'call' 'p_059_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2292 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_583)   --->   "%xor_ln1357_581 = xor i8 %p_063_8_3, %p_0_8_3" [kern_dec.cpp:324]   --->   Operation 2292 'xor' 'xor_ln1357_581' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node xor_ln1357_583)   --->   "%xor_ln1357_582 = xor i8 %p_061_8_3, %p_059_8_3" [kern_dec.cpp:324]   --->   Operation 2293 'xor' 'xor_ln1357_582' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2294 [1/1] (0.33ns) (out node of the LUT)   --->   "%xor_ln1357_583 = xor i8 %xor_ln1357_582, %xor_ln1357_581" [kern_dec.cpp:324]   --->   Operation 2294 'xor' 'xor_ln1357_583' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2295 [1/1] (4.17ns)   --->   "%p_057_8_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_12_V_17)" [kern_dec.cpp:326]   --->   Operation 2295 'call' 'p_057_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2296 [1/1] (4.17ns)   --->   "%p_055_8_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_13_V_17)" [kern_dec.cpp:327]   --->   Operation 2296 'call' 'p_055_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2297 [1/1] (4.17ns)   --->   "%p_053_8_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_14_V_17)" [kern_dec.cpp:328]   --->   Operation 2297 'call' 'p_053_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2298 [1/1] (4.17ns)   --->   "%p_051_8_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_15_V_17)" [kern_dec.cpp:329]   --->   Operation 2298 'call' 'p_051_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2299 [1/1] (0.00ns) (grouped into LUT with out node temp_V)   --->   "%xor_ln1357_584 = xor i8 %p_055_8_3, %p_057_8_3" [kern_dec.cpp:329]   --->   Operation 2299 'xor' 'xor_ln1357_584' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2300 [1/1] (0.00ns) (grouped into LUT with out node temp_V)   --->   "%xor_ln1357_585 = xor i8 %p_053_8_3, %p_051_8_3" [kern_dec.cpp:329]   --->   Operation 2300 'xor' 'xor_ln1357_585' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2301 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_V = xor i8 %xor_ln1357_585, %xor_ln1357_584" [kern_dec.cpp:329]   --->   Operation 2301 'xor' 'temp_V' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2302 [1/1] (4.17ns)   --->   "%p_049_8_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_12_V_17)" [kern_dec.cpp:331]   --->   Operation 2302 'call' 'p_049_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2303 [1/1] (4.17ns)   --->   "%p_047_8_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_13_V_17)" [kern_dec.cpp:332]   --->   Operation 2303 'call' 'p_047_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2304 [1/1] (4.17ns)   --->   "%p_045_8_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_14_V_17)" [kern_dec.cpp:333]   --->   Operation 2304 'call' 'p_045_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2305 [1/1] (4.17ns)   --->   "%p_043_8_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_15_V_17)" [kern_dec.cpp:334]   --->   Operation 2305 'call' 'p_043_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2306 [1/1] (0.00ns) (grouped into LUT with out node temp_V_1)   --->   "%xor_ln1357_587 = xor i8 %p_047_8_3, %p_049_8_3" [kern_dec.cpp:334]   --->   Operation 2306 'xor' 'xor_ln1357_587' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2307 [1/1] (0.00ns) (grouped into LUT with out node temp_V_1)   --->   "%xor_ln1357_588 = xor i8 %p_045_8_3, %p_043_8_3" [kern_dec.cpp:334]   --->   Operation 2307 'xor' 'xor_ln1357_588' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2308 [1/1] (0.33ns) (out node of the LUT)   --->   "%temp_V_1 = xor i8 %xor_ln1357_588, %xor_ln1357_587" [kern_dec.cpp:334]   --->   Operation 2308 'xor' 'temp_V_1' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2309 [1/1] (4.17ns)   --->   "%p_041_8_3 = call fastcc i8 @mul_bytes(i5 11, i8 %temp_state_12_V_17)" [kern_dec.cpp:336]   --->   Operation 2309 'call' 'p_041_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2310 [1/1] (4.17ns)   --->   "%p_039_8_3 = call fastcc i8 @mul_bytes(i5 13, i8 %temp_state_13_V_17)" [kern_dec.cpp:337]   --->   Operation 2310 'call' 'p_039_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2311 [1/1] (4.17ns)   --->   "%p_037_8_3 = call fastcc i8 @mul_bytes(i5 9, i8 %temp_state_14_V_17)" [kern_dec.cpp:338]   --->   Operation 2311 'call' 'p_037_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2312 [1/1] (4.17ns)   --->   "%p_035_8_3 = call fastcc i8 @mul_bytes(i5 14, i8 %temp_state_15_V_17)" [kern_dec.cpp:339]   --->   Operation 2312 'call' 'p_035_8_3' <Predicate = true> <Delay = 4.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_19)   --->   "%xor_ln1357_590 = xor i8 %p_039_8_3, %p_041_8_3" [kern_dec.cpp:339]   --->   Operation 2313 'xor' 'xor_ln1357_590' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2314 [1/1] (0.00ns) (grouped into LUT with out node plain_11_V_19)   --->   "%xor_ln1357_591 = xor i8 %p_037_8_3, %p_035_8_3" [kern_dec.cpp:339]   --->   Operation 2314 'xor' 'xor_ln1357_591' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2315 [1/1] (0.33ns) (out node of the LUT)   --->   "%plain_11_V_19 = xor i8 %xor_ln1357_591, %xor_ln1357_590" [kern_dec.cpp:339]   --->   Operation 2315 'xor' 'plain_11_V_19' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 2316 [1/1] (0.00ns)   --->   "%zext_ln544_184 = zext i8 %plain_0_V_9 to i64" [kern_dec.cpp:375]   --->   Operation 2316 'zext' 'zext_ln544_184' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2317 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_159 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_184" [kern_dec.cpp:375]   --->   Operation 2317 'getelementptr' 'INV_SBOX_V_addr_159' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2318 [2/2] (1.23ns)   --->   "%plain_0_V_10 = load i8* %INV_SBOX_V_addr_159, align 1" [kern_dec.cpp:375]   --->   Operation 2318 'load' 'plain_0_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2319 [1/1] (0.00ns)   --->   "%zext_ln544_185 = zext i8 %temp_V to i64" [kern_dec.cpp:375]   --->   Operation 2319 'zext' 'zext_ln544_185' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2320 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_1 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_185" [kern_dec.cpp:375]   --->   Operation 2320 'getelementptr' 'INV_SBOX_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2321 [2/2] (1.23ns)   --->   "%plain_1_V_20 = load i8* %INV_SBOX_V_addr_1, align 1" [kern_dec.cpp:375]   --->   Operation 2321 'load' 'plain_1_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln544_186 = zext i8 %plain_10_V to i64" [kern_dec.cpp:375]   --->   Operation 2322 'zext' 'zext_ln544_186' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2323 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_2 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_186" [kern_dec.cpp:375]   --->   Operation 2323 'getelementptr' 'INV_SBOX_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2324 [2/2] (1.23ns)   --->   "%plain_2_V_19 = load i8* %INV_SBOX_V_addr_2, align 1" [kern_dec.cpp:375]   --->   Operation 2324 'load' 'plain_2_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2325 [1/1] (0.00ns)   --->   "%zext_ln544_187 = zext i8 %plain_7_V_29 to i64" [kern_dec.cpp:375]   --->   Operation 2325 'zext' 'zext_ln544_187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2326 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_3 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_187" [kern_dec.cpp:375]   --->   Operation 2326 'getelementptr' 'INV_SBOX_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2327 [2/2] (1.23ns)   --->   "%plain_3_V_20 = load i8* %INV_SBOX_V_addr_3, align 1" [kern_dec.cpp:375]   --->   Operation 2327 'load' 'plain_3_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2328 [1/1] (0.00ns)   --->   "%zext_ln544_188 = zext i8 %plain_4_V_9 to i64" [kern_dec.cpp:375]   --->   Operation 2328 'zext' 'zext_ln544_188' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2329 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_4 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_188" [kern_dec.cpp:375]   --->   Operation 2329 'getelementptr' 'INV_SBOX_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2330 [2/2] (1.23ns)   --->   "%plain_4_V_10 = load i8* %INV_SBOX_V_addr_4, align 1" [kern_dec.cpp:375]   --->   Operation 2330 'load' 'plain_4_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2331 [1/1] (0.00ns)   --->   "%zext_ln544_189 = zext i8 %plain_1_V_31 to i64" [kern_dec.cpp:375]   --->   Operation 2331 'zext' 'zext_ln544_189' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2332 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_5 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_189" [kern_dec.cpp:375]   --->   Operation 2332 'getelementptr' 'INV_SBOX_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2333 [2/2] (1.23ns)   --->   "%plain_5_V_19 = load i8* %INV_SBOX_V_addr_5, align 1" [kern_dec.cpp:375]   --->   Operation 2333 'load' 'plain_5_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2334 [1/1] (0.00ns)   --->   "%zext_ln544_190 = zext i8 %temp_V_1 to i64" [kern_dec.cpp:375]   --->   Operation 2334 'zext' 'zext_ln544_190' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2335 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_6 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_190" [kern_dec.cpp:375]   --->   Operation 2335 'getelementptr' 'INV_SBOX_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2336 [2/2] (1.23ns)   --->   "%plain_6_V_20 = load i8* %INV_SBOX_V_addr_6, align 1" [kern_dec.cpp:375]   --->   Operation 2336 'load' 'plain_6_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2337 [1/1] (0.00ns)   --->   "%zext_ln544_191 = zext i8 %plain_11_V_31 to i64" [kern_dec.cpp:375]   --->   Operation 2337 'zext' 'zext_ln544_191' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2338 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_7 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_191" [kern_dec.cpp:375]   --->   Operation 2338 'getelementptr' 'INV_SBOX_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2339 [2/2] (1.23ns)   --->   "%plain_7_V_19 = load i8* %INV_SBOX_V_addr_7, align 1" [kern_dec.cpp:375]   --->   Operation 2339 'load' 'plain_7_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2340 [1/1] (0.00ns)   --->   "%zext_ln544_192 = zext i8 %plain_8_V_9 to i64" [kern_dec.cpp:375]   --->   Operation 2340 'zext' 'zext_ln544_192' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2341 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_8 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_192" [kern_dec.cpp:375]   --->   Operation 2341 'getelementptr' 'INV_SBOX_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2342 [2/2] (1.23ns)   --->   "%plain_8_V_10 = load i8* %INV_SBOX_V_addr_8, align 1" [kern_dec.cpp:375]   --->   Operation 2342 'load' 'plain_8_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2343 [1/1] (0.00ns)   --->   "%zext_ln544_193 = zext i8 %plain_5_V_29 to i64" [kern_dec.cpp:375]   --->   Operation 2343 'zext' 'zext_ln544_193' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2344 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_9 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_193" [kern_dec.cpp:375]   --->   Operation 2344 'getelementptr' 'INV_SBOX_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2345 [2/2] (1.23ns)   --->   "%plain_9_V_20 = load i8* %INV_SBOX_V_addr_9, align 1" [kern_dec.cpp:375]   --->   Operation 2345 'load' 'plain_9_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2346 [1/1] (0.00ns)   --->   "%zext_ln544_194 = zext i8 %plain_2_V_29 to i64" [kern_dec.cpp:375]   --->   Operation 2346 'zext' 'zext_ln544_194' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2347 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_10 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_194" [kern_dec.cpp:375]   --->   Operation 2347 'getelementptr' 'INV_SBOX_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2348 [2/2] (1.23ns)   --->   "%plain_10_V_19 = load i8* %INV_SBOX_V_addr_10, align 1" [kern_dec.cpp:375]   --->   Operation 2348 'load' 'plain_10_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2349 [1/1] (0.00ns)   --->   "%zext_ln544_195 = zext i8 %plain_11_V_19 to i64" [kern_dec.cpp:375]   --->   Operation 2349 'zext' 'zext_ln544_195' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2350 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_11 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_195" [kern_dec.cpp:375]   --->   Operation 2350 'getelementptr' 'INV_SBOX_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2351 [2/2] (1.23ns)   --->   "%plain_11_V_20 = load i8* %INV_SBOX_V_addr_11, align 1" [kern_dec.cpp:375]   --->   Operation 2351 'load' 'plain_11_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2352 [1/1] (0.00ns)   --->   "%zext_ln544_196 = zext i8 %xor_ln1357_583 to i64" [kern_dec.cpp:375]   --->   Operation 2352 'zext' 'zext_ln544_196' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2353 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_12 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_196" [kern_dec.cpp:375]   --->   Operation 2353 'getelementptr' 'INV_SBOX_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2354 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_12 = load i8* %INV_SBOX_V_addr_12, align 1" [kern_dec.cpp:375]   --->   Operation 2354 'load' 'INV_SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2355 [1/1] (0.00ns)   --->   "%zext_ln544_197 = zext i8 %plain_9_V_18 to i64" [kern_dec.cpp:375]   --->   Operation 2355 'zext' 'zext_ln544_197' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2356 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_13 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_197" [kern_dec.cpp:375]   --->   Operation 2356 'getelementptr' 'INV_SBOX_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2357 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_13 = load i8* %INV_SBOX_V_addr_13, align 1" [kern_dec.cpp:375]   --->   Operation 2357 'load' 'INV_SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2358 [1/1] (0.00ns)   --->   "%zext_ln544_198 = zext i8 %plain_6_V_18 to i64" [kern_dec.cpp:375]   --->   Operation 2358 'zext' 'zext_ln544_198' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2359 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_14 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_198" [kern_dec.cpp:375]   --->   Operation 2359 'getelementptr' 'INV_SBOX_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2360 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_14 = load i8* %INV_SBOX_V_addr_14, align 1" [kern_dec.cpp:375]   --->   Operation 2360 'load' 'INV_SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_20 : Operation 2361 [1/1] (0.00ns)   --->   "%zext_ln544_199 = zext i8 %plain_3_V_22 to i64" [kern_dec.cpp:375]   --->   Operation 2361 'zext' 'zext_ln544_199' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2362 [1/1] (0.00ns)   --->   "%INV_SBOX_V_addr_15 = getelementptr [256 x i8]* @INV_SBOX_V, i64 0, i64 %zext_ln544_199" [kern_dec.cpp:375]   --->   Operation 2362 'getelementptr' 'INV_SBOX_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 2363 [2/2] (1.23ns)   --->   "%INV_SBOX_V_load_15 = load i8* %INV_SBOX_V_addr_15, align 1" [kern_dec.cpp:375]   --->   Operation 2363 'load' 'INV_SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>

State 21 <SV = 20> <Delay = 1.57>
ST_21 : Operation 2364 [1/2] (1.23ns)   --->   "%plain_0_V_10 = load i8* %INV_SBOX_V_addr_159, align 1" [kern_dec.cpp:375]   --->   Operation 2364 'load' 'plain_0_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2365 [1/2] (1.23ns)   --->   "%plain_1_V_20 = load i8* %INV_SBOX_V_addr_1, align 1" [kern_dec.cpp:375]   --->   Operation 2365 'load' 'plain_1_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2366 [1/2] (1.23ns)   --->   "%plain_2_V_19 = load i8* %INV_SBOX_V_addr_2, align 1" [kern_dec.cpp:375]   --->   Operation 2366 'load' 'plain_2_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2367 [1/2] (1.23ns)   --->   "%plain_3_V_20 = load i8* %INV_SBOX_V_addr_3, align 1" [kern_dec.cpp:375]   --->   Operation 2367 'load' 'plain_3_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2368 [1/2] (1.23ns)   --->   "%plain_4_V_10 = load i8* %INV_SBOX_V_addr_4, align 1" [kern_dec.cpp:375]   --->   Operation 2368 'load' 'plain_4_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2369 [1/2] (1.23ns)   --->   "%plain_5_V_19 = load i8* %INV_SBOX_V_addr_5, align 1" [kern_dec.cpp:375]   --->   Operation 2369 'load' 'plain_5_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2370 [1/2] (1.23ns)   --->   "%plain_6_V_20 = load i8* %INV_SBOX_V_addr_6, align 1" [kern_dec.cpp:375]   --->   Operation 2370 'load' 'plain_6_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2371 [1/2] (1.23ns)   --->   "%plain_7_V_19 = load i8* %INV_SBOX_V_addr_7, align 1" [kern_dec.cpp:375]   --->   Operation 2371 'load' 'plain_7_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2372 [1/2] (1.23ns)   --->   "%plain_8_V_10 = load i8* %INV_SBOX_V_addr_8, align 1" [kern_dec.cpp:375]   --->   Operation 2372 'load' 'plain_8_V_10' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2373 [1/2] (1.23ns)   --->   "%plain_9_V_20 = load i8* %INV_SBOX_V_addr_9, align 1" [kern_dec.cpp:375]   --->   Operation 2373 'load' 'plain_9_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2374 [1/2] (1.23ns)   --->   "%plain_10_V_19 = load i8* %INV_SBOX_V_addr_10, align 1" [kern_dec.cpp:375]   --->   Operation 2374 'load' 'plain_10_V_19' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2375 [1/2] (1.23ns)   --->   "%plain_11_V_20 = load i8* %INV_SBOX_V_addr_11, align 1" [kern_dec.cpp:375]   --->   Operation 2375 'load' 'plain_11_V_20' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2376 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_12 = load i8* %INV_SBOX_V_addr_12, align 1" [kern_dec.cpp:375]   --->   Operation 2376 'load' 'INV_SBOX_V_load_12' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2377 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_13 = load i8* %INV_SBOX_V_addr_13, align 1" [kern_dec.cpp:375]   --->   Operation 2377 'load' 'INV_SBOX_V_load_13' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2378 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_14 = load i8* %INV_SBOX_V_addr_14, align 1" [kern_dec.cpp:375]   --->   Operation 2378 'load' 'INV_SBOX_V_load_14' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2379 [1/2] (1.23ns)   --->   "%INV_SBOX_V_load_15 = load i8* %INV_SBOX_V_addr_15, align 1" [kern_dec.cpp:375]   --->   Operation 2379 'load' 'INV_SBOX_V_load_15' <Predicate = true> <Delay = 1.23> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_21 : Operation 2380 [1/1] (0.00ns)   --->   "%inv_keys_V_160_load = load i8* @inv_keys_V_160, align 16" [kern_dec.cpp:381]   --->   Operation 2380 'load' 'inv_keys_V_160_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2381 [1/1] (0.33ns)   --->   "%plain_0_V_11 = xor i8 %plain_0_V_10, %inv_keys_V_160_load" [kern_dec.cpp:381]   --->   Operation 2381 'xor' 'plain_0_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2382 [1/1] (0.00ns)   --->   "%inv_keys_V_161_load = load i8* @inv_keys_V_161, align 1" [kern_dec.cpp:381]   --->   Operation 2382 'load' 'inv_keys_V_161_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2383 [1/1] (0.33ns)   --->   "%plain_1_V_21 = xor i8 %plain_1_V_20, %inv_keys_V_161_load" [kern_dec.cpp:381]   --->   Operation 2383 'xor' 'plain_1_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2384 [1/1] (0.00ns)   --->   "%inv_keys_V_162_load = load i8* @inv_keys_V_162, align 2" [kern_dec.cpp:381]   --->   Operation 2384 'load' 'inv_keys_V_162_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2385 [1/1] (0.33ns)   --->   "%plain_2_V_20 = xor i8 %plain_2_V_19, %inv_keys_V_162_load" [kern_dec.cpp:381]   --->   Operation 2385 'xor' 'plain_2_V_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2386 [1/1] (0.00ns)   --->   "%inv_keys_V_163_load = load i8* @inv_keys_V_163, align 1" [kern_dec.cpp:381]   --->   Operation 2386 'load' 'inv_keys_V_163_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2387 [1/1] (0.33ns)   --->   "%plain_3_V_21 = xor i8 %plain_3_V_20, %inv_keys_V_163_load" [kern_dec.cpp:381]   --->   Operation 2387 'xor' 'plain_3_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2388 [1/1] (0.00ns)   --->   "%inv_keys_V_164_load = load i8* @inv_keys_V_164, align 4" [kern_dec.cpp:381]   --->   Operation 2388 'load' 'inv_keys_V_164_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2389 [1/1] (0.33ns)   --->   "%plain_4_V_11 = xor i8 %plain_4_V_10, %inv_keys_V_164_load" [kern_dec.cpp:381]   --->   Operation 2389 'xor' 'plain_4_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2390 [1/1] (0.00ns)   --->   "%inv_keys_V_165_load = load i8* @inv_keys_V_165, align 1" [kern_dec.cpp:381]   --->   Operation 2390 'load' 'inv_keys_V_165_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2391 [1/1] (0.33ns)   --->   "%plain_5_V_20 = xor i8 %plain_5_V_19, %inv_keys_V_165_load" [kern_dec.cpp:381]   --->   Operation 2391 'xor' 'plain_5_V_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2392 [1/1] (0.00ns)   --->   "%inv_keys_V_166_load = load i8* @inv_keys_V_166, align 2" [kern_dec.cpp:381]   --->   Operation 2392 'load' 'inv_keys_V_166_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2393 [1/1] (0.33ns)   --->   "%plain_6_V_21 = xor i8 %plain_6_V_20, %inv_keys_V_166_load" [kern_dec.cpp:381]   --->   Operation 2393 'xor' 'plain_6_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2394 [1/1] (0.00ns)   --->   "%inv_keys_V_167_load = load i8* @inv_keys_V_167, align 1" [kern_dec.cpp:381]   --->   Operation 2394 'load' 'inv_keys_V_167_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2395 [1/1] (0.33ns)   --->   "%plain_7_V_20 = xor i8 %plain_7_V_19, %inv_keys_V_167_load" [kern_dec.cpp:381]   --->   Operation 2395 'xor' 'plain_7_V_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2396 [1/1] (0.00ns)   --->   "%inv_keys_V_168_load = load i8* @inv_keys_V_168, align 8" [kern_dec.cpp:381]   --->   Operation 2396 'load' 'inv_keys_V_168_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2397 [1/1] (0.33ns)   --->   "%plain_8_V_11 = xor i8 %plain_8_V_10, %inv_keys_V_168_load" [kern_dec.cpp:381]   --->   Operation 2397 'xor' 'plain_8_V_11' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2398 [1/1] (0.00ns)   --->   "%inv_keys_V_169_load = load i8* @inv_keys_V_169, align 1" [kern_dec.cpp:381]   --->   Operation 2398 'load' 'inv_keys_V_169_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2399 [1/1] (0.33ns)   --->   "%plain_9_V_21 = xor i8 %plain_9_V_20, %inv_keys_V_169_load" [kern_dec.cpp:381]   --->   Operation 2399 'xor' 'plain_9_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2400 [1/1] (0.00ns)   --->   "%inv_keys_V_170_load = load i8* @inv_keys_V_170, align 2" [kern_dec.cpp:381]   --->   Operation 2400 'load' 'inv_keys_V_170_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2401 [1/1] (0.33ns)   --->   "%plain_10_V_20 = xor i8 %plain_10_V_19, %inv_keys_V_170_load" [kern_dec.cpp:381]   --->   Operation 2401 'xor' 'plain_10_V_20' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2402 [1/1] (0.00ns)   --->   "%inv_keys_V_171_load = load i8* @inv_keys_V_171, align 1" [kern_dec.cpp:381]   --->   Operation 2402 'load' 'inv_keys_V_171_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2403 [1/1] (0.33ns)   --->   "%plain_11_V_21 = xor i8 %plain_11_V_20, %inv_keys_V_171_load" [kern_dec.cpp:381]   --->   Operation 2403 'xor' 'plain_11_V_21' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2404 [1/1] (0.00ns)   --->   "%inv_keys_V_172_load = load i8* @inv_keys_V_172, align 4" [kern_dec.cpp:381]   --->   Operation 2404 'load' 'inv_keys_V_172_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2405 [1/1] (0.33ns)   --->   "%xor_ln719_12 = xor i8 %INV_SBOX_V_load_12, %inv_keys_V_172_load" [kern_dec.cpp:381]   --->   Operation 2405 'xor' 'xor_ln719_12' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2406 [1/1] (0.00ns)   --->   "%inv_keys_V_173_load = load i8* @inv_keys_V_173, align 1" [kern_dec.cpp:381]   --->   Operation 2406 'load' 'inv_keys_V_173_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2407 [1/1] (0.33ns)   --->   "%xor_ln719_13 = xor i8 %INV_SBOX_V_load_13, %inv_keys_V_173_load" [kern_dec.cpp:381]   --->   Operation 2407 'xor' 'xor_ln719_13' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2408 [1/1] (0.00ns)   --->   "%inv_keys_V_174_load = load i8* @inv_keys_V_174, align 2" [kern_dec.cpp:381]   --->   Operation 2408 'load' 'inv_keys_V_174_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2409 [1/1] (0.33ns)   --->   "%xor_ln719_14 = xor i8 %INV_SBOX_V_load_14, %inv_keys_V_174_load" [kern_dec.cpp:381]   --->   Operation 2409 'xor' 'xor_ln719_14' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2410 [1/1] (0.00ns)   --->   "%inv_keys_V_175_load = load i8* @inv_keys_V_175, align 1" [kern_dec.cpp:381]   --->   Operation 2410 'load' 'inv_keys_V_175_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2411 [1/1] (0.33ns)   --->   "%xor_ln719_15 = xor i8 %INV_SBOX_V_load_15, %inv_keys_V_175_load" [kern_dec.cpp:381]   --->   Operation 2411 'xor' 'xor_ln719_15' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 2412 [1/1] (0.00ns)   --->   "%plainT_V = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %plain_0_V_11, i8 %plain_1_V_21, i8 %plain_2_V_20, i8 %plain_3_V_21, i8 %plain_4_V_11, i8 %plain_5_V_20, i8 %plain_6_V_21, i8 %plain_7_V_20, i8 %plain_8_V_11, i8 %plain_9_V_21, i8 %plain_10_V_20, i8 %plain_11_V_21, i8 %xor_ln719_12, i8 %xor_ln719_13, i8 %xor_ln719_14, i8 %xor_ln719_15)" [kern_dec.cpp:392]   --->   Operation 2412 'bitconcatenate' 'plainT_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2413 [1/1] (0.00ns)   --->   "%data_data_V = zext i128 %plainT_V to i512" [kern_dec.cpp:407]   --->   Operation 2413 'zext' 'data_data_V' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 2414 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, i512 %data_data_V, i8 0, i1 true, i8 4, i16 1, i64 -1)" [kern_dec.cpp:408]   --->   Operation 2414 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 22 <SV = 21> <Delay = 1.34>
ST_22 : Operation 2415 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i512P.i8P.i1P.i8P.i16P.i64P(i512* %out_V_data_V, i8* %out_V_dest_V, i1* %out_V_last_V, i8* %out_V_id_V, i16* %out_V_user_V, i64* %out_V_keep_V, i512 %data_data_V, i8 0, i1 true, i8 4, i16 1, i64 -1)" [kern_dec.cpp:408]   --->   Operation 2415 'write' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_22 : Operation 2416 [1/1] (0.65ns)   --->   "br label %._crit_edge4564" [kern_dec.cpp:430]   --->   Operation 2416 'br' <Predicate = (!icmp_ln100 & icmp_ln166)> <Delay = 0.65>
ST_22 : Operation 2417 [1/1] (0.00ns)   --->   "%flag_flag_3 = phi i1 [ true, %_ZrSILi128ELb0EER11ap_int_baseIXT_EXT0_EES2_i.exit210.0 ], [ false, %5 ]"   --->   Operation 2417 'phi' 'flag_flag_3' <Predicate = (!icmp_ln100 & !icmp_ln430) | (!icmp_ln100 & icmp_ln166)> <Delay = 0.00>
ST_22 : Operation 2418 [1/1] (0.69ns)   --->   "br label %._crit_edge4563"   --->   Operation 2418 'br' <Predicate = (!icmp_ln100 & !icmp_ln430) | (!icmp_ln100 & icmp_ln166)> <Delay = 0.69>
ST_22 : Operation 2419 [1/1] (0.00ns)   --->   "%flag_flag_4 = phi i1 [ %flag_flag_3, %._crit_edge4564 ], [ false, %5 ], [ false, %0 ], [ true, %3 ], [ %flag_flag_0, %._crit_edge4561 ]"   --->   Operation 2419 'phi' 'flag_flag_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2420 [1/1] (0.00ns)   --->   "%flag_new_4 = phi i32 [ 24, %._crit_edge4564 ], [ undef, %5 ], [ undef, %0 ], [ %add_ln162, %3 ], [ %flag_load_2, %._crit_edge4561 ]" [kern_dec.cpp:162]   --->   Operation 2420 'phi' 'flag_new_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2421 [1/1] (0.00ns)   --->   "br i1 %flag_flag_4, label %mergeST, label %._crit_edge4563.new"   --->   Operation 2421 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 2422 [1/1] (0.00ns)   --->   "store i32 %flag_new_4, i32* @flag, align 4" [kern_dec.cpp:142]   --->   Operation 2422 'store' <Predicate = (flag_flag_4)> <Delay = 0.00>
ST_22 : Operation 2423 [1/1] (0.00ns)   --->   "br label %._crit_edge4563.new"   --->   Operation 2423 'br' <Predicate = (flag_flag_4)> <Delay = 0.00>
ST_22 : Operation 2424 [1/1] (0.00ns)   --->   "ret void" [kern_dec.cpp:434]   --->   Operation 2424 'ret' <Predicate = true> <Delay = 0.00>

State 23 <SV = 1> <Delay = 1.01>
ST_23 : Operation 2425 [1/1] (0.00ns)   --->   "%flag_flag_0 = phi i1 [ true, %2 ], [ false, %1 ]"   --->   Operation 2425 'phi' 'flag_flag_0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2426 [1/1] (0.00ns)   --->   "%flag_load_2 = phi i32 [ %add_ln142, %2 ], [ %flag_load, %1 ]" [kern_dec.cpp:142]   --->   Operation 2426 'phi' 'flag_load_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 2427 [1/1] (0.69ns)   --->   "br i1 %icmp_ln144, label %3, label %._crit_edge4563" [kern_dec.cpp:144]   --->   Operation 2427 'br' <Predicate = true> <Delay = 0.69>
ST_23 : Operation 2428 [1/1] (0.00ns)   --->   "%trunc_ln209_1 = trunc i512 %tmp_data_V to i128" [kern_dec.cpp:145]   --->   Operation 2428 'trunc' 'trunc_ln209_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_23 : Operation 2429 [1/1] (0.65ns)   --->   "store i128 %trunc_ln209_1, i128* @keyT_V, align 16" [kern_dec.cpp:145]   --->   Operation 2429 'store' <Predicate = (icmp_ln144)> <Delay = 0.65>
ST_23 : Operation 2430 [1/1] (1.01ns)   --->   "%add_ln162 = add nsw i32 1, %flag_load_2" [kern_dec.cpp:162]   --->   Operation 2430 'add' 'add_ln162' <Predicate = (icmp_ln144)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 2431 [1/1] (0.69ns)   --->   "br label %._crit_edge4563" [kern_dec.cpp:163]   --->   Operation 2431 'br' <Predicate = (icmp_ln144)> <Delay = 0.69>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.7ns
The critical path consists of the following:
	'load' operation ('flag_load', kern_dec.cpp:100) on static variable 'flag' [116]  (0 ns)
	'icmp' operation ('icmp_ln430', kern_dec.cpp:430) [125]  (1 ns)
	multiplexor before 'phi' operation ('flag_flag_4') [2310]  (0.694 ns)

 <State 2>: 3.81ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load', kern_dec.cpp:196) on array 'SBOX_V' [148]  (1.24 ns)
	'xor' operation ('xor_ln1357_3', kern_dec.cpp:210) [162]  (0.335 ns)
	'xor' operation ('xor_ln1357_7', kern_dec.cpp:215) [166]  (0.335 ns)
	'xor' operation ('xor_ln1357_11', kern_dec.cpp:220) [170]  (0.335 ns)
	'xor' operation ('xor_ln1357_15', kern_dec.cpp:225) [174]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_13', kern_dec.cpp:199) [185]  (0 ns)
	'load' operation ('SBOX_V_load_7', kern_dec.cpp:199) on array 'SBOX_V' [186]  (1.24 ns)

 <State 3>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_5', kern_dec.cpp:197) on array 'SBOX_V' [180]  (1.24 ns)
	'xor' operation ('xor_ln719', kern_dec.cpp:200) [187]  (0.335 ns)
	'xor' operation ('xor_ln1357_20', kern_dec.cpp:212) [192]  (0.335 ns)
	'xor' operation ('xor_ln1357_28', kern_dec.cpp:222) [200]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_14', kern_dec.cpp:196) [205]  (0 ns)
	'load' operation ('SBOX_V_load_8', kern_dec.cpp:196) on array 'SBOX_V' [206]  (1.24 ns)

 <State 4>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_8', kern_dec.cpp:196) on array 'SBOX_V' [206]  (1.24 ns)
	'xor' operation ('xor_ln1357_35', kern_dec.cpp:210) [220]  (0.335 ns)
	'xor' operation ('xor_ln1357_43', kern_dec.cpp:220) [228]  (0.335 ns)
	'xor' operation ('xor_ln1357_47', kern_dec.cpp:225) [232]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_21', kern_dec.cpp:199) [243]  (0 ns)
	'load' operation ('SBOX_V_load_15', kern_dec.cpp:199) on array 'SBOX_V' [244]  (1.24 ns)

 <State 5>: 3.14ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_13', kern_dec.cpp:197) on array 'SBOX_V' [238]  (1.24 ns)
	'xor' operation ('xor_ln719_2', kern_dec.cpp:200) [245]  (0.335 ns)
	'xor' operation ('xor_ln1357_60', kern_dec.cpp:222) [258]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_4', kern_dec.cpp:196) [263]  (0 ns)
	'load' operation ('SBOX_V_load_16', kern_dec.cpp:196) on array 'SBOX_V' [264]  (1.24 ns)

 <State 6>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_16', kern_dec.cpp:196) on array 'SBOX_V' [264]  (1.24 ns)
	'xor' operation ('xor_ln1357_67', kern_dec.cpp:210) [278]  (0.335 ns)
	'xor' operation ('xor_ln1357_74', kern_dec.cpp:220) [282]  (0.335 ns)
	'xor' operation ('xor_ln1357_78', kern_dec.cpp:225) [286]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_27', kern_dec.cpp:199) [297]  (0 ns)
	'load' operation ('SBOX_V_load_23', kern_dec.cpp:199) on array 'SBOX_V' [298]  (1.24 ns)

 <State 7>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_21', kern_dec.cpp:197) on array 'SBOX_V' [292]  (1.24 ns)
	'xor' operation ('xor_ln719_3', kern_dec.cpp:200) [299]  (0.335 ns)
	'xor' operation ('xor_ln1357_83', kern_dec.cpp:212) [304]  (0.335 ns)
	'xor' operation ('xor_ln1357_87', kern_dec.cpp:222) [308]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_6', kern_dec.cpp:196) [313]  (0 ns)
	'load' operation ('SBOX_V_load_24', kern_dec.cpp:196) on array 'SBOX_V' [314]  (1.24 ns)

 <State 8>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_24', kern_dec.cpp:196) on array 'SBOX_V' [314]  (1.24 ns)
	'xor' operation ('xor_ln1357_95', kern_dec.cpp:210) [328]  (0.335 ns)
	'xor' operation ('xor_ln1357_99', kern_dec.cpp:220) [332]  (0.335 ns)
	'xor' operation ('xor_ln1357_103', kern_dec.cpp:225) [336]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_33', kern_dec.cpp:199) [347]  (0 ns)
	'load' operation ('SBOX_V_load_31', kern_dec.cpp:199) on array 'SBOX_V' [348]  (1.24 ns)

 <State 9>: 3.14ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_29', kern_dec.cpp:197) on array 'SBOX_V' [342]  (1.24 ns)
	'xor' operation ('xor_ln719_4', kern_dec.cpp:200) [349]  (0.335 ns)
	'xor' operation ('xor_ln1357_112', kern_dec.cpp:222) [358]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_8', kern_dec.cpp:196) [363]  (0 ns)
	'load' operation ('SBOX_V_load_32', kern_dec.cpp:196) on array 'SBOX_V' [364]  (1.24 ns)

 <State 10>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_32', kern_dec.cpp:196) on array 'SBOX_V' [364]  (1.24 ns)
	'xor' operation ('xor_ln1357_120', kern_dec.cpp:210) [378]  (0.335 ns)
	'xor' operation ('xor_ln1357_124', kern_dec.cpp:220) [382]  (0.335 ns)
	'xor' operation ('xor_ln1357_128', kern_dec.cpp:225) [386]  (0.335 ns)
	'getelementptr' operation ('SBOX_V_addr_39', kern_dec.cpp:199) [397]  (0 ns)
	'load' operation ('SBOX_V_load_39', kern_dec.cpp:199) on array 'SBOX_V' [398]  (1.24 ns)

 <State 11>: 3.48ns
The critical path consists of the following:
	'load' operation ('SBOX_V_load_37', kern_dec.cpp:197) on array 'SBOX_V' [392]  (1.24 ns)
	'xor' operation ('xor_ln719_5', kern_dec.cpp:200) [399]  (0.335 ns)
	'xor' operation ('xor_ln1357_129', kern_dec.cpp:212) [400]  (0.335 ns)
	'xor' operation ('plain[4].V', kern_dec.cpp:268) [510]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_19', kern_dec.cpp:302) [543]  (0 ns)
	'load' operation ('temp_state[4].V', kern_dec.cpp:302) on array 'INV_SBOX_V' [544]  (1.24 ns)

 <State 12>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load', kern_dec.cpp:302) on array 'INV_SBOX_V' [532]  (1.24 ns)
	'xor' operation ('xor_ln719_6', kern_dec.cpp:309) [578]  (0.335 ns)
	'call' operation ('p_0', kern_dec.cpp:321) to 'mul_bytes' [598]  (4.17 ns)
	'xor' operation ('xor_ln1357_161', kern_dec.cpp:324) [602]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [604]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_31', kern_dec.cpp:302) [711]  (0 ns)
	'load' operation ('INV_SBOX_V_load_20', kern_dec.cpp:302) on array 'INV_SBOX_V' [712]  (1.24 ns)

 <State 13>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_20', kern_dec.cpp:302) on array 'INV_SBOX_V' [712]  (1.24 ns)
	'xor' operation ('xor_ln719_30', kern_dec.cpp:309) [758]  (0.335 ns)
	'call' operation ('p_0_1', kern_dec.cpp:321) to 'mul_bytes' [778]  (4.17 ns)
	'xor' operation ('xor_ln1357_209', kern_dec.cpp:324) [782]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [784]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_47', kern_dec.cpp:302) [891]  (0 ns)
	'load' operation ('INV_SBOX_V_load_36', kern_dec.cpp:302) on array 'INV_SBOX_V' [892]  (1.24 ns)

 <State 14>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_36', kern_dec.cpp:302) on array 'INV_SBOX_V' [892]  (1.24 ns)
	'xor' operation ('xor_ln719_50', kern_dec.cpp:309) [938]  (0.335 ns)
	'call' operation ('p_0_2', kern_dec.cpp:321) to 'mul_bytes' [958]  (4.17 ns)
	'xor' operation ('xor_ln1357_257', kern_dec.cpp:324) [962]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [964]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_63', kern_dec.cpp:302) [1071]  (0 ns)
	'load' operation ('INV_SBOX_V_load_52', kern_dec.cpp:302) on array 'INV_SBOX_V' [1072]  (1.24 ns)

 <State 15>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_52', kern_dec.cpp:302) on array 'INV_SBOX_V' [1072]  (1.24 ns)
	'xor' operation ('xor_ln719_68', kern_dec.cpp:309) [1118]  (0.335 ns)
	'call' operation ('p_0_3', kern_dec.cpp:321) to 'mul_bytes' [1138]  (4.17 ns)
	'xor' operation ('xor_ln1357_305', kern_dec.cpp:324) [1142]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [1144]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_79', kern_dec.cpp:302) [1251]  (0 ns)
	'load' operation ('INV_SBOX_V_load_68', kern_dec.cpp:302) on array 'INV_SBOX_V' [1252]  (1.24 ns)

 <State 16>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_68', kern_dec.cpp:302) on array 'INV_SBOX_V' [1252]  (1.24 ns)
	'xor' operation ('xor_ln719_84', kern_dec.cpp:309) [1298]  (0.335 ns)
	'call' operation ('p_0_4', kern_dec.cpp:321) to 'mul_bytes' [1318]  (4.17 ns)
	'xor' operation ('xor_ln1357_353', kern_dec.cpp:324) [1322]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [1324]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_95', kern_dec.cpp:302) [1431]  (0 ns)
	'load' operation ('INV_SBOX_V_load_84', kern_dec.cpp:302) on array 'INV_SBOX_V' [1432]  (1.24 ns)

 <State 17>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_84', kern_dec.cpp:302) on array 'INV_SBOX_V' [1432]  (1.24 ns)
	'xor' operation ('xor_ln719_100', kern_dec.cpp:309) [1479]  (0.335 ns)
	'call' operation ('p_0_5', kern_dec.cpp:321) to 'mul_bytes' [1510]  (4.17 ns)
	'xor' operation ('xor_ln1357_401', kern_dec.cpp:324) [1514]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [1516]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_111', kern_dec.cpp:302) [1623]  (0 ns)
	'load' operation ('INV_SBOX_V_load_100', kern_dec.cpp:302) on array 'INV_SBOX_V' [1624]  (1.24 ns)

 <State 18>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_100', kern_dec.cpp:302) on array 'INV_SBOX_V' [1624]  (1.24 ns)
	'xor' operation ('xor_ln719_116', kern_dec.cpp:309) [1671]  (0.335 ns)
	'call' operation ('p_0_6', kern_dec.cpp:321) to 'mul_bytes' [1702]  (4.17 ns)
	'xor' operation ('xor_ln1357_449', kern_dec.cpp:324) [1706]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [1708]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_127', kern_dec.cpp:302) [1815]  (0 ns)
	'load' operation ('INV_SBOX_V_load_116', kern_dec.cpp:302) on array 'INV_SBOX_V' [1816]  (1.24 ns)

 <State 19>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_116', kern_dec.cpp:302) on array 'INV_SBOX_V' [1816]  (1.24 ns)
	'xor' operation ('xor_ln719_132', kern_dec.cpp:309) [1863]  (0.335 ns)
	'call' operation ('p_0_7', kern_dec.cpp:321) to 'mul_bytes' [1894]  (4.17 ns)
	'xor' operation ('xor_ln1357_497', kern_dec.cpp:324) [1898]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [1900]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_143', kern_dec.cpp:302) [2007]  (0 ns)
	'load' operation ('INV_SBOX_V_load_132', kern_dec.cpp:302) on array 'INV_SBOX_V' [2008]  (1.24 ns)

 <State 20>: 7.32ns
The critical path consists of the following:
	'load' operation ('INV_SBOX_V_load_132', kern_dec.cpp:302) on array 'INV_SBOX_V' [2008]  (1.24 ns)
	'xor' operation ('xor_ln719_148', kern_dec.cpp:309) [2055]  (0.335 ns)
	'call' operation ('p_0_8', kern_dec.cpp:321) to 'mul_bytes' [2086]  (4.17 ns)
	'xor' operation ('xor_ln1357_545', kern_dec.cpp:324) [2090]  (0 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:324) [2092]  (0.335 ns)
	'getelementptr' operation ('INV_SBOX_V_addr_159', kern_dec.cpp:375) [2199]  (0 ns)
	'load' operation ('plain[0].V', kern_dec.cpp:375) on array 'INV_SBOX_V' [2200]  (1.24 ns)

 <State 21>: 1.57ns
The critical path consists of the following:
	'load' operation ('plain[0].V', kern_dec.cpp:375) on array 'INV_SBOX_V' [2200]  (1.24 ns)
	'xor' operation ('plain[0].V', kern_dec.cpp:381) [2247]  (0.335 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('flag_flag_3') [2283]  (0.656 ns)
	'phi' operation ('flag_flag_3') [2283]  (0 ns)
	multiplexor before 'phi' operation ('flag_flag_4') [2310]  (0.694 ns)
	'phi' operation ('flag_flag_4') [2310]  (0 ns)

 <State 23>: 1.02ns
The critical path consists of the following:
	'phi' operation ('flag_load_2', kern_dec.cpp:142) with incoming values : ('flag_load', kern_dec.cpp:100) ('add_ln142', kern_dec.cpp:142) [2301]  (0 ns)
	'add' operation ('add_ln162', kern_dec.cpp:162) [2307]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
