Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Nov  4 14:51:33 2019
| Host         : ADITYA-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./vivado_run/Timing/post_route_timing_summary.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: a/divided_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uut/rxshiftreg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -49.004    -4969.800                   1301                 3339        0.087        0.000                      0                 3339        4.500        0.000                       0                  1196  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -49.004    -4969.800                   1301                 3339        0.087        0.000                      0                 3339        4.500        0.000                       0                  1196  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1301  Failing Endpoints,  Worst Slack      -49.004ns,  Total Violation    -4969.800ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -49.004ns  (required time - arrival time)
  Source:                 ab_reg[73]_replica_10/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AB_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        58.702ns  (logic 13.161ns (22.420%)  route 45.542ns (77.580%))
  Logic Levels:           70  (LUT3=1 LUT4=18 LUT5=3 LUT6=47 MUXF7=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.255ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.734     5.255    clk_IBUF_BUFG
    SLICE_X23Y114        FDRE                                         r  ab_reg[73]_replica_10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y114        FDRE (Prop_fdre_C_Q)         0.456     5.711 r  ab_reg[73]_replica_10/Q
                         net (fo=11, routed)          1.083     6.795    ab_reg_n_0_[73]_repN_10
    SLICE_X22Y113        LUT6 (Prop_lut6_I3_O)        0.124     6.919 r  AB[13]_i_463/O
                         net (fo=5, routed)           0.934     7.852    AB[13]_i_463_n_0
    SLICE_X16Y115        LUT4 (Prop_lut4_I1_O)        0.120     7.972 r  AB[13]_i_404/O
                         net (fo=4, routed)           0.484     8.456    AB[13]_i_404_n_0
    SLICE_X14Y115        LUT6 (Prop_lut6_I2_O)        0.327     8.783 r  AB[0]_i_91/O
                         net (fo=2, routed)           0.880     9.664    AB[0]_i_91_n_0
    SLICE_X11Y114        LUT6 (Prop_lut6_I2_O)        0.124     9.788 r  AB[0]_i_79/O
                         net (fo=3, routed)           0.956    10.744    AB[0]_i_79_n_0
    SLICE_X11Y113        LUT6 (Prop_lut6_I1_O)        0.124    10.868 r  AB[0]_i_67/O
                         net (fo=3, routed)           0.824    11.692    AB[0]_i_67_n_0
    SLICE_X10Y109        LUT6 (Prop_lut6_I5_O)        0.124    11.816 f  AB[0]_i_60/O
                         net (fo=4, routed)           1.190    13.006    AB[0]_i_60_n_0
    SLICE_X16Y106        LUT4 (Prop_lut4_I0_O)        0.152    13.158 r  AB[3]_i_179/O
                         net (fo=3, routed)           0.647    13.805    AB[3]_i_179_n_0
    SLICE_X19Y106        LUT6 (Prop_lut6_I2_O)        0.326    14.131 r  AB[3]_i_144/O
                         net (fo=3, routed)           0.431    14.562    AB[3]_i_144_n_0
    SLICE_X20Y106        LUT4 (Prop_lut4_I0_O)        0.118    14.680 r  AB[4]_i_123/O
                         net (fo=3, routed)           0.593    15.274    AB[4]_i_123_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.326    15.600 f  AB[7]_i_265/O
                         net (fo=4, routed)           1.072    16.672    AB[7]_i_265_n_0
    SLICE_X15Y113        LUT4 (Prop_lut4_I3_O)        0.150    16.822 r  AB[7]_i_260/O
                         net (fo=3, routed)           0.949    17.771    AB[7]_i_260_n_0
    SLICE_X25Y113        LUT6 (Prop_lut6_I0_O)        0.326    18.097 f  AB[7]_i_272/O
                         net (fo=4, routed)           0.953    19.050    AB[7]_i_272_n_0
    SLICE_X32Y116        LUT4 (Prop_lut4_I0_O)        0.153    19.203 r  AB[10]_i_277/O
                         net (fo=3, routed)           0.770    19.973    AB[10]_i_277_n_0
    SLICE_X35Y117        LUT6 (Prop_lut6_I2_O)        0.327    20.300 r  AB[10]_i_280/O
                         net (fo=3, routed)           0.716    21.016    AB[10]_i_280_n_0
    SLICE_X38Y116        LUT4 (Prop_lut4_I1_O)        0.116    21.132 r  AB[13]_i_191/O
                         net (fo=3, routed)           1.112    22.244    AB[13]_i_191_n_0
    SLICE_X50Y121        LUT6 (Prop_lut6_I0_O)        0.328    22.572 r  AB[13]_i_138/O
                         net (fo=4, routed)           0.787    23.359    AB[13]_i_138_n_0
    SLICE_X51Y123        LUT4 (Prop_lut4_I0_O)        0.150    23.509 r  AB[15]_i_186/O
                         net (fo=3, routed)           0.634    24.142    AB[15]_i_186_n_0
    SLICE_X52Y124        LUT6 (Prop_lut6_I0_O)        0.326    24.468 r  AB[15]_i_191/O
                         net (fo=4, routed)           0.821    25.289    AB[15]_i_191_n_0
    SLICE_X54Y126        LUT4 (Prop_lut4_I3_O)        0.150    25.439 f  AB[1]_i_136/O
                         net (fo=3, routed)           0.641    26.079    AB[1]_i_136_n_0
    SLICE_X54Y125        LUT6 (Prop_lut6_I3_O)        0.328    26.407 f  AB[3]_i_132/O
                         net (fo=4, routed)           0.964    27.372    AB[3]_i_132_n_0
    SLICE_X55Y121        LUT4 (Prop_lut4_I3_O)        0.150    27.522 r  AB[5]_i_133/O
                         net (fo=3, routed)           0.963    28.485    AB[5]_i_133_n_0
    SLICE_X55Y117        LUT6 (Prop_lut6_I0_O)        0.332    28.817 r  AB[5]_i_100/O
                         net (fo=4, routed)           1.012    29.829    AB[5]_i_100_n_0
    SLICE_X55Y108        LUT4 (Prop_lut4_I0_O)        0.152    29.981 r  AB[7]_i_254/O
                         net (fo=3, routed)           0.545    30.526    AB[7]_i_254_n_0
    SLICE_X54Y108        LUT6 (Prop_lut6_I0_O)        0.332    30.858 f  AB[8]_i_27/O
                         net (fo=4, routed)           0.880    31.738    AB[8]_i_27_n_0
    SLICE_X53Y103        LUT4 (Prop_lut4_I0_O)        0.150    31.888 f  AB[10]_i_266/O
                         net (fo=3, routed)           0.503    32.392    AB[10]_i_266_n_0
    SLICE_X51Y103        LUT6 (Prop_lut6_I0_O)        0.326    32.718 f  AB[11]_i_27/O
                         net (fo=4, routed)           0.762    33.480    AB[11]_i_27_n_0
    SLICE_X49Y102        LUT4 (Prop_lut4_I0_O)        0.118    33.598 f  AB[14]_i_39/O
                         net (fo=3, routed)           0.608    34.206    AB[14]_i_39_n_0
    SLICE_X49Y100        LUT6 (Prop_lut6_I0_O)        0.326    34.532 f  AB[15]_i_261/O
                         net (fo=4, routed)           1.000    35.532    AB[15]_i_261_n_0
    SLICE_X39Y100        LUT4 (Prop_lut4_I0_O)        0.150    35.682 r  AB[1]_i_97/O
                         net (fo=3, routed)           0.761    36.443    AB[1]_i_97_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I2_O)        0.326    36.769 f  AB[1]_i_100/O
                         net (fo=3, routed)           0.750    37.519    AB[1]_i_100_n_0
    SLICE_X37Y97         LUT4 (Prop_lut4_I1_O)        0.118    37.637 r  AB[4]_i_83/O
                         net (fo=2, routed)           0.449    38.086    AB[4]_i_83_n_0
    SLICE_X37Y97         LUT6 (Prop_lut6_I2_O)        0.326    38.412 r  AB[4]_i_59/O
                         net (fo=4, routed)           0.872    39.284    AB[4]_i_59_n_0
    SLICE_X39Y94         LUT4 (Prop_lut4_I0_O)        0.150    39.434 r  AB[7]_i_152/O
                         net (fo=2, routed)           0.865    40.300    AB[7]_i_152_n_0
    SLICE_X39Y94         LUT6 (Prop_lut6_I0_O)        0.332    40.632 r  AB[7]_i_83/O
                         net (fo=4, routed)           0.658    41.290    AB[7]_i_83_n_0
    SLICE_X39Y93         LUT4 (Prop_lut4_I0_O)        0.124    41.414 f  AB[10]_i_162/O
                         net (fo=2, routed)           0.775    42.189    AB[10]_i_162_n_0
    SLICE_X39Y90         LUT6 (Prop_lut6_I0_O)        0.124    42.313 r  AB[10]_i_94/O
                         net (fo=4, routed)           0.666    42.979    AB[10]_i_94_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I3_O)        0.152    43.131 f  AB[13]_i_120/O
                         net (fo=2, routed)           0.744    43.875    AB[13]_i_120_n_0
    SLICE_X34Y90         LUT6 (Prop_lut6_I0_O)        0.332    44.207 r  AB[13]_i_71/O
                         net (fo=4, routed)           0.617    44.824    AB[13]_i_71_n_0
    SLICE_X34Y89         LUT4 (Prop_lut4_I0_O)        0.150    44.974 r  AB[15]_i_167/O
                         net (fo=3, routed)           0.485    45.459    AB[15]_i_167_n_0
    SLICE_X34Y89         LUT6 (Prop_lut6_I2_O)        0.328    45.787 r  AB[15]_i_88/O
                         net (fo=3, routed)           0.814    46.601    AB[15]_i_88_n_0
    SLICE_X34Y88         LUT6 (Prop_lut6_I1_O)        0.124    46.725 r  AB[15]_i_35/O
                         net (fo=3, routed)           0.861    47.586    AB[15]_i_35_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I2_O)        0.124    47.710 r  AB[5]_i_86/O
                         net (fo=2, routed)           0.873    48.583    AB[5]_i_86_n_0
    SLICE_X37Y85         LUT6 (Prop_lut6_I5_O)        0.124    48.707 f  AB[15]_i_454/O
                         net (fo=1, routed)           0.497    49.204    AB[15]_i_454_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I1_O)        0.124    49.328 r  AB[15]_i_347/O
                         net (fo=2, routed)           0.424    49.752    AB[15]_i_347_n_0
    SLICE_X37Y84         LUT6 (Prop_lut6_I5_O)        0.124    49.876 f  AB[1]_i_158/O
                         net (fo=1, routed)           0.627    50.503    AB[1]_i_158_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.124    50.627 r  AB[1]_i_121/O
                         net (fo=2, routed)           0.310    50.937    AB[1]_i_121_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I5_O)        0.124    51.061 f  AB[6]_i_99/O
                         net (fo=1, routed)           0.446    51.507    AB[6]_i_99_n_0
    SLICE_X42Y84         LUT6 (Prop_lut6_I1_O)        0.124    51.631 r  AB[6]_i_78/O
                         net (fo=2, routed)           0.575    52.205    AB[6]_i_78_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I5_O)        0.124    52.329 f  AB[15]_i_521/O
                         net (fo=1, routed)           0.653    52.982    AB[15]_i_521_n_0
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124    53.106 r  AB[15]_i_414/O
                         net (fo=1, routed)           0.294    53.401    AB[15]_i_414_n_0
    SLICE_X44Y86         LUT6 (Prop_lut6_I5_O)        0.124    53.525 f  AB[15]_i_310/O
                         net (fo=1, routed)           0.414    53.938    AB[15]_i_310_n_0
    SLICE_X43Y86         LUT6 (Prop_lut6_I1_O)        0.124    54.062 r  AB[15]_i_217/O
                         net (fo=2, routed)           0.445    54.508    AB[15]_i_217_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I5_O)        0.124    54.632 r  AB[5]_i_151/O
                         net (fo=1, routed)           0.295    54.926    AB[5]_i_151_n_0
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124    55.050 r  AB[5]_i_114/O
                         net (fo=2, routed)           0.658    55.709    AB[5]_i_114_n_0
    SLICE_X31Y90         LUT6 (Prop_lut6_I5_O)        0.124    55.833 f  AB[15]_i_611/O
                         net (fo=1, routed)           0.569    56.402    AB[15]_i_611_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I1_O)        0.124    56.526 r  AB[15]_i_494/O
                         net (fo=1, routed)           0.808    57.334    AB[15]_i_494_n_0
    SLICE_X14Y90         LUT6 (Prop_lut6_I5_O)        0.124    57.458 f  AB[15]_i_393/O
                         net (fo=1, routed)           0.571    58.029    AB[15]_i_393_n_0
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.124    58.153 r  AB[15]_i_290/O
                         net (fo=2, routed)           0.316    58.469    AB[15]_i_290_n_0
    SLICE_X14Y88         LUT6 (Prop_lut6_I5_O)        0.124    58.593 f  AB[4]_i_128/O
                         net (fo=1, routed)           0.667    59.260    AB[4]_i_128_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I1_O)        0.124    59.384 r  AB[4]_i_98/O
                         net (fo=2, routed)           0.316    59.700    AB[4]_i_98_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I5_O)        0.124    59.824 f  AB[7]_i_208/O
                         net (fo=1, routed)           0.154    59.978    AB[7]_i_208_n_0
    SLICE_X29Y87         LUT6 (Prop_lut6_I0_O)        0.124    60.102 r  AB[7]_i_119/O
                         net (fo=2, routed)           0.303    60.405    AB[7]_i_119_n_0
    SLICE_X29Y87         LUT5 (Prop_lut5_I0_O)        0.124    60.529 r  AB[7]_i_62/O
                         net (fo=1, routed)           0.460    60.989    AB[7]_i_62_n_0
    SLICE_X29Y86         LUT5 (Prop_lut5_I0_O)        0.124    61.113 r  AB[7]_i_21/O
                         net (fo=2, routed)           0.164    61.277    AB[7]_i_21_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I0_O)        0.124    61.401 r  AB[13]_i_48/O
                         net (fo=4, routed)           0.456    61.856    AB[13]_i_48_n_0
    SLICE_X30Y86         LUT5 (Prop_lut5_I0_O)        0.124    61.980 r  AB[10]_i_16/O
                         net (fo=3, routed)           0.428    62.409    AB[10]_i_16_n_0
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.124    62.533 r  AB[12]_i_15/O
                         net (fo=1, routed)           0.154    62.687    m[124]
    SLICE_X31Y86         LUT6 (Prop_lut6_I0_O)        0.124    62.811 r  AB[12]_i_7/O
                         net (fo=1, routed)           0.000    62.811    AB[12]_i_7_n_0
    SLICE_X31Y86         MUXF7 (Prop_muxf7_I1_O)      0.217    63.028 r  AB_reg[12]_i_3/O
                         net (fo=1, routed)           0.631    63.659    AB_reg[12]_i_3_n_0
    SLICE_X33Y86         LUT3 (Prop_lut3_I2_O)        0.299    63.958 r  AB[12]_i_1/O
                         net (fo=1, routed)           0.000    63.958    AB[12]
    SLICE_X33Y86         FDRE                                         r  AB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        1.430    14.771    clk_IBUF_BUFG
    SLICE_X33Y86         FDRE                                         r  AB_reg[12]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.032    14.954    AB_reg[12]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -63.958    
  -------------------------------------------------------------------
                         slack                                -49.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 a/counter_value_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a/counter_value_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.355ns (77.190%)  route 0.105ns (22.810%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.565     1.448    a/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  a/counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  a/counter_value_reg[7]/Q
                         net (fo=2, routed)           0.104     1.693    a/counter_value[7]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.853 r  a/counter_value_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.854    a/counter_value_reg[8]_i_1_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.908 r  a/counter_value_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.908    a/counter_value_reg[12]_i_1_n_7
    SLICE_X47Y50         FDRE                                         r  a/counter_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1195, routed)        0.833     1.960    a/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  a/counter_value_reg[9]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    a/counter_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ab_reg[100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y48   a/counter_value_reg[2]/C



