module Example_3(
    input clk,
    input reset,
    output reg red,
    output reg yellow,
    output reg green
);

    // Definici贸n de estados
    parameter STATE_GREEN = 2'b00;
    parameter STATE_YELLOW = 2'b01;
    parameter STATE_RED = 2'b10;

    // Registro de estado actual
    reg [1:0] current_state;

    // Contador de ciclos
    reg [3:0] cycle_counter;

	  // Divisor de frecuencia (divide por 100,000)
    reg [16:0] div_counter;
    wire div_clk;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            div_counter <= 17'd0;
        end else if (div_counter == 17'd99999) begin
            div_counter <= 17'd0;
        end else begin
            div_counter <= div_counter + 1'b1;
        end
    end

    assign div_clk = (div_counter == 17'd99999);

    // Resto del c贸digo de la FSM (igual que antes)
    // Utiliza div_clk en lugar de clk
	 
	 
    // L贸gica de transici贸n de estados y salidas
    always @(posedge div_clk or posedge reset) begin
        if (reset) begin
            current_state <= STATE_GREEN;
            cycle_counter <= 4'd0;
            red <= 0;
            yellow <= 0;
            green <= 1;
        end else begin
            case (current_state)
                STATE_GREEN: begin
                    if (cycle_counter == 4'd3) begin
                        current_state <= STATE_YELLOW;
                        cycle_counter <= 4'd0;
                        red <= 0;
                        yellow <= 1;
                        green <= 0;
                    end else begin
                        cycle_counter <= cycle_counter + 1'b1;
                        red <= 0;
                        yellow <= 0;
                        green <= 1;
                    end
                end
                STATE_YELLOW: begin
                    if (cycle_counter == 4'd1) begin
                        current_state <= STATE_RED;
                        cycle_counter <= 4'd0;
                        red <= 1;
                        yellow <= 0;
                        green <= 0;
                    end else begin
                        cycle_counter <= cycle_counter + 1'b1;
                        red <= 0;
                        yellow <= 1;
                        green <= 0;
                    end
                end
                STATE_RED: begin
                    if (cycle_counter == 4'd5) begin
                        current_state <= STATE_GREEN;
                        cycle_counter <= 4'd0;
                        red <= 0;
                        yellow <= 0;
                        green <= 1;
                    end else begin
                        cycle_counter <= cycle_counter + 1'b1;
                        red <= 1;
                        yellow <= 0;
                        green <= 0;
                    end
                end
                default: begin
                    current_state <= STATE_GREEN;
                    cycle_counter <= 4'd0;
                    red <= 0;
                    yellow <= 0;
                    green <= 1;
                end
            endcase
        end
    end

endmodule