module module_0 ();
  generate
    logic id_1;
  endgenerate
endmodule
