Notice 0: Reading LEF file:  Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45.lef
Notice 0: 
Reading DEF file: aes.def
Notice 0: Design: aes_cipher_top
Notice 0:     Created 388 pins.
Notice 0:     Created 19835 components and 101835 component-terminals.
Notice 0:     Created 2 special nets and 39670 connections.
Notice 0:     Created 18908 nets and 62165 connections.
Notice 0: Finished DEF file: aes.def
INFO: Reading Voltage source file Vsrc_aes.loc
INFO: Reading location of VDD and VSS sources 
Creating G Matrix
Extracting power stripes on net VDD
Creating Nodes:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
INFO: Number of nodes on net VDD =74368
Creating Connections:       1%  2%  3%  4%  5%  6%  7%  8%  9% 10% 11% 12% 13% 14% 15% 16% 17% 18% 19% 20% 21% 22% 23% 24% 25% 26% 27% 28% 29% 30% 31% 32% 33% 34% 35% 36% 37% 38% 39% 40% 41% 42% 43% 44% 45% 46% 47% 48% 49% 50% 51% 52% 53% 54% 55% 56% 57% 58% 59% 60% 61% 62% 63% 64% 65% 66% 67% 68% 69% 70% 71% 72% 73% 74% 75% 76% 77% 78% 79% 80% 81% 82% 83% 84% 85% 86% 87% 88% 89% 90% 91% 92% 93% 94% 95% 96% 97% 98% 99%100%
INFO: G matrix created 


INFO: Executing STA for Power
INFO: Execute STA
INFO: Created J vector
INFO: No dangling stripe found on net VDD
INFO: Connection between all PDN nodes established on net VDD
INFO: Factorizing G
INFO: Solving GV=J
INFO: SparseLU begin solving
INFO: SparseLU finished solving


######################################
Worstcase Voltage: 1.0996
Average IR drop  : 0.00022511
Worstcase IR drop: 0.00035514
######################################
