<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Oct  1 14:37:40 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="PCB_All_SRAM" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="GNSS_TX" SIGIS="undef" SIGNAME="External_Ports_GNSS_TX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_100MHZ_0" PORT="i_RX_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HEATER_1" SIGIS="undef" SIGNAME="HTR_controller_new_0_nmos_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HTR_controller_new_0" PORT="nmos_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="HEATER_2" SIGIS="undef" SIGNAME="HTR_controller_new_1_nmos_out">
      <CONNECTIONS>
        <CONNECTION INSTANCE="HTR_controller_new_1" PORT="nmos_out"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="21" NAME="SRAM1A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SRAM1DEC" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_decoder">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="decoder"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SRAM1DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM1DQ_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="DQ_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="SRAM1DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_DQ_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="SRAM1DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_DQ_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SRAM1_EN" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_CE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="CE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SRAM1_WE" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_WE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="WE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="21" NAME="SRAM2A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_A">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="A"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="2" NAME="SRAM2DEC" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_decoder">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="decoder"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="15" NAME="SRAM2DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM2DQ_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="DQ_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="SRAM2DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_DQ_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="SRAM2DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_DQ_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SRAM2_EN" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_CE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="CE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="SRAM2_WE" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_WE_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="WE_n"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_MCU_RX" SIGIS="undef" SIGNAME="External_Ports_UART_MCU_RX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_100MHZ_1" PORT="i_RX_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_MCU_TX" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Serial">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="o_TX_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_RAD_TX" SIGIS="undef" SIGNAME="External_Ports_UART_RAD_TX">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_100MHZ_2" PORT="i_RX_Serial"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Mode_control_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Mode_control_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led1" SIGIS="undef" SIGNAME="RAD_formatter_0_led2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RAD_formatter_0" PORT="led2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="UART_RX_100MHZ_2" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="led3" SIGIS="undef" SIGNAME="RAD_formatter_0_led0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="RAD_formatter_0" PORT="led0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="External_Ports_scl_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="I2Cmod_0_scl_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="I2Cmod_0_scl_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="scl_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="External_Ports_sda_i">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_i"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="I2Cmod_0_sda_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_o"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="I2Cmod_0_sda_t">
      <CONNECTIONS>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sda_t"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SET_RTC_switchmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Pulse_Per_Second_100_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="RESTART_mod_0" PORT="clk"/>
        <CONNECTION INSTANCE="SAY_HEY_switchmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="BF_formatter_0" PORT="clk"/>
        <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="GNSS_Sender_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="sysclk"/>
        <CONNECTION INSTANCE="TC_distributor_0" PORT="clk"/>
        <CONNECTION INSTANCE="TM_packet_sender_0" PORT="clk"/>
        <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="I2Cmod_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="clk"/>
        <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="sysclk"/>
        <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="sysclk"/>
        <CONNECTION INSTANCE="HK_formatter_0" PORT="clk"/>
        <CONNECTION INSTANCE="Pulse_WithDelay_Per_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="Mode_control_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="HTR_controller_new_0" PORT="clk"/>
        <CONNECTION INSTANCE="HTR_controller_new_1" PORT="clk"/>
        <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="clk"/>
        <CONNECTION INSTANCE="HTR_CALC_0" PORT="clk"/>
        <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="RAD_formatter_0" PORT="clk"/>
        <CONNECTION INSTANCE="UART_RX_100MHZ_0" PORT="sysclk"/>
        <CONNECTION INSTANCE="UART_RX_100MHZ_1" PORT="sysclk"/>
        <CONNECTION INSTANCE="UART_RX_100MHZ_2" PORT="sysclk"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/BF_Data_Collector_Dr_0" HWVERSION="1.0" INSTANCE="BF_Data_Collector_Dr_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BF_Data_Collector_Draft2" VLNV="xilinx.com:module_ref:BF_Data_Collector_Draft2:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_BF_Data_Collector_Dr_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data_ready_0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="o_BF_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="data_ready_1" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="o_BF_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="46" NAME="i_BF_data_0" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="o_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="46" NAME="i_BF_data_1" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="o_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_dump" SIGIS="undef" SIGNAME="Pulse_Per_Second_100_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pulse_Per_Second_100_0" PORT="o_pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="197" NAME="o_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="SRAM_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_BF_drive" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="SRAM_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/BF_formatter_0" HWVERSION="1.0" INSTANCE="BF_formatter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="BF_formatter" VLNV="xilinx.com:module_ref:BF_formatter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="400000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_BF_formatter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="223" NAME="BF_packet" RIGHT="0" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="BF_packet_DV" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_BF_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="BF_packet_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_BF_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_BF_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done" SIGIS="undef" SIGNAME="BF_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_TX_done_BF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RTC_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_BF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_BF"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RTC_request" SIGIS="undef" SIGNAME="BF_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_BF_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="197" NAME="SRAM_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="o_BF_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SRAM_data_DV" SIGIS="undef" SIGNAME="BF_Data_Collector_Dr_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="o_BF_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/GNSS_Fetcher_mod_0" HWVERSION="1.0" INSTANCE="GNSS_Fetcher_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GNSS_Fetcher_mod" VLNV="xilinx.com:module_ref:GNSS_Fetcher_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_GNSS_Fetcher_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_RX_drive" SIGIS="undef" SIGNAME="UART_RX_100MHZ_0_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_0" PORT="o_RX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_gnss_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_0_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_0" PORT="o_RX_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="383" NAME="o_gnss_data" RIGHT="0" SIGIS="undef" SIGNAME="GNSS_Fetcher_mod_0_o_gnss_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Sender_0" PORT="i_gnss_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_gnss_drive" SIGIS="undef" SIGNAME="GNSS_Fetcher_mod_0_o_gnss_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Sender_0" PORT="data_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/GNSS_Sender_0" HWVERSION="1.0" INSTANCE="GNSS_Sender_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="GNSS_Sender" VLNV="xilinx.com:module_ref:GNSS_Sender:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_GNSS_Sender_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="data_ready" SIGIS="undef" SIGNAME="GNSS_Fetcher_mod_0_o_gnss_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="o_gnss_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="383" NAME="i_gnss_data" RIGHT="0" SIGIS="undef" SIGNAME="GNSS_Fetcher_mod_0_o_gnss_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="o_gnss_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="383" NAME="o_gnss_data" RIGHT="0" SIGIS="undef" SIGNAME="GNSS_Sender_0_o_gnss_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="GNSS_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_gnss_drive" SIGIS="undef" SIGNAME="GNSS_Sender_0_o_gnss_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="GNSS_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HK_formatter_0" HWVERSION="1.0" INSTANCE="HK_formatter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HK_formatter" VLNV="xilinx.com:module_ref:HK_formatter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="400000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_HK_formatter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="23" NAME="ALT_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_ALT_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_ALT_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ALT_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_HK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ALT_request" SIGIS="undef" SIGNAME="HK_formatter_0_ALT_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_HK_ALT_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="383" NAME="GNSS_data" RIGHT="0" SIGIS="undef" SIGNAME="GNSS_Sender_0_o_gnss_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Sender_0" PORT="o_gnss_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="GNSS_data_DV" SIGIS="undef" SIGNAME="GNSS_Sender_0_o_gnss_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Sender_0" PORT="o_gnss_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="471" NAME="HK_packet" RIGHT="0" SIGIS="undef" SIGNAME="HK_formatter_0_HK_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_HK_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HK_packet_DV" SIGIS="undef" SIGNAME="HK_formatter_0_HK_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_HK_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HK_packet_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_HK_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_HK_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done" SIGIS="undef" SIGNAME="HK_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_TX_done_HK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RTC_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_HK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RTC_request" SIGIS="undef" SIGNAME="HK_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_HK_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="TEMP_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_TEMP_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_TEMP_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TEMP_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_HK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="TEMP_request" SIGIS="undef" SIGNAME="HK_formatter_0_TEMP_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_HK_TEMP_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="start_pulse" SIGIS="undef" SIGNAME="Pulse_WithDelay_Per_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Pulse_WithDelay_Per_0" PORT="o_pulse"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HTR_CALC_0" HWVERSION="1.0" INSTANCE="HTR_CALC_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HTR_CALC" VLNV="xilinx.com:module_ref:HTR_CALC:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_HTR_CALC_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="HTR_request" SIGIS="undef" SIGNAME="HTR_CALC_0_HTR_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="HTR_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done" SIGIS="undef" SIGNAME="HTR_CALC_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="command_htr1" RIGHT="0" SIGIS="undef" SIGNAME="HTR_CALC_0_command_htr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_controller_new_0" PORT="HTR_DUTY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="command_htr2" RIGHT="0" SIGIS="undef" SIGNAME="HTR_CALC_0_command_htr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_controller_new_1" PORT="HTR_DUTY"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="temp_DV" SIGIS="undef" SIGNAME="HTR_ROUTER_0_temp_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="temp_data" RIGHT="0" SIGIS="undef" SIGNAME="HTR_ROUTER_0_temp_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HTR_ROUTER_0" HWVERSION="1.0" INSTANCE="HTR_ROUTER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HTR_ROUTER" VLNV="xilinx.com:module_ref:HTR_ROUTER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_HTR_ROUTER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="HTR_request" SIGIS="undef" SIGNAME="HTR_CALC_0_HTR_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="HTR_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HTR_request_heater" SIGIS="undef" SIGNAME="HTR_ROUTER_0_HTR_request_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="i_HTR_TEMP_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="HTR_request_normal" SIGIS="undef" SIGNAME="HTR_ROUTER_0_HTR_request_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_HTR_TEMP_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="I2C_read_done" SIGIS="undef" SIGNAME="HTR_CALC_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done_heater" SIGIS="undef" SIGNAME="HTR_ROUTER_0_I2C_read_done_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="i_TX_done_HTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="I2C_read_done_normal" SIGIS="undef" SIGNAME="HTR_ROUTER_0_I2C_read_done_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_TX_done_HTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="temp_DV" SIGIS="undef" SIGNAME="HTR_ROUTER_0_temp_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="temp_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="temp_DV_heater" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_TX_DV_HTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_TX_DV_HTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="temp_DV_normal" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_HTR"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="temp_data" RIGHT="0" SIGIS="undef" SIGNAME="HTR_ROUTER_0_temp_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="temp_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="temp_data_heater" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_TX_TEMP_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_TX_TEMP_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="temp_data_normal" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_TEMP_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_TEMP_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HTR_controller_new_0" HWVERSION="1.0" INSTANCE="HTR_controller_new_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HTR_controller_new" VLNV="xilinx.com:module_ref:HTR_controller_new:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_HTR_controller_new_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="HTR_DUTY" RIGHT="0" SIGIS="undef" SIGNAME="HTR_CALC_0_command_htr1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="command_htr1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="diag_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="nmos_out" SIGIS="undef" SIGNAME="HTR_controller_new_0_nmos_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HEATER_1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/HTR_controller_new_1" HWVERSION="1.0" INSTANCE="HTR_controller_new_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="HTR_controller_new" VLNV="xilinx.com:module_ref:HTR_controller_new:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_HTR_controller_new_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="HTR_DUTY" RIGHT="0" SIGIS="undef" SIGNAME="HTR_CALC_0_command_htr2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="command_htr2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="diag_out" SIGIS="undef"/>
        <PORT DIR="O" NAME="nmos_out" SIGIS="undef" SIGNAME="HTR_controller_new_1_nmos_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="HEATER_2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2C_HTR_ROUTER_0" HWVERSION="1.0" INSTANCE="I2C_HTR_ROUTER_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2C_HTR_ROUTER" VLNV="xilinx.com:module_ref:I2C_HTR_ROUTER:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_I2C_HTR_ROUTER_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_busy" SIGIS="undef" SIGNAME="I2Cmod_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i_busy_heater" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_busy_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="i_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="i_busy_normal" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_busy_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_read" RIGHT="0" SIGIS="undef" SIGNAME="I2Cmod_0_data_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="data_rd"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="i_data_read_heater" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_data_read_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="i_data_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="i_data_read_normal" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_data_read_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_data_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" LEFT="6" NAME="o_i2c_address" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="o_i2c_address_heater" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_i2c_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="6" NAME="o_i2c_address_normal" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_i2c_data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="o_i2c_data_wr_heater" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_i2c_data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="o_i2c_data_wr_normal" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_ena" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_i2c_ena_heater" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_i2c_ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_i2c_ena_normal" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_rw" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_i2c_rw_heater" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="o_i2c_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="o_i2c_rw_normal" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_i2c_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reset_i2c" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="I2C_HTR_ROUTER_0_reset_i2c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2Cmod_0" PORT="reset_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2C_HTR_TEMP_0" HWVERSION="1.0" INSTANCE="I2C_HTR_TEMP_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2C_HTR_TEMP" VLNV="xilinx.com:module_ref:I2C_HTR_TEMP:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_I2C_HTR_TEMP_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="HTR_rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_htr"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HTR_TEMP_request" SIGIS="undef" SIGNAME="HTR_ROUTER_0_HTR_request_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="HTR_request_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_HTR" SIGIS="undef" SIGNAME="HTR_ROUTER_0_I2C_read_done_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="I2C_read_done_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_busy" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_busy_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_busy_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_read" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_data_read_heater">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_data_read_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" NAME="led3" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_DV_HTR" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_TX_DV_HTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_DV_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_TX_TEMP_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_TX_TEMP_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_data_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_i2c_address" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_address_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_i2c_data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_data_wr_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_ena" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_ena_heater"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_rw" SIGIS="undef" SIGNAME="I2C_HTR_TEMP_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_rw_heater"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2C_full_sensor_data_0" HWVERSION="1.0" INSTANCE="I2C_full_sensor_data_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2C_full_sensor_data_fetcher" VLNV="xilinx.com:module_ref:I2C_full_sensor_data_fetcher:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_I2C_full_sensor_data_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_BF_RTC_request" SIGIS="undef" SIGNAME="BF_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_ALT_request" SIGIS="undef" SIGNAME="HK_formatter_0_ALT_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="ALT_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_RTC_request" SIGIS="undef" SIGNAME="HK_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_TEMP_request" SIGIS="undef" SIGNAME="HK_formatter_0_TEMP_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="TEMP_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HTR_TEMP_request" SIGIS="undef" SIGNAME="HTR_ROUTER_0_HTR_request_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="HTR_request_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RAD_RTC_request" SIGIS="undef" SIGNAME="RAD_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_SET_RTC_request" SIGIS="undef" SIGNAME="SET_RTC_switchmod_0_SET_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SET_RTC_switchmod_0" PORT="SET_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_BF" SIGIS="undef" SIGNAME="BF_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_HK" SIGIS="undef" SIGNAME="HK_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_HTR" SIGIS="undef" SIGNAME="HTR_ROUTER_0_I2C_read_done_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="I2C_read_done_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done_RAD" SIGIS="undef" SIGNAME="RAD_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="I2C_read_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_busy" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_busy_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_busy_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="i_data_read" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_i_data_read_normal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_data_read_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" NAME="led3" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_SET_RTC_done" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_SET_RTC_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SET_RTC_switchmod_0" PORT="SET_RTC_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_TX_ALT_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_ALT_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="ALT_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV_BF" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_BF">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV_HK" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="RTC_data_DV"/>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="ALT_data_DV"/>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="TEMP_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV_HTR" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_HTR">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_DV_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV_RAD" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_RAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RTC_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="23" NAME="o_TX_RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="RTC_data"/>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="RTC_data"/>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="o_TX_TEMP_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_TEMP_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="TEMP_data"/>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="temp_data_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="6" NAME="o_i2c_address" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_address_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_i2c_data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_data_wr_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_ena" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_ena_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_i2c_rw" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_rw_normal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/I2Cmod_0" HWVERSION="1.0" INSTANCE="I2Cmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="I2Cmod" VLNV="xilinx.com:module_ref:I2Cmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Bus_Clockfrequency" VALUE="400000"/>
        <PARAMETER NAME="Sys_Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_I2Cmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="ack_error" SIGIS="undef"/>
        <PORT DIR="I" LEFT="6" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_address">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_address"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="busy" SIGIS="undef" SIGNAME="I2Cmod_0_busy">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_busy"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_rd" RIGHT="0" SIGIS="undef" SIGNAME="I2Cmod_0_data_rd">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="i_data_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_wr" RIGHT="0" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_data_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_data_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ena" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_ena">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_ena"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="I2C_HTR_ROUTER_0_reset_i2c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="reset_i2c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rw" SIGIS="undef" SIGNAME="I2C_HTR_ROUTER_0_o_i2c_rw">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="o_i2c_rw"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="scl_i" SIGIS="undef" SIGNAME="External_Ports_scl_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_o" SIGIS="undef" SIGNAME="I2Cmod_0_scl_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="scl_t" SIGIS="undef" SIGNAME="I2Cmod_0_scl_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="scl_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sda_i" SIGIS="undef" SIGNAME="External_Ports_sda_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_o" SIGIS="undef" SIGNAME="I2Cmod_0_sda_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sda_t" SIGIS="undef" SIGNAME="I2Cmod_0_sda_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sda_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Mode_control_0" HWVERSION="1.0" INSTANCE="Mode_control_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Mode_control" VLNV="xilinx.com:module_ref:Mode_control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Mode_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="Set_cutoff" SIGIS="undef" SIGNAME="TC_distributor_0_cmd6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Set_power_on" SIGIS="undef" SIGNAME="TC_distributor_0_cmd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Set_power_save" SIGIS="undef" SIGNAME="TC_distributor_0_cmd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="Mode_control_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_htr" SIGIS="undef" SIGNAME="Mode_control_0_o_htr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="HTR_rst"/>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="HTR_rst"/>
            <CONNECTION INSTANCE="HTR_controller_new_0" PORT="HTR_rst"/>
            <CONNECTION INSTANCE="HTR_controller_new_1" PORT="HTR_rst"/>
            <CONNECTION INSTANCE="I2C_HTR_TEMP_0" PORT="HTR_rst"/>
            <CONNECTION INSTANCE="HTR_CALC_0" PORT="HTR_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_signal" SIGIS="undef" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="Pulse_Per_Second_100_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="rst"/>
            <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="GNSS_Sender_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="reset_n"/>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="rst"/>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="rst"/>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="reset_n"/>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="reset_n"/>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="rst"/>
            <CONNECTION INSTANCE="Pulse_WithDelay_Per_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="HTR_ROUTER_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="I2C_HTR_ROUTER_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="reset_n"/>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pulse_Per_Second_100_0" HWVERSION="1.0" INSTANCE="Pulse_Per_Second_100_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pulse_Per_Second_100MHZ" VLNV="xilinx.com:module_ref:Pulse_Per_Second_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCKFREQUENCY" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Pulse_Per_Second_100_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_pulse" SIGIS="undef" SIGNAME="Pulse_Per_Second_100_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="i_dump"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Pulse_WithDelay_Per_0" HWVERSION="1.0" INSTANCE="Pulse_WithDelay_Per_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Pulse_WithDelay_Per_Second" VLNV="xilinx.com:module_ref:Pulse_WithDelay_Per_Second:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CLOCKFREQUENCY" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Pulse_WithDelay_Per_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_pulse" SIGIS="undef" SIGNAME="Pulse_WithDelay_Per_0_o_pulse">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="start_pulse"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RAD_formatter_0" HWVERSION="1.0" INSTANCE="RAD_formatter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RAD_formatter" VLNV="xilinx.com:module_ref:RAD_formatter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_RAD_formatter_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="I2C_read_done" SIGIS="undef" SIGNAME="RAD_formatter_0_I2C_read_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_TX_done_RAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="RAD_data" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_2" PORT="o_RX_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RAD_data_DV" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_2" PORT="o_RX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5015" NAME="RAD_packet" RIGHT="0" SIGIS="undef" SIGNAME="RAD_formatter_0_RAD_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_RAD_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RAD_packet_DV" SIGIS="undef" SIGNAME="RAD_formatter_0_RAD_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_RAD_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RAD_packet_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_RAD_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_RAD_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="23" NAME="RTC_data" RIGHT="0" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_RTC_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_RTC_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RTC_data_DV" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_TX_DV_RAD">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_TX_DV_RAD"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="RTC_request" SIGIS="undef" SIGNAME="RAD_formatter_0_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_RAD_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="RAD_formatter_0_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef" SIGNAME="RAD_formatter_0_led2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RESTART_mod_0" HWVERSION="1.0" INSTANCE="RESTART_mod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RESTART_mod" VLNV="xilinx.com:module_ref:RESTART_mod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_RESTART_mod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="reboot_trigger" SIGIS="undef" SIGNAME="TC_distributor_0_cmd0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RW_ROUTER_100MHZ_0" HWVERSION="1.0" INSTANCE="RW_ROUTER_100MHZ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RW_ROUTER_100MHZ" VLNV="xilinx.com:module_ref:RW_ROUTER_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_RW_ROUTER_100MHZ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_read" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_write" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Toggle" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_read" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_write" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_0_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1DEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="decoder_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="decoder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="decoder_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="decoder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/RW_ROUTER_100MHZ_1" HWVERSION="1.0" INSTANCE="RW_ROUTER_100MHZ_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="RW_ROUTER_100MHZ" VLNV="xilinx.com:module_ref:RW_ROUTER_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_RW_ROUTER_100MHZ_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="21" NAME="A_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="A"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2_EN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_read" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="CE_n_write" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="CE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_o_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="DQ_o"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_t_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="DQ_t"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Toggle" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2_WE"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_read" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="WE_n_write" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="WE_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="RW_ROUTER_100MHZ_1_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2DEC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="decoder_read" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="decoder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="decoder_write" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="decoder"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Read_8SRAM_100MHZ_0" HWVERSION="1.0" INSTANCE="Read_8SRAM_100MHZ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Read_8SRAM_100MHZ" VLNV="xilinx.com:module_ref:Read_8SRAM_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SRAM_BLOCK" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Read_8SRAM_100MHZ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="A_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="CE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM1DQ_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM1DQ_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_o_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_t_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="WE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addresses_searched" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="decoder_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="46" NAME="o_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="i_BF_data_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_BF_drive" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_0_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="data_ready_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_complete" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Read_8SRAM_100MHZ_1" HWVERSION="1.0" INSTANCE="Read_8SRAM_100MHZ_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Read_8SRAM_100MHZ" VLNV="xilinx.com:module_ref:Read_8SRAM_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SRAM_BLOCK" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Read_8SRAM_100MHZ_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="A_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="CE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="DQ_i" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_SRAM2DQ_i">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="SRAM2DQ_i"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_o_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_t_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="WE_n_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addresses_searched" SIGIS="undef"/>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="decoder_read"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" LEFT="46" NAME="o_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_o_BF_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="i_BF_data_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_BF_drive" SIGIS="undef" SIGNAME="Read_8SRAM_100MHZ_1_o_BF_drive">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_Data_Collector_Dr_0" PORT="data_ready_1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="read_complete" SIGIS="undef"/>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="write_complete" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Write_8SRAM_100MHZ_1" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SAY_HEY_switchmod_0" HWVERSION="1.0" INSTANCE="SAY_HEY_switchmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SAY_HEY_switchmod" VLNV="xilinx.com:module_ref:SAY_HEY_switchmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_SAY_HEY_switchmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CMD6" SIGIS="undef" SIGNAME="TC_distributor_0_cmd3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SAY_HEY_done" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_HEY_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_HEY_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SAY_HEY_request" SIGIS="undef" SIGNAME="SAY_HEY_switchmod_0_SAY_HEY_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_HEY_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/SET_RTC_switchmod_0" HWVERSION="1.0" INSTANCE="SET_RTC_switchmod_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SET_RTC_switchmod" VLNV="xilinx.com:module_ref:SET_RTC_switchmod:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_SET_RTC_switchmod_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="CMD5" SIGIS="undef" SIGNAME="TC_distributor_0_cmd4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="cmd4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="SET_RTC_done" SIGIS="undef" SIGNAME="I2C_full_sensor_data_0_o_SET_RTC_done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="o_SET_RTC_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="SET_RTC_request" SIGIS="undef" SIGNAME="SET_RTC_switchmod_0_SET_RTC_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="I2C_full_sensor_data_0" PORT="i_SET_RTC_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TC_distributor_0" HWVERSION="1.0" INSTANCE="TC_distributor_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TC_distributor" VLNV="xilinx.com:module_ref:TC_distributor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_TC_distributor_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="TC" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_1_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_1" PORT="o_RX_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="TC_DV" SIGIS="undef" SIGNAME="UART_RX_100MHZ_1_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_RX_100MHZ_1" PORT="o_RX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd0" SIGIS="undef" SIGNAME="TC_distributor_0_cmd0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RESTART_mod_0" PORT="reboot_trigger"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd1" SIGIS="undef" SIGNAME="TC_distributor_0_cmd1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="Set_power_save"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd2" SIGIS="undef" SIGNAME="TC_distributor_0_cmd2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="Set_power_on"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd3" SIGIS="undef" SIGNAME="TC_distributor_0_cmd3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAY_HEY_switchmod_0" PORT="CMD6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd4" SIGIS="undef" SIGNAME="TC_distributor_0_cmd4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SET_RTC_switchmod_0" PORT="CMD5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmd5" SIGIS="undef"/>
        <PORT DIR="O" NAME="cmd6" SIGIS="undef" SIGNAME="TC_distributor_0_cmd6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="Set_cutoff"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/TM_packet_sender_0" HWVERSION="1.0" INSTANCE="TM_packet_sender_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="TM_packet_sender" VLNV="xilinx.com:module_ref:TM_packet_sender:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="400000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_TM_packet_sender_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_BF_DV" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="223" NAME="i_BF_data" RIGHT="0" SIGIS="undef" SIGNAME="BF_formatter_0_BF_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HEY_DV" SIGIS="undef" SIGNAME="SAY_HEY_switchmod_0_SAY_HEY_request">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAY_HEY_switchmod_0" PORT="SAY_HEY_request"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_HK_DV" SIGIS="undef" SIGNAME="HK_formatter_0_HK_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="HK_packet_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="471" NAME="i_HK_data" RIGHT="0" SIGIS="undef" SIGNAME="HK_formatter_0_HK_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="HK_packet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_RAD_DV" SIGIS="undef" SIGNAME="RAD_formatter_0_RAD_packet_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RAD_packet_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5015" NAME="i_RAD_data" RIGHT="0" SIGIS="undef" SIGNAME="RAD_formatter_0_RAD_packet">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RAD_packet"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_active" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="o_TX_Active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_done" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="o_TX_Done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led1" SIGIS="undef"/>
        <PORT DIR="O" NAME="led2" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_BF_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_BF_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="BF_formatter_0" PORT="BF_packet_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_HEY_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_HEY_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SAY_HEY_switchmod_0" PORT="SAY_HEY_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_HK_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_HK_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="HK_formatter_0" PORT="HK_packet_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RAD_got" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_RAD_got">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RAD_packet_got"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_DV" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="i_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_TX_byte" RIGHT="0" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="UART_TX_100MHZ_0" PORT="i_TX_Byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_RX_100MHZ_0" HWVERSION="1.0" INSTANCE="UART_RX_100MHZ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_100MHZ" VLNV="xilinx.com:module_ref:UART_RX_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="9600"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_UART_RX_100MHZ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_RX_Serial" SIGIS="undef" SIGNAME="External_Ports_GNSS_TX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="GNSS_TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_RX_DV" SIGIS="undef" SIGNAME="UART_RX_100MHZ_0_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="i_RX_drive"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_RX_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_0_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="GNSS_Fetcher_mod_0" PORT="i_gnss_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_RX_100MHZ_1" HWVERSION="1.0" INSTANCE="UART_RX_100MHZ_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_100MHZ" VLNV="xilinx.com:module_ref:UART_RX_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="115200"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_UART_RX_100MHZ_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_RX_Serial" SIGIS="undef" SIGNAME="External_Ports_UART_MCU_RX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_MCU_RX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_RX_DV" SIGIS="undef" SIGNAME="UART_RX_100MHZ_1_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="TC_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_RX_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_1_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TC_distributor_0" PORT="TC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_RX_100MHZ_2" HWVERSION="1.0" INSTANCE="UART_RX_100MHZ_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_RX_100MHZ" VLNV="xilinx.com:module_ref:UART_RX_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="500000"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_UART_RX_100MHZ_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="i_RX_Serial" SIGIS="undef" SIGNAME="External_Ports_UART_RAD_TX">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RAD_TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_led0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="led2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_RX_DV" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_o_RX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RAD_data_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="o_RX_byte" RIGHT="0" SIGIS="undef" SIGNAME="UART_RX_100MHZ_2_o_RX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAD_formatter_0" PORT="RAD_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/UART_TX_100MHZ_0" HWVERSION="1.0" INSTANCE="UART_TX_100MHZ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="UART_TX_100MHZ" VLNV="xilinx.com:module_ref:UART_TX_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Baud_Rate" VALUE="115200"/>
        <PARAMETER NAME="Clockfrequency" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_UART_TX_100MHZ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="i_TX_Byte" RIGHT="0" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_byte">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_TX_byte"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="i_TX_DV" SIGIS="undef" SIGNAME="TM_packet_sender_0_o_TX_DV">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="o_TX_DV"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="led0" SIGIS="undef"/>
        <PORT DIR="O" NAME="o_TX_Active" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Active">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_TX_active"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Done" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Done">
          <CONNECTIONS>
            <CONNECTION INSTANCE="TM_packet_sender_0" PORT="i_TX_done"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="o_TX_Serial" SIGIS="undef" SIGNAME="UART_TX_100MHZ_0_o_TX_Serial">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_MCU_TX"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Write_8SRAM_100MHZ_0" HWVERSION="1.0" INSTANCE="Write_8SRAM_100MHZ_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Write_8SRAM_100MHZ" VLNV="xilinx.com:module_ref:Write_8SRAM_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SRAM" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Write_8SRAM_100MHZ_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="A_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="CE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_o_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="DQ_t_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="WE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="decoder_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_complete" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_0_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_0" PORT="Toggle"/>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_0" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Write_8SRAM_100MHZ_1" HWVERSION="1.0" INSTANCE="Write_8SRAM_100MHZ_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Write_8SRAM_100MHZ" VLNV="xilinx.com:module_ref:Write_8SRAM_100MHZ:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="22"/>
        <PARAMETER NAME="CLK_FREQ" VALUE="100000000"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="16"/>
        <PARAMETER NAME="SRAM" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="PCB_All_SRAM_Write_8SRAM_100MHZ_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="21" NAME="A" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_A">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="A_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CE_n" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_CE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="CE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_o" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_DQ_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_o_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="DQ_t" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_DQ_t">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="DQ_t_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="WE_n" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_WE_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="WE_n_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="decoder" RIGHT="0" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_decoder">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="decoder_write"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="Mode_control_0_o_signal">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Mode_control_0" PORT="o_signal"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sysclk" SIGIS="undef" SIGNAME="External_Ports_sysclk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sysclk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="write_complete" SIGIS="undef" SIGNAME="Write_8SRAM_100MHZ_1_write_complete">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RW_ROUTER_100MHZ_1" PORT="Toggle"/>
            <CONNECTION INSTANCE="Read_8SRAM_100MHZ_1" PORT="write_complete"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
