<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: S32_SCB_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_s32___s_c_b___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">S32_SCB_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___s32___s_c_b___peripheral___access___layer.html">S32_SCB Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>S32_SCB - Size of Registers Arrays.  
 <a href="struct_s32___s_c_b___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ab5b3e978eb3ceb8a2aadaeeab28db00b">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ab5b3e978eb3ceb8a2aadaeeab28db00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a73f00a0223775caeb09c5c6abb3087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a9a73f00a0223775caeb09c5c6abb3087">ACTLR</a></td></tr>
<tr class="memdesc:a9a73f00a0223775caeb09c5c6abb3087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary Control Register,, offset: 0x8.  <a href="struct_s32___s_c_b___type.html#a9a73f00a0223775caeb09c5c6abb3087">More...</a><br /></td></tr>
<tr class="separator:a9a73f00a0223775caeb09c5c6abb3087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9f88fe5f82d75e61ca9e017c80bcca7"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ab9f88fe5f82d75e61ca9e017c80bcca7">RESERVED_1</a> [3316]</td></tr>
<tr class="separator:ab9f88fe5f82d75e61ca9e017c80bcca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30abfea43143a424074f682bd61eace0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a30abfea43143a424074f682bd61eace0">CPUID</a></td></tr>
<tr class="memdesc:a30abfea43143a424074f682bd61eace0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID Base Register, offset: 0xD00.  <a href="struct_s32___s_c_b___type.html#a30abfea43143a424074f682bd61eace0">More...</a><br /></td></tr>
<tr class="separator:a30abfea43143a424074f682bd61eace0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fec9e122b923822e7f951cd48cf1d47"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">ICSR</a></td></tr>
<tr class="memdesc:a8fec9e122b923822e7f951cd48cf1d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Control and State Register, offset: 0xD04.  <a href="struct_s32___s_c_b___type.html#a8fec9e122b923822e7f951cd48cf1d47">More...</a><br /></td></tr>
<tr class="separator:a8fec9e122b923822e7f951cd48cf1d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf388a921a016cae590cfcf1e43b1cdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">VTOR</a></td></tr>
<tr class="memdesc:aaf388a921a016cae590cfcf1e43b1cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Table Offset Register, offset: 0xD08.  <a href="struct_s32___s_c_b___type.html#aaf388a921a016cae590cfcf1e43b1cdf">More...</a><br /></td></tr>
<tr class="separator:aaf388a921a016cae590cfcf1e43b1cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaec159b48828355cb770049b8b2e8d91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">AIRCR</a></td></tr>
<tr class="memdesc:aaec159b48828355cb770049b8b2e8d91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Application Interrupt and Reset Control Register, offset: 0xD0C.  <a href="struct_s32___s_c_b___type.html#aaec159b48828355cb770049b8b2e8d91">More...</a><br /></td></tr>
<tr class="separator:aaec159b48828355cb770049b8b2e8d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64a95891ad3e904dd5548112539c1c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">SCR</a></td></tr>
<tr class="memdesc:a64a95891ad3e904dd5548112539c1c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control Register, offset: 0xD10.  <a href="struct_s32___s_c_b___type.html#a64a95891ad3e904dd5548112539c1c98">More...</a><br /></td></tr>
<tr class="separator:a64a95891ad3e904dd5548112539c1c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e1322e27c40bf91d172f9673f205c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a></td></tr>
<tr class="memdesc:a5e1322e27c40bf91d172f9673f205c97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration and Control Register, offset: 0xD14.  <a href="struct_s32___s_c_b___type.html#a5e1322e27c40bf91d172f9673f205c97">More...</a><br /></td></tr>
<tr class="separator:a5e1322e27c40bf91d172f9673f205c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ae01a7c13fe6d1a52f3d747bb49cfe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a03ae01a7c13fe6d1a52f3d747bb49cfe">SHPR1</a></td></tr>
<tr class="memdesc:a03ae01a7c13fe6d1a52f3d747bb49cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority Register 1, offset: 0xD18.  <a href="struct_s32___s_c_b___type.html#a03ae01a7c13fe6d1a52f3d747bb49cfe">More...</a><br /></td></tr>
<tr class="separator:a03ae01a7c13fe6d1a52f3d747bb49cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac033211ace1073eec7fb8ee720b5d2e2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ac033211ace1073eec7fb8ee720b5d2e2">SHPR2</a></td></tr>
<tr class="memdesc:ac033211ace1073eec7fb8ee720b5d2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority Register 2, offset: 0xD1C.  <a href="struct_s32___s_c_b___type.html#ac033211ace1073eec7fb8ee720b5d2e2">More...</a><br /></td></tr>
<tr class="separator:ac033211ace1073eec7fb8ee720b5d2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1046f844be3cff36a3a32ca554b041dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a1046f844be3cff36a3a32ca554b041dc">SHPR3</a></td></tr>
<tr class="memdesc:a1046f844be3cff36a3a32ca554b041dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Priority Register 3, offset: 0xD20.  <a href="struct_s32___s_c_b___type.html#a1046f844be3cff36a3a32ca554b041dc">More...</a><br /></td></tr>
<tr class="separator:a1046f844be3cff36a3a32ca554b041dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d136e5436e5fa2fb2aaa78a5f86b19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">SHCSR</a></td></tr>
<tr class="memdesc:a04d136e5436e5fa2fb2aaa78a5f86b19"><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Control and State Register, offset: 0xD24.  <a href="struct_s32___s_c_b___type.html#a04d136e5436e5fa2fb2aaa78a5f86b19">More...</a><br /></td></tr>
<tr class="separator:a04d136e5436e5fa2fb2aaa78a5f86b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6b1e9cde3f94195206c016214cf3936"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">CFSR</a></td></tr>
<tr class="memdesc:ae6b1e9cde3f94195206c016214cf3936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable Fault Status Registers, offset: 0xD28.  <a href="struct_s32___s_c_b___type.html#ae6b1e9cde3f94195206c016214cf3936">More...</a><br /></td></tr>
<tr class="separator:ae6b1e9cde3f94195206c016214cf3936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87aadbc5e1ffb76d755cf13f4721ae71"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">HFSR</a></td></tr>
<tr class="memdesc:a87aadbc5e1ffb76d755cf13f4721ae71"><td class="mdescLeft">&#160;</td><td class="mdescRight">HardFault Status register, offset: 0xD2C.  <a href="struct_s32___s_c_b___type.html#a87aadbc5e1ffb76d755cf13f4721ae71">More...</a><br /></td></tr>
<tr class="separator:a87aadbc5e1ffb76d755cf13f4721ae71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a415598d9009bb3ffe9f35e03e5a386fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">DFSR</a></td></tr>
<tr class="memdesc:a415598d9009bb3ffe9f35e03e5a386fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Fault Status Register, offset: 0xD30.  <a href="struct_s32___s_c_b___type.html#a415598d9009bb3ffe9f35e03e5a386fe">More...</a><br /></td></tr>
<tr class="separator:a415598d9009bb3ffe9f35e03e5a386fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88820a178974aa7b7927155cee5c47ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">MMFAR</a></td></tr>
<tr class="memdesc:a88820a178974aa7b7927155cee5c47ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">MemManage Address Register, offset: 0xD34.  <a href="struct_s32___s_c_b___type.html#a88820a178974aa7b7927155cee5c47ed">More...</a><br /></td></tr>
<tr class="separator:a88820a178974aa7b7927155cee5c47ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49f99b1c83dcab356579af171bfa475"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">BFAR</a></td></tr>
<tr class="memdesc:ad49f99b1c83dcab356579af171bfa475"><td class="mdescLeft">&#160;</td><td class="mdescRight">BusFault Address Register, offset: 0xD38.  <a href="struct_s32___s_c_b___type.html#ad49f99b1c83dcab356579af171bfa475">More...</a><br /></td></tr>
<tr class="separator:ad49f99b1c83dcab356579af171bfa475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9176079ea223dd8902589da91af63a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">AFSR</a></td></tr>
<tr class="memdesc:ab9176079ea223dd8902589da91af63a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary Fault Status Register, offset: 0xD3C.  <a href="struct_s32___s_c_b___type.html#ab9176079ea223dd8902589da91af63a2">More...</a><br /></td></tr>
<tr class="separator:ab9176079ea223dd8902589da91af63a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7cd5770466bb027d93892d03e7a1672"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#aa7cd5770466bb027d93892d03e7a1672">RESERVED_2</a> [72]</td></tr>
<tr class="separator:aa7cd5770466bb027d93892d03e7a1672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccaf5688449c8253e9952ddc2161528"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#acccaf5688449c8253e9952ddc2161528">CPACR</a></td></tr>
<tr class="memdesc:acccaf5688449c8253e9952ddc2161528"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coprocessor Access Control Register, offset: 0xD88.  <a href="struct_s32___s_c_b___type.html#acccaf5688449c8253e9952ddc2161528">More...</a><br /></td></tr>
<tr class="separator:acccaf5688449c8253e9952ddc2161528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a576827a629dc0a1cadd1f148f7a896"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a5a576827a629dc0a1cadd1f148f7a896">RESERVED_3</a> [424]</td></tr>
<tr class="separator:a5a576827a629dc0a1cadd1f148f7a896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e5da580ef8a27ffe6aebf5a2642b1a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#aa3e5da580ef8a27ffe6aebf5a2642b1a">FPCCR</a></td></tr>
<tr class="memdesc:aa3e5da580ef8a27ffe6aebf5a2642b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point Context Control Register, offset: 0xF34.  <a href="struct_s32___s_c_b___type.html#aa3e5da580ef8a27ffe6aebf5a2642b1a">More...</a><br /></td></tr>
<tr class="separator:aa3e5da580ef8a27ffe6aebf5a2642b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84d36f28dbaa2775ebe029a02c34af2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#a84d36f28dbaa2775ebe029a02c34af2c">FPCAR</a></td></tr>
<tr class="memdesc:a84d36f28dbaa2775ebe029a02c34af2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point Context Address Register, offset: 0xF38.  <a href="struct_s32___s_c_b___type.html#a84d36f28dbaa2775ebe029a02c34af2c">More...</a><br /></td></tr>
<tr class="separator:a84d36f28dbaa2775ebe029a02c34af2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c95ec744656700ae2a10633cc4ee02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s32___s_c_b___type.html#ae1c95ec744656700ae2a10633cc4ee02">FPDSCR</a></td></tr>
<tr class="memdesc:ae1c95ec744656700ae2a10633cc4ee02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Floating-point Default Status Control Register, offset: 0xF3C.  <a href="struct_s32___s_c_b___type.html#ae1c95ec744656700ae2a10633cc4ee02">More...</a><br /></td></tr>
<tr class="separator:ae1c95ec744656700ae2a10633cc4ee02"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>S32_SCB - Size of Registers Arrays. </p>
<p>S32_SCB - Register Layout Typedef </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a9a73f00a0223775caeb09c5c6abb3087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a73f00a0223775caeb09c5c6abb3087">&#9670;&nbsp;</a></span>ACTLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary Control Register,, offset: 0x8. </p>

</div>
</div>
<a id="ab9176079ea223dd8902589da91af63a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9176079ea223dd8902589da91af63a2">&#9670;&nbsp;</a></span>AFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auxiliary Fault Status Register, offset: 0xD3C. </p>

</div>
</div>
<a id="aaec159b48828355cb770049b8b2e8d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaec159b48828355cb770049b8b2e8d91">&#9670;&nbsp;</a></span>AIRCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Application Interrupt and Reset Control Register, offset: 0xD0C. </p>

</div>
</div>
<a id="ad49f99b1c83dcab356579af171bfa475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49f99b1c83dcab356579af171bfa475">&#9670;&nbsp;</a></span>BFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BusFault Address Register, offset: 0xD38. </p>

</div>
</div>
<a id="a5e1322e27c40bf91d172f9673f205c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e1322e27c40bf91d172f9673f205c97">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configuration and Control Register, offset: 0xD14. </p>

</div>
</div>
<a id="ae6b1e9cde3f94195206c016214cf3936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6b1e9cde3f94195206c016214cf3936">&#9670;&nbsp;</a></span>CFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configurable Fault Status Registers, offset: 0xD28. </p>

</div>
</div>
<a id="acccaf5688449c8253e9952ddc2161528"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccaf5688449c8253e9952ddc2161528">&#9670;&nbsp;</a></span>CPACR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CPACR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coprocessor Access Control Register, offset: 0xD88. </p>

</div>
</div>
<a id="a30abfea43143a424074f682bd61eace0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30abfea43143a424074f682bd61eace0">&#9670;&nbsp;</a></span>CPUID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CPUID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CPUID Base Register, offset: 0xD00. </p>

</div>
</div>
<a id="a415598d9009bb3ffe9f35e03e5a386fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a415598d9009bb3ffe9f35e03e5a386fe">&#9670;&nbsp;</a></span>DFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Debug Fault Status Register, offset: 0xD30. </p>

</div>
</div>
<a id="a84d36f28dbaa2775ebe029a02c34af2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84d36f28dbaa2775ebe029a02c34af2c">&#9670;&nbsp;</a></span>FPCAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point Context Address Register, offset: 0xF38. </p>

</div>
</div>
<a id="aa3e5da580ef8a27ffe6aebf5a2642b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e5da580ef8a27ffe6aebf5a2642b1a">&#9670;&nbsp;</a></span>FPCCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPCCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point Context Control Register, offset: 0xF34. </p>

</div>
</div>
<a id="ae1c95ec744656700ae2a10633cc4ee02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1c95ec744656700ae2a10633cc4ee02">&#9670;&nbsp;</a></span>FPDSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t FPDSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Floating-point Default Status Control Register, offset: 0xF3C. </p>

</div>
</div>
<a id="a87aadbc5e1ffb76d755cf13f4721ae71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87aadbc5e1ffb76d755cf13f4721ae71">&#9670;&nbsp;</a></span>HFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HardFault Status register, offset: 0xD2C. </p>

</div>
</div>
<a id="a8fec9e122b923822e7f951cd48cf1d47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fec9e122b923822e7f951cd48cf1d47">&#9670;&nbsp;</a></span>ICSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Control and State Register, offset: 0xD04. </p>

</div>
</div>
<a id="a88820a178974aa7b7927155cee5c47ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88820a178974aa7b7927155cee5c47ed">&#9670;&nbsp;</a></span>MMFAR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t MMFAR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MemManage Address Register, offset: 0xD34. </p>

</div>
</div>
<a id="ab5b3e978eb3ceb8a2aadaeeab28db00b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5b3e978eb3ceb8a2aadaeeab28db00b">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9f88fe5f82d75e61ca9e017c80bcca7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9f88fe5f82d75e61ca9e017c80bcca7">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_1[3316]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa7cd5770466bb027d93892d03e7a1672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7cd5770466bb027d93892d03e7a1672">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_2[72]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a576827a629dc0a1cadd1f148f7a896"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a576827a629dc0a1cadd1f148f7a896">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_3[424]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64a95891ad3e904dd5548112539c1c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64a95891ad3e904dd5548112539c1c98">&#9670;&nbsp;</a></span>SCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Control Register, offset: 0xD10. </p>

</div>
</div>
<a id="a04d136e5436e5fa2fb2aaa78a5f86b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04d136e5436e5fa2fb2aaa78a5f86b19">&#9670;&nbsp;</a></span>SHCSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Control and State Register, offset: 0xD24. </p>

</div>
</div>
<a id="a03ae01a7c13fe6d1a52f3d747bb49cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ae01a7c13fe6d1a52f3d747bb49cfe">&#9670;&nbsp;</a></span>SHPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority Register 1, offset: 0xD18. </p>

</div>
</div>
<a id="ac033211ace1073eec7fb8ee720b5d2e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac033211ace1073eec7fb8ee720b5d2e2">&#9670;&nbsp;</a></span>SHPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority Register 2, offset: 0xD1C. </p>

</div>
</div>
<a id="a1046f844be3cff36a3a32ca554b041dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1046f844be3cff36a3a32ca554b041dc">&#9670;&nbsp;</a></span>SHPR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHPR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>System Handler Priority Register 3, offset: 0xD20. </p>

</div>
</div>
<a id="aaf388a921a016cae590cfcf1e43b1cdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf388a921a016cae590cfcf1e43b1cdf">&#9670;&nbsp;</a></span>VTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Vector Table Offset Register, offset: 0xD08. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s32___s_c_b___type.html">S32_SCB_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
