
firmware_liquids.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d80  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000012dc  08008f58  08008f58  00018f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a234  0800a234  00020784  2**0
                  CONTENTS
  4 .ARM          00000000  0800a234  0800a234  00020784  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a234  0800a234  00020784  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a234  0800a234  0001a234  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a238  0800a238  0001a238  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000784  20000000  0800a23c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000788  0800a9c0  00020788  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b6c  0800a9c0  00020b6c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020784  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027030  00000000  00000000  000207b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000065a6  00000000  00000000  000477e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001840  00000000  00000000  0004dd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001640  00000000  00000000  0004f5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002af17  00000000  00000000  00050c10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b62b  00000000  00000000  0007bb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df074  00000000  00000000  00097152  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001761c6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000068e8  00000000  00000000  00176218  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000788 	.word	0x20000788
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008f40 	.word	0x08008f40

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	2000078c 	.word	0x2000078c
 8000214:	08008f40 	.word	0x08008f40

08000218 <_ZN11AbstractComC1Em>:
#include <AbstractCom.h>

AbstractCom::AbstractCom(uint32_t nodeId) :
 8000218:	b480      	push	{r7}
 800021a:	b083      	sub	sp, #12
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
 8000220:	6039      	str	r1, [r7, #0]
		nodeId(nodeId)
 8000222:	4a06      	ldr	r2, [pc, #24]	; (800023c <_ZN11AbstractComC1Em+0x24>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	601a      	str	r2, [r3, #0]
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	683a      	ldr	r2, [r7, #0]
 800022c:	605a      	str	r2, [r3, #4]
{
}
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	4618      	mov	r0, r3
 8000232:	370c      	adds	r7, #12
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	08009080 	.word	0x08009080

08000240 <_ZN3CanC1Em>:
#include <cstdio>

Com_Receptor_t Can::standardReceptor = nullptr;
uint32_t Can::_nodeId = 0; // TODO fix this pfusch

Can::Can(uint32_t nodeId) :
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
 8000248:	6039      	str	r1, [r7, #0]
		AbstractCom(nodeId)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	6839      	ldr	r1, [r7, #0]
 800024e:	4618      	mov	r0, r3
 8000250:	f7ff ffe2 	bl	8000218 <_ZN11AbstractComC1Em>
 8000254:	4a03      	ldr	r2, [pc, #12]	; (8000264 <_ZN3CanC1Em+0x24>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	601a      	str	r2, [r3, #0]
{
}
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	4618      	mov	r0, r3
 800025e:	3708      	adds	r7, #8
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	08009090 	.word	0x08009090

08000268 <_ZN3Can8instanceEm>:

Can& Can::instance(uint32_t nodeId)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	static Can can(nodeId);
 8000270:	4b15      	ldr	r3, [pc, #84]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	f3bf 8f5b 	dmb	ish
 8000278:	b2db      	uxtb	r3, r3
 800027a:	f003 0301 	and.w	r3, r3, #1
 800027e:	2b00      	cmp	r3, #0
 8000280:	bf0c      	ite	eq
 8000282:	2301      	moveq	r3, #1
 8000284:	2300      	movne	r3, #0
 8000286:	b2db      	uxtb	r3, r3
 8000288:	2b00      	cmp	r3, #0
 800028a:	d011      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 800028c:	480e      	ldr	r0, [pc, #56]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 800028e:	f008 fd45 	bl	8008d1c <__cxa_guard_acquire>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	bf14      	ite	ne
 8000298:	2301      	movne	r3, #1
 800029a:	2300      	moveq	r3, #0
 800029c:	b2db      	uxtb	r3, r3
 800029e:	2b00      	cmp	r3, #0
 80002a0:	d006      	beq.n	80002b0 <_ZN3Can8instanceEm+0x48>
 80002a2:	6879      	ldr	r1, [r7, #4]
 80002a4:	4809      	ldr	r0, [pc, #36]	; (80002cc <_ZN3Can8instanceEm+0x64>)
 80002a6:	f7ff ffcb 	bl	8000240 <_ZN3CanC1Em>
 80002aa:	4807      	ldr	r0, [pc, #28]	; (80002c8 <_ZN3Can8instanceEm+0x60>)
 80002ac:	f008 fd42 	bl	8008d34 <__cxa_guard_release>

	if (nodeId != 0)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d002      	beq.n	80002bc <_ZN3Can8instanceEm+0x54>
		_nodeId = nodeId;
 80002b6:	4a06      	ldr	r2, [pc, #24]	; (80002d0 <_ZN3Can8instanceEm+0x68>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6013      	str	r3, [r2, #0]

	return can;
 80002bc:	4b03      	ldr	r3, [pc, #12]	; (80002cc <_ZN3Can8instanceEm+0x64>)
}
 80002be:	4618      	mov	r0, r3
 80002c0:	3708      	adds	r7, #8
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	200007b4 	.word	0x200007b4
 80002cc:	200007ac 	.word	0x200007ac
 80002d0:	200007a8 	.word	0x200007a8

080002d4 <_ZN3Can4initEPFvmPhmEPFvvE>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	60f8      	str	r0, [r7, #12]
 80002dc:	60b9      	str	r1, [r7, #8]
 80002de:	607a      	str	r2, [r7, #4]
	return Can::init(receptor, heartbeat, COMMode::STANDARD_COM_MODE);
 80002e0:	2300      	movs	r3, #0
 80002e2:	687a      	ldr	r2, [r7, #4]
 80002e4:	68b9      	ldr	r1, [r7, #8]
 80002e6:	68f8      	ldr	r0, [r7, #12]
 80002e8:	f000 f806 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 80002ec:	4603      	mov	r3, r0
}
 80002ee:	4618      	mov	r0, r3
 80002f0:	3710      	adds	r7, #16
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
	...

080002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>:

int Can::init(Com_Receptor_t receptor, Com_Heartbeat_t heartbeat, COMMode mode)
{
 80002f8:	b580      	push	{r7, lr}
 80002fa:	b0a4      	sub	sp, #144	; 0x90
 80002fc:	af02      	add	r7, sp, #8
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
 8000304:	603b      	str	r3, [r7, #0]
	if(nodeId == 0)
 8000306:	68fb      	ldr	r3, [r7, #12]
 8000308:	685b      	ldr	r3, [r3, #4]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d102      	bne.n	8000314 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x1c>
		return -1;
 800030e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000312:	e17a      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	standardReceptor = receptor;
 8000314:	4abf      	ldr	r2, [pc, #764]	; (8000614 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x31c>)
 8000316:	68bb      	ldr	r3, [r7, #8]
 8000318:	6013      	str	r3, [r2, #0]

	if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN1) != 0)
 800031a:	2000      	movs	r0, #0
 800031c:	f005 ff02 	bl	8006124 <STRHAL_CAN_Instance_Init>
 8000320:	4603      	mov	r3, r0
 8000322:	2b00      	cmp	r3, #0
 8000324:	bf14      	ite	ne
 8000326:	2301      	movne	r3, #1
 8000328:	2300      	moveq	r3, #0
 800032a:	b2db      	uxtb	r3, r3
 800032c:	2b00      	cmp	r3, #0
 800032e:	d002      	beq.n	8000336 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x3e>
		return -1;
 8000330:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000334:	e169      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	//if (STRHAL_CAN_Instance_Init(STRHAL_FDCAN2) != 0)
	//	return -1;

	if (STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_TIM7, 1600, 100) != 1000)
 8000336:	2264      	movs	r2, #100	; 0x64
 8000338:	f44f 61c8 	mov.w	r1, #1600	; 0x640
 800033c:	2001      	movs	r0, #1
 800033e:	f007 fd9b 	bl	8007e78 <STRHAL_TIM_Heartbeat_Init>
 8000342:	4603      	mov	r3, r0
 8000344:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000348:	bf14      	ite	ne
 800034a:	2301      	movne	r3, #1
 800034c:	2300      	moveq	r3, #0
 800034e:	b2db      	uxtb	r3, r3
 8000350:	2b00      	cmp	r3, #0
 8000352:	d002      	beq.n	800035a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x62>
		return -1;
 8000354:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000358:	e157      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	if (STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_TIM7, heartbeat) != 0)
 800035a:	6879      	ldr	r1, [r7, #4]
 800035c:	2001      	movs	r0, #1
 800035e:	f007 fde7 	bl	8007f30 <STRHAL_TIM_Heartbeat_Subscribe>
 8000362:	4603      	mov	r3, r0
 8000364:	2b00      	cmp	r3, #0
 8000366:	bf14      	ite	ne
 8000368:	2301      	movne	r3, #1
 800036a:	2300      	moveq	r3, #0
 800036c:	b2db      	uxtb	r3, r3
 800036e:	2b00      	cmp	r3, #0
 8000370:	d002      	beq.n	8000378 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x80>
		return -1;
 8000372:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000376:	e148      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

	if (mode == COMMode::STANDARD_COM_MODE)
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	2b00      	cmp	r3, #0
 800037c:	d16f      	bne.n	800045e <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x166>
	{
		Can_MessageId_t mask =
 800037e:	2300      	movs	r3, #0
 8000380:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		{ 0 };
		mask.info.direction = 0x1;
 8000384:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8000388:	f043 0301 	orr.w	r3, r3, #1
 800038c:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.node_id = 0x3F;
 8000390:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 8000394:	f043 037e 	orr.w	r3, r3, #126	; 0x7e
 8000398:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
		mask.info.special_cmd = 0x3;
 800039c:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 80003a0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003a4:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84

		Can_MessageId_t id =
 80003a8:	2300      	movs	r3, #0
 80003aa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 80003ae:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003b2:	f36f 0300 	bfc	r3, #0, #1
 80003b6:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80003ba:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 80003be:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003c2:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
		id.info.node_id = nodeId;
 80003c6:	68fb      	ldr	r3, [r7, #12]
 80003c8:	685b      	ldr	r3, [r3, #4]
 80003ca:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80003ce:	b2da      	uxtb	r2, r3
 80003d0:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 80003d4:	f362 0346 	bfi	r3, r2, #1, #6
 80003d8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
		Can_MessageId_t id2 =
 80003dc:	2300      	movs	r3, #0
 80003de:	67fb      	str	r3, [r7, #124]	; 0x7c
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80003e0:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80003e4:	f36f 0300 	bfc	r3, #0, #1
 80003e8:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 80003ec:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80003f0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80003f4:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
		id2.info.node_id = 0;
 80003f8:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80003fc:	f36f 0346 	bfc	r3, #1, #6
 8000400:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c

		STRHAL_FDCAN_Filter_t mainFilter[] =
 8000404:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000408:	2200      	movs	r2, #0
 800040a:	601a      	str	r2, [r3, #0]
 800040c:	605a      	str	r2, [r3, #4]
 800040e:	609a      	str	r2, [r3, #8]
 8000410:	60da      	str	r2, [r3, #12]
 8000412:	611a      	str	r2, [r3, #16]
 8000414:	615a      	str	r2, [r3, #20]
 8000416:	2302      	movs	r3, #2
 8000418:	66fb      	str	r3, [r7, #108]	; 0x6c
 800041a:	2302      	movs	r3, #2
 800041c:	67bb      	str	r3, [r7, #120]	; 0x78
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800041e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000422:	667b      	str	r3, [r7, #100]	; 0x64
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000424:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000428:	66bb      	str	r3, [r7, #104]	; 0x68
 800042a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800042c:	673b      	str	r3, [r7, #112]	; 0x70
 800042e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8000432:	677b      	str	r3, [r7, #116]	; 0x74

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 2, receptor) != 2)
 8000434:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8000438:	68bb      	ldr	r3, [r7, #8]
 800043a:	9300      	str	r3, [sp, #0]
 800043c:	2302      	movs	r3, #2
 800043e:	2100      	movs	r1, #0
 8000440:	2000      	movs	r0, #0
 8000442:	f005 ff73 	bl	800632c <STRHAL_CAN_Subscribe>
 8000446:	4603      	mov	r3, r0
 8000448:	2b02      	cmp	r3, #2
 800044a:	bf14      	ite	ne
 800044c:	2301      	movne	r3, #1
 800044e:	2300      	moveq	r3, #0
 8000450:	b2db      	uxtb	r3, r3
 8000452:	2b00      	cmp	r3, #0
 8000454:	f000 80d8 	beq.w	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 8000458:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800045c:	e0d5      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}
	else if (mode == COMMode::LISTENER_COM_MODE)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	2b02      	cmp	r3, #2
 8000462:	f040 809f 	bne.w	80005a4 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x2ac>
	{
		Can_MessageId_t mask =
 8000466:	2300      	movs	r3, #0
 8000468:	663b      	str	r3, [r7, #96]	; 0x60
		{ 0 };
		mask.info.direction = 0x1;
 800046a:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800046e:	f043 0301 	orr.w	r3, r3, #1
 8000472:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.node_id = 0x1F;
 8000476:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 800047a:	221f      	movs	r2, #31
 800047c:	f362 0346 	bfi	r3, r2, #1, #6
 8000480:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
		mask.info.special_cmd = 0x3;
 8000484:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 8000488:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800048c:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60

		Can_MessageId_t id =
 8000490:	2300      	movs	r3, #0
 8000492:	65fb      	str	r3, [r7, #92]	; 0x5c
		{ 0 };
		id.info.direction = MASTER2NODE_DIRECTION;
 8000494:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8000498:	f36f 0300 	bfc	r3, #0, #1
 800049c:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
		id.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004a0:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80004a4:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004a8:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		id.info.node_id = nodeId;
 80004ac:	68fb      	ldr	r3, [r7, #12]
 80004ae:	685b      	ldr	r3, [r3, #4]
 80004b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80004b4:	b2da      	uxtb	r2, r3
 80004b6:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80004ba:	f362 0346 	bfi	r3, r2, #1, #6
 80004be:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c

		Can_MessageId_t id2 =
 80004c2:	2300      	movs	r3, #0
 80004c4:	65bb      	str	r3, [r7, #88]	; 0x58
		{ 0 };
		id2.info.direction = MASTER2NODE_DIRECTION;
 80004c6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004ca:	f36f 0300 	bfc	r3, #0, #1
 80004ce:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
		id2.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004d2:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 80004d6:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80004da:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
		id2.info.node_id = 0;
 80004de:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 80004e2:	f36f 0346 	bfc	r3, #1, #6
 80004e6:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

		Can_MessageId_t id3 =
 80004ea:	2300      	movs	r3, #0
 80004ec:	657b      	str	r3, [r7, #84]	; 0x54
		{ 0 };
		id3.info.direction = NODE2MASTER_DIRECTION;
 80004ee:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80004f2:	f043 0301 	orr.w	r3, r3, #1
 80004f6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
		id3.info.special_cmd = STANDARD_SPECIAL_CMD;
 80004fa:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 80004fe:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000502:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
		id3.info.node_id = 6;
 8000506:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800050a:	2206      	movs	r2, #6
 800050c:	f362 0346 	bfi	r3, r2, #1, #6
 8000510:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

		Can_MessageId_t id4 =
 8000514:	2300      	movs	r3, #0
 8000516:	653b      	str	r3, [r7, #80]	; 0x50
		{ 0 };
		id4.info.direction = NODE2MASTER_DIRECTION;
 8000518:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 800051c:	f043 0301 	orr.w	r3, r3, #1
 8000520:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
		id4.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000524:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8000528:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800052c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
		id4.info.node_id = 7;
 8000530:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000534:	2207      	movs	r2, #7
 8000536:	f362 0346 	bfi	r3, r2, #1, #6
 800053a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

		STRHAL_FDCAN_Filter_t mainFilter[] =
 800053e:	f107 0314 	add.w	r3, r7, #20
 8000542:	2230      	movs	r2, #48	; 0x30
 8000544:	2100      	movs	r1, #0
 8000546:	4618      	mov	r0, r3
 8000548:	f008 fc54 	bl	8008df4 <memset>
 800054c:	2302      	movs	r3, #2
 800054e:	61fb      	str	r3, [r7, #28]
 8000550:	2302      	movs	r3, #2
 8000552:	62bb      	str	r3, [r7, #40]	; 0x28
 8000554:	2302      	movs	r3, #2
 8000556:	637b      	str	r3, [r7, #52]	; 0x34
 8000558:	2302      	movs	r3, #2
 800055a:	643b      	str	r3, [r7, #64]	; 0x40
		{
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800055c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800055e:	617b      	str	r3, [r7, #20]
		{ .value_id1 = id.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000560:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000562:	61bb      	str	r3, [r7, #24]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000564:	6dbb      	ldr	r3, [r7, #88]	; 0x58
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000566:	623b      	str	r3, [r7, #32]
		{ .value_id1 = id2.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000568:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800056a:	627b      	str	r3, [r7, #36]	; 0x24
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 800056c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 800056e:	62fb      	str	r3, [r7, #44]	; 0x2c
		{ .value_id1 = id3.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK },
 8000570:	6e3b      	ldr	r3, [r7, #96]	; 0x60
		{ .value_id1 = id4.uint32, .mask_id2 = mask.uint32, .type = FDCAN_FILTER_MASK } };
 8000572:	633b      	str	r3, [r7, #48]	; 0x30
 8000574:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000576:	63bb      	str	r3, [r7, #56]	; 0x38
 8000578:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800057a:	63fb      	str	r3, [r7, #60]	; 0x3c

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 4, receptor) != 4)
 800057c:	f107 0214 	add.w	r2, r7, #20
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	9300      	str	r3, [sp, #0]
 8000584:	2304      	movs	r3, #4
 8000586:	2100      	movs	r1, #0
 8000588:	2000      	movs	r0, #0
 800058a:	f005 fecf 	bl	800632c <STRHAL_CAN_Subscribe>
 800058e:	4603      	mov	r3, r0
 8000590:	2b04      	cmp	r3, #4
 8000592:	bf14      	ite	ne
 8000594:	2301      	movne	r3, #1
 8000596:	2300      	moveq	r3, #0
 8000598:	b2db      	uxtb	r3, r3
 800059a:	2b00      	cmp	r3, #0
 800059c:	d034      	beq.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 800059e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005a2:	e032      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}
	else if (mode == COMMode::BRIDGE_COM_MODE)
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	2b01      	cmp	r3, #1
 80005a8:	d12e      	bne.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
	{
		STRHAL_FDCAN_Filter_t mainFilter[] =
 80005aa:	2300      	movs	r3, #0
 80005ac:	647b      	str	r3, [r7, #68]	; 0x44
 80005ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80005b4:	2300      	movs	r3, #0
 80005b6:	64fb      	str	r3, [r7, #76]	; 0x4c
		{
		{ .value_id1 = 0x00, .mask_id2 = 0xFFFF, .type = FDCAN_FILTER_RANGE } };

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN1, STRHAL_FDCAN_RX0, mainFilter, 1, Can::internalReceptor) != 1)
 80005b8:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x320>)
 80005be:	9300      	str	r3, [sp, #0]
 80005c0:	2301      	movs	r3, #1
 80005c2:	2100      	movs	r1, #0
 80005c4:	2000      	movs	r0, #0
 80005c6:	f005 feb1 	bl	800632c <STRHAL_CAN_Subscribe>
 80005ca:	4603      	mov	r3, r0
 80005cc:	2b01      	cmp	r3, #1
 80005ce:	bf14      	ite	ne
 80005d0:	2301      	movne	r3, #1
 80005d2:	2300      	moveq	r3, #0
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	2b00      	cmp	r3, #0
 80005d8:	d002      	beq.n	80005e0 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x2e8>
			return -1;
 80005da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80005de:	e014      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>

		if (STRHAL_CAN_Subscribe(STRHAL_FDCAN2, STRHAL_FDCAN_RX0, mainFilter, 1, Can::externalReceptor) != 1)
 80005e0:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80005e4:	4b0d      	ldr	r3, [pc, #52]	; (800061c <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x324>)
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	2100      	movs	r1, #0
 80005ec:	2001      	movs	r0, #1
 80005ee:	f005 fe9d 	bl	800632c <STRHAL_CAN_Subscribe>
 80005f2:	4603      	mov	r3, r0
 80005f4:	2b01      	cmp	r3, #1
 80005f6:	bf14      	ite	ne
 80005f8:	2301      	movne	r3, #1
 80005fa:	2300      	moveq	r3, #0
 80005fc:	b2db      	uxtb	r3, r3
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d002      	beq.n	8000608 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x310>
			return -1;
 8000602:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000606:	e000      	b.n	800060a <_ZN3Can4initEPFvmPhmEPFvvE7COMMode+0x312>
	}

	return 0;
 8000608:	2300      	movs	r3, #0
}
 800060a:	4618      	mov	r0, r3
 800060c:	3788      	adds	r7, #136	; 0x88
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	200007a4 	.word	0x200007a4
 8000618:	08000771 	.word	0x08000771
 800061c:	08000791 	.word	0x08000791

08000620 <_ZN3Can4execEv>:

int Can::exec()
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
	STRHAL_CAN_Run();
 8000628:	f006 f838 	bl	800669c <STRHAL_CAN_Run>
	if (STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_TIM7) != 0)
 800062c:	2001      	movs	r0, #1
 800062e:	f007 fca7 	bl	8007f80 <STRHAL_TIM_Heartbeat_StartHeartbeat>
 8000632:	4603      	mov	r3, r0
 8000634:	2b00      	cmp	r3, #0
 8000636:	bf14      	ite	ne
 8000638:	2301      	movne	r3, #1
 800063a:	2300      	moveq	r3, #0
 800063c:	b2db      	uxtb	r3, r3
 800063e:	2b00      	cmp	r3, #0
 8000640:	d002      	beq.n	8000648 <_ZN3Can4execEv+0x28>
		return -1;
 8000642:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000646:	e000      	b.n	800064a <_ZN3Can4execEv+0x2a>

	return 0;
 8000648:	2300      	movs	r3, #0
}
 800064a:	4618      	mov	r0, r3
 800064c:	3708      	adds	r7, #8
 800064e:	46bd      	mov	sp, r7
 8000650:	bd80      	pop	{r7, pc}
	...

08000654 <_ZN3Can4sendEmPhh>:

int Can::send(uint32_t id, uint8_t *data, uint8_t n)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b096      	sub	sp, #88	; 0x58
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	4613      	mov	r3, r2
 8000660:	71fb      	strb	r3, [r7, #7]
	Can_MessageId_t msgId =
 8000662:	2300      	movs	r3, #0
 8000664:	657b      	str	r3, [r7, #84]	; 0x54
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8000666:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800066a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800066e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
	msgId.info.direction = NODE2MASTER_DIRECTION;
 8000672:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	if (id == 0)
 800067e:	68fb      	ldr	r3, [r7, #12]
 8000680:	2b00      	cmp	r3, #0
 8000682:	d10b      	bne.n	800069c <_ZN3Can4sendEmPhh+0x48>
	{
		msgId.info.node_id = _nodeId;
 8000684:	4b1b      	ldr	r3, [pc, #108]	; (80006f4 <_ZN3Can4sendEmPhh+0xa0>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800068c:	b2da      	uxtb	r2, r3
 800068e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8000692:	f362 0346 	bfi	r3, r2, #1, #6
 8000696:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 800069a:	e009      	b.n	80006b0 <_ZN3Can4sendEmPhh+0x5c>
	}
	else
	{
		msgId.info.node_id = id;
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 80006a8:	f362 0346 	bfi	r3, r2, #1, #6
 80006ac:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	}
	msgId.info.priority = STANDARD_PRIORITY;
 80006b0:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 80006b4:	2202      	movs	r2, #2
 80006b6:	f362 0342 	bfi	r3, r2, #1, #2
 80006ba:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

	Can_MessageData_t msgData =
 80006be:	f107 0310 	add.w	r3, r7, #16
 80006c2:	2242      	movs	r2, #66	; 0x42
 80006c4:	2100      	movs	r1, #0
 80006c6:	4618      	mov	r0, r3
 80006c8:	f008 fb94 	bl	8008df4 <memset>
	{ 0 };

	memcpy(msgData.uint8, data, n);
 80006cc:	79fa      	ldrb	r2, [r7, #7]
 80006ce:	f107 0310 	add.w	r3, r7, #16
 80006d2:	68b9      	ldr	r1, [r7, #8]
 80006d4:	4618      	mov	r0, r3
 80006d6:	f008 fb7f 	bl	8008dd8 <memcpy>

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 80006da:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80006dc:	79fb      	ldrb	r3, [r7, #7]
 80006de:	f107 0210 	add.w	r2, r7, #16
 80006e2:	2000      	movs	r0, #0
 80006e4:	f005 ff06 	bl	80064f4 <STRHAL_CAN_Send>
	return 0;
 80006e8:	2300      	movs	r3, #0
}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3758      	adds	r7, #88	; 0x58
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	200007a8 	.word	0x200007a8

080006f8 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
}

void Can::bridgeReceptor(STRHAL_FDCAN_Id_t bus_id, uint32_t id, uint8_t *data, uint32_t n)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b086      	sub	sp, #24
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60b9      	str	r1, [r7, #8]
 8000700:	607a      	str	r2, [r7, #4]
 8000702:	603b      	str	r3, [r7, #0]
 8000704:	4603      	mov	r3, r0
 8000706:	73fb      	strb	r3, [r7, #15]
	Can_MessageId_t incoming_id;
	incoming_id.uint32 = id;
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	617b      	str	r3, [r7, #20]

	if (incoming_id.info.node_id == _nodeId)
 800070c:	7d3b      	ldrb	r3, [r7, #20]
 800070e:	f3c3 0345 	ubfx	r3, r3, #1, #6
 8000712:	b2db      	uxtb	r3, r3
 8000714:	461a      	mov	r2, r3
 8000716:	4b14      	ldr	r3, [pc, #80]	; (8000768 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x70>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	429a      	cmp	r2, r3
 800071c:	d106      	bne.n	800072c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x34>
	{
		Can::standardReceptor(id, data, n);
 800071e:	4b13      	ldr	r3, [pc, #76]	; (800076c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	683a      	ldr	r2, [r7, #0]
 8000724:	6879      	ldr	r1, [r7, #4]
 8000726:	68b8      	ldr	r0, [r7, #8]
 8000728:	4798      	blx	r3
	}
	else
	{
		STRHAL_CAN_Send(bus_id, id, data, n);
	}
}
 800072a:	e018      	b.n	800075e <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
	else if (incoming_id.info.node_id == 0)
 800072c:	7d3b      	ldrb	r3, [r7, #20]
 800072e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8000732:	b2db      	uxtb	r3, r3
 8000734:	2b00      	cmp	r3, #0
 8000736:	d10c      	bne.n	8000752 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x5a>
		STRHAL_CAN_Send(bus_id, id, data, n);
 8000738:	7bf8      	ldrb	r0, [r7, #15]
 800073a:	683b      	ldr	r3, [r7, #0]
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	68b9      	ldr	r1, [r7, #8]
 8000740:	f005 fed8 	bl	80064f4 <STRHAL_CAN_Send>
		Can::standardReceptor(id, data, n);
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x74>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	683a      	ldr	r2, [r7, #0]
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	68b8      	ldr	r0, [r7, #8]
 800074e:	4798      	blx	r3
}
 8000750:	e005      	b.n	800075e <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm+0x66>
		STRHAL_CAN_Send(bus_id, id, data, n);
 8000752:	7bf8      	ldrb	r0, [r7, #15]
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	68b9      	ldr	r1, [r7, #8]
 800075a:	f005 fecb 	bl	80064f4 <STRHAL_CAN_Send>
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	200007a8 	.word	0x200007a8
 800076c:	200007a4 	.word	0x200007a4

08000770 <_ZN3Can16internalReceptorEmPhm>:

void Can::internalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
	//Can::bridgeReceptor(STRHAL_FDCAN2, id, data, n);
	STRHAL_CAN_Send(STRHAL_FDCAN2, id, data, n);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	68ba      	ldr	r2, [r7, #8]
 8000780:	68f9      	ldr	r1, [r7, #12]
 8000782:	2001      	movs	r0, #1
 8000784:	f005 feb6 	bl	80064f4 <STRHAL_CAN_Send>
}
 8000788:	bf00      	nop
 800078a:	3710      	adds	r7, #16
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}

08000790 <_ZN3Can16externalReceptorEmPhm>:

void Can::externalReceptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	60f8      	str	r0, [r7, #12]
 8000798:	60b9      	str	r1, [r7, #8]
 800079a:	607a      	str	r2, [r7, #4]
	Can::bridgeReceptor(STRHAL_FDCAN1, id, data, n);
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	68ba      	ldr	r2, [r7, #8]
 80007a0:	68f9      	ldr	r1, [r7, #12]
 80007a2:	2000      	movs	r0, #0
 80007a4:	f7ff ffa8 	bl	80006f8 <_ZN3Can14bridgeReceptorE17STRHAL_FDCAN_Id_tmPhm>
}
 80007a8:	bf00      	nop
 80007aa:	3710      	adds	r7, #16
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <_ZN14GenericChannelD1Ev>:
#include <STRHAL.h>
#include <Radio.h>
#include "../Modules/W25Qxx_Flash.h"
#include <Can.h>

class GenericChannel: public AbstractChannel
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
 80007b8:	4a05      	ldr	r2, [pc, #20]	; (80007d0 <_ZN14GenericChannelD1Ev+0x20>)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	601a      	str	r2, [r3, #0]
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	4618      	mov	r0, r3
 80007c2:	f000 fe01 	bl	80013c8 <_ZN15AbstractChannelD1Ev>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	4618      	mov	r0, r3
 80007ca:	3708      	adds	r7, #8
 80007cc:	46bd      	mov	sp, r7
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	08009148 	.word	0x08009148

080007d4 <_ZN14GenericChannelD0Ev>:
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6878      	ldr	r0, [r7, #4]
 80007de:	f7ff ffe7 	bl	80007b0 <_ZN14GenericChannelD1Ev>
 80007e2:	21c8      	movs	r1, #200	; 0xc8
 80007e4:	6878      	ldr	r0, [r7, #4]
 80007e6:	f008 fa97 	bl	8008d18 <_ZdlPvj>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	4618      	mov	r0, r3
 80007ee:	3708      	adds	r7, #8
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <_ZN17DigitalOutChannelD1Ev>:

#include "./Channels/AbstractChannel.h"
#include <can_houbolt/channels/digital_out_channel_def.h>
#include <STRHAL.h>

class DigitalOutChannel: public AbstractChannel
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b082      	sub	sp, #8
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]
 80007fc:	4a05      	ldr	r2, [pc, #20]	; (8000814 <_ZN17DigitalOutChannelD1Ev+0x20>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	687b      	ldr	r3, [r7, #4]
 8000804:	4618      	mov	r0, r3
 8000806:	f000 fddf 	bl	80013c8 <_ZN15AbstractChannelD1Ev>
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	4618      	mov	r0, r3
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	08009118 	.word	0x08009118

08000818 <_ZN17DigitalOutChannelD0Ev>:
 8000818:	b580      	push	{r7, lr}
 800081a:	b082      	sub	sp, #8
 800081c:	af00      	add	r7, sp, #0
 800081e:	6078      	str	r0, [r7, #4]
 8000820:	6878      	ldr	r0, [r7, #4]
 8000822:	f7ff ffe7 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000826:	212c      	movs	r1, #44	; 0x2c
 8000828:	6878      	ldr	r0, [r7, #4]
 800082a:	f008 fa75 	bl	8008d18 <_ZdlPvj>
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	4618      	mov	r0, r3
 8000832:	3708      	adds	r7, #8
 8000834:	46bd      	mov	sp, r7
 8000836:	bd80      	pop	{r7, pc}

08000838 <_ZN22PressureControlChannelD1Ev>:
#include "./Channels/DigitalOutChannel.h"
#include "./Channels/ADCChannel.h"
#include <can_houbolt/channels/control_channel_def.h>
#include <STRHAL.h>

class PressureControlChannel: public AbstractChannel
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
 8000840:	4a05      	ldr	r2, [pc, #20]	; (8000858 <_ZN22PressureControlChannelD1Ev+0x20>)
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	601a      	str	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4618      	mov	r0, r3
 800084a:	f000 fdbd 	bl	80013c8 <_ZN15AbstractChannelD1Ev>
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	4618      	mov	r0, r3
 8000852:	3708      	adds	r7, #8
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	08009178 	.word	0x08009178

0800085c <_ZN22PressureControlChannelD0Ev>:
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
 8000864:	6878      	ldr	r0, [r7, #4]
 8000866:	f7ff ffe7 	bl	8000838 <_ZN22PressureControlChannelD1Ev>
 800086a:	2130      	movs	r1, #48	; 0x30
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f008 fa53 	bl	8008d18 <_ZdlPvj>
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	4618      	mov	r0, r3
 8000876:	3708      	adds	r7, #8
 8000878:	46bd      	mov	sp, r7
 800087a:	bd80      	pop	{r7, pc}

0800087c <_ZN5IOBv4C1Emmm>:
#include <cstring>


#if defined(IOBv4_BOARD)

IOBv4::IOBv4(uint32_t node_id, uint32_t fw_version, uint32_t refresh_divider) :
 800087c:	b590      	push	{r4, r7, lr}
 800087e:	b0b9      	sub	sp, #228	; 0xe4
 8000880:	af02      	add	r7, sp, #8
 8000882:	60f8      	str	r0, [r7, #12]
 8000884:	60b9      	str	r1, [r7, #8]
 8000886:	607a      	str	r2, [r7, #4]
 8000888:	603b      	str	r3, [r7, #0]
		channel9(9,{ ADC1, STRHAL_ADC_CHANNEL_2 },		{ GPIOA,  0, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel10(10,{ ADC1, STRHAL_ADC_CHANNEL_9 },	{ GPIOC,  2, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		channel11(11,{ ADC1, STRHAL_ADC_CHANNEL_7 },	{ GPIOB,  3, STRHAL_GPIO_TYPE_OPP }, STRHAL_ADC_INTYPE_REGULAR, 1),
		pressurecontrol0(12, (GenericChannel&)*this, 4, channel9, 1),

		speaker(STRHAL_TIM_TIM8, STRHAL_TIM_TIM8_CH4_PC9)
 800088a:	68f8      	ldr	r0, [r7, #12]
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	687a      	ldr	r2, [r7, #4]
 8000890:	68b9      	ldr	r1, [r7, #8]
 8000892:	f000 ff11 	bl	80016b8 <_ZN14GenericChannelC1Emmm>
 8000896:	4ad6      	ldr	r2, [pc, #856]	; (8000bf0 <_ZN5IOBv4C1Emmm+0x374>)
 8000898:	68fb      	ldr	r3, [r7, #12]
 800089a:	601a      	str	r2, [r3, #0]
 800089c:	68fb      	ldr	r3, [r7, #12]
 800089e:	4ad5      	ldr	r2, [pc, #852]	; (8000bf4 <_ZN5IOBv4C1Emmm+0x378>)
 80008a0:	33c8      	adds	r3, #200	; 0xc8
 80008a2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008a6:	e883 0003 	stmia.w	r3, {r0, r1}
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	4ad2      	ldr	r2, [pc, #840]	; (8000bf8 <_ZN5IOBv4C1Emmm+0x37c>)
 80008ae:	33d0      	adds	r3, #208	; 0xd0
 80008b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008b4:	e883 0003 	stmia.w	r3, {r0, r1}
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	4ad0      	ldr	r2, [pc, #832]	; (8000bfc <_ZN5IOBv4C1Emmm+0x380>)
 80008bc:	33d8      	adds	r3, #216	; 0xd8
 80008be:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008c2:	e883 0003 	stmia.w	r3, {r0, r1}
 80008c6:	68fb      	ldr	r3, [r7, #12]
 80008c8:	f103 04e0 	add.w	r4, r3, #224	; 0xe0
 80008cc:	4acc      	ldr	r2, [pc, #816]	; (8000c00 <_ZN5IOBv4C1Emmm+0x384>)
 80008ce:	f107 0314 	add.w	r3, r7, #20
 80008d2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008d6:	e883 0003 	stmia.w	r3, {r0, r1}
 80008da:	4aca      	ldr	r2, [pc, #808]	; (8000c04 <_ZN5IOBv4C1Emmm+0x388>)
 80008dc:	f107 031c 	add.w	r3, r7, #28
 80008e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008e4:	e883 0003 	stmia.w	r3, {r0, r1}
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	f107 0214 	add.w	r2, r7, #20
 80008f0:	2101      	movs	r1, #1
 80008f2:	9101      	str	r1, [sp, #4]
 80008f4:	2100      	movs	r1, #0
 80008f6:	9100      	str	r1, [sp, #0]
 80008f8:	2100      	movs	r1, #0
 80008fa:	4620      	mov	r0, r4
 80008fc:	f000 fd74 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f503 7486 	add.w	r4, r3, #268	; 0x10c
 8000906:	4ac0      	ldr	r2, [pc, #768]	; (8000c08 <_ZN5IOBv4C1Emmm+0x38c>)
 8000908:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800090c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000910:	e883 0003 	stmia.w	r3, {r0, r1}
 8000914:	4abd      	ldr	r2, [pc, #756]	; (8000c0c <_ZN5IOBv4C1Emmm+0x390>)
 8000916:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800091a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800091e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000922:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000926:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800092a:	2101      	movs	r1, #1
 800092c:	9101      	str	r1, [sp, #4]
 800092e:	2100      	movs	r1, #0
 8000930:	9100      	str	r1, [sp, #0]
 8000932:	2101      	movs	r1, #1
 8000934:	4620      	mov	r0, r4
 8000936:	f000 fd57 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 800093a:	68fb      	ldr	r3, [r7, #12]
 800093c:	f503 749c 	add.w	r4, r3, #312	; 0x138
 8000940:	4ab3      	ldr	r2, [pc, #716]	; (8000c10 <_ZN5IOBv4C1Emmm+0x394>)
 8000942:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800094a:	e883 0003 	stmia.w	r3, {r0, r1}
 800094e:	4ab1      	ldr	r2, [pc, #708]	; (8000c14 <_ZN5IOBv4C1Emmm+0x398>)
 8000950:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000954:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000958:	e883 0003 	stmia.w	r3, {r0, r1}
 800095c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000960:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8000964:	2101      	movs	r1, #1
 8000966:	9101      	str	r1, [sp, #4]
 8000968:	2100      	movs	r1, #0
 800096a:	9100      	str	r1, [sp, #0]
 800096c:	2102      	movs	r1, #2
 800096e:	4620      	mov	r0, r4
 8000970:	f000 fd3a 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	f503 74b2 	add.w	r4, r3, #356	; 0x164
 800097a:	4aa7      	ldr	r2, [pc, #668]	; (8000c18 <_ZN5IOBv4C1Emmm+0x39c>)
 800097c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8000980:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000984:	e883 0003 	stmia.w	r3, {r0, r1}
 8000988:	4aa4      	ldr	r2, [pc, #656]	; (8000c1c <_ZN5IOBv4C1Emmm+0x3a0>)
 800098a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800098e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000992:	e883 0003 	stmia.w	r3, {r0, r1}
 8000996:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800099a:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800099e:	2101      	movs	r1, #1
 80009a0:	9101      	str	r1, [sp, #4]
 80009a2:	2100      	movs	r1, #0
 80009a4:	9100      	str	r1, [sp, #0]
 80009a6:	2103      	movs	r1, #3
 80009a8:	4620      	mov	r0, r4
 80009aa:	f000 fd1d 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009ae:	68fb      	ldr	r3, [r7, #12]
 80009b0:	f503 74c8 	add.w	r4, r3, #400	; 0x190
 80009b4:	4a9a      	ldr	r2, [pc, #616]	; (8000c20 <_ZN5IOBv4C1Emmm+0x3a4>)
 80009b6:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80009ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009be:	e883 0003 	stmia.w	r3, {r0, r1}
 80009c2:	4a98      	ldr	r2, [pc, #608]	; (8000c24 <_ZN5IOBv4C1Emmm+0x3a8>)
 80009c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009cc:	e883 0003 	stmia.w	r3, {r0, r1}
 80009d0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80009d4:	f107 0254 	add.w	r2, r7, #84	; 0x54
 80009d8:	2101      	movs	r1, #1
 80009da:	9101      	str	r1, [sp, #4]
 80009dc:	2100      	movs	r1, #0
 80009de:	9100      	str	r1, [sp, #0]
 80009e0:	2104      	movs	r1, #4
 80009e2:	4620      	mov	r0, r4
 80009e4:	f000 fd00 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f503 74de 	add.w	r4, r3, #444	; 0x1bc
 80009ee:	4a8e      	ldr	r2, [pc, #568]	; (8000c28 <_ZN5IOBv4C1Emmm+0x3ac>)
 80009f0:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80009f4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009f8:	e883 0003 	stmia.w	r3, {r0, r1}
 80009fc:	4a8b      	ldr	r2, [pc, #556]	; (8000c2c <_ZN5IOBv4C1Emmm+0x3b0>)
 80009fe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a02:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a06:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a0a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8000a0e:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8000a12:	2101      	movs	r1, #1
 8000a14:	9101      	str	r1, [sp, #4]
 8000a16:	2100      	movs	r1, #0
 8000a18:	9100      	str	r1, [sp, #0]
 8000a1a:	2105      	movs	r1, #5
 8000a1c:	4620      	mov	r0, r4
 8000a1e:	f000 fce3 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a22:	68fb      	ldr	r3, [r7, #12]
 8000a24:	f503 74f4 	add.w	r4, r3, #488	; 0x1e8
 8000a28:	4a81      	ldr	r2, [pc, #516]	; (8000c30 <_ZN5IOBv4C1Emmm+0x3b4>)
 8000a2a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000a2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a32:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a36:	4a7f      	ldr	r2, [pc, #508]	; (8000c34 <_ZN5IOBv4C1Emmm+0x3b8>)
 8000a38:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a40:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a44:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8000a48:	f107 0274 	add.w	r2, r7, #116	; 0x74
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	9101      	str	r1, [sp, #4]
 8000a50:	2100      	movs	r1, #0
 8000a52:	9100      	str	r1, [sp, #0]
 8000a54:	2106      	movs	r1, #6
 8000a56:	4620      	mov	r0, r4
 8000a58:	f000 fcc6 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	f503 7405 	add.w	r4, r3, #532	; 0x214
 8000a62:	4a75      	ldr	r2, [pc, #468]	; (8000c38 <_ZN5IOBv4C1Emmm+0x3bc>)
 8000a64:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8000a68:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a6c:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a70:	4a72      	ldr	r2, [pc, #456]	; (8000c3c <_ZN5IOBv4C1Emmm+0x3c0>)
 8000a72:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a7a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000a7e:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000a82:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8000a86:	2101      	movs	r1, #1
 8000a88:	9101      	str	r1, [sp, #4]
 8000a8a:	2100      	movs	r1, #0
 8000a8c:	9100      	str	r1, [sp, #0]
 8000a8e:	2107      	movs	r1, #7
 8000a90:	4620      	mov	r0, r4
 8000a92:	f000 fca9 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000a96:	68fb      	ldr	r3, [r7, #12]
 8000a98:	f503 7410 	add.w	r4, r3, #576	; 0x240
 8000a9c:	4a68      	ldr	r2, [pc, #416]	; (8000c40 <_ZN5IOBv4C1Emmm+0x3c4>)
 8000a9e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000aa2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000aa6:	e883 0003 	stmia.w	r3, {r0, r1}
 8000aaa:	4a66      	ldr	r2, [pc, #408]	; (8000c44 <_ZN5IOBv4C1Emmm+0x3c8>)
 8000aac:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000ab0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ab4:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ab8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000abc:	f107 0294 	add.w	r2, r7, #148	; 0x94
 8000ac0:	2101      	movs	r1, #1
 8000ac2:	9101      	str	r1, [sp, #4]
 8000ac4:	2100      	movs	r1, #0
 8000ac6:	9100      	str	r1, [sp, #0]
 8000ac8:	2108      	movs	r1, #8
 8000aca:	4620      	mov	r0, r4
 8000acc:	f000 fc8c 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000ad0:	68fb      	ldr	r3, [r7, #12]
 8000ad2:	f503 741b 	add.w	r4, r3, #620	; 0x26c
 8000ad6:	4a5c      	ldr	r2, [pc, #368]	; (8000c48 <_ZN5IOBv4C1Emmm+0x3cc>)
 8000ad8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000adc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000ae0:	e883 0003 	stmia.w	r3, {r0, r1}
 8000ae4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000ae8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8000aec:	2300      	movs	r3, #0
 8000aee:	f887 30b0 	strb.w	r3, [r7, #176]	; 0xb0
 8000af2:	2300      	movs	r3, #0
 8000af4:	f887 30b1 	strb.w	r3, [r7, #177]	; 0xb1
 8000af8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8000afc:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8000b00:	2101      	movs	r1, #1
 8000b02:	9101      	str	r1, [sp, #4]
 8000b04:	2100      	movs	r1, #0
 8000b06:	9100      	str	r1, [sp, #0]
 8000b08:	2109      	movs	r1, #9
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f000 fc6c 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b10:	68fb      	ldr	r3, [r7, #12]
 8000b12:	f503 7426 	add.w	r4, r3, #664	; 0x298
 8000b16:	4a4d      	ldr	r2, [pc, #308]	; (8000c4c <_ZN5IOBv4C1Emmm+0x3d0>)
 8000b18:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000b1c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b20:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b24:	4a4a      	ldr	r2, [pc, #296]	; (8000c50 <_ZN5IOBv4C1Emmm+0x3d4>)
 8000b26:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000b2a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b2e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b32:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8000b36:	f107 02b4 	add.w	r2, r7, #180	; 0xb4
 8000b3a:	2101      	movs	r1, #1
 8000b3c:	9101      	str	r1, [sp, #4]
 8000b3e:	2100      	movs	r1, #0
 8000b40:	9100      	str	r1, [sp, #0]
 8000b42:	210a      	movs	r1, #10
 8000b44:	4620      	mov	r0, r4
 8000b46:	f000 fc4f 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	f503 7431 	add.w	r4, r3, #708	; 0x2c4
 8000b50:	4a40      	ldr	r2, [pc, #256]	; (8000c54 <_ZN5IOBv4C1Emmm+0x3d8>)
 8000b52:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8000b56:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b5a:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b5e:	4a3e      	ldr	r2, [pc, #248]	; (8000c58 <_ZN5IOBv4C1Emmm+0x3dc>)
 8000b60:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b64:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b68:	e883 0003 	stmia.w	r3, {r0, r1}
 8000b6c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000b70:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
 8000b74:	2101      	movs	r1, #1
 8000b76:	9101      	str	r1, [sp, #4]
 8000b78:	2100      	movs	r1, #0
 8000b7a:	9100      	str	r1, [sp, #0]
 8000b7c:	210b      	movs	r1, #11
 8000b7e:	4620      	mov	r0, r4
 8000b80:	f000 fc32 	bl	80013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>
 8000b84:	68fb      	ldr	r3, [r7, #12]
 8000b86:	f503 703c 	add.w	r0, r3, #752	; 0x2f0
 8000b8a:	68fa      	ldr	r2, [r7, #12]
		pressurecontrol0(12, (GenericChannel&)*this, 4, channel9, 1),
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f503 731b 	add.w	r3, r3, #620	; 0x26c
		speaker(STRHAL_TIM_TIM8, STRHAL_TIM_TIM8_CH4_PC9)
 8000b92:	2101      	movs	r1, #1
 8000b94:	9101      	str	r1, [sp, #4]
 8000b96:	9300      	str	r3, [sp, #0]
 8000b98:	2304      	movs	r3, #4
 8000b9a:	210c      	movs	r1, #12
 8000b9c:	f001 fa4a 	bl	8002034 <_ZN22PressureControlChannelC1EhR14GenericChannelhR17DigitalOutChannelm>
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8000ba6:	2204      	movs	r2, #4
 8000ba8:	f887 20d6 	strb.w	r2, [r7, #214]	; 0xd6
 8000bac:	2254      	movs	r2, #84	; 0x54
 8000bae:	f887 20d7 	strb.w	r2, [r7, #215]	; 0xd7
 8000bb2:	f107 02d7 	add.w	r2, r7, #215	; 0xd7
 8000bb6:	f107 01d6 	add.w	r1, r7, #214	; 0xd6
 8000bba:	4618      	mov	r0, r3
 8000bbc:	f000 f9cb 	bl	8000f56 <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>

	//registerChannel(&servo0);
	//registerChannel(&servo1);
	//registerChannel(&servo2);

	registerChannel(&channel0);
 8000bc0:	68fa      	ldr	r2, [r7, #12]
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	33e0      	adds	r3, #224	; 0xe0
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	4610      	mov	r0, r2
 8000bca:	f001 f8f9 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel1);
 8000bce:	68fa      	ldr	r2, [r7, #12]
 8000bd0:	68fb      	ldr	r3, [r7, #12]
 8000bd2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4610      	mov	r0, r2
 8000bda:	f001 f8f1 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel2);
 8000bde:	68fa      	ldr	r2, [r7, #12]
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000be6:	4619      	mov	r1, r3
 8000be8:	4610      	mov	r0, r2
 8000bea:	f001 f8e9 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
 8000bee:	e035      	b.n	8000c5c <_ZN5IOBv4C1Emmm+0x3e0>
 8000bf0:	080090a0 	.word	0x080090a0
 8000bf4:	08008f58 	.word	0x08008f58
 8000bf8:	08008f60 	.word	0x08008f60
 8000bfc:	08008f68 	.word	0x08008f68
 8000c00:	08008f70 	.word	0x08008f70
 8000c04:	08008f78 	.word	0x08008f78
 8000c08:	08008f80 	.word	0x08008f80
 8000c0c:	08008f88 	.word	0x08008f88
 8000c10:	08008f90 	.word	0x08008f90
 8000c14:	08008f98 	.word	0x08008f98
 8000c18:	08008fa0 	.word	0x08008fa0
 8000c1c:	08008fa8 	.word	0x08008fa8
 8000c20:	08008fb0 	.word	0x08008fb0
 8000c24:	08008fb8 	.word	0x08008fb8
 8000c28:	08008fc0 	.word	0x08008fc0
 8000c2c:	08008fc8 	.word	0x08008fc8
 8000c30:	08008fd0 	.word	0x08008fd0
 8000c34:	08008fd8 	.word	0x08008fd8
 8000c38:	08008fe0 	.word	0x08008fe0
 8000c3c:	08008fe8 	.word	0x08008fe8
 8000c40:	08008ff0 	.word	0x08008ff0
 8000c44:	08008ff8 	.word	0x08008ff8
 8000c48:	08009000 	.word	0x08009000
 8000c4c:	08009008 	.word	0x08009008
 8000c50:	08009010 	.word	0x08009010
 8000c54:	08009018 	.word	0x08009018
 8000c58:	08009020 	.word	0x08009020
	registerChannel(&channel3);
 8000c5c:	68fa      	ldr	r2, [r7, #12]
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000c64:	4619      	mov	r1, r3
 8000c66:	4610      	mov	r0, r2
 8000c68:	f001 f8aa 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel4);
 8000c6c:	68fa      	ldr	r2, [r7, #12]
 8000c6e:	68fb      	ldr	r3, [r7, #12]
 8000c70:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000c74:	4619      	mov	r1, r3
 8000c76:	4610      	mov	r0, r2
 8000c78:	f001 f8a2 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel5);
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	68fb      	ldr	r3, [r7, #12]
 8000c80:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000c84:	4619      	mov	r1, r3
 8000c86:	4610      	mov	r0, r2
 8000c88:	f001 f89a 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel6);
 8000c8c:	68fa      	ldr	r2, [r7, #12]
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000c94:	4619      	mov	r1, r3
 8000c96:	4610      	mov	r0, r2
 8000c98:	f001 f892 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel7);
 8000c9c:	68fa      	ldr	r2, [r7, #12]
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4610      	mov	r0, r2
 8000ca8:	f001 f88a 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel8);
 8000cac:	68fa      	ldr	r2, [r7, #12]
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	f001 f882 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel9);
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	f001 f87a 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel10);
 8000ccc:	68fa      	ldr	r2, [r7, #12]
 8000cce:	68fb      	ldr	r3, [r7, #12]
 8000cd0:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4610      	mov	r0, r2
 8000cd8:	f001 f872 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&channel11);
 8000cdc:	68fa      	ldr	r2, [r7, #12]
 8000cde:	68fb      	ldr	r3, [r7, #12]
 8000ce0:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4610      	mov	r0, r2
 8000ce8:	f001 f86a 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	registerChannel(&pressurecontrol0);
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	4610      	mov	r0, r2
 8000cf8:	f001 f862 	bl	8001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>
	//registerModule(&flash);

}
 8000cfc:	68fb      	ldr	r3, [r7, #12]
 8000cfe:	4618      	mov	r0, r3
 8000d00:	37dc      	adds	r7, #220	; 0xdc
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd90      	pop	{r4, r7, pc}
 8000d06:	bf00      	nop

08000d08 <_ZN5IOBv44initEv>:

int IOBv4::init()
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
	if (STRHAL_Init(STRHAL_SYSCLK_SRC_EXT, 8000000) != STRHAL_NOICE)
 8000d10:	4933      	ldr	r1, [pc, #204]	; (8000de0 <_ZN5IOBv44initEv+0xd8>)
 8000d12:	2002      	movs	r0, #2
 8000d14:	f004 f934 	bl	8004f80 <STRHAL_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	bf14      	ite	ne
 8000d1e:	2301      	movne	r3, #1
 8000d20:	2300      	moveq	r3, #0
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <_ZN5IOBv44initEv+0x26>
		return -1;
 8000d28:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d2c:	e053      	b.n	8000dd6 <_ZN5IOBv44initEv+0xce>

	// init status LEDs
	STRHAL_GPIO_SingleInit(&led1, STRHAL_GPIO_TYPE_OPP);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	33c8      	adds	r3, #200	; 0xc8
 8000d32:	2100      	movs	r1, #0
 8000d34:	4618      	mov	r0, r3
 8000d36:	f005 fef5 	bl	8006b24 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led2, STRHAL_GPIO_TYPE_OPP);
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	33d0      	adds	r3, #208	; 0xd0
 8000d3e:	2100      	movs	r1, #0
 8000d40:	4618      	mov	r0, r3
 8000d42:	f005 feef 	bl	8006b24 <STRHAL_GPIO_SingleInit>
	STRHAL_GPIO_SingleInit(&led_debug, STRHAL_GPIO_TYPE_OPP);
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	33d8      	adds	r3, #216	; 0xd8
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f005 fee9 	bl	8006b24 <STRHAL_GPIO_SingleInit>




	// init debug uart
	if (STRHAL_UART_Instance_Init(STRHAL_UART_DEBUG) != 0)
 8000d52:	2002      	movs	r0, #2
 8000d54:	f007 fcf0 	bl	8008738 <STRHAL_UART_Instance_Init>
 8000d58:	4603      	mov	r3, r0
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	bf14      	ite	ne
 8000d5e:	2301      	movne	r3, #1
 8000d60:	2300      	moveq	r3, #0
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d002      	beq.n	8000d6e <_ZN5IOBv44initEv+0x66>
		return -1;
 8000d68:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d6c:	e033      	b.n	8000dd6 <_ZN5IOBv44initEv+0xce>

	if (can.init(receptor, heartbeatCan, COMMode::STANDARD_COM_MODE) != 0)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	f8d3 00b0 	ldr.w	r0, [r3, #176]	; 0xb0
 8000d74:	2300      	movs	r3, #0
 8000d76:	4a1b      	ldr	r2, [pc, #108]	; (8000de4 <_ZN5IOBv44initEv+0xdc>)
 8000d78:	491b      	ldr	r1, [pc, #108]	; (8000de8 <_ZN5IOBv44initEv+0xe0>)
 8000d7a:	f7ff fabd 	bl	80002f8 <_ZN3Can4initEPFvmPhmEPFvvE7COMMode>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	bf14      	ite	ne
 8000d84:	2301      	movne	r3, #1
 8000d86:	2300      	moveq	r3, #0
 8000d88:	b2db      	uxtb	r3, r3
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d002      	beq.n	8000d94 <_ZN5IOBv44initEv+0x8c>
		return -1;
 8000d8e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000d92:	e020      	b.n	8000dd6 <_ZN5IOBv44initEv+0xce>

	if (GenericChannel::init() != 0)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	4618      	mov	r0, r3
 8000d98:	f000 fce5 	bl	8001766 <_ZN14GenericChannel4initEv>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	bf14      	ite	ne
 8000da2:	2301      	movne	r3, #1
 8000da4:	2300      	moveq	r3, #0
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d002      	beq.n	8000db2 <_ZN5IOBv44initEv+0xaa>
		return -1;
 8000dac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000db0:	e011      	b.n	8000dd6 <_ZN5IOBv44initEv+0xce>

	speaker.init();
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	f503 7348 	add.w	r3, r3, #800	; 0x320
 8000db8:	4618      	mov	r0, r3
 8000dba:	f000 f8e1 	bl	8000f80 <_ZN7Speaker4initEv>
	STRHAL_GPIO_Write(&led_debug, STRHAL_GPIO_VALUE_H);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	33d8      	adds	r3, #216	; 0xd8
 8000dc2:	2101      	movs	r1, #1
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f005 ff09 	bl	8006bdc <STRHAL_GPIO_Write>

	STRHAL_UART_Debug_Write_Blocking("Started\n", 8, 50);
 8000dca:	2232      	movs	r2, #50	; 0x32
 8000dcc:	2108      	movs	r1, #8
 8000dce:	4807      	ldr	r0, [pc, #28]	; (8000dec <_ZN5IOBv44initEv+0xe4>)
 8000dd0:	f007 fdec 	bl	80089ac <STRHAL_UART_Debug_Write_Blocking>


	return 0;
 8000dd4:	2300      	movs	r3, #0
}
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	3708      	adds	r7, #8
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	007a1200 	.word	0x007a1200
 8000de4:	08001f4d 	.word	0x08001f4d
 8000de8:	08001e1d 	.word	0x08001e1d
 8000dec:	08009028 	.word	0x08009028

08000df0 <_ZN5IOBv44execEv>:

int IOBv4::exec()
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
	STRHAL_OPAMP_Run();
 8000df8:	f006 f884 	bl	8006f04 <STRHAL_OPAMP_Run>
	STRHAL_ADC_Run();
 8000dfc:	f004 ffb0 	bl	8005d60 <STRHAL_ADC_Run>
	STRHAL_QSPI_Run();
 8000e00:	f006 f96e 	bl	80070e0 <STRHAL_QSPI_Run>

	if (can.exec() != 0)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	3304      	adds	r3, #4
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4610      	mov	r0, r2
 8000e18:	4798      	blx	r3
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	bf14      	ite	ne
 8000e20:	2301      	movne	r3, #1
 8000e22:	2300      	moveq	r3, #0
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d002      	beq.n	8000e30 <_ZN5IOBv44execEv+0x40>
		return -1;
 8000e2a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000e2e:	e01b      	b.n	8000e68 <_ZN5IOBv44execEv+0x78>


	speaker.beep(3, 300, 200);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	f503 7048 	add.w	r0, r3, #800	; 0x320
 8000e36:	23c8      	movs	r3, #200	; 0xc8
 8000e38:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000e3c:	2103      	movs	r1, #3
 8000e3e:	f000 f8db 	bl	8000ff8 <_ZN7Speaker4beepEhtt>
	STRHAL_UART_Debug_Write_Blocking("Test\n", 5, 50);
 8000e42:	2232      	movs	r2, #50	; 0x32
 8000e44:	2105      	movs	r1, #5
 8000e46:	480a      	ldr	r0, [pc, #40]	; (8000e70 <_ZN5IOBv44execEv+0x80>)
 8000e48:	f007 fdb0 	bl	80089ac <STRHAL_UART_Debug_Write_Blocking>

	while (1)
	{
		if (GenericChannel::exec() != 0)
 8000e4c:	687b      	ldr	r3, [r7, #4]
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f000 fce1 	bl	8001816 <_ZN14GenericChannel4execEv>
 8000e54:	4603      	mov	r3, r0
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	bf14      	ite	ne
 8000e5a:	2301      	movne	r3, #1
 8000e5c:	2300      	moveq	r3, #0
 8000e5e:	b2db      	uxtb	r3, r3
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d0f3      	beq.n	8000e4c <_ZN5IOBv44execEv+0x5c>
			return -1;
 8000e64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}

	speaker.beep(6, 100, 100);

	return 0;
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	3708      	adds	r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	08009034 	.word	0x08009034

08000e74 <_ZN5IOBv4D1Ev>:
#include <Can.h>
#include <Speaker.h>

#include <STRHAL.h>

class IOBv4: public GenericChannel
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b082      	sub	sp, #8
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
 8000e7c:	4a2c      	ldr	r2, [pc, #176]	; (8000f30 <_ZN5IOBv4D1Ev+0xbc>)
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	f503 733c 	add.w	r3, r3, #752	; 0x2f0
 8000e88:	4618      	mov	r0, r3
 8000e8a:	f7ff fcd5 	bl	8000838 <_ZN22PressureControlChannelD1Ev>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	f503 7331 	add.w	r3, r3, #708	; 0x2c4
 8000e94:	4618      	mov	r0, r3
 8000e96:	f7ff fcad 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	f503 7326 	add.w	r3, r3, #664	; 0x298
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff fca7 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	f503 731b 	add.w	r3, r3, #620	; 0x26c
 8000eac:	4618      	mov	r0, r3
 8000eae:	f7ff fca1 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	f503 7310 	add.w	r3, r3, #576	; 0x240
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff fc9b 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	f7ff fc95 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff fc8f 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8000edc:	4618      	mov	r0, r3
 8000ede:	f7ff fc89 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fc83 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff fc7d 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fc77 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fc71 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	33e0      	adds	r3, #224	; 0xe0
 8000f16:	4618      	mov	r0, r3
 8000f18:	f7ff fc6c 	bl	80007f4 <_ZN17DigitalOutChannelD1Ev>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff fc46 	bl	80007b0 <_ZN14GenericChannelD1Ev>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4618      	mov	r0, r3
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	080090a0 	.word	0x080090a0

08000f34 <_ZN5IOBv4D0Ev>:
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
 8000f3c:	6878      	ldr	r0, [r7, #4]
 8000f3e:	f7ff ff99 	bl	8000e74 <_ZN5IOBv4D1Ev>
 8000f42:	f44f 714a 	mov.w	r1, #808	; 0x328
 8000f46:	6878      	ldr	r0, [r7, #4]
 8000f48:	f007 fee6 	bl	8008d18 <_ZdlPvj>
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3708      	adds	r7, #8
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}

08000f56 <_ZN7SpeakerC1ERK20STRHAL_TIM_TimerId_tRK22STRHAL_TIM_ChannelId_t>:
#include "../Inc/Speaker.h"

Speaker::Speaker(const STRHAL_TIM_TimerId_t &pwmTimer, const STRHAL_TIM_ChannelId_t &control) :
 8000f56:	b480      	push	{r7}
 8000f58:	b085      	sub	sp, #20
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	60f8      	str	r0, [r7, #12]
 8000f5e:	60b9      	str	r1, [r7, #8]
 8000f60:	607a      	str	r2, [r7, #4]
		pwmTimer(pwmTimer), ctrlChannelId(control)
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	781a      	ldrb	r2, [r3, #0]
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	701a      	strb	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	781a      	ldrb	r2, [r3, #0]
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	705a      	strb	r2, [r3, #1]
{
}
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	4618      	mov	r0, r3
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <_ZN7Speaker4initEv>:

int Speaker::init()
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b082      	sub	sp, #8
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]
	if (STRHAL_TIM_PWM_Init(pwmTimer, PWM_PSC, PWM_RES) < 0)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000f90:	2158      	movs	r1, #88	; 0x58
 8000f92:	4618      	mov	r0, r3
 8000f94:	f006 fdf2 	bl	8007b7c <STRHAL_TIM_PWM_Init>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	0fdb      	lsrs	r3, r3, #31
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d002      	beq.n	8000fa8 <_ZN7Speaker4initEv+0x28>
		return -1;
 8000fa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fa6:	e023      	b.n	8000ff0 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_AddChannel(&pwmChannel, ctrlChannelId, STRHAL_TIM_PWM_CHANNELTYPE_SO) < 0)
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	1c98      	adds	r0, r3, #2
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	785b      	ldrb	r3, [r3, #1]
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	4619      	mov	r1, r3
 8000fb4:	f006 fe74 	bl	8007ca0 <STRHAL_TIM_PWM_AddChannel>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	0fdb      	lsrs	r3, r3, #31
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <_ZN7Speaker4initEv+0x48>
		return -1;
 8000fc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fc6:	e013      	b.n	8000ff0 <_ZN7Speaker4initEv+0x70>

	if (STRHAL_TIM_PWM_SetDuty(&pwmChannel, 1800) != 1800)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	3302      	adds	r3, #2
 8000fcc:	f44f 61e1 	mov.w	r1, #1800	; 0x708
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f006 fedb 	bl	8007d8c <STRHAL_TIM_PWM_SetDuty>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8000fdc:	bf14      	ite	ne
 8000fde:	2301      	movne	r3, #1
 8000fe0:	2300      	moveq	r3, #0
 8000fe2:	b2db      	uxtb	r3, r3
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d002      	beq.n	8000fee <_ZN7Speaker4initEv+0x6e>
	{
		return -1;
 8000fe8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000fec:	e000      	b.n	8000ff0 <_ZN7Speaker4initEv+0x70>
	}

	return 0;
 8000fee:	2300      	movs	r3, #0
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3708      	adds	r7, #8
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <_ZN7Speaker4beepEhtt>:
{
	STRHAL_TIM_PWM_Enable(&pwmChannel, ena);
}

void Speaker::beep(uint8_t n, uint16_t tot1, uint16_t tot2)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	60f8      	str	r0, [r7, #12]
 8001000:	4608      	mov	r0, r1
 8001002:	4611      	mov	r1, r2
 8001004:	461a      	mov	r2, r3
 8001006:	4603      	mov	r3, r0
 8001008:	72fb      	strb	r3, [r7, #11]
 800100a:	460b      	mov	r3, r1
 800100c:	813b      	strh	r3, [r7, #8]
 800100e:	4613      	mov	r3, r2
 8001010:	80fb      	strh	r3, [r7, #6]
	for (int i = 0; i < n; i++)
 8001012:	2300      	movs	r3, #0
 8001014:	617b      	str	r3, [r7, #20]
 8001016:	7afb      	ldrb	r3, [r7, #11]
 8001018:	697a      	ldr	r2, [r7, #20]
 800101a:	429a      	cmp	r2, r3
 800101c:	da17      	bge.n	800104e <_ZN7Speaker4beepEhtt+0x56>
	{
		STRHAL_TIM_PWM_Enable(&pwmChannel, true);
 800101e:	68fb      	ldr	r3, [r7, #12]
 8001020:	3302      	adds	r3, #2
 8001022:	2101      	movs	r1, #1
 8001024:	4618      	mov	r0, r3
 8001026:	f006 fedd 	bl	8007de4 <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot1);
 800102a:	893b      	ldrh	r3, [r7, #8]
 800102c:	4618      	mov	r0, r3
 800102e:	f003 fced 	bl	8004a0c <LL_mDelay>
		STRHAL_TIM_PWM_Enable(&pwmChannel, false);
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	3302      	adds	r3, #2
 8001036:	2100      	movs	r1, #0
 8001038:	4618      	mov	r0, r3
 800103a:	f006 fed3 	bl	8007de4 <STRHAL_TIM_PWM_Enable>
		LL_mDelay(tot2);
 800103e:	88fb      	ldrh	r3, [r7, #6]
 8001040:	4618      	mov	r0, r3
 8001042:	f003 fce3 	bl	8004a0c <LL_mDelay>
	for (int i = 0; i < n; i++)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	e7e3      	b.n	8001016 <_ZN7Speaker4beepEhtt+0x1e>
	}
}
 800104e:	bf00      	nop
 8001050:	3718      	adds	r7, #24
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
	...

08001058 <main>:
#include "RCU.h"
#include "LCB.h"
#include "git_version.h"

int main(void)
{
 8001058:	b590      	push	{r4, r7, lr}
 800105a:	f5ad 7d4b 	sub.w	sp, sp, #812	; 0x32c
 800105e:	af00      	add	r7, sp, #0
#elif defined(IOBv4_BOARD)
#ifdef UART_DEBUG
	// Ox 10, Fuel 11
	IOBv4 iob(11,GIT_COMMIT_HASH_VALUE,100); // TODO disregard node ID and read dipswitches in IOB/LCB class
#else
	IOBv4 iob(11,GIT_COMMIT_HASH_VALUE,1); // TODO disregard node ID and read dipswitches in IOB/LCB class
 8001060:	4638      	mov	r0, r7
 8001062:	2301      	movs	r3, #1
 8001064:	4a13      	ldr	r2, [pc, #76]	; (80010b4 <main+0x5c>)
 8001066:	210b      	movs	r1, #11
 8001068:	f7ff fc08 	bl	800087c <_ZN5IOBv4C1Emmm>
#endif
	if(iob.init() != 0)
 800106c:	463b      	mov	r3, r7
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fe4a 	bl	8000d08 <_ZN5IOBv44initEv>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	bf14      	ite	ne
 800107a:	2301      	movne	r3, #1
 800107c:	2300      	moveq	r3, #0
 800107e:	b2db      	uxtb	r3, r3
 8001080:	2b00      	cmp	r3, #0
 8001082:	d006      	beq.n	8001092 <main+0x3a>
			return -1;
 8001084:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
	IOBv4 iob(11,GIT_COMMIT_HASH_VALUE,1); // TODO disregard node ID and read dipswitches in IOB/LCB class
 8001088:	463b      	mov	r3, r7
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fef2 	bl	8000e74 <_ZN5IOBv4D1Ev>
 8001090:	e009      	b.n	80010a6 <main+0x4e>

	STRHAL_UART_Debug_Write_Blocking("IOBv4 STARTED\n", 14, 50);
 8001092:	2232      	movs	r2, #50	; 0x32
 8001094:	210e      	movs	r1, #14
 8001096:	4808      	ldr	r0, [pc, #32]	; (80010b8 <main+0x60>)
 8001098:	f007 fc88 	bl	80089ac <STRHAL_UART_Debug_Write_Blocking>
	iob.exec();
 800109c:	463b      	mov	r3, r7
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fea6 	bl	8000df0 <_ZN5IOBv44execEv>

	STRHAL_UART_Debug_Write_Blocking("LCB STARTED\n", 12, 50);
	lcb.exec();
#endif

	while (1);
 80010a4:	e7fe      	b.n	80010a4 <main+0x4c>
}
 80010a6:	4623      	mov	r3, r4
 80010a8:	4618      	mov	r0, r3
 80010aa:	f507 774b 	add.w	r7, r7, #812	; 0x32c
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd90      	pop	{r4, r7, pc}
 80010b2:	bf00      	nop
 80010b4:	f799a1a0 	.word	0xf799a1a0
 80010b8:	0800903c 	.word	0x0800903c

080010bc <STRHAL_OofHandler>:

void STRHAL_OofHandler(STRHAL_Oof_t oof, char *msg)
{
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	6039      	str	r1, [r7, #0]
 80010c6:	71fb      	strb	r3, [r7, #7]
	do
	{
	} while (0);
}
 80010c8:	bf00      	nop
 80010ca:	370c      	adds	r7, #12
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
 80010dc:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	683a      	ldr	r2, [r7, #0]
 80010e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <NMI_Handler>:
#include "stm32g4xx_it.h"
#include <STRHAL.h>

void NMI_Handler(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
}
 80010f4:	bf00      	nop
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
	...

08001100 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	af00      	add	r7, sp, #0
	LL_GPIO_ResetOutputPin(GPIOD, (1 << 1));
 8001104:	2102      	movs	r1, #2
 8001106:	4802      	ldr	r0, [pc, #8]	; (8001110 <HardFault_Handler+0x10>)
 8001108:	f7ff ffe4 	bl	80010d4 <LL_GPIO_ResetOutputPin>
	while (1)
 800110c:	e7fe      	b.n	800110c <HardFault_Handler+0xc>
 800110e:	bf00      	nop
 8001110:	48000c00 	.word	0x48000c00

08001114 <MemManage_Handler>:
	{
	}
}

void MemManage_Handler(void)
{
 8001114:	b480      	push	{r7}
 8001116:	af00      	add	r7, sp, #0
	while (1)
 8001118:	e7fe      	b.n	8001118 <MemManage_Handler+0x4>

0800111a <BusFault_Handler>:
	{
	}
}

void BusFault_Handler(void)
{
 800111a:	b480      	push	{r7}
 800111c:	af00      	add	r7, sp, #0
	while (1)
 800111e:	e7fe      	b.n	800111e <BusFault_Handler+0x4>

08001120 <UsageFault_Handler>:
	{
	}
}

void UsageFault_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
	while (1)
 8001124:	e7fe      	b.n	8001124 <UsageFault_Handler+0x4>

08001126 <SVC_Handler>:
	{
	}
}

void SVC_Handler(void)
{
 8001126:	b480      	push	{r7}
 8001128:	af00      	add	r7, sp, #0
}
 800112a:	bf00      	nop
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr

08001142 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001142:	b480      	push	{r7}
 8001144:	af00      	add	r7, sp, #0
}
 8001146:	bf00      	nop
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr

08001150 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
	return 1;
 8001154:	2301      	movs	r3, #1
}
 8001156:	4618      	mov	r0, r3
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <_kill>:

int _kill(int pid, int sig)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800116a:	f007 fe03 	bl	8008d74 <__errno>
 800116e:	4603      	mov	r3, r0
 8001170:	2216      	movs	r2, #22
 8001172:	601a      	str	r2, [r3, #0]
	return -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001178:	4618      	mov	r0, r3
 800117a:	3708      	adds	r7, #8
 800117c:	46bd      	mov	sp, r7
 800117e:	bd80      	pop	{r7, pc}

08001180 <_exit>:

void _exit(int status)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001188:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800118c:	6878      	ldr	r0, [r7, #4]
 800118e:	f7ff ffe7 	bl	8001160 <_kill>
	while (1)
 8001192:	e7fe      	b.n	8001192 <_exit+0x12>

08001194 <SystemInit>:
 * @param  None
 * @retval None
 */

void SystemInit(void)
{
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
	/* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << (10 * 2)) | (3UL << (11 * 2))); /* set CP10 and CP11 Full Access */
 8001198:	4b08      	ldr	r3, [pc, #32]	; (80011bc <SystemInit+0x28>)
 800119a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800119e:	4a07      	ldr	r2, [pc, #28]	; (80011bc <SystemInit+0x28>)
 80011a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80011a8:	4b04      	ldr	r3, [pc, #16]	; (80011bc <SystemInit+0x28>)
 80011aa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80011ae:	609a      	str	r2, [r3, #8]
#endif
}
 80011b0:	bf00      	nop
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	e000ed00 	.word	0xe000ed00

080011c0 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>:
#include "../Inc/Channels/AbstractChannel.h"

#include <cstring>

AbstractChannel::AbstractChannel(CHANNEL_TYPE type, uint8_t id, uint32_t refreshDivider) :
 80011c0:	b480      	push	{r7}
 80011c2:	b085      	sub	sp, #20
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	607b      	str	r3, [r7, #4]
 80011ca:	460b      	mov	r3, r1
 80011cc:	72fb      	strb	r3, [r7, #11]
 80011ce:	4613      	mov	r3, r2
 80011d0:	72bb      	strb	r3, [r7, #10]
		refreshDivider(refreshDivider), refreshCounter(0), channelType(type), channelId(id), channelStatus(CHANNEL_STATUS_NOICE)
 80011d2:	4a0c      	ldr	r2, [pc, #48]	; (8001204 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm+0x44>)
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	605a      	str	r2, [r3, #4]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	2200      	movs	r2, #0
 80011e2:	609a      	str	r2, [r3, #8]
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	7afa      	ldrb	r2, [r7, #11]
 80011e8:	731a      	strb	r2, [r3, #12]
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	7aba      	ldrb	r2, [r7, #10]
 80011ee:	735a      	strb	r2, [r3, #13]
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	2200      	movs	r2, #0
 80011f4:	739a      	strb	r2, [r3, #14]
{

}
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	4618      	mov	r0, r3
 80011fa:	3714      	adds	r7, #20
 80011fc:	46bd      	mov	sp, r7
 80011fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001202:	4770      	bx	lr
 8001204:	080090e8 	.word	0x080090e8

08001208 <_ZNK15AbstractChannel14getChannelTypeEv>:

CHANNEL_TYPE AbstractChannel::getChannelType() const
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
	return channelType;
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	7b1b      	ldrb	r3, [r3, #12]
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr

08001220 <_ZNK15AbstractChannel16getChannelStatusEv>:

CHANNEL_STATUS AbstractChannel::getChannelStatus() const
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	return channelStatus;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	7b9b      	ldrb	r3, [r3, #14]
}
 800122c:	4618      	mov	r0, r3
 800122e:	370c      	adds	r7, #12
 8001230:	46bd      	mov	sp, r7
 8001232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001236:	4770      	bx	lr

08001238 <_ZNK15AbstractChannel12getChannelIdEv>:

uint8_t AbstractChannel::getChannelId() const
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	return channelId;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	7b5b      	ldrb	r3, [r3, #13]
}
 8001244:	4618      	mov	r0, r3
 8001246:	370c      	adds	r7, #12
 8001248:	46bd      	mov	sp, r7
 800124a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124e:	4770      	bx	lr

08001250 <_ZNK15AbstractChannel11IsChannelIdEh>:
{
	return type == channelType;
}

bool AbstractChannel::IsChannelId(uint8_t id) const
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	460b      	mov	r3, r1
 800125a:	70fb      	strb	r3, [r7, #3]
	return channelId == id;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	7b5b      	ldrb	r3, [r3, #13]
 8001260:	78fa      	ldrb	r2, [r7, #3]
 8001262:	429a      	cmp	r2, r3
 8001264:	bf0c      	ite	eq
 8001266:	2301      	moveq	r3, #1
 8001268:	2300      	movne	r3, #0
 800126a:	b2db      	uxtb	r3, r3
}
 800126c:	4618      	mov	r0, r3
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <_ZN15AbstractChannel11IsRefreshedEv>:

bool AbstractChannel::IsRefreshed()
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	if (refreshDivider == 0)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d101      	bne.n	800128c <_ZN15AbstractChannel11IsRefreshedEv+0x14>
		return false;
 8001288:	2300      	movs	r3, #0
 800128a:	e010      	b.n	80012ae <_ZN15AbstractChannel11IsRefreshedEv+0x36>
	refreshCounter++;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	1c5a      	adds	r2, r3, #1
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	609a      	str	r2, [r3, #8]
	if (refreshCounter != refreshDivider)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	689a      	ldr	r2, [r3, #8]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	429a      	cmp	r2, r3
 80012a0:	d001      	beq.n	80012a6 <_ZN15AbstractChannel11IsRefreshedEv+0x2e>
		return false;
 80012a2:	2300      	movs	r3, #0
 80012a4:	e003      	b.n	80012ae <_ZN15AbstractChannel11IsRefreshedEv+0x36>

	refreshCounter = 0;
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2200      	movs	r2, #0
 80012aa:	609a      	str	r2, [r3, #8]
	return true;
 80012ac:	2301      	movs	r3, #1
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <_ZNK15AbstractChannel14getMeasurementEv>:


uint16_t AbstractChannel::getMeasurement() const
{
 80012ba:	b480      	push	{r7}
 80012bc:	b083      	sub	sp, #12
 80012be:	af00      	add	r7, sp, #0
 80012c0:	6078      	str	r0, [r7, #4]
	return -1;
 80012c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	370c      	adds	r7, #12
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr
	...

080012d4 <_ZN15AbstractChannel14processMessageEhPhRh>:

int AbstractChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b088      	sub	sp, #32
 80012d8:	af00      	add	r7, sp, #0
 80012da:	60f8      	str	r0, [r7, #12]
 80012dc:	607a      	str	r2, [r7, #4]
 80012de:	603b      	str	r3, [r7, #0]
 80012e0:	460b      	mov	r3, r1
 80012e2:	72fb      	strb	r3, [r7, #11]
	SetMsg_t *setMsg;
	setMsg = (SetMsg_t*) returnData;
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	61fb      	str	r3, [r7, #28]
	int32_t temp = 0;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
	int status = 0;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
	switch (commandId)
 80012f0:	7afb      	ldrb	r3, [r7, #11]
 80012f2:	2b06      	cmp	r3, #6
 80012f4:	d862      	bhi.n	80013bc <_ZN15AbstractChannel14processMessageEhPhRh+0xe8>
 80012f6:	a201      	add	r2, pc, #4	; (adr r2, 80012fc <_ZN15AbstractChannel14processMessageEhPhRh+0x28>)
 80012f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012fc:	08001347 	.word	0x08001347
 8001300:	080013bd 	.word	0x080013bd
 8001304:	080013b3 	.word	0x080013b3
 8001308:	080013bd 	.word	0x080013bd
 800130c:	08001357 	.word	0x08001357
 8001310:	080013bd 	.word	0x080013bd
 8001314:	08001319 	.word	0x08001319
	{
		case COMMON_REQ_GET_VARIABLE:
			status = getVariable(setMsg->variable_id, temp);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	3324      	adds	r3, #36	; 0x24
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	69fa      	ldr	r2, [r7, #28]
 8001322:	7811      	ldrb	r1, [r2, #0]
 8001324:	f107 0214 	add.w	r2, r7, #20
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	4798      	blx	r3
 800132c:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 8001336:	683b      	ldr	r3, [r7, #0]
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	3305      	adds	r3, #5
 800133c:	b2da      	uxtb	r2, r3
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	701a      	strb	r2, [r3, #0]
			return status;
 8001342:	69bb      	ldr	r3, [r7, #24]
 8001344:	e03c      	b.n	80013c0 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_RESET_SETTINGS:
			return reset();
 8001346:	68fb      	ldr	r3, [r7, #12]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	330c      	adds	r3, #12
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68f8      	ldr	r0, [r7, #12]
 8001350:	4798      	blx	r3
 8001352:	4603      	mov	r3, r0
 8001354:	e034      	b.n	80013c0 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_SET_VARIABLE:
			if (setVariable(setMsg->variable_id, setMsg->value) == -1)
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	3320      	adds	r3, #32
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	69fa      	ldr	r2, [r7, #28]
 8001360:	7811      	ldrb	r1, [r2, #0]
 8001362:	69fa      	ldr	r2, [r7, #28]
 8001364:	f8d2 2001 	ldr.w	r2, [r2, #1]
 8001368:	68f8      	ldr	r0, [r7, #12]
 800136a:	4798      	blx	r3
 800136c:	4603      	mov	r3, r0
 800136e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001372:	bf0c      	ite	eq
 8001374:	2301      	moveq	r3, #1
 8001376:	2300      	movne	r3, #0
 8001378:	b2db      	uxtb	r3, r3
 800137a:	2b00      	cmp	r3, #0
 800137c:	d002      	beq.n	8001384 <_ZN15AbstractChannel14processMessageEhPhRh+0xb0>
				return -1;
 800137e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001382:	e01d      	b.n	80013c0 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>
			status = getVariable(setMsg->variable_id, temp);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	3324      	adds	r3, #36	; 0x24
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	69fa      	ldr	r2, [r7, #28]
 800138e:	7811      	ldrb	r1, [r2, #0]
 8001390:	f107 0214 	add.w	r2, r7, #20
 8001394:	68f8      	ldr	r0, [r7, #12]
 8001396:	4798      	blx	r3
 8001398:	61b8      	str	r0, [r7, #24]
			setMsg->value = temp;
 800139a:	697a      	ldr	r2, [r7, #20]
 800139c:	69fb      	ldr	r3, [r7, #28]
 800139e:	f8c3 2001 	str.w	r2, [r3, #1]
			n += sizeof(SetMsg_t);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	781b      	ldrb	r3, [r3, #0]
 80013a6:	3305      	adds	r3, #5
 80013a8:	b2da      	uxtb	r2, r3
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	701a      	strb	r2, [r3, #0]
			return status;
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	e006      	b.n	80013c0 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		case COMMON_REQ_STATUS:
			return getChannelStatus();
 80013b2:	68f8      	ldr	r0, [r7, #12]
 80013b4:	f7ff ff34 	bl	8001220 <_ZNK15AbstractChannel16getChannelStatusEv>
 80013b8:	4603      	mov	r3, r0
 80013ba:	e001      	b.n	80013c0 <_ZN15AbstractChannel14processMessageEhPhRh+0xec>

		default:
			return -1;
 80013bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	3720      	adds	r7, #32
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}

080013c8 <_ZN15AbstractChannelD1Ev>:

AbstractChannel::~AbstractChannel()
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <_ZN15AbstractChannelD1Ev+0x1c>)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	601a      	str	r2, [r3, #0]
{
}
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	4618      	mov	r0, r3
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr
 80013e4:	080090e8 	.word	0x080090e8

080013e8 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm>:
#include <Channels/DigitalOutChannel.h>

DigitalOutChannel::DigitalOutChannel(uint8_t id, const STRHAL_ADC_Channel_t &adcChannel, const STRHAL_GPIO_t &cntrlPin, STRHAL_ADC_InType_t adcInType, uint32_t refreshDivider) :
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	60f8      	str	r0, [r7, #12]
 80013f0:	607a      	str	r2, [r7, #4]
 80013f2:	603b      	str	r3, [r7, #0]
 80013f4:	460b      	mov	r3, r1
 80013f6:	72fb      	strb	r3, [r7, #11]
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), adcChannel(adcChannel), cntrlPin(cntrlPin), adcInType(adcInType), hasFeedback(true)
 80013f8:	68f8      	ldr	r0, [r7, #12]
 80013fa:	7afa      	ldrb	r2, [r7, #11]
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2107      	movs	r1, #7
 8001400:	f7ff fede 	bl	80011c0 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 8001404:	4a10      	ldr	r2, [pc, #64]	; (8001448 <_ZN17DigitalOutChannelC1EhRK20STRHAL_ADC_Channel_tRK13STRHAL_GPIO_t19STRHAL_ADC_InType_tm+0x60>)
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	68fb      	ldr	r3, [r7, #12]
 800140c:	687a      	ldr	r2, [r7, #4]
 800140e:	3314      	adds	r3, #20
 8001410:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001414:	e883 0003 	stmia.w	r3, {r0, r1}
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	2200      	movs	r2, #0
 800141c:	61da      	str	r2, [r3, #28]
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	683a      	ldr	r2, [r7, #0]
 8001422:	3320      	adds	r3, #32
 8001424:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001428:	e883 0003 	stmia.w	r3, {r0, r1}
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	7e3a      	ldrb	r2, [r7, #24]
 8001430:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	2201      	movs	r2, #1
 8001438:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
{
}
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	4618      	mov	r0, r3
 8001440:	3710      	adds	r7, #16
 8001442:	46bd      	mov	sp, r7
 8001444:	bd80      	pop	{r7, pc}
 8001446:	bf00      	nop
 8001448:	08009118 	.word	0x08009118

0800144c <_ZN17DigitalOutChannel4initEv>:
		AbstractChannel(CHANNEL_TYPE_DIGITAL_OUT, id, refreshDivider), cntrlPin(cntrlPin)
{
}

int DigitalOutChannel::init()
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	STRHAL_GPIO_SingleInit(&cntrlPin, STRHAL_GPIO_TYPE_OPP);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	3320      	adds	r3, #32
 8001458:	2100      	movs	r1, #0
 800145a:	4618      	mov	r0, r3
 800145c:	f005 fb62 	bl	8006b24 <STRHAL_GPIO_SingleInit>
	if (hasFeedback)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8001466:	2b00      	cmp	r3, #0
 8001468:	d013      	beq.n	8001492 <_ZN17DigitalOutChannel4initEv+0x46>
	{
		adcMeasurement = STRHAL_ADC_SubscribeChannel(&adcChannel, adcInType);
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f103 0214 	add.w	r2, r3, #20
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001476:	4619      	mov	r1, r3
 8001478:	4610      	mov	r0, r2
 800147a:	f004 fae5 	bl	8005a48 <STRHAL_ADC_SubscribeChannel>
 800147e:	4602      	mov	r2, r0
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	61da      	str	r2, [r3, #28]

		if (adcMeasurement == nullptr)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d102      	bne.n	8001492 <_ZN17DigitalOutChannel4initEv+0x46>
			return -1;
 800148c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001490:	e000      	b.n	8001494 <_ZN17DigitalOutChannel4initEv+0x48>
	}

	return 0;
 8001492:	2300      	movs	r3, #0
}
 8001494:	4618      	mov	r0, r3
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <_ZN17DigitalOutChannel4execEv>:

int DigitalOutChannel::exec()
{
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
	return 0;
 80014a4:	2300      	movs	r3, #0
}
 80014a6:	4618      	mov	r0, r3
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b0:	4770      	bx	lr

080014b2 <_ZN17DigitalOutChannel5resetEv>:

int DigitalOutChannel::reset()
{
 80014b2:	b480      	push	{r7}
 80014b4:	b083      	sub	sp, #12
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	6078      	str	r0, [r7, #4]
	return 0;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <_ZN17DigitalOutChannel14processMessageEhPhRh>:

int DigitalOutChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	60f8      	str	r0, [r7, #12]
 80014d0:	607a      	str	r2, [r7, #4]
 80014d2:	603b      	str	r3, [r7, #0]
 80014d4:	460b      	mov	r3, r1
 80014d6:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
	{
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 80014d8:	68f8      	ldr	r0, [r7, #12]
 80014da:	7af9      	ldrb	r1, [r7, #11]
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	687a      	ldr	r2, [r7, #4]
 80014e0:	f7ff fef8 	bl	80012d4 <_ZN15AbstractChannel14processMessageEhPhRh>
 80014e4:	4603      	mov	r3, r0
	}
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3710      	adds	r7, #16
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <_ZN17DigitalOutChannel13getSensorDataEPhRh>:

int DigitalOutChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 80014ee:	b480      	push	{r7}
 80014f0:	b087      	sub	sp, #28
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	60f8      	str	r0, [r7, #12]
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
	uint16_t *out = (uint16_t*) (data + n);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	781b      	ldrb	r3, [r3, #0]
 80014fe:	461a      	mov	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	4413      	add	r3, r2
 8001504:	617b      	str	r3, [r7, #20]
	*out = (hasFeedback) ? (*adcMeasurement << 4) : 0; // shift to 16bit full scale, if no feedback is present return 0
 8001506:	68fb      	ldr	r3, [r7, #12]
 8001508:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800150c:	2b00      	cmp	r3, #0
 800150e:	d006      	beq.n	800151e <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x30>
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	69db      	ldr	r3, [r3, #28]
 8001514:	881b      	ldrh	r3, [r3, #0]
 8001516:	b29b      	uxth	r3, r3
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	b29a      	uxth	r2, r3
 800151c:	e000      	b.n	8001520 <_ZN17DigitalOutChannel13getSensorDataEPhRh+0x32>
 800151e:	2200      	movs	r2, #0
 8001520:	697b      	ldr	r3, [r7, #20]
 8001522:	801a      	strh	r2, [r3, #0]

	n += DIGITAL_OUT_DATA_N_BYTES;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	3302      	adds	r3, #2
 800152a:	b2da      	uxtb	r2, r3
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	701a      	strb	r2, [r3, #0]
	return 0;
 8001530:	2300      	movs	r3, #0
}
 8001532:	4618      	mov	r0, r3
 8001534:	371c      	adds	r7, #28
 8001536:	46bd      	mov	sp, r7
 8001538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153c:	4770      	bx	lr
	...

08001540 <_ZN17DigitalOutChannel11setVariableEhl>:

int DigitalOutChannel::setVariable(uint8_t variableId, int32_t data)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af00      	add	r7, sp, #0
 8001546:	60f8      	str	r0, [r7, #12]
 8001548:	460b      	mov	r3, r1
 800154a:	607a      	str	r2, [r7, #4]
 800154c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 800154e:	7afb      	ldrb	r3, [r7, #11]
 8001550:	2b04      	cmp	r3, #4
 8001552:	d833      	bhi.n	80015bc <_ZN17DigitalOutChannel11setVariableEhl+0x7c>
 8001554:	a201      	add	r2, pc, #4	; (adr r2, 800155c <_ZN17DigitalOutChannel11setVariableEhl+0x1c>)
 8001556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800155a:	bf00      	nop
 800155c:	08001571 	.word	0x08001571
 8001560:	08001595 	.word	0x08001595
 8001564:	080015a1 	.word	0x080015a1
 8001568:	080015bd 	.word	0x080015bd
 800156c:	080015ad 	.word	0x080015ad
	{
		case DIGITAL_OUT_STATE:
			if (setState(data) != 0)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	4619      	mov	r1, r3
 8001574:	68f8      	ldr	r0, [r7, #12]
 8001576:	f000 f876 	bl	8001666 <_ZN17DigitalOutChannel8setStateEm>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	bf14      	ite	ne
 8001580:	2301      	movne	r3, #1
 8001582:	2300      	moveq	r3, #0
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d002      	beq.n	8001590 <_ZN17DigitalOutChannel11setVariableEhl+0x50>
				return -1;
 800158a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800158e:	e017      	b.n	80015c0 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
			return 0;
 8001590:	2300      	movs	r3, #0
 8001592:	e015      	b.n	80015c0 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_DUTY_CYCLE:
			dutyCycle = data;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	b29a      	uxth	r2, r3
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	821a      	strh	r2, [r3, #16]
			return 0;
 800159c:	2300      	movs	r3, #0
 800159e:	e00f      	b.n	80015c0 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_FREQUENCY:
			frequency = data;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	b29a      	uxth	r2, r3
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	825a      	strh	r2, [r3, #18]
			return 0;
 80015a8:	2300      	movs	r3, #0
 80015aa:	e009      	b.n	80015c0 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			refreshDivider = data;
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2200      	movs	r2, #0
 80015b6:	609a      	str	r2, [r3, #8]
			return 0;
 80015b8:	2300      	movs	r3, #0
 80015ba:	e001      	b.n	80015c0 <_ZN17DigitalOutChannel11setVariableEhl+0x80>
		default:
			return -1;
 80015bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 80015c0:	4618      	mov	r0, r3
 80015c2:	3710      	adds	r7, #16
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}

080015c8 <_ZNK17DigitalOutChannel11getVariableEhRl>:

int DigitalOutChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	460b      	mov	r3, r1
 80015d2:	607a      	str	r2, [r7, #4]
 80015d4:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 80015d6:	7afb      	ldrb	r3, [r7, #11]
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d82b      	bhi.n	8001634 <_ZNK17DigitalOutChannel11getVariableEhRl+0x6c>
 80015dc:	a201      	add	r2, pc, #4	; (adr r2, 80015e4 <_ZNK17DigitalOutChannel11getVariableEhRl+0x1c>)
 80015de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015e2:	bf00      	nop
 80015e4:	080015f9 	.word	0x080015f9
 80015e8:	0800160b 	.word	0x0800160b
 80015ec:	08001619 	.word	0x08001619
 80015f0:	08001635 	.word	0x08001635
 80015f4:	08001627 	.word	0x08001627
	{
		case DIGITAL_OUT_STATE:
			data = getState();
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f000 f821 	bl	8001640 <_ZNK17DigitalOutChannel8getStateEv>
 80015fe:	4603      	mov	r3, r0
 8001600:	461a      	mov	r2, r3
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	601a      	str	r2, [r3, #0]
			return 0;
 8001606:	2300      	movs	r3, #0
 8001608:	e016      	b.n	8001638 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_DUTY_CYCLE:
			data = dutyCycle;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	8a1b      	ldrh	r3, [r3, #16]
 800160e:	461a      	mov	r2, r3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	601a      	str	r2, [r3, #0]
			return 0;
 8001614:	2300      	movs	r3, #0
 8001616:	e00f      	b.n	8001638 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_FREQUENCY:
			data = frequency;
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	8a5b      	ldrh	r3, [r3, #18]
 800161c:	461a      	mov	r2, r3
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	601a      	str	r2, [r3, #0]
			return 0;
 8001622:	2300      	movs	r3, #0
 8001624:	e008      	b.n	8001638 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		case DIGITAL_OUT_SENSOR_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	685b      	ldr	r3, [r3, #4]
 800162a:	461a      	mov	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	601a      	str	r2, [r3, #0]
			return 0;
 8001630:	2300      	movs	r3, #0
 8001632:	e001      	b.n	8001638 <_ZNK17DigitalOutChannel11getVariableEhRl+0x70>
		default:
			return -1;
 8001634:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001638:	4618      	mov	r0, r3
 800163a:	3710      	adds	r7, #16
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}

08001640 <_ZNK17DigitalOutChannel8getStateEv>:

uint32_t DigitalOutChannel::getState() const
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	return (STRHAL_GPIO_ReadOutput(&cntrlPin) == STRHAL_GPIO_VALUE_L) ? 0UL : 1UL;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3320      	adds	r3, #32
 800164c:	4618      	mov	r0, r3
 800164e:	f005 faee 	bl	8006c2e <STRHAL_GPIO_ReadOutput>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	bf14      	ite	ne
 8001658:	2301      	movne	r3, #1
 800165a:	2300      	moveq	r3, #0
 800165c:	b2db      	uxtb	r3, r3
}
 800165e:	4618      	mov	r0, r3
 8001660:	3708      	adds	r7, #8
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}

08001666 <_ZN17DigitalOutChannel8setStateEm>:

int DigitalOutChannel::setState(uint32_t state)
{
 8001666:	b580      	push	{r7, lr}
 8001668:	b082      	sub	sp, #8
 800166a:	af00      	add	r7, sp, #0
 800166c:	6078      	str	r0, [r7, #4]
 800166e:	6039      	str	r1, [r7, #0]
	if (state == 0)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d106      	bne.n	8001684 <_ZN17DigitalOutChannel8setStateEm+0x1e>
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_L);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	3320      	adds	r3, #32
 800167a:	2100      	movs	r1, #0
 800167c:	4618      	mov	r0, r3
 800167e:	f005 faad 	bl	8006bdc <STRHAL_GPIO_Write>
 8001682:	e005      	b.n	8001690 <_ZN17DigitalOutChannel8setStateEm+0x2a>
	}
	else
	{
		STRHAL_GPIO_Write(&cntrlPin, STRHAL_GPIO_VALUE_H);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	3320      	adds	r3, #32
 8001688:	2101      	movs	r1, #1
 800168a:	4618      	mov	r0, r3
 800168c:	f005 faa6 	bl	8006bdc <STRHAL_GPIO_Write>
	}
	return 0;
 8001690:	2300      	movs	r3, #0
}
 8001692:	4618      	mov	r0, r3
 8001694:	3708      	adds	r7, #8
 8001696:	46bd      	mov	sp, r7
 8001698:	bd80      	pop	{r7, pc}

0800169a <_ZNK17DigitalOutChannel14getMeasurementEv>:
{
	return false;
}

uint16_t DigitalOutChannel::getMeasurement() const
{
 800169a:	b480      	push	{r7}
 800169c:	b083      	sub	sp, #12
 800169e:	af00      	add	r7, sp, #0
 80016a0:	6078      	str	r0, [r7, #4]
	return *adcMeasurement;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	69db      	ldr	r3, [r3, #28]
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <_ZN14GenericChannelC1Emmm>:
#include <git_version.h>

GenericChannel* GenericChannel::gcPtr = nullptr; // necessary for static callbacks
bool GenericChannel::loraActive = false;

GenericChannel::GenericChannel(uint32_t nodeId, uint32_t firmwareVersion, uint32_t refreshDivider) :
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b084      	sub	sp, #16
 80016bc:	af00      	add	r7, sp, #0
 80016be:	60f8      	str	r0, [r7, #12]
 80016c0:	60b9      	str	r1, [r7, #8]
 80016c2:	607a      	str	r2, [r7, #4]
 80016c4:	603b      	str	r3, [r7, #0]
		AbstractChannel(CHANNEL_TYPE_NODE_GENERIC, GENERIC_CHANNEL_ID, refreshDivider), can(Can::instance(nodeId)), flash(W25Qxx_Flash::instance()), nodeId(nodeId), firmwareVersion(GIT_COMMIT_HASH_VALUE)
 80016c6:	68f8      	ldr	r0, [r7, #12]
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	223f      	movs	r2, #63	; 0x3f
 80016cc:	2101      	movs	r1, #1
 80016ce:	f7ff fd77 	bl	80011c0 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 80016d2:	4a1b      	ldr	r2, [pc, #108]	; (8001740 <_ZN14GenericChannelC1Emmm+0x88>)
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	3310      	adds	r3, #16
 80016dc:	2280      	movs	r2, #128	; 0x80
 80016de:	2100      	movs	r1, #0
 80016e0:	4618      	mov	r0, r3
 80016e2:	f007 fb87 	bl	8008df4 <memset>
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	3390      	adds	r3, #144	; 0x90
 80016ea:	2220      	movs	r2, #32
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f007 fb80 	bl	8008df4 <memset>
 80016f4:	68b8      	ldr	r0, [r7, #8]
 80016f6:	f7fe fdb7 	bl	8000268 <_ZN3Can8instanceEm>
 80016fa:	4602      	mov	r2, r0
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001702:	f000 feed 	bl	80024e0 <_ZN12W25Qxx_Flash8instanceEv>
 8001706:	4602      	mov	r2, r0
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	68ba      	ldr	r2, [r7, #8]
 8001712:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	4a0a      	ldr	r2, [pc, #40]	; (8001744 <_ZN14GenericChannelC1Emmm+0x8c>)
 800171a:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	2200      	movs	r2, #0
 800172a:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
{
	gcPtr = this;
 800172e:	4a06      	ldr	r2, [pc, #24]	; (8001748 <_ZN14GenericChannelC1Emmm+0x90>)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	6013      	str	r3, [r2, #0]
}
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	4618      	mov	r0, r3
 8001738:	3710      	adds	r7, #16
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	08009148 	.word	0x08009148
 8001744:	f799a1a0 	.word	0xf799a1a0
 8001748:	20000818 	.word	0x20000818

0800174c <_ZNK14GenericChannel9getNodeIdEv>:

uint32_t GenericChannel::getNodeId() const
{
 800174c:	b480      	push	{r7}
 800174e:	b083      	sub	sp, #12
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	return nodeId;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
}
 800175a:	4618      	mov	r0, r3
 800175c:	370c      	adds	r7, #12
 800175e:	46bd      	mov	sp, r7
 8001760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001764:	4770      	bx	lr

08001766 <_ZN14GenericChannel4initEv>:

int GenericChannel::init()
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b08a      	sub	sp, #40	; 0x28
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	3390      	adds	r3, #144	; 0x90
 8001772:	61fb      	str	r3, [r7, #28]
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	627b      	str	r3, [r7, #36]	; 0x24
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	3320      	adds	r3, #32
 800177c:	61bb      	str	r3, [r7, #24]
 800177e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	429a      	cmp	r2, r3
 8001784:	d01a      	beq.n	80017bc <_ZN14GenericChannel4initEv+0x56>
 8001786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d00f      	beq.n	80017b2 <_ZN14GenericChannel4initEv+0x4c>
			continue;
		if (module->init() != 0)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6978      	ldr	r0, [r7, #20]
 800179a:	4798      	blx	r3
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	bf14      	ite	ne
 80017a2:	2301      	movne	r3, #1
 80017a4:	2300      	moveq	r3, #0
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d003      	beq.n	80017b4 <_ZN14GenericChannel4initEv+0x4e>
			return -1;
 80017ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017b0:	e02d      	b.n	800180e <_ZN14GenericChannel4initEv+0xa8>
			continue;
 80017b2:	bf00      	nop
	for (AbstractModule *module : modules)
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	3304      	adds	r3, #4
 80017b8:	627b      	str	r3, [r7, #36]	; 0x24
 80017ba:	e7e0      	b.n	800177e <_ZN14GenericChannel4initEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3310      	adds	r3, #16
 80017c0:	613b      	str	r3, [r7, #16]
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	623b      	str	r3, [r7, #32]
 80017c6:	693b      	ldr	r3, [r7, #16]
 80017c8:	3380      	adds	r3, #128	; 0x80
 80017ca:	60fb      	str	r3, [r7, #12]
 80017cc:	6a3a      	ldr	r2, [r7, #32]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d01b      	beq.n	800180c <_ZN14GenericChannel4initEv+0xa6>
 80017d4:	6a3b      	ldr	r3, [r7, #32]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d010      	beq.n	8001802 <_ZN14GenericChannel4initEv+0x9c>
			continue;
		if (channel->init() != 0)
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	3308      	adds	r3, #8
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68b8      	ldr	r0, [r7, #8]
 80017ea:	4798      	blx	r3
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	bf14      	ite	ne
 80017f2:	2301      	movne	r3, #1
 80017f4:	2300      	moveq	r3, #0
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <_ZN14GenericChannel4initEv+0x9e>
		{
			return -1;
 80017fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001800:	e005      	b.n	800180e <_ZN14GenericChannel4initEv+0xa8>
			continue;
 8001802:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001804:	6a3b      	ldr	r3, [r7, #32]
 8001806:	3304      	adds	r3, #4
 8001808:	623b      	str	r3, [r7, #32]
 800180a:	e7df      	b.n	80017cc <_ZN14GenericChannel4initEv+0x66>
		}
	}

	return 0;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3728      	adds	r7, #40	; 0x28
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}

08001816 <_ZN14GenericChannel4execEv>:

int GenericChannel::exec()
{
 8001816:	b580      	push	{r7, lr}
 8001818:	b08a      	sub	sp, #40	; 0x28
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
	for (AbstractModule *module : modules)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3390      	adds	r3, #144	; 0x90
 8001822:	61fb      	str	r3, [r7, #28]
 8001824:	69fb      	ldr	r3, [r7, #28]
 8001826:	627b      	str	r3, [r7, #36]	; 0x24
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	3320      	adds	r3, #32
 800182c:	61bb      	str	r3, [r7, #24]
 800182e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001830:	69bb      	ldr	r3, [r7, #24]
 8001832:	429a      	cmp	r2, r3
 8001834:	d01b      	beq.n	800186e <_ZN14GenericChannel4execEv+0x58>
 8001836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	617b      	str	r3, [r7, #20]
	{
		if (module == nullptr)
 800183c:	697b      	ldr	r3, [r7, #20]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d010      	beq.n	8001864 <_ZN14GenericChannel4execEv+0x4e>
			continue;
		if (module->exec() != 0)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	3308      	adds	r3, #8
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	6978      	ldr	r0, [r7, #20]
 800184c:	4798      	blx	r3
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	bf14      	ite	ne
 8001854:	2301      	movne	r3, #1
 8001856:	2300      	moveq	r3, #0
 8001858:	b2db      	uxtb	r3, r3
 800185a:	2b00      	cmp	r3, #0
 800185c:	d003      	beq.n	8001866 <_ZN14GenericChannel4execEv+0x50>
			return -1;
 800185e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001862:	e02d      	b.n	80018c0 <_ZN14GenericChannel4execEv+0xaa>
			continue;
 8001864:	bf00      	nop
	for (AbstractModule *module : modules)
 8001866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001868:	3304      	adds	r3, #4
 800186a:	627b      	str	r3, [r7, #36]	; 0x24
 800186c:	e7df      	b.n	800182e <_ZN14GenericChannel4execEv+0x18>
	}

	for (AbstractChannel *channel : channels)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	3310      	adds	r3, #16
 8001872:	613b      	str	r3, [r7, #16]
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	623b      	str	r3, [r7, #32]
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	3380      	adds	r3, #128	; 0x80
 800187c:	60fb      	str	r3, [r7, #12]
 800187e:	6a3a      	ldr	r2, [r7, #32]
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	429a      	cmp	r2, r3
 8001884:	d01b      	beq.n	80018be <_ZN14GenericChannel4execEv+0xa8>
 8001886:	6a3b      	ldr	r3, [r7, #32]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	60bb      	str	r3, [r7, #8]
	{
		if (channel == nullptr)
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d010      	beq.n	80018b4 <_ZN14GenericChannel4execEv+0x9e>
			continue;
		if (channel->exec() != 0)
 8001892:	68bb      	ldr	r3, [r7, #8]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	3310      	adds	r3, #16
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	68b8      	ldr	r0, [r7, #8]
 800189c:	4798      	blx	r3
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	bf14      	ite	ne
 80018a4:	2301      	movne	r3, #1
 80018a6:	2300      	moveq	r3, #0
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d003      	beq.n	80018b6 <_ZN14GenericChannel4execEv+0xa0>
			return -1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018b2:	e005      	b.n	80018c0 <_ZN14GenericChannel4execEv+0xaa>
			continue;
 80018b4:	bf00      	nop
	for (AbstractChannel *channel : channels)
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	3304      	adds	r3, #4
 80018ba:	623b      	str	r3, [r7, #32]
 80018bc:	e7df      	b.n	800187e <_ZN14GenericChannel4execEv+0x68>
	}
	return 0;
 80018be:	2300      	movs	r3, #0
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3728      	adds	r7, #40	; 0x28
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}

080018c8 <_ZN14GenericChannel5resetEv>:

int GenericChannel::reset()
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
	(void) flash.reset();
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	3304      	adds	r3, #4
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	4610      	mov	r0, r2
 80018e4:	4798      	blx	r3
	return 0;
 80018e6:	2300      	movs	r3, #0
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <_ZN14GenericChannel14processMessageEhPhRh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b088      	sub	sp, #32
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	607a      	str	r2, [r7, #4]
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	460b      	mov	r3, r1
 80018fe:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
 8001900:	7afb      	ldrb	r3, [r7, #11]
 8001902:	2b12      	cmp	r3, #18
 8001904:	d86d      	bhi.n	80019e2 <_ZN14GenericChannel14processMessageEhPhRh+0xf2>
 8001906:	a201      	add	r2, pc, #4	; (adr r2, 800190c <_ZN14GenericChannel14processMessageEhPhRh+0x1c>)
 8001908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800190c:	0800197b 	.word	0x0800197b
 8001910:	080019e3 	.word	0x080019e3
 8001914:	080019e3 	.word	0x080019e3
 8001918:	080019e3 	.word	0x080019e3
 800191c:	080019e3 	.word	0x080019e3
 8001920:	080019e3 	.word	0x080019e3
 8001924:	080019e3 	.word	0x080019e3
 8001928:	080019e3 	.word	0x080019e3
 800192c:	080019e3 	.word	0x080019e3
 8001930:	080019e3 	.word	0x080019e3
 8001934:	08001967 	.word	0x08001967
 8001938:	080019e3 	.word	0x080019e3
 800193c:	08001959 	.word	0x08001959
 8001940:	080019e3 	.word	0x080019e3
 8001944:	080019e3 	.word	0x080019e3
 8001948:	080019e3 	.word	0x080019e3
 800194c:	080019e3 	.word	0x080019e3
 8001950:	080019e3 	.word	0x080019e3
 8001954:	080019c7 	.word	0x080019c7
	{
		case GENERIC_REQ_NODE_INFO:
			//LL_mDelay(100*this->nodeId);
			return this->getNodeInfo(returnData, n);
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	68f8      	ldr	r0, [r7, #12]
 800195e:	f000 f9d2 	bl	8001d06 <_ZN14GenericChannel11getNodeInfoEPhRh>
 8001962:	4603      	mov	r3, r0
 8001964:	e045      	b.n	80019f2 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_DATA:
			return this->getSensorData(returnData, n);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	3318      	adds	r3, #24
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	4798      	blx	r3
 8001976:	4603      	mov	r3, r0
 8001978:	e03b      	b.n	80019f2 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_RESET_ALL_SETTINGS:
			(void) flash.configReset();
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001980:	4618      	mov	r0, r3
 8001982:	f001 fa03 	bl	8002d8c <_ZN12W25Qxx_Flash11configResetEv>
			for (AbstractChannel *channel : channels)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	3310      	adds	r3, #16
 800198a:	61bb      	str	r3, [r7, #24]
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	61fb      	str	r3, [r7, #28]
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	3380      	adds	r3, #128	; 0x80
 8001994:	617b      	str	r3, [r7, #20]
 8001996:	69fa      	ldr	r2, [r7, #28]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	429a      	cmp	r2, r3
 800199c:	d011      	beq.n	80019c2 <_ZN14GenericChannel14processMessageEhPhRh+0xd2>
 800199e:	69fb      	ldr	r3, [r7, #28]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	613b      	str	r3, [r7, #16]
			{
				if (channel == nullptr)
 80019a4:	693b      	ldr	r3, [r7, #16]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d006      	beq.n	80019b8 <_ZN14GenericChannel14processMessageEhPhRh+0xc8>
					continue;

				channel->reset(); // TODO implement good reset for every channel
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	330c      	adds	r3, #12
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	6938      	ldr	r0, [r7, #16]
 80019b4:	4798      	blx	r3
 80019b6:	e000      	b.n	80019ba <_ZN14GenericChannel14processMessageEhPhRh+0xca>
					continue;
 80019b8:	bf00      	nop
			for (AbstractChannel *channel : channels)
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	3304      	adds	r3, #4
 80019be:	61fb      	str	r3, [r7, #28]
 80019c0:	e7e9      	b.n	8001996 <_ZN14GenericChannel14processMessageEhPhRh+0xa6>
			}
			return 0;
 80019c2:	2300      	movs	r3, #0
 80019c4:	e015      	b.n	80019f2 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		case GENERIC_REQ_FLASH_CLEAR:
			(void) flash.setState(FlashState::CLEARING);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80019cc:	2101      	movs	r1, #1
 80019ce:	4618      	mov	r0, r3
 80019d0:	f000 ff62 	bl	8002898 <_ZN12W25Qxx_Flash8setStateE10FlashState>
			return this->getFlashClearInfo(returnData, n);
 80019d4:	683a      	ldr	r2, [r7, #0]
 80019d6:	6879      	ldr	r1, [r7, #4]
 80019d8:	68f8      	ldr	r0, [r7, #12]
 80019da:	f000 f958 	bl	8001c8e <_ZN14GenericChannel17getFlashClearInfoEPhRh>
 80019de:	4603      	mov	r3, r0
 80019e0:	e007      	b.n	80019f2 <_ZN14GenericChannel14processMessageEhPhRh+0x102>
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 80019e2:	68f8      	ldr	r0, [r7, #12]
 80019e4:	7af9      	ldrb	r1, [r7, #11]
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	687a      	ldr	r2, [r7, #4]
 80019ea:	f7ff fc73 	bl	80012d4 <_ZN15AbstractChannel14processMessageEhPhRh>
 80019ee:	4603      	mov	r3, r0
 80019f0:	bf00      	nop
	}
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3720      	adds	r7, #32
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop

080019fc <_ZN14GenericChannel14processMessageEhPhRhh>:

int GenericChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n, uint8_t channelId)
{
 80019fc:	b590      	push	{r4, r7, lr}
 80019fe:	b089      	sub	sp, #36	; 0x24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	603b      	str	r3, [r7, #0]
 8001a08:	460b      	mov	r3, r1
 8001a0a:	72fb      	strb	r3, [r7, #11]
	for (AbstractChannel *channel : channels)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	3310      	adds	r3, #16
 8001a10:	61bb      	str	r3, [r7, #24]
 8001a12:	69bb      	ldr	r3, [r7, #24]
 8001a14:	61fb      	str	r3, [r7, #28]
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	3380      	adds	r3, #128	; 0x80
 8001a1a:	617b      	str	r3, [r7, #20]
 8001a1c:	69fa      	ldr	r2, [r7, #28]
 8001a1e:	697b      	ldr	r3, [r7, #20]
 8001a20:	429a      	cmp	r2, r3
 8001a22:	d029      	beq.n	8001a78 <_ZN14GenericChannel14processMessageEhPhRhh+0x7c>
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	613b      	str	r3, [r7, #16]
	{
		if (channel->IsChannelId(channelId))
 8001a2a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001a2e:	4619      	mov	r1, r3
 8001a30:	6938      	ldr	r0, [r7, #16]
 8001a32:	f7ff fc0d 	bl	8001250 <_ZNK15AbstractChannel11IsChannelIdEh>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d019      	beq.n	8001a70 <_ZN14GenericChannel14processMessageEhPhRhh+0x74>
		{
			if (channel == nullptr)
 8001a3c:	693b      	ldr	r3, [r7, #16]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d015      	beq.n	8001a6e <_ZN14GenericChannel14processMessageEhPhRhh+0x72>
				continue;

			if (channel->processMessage(commandId, returnData, n) != 0)
 8001a42:	693b      	ldr	r3, [r7, #16]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	3314      	adds	r3, #20
 8001a48:	681c      	ldr	r4, [r3, #0]
 8001a4a:	7af9      	ldrb	r1, [r7, #11]
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	6938      	ldr	r0, [r7, #16]
 8001a52:	47a0      	blx	r4
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bf14      	ite	ne
 8001a5a:	2301      	movne	r3, #1
 8001a5c:	2300      	moveq	r3, #0
 8001a5e:	b2db      	uxtb	r3, r3
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <_ZN14GenericChannel14processMessageEhPhRhh+0x6e>
				return -1;
 8001a64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a68:	e008      	b.n	8001a7c <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
			return 0;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e006      	b.n	8001a7c <_ZN14GenericChannel14processMessageEhPhRhh+0x80>
				continue;
 8001a6e:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	3304      	adds	r3, #4
 8001a74:	61fb      	str	r3, [r7, #28]
 8001a76:	e7d1      	b.n	8001a1c <_ZN14GenericChannel14processMessageEhPhRhh+0x20>
		}

	}
	return -1;
 8001a78:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	3724      	adds	r7, #36	; 0x24
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd90      	pop	{r4, r7, pc}

08001a84 <_ZN14GenericChannel11setVariableEhl>:

int GenericChannel::setVariable(uint8_t variableId, int32_t data)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b084      	sub	sp, #16
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	60f8      	str	r0, [r7, #12]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	607a      	str	r2, [r7, #4]
 8001a90:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001a92:	7afb      	ldrb	r3, [r7, #11]
 8001a94:	2b08      	cmp	r3, #8
 8001a96:	d029      	beq.n	8001aec <_ZN14GenericChannel11setVariableEhl+0x68>
 8001a98:	2b08      	cmp	r3, #8
 8001a9a:	dc33      	bgt.n	8001b04 <_ZN14GenericChannel11setVariableEhl+0x80>
 8001a9c:	2b05      	cmp	r3, #5
 8001a9e:	d002      	beq.n	8001aa6 <_ZN14GenericChannel11setVariableEhl+0x22>
 8001aa0:	2b07      	cmp	r3, #7
 8001aa2:	d008      	beq.n	8001ab6 <_ZN14GenericChannel11setVariableEhl+0x32>
 8001aa4:	e02e      	b.n	8001b04 <_ZN14GenericChannel11setVariableEhl+0x80>
	{
		case GENERIC_REFRESH_DIVIDER:
			refreshDivider = data;
 8001aa6:	687a      	ldr	r2, [r7, #4]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	609a      	str	r2, [r3, #8]
			return 0;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	e028      	b.n	8001b08 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LOGGING_ENABLED:
			loggingEnabled = data;
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	b2da      	uxtb	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
			if (loggingEnabled == 0)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d107      	bne.n	8001ada <_ZN14GenericChannel11setVariableEhl+0x56>
			{
				flash.setState(FlashState::IDLE);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 fee0 	bl	8002898 <_ZN12W25Qxx_Flash8setStateE10FlashState>
 8001ad8:	e006      	b.n	8001ae8 <_ZN14GenericChannel11setVariableEhl+0x64>
			}
			else
			{
				flash.setState(FlashState::LOGGING);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001ae0:	2103      	movs	r1, #3
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fed8 	bl	8002898 <_ZN12W25Qxx_Flash8setStateE10FlashState>
			}
			return 0;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	e00d      	b.n	8001b08 <_ZN14GenericChannel11setVariableEhl+0x84>
		case GENERIC_LORA_ENABLED:
			if (data == 0)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d103      	bne.n	8001afa <_ZN14GenericChannel11setVariableEhl+0x76>
			{
				setLoraActive(false);
 8001af2:	2000      	movs	r0, #0
 8001af4:	f000 f982 	bl	8001dfc <_ZN14GenericChannel13setLoraActiveEb>
 8001af8:	e002      	b.n	8001b00 <_ZN14GenericChannel11setVariableEhl+0x7c>
			}
			else
			{
				setLoraActive(true);
 8001afa:	2001      	movs	r0, #1
 8001afc:	f000 f97e 	bl	8001dfc <_ZN14GenericChannel13setLoraActiveEb>
			}
			return 0;
 8001b00:	2300      	movs	r3, #0
 8001b02:	e001      	b.n	8001b08 <_ZN14GenericChannel11setVariableEhl+0x84>
		default:
			return -1;
 8001b04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}

08001b10 <_ZNK14GenericChannel11getVariableEhRl>:

int GenericChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	460b      	mov	r3, r1
 8001b1a:	607a      	str	r2, [r7, #4]
 8001b1c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8001b1e:	7afb      	ldrb	r3, [r7, #11]
 8001b20:	2b08      	cmp	r3, #8
 8001b22:	d015      	beq.n	8001b50 <_ZNK14GenericChannel11getVariableEhRl+0x40>
 8001b24:	2b08      	cmp	r3, #8
 8001b26:	dc20      	bgt.n	8001b6a <_ZNK14GenericChannel11getVariableEhRl+0x5a>
 8001b28:	2b05      	cmp	r3, #5
 8001b2a:	d002      	beq.n	8001b32 <_ZNK14GenericChannel11getVariableEhRl+0x22>
 8001b2c:	2b07      	cmp	r3, #7
 8001b2e:	d007      	beq.n	8001b40 <_ZNK14GenericChannel11getVariableEhRl+0x30>
 8001b30:	e01b      	b.n	8001b6a <_ZNK14GenericChannel11getVariableEhRl+0x5a>
	{
		case GENERIC_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	685b      	ldr	r3, [r3, #4]
 8001b36:	461a      	mov	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	601a      	str	r2, [r3, #0]
			return 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e016      	b.n	8001b6e <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LOGGING_ENABLED:
			data = (int32_t) loggingEnabled;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001b46:	461a      	mov	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	601a      	str	r2, [r3, #0]
			return 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	e00e      	b.n	8001b6e <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		case GENERIC_LORA_ENABLED:
			if (loraActive)
 8001b50:	4b0a      	ldr	r3, [pc, #40]	; (8001b7c <_ZNK14GenericChannel11getVariableEhRl+0x6c>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <_ZNK14GenericChannel11getVariableEhRl+0x50>
				data = 1;
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	e002      	b.n	8001b66 <_ZNK14GenericChannel11getVariableEhRl+0x56>
			else
				data = 0;
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
			return 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	e001      	b.n	8001b6e <_ZNK14GenericChannel11getVariableEhRl+0x5e>
		default:
			return -1;
 8001b6a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3714      	adds	r7, #20
 8001b72:	46bd      	mov	sp, r7
 8001b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b78:	4770      	bx	lr
 8001b7a:	bf00      	nop
 8001b7c:	2000081c 	.word	0x2000081c

08001b80 <_ZN14GenericChannel13getSensorDataEPhRh>:
	n = sizeof(FlashStatusMsg_t);
	return 0;
}

int GenericChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b08a      	sub	sp, #40	; 0x28
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
	if (!IsRefreshed())
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff fb72 	bl	8001278 <_ZN15AbstractChannel11IsRefreshedEv>
 8001b94:	4603      	mov	r3, r0
 8001b96:	f083 0301 	eor.w	r3, r3, #1
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d002      	beq.n	8001ba6 <_ZN14GenericChannel13getSensorDataEPhRh+0x26>
		return -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ba4:	e06f      	b.n	8001c86 <_ZN14GenericChannel13getSensorDataEPhRh+0x106>

	DataMsg_t *dataMsg = (DataMsg_t*) data;
 8001ba6:	68bb      	ldr	r3, [r7, #8]
 8001ba8:	623b      	str	r3, [r7, #32]
	dataMsg->channel_mask = 0;
 8001baa:	6a3b      	ldr	r3, [r7, #32]
 8001bac:	2200      	movs	r2, #0
 8001bae:	701a      	strb	r2, [r3, #0]
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	705a      	strb	r2, [r3, #1]
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	709a      	strb	r2, [r3, #2]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	70da      	strb	r2, [r3, #3]
	for (AbstractChannel *channel : channels)
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	3310      	adds	r3, #16
 8001bc0:	61fb      	str	r3, [r7, #28]
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3380      	adds	r3, #128	; 0x80
 8001bca:	61bb      	str	r3, [r7, #24]
 8001bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bce:	69bb      	ldr	r3, [r7, #24]
 8001bd0:	429a      	cmp	r2, r3
 8001bd2:	d03a      	beq.n	8001c4a <_ZN14GenericChannel13getSensorDataEPhRh+0xca>
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr || !channel->IsRefreshed())
 8001bda:	697b      	ldr	r3, [r7, #20]
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d008      	beq.n	8001bf2 <_ZN14GenericChannel13getSensorDataEPhRh+0x72>
 8001be0:	6978      	ldr	r0, [r7, #20]
 8001be2:	f7ff fb49 	bl	8001278 <_ZN15AbstractChannel11IsRefreshedEv>
 8001be6:	4603      	mov	r3, r0
 8001be8:	f083 0301 	eor.w	r3, r3, #1
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <_ZN14GenericChannel13getSensorDataEPhRh+0x76>
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e000      	b.n	8001bf8 <_ZN14GenericChannel13getSensorDataEPhRh+0x78>
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d11f      	bne.n	8001c3c <_ZN14GenericChannel13getSensorDataEPhRh+0xbc>
			continue;
		if (channel->getSensorData(&dataMsg->uint8[0], n) == -1)
 8001bfc:	697b      	ldr	r3, [r7, #20]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	3318      	adds	r3, #24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	6a3a      	ldr	r2, [r7, #32]
 8001c06:	1d11      	adds	r1, r2, #4
 8001c08:	687a      	ldr	r2, [r7, #4]
 8001c0a:	6978      	ldr	r0, [r7, #20]
 8001c0c:	4798      	blx	r3
 8001c0e:	4603      	mov	r3, r0
 8001c10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c14:	bf0c      	ite	eq
 8001c16:	2301      	moveq	r3, #1
 8001c18:	2300      	movne	r3, #0
 8001c1a:	b2db      	uxtb	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10f      	bne.n	8001c40 <_ZN14GenericChannel13getSensorDataEPhRh+0xc0>
			continue;
		dataMsg->channel_mask |= 1 << channel->getChannelId();
 8001c20:	6978      	ldr	r0, [r7, #20]
 8001c22:	f7ff fb09 	bl	8001238 <_ZNK15AbstractChannel12getChannelIdEv>
 8001c26:	4603      	mov	r3, r0
 8001c28:	461a      	mov	r2, r3
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	fa03 f202 	lsl.w	r2, r3, r2
 8001c30:	6a3b      	ldr	r3, [r7, #32]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	431a      	orrs	r2, r3
 8001c36:	6a3b      	ldr	r3, [r7, #32]
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	e002      	b.n	8001c42 <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001c3c:	bf00      	nop
 8001c3e:	e000      	b.n	8001c42 <_ZN14GenericChannel13getSensorDataEPhRh+0xc2>
			continue;
 8001c40:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c44:	3304      	adds	r3, #4
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
 8001c48:	e7c0      	b.n	8001bcc <_ZN14GenericChannel13getSensorDataEPhRh+0x4c>
	}
	n += 1 * sizeof(uint32_t);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	3304      	adds	r3, #4
 8001c50:	b2da      	uxtb	r2, r3
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	701a      	strb	r2, [r3, #0]

	if (loggingEnabled && !flash.lock)
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d011      	beq.n	8001c84 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001c66:	791b      	ldrb	r3, [r3, #4]
 8001c68:	f083 0301 	eor.w	r3, r3, #1
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d008      	beq.n	8001c84 <_ZN14GenericChannel13getSensorDataEPhRh+0x104>
		flash.addLog(data, n);
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	f8d3 00b4 	ldr.w	r0, [r3, #180]	; 0xb4
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	f000 fe9d 	bl	80029be <_ZN12W25Qxx_Flash6addLogEPhh>
	return 0;
 8001c84:	2300      	movs	r3, #0
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3728      	adds	r7, #40	; 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_ZN14GenericChannel17getFlashClearInfoEPhRh>:

int GenericChannel::getFlashClearInfo(uint8_t *data, uint8_t &n)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b086      	sub	sp, #24
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]

	FlashStatusMsg_t *info = (FlashStatusMsg_t*) data;
 8001c9a:	68bb      	ldr	r3, [r7, #8]
 8001c9c:	617b      	str	r3, [r7, #20]

	FlashState flashState = flash.getState();
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 fe06 	bl	80028b6 <_ZN12W25Qxx_Flash8getStateEv>
 8001caa:	6138      	str	r0, [r7, #16]
	if (flashState == FlashState::IDLE || flashState == FlashState::CLEARING)
 8001cac:	693b      	ldr	r3, [r7, #16]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x2a>
 8001cb2:	693b      	ldr	r3, [r7, #16]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d103      	bne.n	8001cc0 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x32>
	{ //TODO actually check if clearing has initiated
		info->status = INITIATED;
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	701a      	strb	r2, [r3, #0]
 8001cbe:	e009      	b.n	8001cd4 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else if (flashState == FlashState::READY)
 8001cc0:	693b      	ldr	r3, [r7, #16]
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d103      	bne.n	8001cce <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x40>
	{
		info->status = COMPLETED;
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	701a      	strb	r2, [r3, #0]
 8001ccc:	e002      	b.n	8001cd4 <_ZN14GenericChannel17getFlashClearInfoEPhRh+0x46>
	}
	else
	{
		info->status = INITIATED;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	701a      	strb	r2, [r3, #0]
	}

	n = sizeof(FlashStatusMsg_t);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	701a      	strb	r2, [r3, #0]
	return 0;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3718      	adds	r7, #24
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <_ZN14GenericChannel22getControlInputChannelEh>:

AbstractChannel* GenericChannel::getControlInputChannel(uint8_t id)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
 8001cec:	460b      	mov	r3, r1
 8001cee:	70fb      	strb	r3, [r7, #3]
	return channels[id];
 8001cf0:	78fa      	ldrb	r2, [r7, #3]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3204      	adds	r2, #4
 8001cf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d04:	4770      	bx	lr

08001d06 <_ZN14GenericChannel11getNodeInfoEPhRh>:


int GenericChannel::getNodeInfo(uint8_t *data, uint8_t &n)
{
 8001d06:	b590      	push	{r4, r7, lr}
 8001d08:	b08d      	sub	sp, #52	; 0x34
 8001d0a:	af00      	add	r7, sp, #0
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	60b9      	str	r1, [r7, #8]
 8001d10:	607a      	str	r2, [r7, #4]
	NodeInfoMsg_t *info = (NodeInfoMsg_t*) data;
 8001d12:	68bb      	ldr	r3, [r7, #8]
 8001d14:	623b      	str	r3, [r7, #32]

	info->firmware_version = firmwareVersion;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	f8d3 20bc 	ldr.w	r2, [r3, #188]	; 0xbc
 8001d1c:	6a3b      	ldr	r3, [r7, #32]
 8001d1e:	601a      	str	r2, [r3, #0]

	info->channel_mask = 0x00000000;
 8001d20:	6a3b      	ldr	r3, [r7, #32]
 8001d22:	2200      	movs	r2, #0
 8001d24:	711a      	strb	r2, [r3, #4]
 8001d26:	2200      	movs	r2, #0
 8001d28:	715a      	strb	r2, [r3, #5]
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	719a      	strb	r2, [r3, #6]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	71da      	strb	r2, [r3, #7]
	uint32_t length = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint8_t i = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (AbstractChannel *channel : channels)
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	3310      	adds	r3, #16
 8001d40:	61fb      	str	r3, [r7, #28]
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	627b      	str	r3, [r7, #36]	; 0x24
 8001d46:	69fb      	ldr	r3, [r7, #28]
 8001d48:	3380      	adds	r3, #128	; 0x80
 8001d4a:	61bb      	str	r3, [r7, #24]
 8001d4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d4e:	69bb      	ldr	r3, [r7, #24]
 8001d50:	429a      	cmp	r2, r3
 8001d52:	d02a      	beq.n	8001daa <_ZN14GenericChannel11getNodeInfoEPhRh+0xa4>
 8001d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	617b      	str	r3, [r7, #20]
	{
		if (channel == nullptr)
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d01f      	beq.n	8001da0 <_ZN14GenericChannel11getNodeInfoEPhRh+0x9a>
			continue;

		info->channel_type[i] = channel->getChannelType();
 8001d60:	f897 402b 	ldrb.w	r4, [r7, #43]	; 0x2b
 8001d64:	6978      	ldr	r0, [r7, #20]
 8001d66:	f7ff fa4f 	bl	8001208 <_ZNK15AbstractChannel14getChannelTypeEv>
 8001d6a:	4603      	mov	r3, r0
 8001d6c:	461a      	mov	r2, r3
 8001d6e:	6a3b      	ldr	r3, [r7, #32]
 8001d70:	4423      	add	r3, r4
 8001d72:	721a      	strb	r2, [r3, #8]
		info->channel_mask |= 1 << channel->getChannelId();
 8001d74:	6978      	ldr	r0, [r7, #20]
 8001d76:	f7ff fa5f 	bl	8001238 <_ZNK15AbstractChannel12getChannelIdEv>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	461a      	mov	r2, r3
 8001d7e:	2301      	movs	r3, #1
 8001d80:	fa03 f202 	lsl.w	r2, r3, r2
 8001d84:	6a3b      	ldr	r3, [r7, #32]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	431a      	orrs	r2, r3
 8001d8a:	6a3b      	ldr	r3, [r7, #32]
 8001d8c:	605a      	str	r2, [r3, #4]
		length++;
 8001d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d90:	3301      	adds	r3, #1
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
		i++;
 8001d94:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001d98:	3301      	adds	r3, #1
 8001d9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001d9e:	e000      	b.n	8001da2 <_ZN14GenericChannel11getNodeInfoEPhRh+0x9c>
			continue;
 8001da0:	bf00      	nop
	for (AbstractChannel *channel : channels)
 8001da2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da4:	3304      	adds	r3, #4
 8001da6:	627b      	str	r3, [r7, #36]	; 0x24
 8001da8:	e7d0      	b.n	8001d4c <_ZN14GenericChannel11getNodeInfoEPhRh+0x46>
	}
	n = length + 2 * sizeof(uint32_t);
 8001daa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	3308      	adds	r3, #8
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	701a      	strb	r2, [r3, #0]
	return 0;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3734      	adds	r7, #52	; 0x34
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd90      	pop	{r4, r7, pc}

08001dc0 <_ZN14GenericChannel15registerChannelEP15AbstractChannel>:

void GenericChannel::registerChannel(AbstractChannel *channel)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
	if (channel->getChannelId() < MAX_CHANNELS)
 8001dca:	6838      	ldr	r0, [r7, #0]
 8001dcc:	f7ff fa34 	bl	8001238 <_ZNK15AbstractChannel12getChannelIdEv>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b1f      	cmp	r3, #31
 8001dd4:	bf94      	ite	ls
 8001dd6:	2301      	movls	r3, #1
 8001dd8:	2300      	movhi	r3, #0
 8001dda:	b2db      	uxtb	r3, r3
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d009      	beq.n	8001df4 <_ZN14GenericChannel15registerChannelEP15AbstractChannel+0x34>
		channels[channel->getChannelId()] = channel;
 8001de0:	6838      	ldr	r0, [r7, #0]
 8001de2:	f7ff fa29 	bl	8001238 <_ZNK15AbstractChannel12getChannelIdEv>
 8001de6:	4603      	mov	r3, r0
 8001de8:	461a      	mov	r2, r3
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	3204      	adds	r2, #4
 8001dee:	6839      	ldr	r1, [r7, #0]
 8001df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8001df4:	bf00      	nop
 8001df6:	3708      	adds	r7, #8
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bd80      	pop	{r7, pc}

08001dfc <_ZN14GenericChannel13setLoraActiveEb>:
	{
		printLog();
	}
}

void GenericChannel::setLoraActive(bool enable) {
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	4603      	mov	r3, r0
 8001e04:	71fb      	strb	r3, [r7, #7]
	loraActive = enable;
 8001e06:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <_ZN14GenericChannel13setLoraActiveEb+0x1c>)
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	7013      	strb	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e16:	4770      	bx	lr
 8001e18:	2000081c 	.word	0x2000081c

08001e1c <_ZN14GenericChannel8receptorEmPhm>:

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
}

void GenericChannel::receptor(uint32_t id, uint8_t *data, uint32_t n)
{
 8001e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e1e:	b09b      	sub	sp, #108	; 0x6c
 8001e20:	af02      	add	r7, sp, #8
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
	Can_MessageId_t msgId =
 8001e28:	2300      	movs	r3, #0
 8001e2a:	65bb      	str	r3, [r7, #88]	; 0x58
	{ 0 };
	Can_MessageData_t msgData =
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	2242      	movs	r2, #66	; 0x42
 8001e32:	2100      	movs	r1, #0
 8001e34:	4618      	mov	r0, r3
 8001e36:	f006 ffdd 	bl	8008df4 <memset>
	{ 0 };

	msgId.uint32 = id;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	65bb      	str	r3, [r7, #88]	; 0x58
	memcpy(msgData.uint8, data, 64); //TODO only copy n bytes
 8001e3e:	68bb      	ldr	r3, [r7, #8]
 8001e40:	461c      	mov	r4, r3
 8001e42:	f107 0614 	add.w	r6, r7, #20
 8001e46:	f104 0c40 	add.w	ip, r4, #64	; 0x40
 8001e4a:	4635      	mov	r5, r6
 8001e4c:	4623      	mov	r3, r4
 8001e4e:	6818      	ldr	r0, [r3, #0]
 8001e50:	6859      	ldr	r1, [r3, #4]
 8001e52:	689a      	ldr	r2, [r3, #8]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e58:	3410      	adds	r4, #16
 8001e5a:	3610      	adds	r6, #16
 8001e5c:	4564      	cmp	r4, ip
 8001e5e:	d1f4      	bne.n	8001e4a <_ZN14GenericChannel8receptorEmPhm+0x2e>
	uint8_t commandId = msgData.bit.cmd_id;
 8001e60:	7d7b      	ldrb	r3, [r7, #21]
 8001e62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t channelId = msgData.bit.info.channel_id;
 8001e66:	7d3b      	ldrb	r3, [r7, #20]
 8001e68:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001e6c:	b2db      	uxtb	r3, r3
 8001e6e:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ret_n = 0;
 8001e72:	2300      	movs	r3, #0
 8001e74:	74fb      	strb	r3, [r7, #19]

	if (channelId == GENERIC_CHANNEL_ID)
 8001e76:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001e7a:	2b3f      	cmp	r3, #63	; 0x3f
 8001e7c:	d118      	bne.n	8001eb0 <_ZN14GenericChannel8receptorEmPhm+0x94>
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n) != 0)
 8001e7e:	4b32      	ldr	r3, [pc, #200]	; (8001f48 <_ZN14GenericChannel8receptorEmPhm+0x12c>)
 8001e80:	6818      	ldr	r0, [r3, #0]
 8001e82:	4b31      	ldr	r3, [pc, #196]	; (8001f48 <_ZN14GenericChannel8receptorEmPhm+0x12c>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3314      	adds	r3, #20
 8001e8a:	681c      	ldr	r4, [r3, #0]
 8001e8c:	f107 0513 	add.w	r5, r7, #19
 8001e90:	f107 0314 	add.w	r3, r7, #20
 8001e94:	1c9a      	adds	r2, r3, #2
 8001e96:	f897 105f 	ldrb.w	r1, [r7, #95]	; 0x5f
 8001e9a:	462b      	mov	r3, r5
 8001e9c:	47a0      	blx	r4
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	bf14      	ite	ne
 8001ea4:	2301      	movne	r3, #1
 8001ea6:	2300      	moveq	r3, #0
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d017      	beq.n	8001ede <_ZN14GenericChannel8receptorEmPhm+0xc2>
			return;
 8001eae:	e047      	b.n	8001f40 <_ZN14GenericChannel8receptorEmPhm+0x124>
	}
	else
	{
		if (gcPtr->processMessage(commandId, msgData.bit.data.uint8, ret_n, channelId) != 0)
 8001eb0:	4b25      	ldr	r3, [pc, #148]	; (8001f48 <_ZN14GenericChannel8receptorEmPhm+0x12c>)
 8001eb2:	6818      	ldr	r0, [r3, #0]
 8001eb4:	f107 0413 	add.w	r4, r7, #19
 8001eb8:	f107 0314 	add.w	r3, r7, #20
 8001ebc:	1c9a      	adds	r2, r3, #2
 8001ebe:	f897 105f 	ldrb.w	r1, [r7, #95]	; 0x5f
 8001ec2:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	4623      	mov	r3, r4
 8001eca:	f7ff fd97 	bl	80019fc <_ZN14GenericChannel14processMessageEhPhRhh>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	bf14      	ite	ne
 8001ed4:	2301      	movne	r3, #1
 8001ed6:	2300      	moveq	r3, #0
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d12f      	bne.n	8001f3e <_ZN14GenericChannel8receptorEmPhm+0x122>
			return;
	}

	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001ede:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	msgId.info.node_id = gcPtr->getNodeId();
 8001eea:	4b17      	ldr	r3, [pc, #92]	; (8001f48 <_ZN14GenericChannel8receptorEmPhm+0x12c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f7ff fc2c 	bl	800174c <_ZNK14GenericChannel9getNodeIdEv>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001efa:	b2da      	uxtb	r2, r3
 8001efc:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8001f00:	f362 0346 	bfi	r3, r2, #1, #6
 8001f04:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001f08:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8001f0c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001f10:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
	msgId.info.priority = STANDARD_PRIORITY;
 8001f14:	f897 3059 	ldrb.w	r3, [r7, #89]	; 0x59
 8001f18:	2202      	movs	r2, #2
 8001f1a:	f362 0342 	bfi	r3, r2, #1, #2
 8001f1e:	f887 3059 	strb.w	r3, [r7, #89]	; 0x59
	msgData.bit.cmd_id = commandId + 1;
 8001f22:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001f26:	3301      	adds	r3, #1
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	757b      	strb	r3, [r7, #21]
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(ret_n));
	msgBuf[CAN_MSG_LENGTH(ret_n) + 2] = 0x0A;
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(ret_n) + 3);
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, CAN_MSG_LENGTH(ret_n));
 8001f2c:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8001f2e:	7cfb      	ldrb	r3, [r7, #19]
 8001f30:	3302      	adds	r3, #2
 8001f32:	f107 0214 	add.w	r2, r7, #20
 8001f36:	2000      	movs	r0, #0
 8001f38:	f004 fadc 	bl	80064f4 <STRHAL_CAN_Send>
 8001f3c:	e000      	b.n	8001f40 <_ZN14GenericChannel8receptorEmPhm+0x124>
			return;
 8001f3e:	bf00      	nop
}
 8001f40:	3764      	adds	r7, #100	; 0x64
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f46:	bf00      	nop
 8001f48:	20000818 	.word	0x20000818

08001f4c <_ZN14GenericChannel12heartbeatCanEv>:

void GenericChannel::heartbeatCan()
{
 8001f4c:	b590      	push	{r4, r7, lr}
 8001f4e:	b095      	sub	sp, #84	; 0x54
 8001f50:	af00      	add	r7, sp, #0
	Can_MessageId_t msgId =
 8001f52:	2300      	movs	r3, #0
 8001f54:	64fb      	str	r3, [r7, #76]	; 0x4c
	{ 0 };
	msgId.info.special_cmd = STANDARD_SPECIAL_CMD;
 8001f56:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001f5a:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8001f5e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
	msgId.info.direction = NODE2MASTER_DIRECTION;
 8001f62:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	msgId.info.node_id = gcPtr->getNodeId();
 8001f6e:	4b2d      	ldr	r3, [pc, #180]	; (8002024 <_ZN14GenericChannel12heartbeatCanEv+0xd8>)
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fbea 	bl	800174c <_ZNK14GenericChannel9getNodeIdEv>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001f7e:	b2da      	uxtb	r2, r3
 8001f80:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8001f84:	f362 0346 	bfi	r3, r2, #1, #6
 8001f88:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
	msgId.info.priority = STANDARD_PRIORITY;
 8001f8c:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8001f90:	2202      	movs	r2, #2
 8001f92:	f362 0342 	bfi	r3, r2, #1, #2
 8001f96:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

	Can_MessageData_t msgData =
 8001f9a:	f107 0308 	add.w	r3, r7, #8
 8001f9e:	2242      	movs	r2, #66	; 0x42
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f006 ff26 	bl	8008df4 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_DATA;
 8001fa8:	230b      	movs	r3, #11
 8001faa:	727b      	strb	r3, [r7, #9]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8001fac:	7a3b      	ldrb	r3, [r7, #8]
 8001fae:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001fb2:	723b      	strb	r3, [r7, #8]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8001fb4:	7a3b      	ldrb	r3, [r7, #8]
 8001fb6:	f36f 1387 	bfc	r3, #6, #2
 8001fba:	723b      	strb	r3, [r7, #8]

	uint8_t n = 0;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	71fb      	strb	r3, [r7, #7]
	if (gcPtr->getSensorData(&msgData.bit.data.uint8[0], n) != 0)
 8001fc0:	4b18      	ldr	r3, [pc, #96]	; (8002024 <_ZN14GenericChannel12heartbeatCanEv+0xd8>)
 8001fc2:	6818      	ldr	r0, [r3, #0]
 8001fc4:	4b17      	ldr	r3, [pc, #92]	; (8002024 <_ZN14GenericChannel12heartbeatCanEv+0xd8>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3318      	adds	r3, #24
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	1dfc      	adds	r4, r7, #7
 8001fd0:	f107 0208 	add.w	r2, r7, #8
 8001fd4:	1c91      	adds	r1, r2, #2
 8001fd6:	4622      	mov	r2, r4
 8001fd8:	4798      	blx	r3
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bf14      	ite	ne
 8001fe0:	2301      	movne	r3, #1
 8001fe2:	2300      	moveq	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d118      	bne.n	800201c <_ZN14GenericChannel12heartbeatCanEv+0xd0>
	{ // Sensor Data collection failed, or Refresh Divider not yet met
		return;
	}

	if (loraActive)
 8001fea:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <_ZN14GenericChannel12heartbeatCanEv+0xdc>)
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d00c      	beq.n	800200c <_ZN14GenericChannel12heartbeatCanEv+0xc0>
	{
		Radio::msgArray[Radio::RCU_START_ADDR] = 1;
 8001ff2:	4b0e      	ldr	r3, [pc, #56]	; (800202c <_ZN14GenericChannel12heartbeatCanEv+0xe0>)
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f883 2037 	strb.w	r2, [r3, #55]	; 0x37
		memcpy(&Radio::msgArray[Radio::RCU_START_ADDR + 1], msgData.bit.data.uint8, n);
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	f107 0308 	add.w	r3, r7, #8
 8002002:	3302      	adds	r3, #2
 8002004:	4619      	mov	r1, r3
 8002006:	480a      	ldr	r0, [pc, #40]	; (8002030 <_ZN14GenericChannel12heartbeatCanEv+0xe4>)
 8002008:	f006 fee6 	bl	8008dd8 <memcpy>
	memcpy(&msgBuf[2], msgData.uint8, CAN_MSG_LENGTH(n));
	msgBuf[CAN_MSG_LENGTH(n) + 2] = 0x0A;
	STRHAL_UART_Debug_Write_DMA((char *) msgBuf, CAN_MSG_LENGTH(n) + 3);
#endif

	(void) STRHAL_CAN_Send(STRHAL_FDCAN1, msgId.uint32, msgData.uint8, n);
 800200c:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	f107 0208 	add.w	r2, r7, #8
 8002014:	2000      	movs	r0, #0
 8002016:	f004 fa6d 	bl	80064f4 <STRHAL_CAN_Send>
 800201a:	e000      	b.n	800201e <_ZN14GenericChannel12heartbeatCanEv+0xd2>
		return;
 800201c:	bf00      	nop
}
 800201e:	3754      	adds	r7, #84	; 0x54
 8002020:	46bd      	mov	sp, r7
 8002022:	bd90      	pop	{r4, r7, pc}
 8002024:	20000818 	.word	0x20000818
 8002028:	2000081c 	.word	0x2000081c
 800202c:	200007b8 	.word	0x200007b8
 8002030:	200007f0 	.word	0x200007f0

08002034 <_ZN22PressureControlChannelC1EhR14GenericChannelhR17DigitalOutChannelm>:
#include <Channels/PressureControlChannel.h>


PressureControlChannel::PressureControlChannel(uint8_t id, GenericChannel &parent, uint8_t inputChannelId, DigitalOutChannel &solenoidChannel, uint32_t refreshDivider):
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	607a      	str	r2, [r7, #4]
 800203e:	461a      	mov	r2, r3
 8002040:	460b      	mov	r3, r1
 8002042:	72fb      	strb	r3, [r7, #11]
 8002044:	4613      	mov	r3, r2
 8002046:	72bb      	strb	r3, [r7, #10]
		AbstractChannel(CHANNEL_TYPE_CONTROL, id, refreshDivider), parent(parent),inputChannelId(inputChannelId), solenoidChannel(solenoidChannel)
 8002048:	68f8      	ldr	r0, [r7, #12]
 800204a:	7afa      	ldrb	r2, [r7, #11]
 800204c:	69fb      	ldr	r3, [r7, #28]
 800204e:	210a      	movs	r1, #10
 8002050:	f7ff f8b6 	bl	80011c0 <_ZN15AbstractChannelC1E12CHANNEL_TYPEhm>
 8002054:	4a11      	ldr	r2, [pc, #68]	; (800209c <_ZN22PressureControlChannelC1EhR14GenericChannelhR17DigitalOutChannelm+0x68>)
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2200      	movs	r2, #0
 800205e:	821a      	strh	r2, [r3, #16]
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	2200      	movs	r2, #0
 8002064:	825a      	strh	r2, [r3, #18]
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2200      	movs	r2, #0
 800206a:	829a      	strh	r2, [r3, #20]
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	2200      	movs	r2, #0
 8002070:	82da      	strh	r2, [r3, #22]
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	619a      	str	r2, [r3, #24]
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	7aba      	ldrb	r2, [r7, #10]
 800207c:	771a      	strb	r2, [r3, #28]
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	69ba      	ldr	r2, [r7, #24]
 8002082:	621a      	str	r2, [r3, #32]
 8002084:	68f9      	ldr	r1, [r7, #12]
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	f04f 0300 	mov.w	r3, #0
 800208e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
{
}
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4618      	mov	r0, r3
 8002096:	3710      	adds	r7, #16
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	08009178 	.word	0x08009178

080020a0 <_ZN22PressureControlChannel4initEv>:

int PressureControlChannel::init()
{
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]

	return 0;
 80020a8:	2300      	movs	r3, #0
}
 80020aa:	4618      	mov	r0, r3
 80020ac:	370c      	adds	r7, #12
 80020ae:	46bd      	mov	sp, r7
 80020b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b4:	4770      	bx	lr

080020b6 <_ZN22PressureControlChannel4execEv>:

int PressureControlChannel::exec()
{
 80020b6:	b5b0      	push	{r4, r5, r7, lr}
 80020b8:	b086      	sub	sp, #24
 80020ba:	af00      	add	r7, sp, #0
 80020bc:	6078      	str	r0, [r7, #4]
	uint64_t time = STRHAL_Systick_GetTick();
 80020be:	f005 fac9 	bl	8007654 <STRHAL_Systick_GetTick>
 80020c2:	e9c7 0104 	strd	r0, r1, [r7, #16]
	if ((time - timeLastSample) < EXEC_SAMPLE_TICKS)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80020cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80020d0:	1a84      	subs	r4, r0, r2
 80020d2:	eb61 0503 	sbc.w	r5, r1, r3
 80020d6:	2c64      	cmp	r4, #100	; 0x64
 80020d8:	f175 0300 	sbcs.w	r3, r5, #0
 80020dc:	d201      	bcs.n	80020e2 <_ZN22PressureControlChannel4execEv+0x2c>
		return 0;
 80020de:	2300      	movs	r3, #0
 80020e0:	e066      	b.n	80021b0 <_ZN22PressureControlChannel4execEv+0xfa>

	timeLastSample = time;
 80020e2:	6879      	ldr	r1, [r7, #4]
 80020e4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80020e8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	if (enabled == 1)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	8a1b      	ldrh	r3, [r3, #16]
 80020f0:	2b01      	cmp	r3, #1
 80020f2:	d15c      	bne.n	80021ae <_ZN22PressureControlChannel4execEv+0xf8>
	{

		uint16_t pressure = (parent.getControlInputChannel(inputChannelId))->getMeasurement(); //pressureChannel.getMeasurement();
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	699a      	ldr	r2, [r3, #24]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	7f1b      	ldrb	r3, [r3, #28]
 80020fc:	4619      	mov	r1, r3
 80020fe:	4610      	mov	r0, r2
 8002100:	f7ff fdf0 	bl	8001ce4 <_ZN14GenericChannel22getControlInputChannelEh>
 8002104:	4603      	mov	r3, r0
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	321c      	adds	r2, #28
 800210a:	6812      	ldr	r2, [r2, #0]
 800210c:	4618      	mov	r0, r3
 800210e:	4790      	blx	r2
 8002110:	4603      	mov	r3, r0
 8002112:	81fb      	strh	r3, [r7, #14]
		if (pressure > threshold)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	8a9b      	ldrh	r3, [r3, #20]
 8002118:	89fa      	ldrh	r2, [r7, #14]
 800211a:	429a      	cmp	r2, r3
 800211c:	d925      	bls.n	800216a <_ZN22PressureControlChannel4execEv+0xb4>
		{ // pressure too high
			threshold = targetPressure - hysteresis;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	8a5a      	ldrh	r2, [r3, #18]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	8adb      	ldrh	r3, [r3, #22]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	b29a      	uxth	r2, r3
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	829a      	strh	r2, [r3, #20]
			if (solenoidChannel.getState() != 0)// if not already closed -> close
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6a1b      	ldr	r3, [r3, #32]
 8002132:	4618      	mov	r0, r3
 8002134:	f7ff fa84 	bl	8001640 <_ZNK17DigitalOutChannel8getStateEv>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	bf14      	ite	ne
 800213e:	2301      	movne	r3, #1
 8002140:	2300      	moveq	r3, #0
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b00      	cmp	r3, #0
 8002146:	d032      	beq.n	80021ae <_ZN22PressureControlChannel4execEv+0xf8>
			{
				if (solenoidChannel.setState(0) != 0)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	2100      	movs	r1, #0
 800214e:	4618      	mov	r0, r3
 8002150:	f7ff fa89 	bl	8001666 <_ZN17DigitalOutChannel8setStateEm>
 8002154:	4603      	mov	r3, r0
 8002156:	2b00      	cmp	r3, #0
 8002158:	bf14      	ite	ne
 800215a:	2301      	movne	r3, #1
 800215c:	2300      	moveq	r3, #0
 800215e:	b2db      	uxtb	r3, r3
 8002160:	2b00      	cmp	r3, #0
 8002162:	d024      	beq.n	80021ae <_ZN22PressureControlChannel4execEv+0xf8>
					return -1;
 8002164:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002168:	e022      	b.n	80021b0 <_ZN22PressureControlChannel4execEv+0xfa>
			}
		}
		else
		{ // pressure below threshold
			threshold = targetPressure;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	8a5a      	ldrh	r2, [r3, #18]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	829a      	strh	r2, [r3, #20]
			if (solenoidChannel.getState() != 1)// if not already open -> open
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6a1b      	ldr	r3, [r3, #32]
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fa62 	bl	8001640 <_ZNK17DigitalOutChannel8getStateEv>
 800217c:	4603      	mov	r3, r0
 800217e:	2b01      	cmp	r3, #1
 8002180:	bf14      	ite	ne
 8002182:	2301      	movne	r3, #1
 8002184:	2300      	moveq	r3, #0
 8002186:	b2db      	uxtb	r3, r3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d010      	beq.n	80021ae <_ZN22PressureControlChannel4execEv+0xf8>
			{
				if (solenoidChannel.setState(1) != 0)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	2101      	movs	r1, #1
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff fa67 	bl	8001666 <_ZN17DigitalOutChannel8setStateEm>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	bf14      	ite	ne
 800219e:	2301      	movne	r3, #1
 80021a0:	2300      	moveq	r3, #0
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d002      	beq.n	80021ae <_ZN22PressureControlChannel4execEv+0xf8>
					return -1;
 80021a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021ac:	e000      	b.n	80021b0 <_ZN22PressureControlChannel4execEv+0xfa>
			}
		}
	}
	return 0;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bdb0      	pop	{r4, r5, r7, pc}

080021b8 <_ZN22PressureControlChannel5resetEv>:

int PressureControlChannel::reset()
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
	return 0;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <_ZN22PressureControlChannel14processMessageEhPhRh>:

int PressureControlChannel::processMessage(uint8_t commandId, uint8_t *returnData, uint8_t &n)
{
 80021ce:	b580      	push	{r7, lr}
 80021d0:	b084      	sub	sp, #16
 80021d2:	af00      	add	r7, sp, #0
 80021d4:	60f8      	str	r0, [r7, #12]
 80021d6:	607a      	str	r2, [r7, #4]
 80021d8:	603b      	str	r3, [r7, #0]
 80021da:	460b      	mov	r3, r1
 80021dc:	72fb      	strb	r3, [r7, #11]
	switch (commandId)
	{
		default:
			return AbstractChannel::processMessage(commandId, returnData, n);
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	7af9      	ldrb	r1, [r7, #11]
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	f7ff f875 	bl	80012d4 <_ZN15AbstractChannel14processMessageEhPhRh>
 80021ea:	4603      	mov	r3, r0
	}
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	3710      	adds	r7, #16
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bd80      	pop	{r7, pc}

080021f4 <_ZN22PressureControlChannel13getSensorDataEPhRh>:

int PressureControlChannel::getSensorData(uint8_t *data, uint8_t &n)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b086      	sub	sp, #24
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	60f8      	str	r0, [r7, #12]
 80021fc:	60b9      	str	r1, [r7, #8]
 80021fe:	607a      	str	r2, [r7, #4]
	uint16_t *out = (uint16_t*) (data + n);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	781b      	ldrb	r3, [r3, #0]
 8002204:	461a      	mov	r2, r3
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	4413      	add	r3, r2
 800220a:	617b      	str	r3, [r7, #20]
	*out = (uint16_t) solenoidChannel.getState();
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff fa15 	bl	8001640 <_ZNK17DigitalOutChannel8getStateEv>
 8002216:	4603      	mov	r3, r0
 8002218:	b29a      	uxth	r2, r3
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	801a      	strh	r2, [r3, #0]

	n += CONTROL_DATA_N_BYTES;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	781b      	ldrb	r3, [r3, #0]
 8002222:	3302      	adds	r3, #2
 8002224:	b2da      	uxtb	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	701a      	strb	r2, [r3, #0]
	return 0;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <_ZN22PressureControlChannel11setVariableEhl>:

int PressureControlChannel::setVariable(uint8_t variableId, int32_t data)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b084      	sub	sp, #16
 8002238:	af00      	add	r7, sp, #0
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	460b      	mov	r3, r1
 800223e:	607a      	str	r2, [r7, #4]
 8002240:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 8002242:	7afb      	ldrb	r3, [r7, #11]
 8002244:	2b06      	cmp	r3, #6
 8002246:	d87a      	bhi.n	800233e <_ZN22PressureControlChannel11setVariableEhl+0x10a>
 8002248:	a201      	add	r2, pc, #4	; (adr r2, 8002250 <_ZN22PressureControlChannel11setVariableEhl+0x1c>)
 800224a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224e:	bf00      	nop
 8002250:	0800226d 	.word	0x0800226d
 8002254:	080022bb 	.word	0x080022bb
 8002258:	080022f7 	.word	0x080022f7
 800225c:	080022fd 	.word	0x080022fd
 8002260:	0800231d 	.word	0x0800231d
 8002264:	08002323 	.word	0x08002323
 8002268:	0800232f 	.word	0x0800232f
	{
		case CONTROL_ENABLED:
			enabled = data;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	b29a      	uxth	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	821a      	strh	r2, [r3, #16]
			if (data == 0 && solenoidChannel.getState() != 0)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	2b00      	cmp	r3, #0
 8002278:	d109      	bne.n	800228e <_ZN22PressureControlChannel11setVariableEhl+0x5a>
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	6a1b      	ldr	r3, [r3, #32]
 800227e:	4618      	mov	r0, r3
 8002280:	f7ff f9de 	bl	8001640 <_ZNK17DigitalOutChannel8getStateEv>
 8002284:	4603      	mov	r3, r0
 8002286:	2b00      	cmp	r3, #0
 8002288:	d001      	beq.n	800228e <_ZN22PressureControlChannel11setVariableEhl+0x5a>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <_ZN22PressureControlChannel11setVariableEhl+0x5c>
 800228e:	2300      	movs	r3, #0
 8002290:	2b00      	cmp	r3, #0
 8002292:	d010      	beq.n	80022b6 <_ZN22PressureControlChannel11setVariableEhl+0x82>
			{
				if (solenoidChannel.setState(0) != 0) // make sure solenoid is closed after disabling
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	6a1b      	ldr	r3, [r3, #32]
 8002298:	2100      	movs	r1, #0
 800229a:	4618      	mov	r0, r3
 800229c:	f7ff f9e3 	bl	8001666 <_ZN17DigitalOutChannel8setStateEm>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bf14      	ite	ne
 80022a6:	2301      	movne	r3, #1
 80022a8:	2300      	moveq	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <_ZN22PressureControlChannel11setVariableEhl+0x82>
					return -1;
 80022b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022b4:	e045      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
			}
			return 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	e043      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_TARGET:
			targetPressure = data * 4095 / UINT16_MAX; // convert from 16 to 12bit scale
 80022ba:	687a      	ldr	r2, [r7, #4]
 80022bc:	4613      	mov	r3, r2
 80022be:	031b      	lsls	r3, r3, #12
 80022c0:	1a9b      	subs	r3, r3, r2
 80022c2:	4a22      	ldr	r2, [pc, #136]	; (800234c <_ZN22PressureControlChannel11setVariableEhl+0x118>)
 80022c4:	fb82 1203 	smull	r1, r2, r2, r3
 80022c8:	441a      	add	r2, r3
 80022ca:	13d2      	asrs	r2, r2, #15
 80022cc:	17db      	asrs	r3, r3, #31
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	b29a      	uxth	r2, r3
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	825a      	strh	r2, [r3, #18]
			threshold = data * 4095 / UINT16_MAX;
 80022d6:	687a      	ldr	r2, [r7, #4]
 80022d8:	4613      	mov	r3, r2
 80022da:	031b      	lsls	r3, r3, #12
 80022dc:	1a9b      	subs	r3, r3, r2
 80022de:	4a1b      	ldr	r2, [pc, #108]	; (800234c <_ZN22PressureControlChannel11setVariableEhl+0x118>)
 80022e0:	fb82 1203 	smull	r1, r2, r2, r3
 80022e4:	441a      	add	r2, r3
 80022e6:	13d2      	asrs	r2, r2, #15
 80022e8:	17db      	asrs	r3, r3, #31
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	829a      	strh	r2, [r3, #20]
			return 0;
 80022f2:	2300      	movs	r3, #0
 80022f4:	e025      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_THRESHOLD: //cannot set threshold
			return -1;
 80022f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80022fa:	e022      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_HYSTERESIS:
			hysteresis = data * 4095 / UINT16_MAX;
 80022fc:	687a      	ldr	r2, [r7, #4]
 80022fe:	4613      	mov	r3, r2
 8002300:	031b      	lsls	r3, r3, #12
 8002302:	1a9b      	subs	r3, r3, r2
 8002304:	4a11      	ldr	r2, [pc, #68]	; (800234c <_ZN22PressureControlChannel11setVariableEhl+0x118>)
 8002306:	fb82 1203 	smull	r1, r2, r2, r3
 800230a:	441a      	add	r2, r3
 800230c:	13d2      	asrs	r2, r2, #15
 800230e:	17db      	asrs	r3, r3, #31
 8002310:	1ad3      	subs	r3, r2, r3
 8002312:	b29a      	uxth	r2, r3
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	82da      	strh	r2, [r3, #22]
			return 0;
 8002318:	2300      	movs	r3, #0
 800231a:	e012      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_ACTUATOR_CHANNEL_ID:
			return -1;
 800231c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002320:	e00f      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_SENSOR_CHANNEL_ID:
			inputChannelId = data;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	b2da      	uxtb	r2, r3
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	771a      	strb	r2, [r3, #28]
			return 0;
 800232a:	2300      	movs	r3, #0
 800232c:	e009      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		case CONTROL_REFRESH_DIVIDER:
			refreshDivider = data;
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	605a      	str	r2, [r3, #4]
			refreshCounter = 0;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	609a      	str	r2, [r3, #8]
			return 0;
 800233a:	2300      	movs	r3, #0
 800233c:	e001      	b.n	8002342 <_ZN22PressureControlChannel11setVariableEhl+0x10e>
		default:
			return -1;
 800233e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	80008001 	.word	0x80008001

08002350 <_ZNK22PressureControlChannel11getVariableEhRl>:

int PressureControlChannel::getVariable(uint8_t variableId, int32_t &data) const
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	60f8      	str	r0, [r7, #12]
 8002358:	460b      	mov	r3, r1
 800235a:	607a      	str	r2, [r7, #4]
 800235c:	72fb      	strb	r3, [r7, #11]
	switch (variableId)
 800235e:	7afb      	ldrb	r3, [r7, #11]
 8002360:	2b06      	cmp	r3, #6
 8002362:	d865      	bhi.n	8002430 <_ZNK22PressureControlChannel11getVariableEhRl+0xe0>
 8002364:	a201      	add	r2, pc, #4	; (adr r2, 800236c <_ZNK22PressureControlChannel11getVariableEhRl+0x1c>)
 8002366:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800236a:	bf00      	nop
 800236c:	08002389 	.word	0x08002389
 8002370:	08002397 	.word	0x08002397
 8002374:	080023b9 	.word	0x080023b9
 8002378:	080023db 	.word	0x080023db
 800237c:	080023fd 	.word	0x080023fd
 8002380:	08002415 	.word	0x08002415
 8002384:	08002423 	.word	0x08002423
	{
		case CONTROL_ENABLED:
			data = enabled;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8a1b      	ldrh	r3, [r3, #16]
 800238c:	461a      	mov	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	601a      	str	r2, [r3, #0]
			return 0;
 8002392:	2300      	movs	r3, #0
 8002394:	e04e      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_TARGET:
			data = targetPressure * UINT16_MAX / 4095; // convert back to 16bit full scale
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	8a5b      	ldrh	r3, [r3, #18]
 800239a:	461a      	mov	r2, r3
 800239c:	4613      	mov	r3, r2
 800239e:	041b      	lsls	r3, r3, #16
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	4a26      	ldr	r2, [pc, #152]	; (800243c <_ZNK22PressureControlChannel11getVariableEhRl+0xec>)
 80023a4:	fb82 1203 	smull	r1, r2, r2, r3
 80023a8:	441a      	add	r2, r3
 80023aa:	12d2      	asrs	r2, r2, #11
 80023ac:	17db      	asrs	r3, r3, #31
 80023ae:	1ad2      	subs	r2, r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	601a      	str	r2, [r3, #0]
			return 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	e03d      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_THRESHOLD:
			data = threshold * UINT16_MAX / 4095;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	8a9b      	ldrh	r3, [r3, #20]
 80023bc:	461a      	mov	r2, r3
 80023be:	4613      	mov	r3, r2
 80023c0:	041b      	lsls	r3, r3, #16
 80023c2:	1a9b      	subs	r3, r3, r2
 80023c4:	4a1d      	ldr	r2, [pc, #116]	; (800243c <_ZNK22PressureControlChannel11getVariableEhRl+0xec>)
 80023c6:	fb82 1203 	smull	r1, r2, r2, r3
 80023ca:	441a      	add	r2, r3
 80023cc:	12d2      	asrs	r2, r2, #11
 80023ce:	17db      	asrs	r3, r3, #31
 80023d0:	1ad2      	subs	r2, r2, r3
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	601a      	str	r2, [r3, #0]
			return 0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	e02c      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_HYSTERESIS:
			data = hysteresis * UINT16_MAX / 4095;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	8adb      	ldrh	r3, [r3, #22]
 80023de:	461a      	mov	r2, r3
 80023e0:	4613      	mov	r3, r2
 80023e2:	041b      	lsls	r3, r3, #16
 80023e4:	1a9b      	subs	r3, r3, r2
 80023e6:	4a15      	ldr	r2, [pc, #84]	; (800243c <_ZNK22PressureControlChannel11getVariableEhRl+0xec>)
 80023e8:	fb82 1203 	smull	r1, r2, r2, r3
 80023ec:	441a      	add	r2, r3
 80023ee:	12d2      	asrs	r2, r2, #11
 80023f0:	17db      	asrs	r3, r3, #31
 80023f2:	1ad2      	subs	r2, r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	601a      	str	r2, [r3, #0]
			return 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	e01b      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_ACTUATOR_CHANNEL_ID:
			data = solenoidChannel.getChannelId();
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	6a1b      	ldr	r3, [r3, #32]
 8002400:	4618      	mov	r0, r3
 8002402:	f7fe ff19 	bl	8001238 <_ZNK15AbstractChannel12getChannelIdEv>
 8002406:	4603      	mov	r3, r0
 8002408:	461a      	mov	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	601a      	str	r2, [r3, #0]
			return -1;
 800240e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002412:	e00f      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_SENSOR_CHANNEL_ID:
			data = (int32_t) inputChannelId;
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	7f1b      	ldrb	r3, [r3, #28]
 8002418:	461a      	mov	r2, r3
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	601a      	str	r2, [r3, #0]
			return 0;
 800241e:	2300      	movs	r3, #0
 8002420:	e008      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		case CONTROL_REFRESH_DIVIDER:
			data = (int32_t) refreshDivider;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	461a      	mov	r2, r3
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	601a      	str	r2, [r3, #0]
			return 0;
 800242c:	2300      	movs	r3, #0
 800242e:	e001      	b.n	8002434 <_ZNK22PressureControlChannel11getVariableEhRl+0xe4>
		default:
			return -1;
 8002430:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	}
}
 8002434:	4618      	mov	r0, r3
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	80080081 	.word	0x80080081

08002440 <_ZN14AbstractModuleC1Ev>:
#ifndef ABSTRACTMODULE_H
#define ABSTRACTMODULE_H

class AbstractModule
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
 8002448:	4a04      	ldr	r2, [pc, #16]	; (800245c <_ZN14AbstractModuleC1Ev+0x1c>)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	601a      	str	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	4618      	mov	r0, r3
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	080091a8 	.word	0x080091a8

08002460 <_ZN12W25Qxx_FlashC1Ev>:
#include <STRHAL.h>
#include <channels/generic_channel_def.h>

#include <cstring>

W25Qxx_Flash::W25Qxx_Flash() :
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
		state(FlashState::IDLE), pageCount(0), sectorCount(0), can(Can::instance())
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	4618      	mov	r0, r3
 800246c:	f7ff ffe8 	bl	8002440 <_ZN14AbstractModuleC1Ev>
 8002470:	4a1a      	ldr	r2, [pc, #104]	; (80024dc <_ZN12W25Qxx_FlashC1Ev+0x7c>)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	711a      	strb	r2, [r3, #4]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	609a      	str	r2, [r3, #8]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	2200      	movs	r2, #0
 8002486:	60da      	str	r2, [r3, #12]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2200      	movs	r2, #0
 800248c:	611a      	str	r2, [r3, #16]
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	f04f 0200 	mov.w	r2, #0
 80024a2:	f04f 0300 	mov.w	r3, #0
 80024a6:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	2200      	movs	r2, #0
 80024ae:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2200      	movs	r2, #0
 80024b6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 80024c2:	2000      	movs	r0, #0
 80024c4:	f7fd fed0 	bl	8000268 <_ZN3Can8instanceEm>
 80024c8:	4602      	mov	r2, r0
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
{
}
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4618      	mov	r0, r3
 80024d4:	3708      	adds	r7, #8
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}
 80024da:	bf00      	nop
 80024dc:	080091bc 	.word	0x080091bc

080024e0 <_ZN12W25Qxx_Flash8instanceEv>:

W25Qxx_Flash& W25Qxx_Flash::instance()
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
	static W25Qxx_Flash instance;
 80024e4:	4b10      	ldr	r3, [pc, #64]	; (8002528 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 80024e6:	781b      	ldrb	r3, [r3, #0]
 80024e8:	f3bf 8f5b 	dmb	ish
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	f003 0301 	and.w	r3, r3, #1
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	bf0c      	ite	eq
 80024f6:	2301      	moveq	r3, #1
 80024f8:	2300      	movne	r3, #0
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d010      	beq.n	8002522 <_ZN12W25Qxx_Flash8instanceEv+0x42>
 8002500:	4809      	ldr	r0, [pc, #36]	; (8002528 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 8002502:	f006 fc0b 	bl	8008d1c <__cxa_guard_acquire>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	bf14      	ite	ne
 800250c:	2301      	movne	r3, #1
 800250e:	2300      	moveq	r3, #0
 8002510:	b2db      	uxtb	r3, r3
 8002512:	2b00      	cmp	r3, #0
 8002514:	d005      	beq.n	8002522 <_ZN12W25Qxx_Flash8instanceEv+0x42>
 8002516:	4805      	ldr	r0, [pc, #20]	; (800252c <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
 8002518:	f7ff ffa2 	bl	8002460 <_ZN12W25Qxx_FlashC1Ev>
 800251c:	4802      	ldr	r0, [pc, #8]	; (8002528 <_ZN12W25Qxx_Flash8instanceEv+0x48>)
 800251e:	f006 fc09 	bl	8008d34 <__cxa_guard_release>

	return instance;
 8002522:	4b02      	ldr	r3, [pc, #8]	; (800252c <_ZN12W25Qxx_Flash8instanceEv+0x4c>)
}
 8002524:	4618      	mov	r0, r3
 8002526:	bd80      	pop	{r7, pc}
 8002528:	20000a58 	.word	0x20000a58
 800252c:	20000820 	.word	0x20000820

08002530 <_ZN12W25Qxx_Flash4initEv>:

int W25Qxx_Flash::init()
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b084      	sub	sp, #16
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	memset(loggingBuffer, 0, 256);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f503 7398 	add.w	r3, r3, #304	; 0x130
 800253e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002542:	2100      	movs	r1, #0
 8002544:	4618      	mov	r0, r3
 8002546:	f006 fc55 	bl	8008df4 <memset>

	STRHAL_QSPI_Config_t qspi_conf;
	qspi_conf.clk_level = 0x0;
 800254a:	7bbb      	ldrb	r3, [r7, #14]
 800254c:	f36f 0300 	bfc	r3, #0, #1
 8002550:	73bb      	strb	r3, [r7, #14]
	qspi_conf.flash_size = SIZE_2N;
 8002552:	7b7b      	ldrb	r3, [r7, #13]
 8002554:	f043 031f 	orr.w	r3, r3, #31
 8002558:	737b      	strb	r3, [r7, #13]
	qspi_conf.ncs_high_time = 0x7;
 800255a:	7b7b      	ldrb	r3, [r7, #13]
 800255c:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002560:	737b      	strb	r3, [r7, #13]
	qspi_conf.psc = 19;
 8002562:	7b3b      	ldrb	r3, [r7, #12]
 8002564:	2213      	movs	r2, #19
 8002566:	f362 0304 	bfi	r3, r2, #0, #5
 800256a:	733b      	strb	r3, [r7, #12]

	if (STRHAL_QSPI_Flash_Init(&qspi_conf) < 0)
 800256c:	f107 030c 	add.w	r3, r7, #12
 8002570:	4618      	mov	r0, r3
 8002572:	f004 fd43 	bl	8006ffc <STRHAL_QSPI_Flash_Init>
 8002576:	4603      	mov	r3, r0
 8002578:	0fdb      	lsrs	r3, r3, #31
 800257a:	b2db      	uxtb	r3, r3
 800257c:	2b00      	cmp	r3, #0
 800257e:	d002      	beq.n	8002586 <_ZN12W25Qxx_Flash4initEv+0x56>
		return -1;
 8002580:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002584:	e029      	b.n	80025da <_ZN12W25Qxx_Flash4initEv+0xaa>

	STRHAL_QSPI_Run();
 8002586:	f004 fdab 	bl	80070e0 <STRHAL_QSPI_Run>

	if (!enter4ByteAddrMode())
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f000 fad8 	bl	8002b40 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>
 8002590:	4603      	mov	r3, r0
 8002592:	f083 0301 	eor.w	r3, r3, #1
 8002596:	b2db      	uxtb	r3, r3
 8002598:	2b00      	cmp	r3, #0
 800259a:	d002      	beq.n	80025a2 <_ZN12W25Qxx_Flash4initEv+0x72>
	{
		return -1;
 800259c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025a0:	e01b      	b.n	80025da <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!writeEnable())
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f000 fa5f 	bl	8002a66 <_ZN12W25Qxx_Flash11writeEnableEv>
 80025a8:	4603      	mov	r3, r0
 80025aa:	f083 0301 	eor.w	r3, r3, #1
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d002      	beq.n	80025ba <_ZN12W25Qxx_Flash4initEv+0x8a>
	{
		return -1;
 80025b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025b8:	e00f      	b.n	80025da <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	if (!disableWPS())
 80025ba:	6878      	ldr	r0, [r7, #4]
 80025bc:	f000 fa7f 	bl	8002abe <_ZN12W25Qxx_Flash10disableWPSEv>
 80025c0:	4603      	mov	r3, r0
 80025c2:	f083 0301 	eor.w	r3, r3, #1
 80025c6:	b2db      	uxtb	r3, r3
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d002      	beq.n	80025d2 <_ZN12W25Qxx_Flash4initEv+0xa2>
	{
		return -1;
 80025cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80025d0:	e003      	b.n	80025da <_ZN12W25Qxx_Flash4initEv+0xaa>
	}

	LL_mDelay(10);
 80025d2:	200a      	movs	r0, #10
 80025d4:	f002 fa1a 	bl	8004a0c <LL_mDelay>

	return 0;
 80025d8:	2300      	movs	r3, #0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3710      	adds	r7, #16
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}

080025e2 <_ZN12W25Qxx_Flash4execEv>:

int W25Qxx_Flash::exec()
{
 80025e2:	b5b0      	push	{r4, r5, r7, lr}
 80025e4:	b086      	sub	sp, #24
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
	uint64_t time = STRHAL_Systick_GetTick();
 80025ea:	f005 f833 	bl	8007654 <STRHAL_Systick_GetTick>
 80025ee:	e9c7 0102 	strd	r0, r1, [r7, #8]
	if ((time - timeLastSample) < EXEC_SAMPLE_TICKS)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	e9d3 2346 	ldrd	r2, r3, [r3, #280]	; 0x118
 80025f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80025fc:	1a84      	subs	r4, r0, r2
 80025fe:	eb61 0503 	sbc.w	r5, r1, r3
 8002602:	2c0a      	cmp	r4, #10
 8002604:	f175 0300 	sbcs.w	r3, r5, #0
 8002608:	d201      	bcs.n	800260e <_ZN12W25Qxx_Flash4execEv+0x2c>
		return 0;
 800260a:	2300      	movs	r3, #0
 800260c:	e039      	b.n	8002682 <_ZN12W25Qxx_Flash4execEv+0xa0>

	timeLastSample = time;
 800260e:	6879      	ldr	r1, [r7, #4]
 8002610:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002614:	e9c1 2346 	strd	r2, r3, [r1, #280]	; 0x118

	// Current State Logic - executes state logic, also returns new state if transition conditions are met
	internalNextState = currentStateLogic(time);
 8002618:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800261c:	6878      	ldr	r0, [r7, #4]
 800261e:	f000 f849 	bl	80026b4 <_ZN12W25Qxx_Flash17currentStateLogicEy>
 8002622:	4602      	mov	r2, r0
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128

	FlashState nextState = state;
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	617b      	str	r3, [r7, #20]

	if (externalNextState != state)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	429a      	cmp	r2, r3
 800263c:	d004      	beq.n	8002648 <_ZN12W25Qxx_Flash4execEv+0x66>
	{ // Prioritize external event - there has to be some kind of priority, because internal could be different to external -> external means CAN -> either Sequence or Abort
		nextState = externalNextState;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8002644:	617b      	str	r3, [r7, #20]
 8002646:	e010      	b.n	800266a <_ZN12W25Qxx_Flash4execEv+0x88>
	}
	else if (internalNextState != state)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	429a      	cmp	r2, r3
 8002654:	d009      	beq.n	800266a <_ZN12W25Qxx_Flash4execEv+0x88>
	{
		externalNextState = internalNextState; // Incase an internal state change happens, the external state, which is from some previous change would block it, so it is updated here
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
		nextState = internalNextState;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	f8d3 3128 	ldr.w	r3, [r3, #296]	; 0x128
 8002668:	617b      	str	r3, [r7, #20]
	}

	// Next State Logic
	if (nextState != state)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	689b      	ldr	r3, [r3, #8]
 800266e:	697a      	ldr	r2, [r7, #20]
 8002670:	429a      	cmp	r2, r3
 8002672:	d005      	beq.n	8002680 <_ZN12W25Qxx_Flash4execEv+0x9e>
	{
		nextStateLogic(nextState, time);
 8002674:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002678:	6979      	ldr	r1, [r7, #20]
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f000 f86c 	bl	8002758 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>
	}

	return 0;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3718      	adds	r7, #24
 8002686:	46bd      	mov	sp, r7
 8002688:	bdb0      	pop	{r4, r5, r7, pc}

0800268a <_ZN12W25Qxx_Flash5resetEv>:

int W25Qxx_Flash::reset()
{
 800268a:	b480      	push	{r7}
 800268c:	b083      	sub	sp, #12
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
	state = FlashState::IDLE;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	609a      	str	r2, [r3, #8]
	pageCount = 0;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	60da      	str	r2, [r3, #12]
	sectorCount = 0;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	611a      	str	r2, [r3, #16]
	return 0;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	370c      	adds	r7, #12
 80026aa:	46bd      	mov	sp, r7
 80026ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b0:	4770      	bx	lr
	...

080026b4 <_ZN12W25Qxx_Flash17currentStateLogicEy>:

FlashState W25Qxx_Flash::currentStateLogic(uint64_t time)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	e9c7 2300 	strd	r2, r3, [r7]
	switch (state)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b04      	cmp	r3, #4
 80026c6:	d839      	bhi.n	800273c <_ZN12W25Qxx_Flash17currentStateLogicEy+0x88>
 80026c8:	a201      	add	r2, pc, #4	; (adr r2, 80026d0 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x1c>)
 80026ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026ce:	bf00      	nop
 80026d0:	0800273d 	.word	0x0800273d
 80026d4:	080026e5 	.word	0x080026e5
 80026d8:	0800273d 	.word	0x0800273d
 80026dc:	0800270b 	.word	0x0800270b
 80026e0:	0800273d 	.word	0x0800273d
		case FlashState::IDLE:
			break;
		case FlashState::CLEARING:
		{
			uint8_t sreg1;
			if (!readSREG1(sreg1))
 80026e4:	f107 0317 	add.w	r3, r7, #23
 80026e8:	4619      	mov	r1, r3
 80026ea:	68f8      	ldr	r0, [r7, #12]
 80026ec:	f000 f996 	bl	8002a1c <_ZNK12W25Qxx_Flash9readSREG1ERh>
 80026f0:	4603      	mov	r3, r0
 80026f2:	f083 0301 	eor.w	r3, r3, #1
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d121      	bne.n	8002740 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x8c>
				break;
			if (!(sreg1 & 0x01))
 80026fc:	7dfb      	ldrb	r3, [r7, #23]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d11e      	bne.n	8002744 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x90>
				return FlashState::READY;
 8002706:	2302      	movs	r3, #2
 8002708:	e021      	b.n	800274e <_ZN12W25Qxx_Flash17currentStateLogicEy+0x9a>
			break;
		}
		case FlashState::READY:
			break;
		case FlashState::LOGGING:
			if (loggingIndex + 64 >= 256)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 8002710:	2bbf      	cmp	r3, #191	; 0xbf
 8002712:	d919      	bls.n	8002748 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
			{
				lock = true;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2201      	movs	r2, #1
 8002718:	711a      	strb	r2, [r3, #4]
				writeNextPage(loggingBuffer, 256);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f503 7398 	add.w	r3, r3, #304	; 0x130
 8002720:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002724:	4619      	mov	r1, r3
 8002726:	68f8      	ldr	r0, [r7, #12]
 8002728:	f000 fa30 	bl	8002b8c <_ZN12W25Qxx_Flash13writeNextPageEPKhm>
				loggingIndex = 0;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2200      	movs	r2, #0
 8002730:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
				lock = false;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2200      	movs	r2, #0
 8002738:	711a      	strb	r2, [r3, #4]
			}
			break;
 800273a:	e005      	b.n	8002748 <_ZN12W25Qxx_Flash17currentStateLogicEy+0x94>
		case FlashState::FULL:
			break;
		default:
			break;
 800273c:	bf00      	nop
 800273e:	e004      	b.n	800274a <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
				break;
 8002740:	bf00      	nop
 8002742:	e002      	b.n	800274a <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 8002744:	bf00      	nop
 8002746:	e000      	b.n	800274a <_ZN12W25Qxx_Flash17currentStateLogicEy+0x96>
			break;
 8002748:	bf00      	nop
	}
	return state;
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	689b      	ldr	r3, [r3, #8]
}
 800274e:	4618      	mov	r0, r3
 8002750:	3718      	adds	r7, #24
 8002752:	46bd      	mov	sp, r7
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop

08002758 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey>:

void W25Qxx_Flash::nextStateLogic(FlashState nextState, uint64_t time)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b084      	sub	sp, #16
 800275c:	af00      	add	r7, sp, #0
 800275e:	60f8      	str	r0, [r7, #12]
 8002760:	60b9      	str	r1, [r7, #8]
 8002762:	e9c7 2300 	strd	r2, r3, [r7]
	timeLastTransition = time;
 8002766:	68f9      	ldr	r1, [r7, #12]
 8002768:	e9d7 2300 	ldrd	r2, r3, [r7]
 800276c:	e9c1 2348 	strd	r2, r3, [r1, #288]	; 0x120
	switch (nextState)
 8002770:	68bb      	ldr	r3, [r7, #8]
 8002772:	2b04      	cmp	r3, #4
 8002774:	d86f      	bhi.n	8002856 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0xfe>
 8002776:	a201      	add	r2, pc, #4	; (adr r2, 800277c <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x24>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	08002791 	.word	0x08002791
 8002780:	080027a7 	.word	0x080027a7
 8002784:	080027f3 	.word	0x080027f3
 8002788:	0800282d 	.word	0x0800282d
 800278c:	08002843 	.word	0x08002843
	{
		case FlashState::IDLE:
			if (state != FlashState::LOGGING)
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	2b03      	cmp	r3, #3
 8002796:	d167      	bne.n	8002868 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x110>
			{
				return;
			}
			pageCount = 0;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	2200      	movs	r2, #0
 800279c:	60da      	str	r2, [r3, #12]
			sectorCount = 0;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	2200      	movs	r2, #0
 80027a2:	611a      	str	r2, [r3, #16]
			break;
 80027a4:	e05c      	b.n	8002860 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::CLEARING:
			if (state != FlashState::IDLE)
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	689b      	ldr	r3, [r3, #8]
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d15e      	bne.n	800286c <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x114>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "CLEARING!\n", 10, 100);
 80027ae:	2364      	movs	r3, #100	; 0x64
 80027b0:	220a      	movs	r2, #10
 80027b2:	4936      	ldr	r1, [pc, #216]	; (800288c <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x134>)
 80027b4:	2002      	movs	r0, #2
 80027b6:	f006 f90b 	bl	80089d0 <STRHAL_UART_Write_Blocking>
			if (!sendClearInitiated())
 80027ba:	68f8      	ldr	r0, [r7, #12]
 80027bc:	f000 f887 	bl	80028ce <_ZN12W25Qxx_Flash18sendClearInitiatedEv>
 80027c0:	4603      	mov	r3, r0
 80027c2:	f083 0301 	eor.w	r3, r3, #1
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d151      	bne.n	8002870 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x118>
				return;
			if (!readConfig())
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f000 fac5 	bl	8002d5c <_ZN12W25Qxx_Flash10readConfigEv>
 80027d2:	4603      	mov	r3, r0
 80027d4:	f083 0301 	eor.w	r3, r3, #1
 80027d8:	b2db      	uxtb	r3, r3
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d14a      	bne.n	8002874 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x11c>
				return;

			if (!chipErase())
 80027de:	68f8      	ldr	r0, [r7, #12]
 80027e0:	f000 fb50 	bl	8002e84 <_ZN12W25Qxx_Flash9chipEraseEv>
 80027e4:	4603      	mov	r3, r0
 80027e6:	f083 0301 	eor.w	r3, r3, #1
 80027ea:	b2db      	uxtb	r3, r3
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d034      	beq.n	800285a <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x102>
				return;
 80027f0:	e049      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
			break;
		case FlashState::READY:
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "READY!\n", 7, 100);
 80027f2:	2364      	movs	r3, #100	; 0x64
 80027f4:	2207      	movs	r2, #7
 80027f6:	4926      	ldr	r1, [pc, #152]	; (8002890 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x138>)
 80027f8:	2002      	movs	r0, #2
 80027fa:	f006 f8e9 	bl	80089d0 <STRHAL_UART_Write_Blocking>
			if (state != FlashState::CLEARING)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d138      	bne.n	8002878 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x120>
			{
				return;
			}
			if (!writeTempConfig())
 8002806:	68f8      	ldr	r0, [r7, #12]
 8002808:	f000 fa90 	bl	8002d2c <_ZN12W25Qxx_Flash15writeTempConfigEv>
 800280c:	4603      	mov	r3, r0
 800280e:	f083 0301 	eor.w	r3, r3, #1
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b00      	cmp	r3, #0
 8002816:	d131      	bne.n	800287c <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x124>
				return;
			if (!sendClearDone())
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 f880 	bl	800291e <_ZN12W25Qxx_Flash13sendClearDoneEv>
 800281e:	4603      	mov	r3, r0
 8002820:	f083 0301 	eor.w	r3, r3, #1
 8002824:	b2db      	uxtb	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	d019      	beq.n	800285e <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x106>
				return;
 800282a:	e02c      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>

			break;
		case FlashState::LOGGING:
			if (state != FlashState::READY)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	689b      	ldr	r3, [r3, #8]
 8002830:	2b02      	cmp	r3, #2
 8002832:	d125      	bne.n	8002880 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x128>
			{
				return;
			}
			STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, "LOGGING!\n", 9, 100);
 8002834:	2364      	movs	r3, #100	; 0x64
 8002836:	2209      	movs	r2, #9
 8002838:	4916      	ldr	r1, [pc, #88]	; (8002894 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x13c>)
 800283a:	2002      	movs	r0, #2
 800283c:	f006 f8c8 	bl	80089d0 <STRHAL_UART_Write_Blocking>
			break;
 8002840:	e00e      	b.n	8002860 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		case FlashState::FULL:
			if (!sendFull())
 8002842:	68f8      	ldr	r0, [r7, #12]
 8002844:	f000 f893 	bl	800296e <_ZN12W25Qxx_Flash8sendFullEv>
 8002848:	4603      	mov	r3, r0
 800284a:	f083 0301 	eor.w	r3, r3, #1
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d117      	bne.n	8002884 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12c>
				return;
			break;
 8002854:	e004      	b.n	8002860 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
		default:
			break;
 8002856:	bf00      	nop
 8002858:	e002      	b.n	8002860 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 800285a:	bf00      	nop
 800285c:	e000      	b.n	8002860 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x108>
			break;
 800285e:	bf00      	nop
	}
	state = nextState;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	68ba      	ldr	r2, [r7, #8]
 8002864:	609a      	str	r2, [r3, #8]
	return;
 8002866:	e00e      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002868:	bf00      	nop
 800286a:	e00c      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 800286c:	bf00      	nop
 800286e:	e00a      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002870:	bf00      	nop
 8002872:	e008      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002874:	bf00      	nop
 8002876:	e006      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002878:	bf00      	nop
 800287a:	e004      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 800287c:	bf00      	nop
 800287e:	e002      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002880:	bf00      	nop
 8002882:	e000      	b.n	8002886 <_ZN12W25Qxx_Flash14nextStateLogicE10FlashStatey+0x12e>
				return;
 8002884:	bf00      	nop
}
 8002886:	3710      	adds	r7, #16
 8002888:	46bd      	mov	sp, r7
 800288a:	bd80      	pop	{r7, pc}
 800288c:	0800904c 	.word	0x0800904c
 8002890:	08009058 	.word	0x08009058
 8002894:	08009060 	.word	0x08009060

08002898 <_ZN12W25Qxx_Flash8setStateE10FlashState>:

void W25Qxx_Flash::setState(FlashState nextState)
{
 8002898:	b480      	push	{r7}
 800289a:	b083      	sub	sp, #12
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	externalNextState = nextState;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
}
 80028aa:	bf00      	nop
 80028ac:	370c      	adds	r7, #12
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr

080028b6 <_ZN12W25Qxx_Flash8getStateEv>:

FlashState W25Qxx_Flash::getState()
{
 80028b6:	b480      	push	{r7}
 80028b8:	b083      	sub	sp, #12
 80028ba:	af00      	add	r7, sp, #0
 80028bc:	6078      	str	r0, [r7, #4]
	return state;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	689b      	ldr	r3, [r3, #8]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028cc:	4770      	bx	lr

080028ce <_ZN12W25Qxx_Flash18sendClearInitiatedEv>:

bool W25Qxx_Flash::sendClearInitiated()
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b094      	sub	sp, #80	; 0x50
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 80028d6:	f107 030c 	add.w	r3, r7, #12
 80028da:	2242      	movs	r2, #66	; 0x42
 80028dc:	2100      	movs	r1, #0
 80028de:	4618      	mov	r0, r3
 80028e0:	f006 fa88 	bl	8008df4 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 80028e4:	2313      	movs	r3, #19
 80028e6:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 80028e8:	7b3b      	ldrb	r3, [r7, #12]
 80028ea:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 80028ee:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 80028f0:	7b3b      	ldrb	r3, [r7, #12]
 80028f2:	f36f 1387 	bfc	r3, #6, #2
 80028f6:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = INITIATED;
 80028f8:	2300      	movs	r3, #0
 80028fa:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 80028fc:	f107 030c 	add.w	r3, r7, #12
 8002900:	2205      	movs	r2, #5
 8002902:	4619      	mov	r1, r3
 8002904:	2000      	movs	r0, #0
 8002906:	f7fd fea5 	bl	8000654 <_ZN3Can4sendEmPhh>
 800290a:	4603      	mov	r3, r0
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf0c      	ite	eq
 8002910:	2301      	moveq	r3, #1
 8002912:	2300      	movne	r3, #0
 8002914:	b2db      	uxtb	r3, r3
}
 8002916:	4618      	mov	r0, r3
 8002918:	3750      	adds	r7, #80	; 0x50
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <_ZN12W25Qxx_Flash13sendClearDoneEv>:

bool W25Qxx_Flash::sendClearDone()
{
 800291e:	b580      	push	{r7, lr}
 8002920:	b094      	sub	sp, #80	; 0x50
 8002922:	af00      	add	r7, sp, #0
 8002924:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 8002926:	f107 030c 	add.w	r3, r7, #12
 800292a:	2242      	movs	r2, #66	; 0x42
 800292c:	2100      	movs	r1, #0
 800292e:	4618      	mov	r0, r3
 8002930:	f006 fa60 	bl	8008df4 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 8002934:	2313      	movs	r3, #19
 8002936:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8002938:	7b3b      	ldrb	r3, [r7, #12]
 800293a:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800293e:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002940:	7b3b      	ldrb	r3, [r7, #12]
 8002942:	f36f 1387 	bfc	r3, #6, #2
 8002946:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = COMPLETED;
 8002948:	2301      	movs	r3, #1
 800294a:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 800294c:	f107 030c 	add.w	r3, r7, #12
 8002950:	2205      	movs	r2, #5
 8002952:	4619      	mov	r1, r3
 8002954:	2000      	movs	r0, #0
 8002956:	f7fd fe7d 	bl	8000654 <_ZN3Can4sendEmPhh>
 800295a:	4603      	mov	r3, r0
 800295c:	2b00      	cmp	r3, #0
 800295e:	bf0c      	ite	eq
 8002960:	2301      	moveq	r3, #1
 8002962:	2300      	movne	r3, #0
 8002964:	b2db      	uxtb	r3, r3
}
 8002966:	4618      	mov	r0, r3
 8002968:	3750      	adds	r7, #80	; 0x50
 800296a:	46bd      	mov	sp, r7
 800296c:	bd80      	pop	{r7, pc}

0800296e <_ZN12W25Qxx_Flash8sendFullEv>:

bool W25Qxx_Flash::sendFull()
{
 800296e:	b580      	push	{r7, lr}
 8002970:	b094      	sub	sp, #80	; 0x50
 8002972:	af00      	add	r7, sp, #0
 8002974:	6078      	str	r0, [r7, #4]
	Can_MessageData_t msgData =
 8002976:	f107 030c 	add.w	r3, r7, #12
 800297a:	2242      	movs	r2, #66	; 0x42
 800297c:	2100      	movs	r1, #0
 800297e:	4618      	mov	r0, r3
 8002980:	f006 fa38 	bl	8008df4 <memset>
	{ 0 };
	msgData.bit.cmd_id = GENERIC_RES_FLASH_STATUS;
 8002984:	2313      	movs	r3, #19
 8002986:	737b      	strb	r3, [r7, #13]
	msgData.bit.info.channel_id = GENERIC_CHANNEL_ID;
 8002988:	7b3b      	ldrb	r3, [r7, #12]
 800298a:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 800298e:	733b      	strb	r3, [r7, #12]
	msgData.bit.info.buffer = DIRECT_BUFFER;
 8002990:	7b3b      	ldrb	r3, [r7, #12]
 8002992:	f36f 1387 	bfc	r3, #6, #2
 8002996:	733b      	strb	r3, [r7, #12]
	msgData.bit.data.uint8[0] = FULL;
 8002998:	2302      	movs	r3, #2
 800299a:	73bb      	strb	r3, [r7, #14]

	return (can.send(0, (uint8_t*) &msgData, 1 + sizeof(uint32_t)) == 0) ? true : false;
 800299c:	f107 030c 	add.w	r3, r7, #12
 80029a0:	2205      	movs	r2, #5
 80029a2:	4619      	mov	r1, r3
 80029a4:	2000      	movs	r0, #0
 80029a6:	f7fd fe55 	bl	8000654 <_ZN3Can4sendEmPhh>
 80029aa:	4603      	mov	r3, r0
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	bf0c      	ite	eq
 80029b0:	2301      	moveq	r3, #1
 80029b2:	2300      	movne	r3, #0
 80029b4:	b2db      	uxtb	r3, r3
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3750      	adds	r7, #80	; 0x50
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <_ZN12W25Qxx_Flash6addLogEPhh>:

void W25Qxx_Flash::addLog(uint8_t *data, uint8_t n)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b084      	sub	sp, #16
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	4613      	mov	r3, r2
 80029ca:	71fb      	strb	r3, [r7, #7]
	if (state != FlashState::LOGGING)
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b03      	cmp	r3, #3
 80029d2:	d11d      	bne.n	8002a10 <_ZN12W25Qxx_Flash6addLogEPhh+0x52>
		return;
	if (loggingIndex + n >= 256)
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 80029da:	461a      	mov	r2, r3
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	4413      	add	r3, r2
 80029e0:	2bff      	cmp	r3, #255	; 0xff
 80029e2:	dc17      	bgt.n	8002a14 <_ZN12W25Qxx_Flash6addLogEPhh+0x56>
		return;
	memcpy(&loggingBuffer[loggingIndex], data, n);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f893 3230 	ldrb.w	r3, [r3, #560]	; 0x230
 80029ea:	f503 7398 	add.w	r3, r3, #304	; 0x130
 80029ee:	68fa      	ldr	r2, [r7, #12]
 80029f0:	4413      	add	r3, r2
 80029f2:	79fa      	ldrb	r2, [r7, #7]
 80029f4:	68b9      	ldr	r1, [r7, #8]
 80029f6:	4618      	mov	r0, r3
 80029f8:	f006 f9ee 	bl	8008dd8 <memcpy>
	loggingIndex += n;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f893 2230 	ldrb.w	r2, [r3, #560]	; 0x230
 8002a02:	79fb      	ldrb	r3, [r7, #7]
 8002a04:	4413      	add	r3, r2
 8002a06:	b2da      	uxtb	r2, r3
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f883 2230 	strb.w	r2, [r3, #560]	; 0x230
 8002a0e:	e002      	b.n	8002a16 <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 8002a10:	bf00      	nop
 8002a12:	e000      	b.n	8002a16 <_ZN12W25Qxx_Flash6addLogEPhh+0x58>
		return;
 8002a14:	bf00      	nop
}
 8002a16:	3710      	adds	r7, #16
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	bd80      	pop	{r7, pc}

08002a1c <_ZNK12W25Qxx_Flash9readSREG1ERh>:

bool W25Qxx_Flash::readSREG1(uint8_t &sreg1) const
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b088      	sub	sp, #32
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
 8002a24:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction_size = 1;
 8002a26:	2301      	movs	r3, #1
 8002a28:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	773b      	strb	r3, [r7, #28]

	cmd.instruction = 0x05;
 8002a36:	2305      	movs	r3, #5
 8002a38:	733b      	strb	r3, [r7, #12]
	if (STRHAL_QSPI_Indirect_Read(&cmd, &sreg1, 1, 100) != 1)
 8002a3a:	f107 000c 	add.w	r0, r7, #12
 8002a3e:	2364      	movs	r3, #100	; 0x64
 8002a40:	2201      	movs	r2, #1
 8002a42:	6839      	ldr	r1, [r7, #0]
 8002a44:	f004 fc16 	bl	8007274 <STRHAL_QSPI_Indirect_Read>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	bf14      	ite	ne
 8002a4e:	2301      	movne	r3, #1
 8002a50:	2300      	moveq	r3, #0
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <_ZNK12W25Qxx_Flash9readSREG1ERh+0x40>
		return false;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	e000      	b.n	8002a5e <_ZNK12W25Qxx_Flash9readSREG1ERh+0x42>

	return true;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3720      	adds	r7, #32
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <_ZN12W25Qxx_Flash11writeEnableEv>:
{
	return readSREG1(sreg1) && readSREG2(sreg2) && readSREG3(sreg3);
}

bool W25Qxx_Flash::writeEnable()
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b088      	sub	sp, #32
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x06;
 8002a6e:	2306      	movs	r3, #6
 8002a70:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002a72:	2301      	movs	r3, #1
 8002a74:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002a76:	2300      	movs	r3, #0
 8002a78:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002a82:	2364      	movs	r3, #100	; 0x64
 8002a84:	2200      	movs	r2, #0
 8002a86:	2101      	movs	r1, #1
 8002a88:	6878      	ldr	r0, [r7, #4]
 8002a8a:	f000 fa39 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	0fdb      	lsrs	r3, r3, #31
 8002a92:	b2db      	uxtb	r3, r3
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d001      	beq.n	8002a9c <_ZN12W25Qxx_Flash11writeEnableEv+0x36>
		return false;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e00c      	b.n	8002ab6 <_ZN12W25Qxx_Flash11writeEnableEv+0x50>

	return STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) == 0;
 8002a9c:	f107 000c 	add.w	r0, r7, #12
 8002aa0:	2364      	movs	r3, #100	; 0x64
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	2100      	movs	r1, #0
 8002aa6:	f004 fb2b 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	bf0c      	ite	eq
 8002ab0:	2301      	moveq	r3, #1
 8002ab2:	2300      	movne	r3, #0
 8002ab4:	b2db      	uxtb	r3, r3
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3720      	adds	r7, #32
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}

08002abe <_ZN12W25Qxx_Flash10disableWPSEv>:

	return true;
}

bool W25Qxx_Flash::disableWPS()
{
 8002abe:	b580      	push	{r7, lr}
 8002ac0:	b088      	sub	sp, #32
 8002ac2:	af00      	add	r7, sp, #0
 8002ac4:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x11;
 8002ac6:	2311      	movs	r3, #17
 8002ac8:	733b      	strb	r3, [r7, #12]
	//cmd.instruction = 0x98;
	cmd.instruction_size = 1;
 8002aca:	2301      	movs	r3, #1
 8002acc:	737b      	strb	r3, [r7, #13]
	cmd.addr = 0;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	613b      	str	r3, [r7, #16]
	cmd.addr_size = 0;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	753b      	strb	r3, [r7, #20]
	cmd.alt_size = 0;
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002ada:	2300      	movs	r3, #0
 8002adc:	773b      	strb	r3, [r7, #28]

	uint8_t value = 0xFB;
 8002ade:	23fb      	movs	r3, #251	; 0xfb
 8002ae0:	72fb      	strb	r3, [r7, #11]

	if (waitForSREGFlag(0x01, false, 10) < 0)
 8002ae2:	230a      	movs	r3, #10
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	6878      	ldr	r0, [r7, #4]
 8002aea:	f000 fa09 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002aee:	4603      	mov	r3, r0
 8002af0:	0fdb      	lsrs	r3, r3, #31
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <_ZN12W25Qxx_Flash10disableWPSEv+0x3e>
		return false;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e01d      	b.n	8002b38 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (!writeEnable())
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ffb2 	bl	8002a66 <_ZN12W25Qxx_Flash11writeEnableEv>
 8002b02:	4603      	mov	r3, r0
 8002b04:	f083 0301 	eor.w	r3, r3, #1
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <_ZN12W25Qxx_Flash10disableWPSEv+0x54>
		return false;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	e012      	b.n	8002b38 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	if (STRHAL_QSPI_Indirect_Write(&cmd, &value, 1, 100) != 1)
 8002b12:	f107 010b 	add.w	r1, r7, #11
 8002b16:	f107 000c 	add.w	r0, r7, #12
 8002b1a:	2364      	movs	r3, #100	; 0x64
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f004 faef 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002b22:	4603      	mov	r3, r0
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	bf14      	ite	ne
 8002b28:	2301      	movne	r3, #1
 8002b2a:	2300      	moveq	r3, #0
 8002b2c:	b2db      	uxtb	r3, r3
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <_ZN12W25Qxx_Flash10disableWPSEv+0x78>
		return false;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e000      	b.n	8002b38 <_ZN12W25Qxx_Flash10disableWPSEv+0x7a>

	return true;
 8002b36:	2301      	movs	r3, #1
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3720      	adds	r7, #32
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv>:

bool W25Qxx_Flash::enter4ByteAddrMode()
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xB7;
 8002b48:	23b7      	movs	r3, #183	; 0xb7
 8002b4a:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002b50:	2300      	movs	r3, #0
 8002b52:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0x000000;
 8002b54:	2300      	movs	r3, #0
 8002b56:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	773b      	strb	r3, [r7, #28]

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002b60:	f107 000c 	add.w	r0, r7, #12
 8002b64:	2364      	movs	r3, #100	; 0x64
 8002b66:	2200      	movs	r2, #0
 8002b68:	2100      	movs	r1, #0
 8002b6a:	f004 fac9 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	bf14      	ite	ne
 8002b74:	2301      	movne	r3, #1
 8002b76:	2300      	moveq	r3, #0
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x42>
		return false;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	e000      	b.n	8002b84 <_ZN12W25Qxx_Flash18enter4ByteAddrModeEv+0x44>

	return true;
 8002b82:	2301      	movs	r3, #1
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	3720      	adds	r7, #32
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <_ZN12W25Qxx_Flash13writeNextPageEPKhm>:

	return true;
}

uint32_t W25Qxx_Flash::writeNextPage(const uint8_t *data, uint32_t n)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b086      	sub	sp, #24
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	60f8      	str	r0, [r7, #12]
 8002b94:	60b9      	str	r1, [r7, #8]
 8002b96:	607a      	str	r2, [r7, #4]
	if (sectorCount == 8192 - 1)
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d101      	bne.n	8002ba8 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x1c>
	{
		return 0;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	e020      	b.n	8002bea <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5e>
	 return 0;
	 if(!sectorErase(sectorCount))
	 return 0;
	 }*/

	uint32_t numWritten = write((pageCount << 8) | (sectorCount << 12), data, n);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	021a      	lsls	r2, r3, #8
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	031b      	lsls	r3, r3, #12
 8002bb4:	ea42 0103 	orr.w	r1, r2, r3
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f000 f818 	bl	8002bf2 <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002bc2:	6178      	str	r0, [r7, #20]
	(void) numWritten;
	/*if(numWritten == n)
	 return 0;*/

	if (pageCount == 15)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	2b0f      	cmp	r3, #15
 8002bca:	d108      	bne.n	8002bde <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x52>
	{
		pageCount = 0;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	2200      	movs	r2, #0
 8002bd0:	60da      	str	r2, [r3, #12]
		sectorCount++;
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	1c5a      	adds	r2, r3, #1
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	611a      	str	r2, [r3, #16]
 8002bdc:	e004      	b.n	8002be8 <_ZN12W25Qxx_Flash13writeNextPageEPKhm+0x5c>
	}
	else
	{
		pageCount++;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	1c5a      	adds	r2, r3, #1
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	60da      	str	r2, [r3, #12]
	}

	return n;
 8002be8:	687b      	ldr	r3, [r7, #4]
}
 8002bea:	4618      	mov	r0, r3
 8002bec:	3718      	adds	r7, #24
 8002bee:	46bd      	mov	sp, r7
 8002bf0:	bd80      	pop	{r7, pc}

08002bf2 <_ZN12W25Qxx_Flash5writeEmPKhm>:

uint32_t W25Qxx_Flash::write(uint32_t address, const uint8_t *data, uint32_t n)
{
 8002bf2:	b580      	push	{r7, lr}
 8002bf4:	b08a      	sub	sp, #40	; 0x28
 8002bf6:	af00      	add	r7, sp, #0
 8002bf8:	60f8      	str	r0, [r7, #12]
 8002bfa:	60b9      	str	r1, [r7, #8]
 8002bfc:	607a      	str	r2, [r7, #4]
 8002bfe:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x12;
 8002c00:	2312      	movs	r3, #18
 8002c02:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 8002c04:	2301      	movs	r3, #1
 8002c06:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 8002c0c:	2304      	movs	r3, #4
 8002c0e:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 8002c14:	2300      	movs	r3, #0
 8002c16:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002c1a:	2364      	movs	r3, #100	; 0x64
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2101      	movs	r1, #1
 8002c20:	68f8      	ldr	r0, [r7, #12]
 8002c22:	f000 f96d 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002c26:	4603      	mov	r3, r0
 8002c28:	0fdb      	lsrs	r3, r3, #31
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <_ZN12W25Qxx_Flash5writeEmPKhm+0x42>
		return 0;
 8002c30:	2300      	movs	r3, #0
 8002c32:	e024      	b.n	8002c7e <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (!writeEnable())
 8002c34:	68f8      	ldr	r0, [r7, #12]
 8002c36:	f7ff ff16 	bl	8002a66 <_ZN12W25Qxx_Flash11writeEnableEv>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	f083 0301 	eor.w	r3, r3, #1
 8002c40:	b2db      	uxtb	r3, r3
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d001      	beq.n	8002c4a <_ZN12W25Qxx_Flash5writeEmPKhm+0x58>
		return 0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	e019      	b.n	8002c7e <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	if (n > PAGE_SIZE)
 8002c4a:	683b      	ldr	r3, [r7, #0]
 8002c4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c50:	d902      	bls.n	8002c58 <_ZN12W25Qxx_Flash5writeEmPKhm+0x66>
		n = PAGE_SIZE;
 8002c52:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c56:	603b      	str	r3, [r7, #0]

	if (STRHAL_QSPI_Indirect_Write(&cmd, data, n, 100) != n)
 8002c58:	f107 0014 	add.w	r0, r7, #20
 8002c5c:	2364      	movs	r3, #100	; 0x64
 8002c5e:	683a      	ldr	r2, [r7, #0]
 8002c60:	6879      	ldr	r1, [r7, #4]
 8002c62:	f004 fa4d 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002c66:	4602      	mov	r2, r0
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	bf14      	ite	ne
 8002c6e:	2301      	movne	r3, #1
 8002c70:	2300      	moveq	r3, #0
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <_ZN12W25Qxx_Flash5writeEmPKhm+0x8a>
		return 0;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e000      	b.n	8002c7e <_ZN12W25Qxx_Flash5writeEmPKhm+0x8c>

	return n;
 8002c7c:	683b      	ldr	r3, [r7, #0]
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3728      	adds	r7, #40	; 0x28
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <_ZN12W25Qxx_Flash4readEmPhm>:

uint32_t W25Qxx_Flash::read(uint32_t address, uint8_t *data, uint32_t n)
{
 8002c88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002c8c:	b08a      	sub	sp, #40	; 0x28
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	60f8      	str	r0, [r7, #12]
 8002c92:	60b9      	str	r1, [r7, #8]
 8002c94:	607a      	str	r2, [r7, #4]
 8002c96:	603b      	str	r3, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x13;
 8002c98:	2313      	movs	r3, #19
 8002c9a:	753b      	strb	r3, [r7, #20]
	cmd.instruction_size = 1;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	757b      	strb	r3, [r7, #21]
	cmd.addr = address;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	61bb      	str	r3, [r7, #24]
	cmd.addr_size = 4;
 8002ca4:	2304      	movs	r3, #4
 8002ca6:	773b      	strb	r3, [r7, #28]
	cmd.alt_size = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	777b      	strb	r3, [r7, #29]
	cmd.dummy_size = 0;
 8002cac:	2300      	movs	r3, #0
 8002cae:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

	if ((uint64_t) address + n > (uint64_t) (1 << SIZE_2N))
 8002cb2:	68bb      	ldr	r3, [r7, #8]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	469a      	mov	sl, r3
 8002cb8:	4693      	mov	fp, r2
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	4698      	mov	r8, r3
 8002cc0:	4691      	mov	r9, r2
 8002cc2:	eb1a 0408 	adds.w	r4, sl, r8
 8002cc6:	eb4b 0509 	adc.w	r5, fp, r9
 8002cca:	4b17      	ldr	r3, [pc, #92]	; (8002d28 <_ZN12W25Qxx_Flash4readEmPhm+0xa0>)
 8002ccc:	429c      	cmp	r4, r3
 8002cce:	f175 33ff 	sbcs.w	r3, r5, #4294967295	; 0xffffffff
 8002cd2:	d302      	bcc.n	8002cda <_ZN12W25Qxx_Flash4readEmPhm+0x52>
		n = 0xFFFFFFFF - address;
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	43db      	mvns	r3, r3
 8002cd8:	603b      	str	r3, [r7, #0]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002cda:	2364      	movs	r3, #100	; 0x64
 8002cdc:	2200      	movs	r2, #0
 8002cde:	2101      	movs	r1, #1
 8002ce0:	68f8      	ldr	r0, [r7, #12]
 8002ce2:	f000 f90d 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	0fdb      	lsrs	r3, r3, #31
 8002cea:	b2db      	uxtb	r3, r3
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d001      	beq.n	8002cf4 <_ZN12W25Qxx_Flash4readEmPhm+0x6c>
		return 0;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	e013      	b.n	8002d1c <_ZN12W25Qxx_Flash4readEmPhm+0x94>

	if (STRHAL_QSPI_Indirect_Read(&cmd, data, n, 1000) != n)
 8002cf4:	f107 0014 	add.w	r0, r7, #20
 8002cf8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cfc:	683a      	ldr	r2, [r7, #0]
 8002cfe:	6879      	ldr	r1, [r7, #4]
 8002d00:	f004 fab8 	bl	8007274 <STRHAL_QSPI_Indirect_Read>
 8002d04:	4602      	mov	r2, r0
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	4293      	cmp	r3, r2
 8002d0a:	bf14      	ite	ne
 8002d0c:	2301      	movne	r3, #1
 8002d0e:	2300      	moveq	r3, #0
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <_ZN12W25Qxx_Flash4readEmPhm+0x92>
		return 0;
 8002d16:	2300      	movs	r3, #0
 8002d18:	e000      	b.n	8002d1c <_ZN12W25Qxx_Flash4readEmPhm+0x94>

	return n;
 8002d1a:	683b      	ldr	r3, [r7, #0]
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3728      	adds	r7, #40	; 0x28
 8002d20:	46bd      	mov	sp, r7
 8002d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d26:	bf00      	nop
 8002d28:	80000001 	.word	0x80000001

08002d2c <_ZN12W25Qxx_Flash15writeTempConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::writeTempConfig()
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	b082      	sub	sp, #8
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	f103 0214 	add.w	r2, r3, #20
 8002d3a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d3e:	2100      	movs	r1, #0
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f7ff ff56 	bl	8002bf2 <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002d46:	4603      	mov	r3, r0
 8002d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d4c:	bf0c      	ite	eq
 8002d4e:	2301      	moveq	r3, #1
 8002d50:	2300      	movne	r3, #0
 8002d52:	b2db      	uxtb	r3, r3
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3708      	adds	r7, #8
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <_ZN12W25Qxx_Flash10readConfigEv>:

	return write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
}

bool W25Qxx_Flash::readConfig()
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	return read(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f103 0214 	add.w	r2, r3, #20
 8002d6a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002d6e:	2100      	movs	r1, #0
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f7ff ff89 	bl	8002c88 <_ZN12W25Qxx_Flash4readEmPhm>
 8002d76:	4603      	mov	r3, r0
 8002d78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d7c:	bf0c      	ite	eq
 8002d7e:	2301      	moveq	r3, #1
 8002d80:	2300      	movne	r3, #0
 8002d82:	b2db      	uxtb	r3, r3
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3708      	adds	r7, #8
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <_ZN12W25Qxx_Flash11configResetEv>:
	return sectorErase(CONFIG_BASE >> 12);
}

// Resets config, i.e. sets all config registers to 0x0000
bool W25Qxx_Flash::configReset()
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 8002d94:	2300      	movs	r3, #0
 8002d96:	60fb      	str	r3, [r7, #12]
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2b3f      	cmp	r3, #63	; 0x3f
 8002d9c:	dc0a      	bgt.n	8002db4 <_ZN12W25Qxx_Flash11configResetEv+0x28>
	{
		config.reg[i] = 0;
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	3304      	adds	r3, #4
 8002da4:	009b      	lsls	r3, r3, #2
 8002da6:	4413      	add	r3, r2
 8002da8:	2200      	movs	r2, #0
 8002daa:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < PAGE_SIZE / 4; i++)
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	3301      	adds	r3, #1
 8002db0:	60fb      	str	r3, [r7, #12]
 8002db2:	e7f1      	b.n	8002d98 <_ZN12W25Qxx_Flash11configResetEv+0xc>
	}
	return sectorErase(CONFIG_BASE >> 12) && write(CONFIG_BASE, config.bytes, sizeof(config.bytes)) == sizeof(config.bytes);
 8002db4:	2100      	movs	r1, #0
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 f817 	bl	8002dea <_ZN12W25Qxx_Flash11sectorEraseEm>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00e      	beq.n	8002de0 <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	f103 0214 	add.w	r2, r3, #20
 8002dc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002dcc:	2100      	movs	r1, #0
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7ff ff0f 	bl	8002bf2 <_ZN12W25Qxx_Flash5writeEmPKhm>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dda:	d101      	bne.n	8002de0 <_ZN12W25Qxx_Flash11configResetEv+0x54>
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e000      	b.n	8002de2 <_ZN12W25Qxx_Flash11configResetEv+0x56>
 8002de0:	2300      	movs	r3, #0
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	3710      	adds	r7, #16
 8002de6:	46bd      	mov	sp, r7
 8002de8:	bd80      	pop	{r7, pc}

08002dea <_ZN12W25Qxx_Flash11sectorEraseEm>:

bool W25Qxx_Flash::sectorErase(uint32_t sector)
{
 8002dea:	b580      	push	{r7, lr}
 8002dec:	b088      	sub	sp, #32
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	6078      	str	r0, [r7, #4]
 8002df2:	6039      	str	r1, [r7, #0]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0x21;
 8002df4:	2321      	movs	r3, #33	; 0x21
 8002df6:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 4;
 8002dfc:	2304      	movs	r3, #4
 8002dfe:	753b      	strb	r3, [r7, #20]
	cmd.addr = sector << 12;
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	031b      	lsls	r3, r3, #12
 8002e04:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002e06:	2300      	movs	r3, #0
 8002e08:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002e0e:	2364      	movs	r3, #100	; 0x64
 8002e10:	2200      	movs	r2, #0
 8002e12:	2101      	movs	r1, #1
 8002e14:	6878      	ldr	r0, [r7, #4]
 8002e16:	f000 f873 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	0fdb      	lsrs	r3, r3, #31
 8002e1e:	b2db      	uxtb	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d001      	beq.n	8002e28 <_ZN12W25Qxx_Flash11sectorEraseEm+0x3e>
		return false;
 8002e24:	2300      	movs	r3, #0
 8002e26:	e029      	b.n	8002e7c <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (!writeEnable())
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	f7ff fe1c 	bl	8002a66 <_ZN12W25Qxx_Flash11writeEnableEv>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	f083 0301 	eor.w	r3, r3, #1
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d001      	beq.n	8002e3e <_ZN12W25Qxx_Flash11sectorEraseEm+0x54>
		return false;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	e01e      	b.n	8002e7c <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002e3e:	f107 000c 	add.w	r0, r7, #12
 8002e42:	2364      	movs	r3, #100	; 0x64
 8002e44:	2200      	movs	r2, #0
 8002e46:	2100      	movs	r1, #0
 8002e48:	f004 f95a 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002e4c:	4603      	mov	r3, r0
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	bf14      	ite	ne
 8002e52:	2301      	movne	r3, #1
 8002e54:	2300      	moveq	r3, #0
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d001      	beq.n	8002e60 <_ZN12W25Qxx_Flash11sectorEraseEm+0x76>
		return false;
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	e00d      	b.n	8002e7c <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002e60:	2364      	movs	r3, #100	; 0x64
 8002e62:	2200      	movs	r2, #0
 8002e64:	2101      	movs	r1, #1
 8002e66:	6878      	ldr	r0, [r7, #4]
 8002e68:	f000 f84a 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	0fdb      	lsrs	r3, r3, #31
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d001      	beq.n	8002e7a <_ZN12W25Qxx_Flash11sectorEraseEm+0x90>
		return false;
 8002e76:	2300      	movs	r3, #0
 8002e78:	e000      	b.n	8002e7c <_ZN12W25Qxx_Flash11sectorEraseEm+0x92>

	return true;
 8002e7a:	2301      	movs	r3, #1
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3720      	adds	r7, #32
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <_ZN12W25Qxx_Flash9chipEraseEv>:

bool W25Qxx_Flash::chipErase()
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Command_t cmd;
	cmd.instruction = 0xC7;
 8002e8c:	23c7      	movs	r3, #199	; 0xc7
 8002e8e:	733b      	strb	r3, [r7, #12]
	cmd.instruction_size = 1;
 8002e90:	2301      	movs	r3, #1
 8002e92:	737b      	strb	r3, [r7, #13]
	cmd.addr_size = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	753b      	strb	r3, [r7, #20]
	cmd.addr = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	613b      	str	r3, [r7, #16]
	cmd.alt_size = 0;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	757b      	strb	r3, [r7, #21]
	cmd.dummy_size = 0;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	773b      	strb	r3, [r7, #28]

	if (waitForSREGFlag(0x01, false, 100) < 0)
 8002ea4:	2364      	movs	r3, #100	; 0x64
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f000 f828 	bl	8002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	0fdb      	lsrs	r3, r3, #31
 8002eb4:	b2db      	uxtb	r3, r3
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <_ZN12W25Qxx_Flash9chipEraseEv+0x3a>
		return false;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	e01c      	b.n	8002ef8 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (!writeEnable())
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7ff fdd1 	bl	8002a66 <_ZN12W25Qxx_Flash11writeEnableEv>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	f083 0301 	eor.w	r3, r3, #1
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d001      	beq.n	8002ed4 <_ZN12W25Qxx_Flash9chipEraseEv+0x50>
		return false;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e011      	b.n	8002ef8 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	if (STRHAL_QSPI_Indirect_Write(&cmd, nullptr, 0, 100) != 0)
 8002ed4:	f107 000c 	add.w	r0, r7, #12
 8002ed8:	2364      	movs	r3, #100	; 0x64
 8002eda:	2200      	movs	r2, #0
 8002edc:	2100      	movs	r1, #0
 8002ede:	f004 f90f 	bl	8007100 <STRHAL_QSPI_Indirect_Write>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	bf14      	ite	ne
 8002ee8:	2301      	movne	r3, #1
 8002eea:	2300      	moveq	r3, #0
 8002eec:	b2db      	uxtb	r3, r3
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d001      	beq.n	8002ef6 <_ZN12W25Qxx_Flash9chipEraseEv+0x72>
		return false;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	e000      	b.n	8002ef8 <_ZN12W25Qxx_Flash9chipEraseEv+0x74>

	//if(waitForSREGFlag(0x01, false, 100) < 0)
	//return false;

	return true;
 8002ef6:	2301      	movs	r3, #1
}
 8002ef8:	4618      	mov	r0, r3
 8002efa:	3720      	adds	r7, #32
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt>:

int W25Qxx_Flash::waitForSREGFlag(uint8_t flag, bool state, uint16_t tot)
{
 8002f00:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002f04:	b086      	sub	sp, #24
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	4608      	mov	r0, r1
 8002f0c:	4611      	mov	r1, r2
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4603      	mov	r3, r0
 8002f12:	70fb      	strb	r3, [r7, #3]
 8002f14:	460b      	mov	r3, r1
 8002f16:	70bb      	strb	r3, [r7, #2]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	803b      	strh	r3, [r7, #0]
	uint64_t start = STRHAL_Systick_GetTick();
 8002f1c:	f004 fb9a 	bl	8007654 <STRHAL_Systick_GetTick>
 8002f20:	e9c7 0104 	strd	r0, r1, [r7, #16]
	uint8_t sreg1;

	if (state)
 8002f24:	78bb      	ldrb	r3, [r7, #2]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d02a      	beq.n	8002f80 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x80>
	{
		do
		{
			if (!readSREG1(sreg1))
 8002f2a:	f107 030f 	add.w	r3, r7, #15
 8002f2e:	4619      	mov	r1, r3
 8002f30:	6878      	ldr	r0, [r7, #4]
 8002f32:	f7ff fd73 	bl	8002a1c <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002f36:	4603      	mov	r3, r0
 8002f38:	f083 0301 	eor.w	r3, r3, #1
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d002      	beq.n	8002f48 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x48>
				return -1;
 8002f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f46:	e045      	b.n	8002fd4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002f48:	f004 fb84 	bl	8007654 <STRHAL_Systick_GetTick>
 8002f4c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002f50:	ebb0 0802 	subs.w	r8, r0, r2
 8002f54:	eb61 0903 	sbc.w	r9, r1, r3
 8002f58:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8002f5c:	f179 0300 	sbcs.w	r3, r9, #0
 8002f60:	bf2c      	ite	cs
 8002f62:	2301      	movcs	r3, #1
 8002f64:	2300      	movcc	r3, #0
 8002f66:	b2db      	uxtb	r3, r3
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x72>
				return -1;
 8002f6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f70:	e030      	b.n	8002fd4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		} while (!(sreg1 & flag));
 8002f72:	7bfa      	ldrb	r2, [r7, #15]
 8002f74:	78fb      	ldrb	r3, [r7, #3]
 8002f76:	4013      	ands	r3, r2
 8002f78:	b2db      	uxtb	r3, r3
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d129      	bne.n	8002fd2 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd2>
		do
 8002f7e:	e7d4      	b.n	8002f2a <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x2a>
	}
	else
	{
		do
		{
			if (!readSREG1(sreg1))
 8002f80:	f107 030f 	add.w	r3, r7, #15
 8002f84:	4619      	mov	r1, r3
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f7ff fd48 	bl	8002a1c <_ZNK12W25Qxx_Flash9readSREG1ERh>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	f083 0301 	eor.w	r3, r3, #1
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d002      	beq.n	8002f9e <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x9e>
				return -1;
 8002f98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f9c:	e01a      	b.n	8002fd4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>

			if (STRHAL_Systick_GetTick() - start > 100)
 8002f9e:	f004 fb59 	bl	8007654 <STRHAL_Systick_GetTick>
 8002fa2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002fa6:	1a84      	subs	r4, r0, r2
 8002fa8:	eb61 0503 	sbc.w	r5, r1, r3
 8002fac:	2c65      	cmp	r4, #101	; 0x65
 8002fae:	f175 0300 	sbcs.w	r3, r5, #0
 8002fb2:	bf2c      	ite	cs
 8002fb4:	2301      	movcs	r3, #1
 8002fb6:	2300      	movcc	r3, #0
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d002      	beq.n	8002fc4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xc4>
				return -1;
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002fc2:	e007      	b.n	8002fd4 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd4>
		} while (sreg1 & flag);
 8002fc4:	7bfa      	ldrb	r2, [r7, #15]
 8002fc6:	78fb      	ldrb	r3, [r7, #3]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	b2db      	uxtb	r3, r3
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d000      	beq.n	8002fd2 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0xd2>
		do
 8002fd0:	e7d6      	b.n	8002f80 <_ZN12W25Qxx_Flash15waitForSREGFlagEhbt+0x80>
	}

	return 0;
 8002fd2:	2300      	movs	r3, #0
}
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	3718      	adds	r7, #24
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002fe0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002fe0:	480d      	ldr	r0, [pc, #52]	; (8003018 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002fe2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002fe4:	480d      	ldr	r0, [pc, #52]	; (800301c <LoopForever+0x6>)
  ldr r1, =_edata
 8002fe6:	490e      	ldr	r1, [pc, #56]	; (8003020 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002fe8:	4a0e      	ldr	r2, [pc, #56]	; (8003024 <LoopForever+0xe>)
  movs r3, #0
 8002fea:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002fec:	e002      	b.n	8002ff4 <LoopCopyDataInit>

08002fee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002fee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ff0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ff2:	3304      	adds	r3, #4

08002ff4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ff4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ff6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ff8:	d3f9      	bcc.n	8002fee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ffa:	4a0b      	ldr	r2, [pc, #44]	; (8003028 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ffc:	4c0b      	ldr	r4, [pc, #44]	; (800302c <LoopForever+0x16>)
  movs r3, #0
 8002ffe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003000:	e001      	b.n	8003006 <LoopFillZerobss>

08003002 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003002:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003004:	3204      	adds	r2, #4

08003006 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003006:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003008:	d3fb      	bcc.n	8003002 <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800300a:	f7fe f8c3 	bl	8001194 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800300e:	f005 feb7 	bl	8008d80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003012:	f7fe f821 	bl	8001058 <main>

08003016 <LoopForever>:

LoopForever:
    b LoopForever
 8003016:	e7fe      	b.n	8003016 <LoopForever>
  ldr   r0, =_estack
 8003018:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 800301c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003020:	20000784 	.word	0x20000784
  ldr r2, =_sidata
 8003024:	0800a23c 	.word	0x0800a23c
  ldr r2, =_sbss
 8003028:	20000788 	.word	0x20000788
  ldr r4, =_ebss
 800302c:	20000b6c 	.word	0x20000b6c

08003030 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003030:	e7fe      	b.n	8003030 <ADC1_2_IRQHandler>

08003032 <LL_ADC_REG_SetSequencerLength>:
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
{
 8003032:	b480      	push	{r7}
 8003034:	b083      	sub	sp, #12
 8003036:	af00      	add	r7, sp, #0
 8003038:	6078      	str	r0, [r7, #4]
 800303a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003040:	f023 020f 	bic.w	r2, r3, #15
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800304c:	bf00      	nop
 800304e:	370c      	adds	r7, #12
 8003050:	46bd      	mov	sp, r7
 8003052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003056:	4770      	bx	lr

08003058 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	f003 0301 	and.w	r3, r3, #1
 8003068:	2b01      	cmp	r3, #1
 800306a:	d101      	bne.n	8003070 <LL_ADC_IsEnabled+0x18>
 800306c:	2301      	movs	r3, #1
 800306e:	e000      	b.n	8003072 <LL_ADC_IsEnabled+0x1a>
 8003070:	2300      	movs	r3, #0
}
 8003072:	4618      	mov	r0, r3
 8003074:	370c      	adds	r7, #12
 8003076:	46bd      	mov	sp, r7
 8003078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307c:	4770      	bx	lr
	...

08003080 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8003080:	b590      	push	{r4, r7, lr}
 8003082:	b085      	sub	sp, #20
 8003084:	af00      	add	r7, sp, #0
 8003086:	6078      	str	r0, [r7, #4]
 8003088:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800308a:	2300      	movs	r3, #0
 800308c:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a27      	ldr	r2, [pc, #156]	; (8003130 <LL_ADC_CommonInit+0xb0>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d10f      	bne.n	80030b6 <LL_ADC_CommonInit+0x36>
 8003096:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800309a:	f7ff ffdd 	bl	8003058 <LL_ADC_IsEnabled>
 800309e:	4604      	mov	r4, r0
 80030a0:	4824      	ldr	r0, [pc, #144]	; (8003134 <LL_ADC_CommonInit+0xb4>)
 80030a2:	f7ff ffd9 	bl	8003058 <LL_ADC_IsEnabled>
 80030a6:	4603      	mov	r3, r0
 80030a8:	4323      	orrs	r3, r4
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	bf0c      	ite	eq
 80030ae:	2301      	moveq	r3, #1
 80030b0:	2300      	movne	r3, #0
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	e012      	b.n	80030dc <LL_ADC_CommonInit+0x5c>
 80030b6:	4820      	ldr	r0, [pc, #128]	; (8003138 <LL_ADC_CommonInit+0xb8>)
 80030b8:	f7ff ffce 	bl	8003058 <LL_ADC_IsEnabled>
 80030bc:	4604      	mov	r4, r0
 80030be:	481f      	ldr	r0, [pc, #124]	; (800313c <LL_ADC_CommonInit+0xbc>)
 80030c0:	f7ff ffca 	bl	8003058 <LL_ADC_IsEnabled>
 80030c4:	4603      	mov	r3, r0
 80030c6:	431c      	orrs	r4, r3
 80030c8:	481d      	ldr	r0, [pc, #116]	; (8003140 <LL_ADC_CommonInit+0xc0>)
 80030ca:	f7ff ffc5 	bl	8003058 <LL_ADC_IsEnabled>
 80030ce:	4603      	mov	r3, r0
 80030d0:	4323      	orrs	r3, r4
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	bf0c      	ite	eq
 80030d6:	2301      	moveq	r3, #1
 80030d8:	2300      	movne	r3, #0
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d020      	beq.n	8003122 <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d012      	beq.n	800310e <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	4b15      	ldr	r3, [pc, #84]	; (8003144 <LL_ADC_CommonInit+0xc4>)
 80030ee:	4013      	ands	r3, r2
 80030f0:	683a      	ldr	r2, [r7, #0]
 80030f2:	6811      	ldr	r1, [r2, #0]
 80030f4:	683a      	ldr	r2, [r7, #0]
 80030f6:	6852      	ldr	r2, [r2, #4]
 80030f8:	4311      	orrs	r1, r2
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	6892      	ldr	r2, [r2, #8]
 80030fe:	4311      	orrs	r1, r2
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	68d2      	ldr	r2, [r2, #12]
 8003104:	430a      	orrs	r2, r1
 8003106:	431a      	orrs	r2, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	609a      	str	r2, [r3, #8]
 800310c:	e00b      	b.n	8003126 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	689a      	ldr	r2, [r3, #8]
 8003112:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <LL_ADC_CommonInit+0xc4>)
 8003114:	4013      	ands	r3, r2
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	6812      	ldr	r2, [r2, #0]
 800311a:	431a      	orrs	r2, r3
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	609a      	str	r2, [r3, #8]
 8003120:	e001      	b.n	8003126 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8003126:	7bfb      	ldrb	r3, [r7, #15]
}
 8003128:	4618      	mov	r0, r3
 800312a:	3714      	adds	r7, #20
 800312c:	46bd      	mov	sp, r7
 800312e:	bd90      	pop	{r4, r7, pc}
 8003130:	50000300 	.word	0x50000300
 8003134:	50000100 	.word	0x50000100
 8003138:	50000400 	.word	0x50000400
 800313c:	50000500 	.word	0x50000500
 8003140:	50000600 	.word	0x50000600
 8003144:	ffc030e0 	.word	0xffc030e0

08003148 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b084      	sub	sp, #16
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8003152:	2300      	movs	r3, #0
 8003154:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8003156:	6878      	ldr	r0, [r7, #4]
 8003158:	f7ff ff7e 	bl	8003058 <LL_ADC_IsEnabled>
 800315c:	4603      	mov	r3, r0
 800315e:	2b00      	cmp	r3, #0
 8003160:	d111      	bne.n	8003186 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800316a:	f023 0318 	bic.w	r3, r3, #24
 800316e:	683a      	ldr	r2, [r7, #0]
 8003170:	6811      	ldr	r1, [r2, #0]
 8003172:	683a      	ldr	r2, [r7, #0]
 8003174:	6852      	ldr	r2, [r2, #4]
 8003176:	4311      	orrs	r1, r2
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	6892      	ldr	r2, [r2, #8]
 800317c:	430a      	orrs	r2, r1
 800317e:	431a      	orrs	r2, r3
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	60da      	str	r2, [r3, #12]
 8003184:	e001      	b.n	800318a <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800318a:	7bfb      	ldrb	r3, [r7, #15]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3710      	adds	r7, #16
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}

08003194 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b084      	sub	sp, #16
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
 800319c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800319e:	2300      	movs	r3, #0
 80031a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7ff ff58 	bl	8003058 <LL_ADC_IsEnabled>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d132      	bne.n	8003214 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d015      	beq.n	80031e2 <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	68da      	ldr	r2, [r3, #12]
 80031ba:	4b1a      	ldr	r3, [pc, #104]	; (8003224 <LL_ADC_REG_Init+0x90>)
 80031bc:	4013      	ands	r3, r2
 80031be:	683a      	ldr	r2, [r7, #0]
 80031c0:	6811      	ldr	r1, [r2, #0]
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	6892      	ldr	r2, [r2, #8]
 80031c6:	4311      	orrs	r1, r2
 80031c8:	683a      	ldr	r2, [r7, #0]
 80031ca:	68d2      	ldr	r2, [r2, #12]
 80031cc:	4311      	orrs	r1, r2
 80031ce:	683a      	ldr	r2, [r7, #0]
 80031d0:	6912      	ldr	r2, [r2, #16]
 80031d2:	4311      	orrs	r1, r2
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	6952      	ldr	r2, [r2, #20]
 80031d8:	430a      	orrs	r2, r1
 80031da:	431a      	orrs	r2, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	60da      	str	r2, [r3, #12]
 80031e0:	e011      	b.n	8003206 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	4b0f      	ldr	r3, [pc, #60]	; (8003224 <LL_ADC_REG_Init+0x90>)
 80031e8:	4013      	ands	r3, r2
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	6811      	ldr	r1, [r2, #0]
 80031ee:	683a      	ldr	r2, [r7, #0]
 80031f0:	68d2      	ldr	r2, [r2, #12]
 80031f2:	4311      	orrs	r1, r2
 80031f4:	683a      	ldr	r2, [r7, #0]
 80031f6:	6912      	ldr	r2, [r2, #16]
 80031f8:	4311      	orrs	r1, r2
 80031fa:	683a      	ldr	r2, [r7, #0]
 80031fc:	6952      	ldr	r2, [r2, #20]
 80031fe:	430a      	orrs	r2, r1
 8003200:	431a      	orrs	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	4619      	mov	r1, r3
 800320c:	6878      	ldr	r0, [r7, #4]
 800320e:	f7ff ff10 	bl	8003032 <LL_ADC_REG_SetSequencerLength>
 8003212:	e001      	b.n	8003218 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8003218:	7bfb      	ldrb	r3, [r7, #15]
}
 800321a:	4618      	mov	r0, r3
 800321c:	3710      	adds	r7, #16
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}
 8003222:	bf00      	nop
 8003224:	fff0c01c 	.word	0xfff0c01c

08003228 <LL_DMA_ConfigTransfer>:
  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)
{
 8003228:	b480      	push	{r7}
 800322a:	b087      	sub	sp, #28
 800322c:	af00      	add	r7, sp, #0
 800322e:	60f8      	str	r0, [r7, #12]
 8003230:	60b9      	str	r1, [r7, #8]
 8003232:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003238:	4a0e      	ldr	r2, [pc, #56]	; (8003274 <LL_DMA_ConfigTransfer+0x4c>)
 800323a:	68bb      	ldr	r3, [r7, #8]
 800323c:	4413      	add	r3, r2
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	461a      	mov	r2, r3
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	4413      	add	r3, r2
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800324c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003250:	4908      	ldr	r1, [pc, #32]	; (8003274 <LL_DMA_ConfigTransfer+0x4c>)
 8003252:	68ba      	ldr	r2, [r7, #8]
 8003254:	440a      	add	r2, r1
 8003256:	7812      	ldrb	r2, [r2, #0]
 8003258:	4611      	mov	r1, r2
 800325a:	697a      	ldr	r2, [r7, #20]
 800325c:	440a      	add	r2, r1
 800325e:	4611      	mov	r1, r2
 8003260:	687a      	ldr	r2, [r7, #4]
 8003262:	4313      	orrs	r3, r2
 8003264:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM | DMA_CCR_CIRC | DMA_CCR_PINC | DMA_CCR_MINC | DMA_CCR_PSIZE | DMA_CCR_MSIZE | DMA_CCR_PL,
             Configuration);
}
 8003266:	bf00      	nop
 8003268:	371c      	adds	r7, #28
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	080091c8 	.word	0x080091c8

08003278 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8003278:	b480      	push	{r7}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003288:	4a0d      	ldr	r2, [pc, #52]	; (80032c0 <LL_DMA_SetDataLength+0x48>)
 800328a:	68bb      	ldr	r3, [r7, #8]
 800328c:	4413      	add	r3, r2
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	461a      	mov	r2, r3
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	4413      	add	r3, r2
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	0c1b      	lsrs	r3, r3, #16
 800329a:	041b      	lsls	r3, r3, #16
 800329c:	4908      	ldr	r1, [pc, #32]	; (80032c0 <LL_DMA_SetDataLength+0x48>)
 800329e:	68ba      	ldr	r2, [r7, #8]
 80032a0:	440a      	add	r2, r1
 80032a2:	7812      	ldrb	r2, [r2, #0]
 80032a4:	4611      	mov	r1, r2
 80032a6:	697a      	ldr	r2, [r7, #20]
 80032a8:	440a      	add	r2, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	687a      	ldr	r2, [r7, #4]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80032b2:	bf00      	nop
 80032b4:	371c      	adds	r7, #28
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
 80032be:	bf00      	nop
 80032c0:	080091c8 	.word	0x080091c8

080032c4 <LL_DMA_SetMemoryAddress>:
  *         (*) Not on all G4 devices
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b087      	sub	sp, #28
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	60f8      	str	r0, [r7, #12]
 80032cc:	60b9      	str	r1, [r7, #8]
 80032ce:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, MemoryAddress);
 80032d4:	4a07      	ldr	r2, [pc, #28]	; (80032f4 <LL_DMA_SetMemoryAddress+0x30>)
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	4413      	add	r3, r2
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	461a      	mov	r2, r3
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	4413      	add	r3, r2
 80032e2:	461a      	mov	r2, r3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	60d3      	str	r3, [r2, #12]
}
 80032e8:	bf00      	nop
 80032ea:	371c      	adds	r7, #28
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	080091c8 	.word	0x080091c8

080032f8 <LL_DMA_SetPeriphAddress>:
  *         (*) Not on all G4 devices
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b087      	sub	sp, #28
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	60f8      	str	r0, [r7, #12]
 8003300:	60b9      	str	r1, [r7, #8]
 8003302:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	617b      	str	r3, [r7, #20]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, PeriphAddress);
 8003308:	4a07      	ldr	r2, [pc, #28]	; (8003328 <LL_DMA_SetPeriphAddress+0x30>)
 800330a:	68bb      	ldr	r3, [r7, #8]
 800330c:	4413      	add	r3, r2
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	461a      	mov	r2, r3
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	4413      	add	r3, r2
 8003316:	461a      	mov	r2, r3
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6093      	str	r3, [r2, #8]
}
 800331c:	bf00      	nop
 800331e:	371c      	adds	r7, #28
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	080091c8 	.word	0x080091c8

0800332c <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
 8003332:	60f8      	str	r0, [r7, #12]
 8003334:	60b9      	str	r1, [r7, #8]
 8003336:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	0a9b      	lsrs	r3, r3, #10
 800333c:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8003340:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8003344:	00db      	lsls	r3, r3, #3
 8003346:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003348:	68ba      	ldr	r2, [r7, #8]
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	4413      	add	r3, r2
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003354:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	4413      	add	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800336a:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800336e:	687a      	ldr	r2, [r7, #4]
 8003370:	430a      	orrs	r2, r1
 8003372:	601a      	str	r2, [r3, #0]
}
 8003374:	bf00      	nop
 8003376:	371c      	adds	r7, #28
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <LL_DMA_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b084      	sub	sp, #16
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
   * - MemoryOrM2MDstIncMode:  DMA_CCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_CCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_CCR_MSIZE[1:0] bits
   * - Priority:               DMA_CCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689a      	ldr	r2, [r3, #8]
                        DMA_InitStruct->Mode                   | \
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 8003394:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	691b      	ldr	r3, [r3, #16]
                        DMA_InitStruct->Mode                   | \
 800339a:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	695b      	ldr	r3, [r3, #20]
                        DMA_InitStruct->PeriphOrM2MSrcIncMode  | \
 80033a0:	431a      	orrs	r2, r3
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	699b      	ldr	r3, [r3, #24]
                        DMA_InitStruct->MemoryOrM2MDstIncMode  | \
 80033a6:	431a      	orrs	r2, r3
                        DMA_InitStruct->MemoryOrM2MDstDataSize | \
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	69db      	ldr	r3, [r3, #28]
                        DMA_InitStruct->PeriphOrM2MSrcDataSize | \
 80033ac:	431a      	orrs	r2, r3
                        DMA_InitStruct->Priority);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  LL_DMA_ConfigTransfer(DMAx, Channel, DMA_InitStruct->Direction              | \
 80033b2:	4313      	orrs	r3, r2
 80033b4:	461a      	mov	r2, r3
 80033b6:	68b9      	ldr	r1, [r7, #8]
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f7ff ff35 	bl	8003228 <LL_DMA_ConfigTransfer>

  /*-------------------------- DMAx CMAR Configuration -------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress: DMA_CMAR_MA[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Channel, DMA_InitStruct->MemoryOrM2MDstAddress);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	461a      	mov	r2, r3
 80033c4:	68b9      	ldr	r1, [r7, #8]
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f7ff ff7c 	bl	80032c4 <LL_DMA_SetMemoryAddress>

  /*-------------------------- DMAx CPAR Configuration -------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress: DMA_CPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Channel, DMA_InitStruct->PeriphOrM2MSrcAddress);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	461a      	mov	r2, r3
 80033d2:	68b9      	ldr	r1, [r7, #8]
 80033d4:	68f8      	ldr	r0, [r7, #12]
 80033d6:	f7ff ff8f 	bl	80032f8 <LL_DMA_SetPeriphAddress>

  /*--------------------------- DMAx CNDTR Configuration -----------------------
   * Configure the peripheral base address with parameter :
   * - NbData: DMA_CNDTR_NDT[15:0] bits
   */
  LL_DMA_SetDataLength(DMAx, Channel, DMA_InitStruct->NbData);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
 80033de:	461a      	mov	r2, r3
 80033e0:	68b9      	ldr	r1, [r7, #8]
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f7ff ff48 	bl	8003278 <LL_DMA_SetDataLength>

  /*--------------------------- DMAMUXx CCR Configuration ----------------------
   * Configure the DMA request for DMA Channels on DMAMUX Channel x with parameter :
   * - PeriphRequest: DMA_CxCR[7:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Channel, DMA_InitStruct->PeriphRequest);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ec:	461a      	mov	r2, r3
 80033ee:	68b9      	ldr	r1, [r7, #8]
 80033f0:	68f8      	ldr	r0, [r7, #12]
 80033f2:	f7ff ff9b 	bl	800332c <LL_DMA_SetPeriphRequest>

  return (uint32_t)SUCCESS;
 80033f6:	2300      	movs	r3, #0
}
 80033f8:	4618      	mov	r0, r3
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <LL_GPIO_SetPinMode>:
{
 8003400:	b480      	push	{r7}
 8003402:	b08b      	sub	sp, #44	; 0x2c
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	fa93 f3a3 	rbit	r3, r3
 800341a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003420:	69bb      	ldr	r3, [r7, #24]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d101      	bne.n	800342a <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 8003426:	2320      	movs	r3, #32
 8003428:	e003      	b.n	8003432 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 800342a:	69bb      	ldr	r3, [r7, #24]
 800342c:	fab3 f383 	clz	r3, r3
 8003430:	b2db      	uxtb	r3, r3
 8003432:	005b      	lsls	r3, r3, #1
 8003434:	2103      	movs	r1, #3
 8003436:	fa01 f303 	lsl.w	r3, r1, r3
 800343a:	43db      	mvns	r3, r3
 800343c:	401a      	ands	r2, r3
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003442:	6a3b      	ldr	r3, [r7, #32]
 8003444:	fa93 f3a3 	rbit	r3, r3
 8003448:	61fb      	str	r3, [r7, #28]
  return result;
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800344e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003450:	2b00      	cmp	r3, #0
 8003452:	d101      	bne.n	8003458 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8003454:	2320      	movs	r3, #32
 8003456:	e003      	b.n	8003460 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8003458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800345a:	fab3 f383 	clz	r3, r3
 800345e:	b2db      	uxtb	r3, r3
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	6879      	ldr	r1, [r7, #4]
 8003464:	fa01 f303 	lsl.w	r3, r1, r3
 8003468:	431a      	orrs	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	601a      	str	r2, [r3, #0]
}
 800346e:	bf00      	nop
 8003470:	372c      	adds	r7, #44	; 0x2c
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr

0800347a <LL_GPIO_SetPinOutputType>:
{
 800347a:	b480      	push	{r7}
 800347c:	b085      	sub	sp, #20
 800347e:	af00      	add	r7, sp, #0
 8003480:	60f8      	str	r0, [r7, #12]
 8003482:	60b9      	str	r1, [r7, #8]
 8003484:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	43db      	mvns	r3, r3
 800348e:	401a      	ands	r2, r3
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	6879      	ldr	r1, [r7, #4]
 8003494:	fb01 f303 	mul.w	r3, r1, r3
 8003498:	431a      	orrs	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	605a      	str	r2, [r3, #4]
}
 800349e:	bf00      	nop
 80034a0:	3714      	adds	r7, #20
 80034a2:	46bd      	mov	sp, r7
 80034a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a8:	4770      	bx	lr

080034aa <LL_GPIO_SetPinSpeed>:
{
 80034aa:	b480      	push	{r7}
 80034ac:	b08b      	sub	sp, #44	; 0x2c
 80034ae:	af00      	add	r7, sp, #0
 80034b0:	60f8      	str	r0, [r7, #12]
 80034b2:	60b9      	str	r1, [r7, #8]
 80034b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	689a      	ldr	r2, [r3, #8]
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	fa93 f3a3 	rbit	r3, r3
 80034c4:	613b      	str	r3, [r7, #16]
  return result;
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80034ca:	69bb      	ldr	r3, [r7, #24]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d101      	bne.n	80034d4 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80034d0:	2320      	movs	r3, #32
 80034d2:	e003      	b.n	80034dc <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80034d4:	69bb      	ldr	r3, [r7, #24]
 80034d6:	fab3 f383 	clz	r3, r3
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	2103      	movs	r1, #3
 80034e0:	fa01 f303 	lsl.w	r3, r1, r3
 80034e4:	43db      	mvns	r3, r3
 80034e6:	401a      	ands	r2, r3
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ec:	6a3b      	ldr	r3, [r7, #32]
 80034ee:	fa93 f3a3 	rbit	r3, r3
 80034f2:	61fb      	str	r3, [r7, #28]
  return result;
 80034f4:	69fb      	ldr	r3, [r7, #28]
 80034f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80034f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d101      	bne.n	8003502 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80034fe:	2320      	movs	r3, #32
 8003500:	e003      	b.n	800350a <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8003502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003504:	fab3 f383 	clz	r3, r3
 8003508:	b2db      	uxtb	r3, r3
 800350a:	005b      	lsls	r3, r3, #1
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	fa01 f303 	lsl.w	r3, r1, r3
 8003512:	431a      	orrs	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	609a      	str	r2, [r3, #8]
}
 8003518:	bf00      	nop
 800351a:	372c      	adds	r7, #44	; 0x2c
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <LL_GPIO_SetPinPull>:
{
 8003524:	b480      	push	{r7}
 8003526:	b08b      	sub	sp, #44	; 0x2c
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	68da      	ldr	r2, [r3, #12]
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	fa93 f3a3 	rbit	r3, r3
 800353e:	613b      	str	r3, [r7, #16]
  return result;
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003544:	69bb      	ldr	r3, [r7, #24]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d101      	bne.n	800354e <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 800354a:	2320      	movs	r3, #32
 800354c:	e003      	b.n	8003556 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	fab3 f383 	clz	r3, r3
 8003554:	b2db      	uxtb	r3, r3
 8003556:	005b      	lsls	r3, r3, #1
 8003558:	2103      	movs	r1, #3
 800355a:	fa01 f303 	lsl.w	r3, r1, r3
 800355e:	43db      	mvns	r3, r3
 8003560:	401a      	ands	r2, r3
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003566:	6a3b      	ldr	r3, [r7, #32]
 8003568:	fa93 f3a3 	rbit	r3, r3
 800356c:	61fb      	str	r3, [r7, #28]
  return result;
 800356e:	69fb      	ldr	r3, [r7, #28]
 8003570:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003574:	2b00      	cmp	r3, #0
 8003576:	d101      	bne.n	800357c <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8003578:	2320      	movs	r3, #32
 800357a:	e003      	b.n	8003584 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	fab3 f383 	clz	r3, r3
 8003582:	b2db      	uxtb	r3, r3
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	6879      	ldr	r1, [r7, #4]
 8003588:	fa01 f303 	lsl.w	r3, r1, r3
 800358c:	431a      	orrs	r2, r3
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	60da      	str	r2, [r3, #12]
}
 8003592:	bf00      	nop
 8003594:	372c      	adds	r7, #44	; 0x2c
 8003596:	46bd      	mov	sp, r7
 8003598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359c:	4770      	bx	lr

0800359e <LL_GPIO_SetAFPin_0_7>:
{
 800359e:	b480      	push	{r7}
 80035a0:	b08b      	sub	sp, #44	; 0x2c
 80035a2:	af00      	add	r7, sp, #0
 80035a4:	60f8      	str	r0, [r7, #12]
 80035a6:	60b9      	str	r1, [r7, #8]
 80035a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	6a1a      	ldr	r2, [r3, #32]
 80035ae:	68bb      	ldr	r3, [r7, #8]
 80035b0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b2:	697b      	ldr	r3, [r7, #20]
 80035b4:	fa93 f3a3 	rbit	r3, r3
 80035b8:	613b      	str	r3, [r7, #16]
  return result;
 80035ba:	693b      	ldr	r3, [r7, #16]
 80035bc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80035be:	69bb      	ldr	r3, [r7, #24]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d101      	bne.n	80035c8 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80035c4:	2320      	movs	r3, #32
 80035c6:	e003      	b.n	80035d0 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80035c8:	69bb      	ldr	r3, [r7, #24]
 80035ca:	fab3 f383 	clz	r3, r3
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	009b      	lsls	r3, r3, #2
 80035d2:	210f      	movs	r1, #15
 80035d4:	fa01 f303 	lsl.w	r3, r1, r3
 80035d8:	43db      	mvns	r3, r3
 80035da:	401a      	ands	r2, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e0:	6a3b      	ldr	r3, [r7, #32]
 80035e2:	fa93 f3a3 	rbit	r3, r3
 80035e6:	61fb      	str	r3, [r7, #28]
  return result;
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80035ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80035f2:	2320      	movs	r3, #32
 80035f4:	e003      	b.n	80035fe <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80035f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035f8:	fab3 f383 	clz	r3, r3
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	009b      	lsls	r3, r3, #2
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	fa01 f303 	lsl.w	r3, r1, r3
 8003606:	431a      	orrs	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	621a      	str	r2, [r3, #32]
}
 800360c:	bf00      	nop
 800360e:	372c      	adds	r7, #44	; 0x2c
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <LL_GPIO_SetAFPin_8_15>:
{
 8003618:	b480      	push	{r7}
 800361a:	b08b      	sub	sp, #44	; 0x2c
 800361c:	af00      	add	r7, sp, #0
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	60b9      	str	r1, [r7, #8]
 8003622:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	0a1b      	lsrs	r3, r3, #8
 800362c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	fa93 f3a3 	rbit	r3, r3
 8003634:	613b      	str	r3, [r7, #16]
  return result;
 8003636:	693b      	ldr	r3, [r7, #16]
 8003638:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d101      	bne.n	8003644 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8003640:	2320      	movs	r3, #32
 8003642:	e003      	b.n	800364c <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8003644:	69bb      	ldr	r3, [r7, #24]
 8003646:	fab3 f383 	clz	r3, r3
 800364a:	b2db      	uxtb	r3, r3
 800364c:	009b      	lsls	r3, r3, #2
 800364e:	210f      	movs	r1, #15
 8003650:	fa01 f303 	lsl.w	r3, r1, r3
 8003654:	43db      	mvns	r3, r3
 8003656:	401a      	ands	r2, r3
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	0a1b      	lsrs	r3, r3, #8
 800365c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800365e:	6a3b      	ldr	r3, [r7, #32]
 8003660:	fa93 f3a3 	rbit	r3, r3
 8003664:	61fb      	str	r3, [r7, #28]
  return result;
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800366a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800366c:	2b00      	cmp	r3, #0
 800366e:	d101      	bne.n	8003674 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8003670:	2320      	movs	r3, #32
 8003672:	e003      	b.n	800367c <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8003674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003676:	fab3 f383 	clz	r3, r3
 800367a:	b2db      	uxtb	r3, r3
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	6879      	ldr	r1, [r7, #4]
 8003680:	fa01 f303 	lsl.w	r3, r1, r3
 8003684:	431a      	orrs	r2, r3
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	625a      	str	r2, [r3, #36]	; 0x24
}
 800368a:	bf00      	nop
 800368c:	372c      	adds	r7, #44	; 0x2c
 800368e:	46bd      	mov	sp, r7
 8003690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003694:	4770      	bx	lr

08003696 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b088      	sub	sp, #32
 800369a:	af00      	add	r7, sp, #0
 800369c:	6078      	str	r0, [r7, #4]
 800369e:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036a6:	693b      	ldr	r3, [r7, #16]
 80036a8:	fa93 f3a3 	rbit	r3, r3
 80036ac:	60fb      	str	r3, [r7, #12]
  return result;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d101      	bne.n	80036bc <LL_GPIO_Init+0x26>
    return 32U;
 80036b8:	2320      	movs	r3, #32
 80036ba:	e003      	b.n	80036c4 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	fab3 f383 	clz	r3, r3
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80036c6:	e048      	b.n	800375a <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	681a      	ldr	r2, [r3, #0]
 80036cc:	2101      	movs	r1, #1
 80036ce:	69fb      	ldr	r3, [r7, #28]
 80036d0:	fa01 f303 	lsl.w	r3, r1, r3
 80036d4:	4013      	ands	r3, r2
 80036d6:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80036d8:	69bb      	ldr	r3, [r7, #24]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d03a      	beq.n	8003754 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	d003      	beq.n	80036ee <LL_GPIO_Init+0x58>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d10e      	bne.n	800370c <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	689b      	ldr	r3, [r3, #8]
 80036f2:	461a      	mov	r2, r3
 80036f4:	69b9      	ldr	r1, [r7, #24]
 80036f6:	6878      	ldr	r0, [r7, #4]
 80036f8:	f7ff fed7 	bl	80034aa <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	6819      	ldr	r1, [r3, #0]
 8003700:	683b      	ldr	r3, [r7, #0]
 8003702:	68db      	ldr	r3, [r3, #12]
 8003704:	461a      	mov	r2, r3
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7ff feb7 	bl	800347a <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	691b      	ldr	r3, [r3, #16]
 8003710:	461a      	mov	r2, r3
 8003712:	69b9      	ldr	r1, [r7, #24]
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f7ff ff05 	bl	8003524 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	2b02      	cmp	r3, #2
 8003720:	d111      	bne.n	8003746 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	2bff      	cmp	r3, #255	; 0xff
 8003726:	d807      	bhi.n	8003738 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	461a      	mov	r2, r3
 800372e:	69b9      	ldr	r1, [r7, #24]
 8003730:	6878      	ldr	r0, [r7, #4]
 8003732:	f7ff ff34 	bl	800359e <LL_GPIO_SetAFPin_0_7>
 8003736:	e006      	b.n	8003746 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	461a      	mov	r2, r3
 800373e:	69b9      	ldr	r1, [r7, #24]
 8003740:	6878      	ldr	r0, [r7, #4]
 8003742:	f7ff ff69 	bl	8003618 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	461a      	mov	r2, r3
 800374c:	69b9      	ldr	r1, [r7, #24]
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f7ff fe56 	bl	8003400 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	3301      	adds	r3, #1
 8003758:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	69fb      	ldr	r3, [r7, #28]
 8003760:	fa22 f303 	lsr.w	r3, r2, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d1af      	bne.n	80036c8 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8003768:	2300      	movs	r3, #0
}
 800376a:	4618      	mov	r0, r3
 800376c:	3720      	adds	r7, #32
 800376e:	46bd      	mov	sp, r7
 8003770:	bd80      	pop	{r7, pc}
	...

08003774 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8003778:	4b07      	ldr	r3, [pc, #28]	; (8003798 <LL_RCC_HSI_IsReady+0x24>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003780:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003784:	d101      	bne.n	800378a <LL_RCC_HSI_IsReady+0x16>
 8003786:	2301      	movs	r3, #1
 8003788:	e000      	b.n	800378c <LL_RCC_HSI_IsReady+0x18>
 800378a:	2300      	movs	r3, #0
}
 800378c:	4618      	mov	r0, r3
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	40021000 	.word	0x40021000

0800379c <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80037a0:	4b07      	ldr	r3, [pc, #28]	; (80037c0 <LL_RCC_LSE_IsReady+0x24>)
 80037a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b02      	cmp	r3, #2
 80037ac:	d101      	bne.n	80037b2 <LL_RCC_LSE_IsReady+0x16>
 80037ae:	2301      	movs	r3, #1
 80037b0:	e000      	b.n	80037b4 <LL_RCC_LSE_IsReady+0x18>
 80037b2:	2300      	movs	r3, #0
}
 80037b4:	4618      	mov	r0, r3
 80037b6:	46bd      	mov	sp, r7
 80037b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	40021000 	.word	0x40021000

080037c4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80037c4:	b480      	push	{r7}
 80037c6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80037c8:	4b04      	ldr	r3, [pc, #16]	; (80037dc <LL_RCC_GetSysClkSource+0x18>)
 80037ca:	689b      	ldr	r3, [r3, #8]
 80037cc:	f003 030c 	and.w	r3, r3, #12
}
 80037d0:	4618      	mov	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40021000 	.word	0x40021000

080037e0 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80037e4:	4b04      	ldr	r3, [pc, #16]	; (80037f8 <LL_RCC_GetAHBPrescaler+0x18>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80037ec:	4618      	mov	r0, r3
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	40021000 	.word	0x40021000

080037fc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80037fc:	b480      	push	{r7}
 80037fe:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003800:	4b04      	ldr	r3, [pc, #16]	; (8003814 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003808:	4618      	mov	r0, r3
 800380a:	46bd      	mov	sp, r7
 800380c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003810:	4770      	bx	lr
 8003812:	bf00      	nop
 8003814:	40021000 	.word	0x40021000

08003818 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003818:	b480      	push	{r7}
 800381a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800381c:	4b04      	ldr	r3, [pc, #16]	; (8003830 <LL_RCC_GetAPB2Prescaler+0x18>)
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003824:	4618      	mov	r0, r3
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	40021000 	.word	0x40021000

08003834 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 800383c:	4b06      	ldr	r3, [pc, #24]	; (8003858 <LL_RCC_GetUSARTClockSource+0x24>)
 800383e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	401a      	ands	r2, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	041b      	lsls	r3, r3, #16
 800384a:	4313      	orrs	r3, r2
}
 800384c:	4618      	mov	r0, r3
 800384e:	370c      	adds	r7, #12
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	40021000 	.word	0x40021000

0800385c <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART5_CLKSOURCE_LSE (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8003864:	4b06      	ldr	r3, [pc, #24]	; (8003880 <LL_RCC_GetUARTClockSource+0x24>)
 8003866:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	401a      	ands	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	041b      	lsls	r3, r3, #16
 8003872:	4313      	orrs	r3, r2
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr
 8003880:	40021000 	.word	0x40021000

08003884 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003888:	4b04      	ldr	r3, [pc, #16]	; (800389c <LL_RCC_PLL_GetMainSource+0x18>)
 800388a:	68db      	ldr	r3, [r3, #12]
 800388c:	f003 0303 	and.w	r3, r3, #3
}
 8003890:	4618      	mov	r0, r3
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	40021000 	.word	0x40021000

080038a0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between Min_Data = 8 and Max_Data = 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80038a4:	4b04      	ldr	r3, [pc, #16]	; (80038b8 <LL_RCC_PLL_GetN+0x18>)
 80038a6:	68db      	ldr	r3, [r3, #12]
 80038a8:	0a1b      	lsrs	r3, r3, #8
 80038aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr
 80038b8:	40021000 	.word	0x40021000

080038bc <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_4
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80038c0:	4b04      	ldr	r3, [pc, #16]	; (80038d4 <LL_RCC_PLL_GetR+0x18>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 80038c8:	4618      	mov	r0, r3
 80038ca:	46bd      	mov	sp, r7
 80038cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	40021000 	.word	0x40021000

080038d8 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_14
  *         @arg @ref LL_RCC_PLLM_DIV_15
  *         @arg @ref LL_RCC_PLLM_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80038dc:	4b04      	ldr	r3, [pc, #16]	; (80038f0 <LL_RCC_PLL_GetDivider+0x18>)
 80038de:	68db      	ldr	r3, [r3, #12]
 80038e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80038e4:	4618      	mov	r0, r3
 80038e6:	46bd      	mov	sp, r7
 80038e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000

080038f4 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80038fc:	2300      	movs	r3, #0
 80038fe:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2b03      	cmp	r3, #3
 8003904:	d132      	bne.n	800396c <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f7ff ff94 	bl	8003834 <LL_RCC_GetUSARTClockSource>
 800390c:	4603      	mov	r3, r0
 800390e:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003912:	d016      	beq.n	8003942 <LL_RCC_GetUSARTClockFreq+0x4e>
 8003914:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003918:	d81c      	bhi.n	8003954 <LL_RCC_GetUSARTClockFreq+0x60>
 800391a:	4a52      	ldr	r2, [pc, #328]	; (8003a64 <LL_RCC_GetUSARTClockFreq+0x170>)
 800391c:	4293      	cmp	r3, r2
 800391e:	d003      	beq.n	8003928 <LL_RCC_GetUSARTClockFreq+0x34>
 8003920:	4a51      	ldr	r2, [pc, #324]	; (8003a68 <LL_RCC_GetUSARTClockFreq+0x174>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d004      	beq.n	8003930 <LL_RCC_GetUSARTClockFreq+0x3c>
 8003926:	e015      	b.n	8003954 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003928:	f000 f934 	bl	8003b94 <RCC_GetSystemClockFreq>
 800392c:	60f8      	str	r0, [r7, #12]
        break;
 800392e:	e094      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003930:	f7ff ff20 	bl	8003774 <LL_RCC_HSI_IsReady>
 8003934:	4603      	mov	r3, r0
 8003936:	2b00      	cmp	r3, #0
 8003938:	f000 8082 	beq.w	8003a40 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 800393c:	4b4b      	ldr	r3, [pc, #300]	; (8003a6c <LL_RCC_GetUSARTClockFreq+0x178>)
 800393e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003940:	e07e      	b.n	8003a40 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003942:	f7ff ff2b 	bl	800379c <LL_RCC_LSE_IsReady>
 8003946:	4603      	mov	r3, r0
 8003948:	2b00      	cmp	r3, #0
 800394a:	d07b      	beq.n	8003a44 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 800394c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003950:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003952:	e077      	b.n	8003a44 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003954:	f000 f91e 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003958:	4603      	mov	r3, r0
 800395a:	4618      	mov	r0, r3
 800395c:	f000 f940 	bl	8003be0 <RCC_GetHCLKClockFreq>
 8003960:	4603      	mov	r3, r0
 8003962:	4618      	mov	r0, r3
 8003964:	f000 f96a 	bl	8003c3c <RCC_GetPCLK2ClockFreq>
 8003968:	60f8      	str	r0, [r7, #12]
        break;
 800396a:	e076      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2b0c      	cmp	r3, #12
 8003970:	d131      	bne.n	80039d6 <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f7ff ff5e 	bl	8003834 <LL_RCC_GetUSARTClockSource>
 8003978:	4603      	mov	r3, r0
 800397a:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 800397e:	d015      	beq.n	80039ac <LL_RCC_GetUSARTClockFreq+0xb8>
 8003980:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8003984:	d81b      	bhi.n	80039be <LL_RCC_GetUSARTClockFreq+0xca>
 8003986:	4a3a      	ldr	r2, [pc, #232]	; (8003a70 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8003988:	4293      	cmp	r3, r2
 800398a:	d003      	beq.n	8003994 <LL_RCC_GetUSARTClockFreq+0xa0>
 800398c:	4a39      	ldr	r2, [pc, #228]	; (8003a74 <LL_RCC_GetUSARTClockFreq+0x180>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d004      	beq.n	800399c <LL_RCC_GetUSARTClockFreq+0xa8>
 8003992:	e014      	b.n	80039be <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003994:	f000 f8fe 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003998:	60f8      	str	r0, [r7, #12]
        break;
 800399a:	e05e      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 800399c:	f7ff feea 	bl	8003774 <LL_RCC_HSI_IsReady>
 80039a0:	4603      	mov	r3, r0
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d050      	beq.n	8003a48 <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 80039a6:	4b31      	ldr	r3, [pc, #196]	; (8003a6c <LL_RCC_GetUSARTClockFreq+0x178>)
 80039a8:	60fb      	str	r3, [r7, #12]
        }
        break;
 80039aa:	e04d      	b.n	8003a48 <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 80039ac:	f7ff fef6 	bl	800379c <LL_RCC_LSE_IsReady>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d04a      	beq.n	8003a4c <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 80039b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ba:	60fb      	str	r3, [r7, #12]
        }
        break;
 80039bc:	e046      	b.n	8003a4c <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80039be:	f000 f8e9 	bl	8003b94 <RCC_GetSystemClockFreq>
 80039c2:	4603      	mov	r3, r0
 80039c4:	4618      	mov	r0, r3
 80039c6:	f000 f90b 	bl	8003be0 <RCC_GetHCLKClockFreq>
 80039ca:	4603      	mov	r3, r0
 80039cc:	4618      	mov	r0, r3
 80039ce:	f000 f91f 	bl	8003c10 <RCC_GetPCLK1ClockFreq>
 80039d2:	60f8      	str	r0, [r7, #12]
        break;
 80039d4:	e041      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b30      	cmp	r3, #48	; 0x30
 80039da:	d139      	bne.n	8003a50 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ff29 	bl	8003834 <LL_RCC_GetUSARTClockSource>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80039e8:	d015      	beq.n	8003a16 <LL_RCC_GetUSARTClockFreq+0x122>
 80039ea:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80039ee:	d81b      	bhi.n	8003a28 <LL_RCC_GetUSARTClockFreq+0x134>
 80039f0:	4a21      	ldr	r2, [pc, #132]	; (8003a78 <LL_RCC_GetUSARTClockFreq+0x184>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d003      	beq.n	80039fe <LL_RCC_GetUSARTClockFreq+0x10a>
 80039f6:	4a21      	ldr	r2, [pc, #132]	; (8003a7c <LL_RCC_GetUSARTClockFreq+0x188>)
 80039f8:	4293      	cmp	r3, r2
 80039fa:	d004      	beq.n	8003a06 <LL_RCC_GetUSARTClockFreq+0x112>
 80039fc:	e014      	b.n	8003a28 <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 80039fe:	f000 f8c9 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003a02:	60f8      	str	r0, [r7, #12]
          break;
 8003a04:	e029      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8003a06:	f7ff feb5 	bl	8003774 <LL_RCC_HSI_IsReady>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d021      	beq.n	8003a54 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8003a10:	4b16      	ldr	r3, [pc, #88]	; (8003a6c <LL_RCC_GetUSARTClockFreq+0x178>)
 8003a12:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003a14:	e01e      	b.n	8003a54 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8003a16:	f7ff fec1 	bl	800379c <LL_RCC_LSE_IsReady>
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d01b      	beq.n	8003a58 <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8003a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003a24:	60fb      	str	r3, [r7, #12]
          }
          break;
 8003a26:	e017      	b.n	8003a58 <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003a28:	f000 f8b4 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	4618      	mov	r0, r3
 8003a30:	f000 f8d6 	bl	8003be0 <RCC_GetHCLKClockFreq>
 8003a34:	4603      	mov	r3, r0
 8003a36:	4618      	mov	r0, r3
 8003a38:	f000 f8ea 	bl	8003c10 <RCC_GetPCLK1ClockFreq>
 8003a3c:	60f8      	str	r0, [r7, #12]
          break;
 8003a3e:	e00c      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003a40:	bf00      	nop
 8003a42:	e00a      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003a44:	bf00      	nop
 8003a46:	e008      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003a48:	bf00      	nop
 8003a4a:	e006      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8003a4c:	bf00      	nop
 8003a4e:	e004      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8003a50:	bf00      	nop
 8003a52:	e002      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8003a54:	bf00      	nop
 8003a56:	e000      	b.n	8003a5a <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8003a58:	bf00      	nop
  }
  return usart_frequency;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
}
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	3710      	adds	r7, #16
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bd80      	pop	{r7, pc}
 8003a64:	00030001 	.word	0x00030001
 8003a68:	00030002 	.word	0x00030002
 8003a6c:	00f42400 	.word	0x00f42400
 8003a70:	000c0004 	.word	0x000c0004
 8003a74:	000c0008 	.word	0x000c0008
 8003a78:	00300010 	.word	0x00300010
 8003a7c:	00300020 	.word	0x00300020

08003a80 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2bc0      	cmp	r3, #192	; 0xc0
 8003a90:	d131      	bne.n	8003af6 <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003a92:	6878      	ldr	r0, [r7, #4]
 8003a94:	f7ff fee2 	bl	800385c <LL_RCC_GetUARTClockSource>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8003a9e:	d015      	beq.n	8003acc <LL_RCC_GetUARTClockFreq+0x4c>
 8003aa0:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8003aa4:	d81b      	bhi.n	8003ade <LL_RCC_GetUARTClockFreq+0x5e>
 8003aa6:	4a36      	ldr	r2, [pc, #216]	; (8003b80 <LL_RCC_GetUARTClockFreq+0x100>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d003      	beq.n	8003ab4 <LL_RCC_GetUARTClockFreq+0x34>
 8003aac:	4a35      	ldr	r2, [pc, #212]	; (8003b84 <LL_RCC_GetUARTClockFreq+0x104>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d004      	beq.n	8003abc <LL_RCC_GetUARTClockFreq+0x3c>
 8003ab2:	e014      	b.n	8003ade <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003ab4:	f000 f86e 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003ab8:	60f8      	str	r0, [r7, #12]
        break;
 8003aba:	e021      	b.n	8003b00 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003abc:	f7ff fe5a 	bl	8003774 <LL_RCC_HSI_IsReady>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d019      	beq.n	8003afa <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8003ac6:	4b30      	ldr	r3, [pc, #192]	; (8003b88 <LL_RCC_GetUARTClockFreq+0x108>)
 8003ac8:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003aca:	e016      	b.n	8003afa <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003acc:	f7ff fe66 	bl	800379c <LL_RCC_LSE_IsReady>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d013      	beq.n	8003afe <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8003ad6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ada:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003adc:	e00f      	b.n	8003afe <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003ade:	f000 f859 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	4618      	mov	r0, r3
 8003ae6:	f000 f87b 	bl	8003be0 <RCC_GetHCLKClockFreq>
 8003aea:	4603      	mov	r3, r0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 f88f 	bl	8003c10 <RCC_GetPCLK1ClockFreq>
 8003af2:	60f8      	str	r0, [r7, #12]
        break;
 8003af4:	e004      	b.n	8003b00 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8003af6:	bf00      	nop
 8003af8:	e002      	b.n	8003b00 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8003afa:	bf00      	nop
 8003afc:	e000      	b.n	8003b00 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8003afe:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003b06:	d131      	bne.n	8003b6c <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8003b08:	6878      	ldr	r0, [r7, #4]
 8003b0a:	f7ff fea7 	bl	800385c <LL_RCC_GetUARTClockSource>
 8003b0e:	4603      	mov	r3, r0
 8003b10:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003b14:	d015      	beq.n	8003b42 <LL_RCC_GetUARTClockFreq+0xc2>
 8003b16:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8003b1a:	d81b      	bhi.n	8003b54 <LL_RCC_GetUARTClockFreq+0xd4>
 8003b1c:	4a1b      	ldr	r2, [pc, #108]	; (8003b8c <LL_RCC_GetUARTClockFreq+0x10c>)
 8003b1e:	4293      	cmp	r3, r2
 8003b20:	d003      	beq.n	8003b2a <LL_RCC_GetUARTClockFreq+0xaa>
 8003b22:	4a1b      	ldr	r2, [pc, #108]	; (8003b90 <LL_RCC_GetUARTClockFreq+0x110>)
 8003b24:	4293      	cmp	r3, r2
 8003b26:	d004      	beq.n	8003b32 <LL_RCC_GetUARTClockFreq+0xb2>
 8003b28:	e014      	b.n	8003b54 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8003b2a:	f000 f833 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003b2e:	60f8      	str	r0, [r7, #12]
        break;
 8003b30:	e021      	b.n	8003b76 <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8003b32:	f7ff fe1f 	bl	8003774 <LL_RCC_HSI_IsReady>
 8003b36:	4603      	mov	r3, r0
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d019      	beq.n	8003b70 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8003b3c:	4b12      	ldr	r3, [pc, #72]	; (8003b88 <LL_RCC_GetUARTClockFreq+0x108>)
 8003b3e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003b40:	e016      	b.n	8003b70 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8003b42:	f7ff fe2b 	bl	800379c <LL_RCC_LSE_IsReady>
 8003b46:	4603      	mov	r3, r0
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d013      	beq.n	8003b74 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8003b4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003b50:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003b52:	e00f      	b.n	8003b74 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003b54:	f000 f81e 	bl	8003b94 <RCC_GetSystemClockFreq>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	f000 f840 	bl	8003be0 <RCC_GetHCLKClockFreq>
 8003b60:	4603      	mov	r3, r0
 8003b62:	4618      	mov	r0, r3
 8003b64:	f000 f854 	bl	8003c10 <RCC_GetPCLK1ClockFreq>
 8003b68:	60f8      	str	r0, [r7, #12]
        break;
 8003b6a:	e004      	b.n	8003b76 <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8003b6c:	bf00      	nop
 8003b6e:	e002      	b.n	8003b76 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8003b70:	bf00      	nop
 8003b72:	e000      	b.n	8003b76 <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8003b74:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8003b76:	68fb      	ldr	r3, [r7, #12]
}
 8003b78:	4618      	mov	r0, r3
 8003b7a:	3710      	adds	r7, #16
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bd80      	pop	{r7, pc}
 8003b80:	00c00040 	.word	0x00c00040
 8003b84:	00c00080 	.word	0x00c00080
 8003b88:	00f42400 	.word	0x00f42400
 8003b8c:	03000100 	.word	0x03000100
 8003b90:	03000200 	.word	0x03000200

08003b94 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b082      	sub	sp, #8
 8003b98:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003b9a:	f7ff fe13 	bl	80037c4 <LL_RCC_GetSysClkSource>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b0c      	cmp	r3, #12
 8003ba2:	d00c      	beq.n	8003bbe <RCC_GetSystemClockFreq+0x2a>
 8003ba4:	2b0c      	cmp	r3, #12
 8003ba6:	d80e      	bhi.n	8003bc6 <RCC_GetSystemClockFreq+0x32>
 8003ba8:	2b04      	cmp	r3, #4
 8003baa:	d002      	beq.n	8003bb2 <RCC_GetSystemClockFreq+0x1e>
 8003bac:	2b08      	cmp	r3, #8
 8003bae:	d003      	beq.n	8003bb8 <RCC_GetSystemClockFreq+0x24>
 8003bb0:	e009      	b.n	8003bc6 <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003bb2:	4b09      	ldr	r3, [pc, #36]	; (8003bd8 <RCC_GetSystemClockFreq+0x44>)
 8003bb4:	607b      	str	r3, [r7, #4]
      break;
 8003bb6:	e009      	b.n	8003bcc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003bb8:	4b08      	ldr	r3, [pc, #32]	; (8003bdc <RCC_GetSystemClockFreq+0x48>)
 8003bba:	607b      	str	r3, [r7, #4]
      break;
 8003bbc:	e006      	b.n	8003bcc <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003bbe:	f000 f853 	bl	8003c68 <RCC_PLL_GetFreqDomain_SYS>
 8003bc2:	6078      	str	r0, [r7, #4]
      break;
 8003bc4:	e002      	b.n	8003bcc <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8003bc6:	4b04      	ldr	r3, [pc, #16]	; (8003bd8 <RCC_GetSystemClockFreq+0x44>)
 8003bc8:	607b      	str	r3, [r7, #4]
      break;
 8003bca:	bf00      	nop
  }

  return frequency;
 8003bcc:	687b      	ldr	r3, [r7, #4]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3708      	adds	r7, #8
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	00f42400 	.word	0x00f42400
 8003bdc:	007a1200 	.word	0x007a1200

08003be0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b082      	sub	sp, #8
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003be8:	f7ff fdfa 	bl	80037e0 <LL_RCC_GetAHBPrescaler>
 8003bec:	4603      	mov	r3, r0
 8003bee:	091b      	lsrs	r3, r3, #4
 8003bf0:	f003 030f 	and.w	r3, r3, #15
 8003bf4:	4a05      	ldr	r2, [pc, #20]	; (8003c0c <RCC_GetHCLKClockFreq+0x2c>)
 8003bf6:	5cd3      	ldrb	r3, [r2, r3]
 8003bf8:	f003 031f 	and.w	r3, r3, #31
 8003bfc:	687a      	ldr	r2, [r7, #4]
 8003bfe:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3708      	adds	r7, #8
 8003c06:	46bd      	mov	sp, r7
 8003c08:	bd80      	pop	{r7, pc}
 8003c0a:	bf00      	nop
 8003c0c:	080090c8 	.word	0x080090c8

08003c10 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003c18:	f7ff fdf0 	bl	80037fc <LL_RCC_GetAPB1Prescaler>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	0a1b      	lsrs	r3, r3, #8
 8003c20:	4a05      	ldr	r2, [pc, #20]	; (8003c38 <RCC_GetPCLK1ClockFreq+0x28>)
 8003c22:	5cd3      	ldrb	r3, [r2, r3]
 8003c24:	f003 031f 	and.w	r3, r3, #31
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	080090d8 	.word	0x080090d8

08003c3c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003c44:	f7ff fde8 	bl	8003818 <LL_RCC_GetAPB2Prescaler>
 8003c48:	4603      	mov	r3, r0
 8003c4a:	0adb      	lsrs	r3, r3, #11
 8003c4c:	4a05      	ldr	r2, [pc, #20]	; (8003c64 <RCC_GetPCLK2ClockFreq+0x28>)
 8003c4e:	5cd3      	ldrb	r3, [r2, r3]
 8003c50:	f003 031f 	and.w	r3, r3, #31
 8003c54:	687a      	ldr	r2, [r7, #4]
 8003c56:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3708      	adds	r7, #8
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	080090d8 	.word	0x080090d8

08003c68 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003c68:	b590      	push	{r4, r7, lr}
 8003c6a:	b083      	sub	sp, #12
 8003c6c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003c6e:	f7ff fe09 	bl	8003884 <LL_RCC_PLL_GetMainSource>
 8003c72:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	2b02      	cmp	r3, #2
 8003c78:	d003      	beq.n	8003c82 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d003      	beq.n	8003c88 <RCC_PLL_GetFreqDomain_SYS+0x20>
 8003c80:	e005      	b.n	8003c8e <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8003c82:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003c84:	607b      	str	r3, [r7, #4]
      break;
 8003c86:	e005      	b.n	8003c94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003c88:	4b10      	ldr	r3, [pc, #64]	; (8003ccc <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8003c8a:	607b      	str	r3, [r7, #4]
      break;
 8003c8c:	e002      	b.n	8003c94 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8003c8e:	4b0e      	ldr	r3, [pc, #56]	; (8003cc8 <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8003c90:	607b      	str	r3, [r7, #4]
      break;
 8003c92:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003c94:	f7ff fe04 	bl	80038a0 <LL_RCC_PLL_GetN>
 8003c98:	4602      	mov	r2, r0
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	fb03 f402 	mul.w	r4, r3, r2
 8003ca0:	f7ff fe1a 	bl	80038d8 <LL_RCC_PLL_GetDivider>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	091b      	lsrs	r3, r3, #4
 8003ca8:	3301      	adds	r3, #1
 8003caa:	fbb4 f4f3 	udiv	r4, r4, r3
 8003cae:	f7ff fe05 	bl	80038bc <LL_RCC_PLL_GetR>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	0e5b      	lsrs	r3, r3, #25
 8003cb6:	3301      	adds	r3, #1
 8003cb8:	005b      	lsls	r3, r3, #1
 8003cba:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd90      	pop	{r4, r7, pc}
 8003cc6:	bf00      	nop
 8003cc8:	00f42400 	.word	0x00f42400
 8003ccc:	007a1200 	.word	0x007a1200

08003cd0 <LL_APB1_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <LL_APB1_GRP1_ForceReset+0x20>)
 8003cda:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003cdc:	4904      	ldr	r1, [pc, #16]	; (8003cf0 <LL_APB1_GRP1_ForceReset+0x20>)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr
 8003cf0:	40021000 	.word	0x40021000

08003cf4 <LL_APB1_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003cf4:	b480      	push	{r7}
 8003cf6:	b083      	sub	sp, #12
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8003cfc:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003cfe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	43db      	mvns	r3, r3
 8003d04:	4904      	ldr	r1, [pc, #16]	; (8003d18 <LL_APB1_GRP1_ReleaseReset+0x24>)
 8003d06:	4013      	ands	r3, r2
 8003d08:	638b      	str	r3, [r1, #56]	; 0x38
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr
 8003d16:	bf00      	nop
 8003d18:	40021000 	.word	0x40021000

08003d1c <LL_APB2_GRP1_ForceReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b083      	sub	sp, #12
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8003d24:	4b05      	ldr	r3, [pc, #20]	; (8003d3c <LL_APB2_GRP1_ForceReset+0x20>)
 8003d26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d28:	4904      	ldr	r1, [pc, #16]	; (8003d3c <LL_APB2_GRP1_ForceReset+0x20>)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	640b      	str	r3, [r1, #64]	; 0x40
}
 8003d30:	bf00      	nop
 8003d32:	370c      	adds	r7, #12
 8003d34:	46bd      	mov	sp, r7
 8003d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d3a:	4770      	bx	lr
 8003d3c:	40021000 	.word	0x40021000

08003d40 <LL_APB2_GRP1_ReleaseReset>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b083      	sub	sp, #12
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8003d48:	4b06      	ldr	r3, [pc, #24]	; (8003d64 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8003d4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	43db      	mvns	r3, r3
 8003d50:	4904      	ldr	r1, [pc, #16]	; (8003d64 <LL_APB2_GRP1_ReleaseReset+0x24>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	640b      	str	r3, [r1, #64]	; 0x40
}
 8003d56:	bf00      	nop
 8003d58:	370c      	adds	r7, #12
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	40021000 	.word	0x40021000

08003d68 <LL_SPI_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: SPI registers are de-initialized
  *          - ERROR: SPI registers are not de-initialized
  */
ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  ErrorStatus status = ERROR;
 8003d70:	2301      	movs	r3, #1
 8003d72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(SPIx));

#if defined(SPI1)
  if (SPIx == SPI1)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a1e      	ldr	r2, [pc, #120]	; (8003df0 <LL_SPI_DeInit+0x88>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d109      	bne.n	8003d90 <LL_SPI_DeInit+0x28>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI1);
 8003d7c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003d80:	f7ff ffcc 	bl	8003d1c <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI1);
 8003d84:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003d88:	f7ff ffda 	bl	8003d40 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI1 */
#if defined(SPI2)
  if (SPIx == SPI2)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	4a18      	ldr	r2, [pc, #96]	; (8003df4 <LL_SPI_DeInit+0x8c>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d109      	bne.n	8003dac <LL_SPI_DeInit+0x44>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI2);
 8003d98:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003d9c:	f7ff ff98 	bl	8003cd0 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI2);
 8003da0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003da4:	f7ff ffa6 	bl	8003cf4 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003da8:	2300      	movs	r3, #0
 8003daa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI2 */
#if defined(SPI3)
  if (SPIx == SPI3)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a12      	ldr	r2, [pc, #72]	; (8003df8 <LL_SPI_DeInit+0x90>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d109      	bne.n	8003dc8 <LL_SPI_DeInit+0x60>
  {
    /* Force reset of SPI clock */
    LL_APB1_GRP1_ForceReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003db4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003db8:	f7ff ff8a 	bl	8003cd0 <LL_APB1_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB1_GRP1_ReleaseReset(LL_APB1_GRP1_PERIPH_SPI3);
 8003dbc:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003dc0:	f7ff ff98 	bl	8003cf4 <LL_APB1_GRP1_ReleaseReset>

    status = SUCCESS;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI3 */
#if defined(SPI4)
  if (SPIx == SPI4)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	4a0c      	ldr	r2, [pc, #48]	; (8003dfc <LL_SPI_DeInit+0x94>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d109      	bne.n	8003de4 <LL_SPI_DeInit+0x7c>
  {
    /* Force reset of SPI clock */
    LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003dd0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003dd4:	f7ff ffa2 	bl	8003d1c <LL_APB2_GRP1_ForceReset>

    /* Release reset of SPI clock */
    LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_SPI4);
 8003dd8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003ddc:	f7ff ffb0 	bl	8003d40 <LL_APB2_GRP1_ReleaseReset>

    status = SUCCESS;
 8003de0:	2300      	movs	r3, #0
 8003de2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* SPI4 */

  return status;
 8003de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	40013000 	.word	0x40013000
 8003df4:	40003800 	.word	0x40003800
 8003df8:	40003c00 	.word	0x40003c00
 8003dfc:	40013c00 	.word	0x40013c00

08003e00 <LL_TIM_SetPrescaler>:
  * @param  TIMx Timer instance
  * @param  Prescaler between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
 8003e08:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	683a      	ldr	r2, [r7, #0]
 8003e0e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003e10:	bf00      	nop
 8003e12:	370c      	adds	r7, #12
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr

08003e1c <LL_TIM_SetAutoReload>:
  * @param  TIMx Timer instance
  * @param  AutoReload between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b083      	sub	sp, #12
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	683a      	ldr	r2, [r7, #0]
 8003e2a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003e2c:	bf00      	nop
 8003e2e:	370c      	adds	r7, #12
 8003e30:	46bd      	mov	sp, r7
 8003e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e36:	4770      	bx	lr

08003e38 <LL_TIM_SetRepetitionCounter>:
  * @param  TIMx Timer instance
  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	683a      	ldr	r2, [r7, #0]
 8003e62:	635a      	str	r2, [r3, #52]	; 0x34
}
 8003e64:	bf00      	nop
 8003e66:	370c      	adds	r7, #12
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr

08003e70 <LL_TIM_OC_SetCompareCH2>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
 8003e78:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003e80:	bf00      	nop
 8003e82:	370c      	adds	r7, #12
 8003e84:	46bd      	mov	sp, r7
 8003e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8a:	4770      	bx	lr

08003e8c <LL_TIM_OC_SetCompareCH3>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003e8c:	b480      	push	{r7}
 8003e8e:	b083      	sub	sp, #12
 8003e90:	af00      	add	r7, sp, #0
 8003e92:	6078      	str	r0, [r7, #4]
 8003e94:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	683a      	ldr	r2, [r7, #0]
 8003e9a:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea6:	4770      	bx	lr

08003ea8 <LL_TIM_OC_SetCompareCH4>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
 8003eb0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	683a      	ldr	r2, [r7, #0]
 8003eb6:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003eb8:	bf00      	nop
 8003eba:	370c      	adds	r7, #12
 8003ebc:	46bd      	mov	sp, r7
 8003ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec2:	4770      	bx	lr

08003ec4 <LL_TIM_OC_SetCompareCH5>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH5(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	b083      	sub	sp, #12
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	6078      	str	r0, [r7, #4]
 8003ecc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <LL_TIM_OC_SetCompareCH6>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH6(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
 8003eec:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	695b      	ldr	r3, [r3, #20]
 8003f0c:	f043 0201 	orr.w	r2, r3, #1
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	615a      	str	r2, [r3, #20]
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8003f20:	b580      	push	{r7, lr}
 8003f22:	b084      	sub	sp, #16
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	4a43      	ldr	r2, [pc, #268]	; (8004040 <LL_TIM_Init+0x120>)
 8003f34:	4293      	cmp	r3, r2
 8003f36:	d017      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3e:	d013      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a40      	ldr	r2, [pc, #256]	; (8004044 <LL_TIM_Init+0x124>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00f      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3f      	ldr	r2, [pc, #252]	; (8004048 <LL_TIM_Init+0x128>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00b      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3e      	ldr	r2, [pc, #248]	; (800404c <LL_TIM_Init+0x12c>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d007      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a3d      	ldr	r2, [pc, #244]	; (8004050 <LL_TIM_Init+0x130>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d003      	beq.n	8003f68 <LL_TIM_Init+0x48>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a3c      	ldr	r2, [pc, #240]	; (8004054 <LL_TIM_Init+0x134>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d106      	bne.n	8003f76 <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4313      	orrs	r3, r2
 8003f74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a31      	ldr	r2, [pc, #196]	; (8004040 <LL_TIM_Init+0x120>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d023      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f84:	d01f      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a2e      	ldr	r2, [pc, #184]	; (8004044 <LL_TIM_Init+0x124>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d01b      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a2d      	ldr	r2, [pc, #180]	; (8004048 <LL_TIM_Init+0x128>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d017      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a2c      	ldr	r2, [pc, #176]	; (800404c <LL_TIM_Init+0x12c>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d013      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	4a2b      	ldr	r2, [pc, #172]	; (8004050 <LL_TIM_Init+0x130>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d00f      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a2b      	ldr	r2, [pc, #172]	; (8004058 <LL_TIM_Init+0x138>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d00b      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a2a      	ldr	r2, [pc, #168]	; (800405c <LL_TIM_Init+0x13c>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d007      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	4a29      	ldr	r2, [pc, #164]	; (8004060 <LL_TIM_Init+0x140>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d003      	beq.n	8003fc6 <LL_TIM_Init+0xa6>
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	4a24      	ldr	r2, [pc, #144]	; (8004054 <LL_TIM_Init+0x134>)
 8003fc2:	4293      	cmp	r3, r2
 8003fc4:	d106      	bne.n	8003fd4 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	68fa      	ldr	r2, [r7, #12]
 8003fd8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	4619      	mov	r1, r3
 8003fe0:	6878      	ldr	r0, [r7, #4]
 8003fe2:	f7ff ff1b 	bl	8003e1c <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8003fe6:	683b      	ldr	r3, [r7, #0]
 8003fe8:	881b      	ldrh	r3, [r3, #0]
 8003fea:	4619      	mov	r1, r3
 8003fec:	6878      	ldr	r0, [r7, #4]
 8003fee:	f7ff ff07 	bl	8003e00 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a12      	ldr	r2, [pc, #72]	; (8004040 <LL_TIM_Init+0x120>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d013      	beq.n	8004022 <LL_TIM_Init+0x102>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a14      	ldr	r2, [pc, #80]	; (8004050 <LL_TIM_Init+0x130>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d00f      	beq.n	8004022 <LL_TIM_Init+0x102>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	4a14      	ldr	r2, [pc, #80]	; (8004058 <LL_TIM_Init+0x138>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d00b      	beq.n	8004022 <LL_TIM_Init+0x102>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	4a13      	ldr	r2, [pc, #76]	; (800405c <LL_TIM_Init+0x13c>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d007      	beq.n	8004022 <LL_TIM_Init+0x102>
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a12      	ldr	r2, [pc, #72]	; (8004060 <LL_TIM_Init+0x140>)
 8004016:	4293      	cmp	r3, r2
 8004018:	d003      	beq.n	8004022 <LL_TIM_Init+0x102>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	4a0d      	ldr	r2, [pc, #52]	; (8004054 <LL_TIM_Init+0x134>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d105      	bne.n	800402e <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	4619      	mov	r1, r3
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f7ff ff05 	bl	8003e38 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff ff66 	bl	8003f00 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40012c00 	.word	0x40012c00
 8004044:	40000400 	.word	0x40000400
 8004048:	40000800 	.word	0x40000800
 800404c:	40000c00 	.word	0x40000c00
 8004050:	40013400 	.word	0x40013400
 8004054:	40015000 	.word	0x40015000
 8004058:	40014000 	.word	0x40014000
 800405c:	40014400 	.word	0x40014400
 8004060:	40014800 	.word	0x40014800

08004064 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b086      	sub	sp, #24
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800407a:	d045      	beq.n	8004108 <LL_TIM_OC_Init+0xa4>
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004082:	d848      	bhi.n	8004116 <LL_TIM_OC_Init+0xb2>
 8004084:	68bb      	ldr	r3, [r7, #8]
 8004086:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800408a:	d036      	beq.n	80040fa <LL_TIM_OC_Init+0x96>
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004092:	d840      	bhi.n	8004116 <LL_TIM_OC_Init+0xb2>
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800409a:	d027      	beq.n	80040ec <LL_TIM_OC_Init+0x88>
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040a2:	d838      	bhi.n	8004116 <LL_TIM_OC_Init+0xb2>
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040aa:	d018      	beq.n	80040de <LL_TIM_OC_Init+0x7a>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040b2:	d830      	bhi.n	8004116 <LL_TIM_OC_Init+0xb2>
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d003      	beq.n	80040c2 <LL_TIM_OC_Init+0x5e>
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2b10      	cmp	r3, #16
 80040be:	d007      	beq.n	80040d0 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 80040c0:	e029      	b.n	8004116 <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f82d 	bl	8004124 <OC1Config>
 80040ca:	4603      	mov	r3, r0
 80040cc:	75fb      	strb	r3, [r7, #23]
      break;
 80040ce:	e023      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 80040d0:	6879      	ldr	r1, [r7, #4]
 80040d2:	68f8      	ldr	r0, [r7, #12]
 80040d4:	f000 f8ac 	bl	8004230 <OC2Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	75fb      	strb	r3, [r7, #23]
      break;
 80040dc:	e01c      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 80040de:	6879      	ldr	r1, [r7, #4]
 80040e0:	68f8      	ldr	r0, [r7, #12]
 80040e2:	f000 f92f 	bl	8004344 <OC3Config>
 80040e6:	4603      	mov	r3, r0
 80040e8:	75fb      	strb	r3, [r7, #23]
      break;
 80040ea:	e015      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 80040ec:	6879      	ldr	r1, [r7, #4]
 80040ee:	68f8      	ldr	r0, [r7, #12]
 80040f0:	f000 f9b2 	bl	8004458 <OC4Config>
 80040f4:	4603      	mov	r3, r0
 80040f6:	75fb      	strb	r3, [r7, #23]
      break;
 80040f8:	e00e      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 80040fa:	6879      	ldr	r1, [r7, #4]
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 fa35 	bl	800456c <OC5Config>
 8004102:	4603      	mov	r3, r0
 8004104:	75fb      	strb	r3, [r7, #23]
      break;
 8004106:	e007      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 8004108:	6879      	ldr	r1, [r7, #4]
 800410a:	68f8      	ldr	r0, [r7, #12]
 800410c:	f000 fa98 	bl	8004640 <OC6Config>
 8004110:	4603      	mov	r3, r0
 8004112:	75fb      	strb	r3, [r7, #23]
      break;
 8004114:	e000      	b.n	8004118 <LL_TIM_OC_Init+0xb4>
      break;
 8004116:	bf00      	nop
  }

  return result;
 8004118:	7dfb      	ldrb	r3, [r7, #23]
}
 800411a:	4618      	mov	r0, r3
 800411c:	3718      	adds	r7, #24
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
	...

08004124 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	b086      	sub	sp, #24
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
 800412c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	f023 0201 	bic.w	r2, r3, #1
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6a1b      	ldr	r3, [r3, #32]
 800413e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	f023 0303 	bic.w	r3, r3, #3
 8004152:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800415a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	6812      	ldr	r2, [r2, #0]
 8004162:	4313      	orrs	r3, r2
 8004164:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	f023 0202 	bic.w	r2, r3, #2
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	691b      	ldr	r3, [r3, #16]
 8004170:	4313      	orrs	r3, r2
 8004172:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	f023 0201 	bic.w	r2, r3, #1
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	4313      	orrs	r3, r2
 8004180:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	4a24      	ldr	r2, [pc, #144]	; (8004218 <OC1Config+0xf4>)
 8004186:	4293      	cmp	r3, r2
 8004188:	d013      	beq.n	80041b2 <OC1Config+0x8e>
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	4a23      	ldr	r2, [pc, #140]	; (800421c <OC1Config+0xf8>)
 800418e:	4293      	cmp	r3, r2
 8004190:	d00f      	beq.n	80041b2 <OC1Config+0x8e>
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	4a22      	ldr	r2, [pc, #136]	; (8004220 <OC1Config+0xfc>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d00b      	beq.n	80041b2 <OC1Config+0x8e>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a21      	ldr	r2, [pc, #132]	; (8004224 <OC1Config+0x100>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d007      	beq.n	80041b2 <OC1Config+0x8e>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a20      	ldr	r2, [pc, #128]	; (8004228 <OC1Config+0x104>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d003      	beq.n	80041b2 <OC1Config+0x8e>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a1f      	ldr	r2, [pc, #124]	; (800422c <OC1Config+0x108>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d11e      	bne.n	80041f0 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f023 0208 	bic.w	r2, r3, #8
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	695b      	ldr	r3, [r3, #20]
 80041bc:	009b      	lsls	r3, r3, #2
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	f023 0204 	bic.w	r2, r3, #4
 80041c8:	683b      	ldr	r3, [r7, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	009b      	lsls	r3, r3, #2
 80041ce:	4313      	orrs	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	699b      	ldr	r3, [r3, #24]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	4313      	orrs	r3, r2
 80041ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	4619      	mov	r1, r3
 8004202:	6878      	ldr	r0, [r7, #4]
 8004204:	f7ff fe26 	bl	8003e54 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800420e:	2300      	movs	r3, #0
}
 8004210:	4618      	mov	r0, r3
 8004212:	3718      	adds	r7, #24
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40012c00 	.word	0x40012c00
 800421c:	40013400 	.word	0x40013400
 8004220:	40014000 	.word	0x40014000
 8004224:	40014400 	.word	0x40014400
 8004228:	40014800 	.word	0x40014800
 800422c:	40015000 	.word	0x40015000

08004230 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6a1b      	ldr	r3, [r3, #32]
 800423e:	f023 0210 	bic.w	r2, r3, #16
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	6a1b      	ldr	r3, [r3, #32]
 800424a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	685b      	ldr	r3, [r3, #4]
 8004250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800425e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004266:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	6812      	ldr	r2, [r2, #0]
 800426e:	0212      	lsls	r2, r2, #8
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	f023 0220 	bic.w	r2, r3, #32
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	691b      	ldr	r3, [r3, #16]
 800427e:	011b      	lsls	r3, r3, #4
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f023 0210 	bic.w	r2, r3, #16
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	4313      	orrs	r3, r2
 8004292:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a25      	ldr	r2, [pc, #148]	; (800432c <OC2Config+0xfc>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d013      	beq.n	80042c4 <OC2Config+0x94>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	4a24      	ldr	r2, [pc, #144]	; (8004330 <OC2Config+0x100>)
 80042a0:	4293      	cmp	r3, r2
 80042a2:	d00f      	beq.n	80042c4 <OC2Config+0x94>
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	4a23      	ldr	r2, [pc, #140]	; (8004334 <OC2Config+0x104>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d00b      	beq.n	80042c4 <OC2Config+0x94>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	4a22      	ldr	r2, [pc, #136]	; (8004338 <OC2Config+0x108>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d007      	beq.n	80042c4 <OC2Config+0x94>
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	4a21      	ldr	r2, [pc, #132]	; (800433c <OC2Config+0x10c>)
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d003      	beq.n	80042c4 <OC2Config+0x94>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a20      	ldr	r2, [pc, #128]	; (8004340 <OC2Config+0x110>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d11f      	bne.n	8004304 <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 80042c4:	697b      	ldr	r3, [r7, #20]
 80042c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	019b      	lsls	r3, r3, #6
 80042d0:	4313      	orrs	r3, r2
 80042d2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	689b      	ldr	r3, [r3, #8]
 80042de:	019b      	lsls	r3, r3, #6
 80042e0:	4313      	orrs	r3, r2
 80042e2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	699b      	ldr	r3, [r3, #24]
 80042ee:	009b      	lsls	r3, r3, #2
 80042f0:	4313      	orrs	r3, r2
 80042f2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	69db      	ldr	r3, [r3, #28]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	4313      	orrs	r3, r2
 8004302:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	693a      	ldr	r2, [r7, #16]
 8004308:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	4619      	mov	r1, r3
 8004316:	6878      	ldr	r0, [r7, #4]
 8004318:	f7ff fdaa 	bl	8003e70 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004322:	2300      	movs	r3, #0
}
 8004324:	4618      	mov	r0, r3
 8004326:	3718      	adds	r7, #24
 8004328:	46bd      	mov	sp, r7
 800432a:	bd80      	pop	{r7, pc}
 800432c:	40012c00 	.word	0x40012c00
 8004330:	40013400 	.word	0x40013400
 8004334:	40014000 	.word	0x40014000
 8004338:	40014400 	.word	0x40014400
 800433c:	40014800 	.word	0x40014800
 8004340:	40015000 	.word	0x40015000

08004344 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b086      	sub	sp, #24
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
 800434c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6a1b      	ldr	r3, [r3, #32]
 8004352:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	685b      	ldr	r3, [r3, #4]
 8004364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	69db      	ldr	r3, [r3, #28]
 800436a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0303 	bic.w	r3, r3, #3
 8004372:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800437a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800437e:	683a      	ldr	r2, [r7, #0]
 8004380:	6812      	ldr	r2, [r2, #0]
 8004382:	4313      	orrs	r3, r2
 8004384:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	021b      	lsls	r3, r3, #8
 8004392:	4313      	orrs	r3, r2
 8004394:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	685b      	ldr	r3, [r3, #4]
 80043a0:	021b      	lsls	r3, r3, #8
 80043a2:	4313      	orrs	r3, r2
 80043a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a25      	ldr	r2, [pc, #148]	; (8004440 <OC3Config+0xfc>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d013      	beq.n	80043d6 <OC3Config+0x92>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a24      	ldr	r2, [pc, #144]	; (8004444 <OC3Config+0x100>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d00f      	beq.n	80043d6 <OC3Config+0x92>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a23      	ldr	r2, [pc, #140]	; (8004448 <OC3Config+0x104>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d00b      	beq.n	80043d6 <OC3Config+0x92>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4a22      	ldr	r2, [pc, #136]	; (800444c <OC3Config+0x108>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d007      	beq.n	80043d6 <OC3Config+0x92>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a21      	ldr	r2, [pc, #132]	; (8004450 <OC3Config+0x10c>)
 80043ca:	4293      	cmp	r3, r2
 80043cc:	d003      	beq.n	80043d6 <OC3Config+0x92>
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	4a20      	ldr	r2, [pc, #128]	; (8004454 <OC3Config+0x110>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d11f      	bne.n	8004416 <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	695b      	ldr	r3, [r3, #20]
 80043e0:	029b      	lsls	r3, r3, #10
 80043e2:	4313      	orrs	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	029b      	lsls	r3, r3, #10
 80043f2:	4313      	orrs	r3, r2
 80043f4:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	011b      	lsls	r3, r3, #4
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	69db      	ldr	r3, [r3, #28]
 8004410:	015b      	lsls	r3, r3, #5
 8004412:	4313      	orrs	r3, r2
 8004414:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	68fa      	ldr	r2, [r7, #12]
 8004420:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	4619      	mov	r1, r3
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7ff fd2f 	bl	8003e8c <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	697a      	ldr	r2, [r7, #20]
 8004432:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40012c00 	.word	0x40012c00
 8004444:	40013400 	.word	0x40013400
 8004448:	40014000 	.word	0x40014000
 800444c:	40014400 	.word	0x40014400
 8004450:	40014800 	.word	0x40014800
 8004454:	40015000 	.word	0x40015000

08004458 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69db      	ldr	r3, [r3, #28]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004486:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800448e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004492:	683a      	ldr	r2, [r7, #0]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	0212      	lsls	r2, r2, #8
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	031b      	lsls	r3, r3, #12
 80044a8:	4313      	orrs	r3, r2
 80044aa:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	685b      	ldr	r3, [r3, #4]
 80044b6:	031b      	lsls	r3, r3, #12
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4a25      	ldr	r2, [pc, #148]	; (8004554 <OC4Config+0xfc>)
 80044c0:	4293      	cmp	r3, r2
 80044c2:	d013      	beq.n	80044ec <OC4Config+0x94>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	4a24      	ldr	r2, [pc, #144]	; (8004558 <OC4Config+0x100>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00f      	beq.n	80044ec <OC4Config+0x94>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4a23      	ldr	r2, [pc, #140]	; (800455c <OC4Config+0x104>)
 80044d0:	4293      	cmp	r3, r2
 80044d2:	d00b      	beq.n	80044ec <OC4Config+0x94>
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	4a22      	ldr	r2, [pc, #136]	; (8004560 <OC4Config+0x108>)
 80044d8:	4293      	cmp	r3, r2
 80044da:	d007      	beq.n	80044ec <OC4Config+0x94>
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a21      	ldr	r2, [pc, #132]	; (8004564 <OC4Config+0x10c>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d003      	beq.n	80044ec <OC4Config+0x94>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a20      	ldr	r2, [pc, #128]	; (8004568 <OC4Config+0x110>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d11f      	bne.n	800452c <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	039b      	lsls	r3, r3, #14
 80044f8:	4313      	orrs	r3, r2
 80044fa:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 80044fc:	697b      	ldr	r3, [r7, #20]
 80044fe:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	039b      	lsls	r3, r3, #14
 8004508:	4313      	orrs	r3, r2
 800450a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 800450c:	693b      	ldr	r3, [r7, #16]
 800450e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004512:	683b      	ldr	r3, [r7, #0]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	019b      	lsls	r3, r3, #6
 8004518:	4313      	orrs	r3, r2
 800451a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 800451c:	693b      	ldr	r3, [r7, #16]
 800451e:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	69db      	ldr	r3, [r3, #28]
 8004526:	01db      	lsls	r3, r3, #7
 8004528:	4313      	orrs	r3, r2
 800452a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	693a      	ldr	r2, [r7, #16]
 8004530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	68fa      	ldr	r2, [r7, #12]
 8004536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	4619      	mov	r1, r3
 800453e:	6878      	ldr	r0, [r7, #4]
 8004540:	f7ff fcb2 	bl	8003ea8 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	697a      	ldr	r2, [r7, #20]
 8004548:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800454a:	2300      	movs	r3, #0
}
 800454c:	4618      	mov	r0, r3
 800454e:	3718      	adds	r7, #24
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	40012c00 	.word	0x40012c00
 8004558:	40013400 	.word	0x40013400
 800455c:	40014000 	.word	0x40014000
 8004560:	40014400 	.word	0x40014400
 8004564:	40014800 	.word	0x40014800
 8004568:	40015000 	.word	0x40015000

0800456c <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6a1b      	ldr	r3, [r3, #32]
 800457a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a1b      	ldr	r3, [r3, #32]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800458c:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004594:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004598:	683a      	ldr	r2, [r7, #0]
 800459a:	6812      	ldr	r2, [r2, #0]
 800459c:	4313      	orrs	r3, r2
 800459e:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	691b      	ldr	r3, [r3, #16]
 80045aa:	041b      	lsls	r3, r3, #16
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	685b      	ldr	r3, [r3, #4]
 80045ba:	041b      	lsls	r3, r3, #16
 80045bc:	4313      	orrs	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a19      	ldr	r2, [pc, #100]	; (8004628 <OC5Config+0xbc>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d013      	beq.n	80045f0 <OC5Config+0x84>
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	4a18      	ldr	r2, [pc, #96]	; (800462c <OC5Config+0xc0>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d00f      	beq.n	80045f0 <OC5Config+0x84>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	4a17      	ldr	r2, [pc, #92]	; (8004630 <OC5Config+0xc4>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d00b      	beq.n	80045f0 <OC5Config+0x84>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4a16      	ldr	r2, [pc, #88]	; (8004634 <OC5Config+0xc8>)
 80045dc:	4293      	cmp	r3, r2
 80045de:	d007      	beq.n	80045f0 <OC5Config+0x84>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	4a15      	ldr	r2, [pc, #84]	; (8004638 <OC5Config+0xcc>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d003      	beq.n	80045f0 <OC5Config+0x84>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4a14      	ldr	r2, [pc, #80]	; (800463c <OC5Config+0xd0>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d109      	bne.n	8004604 <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	685b      	ldr	r3, [r3, #4]
 80045f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	021b      	lsls	r3, r3, #8
 80045fe:	431a      	orrs	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	4619      	mov	r1, r3
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f7ff fc57 	bl	8003ec4 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3710      	adds	r7, #16
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
 8004626:	bf00      	nop
 8004628:	40012c00 	.word	0x40012c00
 800462c:	40013400 	.word	0x40013400
 8004630:	40014000 	.word	0x40014000
 8004634:	40014400 	.word	0x40014400
 8004638:	40014800 	.word	0x40014800
 800463c:	40015000 	.word	0x40015000

08004640 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b084      	sub	sp, #16
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6a1b      	ldr	r3, [r3, #32]
 800464e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004660:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004668:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800466c:	683a      	ldr	r2, [r7, #0]
 800466e:	6812      	ldr	r2, [r2, #0]
 8004670:	0212      	lsls	r2, r2, #8
 8004672:	4313      	orrs	r3, r2
 8004674:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	051b      	lsls	r3, r3, #20
 8004682:	4313      	orrs	r3, r2
 8004684:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	051b      	lsls	r3, r3, #20
 8004692:	4313      	orrs	r3, r2
 8004694:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	4a18      	ldr	r2, [pc, #96]	; (80046fc <OC6Config+0xbc>)
 800469a:	4293      	cmp	r3, r2
 800469c:	d013      	beq.n	80046c6 <OC6Config+0x86>
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a17      	ldr	r2, [pc, #92]	; (8004700 <OC6Config+0xc0>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d00f      	beq.n	80046c6 <OC6Config+0x86>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	4a16      	ldr	r2, [pc, #88]	; (8004704 <OC6Config+0xc4>)
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d00b      	beq.n	80046c6 <OC6Config+0x86>
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	4a15      	ldr	r2, [pc, #84]	; (8004708 <OC6Config+0xc8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d007      	beq.n	80046c6 <OC6Config+0x86>
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4a14      	ldr	r2, [pc, #80]	; (800470c <OC6Config+0xcc>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d003      	beq.n	80046c6 <OC6Config+0x86>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	4a13      	ldr	r2, [pc, #76]	; (8004710 <OC6Config+0xd0>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d109      	bne.n	80046da <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	029b      	lsls	r3, r3, #10
 80046d4:	431a      	orrs	r2, r3
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	68db      	ldr	r3, [r3, #12]
 80046e4:	4619      	mov	r1, r3
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f7ff fbfc 	bl	8003ee4 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	68fa      	ldr	r2, [r7, #12]
 80046f0:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80046f2:	2300      	movs	r3, #0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3710      	adds	r7, #16
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	40012c00 	.word	0x40012c00
 8004700:	40013400 	.word	0x40013400
 8004704:	40014000 	.word	0x40014000
 8004708:	40014400 	.word	0x40014400
 800470c:	40014800 	.word	0x40014800
 8004710:	40015000 	.word	0x40015000

08004714 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 8004714:	b480      	push	{r7}
 8004716:	b083      	sub	sp, #12
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 0301 	and.w	r3, r3, #1
 8004724:	2b01      	cmp	r3, #1
 8004726:	d101      	bne.n	800472c <LL_USART_IsEnabled+0x18>
 8004728:	2301      	movs	r3, #1
 800472a:	e000      	b.n	800472e <LL_USART_IsEnabled+0x1a>
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	370c      	adds	r7, #12
 8004732:	46bd      	mov	sp, r7
 8004734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004738:	4770      	bx	lr

0800473a <LL_USART_SetPrescaler>:
  *         @arg @ref LL_USART_PRESCALER_DIV128
  *         @arg @ref LL_USART_PRESCALER_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
{
 800473a:	b480      	push	{r7}
 800473c:	b083      	sub	sp, #12
 800473e:	af00      	add	r7, sp, #0
 8004740:	6078      	str	r0, [r7, #4]
 8004742:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004748:	f023 030f 	bic.w	r3, r3, #15
 800474c:	683a      	ldr	r2, [r7, #0]
 800474e:	b292      	uxth	r2, r2
 8004750:	431a      	orrs	r2, r3
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004756:	bf00      	nop
 8004758:	370c      	adds	r7, #12
 800475a:	46bd      	mov	sp, r7
 800475c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004760:	4770      	bx	lr

08004762 <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
 800476a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004774:	683b      	ldr	r3, [r7, #0]
 8004776:	431a      	orrs	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	605a      	str	r2, [r3, #4]
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr

08004788 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
 8004790:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	431a      	orrs	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	609a      	str	r2, [r3, #8]
}
 80047a2:	bf00      	nop
 80047a4:	370c      	adds	r7, #12
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
	...

080047b0 <LL_USART_SetBaudRate>:
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t PrescalerValue,
                                          uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b087      	sub	sp, #28
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	60f8      	str	r0, [r7, #12]
 80047b8:	60b9      	str	r1, [r7, #8]
 80047ba:	607a      	str	r2, [r7, #4]
 80047bc:	603b      	str	r3, [r7, #0]
  uint32_t usartdiv;
  uint32_t brrtemp;

  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	2b0b      	cmp	r3, #11
 80047c2:	d83c      	bhi.n	800483e <LL_USART_SetBaudRate+0x8e>
  {
    /* Do not overstep the size of USART_PRESCALER_TAB */
  }
  else if (BaudRate == 0U)
 80047c4:	6a3b      	ldr	r3, [r7, #32]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d039      	beq.n	800483e <LL_USART_SetBaudRate+0x8e>
  {
    /* Can Not divide per 0 */
  }
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047d0:	d122      	bne.n	8004818 <LL_USART_SetBaudRate+0x68>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	461a      	mov	r2, r3
 80047d8:	4b1c      	ldr	r3, [pc, #112]	; (800484c <LL_USART_SetBaudRate+0x9c>)
 80047da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e4:	005a      	lsls	r2, r3, #1
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	085b      	lsrs	r3, r3, #1
 80047ea:	441a      	add	r2, r3
 80047ec:	6a3b      	ldr	r3, [r7, #32]
 80047ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f2:	b29b      	uxth	r3, r3
 80047f4:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80047f6:	697a      	ldr	r2, [r7, #20]
 80047f8:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80047fc:	4013      	ands	r3, r2
 80047fe:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004800:	697b      	ldr	r3, [r7, #20]
 8004802:	085b      	lsrs	r3, r3, #1
 8004804:	b29b      	uxth	r3, r3
 8004806:	f003 0307 	and.w	r3, r3, #7
 800480a:	693a      	ldr	r2, [r7, #16]
 800480c:	4313      	orrs	r3, r2
 800480e:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	693a      	ldr	r2, [r7, #16]
 8004814:	60da      	str	r2, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
  }
}
 8004816:	e012      	b.n	800483e <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	b2db      	uxtb	r3, r3
 800481c:	461a      	mov	r2, r3
 800481e:	4b0b      	ldr	r3, [pc, #44]	; (800484c <LL_USART_SetBaudRate+0x9c>)
 8004820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	fbb2 f2f3 	udiv	r2, r2, r3
 800482a:	6a3b      	ldr	r3, [r7, #32]
 800482c:	085b      	lsrs	r3, r3, #1
 800482e:	441a      	add	r2, r3
 8004830:	6a3b      	ldr	r3, [r7, #32]
 8004832:	fbb2 f3f3 	udiv	r3, r2, r3
 8004836:	b29b      	uxth	r3, r3
 8004838:	461a      	mov	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	60da      	str	r2, [r3, #12]
}
 800483e:	bf00      	nop
 8004840:	371c      	adds	r7, #28
 8004842:	46bd      	mov	sp, r7
 8004844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004848:	4770      	bx	lr
 800484a:	bf00      	nop
 800484c:	080091d0 	.word	0x080091d0

08004850 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b086      	sub	sp, #24
 8004854:	af02      	add	r7, sp, #8
 8004856:	6078      	str	r0, [r7, #4]
 8004858:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 800485e:	2300      	movs	r3, #0
 8004860:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f7ff ff56 	bl	8004714 <LL_USART_IsEnabled>
 8004868:	4603      	mov	r3, r0
 800486a:	2b00      	cmp	r3, #0
 800486c:	d165      	bne.n	800493a <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	4b34      	ldr	r3, [pc, #208]	; (8004944 <LL_USART_Init+0xf4>)
 8004874:	4013      	ands	r3, r2
 8004876:	683a      	ldr	r2, [r7, #0]
 8004878:	6891      	ldr	r1, [r2, #8]
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	6912      	ldr	r2, [r2, #16]
 800487e:	4311      	orrs	r1, r2
 8004880:	683a      	ldr	r2, [r7, #0]
 8004882:	6952      	ldr	r2, [r2, #20]
 8004884:	4311      	orrs	r1, r2
 8004886:	683a      	ldr	r2, [r7, #0]
 8004888:	69d2      	ldr	r2, [r2, #28]
 800488a:	430a      	orrs	r2, r1
 800488c:	431a      	orrs	r2, r3
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	4619      	mov	r1, r3
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f7ff ff62 	bl	8004762 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	4619      	mov	r1, r3
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f7ff ff6f 	bl	8004788 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4a26      	ldr	r2, [pc, #152]	; (8004948 <LL_USART_Init+0xf8>)
 80048ae:	4293      	cmp	r3, r2
 80048b0:	d104      	bne.n	80048bc <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80048b2:	2003      	movs	r0, #3
 80048b4:	f7ff f81e 	bl	80038f4 <LL_RCC_GetUSARTClockFreq>
 80048b8:	60b8      	str	r0, [r7, #8]
 80048ba:	e023      	b.n	8004904 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a23      	ldr	r2, [pc, #140]	; (800494c <LL_USART_Init+0xfc>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d104      	bne.n	80048ce <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80048c4:	200c      	movs	r0, #12
 80048c6:	f7ff f815 	bl	80038f4 <LL_RCC_GetUSARTClockFreq>
 80048ca:	60b8      	str	r0, [r7, #8]
 80048cc:	e01a      	b.n	8004904 <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4a1f      	ldr	r2, [pc, #124]	; (8004950 <LL_USART_Init+0x100>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d104      	bne.n	80048e0 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 80048d6:	2030      	movs	r0, #48	; 0x30
 80048d8:	f7ff f80c 	bl	80038f4 <LL_RCC_GetUSARTClockFreq>
 80048dc:	60b8      	str	r0, [r7, #8]
 80048de:	e011      	b.n	8004904 <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	4a1c      	ldr	r2, [pc, #112]	; (8004954 <LL_USART_Init+0x104>)
 80048e4:	4293      	cmp	r3, r2
 80048e6:	d104      	bne.n	80048f2 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 80048e8:	20c0      	movs	r0, #192	; 0xc0
 80048ea:	f7ff f8c9 	bl	8003a80 <LL_RCC_GetUARTClockFreq>
 80048ee:	60b8      	str	r0, [r7, #8]
 80048f0:	e008      	b.n	8004904 <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	4a18      	ldr	r2, [pc, #96]	; (8004958 <LL_USART_Init+0x108>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d104      	bne.n	8004904 <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 80048fa:	f44f 7040 	mov.w	r0, #768	; 0x300
 80048fe:	f7ff f8bf 	bl	8003a80 <LL_RCC_GetUARTClockFreq>
 8004902:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d011      	beq.n	800492e <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d00d      	beq.n	800492e <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8004912:	2300      	movs	r3, #0
 8004914:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	681a      	ldr	r2, [r3, #0]
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	69d9      	ldr	r1, [r3, #28]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	9300      	str	r3, [sp, #0]
 8004924:	460b      	mov	r3, r1
 8004926:	68b9      	ldr	r1, [r7, #8]
 8004928:	6878      	ldr	r0, [r7, #4]
 800492a:	f7ff ff41 	bl	80047b0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	4619      	mov	r1, r3
 8004934:	6878      	ldr	r0, [r7, #4]
 8004936:	f7ff ff00 	bl	800473a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800493a:	7bfb      	ldrb	r3, [r7, #15]
}
 800493c:	4618      	mov	r0, r3
 800493e:	3710      	adds	r7, #16
 8004940:	46bd      	mov	sp, r7
 8004942:	bd80      	pop	{r7, pc}
 8004944:	efff69f3 	.word	0xefff69f3
 8004948:	40013800 	.word	0x40013800
 800494c:	40004400 	.word	0x40004400
 8004950:	40004800 	.word	0x40004800
 8004954:	40004c00 	.word	0x40004c00
 8004958:	40005000 	.word	0x40005000

0800495c <LL_PWR_GetRegulVoltageScaling>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
  */
__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
{
 800495c:	b480      	push	{r7}
 800495e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(PWR->CR1, PWR_CR1_VOS));
 8004960:	4b04      	ldr	r3, [pc, #16]	; (8004974 <LL_PWR_GetRegulVoltageScaling+0x18>)
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004968:	4618      	mov	r0, r3
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40007000 	.word	0x40007000

08004978 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004980:	4b06      	ldr	r3, [pc, #24]	; (800499c <LL_FLASH_SetLatency+0x24>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f023 020f 	bic.w	r2, r3, #15
 8004988:	4904      	ldr	r1, [pc, #16]	; (800499c <LL_FLASH_SetLatency+0x24>)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4313      	orrs	r3, r2
 800498e:	600b      	str	r3, [r1, #0]
}
 8004990:	bf00      	nop
 8004992:	370c      	adds	r7, #12
 8004994:	46bd      	mov	sp, r7
 8004996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499a:	4770      	bx	lr
 800499c:	40022000 	.word	0x40022000

080049a0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80049a4:	4b04      	ldr	r3, [pc, #16]	; (80049b8 <LL_FLASH_GetLatency+0x18>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f003 030f 	and.w	r3, r3, #15
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	46bd      	mov	sp, r7
 80049b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049b4:	4770      	bx	lr
 80049b6:	bf00      	nop
 80049b8:	40022000 	.word	0x40022000

080049bc <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
 80049c4:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 80049c6:	687a      	ldr	r2, [r7, #4]
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80049ce:	4a07      	ldr	r2, [pc, #28]	; (80049ec <LL_InitTick+0x30>)
 80049d0:	3b01      	subs	r3, #1
 80049d2:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80049d4:	4b05      	ldr	r3, [pc, #20]	; (80049ec <LL_InitTick+0x30>)
 80049d6:	2200      	movs	r2, #0
 80049d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80049da:	4b04      	ldr	r3, [pc, #16]	; (80049ec <LL_InitTick+0x30>)
 80049dc:	2205      	movs	r2, #5
 80049de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80049e0:	bf00      	nop
 80049e2:	370c      	adds	r7, #12
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr
 80049ec:	e000e010 	.word	0xe000e010

080049f0 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b082      	sub	sp, #8
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80049f8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80049fc:	6878      	ldr	r0, [r7, #4]
 80049fe:	f7ff ffdd 	bl	80049bc <LL_InitTick>
}
 8004a02:	bf00      	nop
 8004a04:	3708      	adds	r7, #8
 8004a06:	46bd      	mov	sp, r7
 8004a08:	bd80      	pop	{r7, pc}
	...

08004a0c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8004a0c:	b480      	push	{r7}
 8004a0e:	b085      	sub	sp, #20
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8004a14:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <LL_mDelay+0x4c>)
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8004a1a:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a26:	d00c      	beq.n	8004a42 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	3301      	adds	r3, #1
 8004a2c:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8004a2e:	e008      	b.n	8004a42 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8004a30:	4b09      	ldr	r3, [pc, #36]	; (8004a58 <LL_mDelay+0x4c>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d002      	beq.n	8004a42 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	3b01      	subs	r3, #1
 8004a40:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d1f3      	bne.n	8004a30 <LL_mDelay+0x24>
    }
  }
}
 8004a48:	bf00      	nop
 8004a4a:	bf00      	nop
 8004a4c:	3714      	adds	r7, #20
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a54:	4770      	bx	lr
 8004a56:	bf00      	nop
 8004a58:	e000e010 	.word	0xe000e010

08004a5c <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8004a64:	4a04      	ldr	r2, [pc, #16]	; (8004a78 <LL_SetSystemCoreClock+0x1c>)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6013      	str	r3, [r2, #0]
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr
 8004a76:	bf00      	nop
 8004a78:	20000000 	.word	0x20000000

08004a7c <LL_SetFlashLatency>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Latency has been modified
  *          - ERROR: Latency cannot be modified
  */
ErrorStatus LL_SetFlashLatency(uint32_t HCLKFrequency)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b086      	sub	sp, #24
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
  uint32_t timeout;
  uint32_t getlatency;
  ErrorStatus status = SUCCESS;
 8004a84:	2300      	movs	r3, #0
 8004a86:	74fb      	strb	r3, [r7, #19]

  uint32_t latency = LL_FLASH_LATENCY_0;  /* default value 0WS */
 8004a88:	2300      	movs	r3, #0
 8004a8a:	60fb      	str	r3, [r7, #12]

  /* Frequency cannot be equal to 0 or greater than max clock */
  if((HCLKFrequency == 0U) || (HCLKFrequency > UTILS_SCALE1_LATENCY9_FREQ))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d003      	beq.n	8004a9a <LL_SetFlashLatency+0x1e>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	4a38      	ldr	r2, [pc, #224]	; (8004b78 <LL_SetFlashLatency+0xfc>)
 8004a96:	4293      	cmp	r3, r2
 8004a98:	d902      	bls.n	8004aa0 <LL_SetFlashLatency+0x24>
  {
    status = ERROR;
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	74fb      	strb	r3, [r7, #19]
 8004a9e:	e065      	b.n	8004b6c <LL_SetFlashLatency+0xf0>
  }
  else
  {
    if(LL_PWR_GetRegulVoltageScaling() == LL_PWR_REGU_VOLTAGE_SCALE1)
 8004aa0:	f7ff ff5c 	bl	800495c <LL_PWR_GetRegulVoltageScaling>
 8004aa4:	4603      	mov	r3, r0
 8004aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004aaa:	d137      	bne.n	8004b1c <LL_SetFlashLatency+0xa0>
    {
      if(HCLKFrequency > UTILS_SCALE1_LATENCY8_FREQ)
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	4a33      	ldr	r2, [pc, #204]	; (8004b7c <LL_SetFlashLatency+0x100>)
 8004ab0:	4293      	cmp	r3, r2
 8004ab2:	d902      	bls.n	8004aba <LL_SetFlashLatency+0x3e>
      {
        /* 160 < HCLK <= 170 => 8WS (9 CPU cycles) */
        latency = LL_FLASH_LATENCY_8;
 8004ab4:	2308      	movs	r3, #8
 8004ab6:	60fb      	str	r3, [r7, #12]
 8004ab8:	e03d      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY7_FREQ)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a30      	ldr	r2, [pc, #192]	; (8004b80 <LL_SetFlashLatency+0x104>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d902      	bls.n	8004ac8 <LL_SetFlashLatency+0x4c>
      {
        /* 140 < HCLK <= 160 => 7WS (8 CPU cycles) */
        latency = LL_FLASH_LATENCY_7;
 8004ac2:	2307      	movs	r3, #7
 8004ac4:	60fb      	str	r3, [r7, #12]
 8004ac6:	e036      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY6_FREQ)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	4a2e      	ldr	r2, [pc, #184]	; (8004b84 <LL_SetFlashLatency+0x108>)
 8004acc:	4293      	cmp	r3, r2
 8004ace:	d902      	bls.n	8004ad6 <LL_SetFlashLatency+0x5a>
      {
        /* 120 < HCLK <= 140 => 6WS (7 CPU cycles) */
        latency = LL_FLASH_LATENCY_6;
 8004ad0:	2306      	movs	r3, #6
 8004ad2:	60fb      	str	r3, [r7, #12]
 8004ad4:	e02f      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY5_FREQ)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	4a2b      	ldr	r2, [pc, #172]	; (8004b88 <LL_SetFlashLatency+0x10c>)
 8004ada:	4293      	cmp	r3, r2
 8004adc:	d902      	bls.n	8004ae4 <LL_SetFlashLatency+0x68>
      {
        /* 100 < HCLK <= 120 => 5WS (6 CPU cycles) */
        latency = LL_FLASH_LATENCY_5;
 8004ade:	2305      	movs	r3, #5
 8004ae0:	60fb      	str	r3, [r7, #12]
 8004ae2:	e028      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY4_FREQ)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	4a29      	ldr	r2, [pc, #164]	; (8004b8c <LL_SetFlashLatency+0x110>)
 8004ae8:	4293      	cmp	r3, r2
 8004aea:	d902      	bls.n	8004af2 <LL_SetFlashLatency+0x76>
      {
        /* 80 < HCLK <= 100 => 4WS (5 CPU cycles) */
        latency = LL_FLASH_LATENCY_4;
 8004aec:	2304      	movs	r3, #4
 8004aee:	60fb      	str	r3, [r7, #12]
 8004af0:	e021      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY3_FREQ)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	4a26      	ldr	r2, [pc, #152]	; (8004b90 <LL_SetFlashLatency+0x114>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	d902      	bls.n	8004b00 <LL_SetFlashLatency+0x84>
      {
        /* 60 < HCLK <= 80 => 3WS (4 CPU cycles) */
        latency = LL_FLASH_LATENCY_3;
 8004afa:	2303      	movs	r3, #3
 8004afc:	60fb      	str	r3, [r7, #12]
 8004afe:	e01a      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else if(HCLKFrequency > UTILS_SCALE1_LATENCY2_FREQ)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	4a24      	ldr	r2, [pc, #144]	; (8004b94 <LL_SetFlashLatency+0x118>)
 8004b04:	4293      	cmp	r3, r2
 8004b06:	d902      	bls.n	8004b0e <LL_SetFlashLatency+0x92>
      {
        /* 40 < HCLK <= 60 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004b08:	2302      	movs	r3, #2
 8004b0a:	60fb      	str	r3, [r7, #12]
 8004b0c:	e013      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE1_LATENCY1_FREQ)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a21      	ldr	r2, [pc, #132]	; (8004b98 <LL_SetFlashLatency+0x11c>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d90f      	bls.n	8004b36 <LL_SetFlashLatency+0xba>
        {
          /* 20 < HCLK <= 40 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 8004b16:	2301      	movs	r3, #1
 8004b18:	60fb      	str	r3, [r7, #12]
 8004b1a:	e00c      	b.n	8004b36 <LL_SetFlashLatency+0xba>
        /* else HCLKFrequency <= 10MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }
    else /* SCALE2 */
    {
      if(HCLKFrequency > UTILS_SCALE2_LATENCY2_FREQ)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	4a1f      	ldr	r2, [pc, #124]	; (8004b9c <LL_SetFlashLatency+0x120>)
 8004b20:	4293      	cmp	r3, r2
 8004b22:	d902      	bls.n	8004b2a <LL_SetFlashLatency+0xae>
      {
        /* 16 < HCLK <= 26 => 2WS (3 CPU cycles) */
        latency = LL_FLASH_LATENCY_2;
 8004b24:	2302      	movs	r3, #2
 8004b26:	60fb      	str	r3, [r7, #12]
 8004b28:	e005      	b.n	8004b36 <LL_SetFlashLatency+0xba>
      }
      else
      {
        if(HCLKFrequency > UTILS_SCALE2_LATENCY1_FREQ)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	4a1c      	ldr	r2, [pc, #112]	; (8004ba0 <LL_SetFlashLatency+0x124>)
 8004b2e:	4293      	cmp	r3, r2
 8004b30:	d901      	bls.n	8004b36 <LL_SetFlashLatency+0xba>
        {
          /* 8 < HCLK <= 16 => 1WS (2 CPU cycles) */
          latency = LL_FLASH_LATENCY_1;
 8004b32:	2301      	movs	r3, #1
 8004b34:	60fb      	str	r3, [r7, #12]
        }
        /* else HCLKFrequency <= 8MHz default LL_FLASH_LATENCY_0 0WS */
      }
    }

    if (status != ERROR)
 8004b36:	7cfb      	ldrb	r3, [r7, #19]
 8004b38:	2b01      	cmp	r3, #1
 8004b3a:	d017      	beq.n	8004b6c <LL_SetFlashLatency+0xf0>
    {
      LL_FLASH_SetLatency(latency);
 8004b3c:	68f8      	ldr	r0, [r7, #12]
 8004b3e:	f7ff ff1b 	bl	8004978 <LL_FLASH_SetLatency>

      /* Check that the new number of wait states is taken into account to access the Flash
         memory by reading the FLASH_ACR register */
      timeout = 2U;
 8004b42:	2302      	movs	r3, #2
 8004b44:	617b      	str	r3, [r7, #20]
      do
      {
        /* Wait for Flash latency to be updated */
        getlatency = LL_FLASH_GetLatency();
 8004b46:	f7ff ff2b 	bl	80049a0 <LL_FLASH_GetLatency>
 8004b4a:	60b8      	str	r0, [r7, #8]
        timeout--;
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	617b      	str	r3, [r7, #20]
      } while ((getlatency != latency) && (timeout > 0U));
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	429a      	cmp	r2, r3
 8004b58:	d002      	beq.n	8004b60 <LL_SetFlashLatency+0xe4>
 8004b5a:	697b      	ldr	r3, [r7, #20]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1f2      	bne.n	8004b46 <LL_SetFlashLatency+0xca>

      if(getlatency != latency)
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d001      	beq.n	8004b6c <LL_SetFlashLatency+0xf0>
      {
        status = ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	74fb      	strb	r3, [r7, #19]
      }
    }
  }

  return status;
 8004b6c:	7cfb      	ldrb	r3, [r7, #19]
}
 8004b6e:	4618      	mov	r0, r3
 8004b70:	3718      	adds	r7, #24
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	0a21fe80 	.word	0x0a21fe80
 8004b7c:	09896800 	.word	0x09896800
 8004b80:	08583b00 	.word	0x08583b00
 8004b84:	07270e00 	.word	0x07270e00
 8004b88:	05f5e100 	.word	0x05f5e100
 8004b8c:	04c4b400 	.word	0x04c4b400
 8004b90:	03938700 	.word	0x03938700
 8004b94:	02625a00 	.word	0x02625a00
 8004b98:	01312d00 	.word	0x01312d00
 8004b9c:	00f42400 	.word	0x00f42400
 8004ba0:	007a1200 	.word	0x007a1200

08004ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f003 0307 	and.w	r3, r3, #7
 8004bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004bb4:	4b0c      	ldr	r3, [pc, #48]	; (8004be8 <__NVIC_SetPriorityGrouping+0x44>)
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004bba:	68ba      	ldr	r2, [r7, #8]
 8004bbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004bc0:	4013      	ands	r3, r2
 8004bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004bcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004bd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004bd6:	4a04      	ldr	r2, [pc, #16]	; (8004be8 <__NVIC_SetPriorityGrouping+0x44>)
 8004bd8:	68bb      	ldr	r3, [r7, #8]
 8004bda:	60d3      	str	r3, [r2, #12]
}
 8004bdc:	bf00      	nop
 8004bde:	3714      	adds	r7, #20
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr
 8004be8:	e000ed00 	.word	0xe000ed00

08004bec <LL_RCC_HSE_EnableBypass>:
{
 8004bec:	b480      	push	{r7}
 8004bee:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
 8004bf0:	4b05      	ldr	r3, [pc, #20]	; (8004c08 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	4a04      	ldr	r2, [pc, #16]	; (8004c08 <LL_RCC_HSE_EnableBypass+0x1c>)
 8004bf6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004bfa:	6013      	str	r3, [r2, #0]
}
 8004bfc:	bf00      	nop
 8004bfe:	46bd      	mov	sp, r7
 8004c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c04:	4770      	bx	lr
 8004c06:	bf00      	nop
 8004c08:	40021000 	.word	0x40021000

08004c0c <LL_RCC_HSE_Enable>:
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004c10:	4b05      	ldr	r3, [pc, #20]	; (8004c28 <LL_RCC_HSE_Enable+0x1c>)
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	4a04      	ldr	r2, [pc, #16]	; (8004c28 <LL_RCC_HSE_Enable+0x1c>)
 8004c16:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c1a:	6013      	str	r3, [r2, #0]
}
 8004c1c:	bf00      	nop
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c24:	4770      	bx	lr
 8004c26:	bf00      	nop
 8004c28:	40021000 	.word	0x40021000

08004c2c <LL_RCC_HSE_Disable>:
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004c30:	4b05      	ldr	r3, [pc, #20]	; (8004c48 <LL_RCC_HSE_Disable+0x1c>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a04      	ldr	r2, [pc, #16]	; (8004c48 <LL_RCC_HSE_Disable+0x1c>)
 8004c36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004c3a:	6013      	str	r3, [r2, #0]
}
 8004c3c:	bf00      	nop
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	40021000 	.word	0x40021000

08004c4c <LL_RCC_HSE_IsReady>:
{
 8004c4c:	b480      	push	{r7}
 8004c4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004c50:	4b07      	ldr	r3, [pc, #28]	; (8004c70 <LL_RCC_HSE_IsReady+0x24>)
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c58:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004c5c:	d101      	bne.n	8004c62 <LL_RCC_HSE_IsReady+0x16>
 8004c5e:	2301      	movs	r3, #1
 8004c60:	e000      	b.n	8004c64 <LL_RCC_HSE_IsReady+0x18>
 8004c62:	2300      	movs	r3, #0
}
 8004c64:	4618      	mov	r0, r3
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	40021000 	.word	0x40021000

08004c74 <LL_RCC_HSI_Enable>:
{
 8004c74:	b480      	push	{r7}
 8004c76:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004c78:	4b05      	ldr	r3, [pc, #20]	; (8004c90 <LL_RCC_HSI_Enable+0x1c>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	4a04      	ldr	r2, [pc, #16]	; (8004c90 <LL_RCC_HSI_Enable+0x1c>)
 8004c7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c82:	6013      	str	r3, [r2, #0]
}
 8004c84:	bf00      	nop
 8004c86:	46bd      	mov	sp, r7
 8004c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40021000 	.word	0x40021000

08004c94 <LL_RCC_HSI_IsReady>:
{
 8004c94:	b480      	push	{r7}
 8004c96:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004c98:	4b07      	ldr	r3, [pc, #28]	; (8004cb8 <LL_RCC_HSI_IsReady+0x24>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ca0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ca4:	d101      	bne.n	8004caa <LL_RCC_HSI_IsReady+0x16>
 8004ca6:	2301      	movs	r3, #1
 8004ca8:	e000      	b.n	8004cac <LL_RCC_HSI_IsReady+0x18>
 8004caa:	2300      	movs	r3, #0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40021000 	.word	0x40021000

08004cbc <LL_RCC_HSI_SetCalibTrimming>:
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004cc4:	4b07      	ldr	r3, [pc, #28]	; (8004ce4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	061b      	lsls	r3, r3, #24
 8004cd0:	4904      	ldr	r1, [pc, #16]	; (8004ce4 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	604b      	str	r3, [r1, #4]
}
 8004cd6:	bf00      	nop
 8004cd8:	370c      	adds	r7, #12
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	40021000 	.word	0x40021000

08004ce8 <LL_RCC_SetSysClkSource>:
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8004cf0:	4b06      	ldr	r3, [pc, #24]	; (8004d0c <LL_RCC_SetSysClkSource+0x24>)
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	f023 0203 	bic.w	r2, r3, #3
 8004cf8:	4904      	ldr	r1, [pc, #16]	; (8004d0c <LL_RCC_SetSysClkSource+0x24>)
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	608b      	str	r3, [r1, #8]
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	40021000 	.word	0x40021000

08004d10 <LL_RCC_GetSysClkSource>:
{
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8004d14:	4b04      	ldr	r3, [pc, #16]	; (8004d28 <LL_RCC_GetSysClkSource+0x18>)
 8004d16:	689b      	ldr	r3, [r3, #8]
 8004d18:	f003 030c 	and.w	r3, r3, #12
}
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	40021000 	.word	0x40021000

08004d2c <LL_RCC_SetAHBPrescaler>:
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8004d34:	4b06      	ldr	r3, [pc, #24]	; (8004d50 <LL_RCC_SetAHBPrescaler+0x24>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d3c:	4904      	ldr	r1, [pc, #16]	; (8004d50 <LL_RCC_SetAHBPrescaler+0x24>)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	608b      	str	r3, [r1, #8]
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	40021000 	.word	0x40021000

08004d54 <LL_RCC_SetAPB1Prescaler>:
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8004d5c:	4b06      	ldr	r3, [pc, #24]	; (8004d78 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004d64:	4904      	ldr	r1, [pc, #16]	; (8004d78 <LL_RCC_SetAPB1Prescaler+0x24>)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	608b      	str	r3, [r1, #8]
}
 8004d6c:	bf00      	nop
 8004d6e:	370c      	adds	r7, #12
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	40021000 	.word	0x40021000

08004d7c <LL_RCC_SetAPB2Prescaler>:
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8004d84:	4b06      	ldr	r3, [pc, #24]	; (8004da0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004d8c:	4904      	ldr	r1, [pc, #16]	; (8004da0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4313      	orrs	r3, r2
 8004d92:	608b      	str	r3, [r1, #8]
}
 8004d94:	bf00      	nop
 8004d96:	370c      	adds	r7, #12
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d9e:	4770      	bx	lr
 8004da0:	40021000 	.word	0x40021000

08004da4 <LL_RCC_PLL_Enable>:
{
 8004da4:	b480      	push	{r7}
 8004da6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8004da8:	4b05      	ldr	r3, [pc, #20]	; (8004dc0 <LL_RCC_PLL_Enable+0x1c>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a04      	ldr	r2, [pc, #16]	; (8004dc0 <LL_RCC_PLL_Enable+0x1c>)
 8004dae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004db2:	6013      	str	r3, [r2, #0]
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
 8004dbe:	bf00      	nop
 8004dc0:	40021000 	.word	0x40021000

08004dc4 <LL_RCC_PLL_Disable>:
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8004dc8:	4b05      	ldr	r3, [pc, #20]	; (8004de0 <LL_RCC_PLL_Disable+0x1c>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a04      	ldr	r2, [pc, #16]	; (8004de0 <LL_RCC_PLL_Disable+0x1c>)
 8004dce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004dd2:	6013      	str	r3, [r2, #0]
}
 8004dd4:	bf00      	nop
 8004dd6:	46bd      	mov	sp, r7
 8004dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ddc:	4770      	bx	lr
 8004dde:	bf00      	nop
 8004de0:	40021000 	.word	0x40021000

08004de4 <LL_RCC_PLL_IsReady>:
{
 8004de4:	b480      	push	{r7}
 8004de6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8004de8:	4b07      	ldr	r3, [pc, #28]	; (8004e08 <LL_RCC_PLL_IsReady+0x24>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004df0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004df4:	d101      	bne.n	8004dfa <LL_RCC_PLL_IsReady+0x16>
 8004df6:	2301      	movs	r3, #1
 8004df8:	e000      	b.n	8004dfc <LL_RCC_PLL_IsReady+0x18>
 8004dfa:	2300      	movs	r3, #0
}
 8004dfc:	4618      	mov	r0, r3
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40021000 	.word	0x40021000

08004e0c <LL_RCC_PLL_ConfigDomain_SYS>:
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b085      	sub	sp, #20
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
 8004e18:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	; (8004e44 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004e1c:	68da      	ldr	r2, [r3, #12]
 8004e1e:	4b0a      	ldr	r3, [pc, #40]	; (8004e48 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8004e20:	4013      	ands	r3, r2
 8004e22:	68f9      	ldr	r1, [r7, #12]
 8004e24:	68ba      	ldr	r2, [r7, #8]
 8004e26:	4311      	orrs	r1, r2
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	0212      	lsls	r2, r2, #8
 8004e2c:	4311      	orrs	r1, r2
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	4904      	ldr	r1, [pc, #16]	; (8004e44 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60cb      	str	r3, [r1, #12]
}
 8004e38:	bf00      	nop
 8004e3a:	3714      	adds	r7, #20
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e42:	4770      	bx	lr
 8004e44:	40021000 	.word	0x40021000
 8004e48:	f9ff800c 	.word	0xf9ff800c

08004e4c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8004e50:	4b05      	ldr	r3, [pc, #20]	; (8004e68 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	4a04      	ldr	r2, [pc, #16]	; (8004e68 <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8004e56:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004e5a:	60d3      	str	r3, [r2, #12]
}
 8004e5c:	bf00      	nop
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
 8004e66:	bf00      	nop
 8004e68:	40021000 	.word	0x40021000

08004e6c <LL_APB1_GRP1_EnableClock>:
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004e74:	4b08      	ldr	r3, [pc, #32]	; (8004e98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004e76:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e78:	4907      	ldr	r1, [pc, #28]	; (8004e98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	4313      	orrs	r3, r2
 8004e7e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004e80:	4b05      	ldr	r3, [pc, #20]	; (8004e98 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004e82:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	4013      	ands	r3, r2
 8004e88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
}
 8004e8c:	bf00      	nop
 8004e8e:	3714      	adds	r7, #20
 8004e90:	46bd      	mov	sp, r7
 8004e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e96:	4770      	bx	lr
 8004e98:	40021000 	.word	0x40021000

08004e9c <LL_APB2_GRP1_EnableClock>:
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004ea4:	4b08      	ldr	r3, [pc, #32]	; (8004ec8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004ea6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ea8:	4907      	ldr	r1, [pc, #28]	; (8004ec8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	4313      	orrs	r3, r2
 8004eae:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004eb0:	4b05      	ldr	r3, [pc, #20]	; (8004ec8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8004eb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4013      	ands	r3, r2
 8004eb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004eba:	68fb      	ldr	r3, [r7, #12]
}
 8004ebc:	bf00      	nop
 8004ebe:	3714      	adds	r7, #20
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ec6:	4770      	bx	lr
 8004ec8:	40021000 	.word	0x40021000

08004ecc <LL_PWR_SetRegulVoltageScaling>:
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004ed4:	4b06      	ldr	r3, [pc, #24]	; (8004ef0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 8004edc:	4904      	ldr	r1, [pc, #16]	; (8004ef0 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	600b      	str	r3, [r1, #0]
}
 8004ee4:	bf00      	nop
 8004ee6:	370c      	adds	r7, #12
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr
 8004ef0:	40007000 	.word	0x40007000

08004ef4 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ef8:	4b06      	ldr	r3, [pc, #24]	; (8004f14 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004efa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004efe:	4a05      	ldr	r2, [pc, #20]	; (8004f14 <LL_PWR_EnableRange1BoostMode+0x20>)
 8004f00:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f04:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004f08:	bf00      	nop
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f10:	4770      	bx	lr
 8004f12:	bf00      	nop
 8004f14:	40007000 	.word	0x40007000

08004f18 <LL_PWR_DisableRange1BoostMode>:
  * @brief  Disable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_DisableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableRange1BoostMode(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f1c:	4b06      	ldr	r3, [pc, #24]	; (8004f38 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004f1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004f22:	4a05      	ldr	r2, [pc, #20]	; (8004f38 <LL_PWR_DisableRange1BoostMode+0x20>)
 8004f24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f28:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8004f2c:	bf00      	nop
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr
 8004f36:	bf00      	nop
 8004f38:	40007000 	.word	0x40007000

08004f3c <LL_FLASH_SetLatency>:
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8004f44:	4b06      	ldr	r3, [pc, #24]	; (8004f60 <LL_FLASH_SetLatency+0x24>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f023 020f 	bic.w	r2, r3, #15
 8004f4c:	4904      	ldr	r1, [pc, #16]	; (8004f60 <LL_FLASH_SetLatency+0x24>)
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	600b      	str	r3, [r1, #0]
}
 8004f54:	bf00      	nop
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr
 8004f60:	40022000 	.word	0x40022000

08004f64 <LL_FLASH_GetLatency>:
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8004f68:	4b04      	ldr	r3, [pc, #16]	; (8004f7c <LL_FLASH_GetLatency+0x18>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 030f 	and.w	r3, r3, #15
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	46bd      	mov	sp, r7
 8004f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f78:	4770      	bx	lr
 8004f7a:	bf00      	nop
 8004f7c:	40022000 	.word	0x40022000

08004f80 <STRHAL_Init>:

static inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq);
static inline STRHAL_SysClk_Src_t _SysClk_Backup();

STRHAL_Oof_t STRHAL_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b082      	sub	sp, #8
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	4603      	mov	r3, r0
 8004f88:	6039      	str	r1, [r7, #0]
 8004f8a:	71fb      	strb	r3, [r7, #7]
	if (_INITIALIZED)
 8004f8c:	4b21      	ldr	r3, [pc, #132]	; (8005014 <STRHAL_Init+0x94>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d002      	beq.n	8004f9a <STRHAL_Init+0x1a>
		return _status;
 8004f94:	4b20      	ldr	r3, [pc, #128]	; (8005018 <STRHAL_Init+0x98>)
 8004f96:	781b      	ldrb	r3, [r3, #0]
 8004f98:	e037      	b.n	800500a <STRHAL_Init+0x8a>

	_status = STRHAL_NOICE;
 8004f9a:	4b1f      	ldr	r3, [pc, #124]	; (8005018 <STRHAL_Init+0x98>)
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	701a      	strb	r2, [r3, #0]

	NVIC_SetPriorityGrouping(0x03);
 8004fa0:	2003      	movs	r0, #3
 8004fa2:	f7ff fdff 	bl	8004ba4 <__NVIC_SetPriorityGrouping>
	if (_SysClk_Init(src, freq) != src)
 8004fa6:	79fb      	ldrb	r3, [r7, #7]
 8004fa8:	6839      	ldr	r1, [r7, #0]
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 f836 	bl	800501c <_SysClk_Init>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	79fb      	ldrb	r3, [r7, #7]
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d006      	beq.n	8004fc8 <STRHAL_Init+0x48>
		_status |= STRHAL_OOF_SYSCLK;
 8004fba:	4b17      	ldr	r3, [pc, #92]	; (8005018 <STRHAL_Init+0x98>)
 8004fbc:	781b      	ldrb	r3, [r3, #0]
 8004fbe:	f043 0301 	orr.w	r3, r3, #1
 8004fc2:	b2da      	uxtb	r2, r3
 8004fc4:	4b14      	ldr	r3, [pc, #80]	; (8005018 <STRHAL_Init+0x98>)
 8004fc6:	701a      	strb	r2, [r3, #0]

	STRHAL_Clock_Init();
 8004fc8:	f001 fd4e 	bl	8006a68 <STRHAL_Clock_Init>
	STRHAL_SysTick_Init();
 8004fcc:	f002 fb32 	bl	8007634 <STRHAL_SysTick_Init>
	STRHAL_GPIO_Init();
 8004fd0:	f001 fd92 	bl	8006af8 <STRHAL_GPIO_Init>
	STRHAL_OPAMP_Init();
 8004fd4:	f001 ff40 	bl	8006e58 <STRHAL_OPAMP_Init>
	STRHAL_UART_Init();
 8004fd8:	f003 fb7e 	bl	80086d8 <STRHAL_UART_Init>
	STRHAL_ADC_Init();
 8004fdc:	f000 fc84 	bl	80058e8 <STRHAL_ADC_Init>
	STRHAL_TIM_Init();
 8004fe0:	f002 fd7f 	bl	8007ae2 <STRHAL_TIM_Init>
	STRHAL_SPI_Init();
 8004fe4:	f002 fad0 	bl	8007588 <STRHAL_SPI_Init>
	_status |= STRHAL_CAN_Init();
 8004fe8:	f001 fa78 	bl	80064dc <STRHAL_CAN_Init>
 8004fec:	4603      	mov	r3, r0
 8004fee:	461a      	mov	r2, r3
 8004ff0:	4b09      	ldr	r3, [pc, #36]	; (8005018 <STRHAL_Init+0x98>)
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	b2da      	uxtb	r2, r3
 8004ff8:	4b07      	ldr	r3, [pc, #28]	; (8005018 <STRHAL_Init+0x98>)
 8004ffa:	701a      	strb	r2, [r3, #0]
	STRHAL_QSPI_Init();
 8004ffc:	f001 fff6 	bl	8006fec <STRHAL_QSPI_Init>

	_INITIALIZED = 1;
 8005000:	4b04      	ldr	r3, [pc, #16]	; (8005014 <STRHAL_Init+0x94>)
 8005002:	2201      	movs	r2, #1
 8005004:	601a      	str	r2, [r3, #0]

	return _status;
 8005006:	4b04      	ldr	r3, [pc, #16]	; (8005018 <STRHAL_Init+0x98>)
 8005008:	781b      	ldrb	r3, [r3, #0]
}
 800500a:	4618      	mov	r0, r3
 800500c:	3708      	adds	r7, #8
 800500e:	46bd      	mov	sp, r7
 8005010:	bd80      	pop	{r7, pc}
 8005012:	bf00      	nop
 8005014:	20000a60 	.word	0x20000a60
 8005018:	20000a64 	.word	0x20000a64

0800501c <_SysClk_Init>:

inline STRHAL_SysClk_Src_t _SysClk_Init(STRHAL_SysClk_Src_t src, uint32_t freq)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	b084      	sub	sp, #16
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	6039      	str	r1, [r7, #0]
 8005026:	71fb      	strb	r3, [r7, #7]
	uint32_t tot;
	if (src == STRHAL_SYSCLK_SRC_INT)
 8005028:	79fb      	ldrb	r3, [r7, #7]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d164      	bne.n	80050f8 <_SysClk_Init+0xdc>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 800502e:	487c      	ldr	r0, [pc, #496]	; (8005220 <_SysClk_Init+0x204>)
 8005030:	f7ff fd24 	bl	8004a7c <LL_SetFlashLatency>
 8005034:	4603      	mov	r3, r0
 8005036:	2b00      	cmp	r3, #0
 8005038:	d003      	beq.n	8005042 <_SysClk_Init+0x26>
			return _SysClk_Backup();
 800503a:	f000 f8f9 	bl	8005230 <_SysClk_Backup>
 800503e:	4603      	mov	r3, r0
 8005040:	e0ea      	b.n	8005218 <_SysClk_Init+0x1fc>

		LL_PWR_EnableRange1BoostMode();
 8005042:	f7ff ff57 	bl	8004ef4 <LL_PWR_EnableRange1BoostMode>

		LL_RCC_PLL_Disable();
 8005046:	f7ff febd 	bl	8004dc4 <LL_RCC_PLL_Disable>
		LL_RCC_HSI_Enable();
 800504a:	f7ff fe13 	bl	8004c74 <LL_RCC_HSI_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 800504e:	2300      	movs	r3, #0
 8005050:	60fb      	str	r3, [r7, #12]
 8005052:	e00a      	b.n	800506a <_SysClk_Init+0x4e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	4a73      	ldr	r2, [pc, #460]	; (8005224 <_SysClk_Init+0x208>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d903      	bls.n	8005064 <_SysClk_Init+0x48>
				return _SysClk_Backup();
 800505c:	f000 f8e8 	bl	8005230 <_SysClk_Backup>
 8005060:	4603      	mov	r3, r0
 8005062:	e0d9      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSI_IsReady(); ++tot)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	3301      	adds	r3, #1
 8005068:	60fb      	str	r3, [r7, #12]
 800506a:	f7ff febb 	bl	8004de4 <LL_RCC_PLL_IsReady>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	d004      	beq.n	800507e <_SysClk_Init+0x62>
 8005074:	f7ff fe0e 	bl	8004c94 <LL_RCC_HSI_IsReady>
 8005078:	4603      	mov	r3, r0
 800507a:	2b00      	cmp	r3, #0
 800507c:	d0ea      	beq.n	8005054 <_SysClk_Init+0x38>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI,
 800507e:	2300      	movs	r3, #0
 8005080:	2228      	movs	r2, #40	; 0x28
 8005082:	2110      	movs	r1, #16
 8005084:	2002      	movs	r0, #2
 8005086:	f7ff fec1 	bl	8004e0c <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_INT_PLL_M, 4 * STRHAL_SYSCLK_FREQ / HSI_VALUE,
		STRHAL_SYSCLK_INT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 800508a:	f7ff fedf 	bl	8004e4c <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 800508e:	f7ff fe89 	bl	8004da4 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 8005092:	2300      	movs	r3, #0
 8005094:	60fb      	str	r3, [r7, #12]
 8005096:	e00a      	b.n	80050ae <_SysClk_Init+0x92>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	4a62      	ldr	r2, [pc, #392]	; (8005224 <_SysClk_Init+0x208>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d903      	bls.n	80050a8 <_SysClk_Init+0x8c>
				return _SysClk_Backup();
 80050a0:	f000 f8c6 	bl	8005230 <_SysClk_Backup>
 80050a4:	4603      	mov	r3, r0
 80050a6:	e0b7      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	3301      	adds	r3, #1
 80050ac:	60fb      	str	r3, [r7, #12]
 80050ae:	f7ff fe99 	bl	8004de4 <LL_RCC_PLL_IsReady>
 80050b2:	4603      	mov	r3, r0
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d0ef      	beq.n	8005098 <_SysClk_Init+0x7c>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80050b8:	2003      	movs	r0, #3
 80050ba:	f7ff fe15 	bl	8004ce8 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 80050be:	2300      	movs	r3, #0
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	e00a      	b.n	80050da <_SysClk_Init+0xbe>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	4a57      	ldr	r2, [pc, #348]	; (8005224 <_SysClk_Init+0x208>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d903      	bls.n	80050d4 <_SysClk_Init+0xb8>
				return _SysClk_Backup();
 80050cc:	f000 f8b0 	bl	8005230 <_SysClk_Backup>
 80050d0:	4603      	mov	r3, r0
 80050d2:	e0a1      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	3301      	adds	r3, #1
 80050d8:	60fb      	str	r3, [r7, #12]
 80050da:	f7ff fe19 	bl	8004d10 <LL_RCC_GetSysClkSource>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b0c      	cmp	r3, #12
 80050e2:	d1ef      	bne.n	80050c4 <_SysClk_Init+0xa8>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 80050e4:	484e      	ldr	r0, [pc, #312]	; (8005220 <_SysClk_Init+0x204>)
 80050e6:	f7ff fc83 	bl	80049f0 <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 80050ea:	484d      	ldr	r0, [pc, #308]	; (8005220 <_SysClk_Init+0x204>)
 80050ec:	f7ff fcb6 	bl	8004a5c <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_INT;
 80050f0:	4b4d      	ldr	r3, [pc, #308]	; (8005228 <_SysClk_Init+0x20c>)
 80050f2:	2201      	movs	r2, #1
 80050f4:	701a      	strb	r2, [r3, #0]
 80050f6:	e084      	b.n	8005202 <_SysClk_Init+0x1e6>
	}
	else if (src == STRHAL_SYSCLK_SRC_EXT)
 80050f8:	79fb      	ldrb	r3, [r7, #7]
 80050fa:	2b02      	cmp	r3, #2
 80050fc:	f040 8081 	bne.w	8005202 <_SysClk_Init+0x1e6>
	{
		if (LL_SetFlashLatency(STRHAL_SYSCLK_FREQ) != SUCCESS)
 8005100:	4847      	ldr	r0, [pc, #284]	; (8005220 <_SysClk_Init+0x204>)
 8005102:	f7ff fcbb 	bl	8004a7c <LL_SetFlashLatency>
 8005106:	4603      	mov	r3, r0
 8005108:	2b00      	cmp	r3, #0
 800510a:	d003      	beq.n	8005114 <_SysClk_Init+0xf8>
			return _SysClk_Backup();
 800510c:	f000 f890 	bl	8005230 <_SysClk_Backup>
 8005110:	4603      	mov	r3, r0
 8005112:	e081      	b.n	8005218 <_SysClk_Init+0x1fc>

		LL_RCC_PLL_Disable();
 8005114:	f7ff fe56 	bl	8004dc4 <LL_RCC_PLL_Disable>
		if (LL_RCC_HSE_IsReady())
 8005118:	f7ff fd98 	bl	8004c4c <LL_RCC_HSE_IsReady>
 800511c:	4603      	mov	r3, r0
 800511e:	2b00      	cmp	r3, #0
 8005120:	d014      	beq.n	800514c <_SysClk_Init+0x130>
		{
			LL_RCC_HSE_Disable();
 8005122:	f7ff fd83 	bl	8004c2c <LL_RCC_HSE_Disable>

			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 8005126:	2300      	movs	r3, #0
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	e00a      	b.n	8005142 <_SysClk_Init+0x126>
			{
				if (tot > STRHAL_SYSCLK_START_TOT)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	4a3d      	ldr	r2, [pc, #244]	; (8005224 <_SysClk_Init+0x208>)
 8005130:	4293      	cmp	r3, r2
 8005132:	d903      	bls.n	800513c <_SysClk_Init+0x120>
					return _SysClk_Backup();
 8005134:	f000 f87c 	bl	8005230 <_SysClk_Backup>
 8005138:	4603      	mov	r3, r0
 800513a:	e06d      	b.n	8005218 <_SysClk_Init+0x1fc>
			for (tot = 0; LL_RCC_HSE_IsReady(); ++tot)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	3301      	adds	r3, #1
 8005140:	60fb      	str	r3, [r7, #12]
 8005142:	f7ff fd83 	bl	8004c4c <LL_RCC_HSE_IsReady>
 8005146:	4603      	mov	r3, r0
 8005148:	2b00      	cmp	r3, #0
 800514a:	d1ef      	bne.n	800512c <_SysClk_Init+0x110>
			}
		}

		LL_RCC_HSE_EnableBypass();
 800514c:	f7ff fd4e 	bl	8004bec <LL_RCC_HSE_EnableBypass>
		LL_RCC_HSE_Enable();
 8005150:	f7ff fd5c 	bl	8004c0c <LL_RCC_HSE_Enable>

		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 8005154:	2300      	movs	r3, #0
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e00a      	b.n	8005170 <_SysClk_Init+0x154>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	4a31      	ldr	r2, [pc, #196]	; (8005224 <_SysClk_Init+0x208>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d903      	bls.n	800516a <_SysClk_Init+0x14e>
				return _SysClk_Backup();
 8005162:	f000 f865 	bl	8005230 <_SysClk_Backup>
 8005166:	4603      	mov	r3, r0
 8005168:	e056      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_PLL_IsReady() && !LL_RCC_HSE_IsReady(); ++tot)
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	3301      	adds	r3, #1
 800516e:	60fb      	str	r3, [r7, #12]
 8005170:	f7ff fe38 	bl	8004de4 <LL_RCC_PLL_IsReady>
 8005174:	4603      	mov	r3, r0
 8005176:	2b00      	cmp	r3, #0
 8005178:	d004      	beq.n	8005184 <_SysClk_Init+0x168>
 800517a:	f7ff fd67 	bl	8004c4c <LL_RCC_HSE_IsReady>
 800517e:	4603      	mov	r3, r0
 8005180:	2b00      	cmp	r3, #0
 8005182:	d0ea      	beq.n	800515a <_SysClk_Init+0x13e>
		}

		LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE,
 8005184:	4a29      	ldr	r2, [pc, #164]	; (800522c <_SysClk_Init+0x210>)
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	fbb2 f2f3 	udiv	r2, r2, r3
 800518c:	2300      	movs	r3, #0
 800518e:	2100      	movs	r1, #0
 8005190:	2003      	movs	r0, #3
 8005192:	f7ff fe3b 	bl	8004e0c <LL_RCC_PLL_ConfigDomain_SYS>
		STRHAL_SYSCLK_EXT_PLL_M, 2 * STRHAL_SYSCLK_FREQ / freq,
		STRHAL_SYSCLK_EXT_PLL_R);

		LL_RCC_PLL_EnableDomain_SYS();
 8005196:	f7ff fe59 	bl	8004e4c <LL_RCC_PLL_EnableDomain_SYS>
		LL_RCC_PLL_Enable();
 800519a:	f7ff fe03 	bl	8004da4 <LL_RCC_PLL_Enable>

		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 800519e:	2300      	movs	r3, #0
 80051a0:	60fb      	str	r3, [r7, #12]
 80051a2:	e00a      	b.n	80051ba <_SysClk_Init+0x19e>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	4a1f      	ldr	r2, [pc, #124]	; (8005224 <_SysClk_Init+0x208>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d903      	bls.n	80051b4 <_SysClk_Init+0x198>
				return _SysClk_Backup();
 80051ac:	f000 f840 	bl	8005230 <_SysClk_Backup>
 80051b0:	4603      	mov	r3, r0
 80051b2:	e031      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; !LL_RCC_PLL_IsReady(); ++tot)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	3301      	adds	r3, #1
 80051b8:	60fb      	str	r3, [r7, #12]
 80051ba:	f7ff fe13 	bl	8004de4 <LL_RCC_PLL_IsReady>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d0ef      	beq.n	80051a4 <_SysClk_Init+0x188>
		}
		LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80051c4:	2003      	movs	r0, #3
 80051c6:	f7ff fd8f 	bl	8004ce8 <LL_RCC_SetSysClkSource>

		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 80051ca:	2300      	movs	r3, #0
 80051cc:	60fb      	str	r3, [r7, #12]
 80051ce:	e00a      	b.n	80051e6 <_SysClk_Init+0x1ca>
		{
			if (tot > STRHAL_SYSCLK_START_TOT)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	4a14      	ldr	r2, [pc, #80]	; (8005224 <_SysClk_Init+0x208>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d903      	bls.n	80051e0 <_SysClk_Init+0x1c4>
				return _SysClk_Backup();
 80051d8:	f000 f82a 	bl	8005230 <_SysClk_Backup>
 80051dc:	4603      	mov	r3, r0
 80051de:	e01b      	b.n	8005218 <_SysClk_Init+0x1fc>
		for (tot = 0; LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL; ++tot)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	3301      	adds	r3, #1
 80051e4:	60fb      	str	r3, [r7, #12]
 80051e6:	f7ff fd93 	bl	8004d10 <LL_RCC_GetSysClkSource>
 80051ea:	4603      	mov	r3, r0
 80051ec:	2b0c      	cmp	r3, #12
 80051ee:	d1ef      	bne.n	80051d0 <_SysClk_Init+0x1b4>
		}

		LL_Init1msTick(STRHAL_SYSCLK_FREQ);
 80051f0:	480b      	ldr	r0, [pc, #44]	; (8005220 <_SysClk_Init+0x204>)
 80051f2:	f7ff fbfd 	bl	80049f0 <LL_Init1msTick>
		LL_SetSystemCoreClock(STRHAL_SYSCLK_FREQ);
 80051f6:	480a      	ldr	r0, [pc, #40]	; (8005220 <_SysClk_Init+0x204>)
 80051f8:	f7ff fc30 	bl	8004a5c <LL_SetSystemCoreClock>
		_SysClk_Src = STRHAL_SYSCLK_SRC_EXT;
 80051fc:	4b0a      	ldr	r3, [pc, #40]	; (8005228 <_SysClk_Init+0x20c>)
 80051fe:	2202      	movs	r2, #2
 8005200:	701a      	strb	r2, [r3, #0]
	}

	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8005202:	2000      	movs	r0, #0
 8005204:	f7ff fd92 	bl	8004d2c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8005208:	2000      	movs	r0, #0
 800520a:	f7ff fda3 	bl	8004d54 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800520e:	2000      	movs	r0, #0
 8005210:	f7ff fdb4 	bl	8004d7c <LL_RCC_SetAPB2Prescaler>
	return _SysClk_Src;
 8005214:	4b04      	ldr	r3, [pc, #16]	; (8005228 <_SysClk_Init+0x20c>)
 8005216:	781b      	ldrb	r3, [r3, #0]
}
 8005218:	4618      	mov	r0, r3
 800521a:	3710      	adds	r7, #16
 800521c:	46bd      	mov	sp, r7
 800521e:	bd80      	pop	{r7, pc}
 8005220:	09896800 	.word	0x09896800
 8005224:	00f42400 	.word	0x00f42400
 8005228:	20000a5c 	.word	0x20000a5c
 800522c:	1312d000 	.word	0x1312d000

08005230 <_SysClk_Backup>:

inline STRHAL_SysClk_Src_t _SysClk_Backup()
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8005234:	2001      	movs	r0, #1
 8005236:	f7ff fe31 	bl	8004e9c <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 800523a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800523e:	f7ff fe15 	bl	8004e6c <LL_APB1_GRP1_EnableClock>

	LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8005242:	2000      	movs	r0, #0
 8005244:	f7ff fe7a 	bl	8004f3c <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0);
 8005248:	bf00      	nop
 800524a:	f7ff fe8b 	bl	8004f64 <LL_FLASH_GetLatency>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d1fa      	bne.n	800524a <_SysClk_Backup+0x1a>

	LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 8005254:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005258:	f7ff fe38 	bl	8004ecc <LL_PWR_SetRegulVoltageScaling>
	LL_PWR_DisableRange1BoostMode();
 800525c:	f7ff fe5c 	bl	8004f18 <LL_PWR_DisableRange1BoostMode>

	LL_RCC_HSI_Enable();
 8005260:	f7ff fd08 	bl	8004c74 <LL_RCC_HSI_Enable>
	while (!LL_RCC_HSI_IsReady());
 8005264:	bf00      	nop
 8005266:	f7ff fd15 	bl	8004c94 <LL_RCC_HSI_IsReady>
 800526a:	4603      	mov	r3, r0
 800526c:	2b00      	cmp	r3, #0
 800526e:	d0fa      	beq.n	8005266 <_SysClk_Backup+0x36>

	LL_RCC_HSI_SetCalibTrimming(64);
 8005270:	2040      	movs	r0, #64	; 0x40
 8005272:	f7ff fd23 	bl	8004cbc <LL_RCC_HSI_SetCalibTrimming>

	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8005276:	2001      	movs	r0, #1
 8005278:	f7ff fd36 	bl	8004ce8 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI);
 800527c:	bf00      	nop
 800527e:	f7ff fd47 	bl	8004d10 <LL_RCC_GetSysClkSource>
 8005282:	4603      	mov	r3, r0
 8005284:	2b04      	cmp	r3, #4
 8005286:	d1fa      	bne.n	800527e <_SysClk_Backup+0x4e>

	/* Set AHB prescaler*/
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8005288:	2000      	movs	r0, #0
 800528a:	f7ff fd4f 	bl	8004d2c <LL_RCC_SetAHBPrescaler>
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800528e:	2000      	movs	r0, #0
 8005290:	f7ff fd60 	bl	8004d54 <LL_RCC_SetAPB1Prescaler>
	LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8005294:	2000      	movs	r0, #0
 8005296:	f7ff fd71 	bl	8004d7c <LL_RCC_SetAPB2Prescaler>

	LL_Init1msTick(HSI_VALUE);
 800529a:	4806      	ldr	r0, [pc, #24]	; (80052b4 <_SysClk_Backup+0x84>)
 800529c:	f7ff fba8 	bl	80049f0 <LL_Init1msTick>
	LL_SetSystemCoreClock(HSI_VALUE);
 80052a0:	4804      	ldr	r0, [pc, #16]	; (80052b4 <_SysClk_Backup+0x84>)
 80052a2:	f7ff fbdb 	bl	8004a5c <LL_SetSystemCoreClock>

	_SysClk_Src = STRHAL_SYSCLK_SRC_BKP;
 80052a6:	4b04      	ldr	r3, [pc, #16]	; (80052b8 <_SysClk_Backup+0x88>)
 80052a8:	2200      	movs	r2, #0
 80052aa:	701a      	strb	r2, [r3, #0]

	return _SysClk_Src;
 80052ac:	4b02      	ldr	r3, [pc, #8]	; (80052b8 <_SysClk_Backup+0x88>)
 80052ae:	781b      	ldrb	r3, [r3, #0]
}
 80052b0:	4618      	mov	r0, r3
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	00f42400 	.word	0x00f42400
 80052b8:	20000a5c 	.word	0x20000a5c

080052bc <LL_ADC_DMA_GetRegAddr>:
{
 80052bc:	b480      	push	{r7}
 80052be:	b085      	sub	sp, #20
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
 80052c4:	6039      	str	r1, [r7, #0]
  if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
 80052c6:	683b      	ldr	r3, [r7, #0]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d103      	bne.n	80052d4 <LL_ADC_DMA_GetRegAddr+0x18>
    data_reg_addr = (uint32_t) &(ADCx->DR);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3340      	adds	r3, #64	; 0x40
 80052d0:	60fb      	str	r3, [r7, #12]
 80052d2:	e00c      	b.n	80052ee <LL_ADC_DMA_GetRegAddr+0x32>
    data_reg_addr = (uint32_t) &((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052da:	d003      	beq.n	80052e4 <LL_ADC_DMA_GetRegAddr+0x28>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	4a07      	ldr	r2, [pc, #28]	; (80052fc <LL_ADC_DMA_GetRegAddr+0x40>)
 80052e0:	4293      	cmp	r3, r2
 80052e2:	d101      	bne.n	80052e8 <LL_ADC_DMA_GetRegAddr+0x2c>
 80052e4:	4b06      	ldr	r3, [pc, #24]	; (8005300 <LL_ADC_DMA_GetRegAddr+0x44>)
 80052e6:	e000      	b.n	80052ea <LL_ADC_DMA_GetRegAddr+0x2e>
 80052e8:	4b06      	ldr	r3, [pc, #24]	; (8005304 <LL_ADC_DMA_GetRegAddr+0x48>)
 80052ea:	330c      	adds	r3, #12
 80052ec:	60fb      	str	r3, [r7, #12]
  return data_reg_addr;
 80052ee:	68fb      	ldr	r3, [r7, #12]
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	3714      	adds	r7, #20
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr
 80052fc:	50000100 	.word	0x50000100
 8005300:	50000300 	.word	0x50000300
 8005304:	50000700 	.word	0x50000700

08005308 <LL_ADC_SetGainCompensation>:
{
 8005308:	b480      	push	{r7}
 800530a:	b083      	sub	sp, #12
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
 8005310:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8005318:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800531c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005320:	683a      	ldr	r2, [r7, #0]
 8005322:	431a      	orrs	r2, r3
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	691b      	ldr	r3, [r3, #16]
 800532e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005332:	683a      	ldr	r2, [r7, #0]
 8005334:	2a00      	cmp	r2, #0
 8005336:	d002      	beq.n	800533e <LL_ADC_SetGainCompensation+0x36>
 8005338:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800533c:	e000      	b.n	8005340 <LL_ADC_SetGainCompensation+0x38>
 800533e:	2200      	movs	r2, #0
 8005340:	431a      	orrs	r2, r3
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	611a      	str	r2, [r3, #16]
}
 8005346:	bf00      	nop
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <LL_ADC_REG_SetSequencerLength>:
{
 8005352:	b480      	push	{r7}
 8005354:	b083      	sub	sp, #12
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005360:	f023 020f 	bic.w	r2, r3, #15
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	431a      	orrs	r2, r3
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800536c:	bf00      	nop
 800536e:	370c      	adds	r7, #12
 8005370:	46bd      	mov	sp, r7
 8005372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005376:	4770      	bx	lr

08005378 <LL_ADC_REG_SetSequencerRanks>:
{
 8005378:	b480      	push	{r7}
 800537a:	b087      	sub	sp, #28
 800537c:	af00      	add	r7, sp, #0
 800537e:	60f8      	str	r0, [r7, #12]
 8005380:	60b9      	str	r1, [r7, #8]
 8005382:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	3330      	adds	r3, #48	; 0x30
 8005388:	461a      	mov	r2, r3
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	0a1b      	lsrs	r3, r3, #8
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	f003 030c 	and.w	r3, r3, #12
 8005394:	4413      	add	r3, r2
 8005396:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8005398:	697b      	ldr	r3, [r7, #20]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	f003 031f 	and.w	r3, r3, #31
 80053a2:	211f      	movs	r1, #31
 80053a4:	fa01 f303 	lsl.w	r3, r1, r3
 80053a8:	43db      	mvns	r3, r3
 80053aa:	401a      	ands	r2, r3
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	0e9b      	lsrs	r3, r3, #26
 80053b0:	f003 011f 	and.w	r1, r3, #31
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f003 031f 	and.w	r3, r3, #31
 80053ba:	fa01 f303 	lsl.w	r3, r1, r3
 80053be:	431a      	orrs	r2, r3
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	601a      	str	r2, [r3, #0]
}
 80053c4:	bf00      	nop
 80053c6:	371c      	adds	r7, #28
 80053c8:	46bd      	mov	sp, r7
 80053ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ce:	4770      	bx	lr

080053d0 <LL_ADC_SetChannelSamplingTime>:
{
 80053d0:	b480      	push	{r7}
 80053d2:	b087      	sub	sp, #28
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	60f8      	str	r0, [r7, #12]
 80053d8:	60b9      	str	r1, [r7, #8]
 80053da:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3314      	adds	r3, #20
 80053e0:	461a      	mov	r2, r3
 80053e2:	68bb      	ldr	r3, [r7, #8]
 80053e4:	0e5b      	lsrs	r3, r3, #25
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	f003 0304 	and.w	r3, r3, #4
 80053ec:	4413      	add	r3, r2
 80053ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	0d1b      	lsrs	r3, r3, #20
 80053f8:	f003 031f 	and.w	r3, r3, #31
 80053fc:	2107      	movs	r1, #7
 80053fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005402:	43db      	mvns	r3, r3
 8005404:	401a      	ands	r2, r3
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	0d1b      	lsrs	r3, r3, #20
 800540a:	f003 031f 	and.w	r3, r3, #31
 800540e:	6879      	ldr	r1, [r7, #4]
 8005410:	fa01 f303 	lsl.w	r3, r1, r3
 8005414:	431a      	orrs	r2, r3
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	601a      	str	r2, [r3, #0]
}
 800541a:	bf00      	nop
 800541c:	371c      	adds	r7, #28
 800541e:	46bd      	mov	sp, r7
 8005420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005424:	4770      	bx	lr
	...

08005428 <LL_ADC_SetChannelSingleDiff>:
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a0f      	ldr	r2, [pc, #60]	; (8005474 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d10a      	bne.n	8005452 <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005448:	431a      	orrs	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005450:	e00a      	b.n	8005468 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800545e:	43db      	mvns	r3, r3
 8005460:	401a      	ands	r2, r3
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8005468:	bf00      	nop
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	407f0000 	.word	0x407f0000

08005478 <LL_ADC_SetOverSamplingScope>:
{
 8005478:	b480      	push	{r7}
 800547a:	b083      	sub	sp, #12
 800547c:	af00      	add	r7, sp, #0
 800547e:	6078      	str	r0, [r7, #4]
 8005480:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	691b      	ldr	r3, [r3, #16]
 8005486:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800548a:	f023 0303 	bic.w	r3, r3, #3
 800548e:	683a      	ldr	r2, [r7, #0]
 8005490:	431a      	orrs	r2, r3
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	611a      	str	r2, [r3, #16]
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr

080054a2 <LL_ADC_DisableDeepPowerDown>:
{
 80054a2:	b480      	push	{r7}
 80054a4:	b083      	sub	sp, #12
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80054b2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6093      	str	r3, [r2, #8]
}
 80054ba:	bf00      	nop
 80054bc:	370c      	adds	r7, #12
 80054be:	46bd      	mov	sp, r7
 80054c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c4:	4770      	bx	lr

080054c6 <LL_ADC_EnableInternalRegulator>:
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80054d6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80054da:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	609a      	str	r2, [r3, #8]
}
 80054e2:	bf00      	nop
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ec:	4770      	bx	lr

080054ee <LL_ADC_Enable>:
{
 80054ee:	b480      	push	{r7}
 80054f0:	b083      	sub	sp, #12
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	689b      	ldr	r3, [r3, #8]
 80054fa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80054fe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005502:	f043 0201 	orr.w	r2, r3, #1
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	609a      	str	r2, [r3, #8]
}
 800550a:	bf00      	nop
 800550c:	370c      	adds	r7, #12
 800550e:	46bd      	mov	sp, r7
 8005510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005514:	4770      	bx	lr

08005516 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8005516:	b480      	push	{r7}
 8005518:	b083      	sub	sp, #12
 800551a:	af00      	add	r7, sp, #0
 800551c:	6078      	str	r0, [r7, #4]
 800551e:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005528:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005532:	4313      	orrs	r3, r2
 8005534:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 800553c:	bf00      	nop
 800553e:	370c      	adds	r7, #12
 8005540:	46bd      	mov	sp, r7
 8005542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005546:	4770      	bx	lr

08005548 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005558:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800555c:	d101      	bne.n	8005562 <LL_ADC_IsCalibrationOnGoing+0x1a>
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr

08005570 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005570:	b480      	push	{r7}
 8005572:	b083      	sub	sp, #12
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005580:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005584:	f043 0204 	orr.w	r2, r3, #4
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800558c:	bf00      	nop
 800558e:	370c      	adds	r7, #12
 8005590:	46bd      	mov	sp, r7
 8005592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005596:	4770      	bx	lr

08005598 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
 8005598:	b480      	push	{r7}
 800559a:	b083      	sub	sp, #12
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f003 0301 	and.w	r3, r3, #1
 80055a8:	2b01      	cmp	r3, #1
 80055aa:	d101      	bne.n	80055b0 <LL_ADC_IsActiveFlag_ADRDY+0x18>
 80055ac:	2301      	movs	r3, #1
 80055ae:	e000      	b.n	80055b2 <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	370c      	adds	r7, #12
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
	...

080055c0 <LL_AHB1_GRP1_EnableClock>:
{
 80055c0:	b480      	push	{r7}
 80055c2:	b085      	sub	sp, #20
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80055c8:	4b08      	ldr	r3, [pc, #32]	; (80055ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80055ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055cc:	4907      	ldr	r1, [pc, #28]	; (80055ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80055d4:	4b05      	ldr	r3, [pc, #20]	; (80055ec <LL_AHB1_GRP1_EnableClock+0x2c>)
 80055d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	4013      	ands	r3, r2
 80055dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80055de:	68fb      	ldr	r3, [r7, #12]
}
 80055e0:	bf00      	nop
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr
 80055ec:	40021000 	.word	0x40021000

080055f0 <LL_AHB2_GRP1_EnableClock>:
{
 80055f0:	b480      	push	{r7}
 80055f2:	b085      	sub	sp, #20
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80055f8:	4b08      	ldr	r3, [pc, #32]	; (800561c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80055fc:	4907      	ldr	r1, [pc, #28]	; (800561c <LL_AHB2_GRP1_EnableClock+0x2c>)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4313      	orrs	r3, r2
 8005602:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005604:	4b05      	ldr	r3, [pc, #20]	; (800561c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005606:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	4013      	ands	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800560e:	68fb      	ldr	r3, [r7, #12]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr
 800561c:	40021000 	.word	0x40021000

08005620 <LL_DMA_EnableChannel>:
{
 8005620:	b480      	push	{r7}
 8005622:	b085      	sub	sp, #20
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 800562e:	4a0c      	ldr	r2, [pc, #48]	; (8005660 <LL_DMA_EnableChannel+0x40>)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	4413      	add	r3, r2
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	461a      	mov	r2, r3
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4413      	add	r3, r2
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4908      	ldr	r1, [pc, #32]	; (8005660 <LL_DMA_EnableChannel+0x40>)
 8005640:	683a      	ldr	r2, [r7, #0]
 8005642:	440a      	add	r2, r1
 8005644:	7812      	ldrb	r2, [r2, #0]
 8005646:	4611      	mov	r1, r2
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	440a      	add	r2, r1
 800564c:	f043 0301 	orr.w	r3, r3, #1
 8005650:	6013      	str	r3, [r2, #0]
}
 8005652:	bf00      	nop
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	08009200 	.word	0x08009200

08005664 <LL_DMA_IsEnabledChannel>:
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
 800566c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8005672:	4a0a      	ldr	r2, [pc, #40]	; (800569c <LL_DMA_IsEnabledChannel+0x38>)
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	4413      	add	r3, r2
 8005678:	781b      	ldrb	r3, [r3, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4413      	add	r3, r2
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f003 0301 	and.w	r3, r3, #1
                    DMA_CCR_EN) == (DMA_CCR_EN)) ? 1UL : 0UL);
 8005686:	2b01      	cmp	r3, #1
 8005688:	d101      	bne.n	800568e <LL_DMA_IsEnabledChannel+0x2a>
 800568a:	2301      	movs	r3, #1
 800568c:	e000      	b.n	8005690 <LL_DMA_IsEnabledChannel+0x2c>
 800568e:	2300      	movs	r3, #0
}
 8005690:	4618      	mov	r0, r3
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	08009200 	.word	0x08009200

080056a0 <LL_DMA_SetDataLength>:
{
 80056a0:	b480      	push	{r7}
 80056a2:	b087      	sub	sp, #28
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	60f8      	str	r0, [r7, #12]
 80056a8:	60b9      	str	r1, [r7, #8]
 80056aa:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 80056b0:	4a0d      	ldr	r2, [pc, #52]	; (80056e8 <LL_DMA_SetDataLength+0x48>)
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	4413      	add	r3, r2
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	461a      	mov	r2, r3
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	4413      	add	r3, r2
 80056be:	685b      	ldr	r3, [r3, #4]
 80056c0:	0c1b      	lsrs	r3, r3, #16
 80056c2:	041b      	lsls	r3, r3, #16
 80056c4:	4908      	ldr	r1, [pc, #32]	; (80056e8 <LL_DMA_SetDataLength+0x48>)
 80056c6:	68ba      	ldr	r2, [r7, #8]
 80056c8:	440a      	add	r2, r1
 80056ca:	7812      	ldrb	r2, [r2, #0]
 80056cc:	4611      	mov	r1, r2
 80056ce:	697a      	ldr	r2, [r7, #20]
 80056d0:	440a      	add	r2, r1
 80056d2:	4611      	mov	r1, r2
 80056d4:	687a      	ldr	r2, [r7, #4]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	604b      	str	r3, [r1, #4]
}
 80056da:	bf00      	nop
 80056dc:	371c      	adds	r7, #28
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	08009200 	.word	0x08009200

080056ec <LL_RCC_SetADCClockSource>:
{
 80056ec:	b480      	push	{r7}
 80056ee:	b083      	sub	sp, #12
 80056f0:	af00      	add	r7, sp, #0
 80056f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80056f4:	4b0e      	ldr	r3, [pc, #56]	; (8005730 <LL_RCC_SetADCClockSource+0x44>)
 80056f6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	0c1b      	lsrs	r3, r3, #16
 80056fe:	f003 031f 	and.w	r3, r3, #31
 8005702:	2103      	movs	r1, #3
 8005704:	fa01 f303 	lsl.w	r3, r1, r3
 8005708:	43db      	mvns	r3, r3
 800570a:	401a      	ands	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	b2d9      	uxtb	r1, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	0c1b      	lsrs	r3, r3, #16
 8005714:	f003 031f 	and.w	r3, r3, #31
 8005718:	fa01 f303 	lsl.w	r3, r1, r3
 800571c:	4904      	ldr	r1, [pc, #16]	; (8005730 <LL_RCC_SetADCClockSource+0x44>)
 800571e:	4313      	orrs	r3, r2
 8005720:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8005724:	bf00      	nop
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572e:	4770      	bx	lr
 8005730:	40021000 	.word	0x40021000

08005734 <STRHAL_ADC_RegInit>:
} adc1_buf, adc2_buf, adc3_buf, adc4_buf, adc5_buf;

static volatile uint64_t STRHAL_ADC_ChannelState[2] = { 0, 0 };

static void STRHAL_ADC_RegInit(ADC_TypeDef *ADCx)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b08c      	sub	sp, #48	; 0x30
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
	LL_ADC_InitTypeDef ADC_InitStruct =
 800573c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005740:	2200      	movs	r2, #0
 8005742:	601a      	str	r2, [r3, #0]
 8005744:	605a      	str	r2, [r3, #4]
 8005746:	609a      	str	r2, [r3, #8]
	{ 0 };
	LL_ADC_REG_InitTypeDef ADC_REG_InitStruct =
 8005748:	f107 030c 	add.w	r3, r7, #12
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
 8005750:	605a      	str	r2, [r3, #4]
 8005752:	609a      	str	r2, [r3, #8]
 8005754:	60da      	str	r2, [r3, #12]
 8005756:	611a      	str	r2, [r3, #16]
 8005758:	615a      	str	r2, [r3, #20]
	{ 0 };
	ADC_InitStruct.Resolution = STRHAL_ADC_RESOLUTION;
 800575a:	2300      	movs	r3, #0
 800575c:	627b      	str	r3, [r7, #36]	; 0x24
	ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 800575e:	2300      	movs	r3, #0
 8005760:	62bb      	str	r3, [r7, #40]	; 0x28
	ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8005762:	2300      	movs	r3, #0
 8005764:	62fb      	str	r3, [r7, #44]	; 0x2c
	LL_ADC_Init(ADCx, &ADC_InitStruct);
 8005766:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800576a:	4619      	mov	r1, r3
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f7fd fceb 	bl	8003148 <LL_ADC_Init>
	ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8005772:	2300      	movs	r3, #0
 8005774:	60fb      	str	r3, [r7, #12]
	ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8005776:	2300      	movs	r3, #0
 8005778:	613b      	str	r3, [r7, #16]
	ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800577a:	2300      	movs	r3, #0
 800577c:	617b      	str	r3, [r7, #20]
	ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 800577e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005782:	61bb      	str	r3, [r7, #24]
	//ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
	ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8005784:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005788:	623b      	str	r3, [r7, #32]
	ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 800578a:	2303      	movs	r3, #3
 800578c:	61fb      	str	r3, [r7, #28]
	LL_ADC_REG_Init(ADCx, &ADC_REG_InitStruct);
 800578e:	f107 030c 	add.w	r3, r7, #12
 8005792:	4619      	mov	r1, r3
 8005794:	6878      	ldr	r0, [r7, #4]
 8005796:	f7fd fcfd 	bl	8003194 <LL_ADC_REG_Init>
	LL_ADC_SetGainCompensation(ADCx, 0);
 800579a:	2100      	movs	r1, #0
 800579c:	6878      	ldr	r0, [r7, #4]
 800579e:	f7ff fdb3 	bl	8005308 <LL_ADC_SetGainCompensation>
	LL_ADC_SetOverSamplingScope(ADCx, LL_ADC_OVS_DISABLE);
 80057a2:	2100      	movs	r1, #0
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7ff fe67 	bl	8005478 <LL_ADC_SetOverSamplingScope>
	LL_ADC_DisableDeepPowerDown(ADCx);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f7ff fe79 	bl	80054a2 <LL_ADC_DisableDeepPowerDown>
}
 80057b0:	bf00      	nop
 80057b2:	3730      	adds	r7, #48	; 0x30
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bd80      	pop	{r7, pc}

080057b8 <STRHAL_ADC_DmaInit>:

static void STRHAL_ADC_DmaInit(DMA_TypeDef *DMAx, uint32_t dmaChannel, uint32_t dest, uint32_t src, uint32_t periph)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b090      	sub	sp, #64	; 0x40
 80057bc:	af00      	add	r7, sp, #0
 80057be:	60f8      	str	r0, [r7, #12]
 80057c0:	60b9      	str	r1, [r7, #8]
 80057c2:	607a      	str	r2, [r7, #4]
 80057c4:	603b      	str	r3, [r7, #0]
	LL_DMA_InitTypeDef DMA_InitStruct =
 80057c6:	f107 0314 	add.w	r3, r7, #20
 80057ca:	222c      	movs	r2, #44	; 0x2c
 80057cc:	2100      	movs	r1, #0
 80057ce:	4618      	mov	r0, r3
 80057d0:	f003 fb10 	bl	8008df4 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80057d4:	2300      	movs	r3, #0
 80057d6:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.MemoryOrM2MDstAddress = dest;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_HALFWORD;
 80057dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057e0:	633b      	str	r3, [r7, #48]	; 0x30
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80057e2:	2380      	movs	r3, #128	; 0x80
 80057e4:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 80057e6:	2320      	movs	r3, #32
 80057e8:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.NbData = 0;
 80057ea:	2300      	movs	r3, #0
 80057ec:	637b      	str	r3, [r7, #52]	; 0x34
	DMA_InitStruct.PeriphOrM2MSrcAddress = src;
 80057ee:	683b      	ldr	r3, [r7, #0]
 80057f0:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_HALFWORD;
 80057f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80057f6:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_PERIPH_NOINCREMENT;
 80057f8:	2300      	movs	r3, #0
 80057fa:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.PeriphRequest = periph;
 80057fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057fe:	63bb      	str	r3, [r7, #56]	; 0x38
	DMA_InitStruct.Priority = STRHAL_ADC_DMA_PRIORITY;
 8005800:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005804:	63fb      	str	r3, [r7, #60]	; 0x3c

	LL_DMA_Init(DMAx, dmaChannel, &DMA_InitStruct);
 8005806:	f107 0314 	add.w	r3, r7, #20
 800580a:	461a      	mov	r2, r3
 800580c:	68b9      	ldr	r1, [r7, #8]
 800580e:	68f8      	ldr	r0, [r7, #12]
 8005810:	f7fd fdb6 	bl	8003380 <LL_DMA_Init>
}
 8005814:	bf00      	nop
 8005816:	3740      	adds	r7, #64	; 0x40
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <STRHAL_ADC_Calibrate>:

static void STRHAL_ADC_Calibrate()
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
	LL_ADC_EnableInternalRegulator(ADC1);
 8005820:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005824:	f7ff fe4f 	bl	80054c6 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005828:	2064      	movs	r0, #100	; 0x64
 800582a:	f7ff f8ef 	bl	8004a0c <LL_mDelay>
	LL_ADC_StartCalibration(ADC1, STRHAL_ADC_SINGLEDIFF);
 800582e:	217f      	movs	r1, #127	; 0x7f
 8005830:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005834:	f7ff fe6f 	bl	8005516 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC1));
 8005838:	bf00      	nop
 800583a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800583e:	f7ff fe83 	bl	8005548 <LL_ADC_IsCalibrationOnGoing>
 8005842:	4603      	mov	r3, r0
 8005844:	2b00      	cmp	r3, #0
 8005846:	d1f8      	bne.n	800583a <STRHAL_ADC_Calibrate+0x1e>

	LL_ADC_EnableInternalRegulator(ADC2);
 8005848:	4823      	ldr	r0, [pc, #140]	; (80058d8 <STRHAL_ADC_Calibrate+0xbc>)
 800584a:	f7ff fe3c 	bl	80054c6 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 800584e:	2064      	movs	r0, #100	; 0x64
 8005850:	f7ff f8dc 	bl	8004a0c <LL_mDelay>
	LL_ADC_StartCalibration(ADC2, STRHAL_ADC_SINGLEDIFF);
 8005854:	217f      	movs	r1, #127	; 0x7f
 8005856:	4820      	ldr	r0, [pc, #128]	; (80058d8 <STRHAL_ADC_Calibrate+0xbc>)
 8005858:	f7ff fe5d 	bl	8005516 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC2));
 800585c:	bf00      	nop
 800585e:	481e      	ldr	r0, [pc, #120]	; (80058d8 <STRHAL_ADC_Calibrate+0xbc>)
 8005860:	f7ff fe72 	bl	8005548 <LL_ADC_IsCalibrationOnGoing>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d1f9      	bne.n	800585e <STRHAL_ADC_Calibrate+0x42>

	LL_ADC_EnableInternalRegulator(ADC3);
 800586a:	481c      	ldr	r0, [pc, #112]	; (80058dc <STRHAL_ADC_Calibrate+0xc0>)
 800586c:	f7ff fe2b 	bl	80054c6 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005870:	2064      	movs	r0, #100	; 0x64
 8005872:	f7ff f8cb 	bl	8004a0c <LL_mDelay>
	LL_ADC_StartCalibration(ADC3, STRHAL_ADC_SINGLEDIFF);
 8005876:	217f      	movs	r1, #127	; 0x7f
 8005878:	4818      	ldr	r0, [pc, #96]	; (80058dc <STRHAL_ADC_Calibrate+0xc0>)
 800587a:	f7ff fe4c 	bl	8005516 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC3));
 800587e:	bf00      	nop
 8005880:	4816      	ldr	r0, [pc, #88]	; (80058dc <STRHAL_ADC_Calibrate+0xc0>)
 8005882:	f7ff fe61 	bl	8005548 <LL_ADC_IsCalibrationOnGoing>
 8005886:	4603      	mov	r3, r0
 8005888:	2b00      	cmp	r3, #0
 800588a:	d1f9      	bne.n	8005880 <STRHAL_ADC_Calibrate+0x64>

	LL_ADC_EnableInternalRegulator(ADC4);
 800588c:	4814      	ldr	r0, [pc, #80]	; (80058e0 <STRHAL_ADC_Calibrate+0xc4>)
 800588e:	f7ff fe1a 	bl	80054c6 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 8005892:	2064      	movs	r0, #100	; 0x64
 8005894:	f7ff f8ba 	bl	8004a0c <LL_mDelay>
	LL_ADC_StartCalibration(ADC4, STRHAL_ADC_SINGLEDIFF);
 8005898:	217f      	movs	r1, #127	; 0x7f
 800589a:	4811      	ldr	r0, [pc, #68]	; (80058e0 <STRHAL_ADC_Calibrate+0xc4>)
 800589c:	f7ff fe3b 	bl	8005516 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC4));
 80058a0:	bf00      	nop
 80058a2:	480f      	ldr	r0, [pc, #60]	; (80058e0 <STRHAL_ADC_Calibrate+0xc4>)
 80058a4:	f7ff fe50 	bl	8005548 <LL_ADC_IsCalibrationOnGoing>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d1f9      	bne.n	80058a2 <STRHAL_ADC_Calibrate+0x86>

	LL_ADC_EnableInternalRegulator(ADC5);
 80058ae:	480d      	ldr	r0, [pc, #52]	; (80058e4 <STRHAL_ADC_Calibrate+0xc8>)
 80058b0:	f7ff fe09 	bl	80054c6 <LL_ADC_EnableInternalRegulator>
	LL_mDelay(100);
 80058b4:	2064      	movs	r0, #100	; 0x64
 80058b6:	f7ff f8a9 	bl	8004a0c <LL_mDelay>
	LL_ADC_StartCalibration(ADC5, STRHAL_ADC_SINGLEDIFF);
 80058ba:	217f      	movs	r1, #127	; 0x7f
 80058bc:	4809      	ldr	r0, [pc, #36]	; (80058e4 <STRHAL_ADC_Calibrate+0xc8>)
 80058be:	f7ff fe2a 	bl	8005516 <LL_ADC_StartCalibration>
	while (LL_ADC_IsCalibrationOnGoing(ADC5));
 80058c2:	bf00      	nop
 80058c4:	4807      	ldr	r0, [pc, #28]	; (80058e4 <STRHAL_ADC_Calibrate+0xc8>)
 80058c6:	f7ff fe3f 	bl	8005548 <LL_ADC_IsCalibrationOnGoing>
 80058ca:	4603      	mov	r3, r0
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d1f9      	bne.n	80058c4 <STRHAL_ADC_Calibrate+0xa8>
}
 80058d0:	bf00      	nop
 80058d2:	bf00      	nop
 80058d4:	bd80      	pop	{r7, pc}
 80058d6:	bf00      	nop
 80058d8:	50000100 	.word	0x50000100
 80058dc:	50000400 	.word	0x50000400
 80058e0:	50000500 	.word	0x50000500
 80058e4:	50000600 	.word	0x50000600

080058e8 <STRHAL_ADC_Init>:

void STRHAL_ADC_Init()
{
 80058e8:	b590      	push	{r4, r7, lr}
 80058ea:	b087      	sub	sp, #28
 80058ec:	af02      	add	r7, sp, #8
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
	}
	else if (STRHAL_ADC_DMA == DMA2)
	{
		LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA2);
 80058ee:	2002      	movs	r0, #2
 80058f0:	f7ff fe66 	bl	80055c0 <LL_AHB1_GRP1_EnableClock>
	}

	LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 80058f4:	4846      	ldr	r0, [pc, #280]	; (8005a10 <STRHAL_ADC_Init+0x128>)
 80058f6:	f7ff fef9 	bl	80056ec <LL_RCC_SetADCClockSource>
	LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 80058fa:	4846      	ldr	r0, [pc, #280]	; (8005a14 <STRHAL_ADC_Init+0x12c>)
 80058fc:	f7ff fef6 	bl	80056ec <LL_RCC_SetADCClockSource>

	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 8005900:	2004      	movs	r0, #4
 8005902:	f7ff fe5d 	bl	80055c0 <LL_AHB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 8005906:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800590a:	f7ff fe71 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800590e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8005912:	f7ff fe6d 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>

	//Init DMA for ADC123
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL, (uint32_t) adc1_buf.data, LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC1);
 8005916:	4c40      	ldr	r4, [pc, #256]	; (8005a18 <STRHAL_ADC_Init+0x130>)
 8005918:	2100      	movs	r1, #0
 800591a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800591e:	f7ff fccd 	bl	80052bc <LL_ADC_DMA_GetRegAddr>
 8005922:	4603      	mov	r3, r0
 8005924:	2205      	movs	r2, #5
 8005926:	9200      	str	r2, [sp, #0]
 8005928:	4622      	mov	r2, r4
 800592a:	2100      	movs	r1, #0
 800592c:	483b      	ldr	r0, [pc, #236]	; (8005a1c <STRHAL_ADC_Init+0x134>)
 800592e:	f7ff ff43 	bl	80057b8 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1, (uint32_t) adc2_buf.data, LL_ADC_DMA_GetRegAddr(ADC2, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC2);
 8005932:	4c3b      	ldr	r4, [pc, #236]	; (8005a20 <STRHAL_ADC_Init+0x138>)
 8005934:	2100      	movs	r1, #0
 8005936:	483b      	ldr	r0, [pc, #236]	; (8005a24 <STRHAL_ADC_Init+0x13c>)
 8005938:	f7ff fcc0 	bl	80052bc <LL_ADC_DMA_GetRegAddr>
 800593c:	4603      	mov	r3, r0
 800593e:	2224      	movs	r2, #36	; 0x24
 8005940:	9200      	str	r2, [sp, #0]
 8005942:	4622      	mov	r2, r4
 8005944:	2101      	movs	r1, #1
 8005946:	4835      	ldr	r0, [pc, #212]	; (8005a1c <STRHAL_ADC_Init+0x134>)
 8005948:	f7ff ff36 	bl	80057b8 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2, (uint32_t) adc3_buf.data, LL_ADC_DMA_GetRegAddr(ADC3, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC3);
 800594c:	4c36      	ldr	r4, [pc, #216]	; (8005a28 <STRHAL_ADC_Init+0x140>)
 800594e:	2100      	movs	r1, #0
 8005950:	4836      	ldr	r0, [pc, #216]	; (8005a2c <STRHAL_ADC_Init+0x144>)
 8005952:	f7ff fcb3 	bl	80052bc <LL_ADC_DMA_GetRegAddr>
 8005956:	4603      	mov	r3, r0
 8005958:	2225      	movs	r2, #37	; 0x25
 800595a:	9200      	str	r2, [sp, #0]
 800595c:	4622      	mov	r2, r4
 800595e:	2102      	movs	r1, #2
 8005960:	482e      	ldr	r0, [pc, #184]	; (8005a1c <STRHAL_ADC_Init+0x134>)
 8005962:	f7ff ff29 	bl	80057b8 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3, (uint32_t) adc4_buf.data, LL_ADC_DMA_GetRegAddr(ADC4, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC4);
 8005966:	4c32      	ldr	r4, [pc, #200]	; (8005a30 <STRHAL_ADC_Init+0x148>)
 8005968:	2100      	movs	r1, #0
 800596a:	4832      	ldr	r0, [pc, #200]	; (8005a34 <STRHAL_ADC_Init+0x14c>)
 800596c:	f7ff fca6 	bl	80052bc <LL_ADC_DMA_GetRegAddr>
 8005970:	4603      	mov	r3, r0
 8005972:	2226      	movs	r2, #38	; 0x26
 8005974:	9200      	str	r2, [sp, #0]
 8005976:	4622      	mov	r2, r4
 8005978:	2103      	movs	r1, #3
 800597a:	4828      	ldr	r0, [pc, #160]	; (8005a1c <STRHAL_ADC_Init+0x134>)
 800597c:	f7ff ff1c 	bl	80057b8 <STRHAL_ADC_DmaInit>
	STRHAL_ADC_DmaInit(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4, (uint32_t) adc5_buf.data, LL_ADC_DMA_GetRegAddr(ADC5, LL_ADC_DMA_REG_REGULAR_DATA), LL_DMAMUX_REQ_ADC5);
 8005980:	4c2d      	ldr	r4, [pc, #180]	; (8005a38 <STRHAL_ADC_Init+0x150>)
 8005982:	2100      	movs	r1, #0
 8005984:	482d      	ldr	r0, [pc, #180]	; (8005a3c <STRHAL_ADC_Init+0x154>)
 8005986:	f7ff fc99 	bl	80052bc <LL_ADC_DMA_GetRegAddr>
 800598a:	4603      	mov	r3, r0
 800598c:	2227      	movs	r2, #39	; 0x27
 800598e:	9200      	str	r2, [sp, #0]
 8005990:	4622      	mov	r2, r4
 8005992:	2104      	movs	r1, #4
 8005994:	4821      	ldr	r0, [pc, #132]	; (8005a1c <STRHAL_ADC_Init+0x134>)
 8005996:	f7ff ff0f 	bl	80057b8 <STRHAL_ADC_DmaInit>

	LL_ADC_CommonInitTypeDef ADC_CommonInitStruct =
 800599a:	463b      	mov	r3, r7
 800599c:	2200      	movs	r2, #0
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	605a      	str	r2, [r3, #4]
 80059a2:	609a      	str	r2, [r3, #8]
 80059a4:	60da      	str	r2, [r3, #12]
	{ 0 };

	ADC_CommonInitStruct.CommonClock = STRHAL_ADC_COMMONCLOCK;
 80059a6:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 80059aa:	603b      	str	r3, [r7, #0]
	ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80059ac:	2300      	movs	r3, #0
 80059ae:	607b      	str	r3, [r7, #4]
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80059b0:	463b      	mov	r3, r7
 80059b2:	4619      	mov	r1, r3
 80059b4:	4822      	ldr	r0, [pc, #136]	; (8005a40 <STRHAL_ADC_Init+0x158>)
 80059b6:	f7fd fb63 	bl	8003080 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC2), &ADC_CommonInitStruct);
 80059ba:	463b      	mov	r3, r7
 80059bc:	4619      	mov	r1, r3
 80059be:	4820      	ldr	r0, [pc, #128]	; (8005a40 <STRHAL_ADC_Init+0x158>)
 80059c0:	f7fd fb5e 	bl	8003080 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 80059c4:	463b      	mov	r3, r7
 80059c6:	4619      	mov	r1, r3
 80059c8:	481e      	ldr	r0, [pc, #120]	; (8005a44 <STRHAL_ADC_Init+0x15c>)
 80059ca:	f7fd fb59 	bl	8003080 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC4), &ADC_CommonInitStruct);
 80059ce:	463b      	mov	r3, r7
 80059d0:	4619      	mov	r1, r3
 80059d2:	481c      	ldr	r0, [pc, #112]	; (8005a44 <STRHAL_ADC_Init+0x15c>)
 80059d4:	f7fd fb54 	bl	8003080 <LL_ADC_CommonInit>
	LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC5), &ADC_CommonInitStruct);
 80059d8:	463b      	mov	r3, r7
 80059da:	4619      	mov	r1, r3
 80059dc:	4819      	ldr	r0, [pc, #100]	; (8005a44 <STRHAL_ADC_Init+0x15c>)
 80059de:	f7fd fb4f 	bl	8003080 <LL_ADC_CommonInit>

	STRHAL_ADC_RegInit(ADC1);
 80059e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80059e6:	f7ff fea5 	bl	8005734 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC2);
 80059ea:	480e      	ldr	r0, [pc, #56]	; (8005a24 <STRHAL_ADC_Init+0x13c>)
 80059ec:	f7ff fea2 	bl	8005734 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC3);
 80059f0:	480e      	ldr	r0, [pc, #56]	; (8005a2c <STRHAL_ADC_Init+0x144>)
 80059f2:	f7ff fe9f 	bl	8005734 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC4);
 80059f6:	480f      	ldr	r0, [pc, #60]	; (8005a34 <STRHAL_ADC_Init+0x14c>)
 80059f8:	f7ff fe9c 	bl	8005734 <STRHAL_ADC_RegInit>
	STRHAL_ADC_RegInit(ADC5);
 80059fc:	480f      	ldr	r0, [pc, #60]	; (8005a3c <STRHAL_ADC_Init+0x154>)
 80059fe:	f7ff fe99 	bl	8005734 <STRHAL_ADC_RegInit>

	STRHAL_ADC_Calibrate();
 8005a02:	f7ff ff0b 	bl	800581c <STRHAL_ADC_Calibrate>
}
 8005a06:	bf00      	nop
 8005a08:	3714      	adds	r7, #20
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd90      	pop	{r4, r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	001c0002 	.word	0x001c0002
 8005a14:	001e0002 	.word	0x001e0002
 8005a18:	20000a68 	.word	0x20000a68
 8005a1c:	40020400 	.word	0x40020400
 8005a20:	20000a94 	.word	0x20000a94
 8005a24:	50000100 	.word	0x50000100
 8005a28:	20000ac0 	.word	0x20000ac0
 8005a2c:	50000400 	.word	0x50000400
 8005a30:	20000aec 	.word	0x20000aec
 8005a34:	50000500 	.word	0x50000500
 8005a38:	20000b18 	.word	0x20000b18
 8005a3c:	50000600 	.word	0x50000600
 8005a40:	50000300 	.word	0x50000300
 8005a44:	50000700 	.word	0x50000700

08005a48 <STRHAL_ADC_SubscribeChannel>:

STRHAL_ADC_Data_t* STRHAL_ADC_SubscribeChannel(STRHAL_ADC_Channel_t *channel, STRHAL_ADC_InType_t type)
{
 8005a48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a4c:	b0a1      	sub	sp, #132	; 0x84
 8005a4e:	af00      	add	r7, sp, #0
 8005a50:	6378      	str	r0, [r7, #52]	; 0x34
 8005a52:	460b      	mov	r3, r1
 8005a54:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	STRHAL_ADC_AnalogPin_t analogPin;
	STRHAL_ADC_Data_t *data_ptr = NULL;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	67fb      	str	r3, [r7, #124]	; 0x7c
	uint32_t *length_ptr = NULL;
 8005a5c:	2300      	movs	r3, #0
 8005a5e:	67bb      	str	r3, [r7, #120]	; 0x78
	uint32_t dmaChannel = 0;
 8005a60:	2300      	movs	r3, #0
 8005a62:	677b      	str	r3, [r7, #116]	; 0x74
	uint64_t adcChannelMsk[2] = { 0, 0 };
 8005a64:	f04f 0200 	mov.w	r2, #0
 8005a68:	f04f 0300 	mov.w	r3, #0
 8005a6c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8005a70:	f04f 0200 	mov.w	r2, #0
 8005a74:	f04f 0300 	mov.w	r3, #0
 8005a78:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
	if (channel->ADCx == ADC1)
 8005a7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005a84:	d11c      	bne.n	8005ac0 <STRHAL_ADC_SubscribeChannel+0x78>
	{
		analogPin = gpioMapping[0][channel->channelId];
 8005a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a88:	791b      	ldrb	r3, [r3, #4]
 8005a8a:	4aa3      	ldr	r2, [pc, #652]	; (8005d18 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005a8c:	011b      	lsls	r3, r3, #4
 8005a8e:	4413      	add	r3, r2
 8005a90:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8005a94:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a96:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		data_ptr = adc1_buf.data;
 8005a9a:	4ba0      	ldr	r3, [pc, #640]	; (8005d1c <STRHAL_ADC_SubscribeChannel+0x2d4>)
 8005a9c:	67fb      	str	r3, [r7, #124]	; 0x7c
		length_ptr = &adc1_buf.length;
 8005a9e:	4ba0      	ldr	r3, [pc, #640]	; (8005d20 <STRHAL_ADC_SubscribeChannel+0x2d8>)
 8005aa0:	67bb      	str	r3, [r7, #120]	; 0x78
		dmaChannel = STRHAL_ADC_DMA_CHANNEL;
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	677b      	str	r3, [r7, #116]	; 0x74
		adcChannelMsk[0] = (1U) << (channel->channelId);
 8005aa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aa8:	791b      	ldrb	r3, [r3, #4]
 8005aaa:	461a      	mov	r2, r3
 8005aac:	2301      	movs	r3, #1
 8005aae:	4093      	lsls	r3, r2
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ab4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ab6:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8005aba:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8005abe:	e091      	b.n	8005be4 <STRHAL_ADC_SubscribeChannel+0x19c>
	}
	else if (channel->ADCx == ADC2)
 8005ac0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	4b97      	ldr	r3, [pc, #604]	; (8005d24 <STRHAL_ADC_SubscribeChannel+0x2dc>)
 8005ac6:	429a      	cmp	r2, r3
 8005ac8:	d11e      	bne.n	8005b08 <STRHAL_ADC_SubscribeChannel+0xc0>
	{
		analogPin = gpioMapping[1][channel->channelId];
 8005aca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005acc:	791b      	ldrb	r3, [r3, #4]
 8005ace:	4a92      	ldr	r2, [pc, #584]	; (8005d18 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005ad0:	3313      	adds	r3, #19
 8005ad2:	011b      	lsls	r3, r3, #4
 8005ad4:	4413      	add	r3, r2
 8005ad6:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8005ada:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005adc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		data_ptr = adc2_buf.data;
 8005ae0:	4b91      	ldr	r3, [pc, #580]	; (8005d28 <STRHAL_ADC_SubscribeChannel+0x2e0>)
 8005ae2:	67fb      	str	r3, [r7, #124]	; 0x7c
		length_ptr = &adc2_buf.length;
 8005ae4:	4b91      	ldr	r3, [pc, #580]	; (8005d2c <STRHAL_ADC_SubscribeChannel+0x2e4>)
 8005ae6:	67bb      	str	r3, [r7, #120]	; 0x78
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 1;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	677b      	str	r3, [r7, #116]	; 0x74
		adcChannelMsk[0] = (1U) << (STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005aec:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005aee:	791b      	ldrb	r3, [r3, #4]
 8005af0:	3313      	adds	r3, #19
 8005af2:	2201      	movs	r2, #1
 8005af4:	fa02 f303 	lsl.w	r3, r2, r3
 8005af8:	2200      	movs	r2, #0
 8005afa:	623b      	str	r3, [r7, #32]
 8005afc:	627a      	str	r2, [r7, #36]	; 0x24
 8005afe:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
 8005b02:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8005b06:	e06d      	b.n	8005be4 <STRHAL_ADC_SubscribeChannel+0x19c>
	}
	else if (channel->ADCx == ADC3)
 8005b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	4b88      	ldr	r3, [pc, #544]	; (8005d30 <STRHAL_ADC_SubscribeChannel+0x2e8>)
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	d11e      	bne.n	8005b50 <STRHAL_ADC_SubscribeChannel+0x108>
	{
		analogPin = gpioMapping[2][channel->channelId];
 8005b12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b14:	791b      	ldrb	r3, [r3, #4]
 8005b16:	4a80      	ldr	r2, [pc, #512]	; (8005d18 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005b18:	3326      	adds	r3, #38	; 0x26
 8005b1a:	011b      	lsls	r3, r3, #4
 8005b1c:	4413      	add	r3, r2
 8005b1e:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8005b22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b24:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		data_ptr = adc3_buf.data;
 8005b28:	4b82      	ldr	r3, [pc, #520]	; (8005d34 <STRHAL_ADC_SubscribeChannel+0x2ec>)
 8005b2a:	67fb      	str	r3, [r7, #124]	; 0x7c
		length_ptr = &adc3_buf.length;
 8005b2c:	4b82      	ldr	r3, [pc, #520]	; (8005d38 <STRHAL_ADC_SubscribeChannel+0x2f0>)
 8005b2e:	67bb      	str	r3, [r7, #120]	; 0x78
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 2;
 8005b30:	2302      	movs	r3, #2
 8005b32:	677b      	str	r3, [r7, #116]	; 0x74
		adcChannelMsk[0] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005b34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b36:	791b      	ldrb	r3, [r3, #4]
 8005b38:	3326      	adds	r3, #38	; 0x26
 8005b3a:	2201      	movs	r2, #1
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	2200      	movs	r2, #0
 8005b42:	61bb      	str	r3, [r7, #24]
 8005b44:	61fa      	str	r2, [r7, #28]
 8005b46:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
 8005b4a:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8005b4e:	e049      	b.n	8005be4 <STRHAL_ADC_SubscribeChannel+0x19c>
	}
	else if (channel->ADCx == ADC4)
 8005b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a79      	ldr	r2, [pc, #484]	; (8005d3c <STRHAL_ADC_SubscribeChannel+0x2f4>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d11e      	bne.n	8005b98 <STRHAL_ADC_SubscribeChannel+0x150>
	{
		analogPin = gpioMapping[3][channel->channelId];
 8005b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b5c:	791b      	ldrb	r3, [r3, #4]
 8005b5e:	4a6e      	ldr	r2, [pc, #440]	; (8005d18 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005b60:	3339      	adds	r3, #57	; 0x39
 8005b62:	011b      	lsls	r3, r3, #4
 8005b64:	4413      	add	r3, r2
 8005b66:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8005b6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005b6c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		data_ptr = adc4_buf.data;
 8005b70:	4b73      	ldr	r3, [pc, #460]	; (8005d40 <STRHAL_ADC_SubscribeChannel+0x2f8>)
 8005b72:	67fb      	str	r3, [r7, #124]	; 0x7c
		length_ptr = &adc4_buf.length;
 8005b74:	4b73      	ldr	r3, [pc, #460]	; (8005d44 <STRHAL_ADC_SubscribeChannel+0x2fc>)
 8005b76:	67bb      	str	r3, [r7, #120]	; 0x78
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 3;
 8005b78:	2303      	movs	r3, #3
 8005b7a:	677b      	str	r3, [r7, #116]	; 0x74
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b7e:	791b      	ldrb	r3, [r3, #4]
 8005b80:	3326      	adds	r3, #38	; 0x26
 8005b82:	2201      	movs	r2, #1
 8005b84:	fa02 f303 	lsl.w	r3, r2, r3
 8005b88:	2200      	movs	r2, #0
 8005b8a:	613b      	str	r3, [r7, #16]
 8005b8c:	617a      	str	r2, [r7, #20]
 8005b8e:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 8005b92:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8005b96:	e025      	b.n	8005be4 <STRHAL_ADC_SubscribeChannel+0x19c>
	}
	else if (channel->ADCx == ADC5)
 8005b98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a6a      	ldr	r2, [pc, #424]	; (8005d48 <STRHAL_ADC_SubscribeChannel+0x300>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d11e      	bne.n	8005be0 <STRHAL_ADC_SubscribeChannel+0x198>
	{
		analogPin = gpioMapping[4][channel->channelId];
 8005ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba4:	791b      	ldrb	r3, [r3, #4]
 8005ba6:	4a5c      	ldr	r2, [pc, #368]	; (8005d18 <STRHAL_ADC_SubscribeChannel+0x2d0>)
 8005ba8:	334c      	adds	r3, #76	; 0x4c
 8005baa:	011b      	lsls	r3, r3, #4
 8005bac:	4413      	add	r3, r2
 8005bae:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8005bb2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005bb4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		data_ptr = adc5_buf.data;
 8005bb8:	4b64      	ldr	r3, [pc, #400]	; (8005d4c <STRHAL_ADC_SubscribeChannel+0x304>)
 8005bba:	67fb      	str	r3, [r7, #124]	; 0x7c
		length_ptr = &adc5_buf.length;
 8005bbc:	4b64      	ldr	r3, [pc, #400]	; (8005d50 <STRHAL_ADC_SubscribeChannel+0x308>)
 8005bbe:	67bb      	str	r3, [r7, #120]	; 0x78
		dmaChannel = STRHAL_ADC_DMA_CHANNEL + 4;
 8005bc0:	2304      	movs	r3, #4
 8005bc2:	677b      	str	r3, [r7, #116]	; 0x74
		adcChannelMsk[1] = (1U) << (2 * STRHAL_ADC_CHANNEL_LAST + channel->channelId);
 8005bc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005bc6:	791b      	ldrb	r3, [r3, #4]
 8005bc8:	3326      	adds	r3, #38	; 0x26
 8005bca:	2201      	movs	r2, #1
 8005bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8005bd0:	2200      	movs	r2, #0
 8005bd2:	60bb      	str	r3, [r7, #8]
 8005bd4:	60fa      	str	r2, [r7, #12]
 8005bd6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8005bda:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8005bde:	e001      	b.n	8005be4 <STRHAL_ADC_SubscribeChannel+0x19c>
	}
	else
	{
		return NULL;
 8005be0:	2300      	movs	r3, #0
 8005be2:	e094      	b.n	8005d0e <STRHAL_ADC_SubscribeChannel+0x2c6>
	}

	// wrong input type passed
	if (analogPin.type != type)
 8005be4:	f897 3068 	ldrb.w	r3, [r7, #104]	; 0x68
 8005be8:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d001      	beq.n	8005bf4 <STRHAL_ADC_SubscribeChannel+0x1ac>
	{
		return NULL;
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	e08c      	b.n	8005d0e <STRHAL_ADC_SubscribeChannel+0x2c6>
	}

	// channel already initialized
	if ((STRHAL_ADC_ChannelState[0] & adcChannelMsk[0]) && (STRHAL_ADC_ChannelState[1] & adcChannelMsk[1]))
 8005bf4:	4b57      	ldr	r3, [pc, #348]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005bf6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bfa:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005bfe:	ea00 0a02 	and.w	sl, r0, r2
 8005c02:	ea01 0b03 	and.w	fp, r1, r3
 8005c06:	ea5a 030b 	orrs.w	r3, sl, fp
 8005c0a:	d00d      	beq.n	8005c28 <STRHAL_ADC_SubscribeChannel+0x1e0>
 8005c0c:	4b51      	ldr	r3, [pc, #324]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005c0e:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005c12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c16:	ea00 0802 	and.w	r8, r0, r2
 8005c1a:	ea01 0903 	and.w	r9, r1, r3
 8005c1e:	ea58 0309 	orrs.w	r3, r8, r9
 8005c22:	d001      	beq.n	8005c28 <STRHAL_ADC_SubscribeChannel+0x1e0>
	{
		return NULL;
 8005c24:	2300      	movs	r3, #0
 8005c26:	e072      	b.n	8005d0e <STRHAL_ADC_SubscribeChannel+0x2c6>
	}

	STRHAL_ADC_ChannelState[0] |= adcChannelMsk[0];
 8005c28:	4b4a      	ldr	r3, [pc, #296]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005c2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005c2e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c32:	ea40 0402 	orr.w	r4, r0, r2
 8005c36:	603c      	str	r4, [r7, #0]
 8005c38:	430b      	orrs	r3, r1
 8005c3a:	607b      	str	r3, [r7, #4]
 8005c3c:	4b45      	ldr	r3, [pc, #276]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005c3e:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005c42:	e9c3 1200 	strd	r1, r2, [r3]
	STRHAL_ADC_ChannelState[1] |= adcChannelMsk[1];
 8005c46:	4b43      	ldr	r3, [pc, #268]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005c48:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8005c4c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c50:	ea40 0502 	orr.w	r5, r0, r2
 8005c54:	ea41 0603 	orr.w	r6, r1, r3
 8005c58:	4b3e      	ldr	r3, [pc, #248]	; (8005d54 <STRHAL_ADC_SubscribeChannel+0x30c>)
 8005c5a:	e9c3 5602 	strd	r5, r6, [r3, #8]

	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8005c5e:	2004      	movs	r0, #4
 8005c60:	f7ff fcc6 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8005c64:	2020      	movs	r0, #32
 8005c66:	f7ff fcc3 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005c6a:	2001      	movs	r0, #1
 8005c6c:	f7ff fcc0 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8005c70:	2002      	movs	r0, #2
 8005c72:	f7ff fcbd 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8005c76:	2010      	movs	r0, #16
 8005c78:	f7ff fcba 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8005c7c:	2008      	movs	r0, #8
 8005c7e:	f7ff fcb7 	bl	80055f0 <LL_AHB2_GRP1_EnableClock>

	if (type == STRHAL_ADC_INTYPE_REGULAR)
 8005c82:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d115      	bne.n	8005cb6 <STRHAL_ADC_SubscribeChannel+0x26e>
	{
		LL_GPIO_InitTypeDef GPIO_InitStruct =
 8005c8a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005c8e:	2200      	movs	r2, #0
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	605a      	str	r2, [r3, #4]
 8005c94:	609a      	str	r2, [r3, #8]
 8005c96:	60da      	str	r2, [r3, #12]
 8005c98:	611a      	str	r2, [r3, #16]
 8005c9a:	615a      	str	r2, [r3, #20]
		{ 0 };

		GPIO_InitStruct.Pin = analogPin.pin;
 8005c9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005c9e:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8005ca0:	2303      	movs	r3, #3
 8005ca2:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	64bb      	str	r3, [r7, #72]	; 0x48
		LL_GPIO_Init(analogPin.port, &GPIO_InitStruct);
 8005ca8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005caa:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005cae:	4611      	mov	r1, r2
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	f7fd fcf0 	bl	8003696 <LL_GPIO_Init>
	}

	LL_ADC_SetChannelSamplingTime(channel->ADCx, analogPin.channel, STRHAL_ADC_CHANNEL_SAMPLINGTIME);
 8005cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005cbc:	2206      	movs	r2, #6
 8005cbe:	4618      	mov	r0, r3
 8005cc0:	f7ff fb86 	bl	80053d0 <LL_ADC_SetChannelSamplingTime>
	LL_ADC_SetChannelSingleDiff(channel->ADCx, analogPin.channel, STRHAL_ADC_SINGLEDIFF);
 8005cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005cca:	227f      	movs	r2, #127	; 0x7f
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fbab 	bl	8005428 <LL_ADC_SetChannelSingleDiff>

	LL_ADC_REG_SetSequencerRanks(channel->ADCx, adcRanks[*length_ptr], analogPin.channel);
 8005cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cd4:	6818      	ldr	r0, [r3, #0]
 8005cd6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a1f      	ldr	r2, [pc, #124]	; (8005d58 <STRHAL_ADC_SubscribeChannel+0x310>)
 8005cdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ce0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005ce2:	4619      	mov	r1, r3
 8005ce4:	f7ff fb48 	bl	8005378 <LL_ADC_REG_SetSequencerRanks>
	uint32_t length = *length_ptr;
 8005ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	673b      	str	r3, [r7, #112]	; 0x70
	LL_DMA_SetDataLength(STRHAL_ADC_DMA, dmaChannel, length + 1);
 8005cee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8005cf6:	4819      	ldr	r0, [pc, #100]	; (8005d5c <STRHAL_ADC_SubscribeChannel+0x314>)
 8005cf8:	f7ff fcd2 	bl	80056a0 <LL_DMA_SetDataLength>
	(*length_ptr)++;
 8005cfc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	1c5a      	adds	r2, r3, #1
 8005d02:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005d04:	601a      	str	r2, [r3, #0]
	return &data_ptr[length];
 8005d06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005d08:	005b      	lsls	r3, r3, #1
 8005d0a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005d0c:	4413      	add	r3, r2
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	3784      	adds	r7, #132	; 0x84
 8005d12:	46bd      	mov	sp, r7
 8005d14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d18:	08009288 	.word	0x08009288
 8005d1c:	20000a68 	.word	0x20000a68
 8005d20:	20000a90 	.word	0x20000a90
 8005d24:	50000100 	.word	0x50000100
 8005d28:	20000a94 	.word	0x20000a94
 8005d2c:	20000abc 	.word	0x20000abc
 8005d30:	50000400 	.word	0x50000400
 8005d34:	20000ac0 	.word	0x20000ac0
 8005d38:	20000ae8 	.word	0x20000ae8
 8005d3c:	50000500 	.word	0x50000500
 8005d40:	20000aec 	.word	0x20000aec
 8005d44:	20000b14 	.word	0x20000b14
 8005d48:	50000600 	.word	0x50000600
 8005d4c:	20000b18 	.word	0x20000b18
 8005d50:	20000b40 	.word	0x20000b40
 8005d54:	20000b48 	.word	0x20000b48
 8005d58:	08009208 	.word	0x08009208
 8005d5c:	40020400 	.word	0x40020400

08005d60 <STRHAL_ADC_Run>:

void STRHAL_ADC_Run()
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	af00      	add	r7, sp, #0
	LL_ADC_REG_SetSequencerLength(ADC1, adcSeqRanks[adc1_buf.length - 1]);
 8005d64:	4b5a      	ldr	r3, [pc, #360]	; (8005ed0 <STRHAL_ADC_Run+0x170>)
 8005d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d68:	3b01      	subs	r3, #1
 8005d6a:	4a5a      	ldr	r2, [pc, #360]	; (8005ed4 <STRHAL_ADC_Run+0x174>)
 8005d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d70:	4619      	mov	r1, r3
 8005d72:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005d76:	f7ff faec 	bl	8005352 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC2, adcSeqRanks[adc2_buf.length - 1]);
 8005d7a:	4b57      	ldr	r3, [pc, #348]	; (8005ed8 <STRHAL_ADC_Run+0x178>)
 8005d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	4a54      	ldr	r2, [pc, #336]	; (8005ed4 <STRHAL_ADC_Run+0x174>)
 8005d82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d86:	4619      	mov	r1, r3
 8005d88:	4854      	ldr	r0, [pc, #336]	; (8005edc <STRHAL_ADC_Run+0x17c>)
 8005d8a:	f7ff fae2 	bl	8005352 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC3, adcSeqRanks[adc3_buf.length - 1]);
 8005d8e:	4b54      	ldr	r3, [pc, #336]	; (8005ee0 <STRHAL_ADC_Run+0x180>)
 8005d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d92:	3b01      	subs	r3, #1
 8005d94:	4a4f      	ldr	r2, [pc, #316]	; (8005ed4 <STRHAL_ADC_Run+0x174>)
 8005d96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d9a:	4619      	mov	r1, r3
 8005d9c:	4851      	ldr	r0, [pc, #324]	; (8005ee4 <STRHAL_ADC_Run+0x184>)
 8005d9e:	f7ff fad8 	bl	8005352 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC4, adcSeqRanks[adc4_buf.length - 1]);
 8005da2:	4b51      	ldr	r3, [pc, #324]	; (8005ee8 <STRHAL_ADC_Run+0x188>)
 8005da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da6:	3b01      	subs	r3, #1
 8005da8:	4a4a      	ldr	r2, [pc, #296]	; (8005ed4 <STRHAL_ADC_Run+0x174>)
 8005daa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dae:	4619      	mov	r1, r3
 8005db0:	484e      	ldr	r0, [pc, #312]	; (8005eec <STRHAL_ADC_Run+0x18c>)
 8005db2:	f7ff face 	bl	8005352 <LL_ADC_REG_SetSequencerLength>
	LL_ADC_REG_SetSequencerLength(ADC5, adcSeqRanks[adc5_buf.length - 1]);
 8005db6:	4b4e      	ldr	r3, [pc, #312]	; (8005ef0 <STRHAL_ADC_Run+0x190>)
 8005db8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	4a45      	ldr	r2, [pc, #276]	; (8005ed4 <STRHAL_ADC_Run+0x174>)
 8005dbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	484b      	ldr	r0, [pc, #300]	; (8005ef4 <STRHAL_ADC_Run+0x194>)
 8005dc6:	f7ff fac4 	bl	8005352 <LL_ADC_REG_SetSequencerLength>

	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL);
 8005dca:	2100      	movs	r1, #0
 8005dcc:	484a      	ldr	r0, [pc, #296]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005dce:	f7ff fc27 	bl	8005620 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL));
 8005dd2:	bf00      	nop
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	4848      	ldr	r0, [pc, #288]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005dd8:	f7ff fc44 	bl	8005664 <LL_DMA_IsEnabledChannel>
 8005ddc:	4603      	mov	r3, r0
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d0f8      	beq.n	8005dd4 <STRHAL_ADC_Run+0x74>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1);
 8005de2:	2101      	movs	r1, #1
 8005de4:	4844      	ldr	r0, [pc, #272]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005de6:	f7ff fc1b 	bl	8005620 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 1));
 8005dea:	bf00      	nop
 8005dec:	2101      	movs	r1, #1
 8005dee:	4842      	ldr	r0, [pc, #264]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005df0:	f7ff fc38 	bl	8005664 <LL_DMA_IsEnabledChannel>
 8005df4:	4603      	mov	r3, r0
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0f8      	beq.n	8005dec <STRHAL_ADC_Run+0x8c>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2);
 8005dfa:	2102      	movs	r1, #2
 8005dfc:	483e      	ldr	r0, [pc, #248]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005dfe:	f7ff fc0f 	bl	8005620 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 2));
 8005e02:	bf00      	nop
 8005e04:	2102      	movs	r1, #2
 8005e06:	483c      	ldr	r0, [pc, #240]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005e08:	f7ff fc2c 	bl	8005664 <LL_DMA_IsEnabledChannel>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d0f8      	beq.n	8005e04 <STRHAL_ADC_Run+0xa4>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3);
 8005e12:	2103      	movs	r1, #3
 8005e14:	4838      	ldr	r0, [pc, #224]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005e16:	f7ff fc03 	bl	8005620 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 3));
 8005e1a:	bf00      	nop
 8005e1c:	2103      	movs	r1, #3
 8005e1e:	4836      	ldr	r0, [pc, #216]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005e20:	f7ff fc20 	bl	8005664 <LL_DMA_IsEnabledChannel>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d0f8      	beq.n	8005e1c <STRHAL_ADC_Run+0xbc>
	LL_DMA_EnableChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4);
 8005e2a:	2104      	movs	r1, #4
 8005e2c:	4832      	ldr	r0, [pc, #200]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005e2e:	f7ff fbf7 	bl	8005620 <LL_DMA_EnableChannel>
	while (!LL_DMA_IsEnabledChannel(STRHAL_ADC_DMA, STRHAL_ADC_DMA_CHANNEL + 4));
 8005e32:	bf00      	nop
 8005e34:	2104      	movs	r1, #4
 8005e36:	4830      	ldr	r0, [pc, #192]	; (8005ef8 <STRHAL_ADC_Run+0x198>)
 8005e38:	f7ff fc14 	bl	8005664 <LL_DMA_IsEnabledChannel>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0f8      	beq.n	8005e34 <STRHAL_ADC_Run+0xd4>

	LL_ADC_Enable(ADC1);
 8005e42:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005e46:	f7ff fb52 	bl	80054ee <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == 0);
 8005e4a:	bf00      	nop
 8005e4c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005e50:	f7ff fba2 	bl	8005598 <LL_ADC_IsActiveFlag_ADRDY>
 8005e54:	4603      	mov	r3, r0
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d0f8      	beq.n	8005e4c <STRHAL_ADC_Run+0xec>
	LL_ADC_Enable(ADC2);
 8005e5a:	4820      	ldr	r0, [pc, #128]	; (8005edc <STRHAL_ADC_Run+0x17c>)
 8005e5c:	f7ff fb47 	bl	80054ee <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC2) == 0);
 8005e60:	bf00      	nop
 8005e62:	481e      	ldr	r0, [pc, #120]	; (8005edc <STRHAL_ADC_Run+0x17c>)
 8005e64:	f7ff fb98 	bl	8005598 <LL_ADC_IsActiveFlag_ADRDY>
 8005e68:	4603      	mov	r3, r0
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d0f9      	beq.n	8005e62 <STRHAL_ADC_Run+0x102>
	LL_ADC_Enable(ADC3);
 8005e6e:	481d      	ldr	r0, [pc, #116]	; (8005ee4 <STRHAL_ADC_Run+0x184>)
 8005e70:	f7ff fb3d 	bl	80054ee <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC3) == 0);
 8005e74:	bf00      	nop
 8005e76:	481b      	ldr	r0, [pc, #108]	; (8005ee4 <STRHAL_ADC_Run+0x184>)
 8005e78:	f7ff fb8e 	bl	8005598 <LL_ADC_IsActiveFlag_ADRDY>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d0f9      	beq.n	8005e76 <STRHAL_ADC_Run+0x116>
	LL_ADC_Enable(ADC4);
 8005e82:	481a      	ldr	r0, [pc, #104]	; (8005eec <STRHAL_ADC_Run+0x18c>)
 8005e84:	f7ff fb33 	bl	80054ee <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC4) == 0);
 8005e88:	bf00      	nop
 8005e8a:	4818      	ldr	r0, [pc, #96]	; (8005eec <STRHAL_ADC_Run+0x18c>)
 8005e8c:	f7ff fb84 	bl	8005598 <LL_ADC_IsActiveFlag_ADRDY>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d0f9      	beq.n	8005e8a <STRHAL_ADC_Run+0x12a>
	LL_ADC_Enable(ADC5);
 8005e96:	4817      	ldr	r0, [pc, #92]	; (8005ef4 <STRHAL_ADC_Run+0x194>)
 8005e98:	f7ff fb29 	bl	80054ee <LL_ADC_Enable>
	while (LL_ADC_IsActiveFlag_ADRDY(ADC5) == 0);
 8005e9c:	bf00      	nop
 8005e9e:	4815      	ldr	r0, [pc, #84]	; (8005ef4 <STRHAL_ADC_Run+0x194>)
 8005ea0:	f7ff fb7a 	bl	8005598 <LL_ADC_IsActiveFlag_ADRDY>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d0f9      	beq.n	8005e9e <STRHAL_ADC_Run+0x13e>

	LL_ADC_REG_StartConversion(ADC1);
 8005eaa:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005eae:	f7ff fb5f 	bl	8005570 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC2);
 8005eb2:	480a      	ldr	r0, [pc, #40]	; (8005edc <STRHAL_ADC_Run+0x17c>)
 8005eb4:	f7ff fb5c 	bl	8005570 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC3);
 8005eb8:	480a      	ldr	r0, [pc, #40]	; (8005ee4 <STRHAL_ADC_Run+0x184>)
 8005eba:	f7ff fb59 	bl	8005570 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC4);
 8005ebe:	480b      	ldr	r0, [pc, #44]	; (8005eec <STRHAL_ADC_Run+0x18c>)
 8005ec0:	f7ff fb56 	bl	8005570 <LL_ADC_REG_StartConversion>
	LL_ADC_REG_StartConversion(ADC5);
 8005ec4:	480b      	ldr	r0, [pc, #44]	; (8005ef4 <STRHAL_ADC_Run+0x194>)
 8005ec6:	f7ff fb53 	bl	8005570 <LL_ADC_REG_StartConversion>
}
 8005eca:	bf00      	nop
 8005ecc:	bd80      	pop	{r7, pc}
 8005ece:	bf00      	nop
 8005ed0:	20000a68 	.word	0x20000a68
 8005ed4:	08009248 	.word	0x08009248
 8005ed8:	20000a94 	.word	0x20000a94
 8005edc:	50000100 	.word	0x50000100
 8005ee0:	20000ac0 	.word	0x20000ac0
 8005ee4:	50000400 	.word	0x50000400
 8005ee8:	20000aec 	.word	0x20000aec
 8005eec:	50000500 	.word	0x50000500
 8005ef0:	20000b18 	.word	0x20000b18
 8005ef4:	50000600 	.word	0x50000600
 8005ef8:	40020400 	.word	0x40020400

08005efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005efc:	b480      	push	{r7}
 8005efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005f00:	4b04      	ldr	r3, [pc, #16]	; (8005f14 <__NVIC_GetPriorityGrouping+0x18>)
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	0a1b      	lsrs	r3, r3, #8
 8005f06:	f003 0307 	and.w	r3, r3, #7
}
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	46bd      	mov	sp, r7
 8005f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f12:	4770      	bx	lr
 8005f14:	e000ed00 	.word	0xe000ed00

08005f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b083      	sub	sp, #12
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	4603      	mov	r3, r0
 8005f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	db0b      	blt.n	8005f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	f003 021f 	and.w	r2, r3, #31
 8005f30:	4907      	ldr	r1, [pc, #28]	; (8005f50 <__NVIC_EnableIRQ+0x38>)
 8005f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f36:	095b      	lsrs	r3, r3, #5
 8005f38:	2001      	movs	r0, #1
 8005f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8005f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005f42:	bf00      	nop
 8005f44:	370c      	adds	r7, #12
 8005f46:	46bd      	mov	sp, r7
 8005f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4c:	4770      	bx	lr
 8005f4e:	bf00      	nop
 8005f50:	e000e100 	.word	0xe000e100

08005f54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b083      	sub	sp, #12
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	6039      	str	r1, [r7, #0]
 8005f5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	db0a      	blt.n	8005f7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	b2da      	uxtb	r2, r3
 8005f6c:	490c      	ldr	r1, [pc, #48]	; (8005fa0 <__NVIC_SetPriority+0x4c>)
 8005f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f72:	0112      	lsls	r2, r2, #4
 8005f74:	b2d2      	uxtb	r2, r2
 8005f76:	440b      	add	r3, r1
 8005f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005f7c:	e00a      	b.n	8005f94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	b2da      	uxtb	r2, r3
 8005f82:	4908      	ldr	r1, [pc, #32]	; (8005fa4 <__NVIC_SetPriority+0x50>)
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	f003 030f 	and.w	r3, r3, #15
 8005f8a:	3b04      	subs	r3, #4
 8005f8c:	0112      	lsls	r2, r2, #4
 8005f8e:	b2d2      	uxtb	r2, r2
 8005f90:	440b      	add	r3, r1
 8005f92:	761a      	strb	r2, [r3, #24]
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr
 8005fa0:	e000e100 	.word	0xe000e100
 8005fa4:	e000ed00 	.word	0xe000ed00

08005fa8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b089      	sub	sp, #36	; 0x24
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	60f8      	str	r0, [r7, #12]
 8005fb0:	60b9      	str	r1, [r7, #8]
 8005fb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	f003 0307 	and.w	r3, r3, #7
 8005fba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	f1c3 0307 	rsb	r3, r3, #7
 8005fc2:	2b04      	cmp	r3, #4
 8005fc4:	bf28      	it	cs
 8005fc6:	2304      	movcs	r3, #4
 8005fc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fca:	69fb      	ldr	r3, [r7, #28]
 8005fcc:	3304      	adds	r3, #4
 8005fce:	2b06      	cmp	r3, #6
 8005fd0:	d902      	bls.n	8005fd8 <NVIC_EncodePriority+0x30>
 8005fd2:	69fb      	ldr	r3, [r7, #28]
 8005fd4:	3b03      	subs	r3, #3
 8005fd6:	e000      	b.n	8005fda <NVIC_EncodePriority+0x32>
 8005fd8:	2300      	movs	r3, #0
 8005fda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fdc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fe0:	69bb      	ldr	r3, [r7, #24]
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	43da      	mvns	r2, r3
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	401a      	ands	r2, r3
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005ff0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	fa01 f303 	lsl.w	r3, r1, r3
 8005ffa:	43d9      	mvns	r1, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006000:	4313      	orrs	r3, r2
         );
}
 8006002:	4618      	mov	r0, r3
 8006004:	3724      	adds	r7, #36	; 0x24
 8006006:	46bd      	mov	sp, r7
 8006008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800600c:	4770      	bx	lr
	...

08006010 <LL_AHB2_GRP1_EnableClock>:
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006018:	4b08      	ldr	r3, [pc, #32]	; (800603c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800601a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800601c:	4907      	ldr	r1, [pc, #28]	; (800603c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4313      	orrs	r3, r2
 8006022:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006024:	4b05      	ldr	r3, [pc, #20]	; (800603c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006026:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4013      	ands	r3, r2
 800602c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800602e:	68fb      	ldr	r3, [r7, #12]
}
 8006030:	bf00      	nop
 8006032:	3714      	adds	r7, #20
 8006034:	46bd      	mov	sp, r7
 8006036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800603a:	4770      	bx	lr
 800603c:	40021000 	.word	0x40021000

08006040 <LL_APB1_GRP1_EnableClock>:
{
 8006040:	b480      	push	{r7}
 8006042:	b085      	sub	sp, #20
 8006044:	af00      	add	r7, sp, #0
 8006046:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8006048:	4b08      	ldr	r3, [pc, #32]	; (800606c <LL_APB1_GRP1_EnableClock+0x2c>)
 800604a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800604c:	4907      	ldr	r1, [pc, #28]	; (800606c <LL_APB1_GRP1_EnableClock+0x2c>)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	4313      	orrs	r3, r2
 8006052:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8006054:	4b05      	ldr	r3, [pc, #20]	; (800606c <LL_APB1_GRP1_EnableClock+0x2c>)
 8006056:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	4013      	ands	r3, r2
 800605c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800605e:	68fb      	ldr	r3, [r7, #12]
}
 8006060:	bf00      	nop
 8006062:	3714      	adds	r7, #20
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	40021000 	.word	0x40021000

08006070 <LL_RCC_SetFDCANClockSource>:
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_FDCANSEL, FDCANxSource);
 8006078:	4b07      	ldr	r3, [pc, #28]	; (8006098 <LL_RCC_SetFDCANClockSource+0x28>)
 800607a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800607e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8006082:	4905      	ldr	r1, [pc, #20]	; (8006098 <LL_RCC_SetFDCANClockSource+0x28>)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	4313      	orrs	r3, r2
 8006088:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800608c:	bf00      	nop
 800608e:	370c      	adds	r7, #12
 8006090:	46bd      	mov	sp, r7
 8006092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006096:	4770      	bx	lr
 8006098:	40021000 	.word	0x40021000

0800609c <STRHAL_CAN_Init_GPIO>:
{ [STRHAL_FDCAN1] =
{ .can = FDCAN1, .can_ram = FDCAN1_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 }, [STRHAL_FDCAN2] =
{ .can = FDCAN2, .can_ram = FDCAN2_MESSAGE_RAM, .state = STRHAL_CAN_STATE_0, .filter_n = 0, .fifo_sub_state = 0 } };

static void STRHAL_CAN_Init_GPIO(void)
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b086      	sub	sp, #24
 80060a0:	af00      	add	r7, sp, #0

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 80060a2:	463b      	mov	r3, r7
 80060a4:	2200      	movs	r2, #0
 80060a6:	601a      	str	r2, [r3, #0]
 80060a8:	605a      	str	r2, [r3, #4]
 80060aa:	609a      	str	r2, [r3, #8]
 80060ac:	60da      	str	r2, [r3, #12]
 80060ae:	611a      	str	r2, [r3, #16]
 80060b0:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 80060b2:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80060b6:	f7ff ffdb 	bl	8006070 <LL_RCC_SetFDCANClockSource>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_FDCAN);
 80060ba:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80060be:	f7ff ffbf 	bl	8006040 <LL_APB1_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 80060c2:	2001      	movs	r0, #1
 80060c4:	f7ff ffa4 	bl	8006010 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80060c8:	2002      	movs	r0, #2
 80060ca:	f7ff ffa1 	bl	8006010 <LL_AHB2_GRP1_EnableClock>

	//FDCAN1 GPIO Configuration
	//PA11     ------> FDCAN1_RX
	//PA12     ------> FDCAN1_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_11 | LL_GPIO_PIN_12;
 80060ce:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80060d2:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80060d4:	2302      	movs	r3, #2
 80060d6:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80060d8:	2300      	movs	r3, #0
 80060da:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80060dc:	2300      	movs	r3, #0
 80060de:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80060e0:	2303      	movs	r3, #3
 80060e2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 80060e4:	2309      	movs	r3, #9
 80060e6:	617b      	str	r3, [r7, #20]

	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80060e8:	463b      	mov	r3, r7
 80060ea:	4619      	mov	r1, r3
 80060ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80060f0:	f7fd fad1 	bl	8003696 <LL_GPIO_Init>

	//FDCAN2 GPIO Configuration
	//PB5     ------> FDCAN2_RX
	//PB6     ------> FDCAN2_TX

	GPIO_InitStruct.Pin = LL_GPIO_PIN_5 | LL_GPIO_PIN_6;
 80060f4:	2360      	movs	r3, #96	; 0x60
 80060f6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80060f8:	2302      	movs	r3, #2
 80060fa:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80060fc:	2300      	movs	r3, #0
 80060fe:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006100:	2300      	movs	r3, #0
 8006102:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8006104:	2303      	movs	r3, #3
 8006106:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
 8006108:	2309      	movs	r3, #9
 800610a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800610c:	463b      	mov	r3, r7
 800610e:	4619      	mov	r1, r3
 8006110:	4803      	ldr	r0, [pc, #12]	; (8006120 <STRHAL_CAN_Init_GPIO+0x84>)
 8006112:	f7fd fac0 	bl	8003696 <LL_GPIO_Init>

}
 8006116:	bf00      	nop
 8006118:	3718      	adds	r7, #24
 800611a:	46bd      	mov	sp, r7
 800611c:	bd80      	pop	{r7, pc}
 800611e:	bf00      	nop
 8006120:	48000400 	.word	0x48000400

08006124 <STRHAL_CAN_Instance_Init>:

int STRHAL_CAN_Instance_Init(STRHAL_FDCAN_Id_t fdcan_id)
{
 8006124:	b580      	push	{r7, lr}
 8006126:	b084      	sub	sp, #16
 8006128:	af00      	add	r7, sp, #0
 800612a:	4603      	mov	r3, r0
 800612c:	71fb      	strb	r3, [r7, #7]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 800612e:	79fb      	ldrb	r3, [r7, #7]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d902      	bls.n	800613a <STRHAL_CAN_Instance_Init+0x16>
		return -1;
 8006134:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006138:	e0e9      	b.n	800630e <STRHAL_CAN_Instance_Init+0x1ea>

	_fdcans[fdcan_id].state = STRHAL_CAN_STATE_INITIALISING;
 800613a:	79fa      	ldrb	r2, [r7, #7]
 800613c:	4976      	ldr	r1, [pc, #472]	; (8006318 <STRHAL_CAN_Instance_Init+0x1f4>)
 800613e:	4613      	mov	r3, r2
 8006140:	005b      	lsls	r3, r3, #1
 8006142:	4413      	add	r3, r2
 8006144:	00db      	lsls	r3, r3, #3
 8006146:	440b      	add	r3, r1
 8006148:	3308      	adds	r3, #8
 800614a:	2201      	movs	r2, #1
 800614c:	701a      	strb	r2, [r3, #0]

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 800614e:	79fa      	ldrb	r2, [r7, #7]
 8006150:	4971      	ldr	r1, [pc, #452]	; (8006318 <STRHAL_CAN_Instance_Init+0x1f4>)
 8006152:	4613      	mov	r3, r2
 8006154:	005b      	lsls	r3, r3, #1
 8006156:	4413      	add	r3, r2
 8006158:	00db      	lsls	r3, r3, #3
 800615a:	440b      	add	r3, r1
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	60bb      	str	r3, [r7, #8]
	//Can_Message_RAM *can_ram = handles[can_handle_index].can_ram;
	LL_RCC_SetFDCANClockSource(LL_RCC_FDCAN_CLKSOURCE_PCLK1);
 8006160:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8006164:	f7ff ff84 	bl	8006070 <LL_RCC_SetFDCANClockSource>

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_CSR);
 8006168:	68bb      	ldr	r3, [r7, #8]
 800616a:	699b      	ldr	r3, [r3, #24]
 800616c:	f023 0210 	bic.w	r2, r3, #16
 8006170:	68bb      	ldr	r3, [r7, #8]
 8006172:	619a      	str	r2, [r3, #24]

	uint32_t tot = 0;
 8006174:	2300      	movs	r3, #0
 8006176:	60fb      	str	r3, [r7, #12]

	// Check Sleep mode acknowledge
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8006178:	e009      	b.n	800618e <STRHAL_CAN_Instance_Init+0x6a>
	{
		tot++;
 800617a:	68fb      	ldr	r3, [r7, #12]
 800617c:	3301      	adds	r3, #1
 800617e:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	4a66      	ldr	r2, [pc, #408]	; (800631c <STRHAL_CAN_Instance_Init+0x1f8>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d902      	bls.n	800618e <STRHAL_CAN_Instance_Init+0x6a>
			return -1;
 8006188:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800618c:	e0bf      	b.n	800630e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800618e:	68bb      	ldr	r3, [r7, #8]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	f003 0308 	and.w	r3, r3, #8
 8006196:	2b08      	cmp	r3, #8
 8006198:	d0ef      	beq.n	800617a <STRHAL_CAN_Instance_Init+0x56>
	}

	SET_BIT(can->CCCR, FDCAN_CCCR_INIT);
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	699b      	ldr	r3, [r3, #24]
 800619e:	f043 0201 	orr.w	r2, r3, #1
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	619a      	str	r2, [r3, #24]

	// Wait until the INIT bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 80061a6:	e009      	b.n	80061bc <STRHAL_CAN_Instance_Init+0x98>
	{
		tot++;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	4a5a      	ldr	r2, [pc, #360]	; (800631c <STRHAL_CAN_Instance_Init+0x1f8>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d902      	bls.n	80061bc <STRHAL_CAN_Instance_Init+0x98>
			return -1;
 80061b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061ba:	e0a8      	b.n	800630e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_INIT) == 0U)
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	699b      	ldr	r3, [r3, #24]
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d0ef      	beq.n	80061a8 <STRHAL_CAN_Instance_Init+0x84>
	}

	// Enable configuration change
	SET_BIT(can->CCCR, FDCAN_CCCR_CCE);
 80061c8:	68bb      	ldr	r3, [r7, #8]
 80061ca:	699b      	ldr	r3, [r3, #24]
 80061cc:	f043 0202 	orr.w	r2, r3, #2
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	619a      	str	r2, [r3, #24]
	// Wait until the CCE bit into CCCR register is set
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 80061d4:	e009      	b.n	80061ea <STRHAL_CAN_Instance_Init+0xc6>
	{
		tot++;
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	3301      	adds	r3, #1
 80061da:	60fb      	str	r3, [r7, #12]
		if (tot > STRHAL_CAN_START_TOT)
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	4a4f      	ldr	r2, [pc, #316]	; (800631c <STRHAL_CAN_Instance_Init+0x1f8>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d902      	bls.n	80061ea <STRHAL_CAN_Instance_Init+0xc6>
			return -1;
 80061e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061e8:	e091      	b.n	800630e <STRHAL_CAN_Instance_Init+0x1ea>
	while ((can->CCCR & FDCAN_CCCR_CCE) == 0U)
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	699b      	ldr	r3, [r3, #24]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d0ef      	beq.n	80061d6 <STRHAL_CAN_Instance_Init+0xb2>
	}

	//SET_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Disabled
	CLEAR_BIT(can->CCCR, FDCAN_CCCR_DAR);  //AutoRetransmission Enabled
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, FDCAN_CCCR_TXP);  //transmit pause Disabled
 8006202:	68bb      	ldr	r3, [r7, #8]
 8006204:	699b      	ldr	r3, [r3, #24]
 8006206:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800620a:	68bb      	ldr	r3, [r7, #8]
 800620c:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_CCCR_PXHD); //Protocol Exception Handling  Disabled
 800620e:	68bb      	ldr	r3, [r7, #8]
 8006210:	699b      	ldr	r3, [r3, #24]
 8006212:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	619a      	str	r2, [r3, #24]

	SET_BIT(can->CCCR, FDCAN_FRAME_FD_BRS); //FD mode with BitRate Switching
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	f443 7240 	orr.w	r2, r3, #768	; 0x300
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	619a      	str	r2, [r3, #24]

	CLEAR_BIT(can->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8006226:	68bb      	ldr	r3, [r7, #8]
 8006228:	699b      	ldr	r3, [r3, #24]
 800622a:	f023 02a4 	bic.w	r2, r3, #164	; 0xa4
 800622e:	68bb      	ldr	r3, [r7, #8]
 8006230:	619a      	str	r2, [r3, #24]
	CLEAR_BIT(can->TEST, FDCAN_TEST_LBCK);
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	691b      	ldr	r3, [r3, #16]
 8006236:	f023 0210 	bic.w	r2, r3, #16
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	611a      	str	r2, [r3, #16]

	//if(fdcan_id == STRHAL_FDCAN1) { // TODO find out why this is here - it is here because the FDCAN_CONFIG reg needs only to be set once
	MODIFY_REG(FDCAN_CONFIG->CKDIV, FDCAN_CKDIV_PDIV, FDCAN_CLOCK_DIV2);
 800623e:	4b38      	ldr	r3, [pc, #224]	; (8006320 <STRHAL_CAN_Instance_Init+0x1fc>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f023 030f 	bic.w	r3, r3, #15
 8006246:	4a36      	ldr	r2, [pc, #216]	; (8006320 <STRHAL_CAN_Instance_Init+0x1fc>)
 8006248:	f043 0301 	orr.w	r3, r3, #1
 800624c:	6013      	str	r3, [r2, #0]
	//}

	// Set the nominal bit timing register
	can->NBTP = ((((uint32_t) FDCAN_NOMINAL_SYNC_JUMP_WIDTH - 1U) << FDCAN_NBTP_NSJW_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_1 - 1U) << FDCAN_NBTP_NTSEG1_Pos) | (((uint32_t) FDCAN_NOMINAL_TIMESEG_2 - 1U) << FDCAN_NBTP_NTSEG2_Pos) | (((uint32_t) FDCAN_NOMINAL_PRESCALER - 1U) << FDCAN_NBTP_NBRP_Pos));
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	4a34      	ldr	r2, [pc, #208]	; (8006324 <STRHAL_CAN_Instance_Init+0x200>)
 8006252:	61da      	str	r2, [r3, #28]

	// Bit Rate Switching Enable
	can->DBTP = ((((uint32_t) FDCAN_DATA_SYNC_JUMP_WIDTH - 1U) << FDCAN_DBTP_DSJW_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_1 - 1U) << FDCAN_DBTP_DTSEG1_Pos) | (((uint32_t) FDCAN_DATA_TIMESEG_2 - 1U) << FDCAN_DBTP_DTSEG2_Pos) | (((uint32_t) FDCAN_DATA_PRESCALER - 1U) << FDCAN_DBTP_DBRP_Pos));
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	4a34      	ldr	r2, [pc, #208]	; (8006328 <STRHAL_CAN_Instance_Init+0x204>)
 8006258:	60da      	str	r2, [r3, #12]

	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSS, (STRHAL_CAN_STD_FILTER_NUMBER << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006260:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_LSE, (STRHAL_CAN_EXT_FILTER_NUMBER << FDCAN_RXGFC_LSE_Pos)); // Extended filter elements number
 800626a:	68bb      	ldr	r3, [r7, #8]
 800626c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006270:	f023 6270 	bic.w	r2, r3, #251658240	; 0xf000000
 8006274:	68bb      	ldr	r3, [r7, #8]
 8006276:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F0OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F0OM_Pos)); // FIFO 0 operation mode
 800627a:	68bb      	ldr	r3, [r7, #8]
 800627c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006280:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006284:	68bb      	ldr	r3, [r7, #8]
 8006286:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_F1OM, (FDCAN_RX_FIFO_BLOCKING << FDCAN_RXGFC_F1OM_Pos)); // FIFO 1 operation mode
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006290:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFS, (FDCAN_REJECT << FDCAN_RXGFC_ANFS_Pos)); // Accept Non-matching Frames Standard
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062a0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80062a4:	f043 0220 	orr.w	r2, r3, #32
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_ANFE, (FDCAN_REJECT << FDCAN_RXGFC_ANFE_Pos)); // Accept Non-matching Frames Extended
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062b4:	f023 030c 	bic.w	r3, r3, #12
 80062b8:	f043 0208 	orr.w	r2, r3, #8
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFS, (FDCAN_FILTER_REMOTE << FDCAN_RXGFC_RRFS_Pos)); // Reject Remote Frames Standard
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062c8:	f023 0202 	bic.w	r2, r3, #2
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	MODIFY_REG(can->RXGFC, FDCAN_RXGFC_RRFE, (FDCAN_REJECT_REMOTE << FDCAN_RXGFC_RRFE_Pos)); // Reject Remote Frames Extended
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80062d8:	f043 0201 	orr.w	r2, r3, #1
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	CLEAR_BIT(can->TXBC, FDCAN_TXBC_TFQM); // Tx FIFO/Queue Mode
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80062e8:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

	//Config TxDelayCompensation
	can->TDCR = ((FDCAN_TDC_FILTER << FDCAN_TDCR_TDCF_Pos) | (FDCAN_TDC_OFFSET << FDCAN_TDCR_TDCO_Pos));
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	f240 5206 	movw	r2, #1286	; 0x506
 80062f8:	649a      	str	r2, [r3, #72]	; 0x48

	// Enable transmitter delay compensation
	SET_BIT(can->DBTP, FDCAN_DBTP_TDC);
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	60da      	str	r2, [r3, #12]

	LL_mDelay(100);
 8006306:	2064      	movs	r0, #100	; 0x64
 8006308:	f7fe fb80 	bl	8004a0c <LL_mDelay>

	return 0;
 800630c:	2300      	movs	r3, #0
}
 800630e:	4618      	mov	r0, r3
 8006310:	3710      	adds	r7, #16
 8006312:	46bd      	mov	sp, r7
 8006314:	bd80      	pop	{r7, pc}
 8006316:	bf00      	nop
 8006318:	20000004 	.word	0x20000004
 800631c:	00f42400 	.word	0x00f42400
 8006320:	40006500 	.word	0x40006500
 8006324:	0001160f 	.word	0x0001160f
 8006328:	00010611 	.word	0x00010611

0800632c <STRHAL_CAN_Subscribe>:

int STRHAL_CAN_Subscribe(STRHAL_FDCAN_Id_t fdcan_id, STRHAL_FDCAN_Rx_Id_t rx_id, STRHAL_FDCAN_Filter_t *filter, uint8_t n, STRHAL_CAN_Receptor_t receptor)
{
 800632c:	b480      	push	{r7}
 800632e:	b087      	sub	sp, #28
 8006330:	af00      	add	r7, sp, #0
 8006332:	603a      	str	r2, [r7, #0]
 8006334:	461a      	mov	r2, r3
 8006336:	4603      	mov	r3, r0
 8006338:	71fb      	strb	r3, [r7, #7]
 800633a:	460b      	mov	r3, r1
 800633c:	71bb      	strb	r3, [r7, #6]
 800633e:	4613      	mov	r3, r2
 8006340:	717b      	strb	r3, [r7, #5]
	/* Error handling for user inputs */
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN) // invalid fdcan instance
 8006342:	79fb      	ldrb	r3, [r7, #7]
 8006344:	2b01      	cmp	r3, #1
 8006346:	d902      	bls.n	800634e <STRHAL_CAN_Subscribe+0x22>
		return -1;
 8006348:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800634c:	e0bd      	b.n	80064ca <STRHAL_CAN_Subscribe+0x19e>

	STRHAL_CAN_Handle_t *fdcan = &_fdcans[fdcan_id];
 800634e:	79fa      	ldrb	r2, [r7, #7]
 8006350:	4613      	mov	r3, r2
 8006352:	005b      	lsls	r3, r3, #1
 8006354:	4413      	add	r3, r2
 8006356:	00db      	lsls	r3, r3, #3
 8006358:	4a5f      	ldr	r2, [pc, #380]	; (80064d8 <STRHAL_CAN_Subscribe+0x1ac>)
 800635a:	4413      	add	r3, r2
 800635c:	613b      	str	r3, [r7, #16]
	if (fdcan->state != STRHAL_CAN_STATE_INITIALISING)	// fdcan not in init mode (Subscribe called in wrong order)
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	7a1b      	ldrb	r3, [r3, #8]
 8006362:	b2db      	uxtb	r3, r3
 8006364:	2b01      	cmp	r3, #1
 8006366:	d002      	beq.n	800636e <STRHAL_CAN_Subscribe+0x42>
		return -1;
 8006368:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800636c:	e0ad      	b.n	80064ca <STRHAL_CAN_Subscribe+0x19e>

	if (filter == NULL || receptor == NULL) // Nullptr check
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d002      	beq.n	800637a <STRHAL_CAN_Subscribe+0x4e>
 8006374:	6a3b      	ldr	r3, [r7, #32]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d101      	bne.n	800637e <STRHAL_CAN_Subscribe+0x52>
		return 0;
 800637a:	2300      	movs	r3, #0
 800637c:	e0a5      	b.n	80064ca <STRHAL_CAN_Subscribe+0x19e>

	if (n > STRHAL_CAN_RAM_N_FILTER - fdcan->filter_n) // Correct Filter Nbr
 800637e:	797a      	ldrb	r2, [r7, #5]
 8006380:	693b      	ldr	r3, [r7, #16]
 8006382:	7d1b      	ldrb	r3, [r3, #20]
 8006384:	f1c3 031c 	rsb	r3, r3, #28
 8006388:	429a      	cmp	r2, r3
 800638a:	dd04      	ble.n	8006396 <STRHAL_CAN_Subscribe+0x6a>
		n = fdcan->filter_n - n;
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	7d1a      	ldrb	r2, [r3, #20]
 8006390:	797b      	ldrb	r3, [r7, #5]
 8006392:	1ad3      	subs	r3, r2, r3
 8006394:	717b      	strb	r3, [r7, #5]

	if (fdcan->fifo_sub_state & (1U << rx_id)) // Already subscribed to this fifo
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	7d5b      	ldrb	r3, [r3, #21]
 800639a:	461a      	mov	r2, r3
 800639c:	79bb      	ldrb	r3, [r7, #6]
 800639e:	fa22 f303 	lsr.w	r3, r2, r3
 80063a2:	f003 0301 	and.w	r3, r3, #1
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d002      	beq.n	80063b0 <STRHAL_CAN_Subscribe+0x84>
		return -1;
 80063aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063ae:	e08c      	b.n	80064ca <STRHAL_CAN_Subscribe+0x19e>

	Can_Message_RAM *can_ram = fdcan->can_ram;
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	685b      	ldr	r3, [r3, #4]
 80063b4:	60fb      	str	r3, [r7, #12]

	uint32_t sfec;

	switch (rx_id)
 80063b6:	79bb      	ldrb	r3, [r7, #6]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <STRHAL_CAN_Subscribe+0x96>
 80063bc:	2b01      	cmp	r3, #1
 80063be:	d010      	beq.n	80063e2 <STRHAL_CAN_Subscribe+0xb6>
 80063c0:	e01b      	b.n	80063fa <STRHAL_CAN_Subscribe+0xce>
	{
		case STRHAL_FDCAN_RX0:
			fdcan->rxReceptors[0] = receptor;
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	6a3a      	ldr	r2, [r7, #32]
 80063c6:	60da      	str	r2, [r3, #12]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX0;
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	7d5b      	ldrb	r3, [r3, #21]
 80063cc:	f043 0301 	orr.w	r3, r3, #1
 80063d0:	b2da      	uxtb	r2, r3
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO0;
 80063d6:	2301      	movs	r3, #1
 80063d8:	60bb      	str	r3, [r7, #8]
			break;
 80063da:	bf00      	nop
		default:
			return -1;
	}

	uint8_t i;
	for (i = 0; i < n; i++, fdcan->filter_n++)
 80063dc:	2300      	movs	r3, #0
 80063de:	75fb      	strb	r3, [r7, #23]
 80063e0:	e05f      	b.n	80064a2 <STRHAL_CAN_Subscribe+0x176>
			fdcan->rxReceptors[1] = receptor;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	6a3a      	ldr	r2, [r7, #32]
 80063e6:	611a      	str	r2, [r3, #16]
			fdcan->fifo_sub_state |= 1U << STRHAL_FDCAN_RX1;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	7d5b      	ldrb	r3, [r3, #21]
 80063ec:	f043 0302 	orr.w	r3, r3, #2
 80063f0:	b2da      	uxtb	r2, r3
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	755a      	strb	r2, [r3, #21]
			sfec = FDCAN_FILTER_TO_RXFIFO1;
 80063f6:	2302      	movs	r3, #2
 80063f8:	60bb      	str	r3, [r7, #8]
			return -1;
 80063fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80063fe:	e064      	b.n	80064ca <STRHAL_CAN_Subscribe+0x19e>
	{
		can_ram->std_filters[i].S0.bit.SFEC = sfec;
 8006400:	7df9      	ldrb	r1, [r7, #23]
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f003 0307 	and.w	r3, r3, #7
 8006408:	b2d8      	uxtb	r0, r3
 800640a:	68fa      	ldr	r2, [r7, #12]
 800640c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006410:	f360 63dd 	bfi	r3, r0, #27, #3
 8006414:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID1 = filter[i].value_id1;
 8006418:	7dfa      	ldrb	r2, [r7, #23]
 800641a:	4613      	mov	r3, r2
 800641c:	005b      	lsls	r3, r3, #1
 800641e:	4413      	add	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	461a      	mov	r2, r3
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	4413      	add	r3, r2
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	7df9      	ldrb	r1, [r7, #23]
 800642c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006430:	b298      	uxth	r0, r3
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006438:	f360 431a 	bfi	r3, r0, #16, #11
 800643c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFID2 = filter[i].mask_id2;
 8006440:	7dfa      	ldrb	r2, [r7, #23]
 8006442:	4613      	mov	r3, r2
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	4413      	add	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	461a      	mov	r2, r3
 800644c:	683b      	ldr	r3, [r7, #0]
 800644e:	4413      	add	r3, r2
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	7df9      	ldrb	r1, [r7, #23]
 8006454:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006458:	b298      	uxth	r0, r3
 800645a:	68fa      	ldr	r2, [r7, #12]
 800645c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006460:	f360 030a 	bfi	r3, r0, #0, #11
 8006464:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		can_ram->std_filters[i].S0.bit.SFT = filter[i].type;
 8006468:	7dfa      	ldrb	r2, [r7, #23]
 800646a:	4613      	mov	r3, r2
 800646c:	005b      	lsls	r3, r3, #1
 800646e:	4413      	add	r3, r2
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	461a      	mov	r2, r3
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	4413      	add	r3, r2
 8006478:	689b      	ldr	r3, [r3, #8]
 800647a:	7df9      	ldrb	r1, [r7, #23]
 800647c:	f003 0303 	and.w	r3, r3, #3
 8006480:	b2d8      	uxtb	r0, r3
 8006482:	68fa      	ldr	r2, [r7, #12]
 8006484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006488:	f360 739f 	bfi	r3, r0, #30, #2
 800648c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	for (i = 0; i < n; i++, fdcan->filter_n++)
 8006490:	7dfb      	ldrb	r3, [r7, #23]
 8006492:	3301      	adds	r3, #1
 8006494:	75fb      	strb	r3, [r7, #23]
 8006496:	693b      	ldr	r3, [r7, #16]
 8006498:	7d1b      	ldrb	r3, [r3, #20]
 800649a:	3301      	adds	r3, #1
 800649c:	b2da      	uxtb	r2, r3
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	751a      	strb	r2, [r3, #20]
 80064a2:	7dfa      	ldrb	r2, [r7, #23]
 80064a4:	797b      	ldrb	r3, [r7, #5]
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d3aa      	bcc.n	8006400 <STRHAL_CAN_Subscribe+0xd4>
	}
	MODIFY_REG(fdcan->can->RXGFC, FDCAN_RXGFC_LSS, (fdcan->filter_n << FDCAN_RXGFC_LSS_Pos)); // Standard filter elements number
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80064b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	7d1b      	ldrb	r3, [r3, #20]
 80064ba:	041b      	lsls	r3, r3, #16
 80064bc:	4619      	mov	r1, r3
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	430a      	orrs	r2, r1
 80064c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	return n;
 80064c8:	797b      	ldrb	r3, [r7, #5]
}
 80064ca:	4618      	mov	r0, r3
 80064cc:	371c      	adds	r7, #28
 80064ce:	46bd      	mov	sp, r7
 80064d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop
 80064d8:	20000004 	.word	0x20000004

080064dc <STRHAL_CAN_Init>:

STRHAL_Oof_t STRHAL_CAN_Init()
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
	STRHAL_Oof_t status = STRHAL_NOICE;
 80064e2:	2300      	movs	r3, #0
 80064e4:	71fb      	strb	r3, [r7, #7]
	STRHAL_CAN_Init_GPIO();
 80064e6:	f7ff fdd9 	bl	800609c <STRHAL_CAN_Init_GPIO>

	return status;
 80064ea:	79fb      	ldrb	r3, [r7, #7]
}
 80064ec:	4618      	mov	r0, r3
 80064ee:	3708      	adds	r7, #8
 80064f0:	46bd      	mov	sp, r7
 80064f2:	bd80      	pop	{r7, pc}

080064f4 <STRHAL_CAN_Send>:
	*rxfXA = i & 0x7;
	return n;
}

int32_t STRHAL_CAN_Send(STRHAL_FDCAN_Id_t fdcan_id, uint32_t id, const uint8_t *data, uint32_t n)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b08b      	sub	sp, #44	; 0x2c
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	60b9      	str	r1, [r7, #8]
 80064fc:	607a      	str	r2, [r7, #4]
 80064fe:	603b      	str	r3, [r7, #0]
 8006500:	4603      	mov	r3, r0
 8006502:	73fb      	strb	r3, [r7, #15]
	if (fdcan_id < 0 || fdcan_id >= STRHAL_N_FDCAN)
 8006504:	7bfb      	ldrb	r3, [r7, #15]
 8006506:	2b01      	cmp	r3, #1
 8006508:	d902      	bls.n	8006510 <STRHAL_CAN_Send+0x1c>
		return -1;
 800650a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800650e:	e0b8      	b.n	8006682 <STRHAL_CAN_Send+0x18e>

	if (n == 0)
 8006510:	683b      	ldr	r3, [r7, #0]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d101      	bne.n	800651a <STRHAL_CAN_Send+0x26>
		return 0;
 8006516:	2300      	movs	r3, #0
 8006518:	e0b3      	b.n	8006682 <STRHAL_CAN_Send+0x18e>

	FDCAN_GlobalTypeDef *can = _fdcans[fdcan_id].can;
 800651a:	7bfa      	ldrb	r2, [r7, #15]
 800651c:	495c      	ldr	r1, [pc, #368]	; (8006690 <STRHAL_CAN_Send+0x19c>)
 800651e:	4613      	mov	r3, r2
 8006520:	005b      	lsls	r3, r3, #1
 8006522:	4413      	add	r3, r2
 8006524:	00db      	lsls	r3, r3, #3
 8006526:	440b      	add	r3, r1
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	61fb      	str	r3, [r7, #28]
	Can_Message_RAM *can_ram = _fdcans[fdcan_id].can_ram;
 800652c:	7bfa      	ldrb	r2, [r7, #15]
 800652e:	4958      	ldr	r1, [pc, #352]	; (8006690 <STRHAL_CAN_Send+0x19c>)
 8006530:	4613      	mov	r3, r2
 8006532:	005b      	lsls	r3, r3, #1
 8006534:	4413      	add	r3, r2
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	440b      	add	r3, r1
 800653a:	3304      	adds	r3, #4
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	61bb      	str	r3, [r7, #24]

	if (!(can->TXFQS & FDCAN_TXFQS_TFFL))
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006546:	f003 0307 	and.w	r3, r3, #7
 800654a:	2b00      	cmp	r3, #0
 800654c:	d102      	bne.n	8006554 <STRHAL_CAN_Send+0x60>
		return -1;
 800654e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006552:	e096      	b.n	8006682 <STRHAL_CAN_Send+0x18e>

	if (n > FDCAN_ELMTS_ARRAY_SIZE)
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	2b40      	cmp	r3, #64	; 0x40
 8006558:	d901      	bls.n	800655e <STRHAL_CAN_Send+0x6a>
		n = FDCAN_ELMTS_ARRAY_SIZE;
 800655a:	2340      	movs	r3, #64	; 0x40
 800655c:	603b      	str	r3, [r7, #0]

	uint8_t i = ((can->TXFQS & FDCAN_TXFQS_TFQPI_Msk) >> FDCAN_TXFQS_TFQPI_Pos);
 800655e:	69fb      	ldr	r3, [r7, #28]
 8006560:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8006564:	0c1b      	lsrs	r3, r3, #16
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 0303 	and.w	r3, r3, #3
 800656c:	75fb      	strb	r3, [r7, #23]

	Can_Tx_Element *frame = &can_ram->tx_buffer[i];
 800656e:	7dfa      	ldrb	r2, [r7, #23]
 8006570:	4613      	mov	r3, r2
 8006572:	00db      	lsls	r3, r3, #3
 8006574:	4413      	add	r3, r2
 8006576:	00db      	lsls	r3, r3, #3
 8006578:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800657c:	69ba      	ldr	r2, [r7, #24]
 800657e:	4413      	add	r3, r2
 8006580:	613b      	str	r3, [r7, #16]
	frame->T0.bit.XTD = 0;
 8006582:	693a      	ldr	r2, [r7, #16]
 8006584:	6813      	ldr	r3, [r2, #0]
 8006586:	f36f 739e 	bfc	r3, #30, #1
 800658a:	6013      	str	r3, [r2, #0]
	frame->T0.bit.ID = id << 18;
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	049b      	lsls	r3, r3, #18
 8006590:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006594:	693a      	ldr	r2, [r7, #16]
 8006596:	6813      	ldr	r3, [r2, #0]
 8006598:	f361 031c 	bfi	r3, r1, #0, #29
 800659c:	6013      	str	r3, [r2, #0]
	frame->T0.bit.RTR = 0;
 800659e:	693a      	ldr	r2, [r7, #16]
 80065a0:	6813      	ldr	r3, [r2, #0]
 80065a2:	f36f 735d 	bfc	r3, #29, #1
 80065a6:	6013      	str	r3, [r2, #0]
	frame->T1.bit.FDF = 1;
 80065a8:	693a      	ldr	r2, [r7, #16]
 80065aa:	6853      	ldr	r3, [r2, #4]
 80065ac:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80065b0:	6053      	str	r3, [r2, #4]
	frame->T1.bit.BRS = 1;
 80065b2:	693a      	ldr	r2, [r7, #16]
 80065b4:	6853      	ldr	r3, [r2, #4]
 80065b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80065ba:	6053      	str	r3, [r2, #4]
	frame->T1.bit.DLC = Can_LengthToDlc[n];
 80065bc:	4a35      	ldr	r2, [pc, #212]	; (8006694 <STRHAL_CAN_Send+0x1a0>)
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065c4:	f003 030f 	and.w	r3, r3, #15
 80065c8:	b2d9      	uxtb	r1, r3
 80065ca:	693a      	ldr	r2, [r7, #16]
 80065cc:	6853      	ldr	r3, [r2, #4]
 80065ce:	f361 4313 	bfi	r3, r1, #16, #4
 80065d2:	6053      	str	r3, [r2, #4]
	frame->T1.bit.EFCC = 0;
 80065d4:	693a      	ldr	r2, [r7, #16]
 80065d6:	6853      	ldr	r3, [r2, #4]
 80065d8:	f36f 53d7 	bfc	r3, #23, #1
 80065dc:	6053      	str	r3, [r2, #4]
	frame->T1.bit.MM = 0;
 80065de:	693a      	ldr	r2, [r7, #16]
 80065e0:	6853      	ldr	r3, [r2, #4]
 80065e2:	f36f 631f 	bfc	r3, #24, #8
 80065e6:	6053      	str	r3, [r2, #4]
	/*if(frame->T0.bit.ID == 0 || frame->T1.bit.DLC == 0) {
	 uint8_t temp = 1;
	 (void) temp;
	 }*/

	uint32_t j = 0;
 80065e8:	2300      	movs	r3, #0
 80065ea:	627b      	str	r3, [r7, #36]	; 0x24
	for (uint32_t c = 0; c < n; c += 4)
 80065ec:	2300      	movs	r3, #0
 80065ee:	623b      	str	r3, [r7, #32]
 80065f0:	e025      	b.n	800663e <STRHAL_CAN_Send+0x14a>
		frame->data.word[j++] = data[c] | data[c + 1] << 8 | data[c + 2] << 16 | data[c + 3] << 24;
 80065f2:	687a      	ldr	r2, [r7, #4]
 80065f4:	6a3b      	ldr	r3, [r7, #32]
 80065f6:	4413      	add	r3, r2
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	4619      	mov	r1, r3
 80065fc:	6a3b      	ldr	r3, [r7, #32]
 80065fe:	3301      	adds	r3, #1
 8006600:	687a      	ldr	r2, [r7, #4]
 8006602:	4413      	add	r3, r2
 8006604:	781b      	ldrb	r3, [r3, #0]
 8006606:	021b      	lsls	r3, r3, #8
 8006608:	ea41 0203 	orr.w	r2, r1, r3
 800660c:	6a3b      	ldr	r3, [r7, #32]
 800660e:	3302      	adds	r3, #2
 8006610:	6879      	ldr	r1, [r7, #4]
 8006612:	440b      	add	r3, r1
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	041b      	lsls	r3, r3, #16
 8006618:	431a      	orrs	r2, r3
 800661a:	6a3b      	ldr	r3, [r7, #32]
 800661c:	3303      	adds	r3, #3
 800661e:	6879      	ldr	r1, [r7, #4]
 8006620:	440b      	add	r3, r1
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	061b      	lsls	r3, r3, #24
 8006626:	ea42 0103 	orr.w	r1, r2, r3
 800662a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800662c:	1c5a      	adds	r2, r3, #1
 800662e:	627a      	str	r2, [r7, #36]	; 0x24
 8006630:	693a      	ldr	r2, [r7, #16]
 8006632:	3302      	adds	r3, #2
 8006634:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint32_t c = 0; c < n; c += 4)
 8006638:	6a3b      	ldr	r3, [r7, #32]
 800663a:	3304      	adds	r3, #4
 800663c:	623b      	str	r3, [r7, #32]
 800663e:	6a3a      	ldr	r2, [r7, #32]
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	429a      	cmp	r2, r3
 8006644:	d3d5      	bcc.n	80065f2 <STRHAL_CAN_Send+0xfe>
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 8006646:	e007      	b.n	8006658 <STRHAL_CAN_Send+0x164>
		frame->data.word[j++] = 0;
 8006648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800664a:	1c5a      	adds	r2, r3, #1
 800664c:	627a      	str	r2, [r7, #36]	; 0x24
 800664e:	693a      	ldr	r2, [r7, #16]
 8006650:	3302      	adds	r3, #2
 8006652:	2100      	movs	r1, #0
 8006654:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	while (j < Can_DlcToLength[Can_LengthToDlc[n]] / 4)
 8006658:	4a0e      	ldr	r2, [pc, #56]	; (8006694 <STRHAL_CAN_Send+0x1a0>)
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006660:	4a0d      	ldr	r2, [pc, #52]	; (8006698 <STRHAL_CAN_Send+0x1a4>)
 8006662:	5cd3      	ldrb	r3, [r2, r3]
 8006664:	089b      	lsrs	r3, r3, #2
 8006666:	b2db      	uxtb	r3, r3
 8006668:	461a      	mov	r2, r3
 800666a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800666c:	4293      	cmp	r3, r2
 800666e:	d3eb      	bcc.n	8006648 <STRHAL_CAN_Send+0x154>

	can->TXBAR = (1 << i);
 8006670:	7dfb      	ldrb	r3, [r7, #23]
 8006672:	2201      	movs	r2, #1
 8006674:	fa02 f303 	lsl.w	r3, r2, r3
 8006678:	461a      	mov	r2, r3
 800667a:	69fb      	ldr	r3, [r7, #28]
 800667c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

	return n;
 8006680:	683b      	ldr	r3, [r7, #0]
}
 8006682:	4618      	mov	r0, r3
 8006684:	372c      	adds	r7, #44	; 0x2c
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	20000004 	.word	0x20000004
 8006694:	08009888 	.word	0x08009888
 8006698:	08009878 	.word	0x08009878

0800669c <STRHAL_CAN_Run>:

void STRHAL_CAN_Run()
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
	// End initialisation - start FDCANs
	STRHAL_CAN_Handle_t *fdcan1 = &_fdcans[STRHAL_FDCAN1];
 80066a2:	4b55      	ldr	r3, [pc, #340]	; (80067f8 <STRHAL_CAN_Run+0x15c>)
 80066a4:	607b      	str	r3, [r7, #4]
	STRHAL_CAN_Handle_t *fdcan2 = &_fdcans[STRHAL_FDCAN2];
 80066a6:	4b55      	ldr	r3, [pc, #340]	; (80067fc <STRHAL_CAN_Run+0x160>)
 80066a8:	603b      	str	r3, [r7, #0]
	if (fdcan1->state == STRHAL_CAN_STATE_INITIALISING)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	7a1b      	ldrb	r3, [r3, #8]
 80066ae:	b2db      	uxtb	r3, r3
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d14b      	bne.n	800674c <STRHAL_CAN_Run+0xb0>
	{
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	7d5b      	ldrb	r3, [r3, #21]
 80066b8:	f003 0301 	and.w	r3, r3, #1
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d011      	beq.n	80066e4 <STRHAL_CAN_Run+0x48>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO0);
 80066c0:	4b4f      	ldr	r3, [pc, #316]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c4:	4a4e      	ldr	r2, [pc, #312]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066c6:	f023 0301 	bic.w	r3, r3, #1
 80066ca:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 80066cc:	4b4c      	ldr	r3, [pc, #304]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066d0:	4a4b      	ldr	r2, [pc, #300]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066d2:	f043 0301 	orr.w	r3, r3, #1
 80066d6:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF0NE);
 80066d8:	4b49      	ldr	r3, [pc, #292]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066da:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066dc:	4a48      	ldr	r2, [pc, #288]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066de:	f043 0301 	orr.w	r3, r3, #1
 80066e2:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan1->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	7d5b      	ldrb	r3, [r3, #21]
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d011      	beq.n	8006714 <STRHAL_CAN_Run+0x78>
		{
			CLEAR_BIT(FDCAN1->ILS, FDCAN_ILS_RXFIFO1);
 80066f0:	4b43      	ldr	r3, [pc, #268]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066f4:	4a42      	ldr	r2, [pc, #264]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066f6:	f023 0302 	bic.w	r3, r3, #2
 80066fa:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN1->ILE, FDCAN_ILE_EINT0);
 80066fc:	4b40      	ldr	r3, [pc, #256]	; (8006800 <STRHAL_CAN_Run+0x164>)
 80066fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006700:	4a3f      	ldr	r2, [pc, #252]	; (8006800 <STRHAL_CAN_Run+0x164>)
 8006702:	f043 0301 	orr.w	r3, r3, #1
 8006706:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN1->IE, FDCAN_IE_RF1NE);
 8006708:	4b3d      	ldr	r3, [pc, #244]	; (8006800 <STRHAL_CAN_Run+0x164>)
 800670a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800670c:	4a3c      	ldr	r2, [pc, #240]	; (8006800 <STRHAL_CAN_Run+0x164>)
 800670e:	f043 0308 	orr.w	r3, r3, #8
 8006712:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN1_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 1));
 8006714:	f7ff fbf2 	bl	8005efc <__NVIC_GetPriorityGrouping>
 8006718:	4603      	mov	r3, r0
 800671a:	2201      	movs	r2, #1
 800671c:	2100      	movs	r1, #0
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff fc42 	bl	8005fa8 <NVIC_EncodePriority>
 8006724:	4603      	mov	r3, r0
 8006726:	4619      	mov	r1, r3
 8006728:	2015      	movs	r0, #21
 800672a:	f7ff fc13 	bl	8005f54 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800672e:	2015      	movs	r0, #21
 8006730:	f7ff fbf2 	bl	8005f18 <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN1->CCCR, FDCAN_CCCR_INIT);
 8006734:	4b32      	ldr	r3, [pc, #200]	; (8006800 <STRHAL_CAN_Run+0x164>)
 8006736:	699b      	ldr	r3, [r3, #24]
 8006738:	4a31      	ldr	r2, [pc, #196]	; (8006800 <STRHAL_CAN_Run+0x164>)
 800673a:	f023 0301 	bic.w	r3, r3, #1
 800673e:	6193      	str	r3, [r2, #24]

		_fdcans[STRHAL_FDCAN1].state = STRHAL_CAN_STATE_RUNNING;
 8006740:	4b2d      	ldr	r3, [pc, #180]	; (80067f8 <STRHAL_CAN_Run+0x15c>)
 8006742:	2202      	movs	r2, #2
 8006744:	721a      	strb	r2, [r3, #8]
		LL_mDelay(100);
 8006746:	2064      	movs	r0, #100	; 0x64
 8006748:	f7fe f960 	bl	8004a0c <LL_mDelay>
	}
	if (fdcan2->state == STRHAL_CAN_STATE_INITIALISING)
 800674c:	683b      	ldr	r3, [r7, #0]
 800674e:	7a1b      	ldrb	r3, [r3, #8]
 8006750:	b2db      	uxtb	r3, r3
 8006752:	2b01      	cmp	r3, #1
 8006754:	d14c      	bne.n	80067f0 <STRHAL_CAN_Run+0x154>
	{
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX0))
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	7d5b      	ldrb	r3, [r3, #21]
 800675a:	f003 0301 	and.w	r3, r3, #1
 800675e:	2b00      	cmp	r3, #0
 8006760:	d011      	beq.n	8006786 <STRHAL_CAN_Run+0xea>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO0);
 8006762:	4b28      	ldr	r3, [pc, #160]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006764:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006766:	4a27      	ldr	r2, [pc, #156]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006768:	f023 0301 	bic.w	r3, r3, #1
 800676c:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 800676e:	4b25      	ldr	r3, [pc, #148]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006770:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006772:	4a24      	ldr	r2, [pc, #144]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006774:	f043 0301 	orr.w	r3, r3, #1
 8006778:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF0NE);
 800677a:	4b22      	ldr	r3, [pc, #136]	; (8006804 <STRHAL_CAN_Run+0x168>)
 800677c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800677e:	4a21      	ldr	r2, [pc, #132]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006780:	f043 0301 	orr.w	r3, r3, #1
 8006784:	6553      	str	r3, [r2, #84]	; 0x54
		}
		if (fdcan2->fifo_sub_state & (1U << STRHAL_FDCAN_RX1))
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	7d5b      	ldrb	r3, [r3, #21]
 800678a:	f003 0302 	and.w	r3, r3, #2
 800678e:	2b00      	cmp	r3, #0
 8006790:	d011      	beq.n	80067b6 <STRHAL_CAN_Run+0x11a>
		{
			CLEAR_BIT(FDCAN2->ILS, FDCAN_ILS_RXFIFO1);
 8006792:	4b1c      	ldr	r3, [pc, #112]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006796:	4a1b      	ldr	r2, [pc, #108]	; (8006804 <STRHAL_CAN_Run+0x168>)
 8006798:	f023 0302 	bic.w	r3, r3, #2
 800679c:	6593      	str	r3, [r2, #88]	; 0x58
			SET_BIT(FDCAN2->ILE, FDCAN_ILE_EINT0);
 800679e:	4b19      	ldr	r3, [pc, #100]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067a2:	4a18      	ldr	r2, [pc, #96]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067a4:	f043 0301 	orr.w	r3, r3, #1
 80067a8:	65d3      	str	r3, [r2, #92]	; 0x5c
			SET_BIT(FDCAN2->IE, FDCAN_IE_RF1NE);
 80067aa:	4b16      	ldr	r3, [pc, #88]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80067ae:	4a15      	ldr	r2, [pc, #84]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067b0:	f043 0308 	orr.w	r3, r3, #8
 80067b4:	6553      	str	r3, [r2, #84]	; 0x54
		}

		NVIC_SetPriority(FDCAN2_IT0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 0, 2));
 80067b6:	f7ff fba1 	bl	8005efc <__NVIC_GetPriorityGrouping>
 80067ba:	4603      	mov	r3, r0
 80067bc:	2202      	movs	r2, #2
 80067be:	2100      	movs	r1, #0
 80067c0:	4618      	mov	r0, r3
 80067c2:	f7ff fbf1 	bl	8005fa8 <NVIC_EncodePriority>
 80067c6:	4603      	mov	r3, r0
 80067c8:	4619      	mov	r1, r3
 80067ca:	2056      	movs	r0, #86	; 0x56
 80067cc:	f7ff fbc2 	bl	8005f54 <__NVIC_SetPriority>
		NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 80067d0:	2056      	movs	r0, #86	; 0x56
 80067d2:	f7ff fba1 	bl	8005f18 <__NVIC_EnableIRQ>

		CLEAR_BIT(FDCAN2->CCCR, FDCAN_CCCR_INIT);
 80067d6:	4b0b      	ldr	r3, [pc, #44]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067d8:	699b      	ldr	r3, [r3, #24]
 80067da:	4a0a      	ldr	r2, [pc, #40]	; (8006804 <STRHAL_CAN_Run+0x168>)
 80067dc:	f023 0301 	bic.w	r3, r3, #1
 80067e0:	6193      	str	r3, [r2, #24]
		_fdcans[STRHAL_FDCAN2].state = STRHAL_CAN_STATE_RUNNING;
 80067e2:	4b05      	ldr	r3, [pc, #20]	; (80067f8 <STRHAL_CAN_Run+0x15c>)
 80067e4:	2202      	movs	r2, #2
 80067e6:	f883 2020 	strb.w	r2, [r3, #32]
		LL_mDelay(100);
 80067ea:	2064      	movs	r0, #100	; 0x64
 80067ec:	f7fe f90e 	bl	8004a0c <LL_mDelay>
	}

}
 80067f0:	bf00      	nop
 80067f2:	3708      	adds	r7, #8
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}
 80067f8:	20000004 	.word	0x20000004
 80067fc:	2000001c 	.word	0x2000001c
 8006800:	40006400 	.word	0x40006400
 8006804:	40006800 	.word	0x40006800

08006808 <FDCAN1_IT0_IRQHandler>:

void FDCAN1_IT0_IRQHandler(void)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b08c      	sub	sp, #48	; 0x30
 800680c:	af00      	add	r7, sp, #0
	if (FDCAN1->IR & FDCAN_IR_RF0N)
 800680e:	4b47      	ldr	r3, [pc, #284]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 8006810:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006812:	f003 0301 	and.w	r3, r3, #1
 8006816:	2b00      	cmp	r3, #0
 8006818:	d03f      	beq.n	800689a <FDCAN1_IT0_IRQHandler+0x92>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF0N);
 800681a:	4b44      	ldr	r3, [pc, #272]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 800681c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800681e:	4a43      	ldr	r2, [pc, #268]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 8006820:	f043 0301 	orr.w	r3, r3, #1
 8006824:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[0];
 8006826:	4b42      	ldr	r3, [pc, #264]	; (8006930 <FDCAN1_IT0_IRQHandler+0x128>)
 8006828:	68db      	ldr	r3, [r3, #12]
 800682a:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 800682c:	4b40      	ldr	r3, [pc, #256]	; (8006930 <FDCAN1_IT0_IRQHandler+0x128>)
 800682e:	685b      	ldr	r3, [r3, #4]
 8006830:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN1->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 8006832:	4b3e      	ldr	r3, [pc, #248]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 8006834:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006838:	0a1b      	lsrs	r3, r3, #8
 800683a:	b2db      	uxtb	r3, r3
 800683c:	f003 0303 	and.w	r3, r3, #3
 8006840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 8006844:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006848:	4613      	mov	r3, r2
 800684a:	00db      	lsls	r3, r3, #3
 800684c:	4413      	add	r3, r2
 800684e:	00db      	lsls	r3, r3, #3
 8006850:	33b0      	adds	r3, #176	; 0xb0
 8006852:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006854:	4413      	add	r3, r2
 8006856:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8006860:	149b      	asrs	r3, r3, #18
 8006862:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006864:	6a3b      	ldr	r3, [r7, #32]
 8006866:	799b      	ldrb	r3, [r3, #6]
 8006868:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800686c:	b2db      	uxtb	r3, r3
 800686e:	461a      	mov	r2, r3
 8006870:	4b30      	ldr	r3, [pc, #192]	; (8006934 <FDCAN1_IT0_IRQHandler+0x12c>)
 8006872:	5c9b      	ldrb	r3, [r3, r2]
 8006874:	61bb      	str	r3, [r7, #24]

		if (rec != NULL)
 8006876:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006878:	2b00      	cmp	r3, #0
 800687a:	d007      	beq.n	800688c <FDCAN1_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 800687c:	6a3b      	ldr	r3, [r7, #32]
 800687e:	f103 0108 	add.w	r1, r3, #8
 8006882:	69bb      	ldr	r3, [r7, #24]
 8006884:	1e9a      	subs	r2, r3, #2
 8006886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006888:	69f8      	ldr	r0, [r7, #28]
 800688a:	4798      	blx	r3

		FDCAN1->RXF0A = i & 0x7;
 800688c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006890:	4a26      	ldr	r2, [pc, #152]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 8006892:	f003 0307 	and.w	r3, r3, #7
 8006896:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
	}
	if (FDCAN1->IR & FDCAN_IR_RF1N)
 800689a:	4b24      	ldr	r3, [pc, #144]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 800689c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800689e:	f003 0308 	and.w	r3, r3, #8
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d03d      	beq.n	8006922 <FDCAN1_IT0_IRQHandler+0x11a>
	{
		SET_BIT(FDCAN1->IR, FDCAN_IR_RF1N);
 80068a6:	4b21      	ldr	r3, [pc, #132]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 80068a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068aa:	4a20      	ldr	r2, [pc, #128]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 80068ac:	f043 0308 	orr.w	r3, r3, #8
 80068b0:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN1].rxReceptors[1];
 80068b2:	4b1f      	ldr	r3, [pc, #124]	; (8006930 <FDCAN1_IT0_IRQHandler+0x128>)
 80068b4:	691b      	ldr	r3, [r3, #16]
 80068b6:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN1].can_ram;
 80068b8:	4b1d      	ldr	r3, [pc, #116]	; (8006930 <FDCAN1_IT0_IRQHandler+0x128>)
 80068ba:	685b      	ldr	r3, [r3, #4]
 80068bc:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN1->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 80068be:	4b1b      	ldr	r3, [pc, #108]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 80068c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068c4:	0a1b      	lsrs	r3, r3, #8
 80068c6:	b2db      	uxtb	r3, r3
 80068c8:	f003 0303 	and.w	r3, r3, #3
 80068cc:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 80068ce:	7bfa      	ldrb	r2, [r7, #15]
 80068d0:	4613      	mov	r3, r2
 80068d2:	00db      	lsls	r3, r3, #3
 80068d4:	4413      	add	r3, r2
 80068d6:	00db      	lsls	r3, r3, #3
 80068d8:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80068dc:	693a      	ldr	r2, [r7, #16]
 80068de:	4413      	add	r3, r2
 80068e0:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f3c3 031c 	ubfx	r3, r3, #0, #29
 80068ea:	149b      	asrs	r3, r3, #18
 80068ec:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	799b      	ldrb	r3, [r3, #6]
 80068f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80068f6:	b2db      	uxtb	r3, r3
 80068f8:	461a      	mov	r2, r3
 80068fa:	4b0e      	ldr	r3, [pc, #56]	; (8006934 <FDCAN1_IT0_IRQHandler+0x12c>)
 80068fc:	5c9b      	ldrb	r3, [r3, r2]
 80068fe:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d007      	beq.n	8006916 <FDCAN1_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f103 0108 	add.w	r1, r3, #8
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	1e9a      	subs	r2, r3, #2
 8006910:	697b      	ldr	r3, [r7, #20]
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	4798      	blx	r3
		FDCAN1->RXF1A = i & 0x7;
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	4a04      	ldr	r2, [pc, #16]	; (800692c <FDCAN1_IT0_IRQHandler+0x124>)
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 8006922:	bf00      	nop
 8006924:	3730      	adds	r7, #48	; 0x30
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	40006400 	.word	0x40006400
 8006930:	20000004 	.word	0x20000004
 8006934:	08009878 	.word	0x08009878

08006938 <FDCAN2_IT0_IRQHandler>:

void FDCAN2_IT0_IRQHandler(void)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b08c      	sub	sp, #48	; 0x30
 800693c:	af00      	add	r7, sp, #0
	if (FDCAN2->IR & FDCAN_IR_RF0N)
 800693e:	4b47      	ldr	r3, [pc, #284]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 8006940:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d03f      	beq.n	80069ca <FDCAN2_IT0_IRQHandler+0x92>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF0N);
 800694a:	4b44      	ldr	r3, [pc, #272]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 800694c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800694e:	4a43      	ldr	r2, [pc, #268]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 8006950:	f023 0301 	bic.w	r3, r3, #1
 8006954:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[0];
 8006956:	4b42      	ldr	r3, [pc, #264]	; (8006a60 <FDCAN2_IT0_IRQHandler+0x128>)
 8006958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800695a:	62fb      	str	r3, [r7, #44]	; 0x2c
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 800695c:	4b40      	ldr	r3, [pc, #256]	; (8006a60 <FDCAN2_IT0_IRQHandler+0x128>)
 800695e:	69db      	ldr	r3, [r3, #28]
 8006960:	62bb      	str	r3, [r7, #40]	; 0x28

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF0S_F0GI_Msk & FDCAN2->RXF0S) >> FDCAN_RXF0S_F0GI_Pos);
 8006962:	4b3e      	ldr	r3, [pc, #248]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 8006964:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006968:	0a1b      	lsrs	r3, r3, #8
 800696a:	b2db      	uxtb	r3, r3
 800696c:	f003 0303 	and.w	r3, r3, #3
 8006970:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo0[i];
 8006974:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006978:	4613      	mov	r3, r2
 800697a:	00db      	lsls	r3, r3, #3
 800697c:	4413      	add	r3, r2
 800697e:	00db      	lsls	r3, r3, #3
 8006980:	33b0      	adds	r3, #176	; 0xb0
 8006982:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006984:	4413      	add	r3, r2
 8006986:	623b      	str	r3, [r7, #32]

		id = rx_fifo->R0.bit.ID >> 18;
 8006988:	6a3b      	ldr	r3, [r7, #32]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8006990:	149b      	asrs	r3, r3, #18
 8006992:	61fb      	str	r3, [r7, #28]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006994:	6a3b      	ldr	r3, [r7, #32]
 8006996:	799b      	ldrb	r3, [r3, #6]
 8006998:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800699c:	b2db      	uxtb	r3, r3
 800699e:	461a      	mov	r2, r3
 80069a0:	4b30      	ldr	r3, [pc, #192]	; (8006a64 <FDCAN2_IT0_IRQHandler+0x12c>)
 80069a2:	5c9b      	ldrb	r3, [r3, r2]
 80069a4:	61bb      	str	r3, [r7, #24]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 80069a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d007      	beq.n	80069bc <FDCAN2_IT0_IRQHandler+0x84>
			rec(id, rx_fifo->data.byte, l - 2);
 80069ac:	6a3b      	ldr	r3, [r7, #32]
 80069ae:	f103 0108 	add.w	r1, r3, #8
 80069b2:	69bb      	ldr	r3, [r7, #24]
 80069b4:	1e9a      	subs	r2, r3, #2
 80069b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069b8:	69f8      	ldr	r0, [r7, #28]
 80069ba:	4798      	blx	r3

		FDCAN2->RXF0A = i & 0x7;
 80069bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80069c0:	4a26      	ldr	r2, [pc, #152]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 80069c2:	f003 0307 	and.w	r3, r3, #7
 80069c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

	}
	if (FDCAN2->IR & FDCAN_IR_RF1N)
 80069ca:	4b24      	ldr	r3, [pc, #144]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 80069cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069ce:	f003 0308 	and.w	r3, r3, #8
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d03d      	beq.n	8006a52 <FDCAN2_IT0_IRQHandler+0x11a>
	{
		CLEAR_BIT(FDCAN2->IR, FDCAN_IR_RF1N);
 80069d6:	4b21      	ldr	r3, [pc, #132]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 80069d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80069da:	4a20      	ldr	r2, [pc, #128]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 80069dc:	f023 0308 	bic.w	r3, r3, #8
 80069e0:	6513      	str	r3, [r2, #80]	; 0x50

		STRHAL_CAN_Receptor_t rec = _fdcans[STRHAL_FDCAN2].rxReceptors[1];
 80069e2:	4b1f      	ldr	r3, [pc, #124]	; (8006a60 <FDCAN2_IT0_IRQHandler+0x128>)
 80069e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069e6:	617b      	str	r3, [r7, #20]
		Can_Message_RAM *can_ram = _fdcans[STRHAL_FDCAN2].can_ram;
 80069e8:	4b1d      	ldr	r3, [pc, #116]	; (8006a60 <FDCAN2_IT0_IRQHandler+0x128>)
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	613b      	str	r3, [r7, #16]

		uint8_t i;
		uint32_t l;
		uint32_t id;

		i = ((FDCAN_RXF1S_F1GI_Msk & FDCAN2->RXF1S) >> FDCAN_RXF1S_F1GI_Pos);
 80069ee:	4b1b      	ldr	r3, [pc, #108]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 80069f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80069f4:	0a1b      	lsrs	r3, r3, #8
 80069f6:	b2db      	uxtb	r3, r3
 80069f8:	f003 0303 	and.w	r3, r3, #3
 80069fc:	73fb      	strb	r3, [r7, #15]

		Can_Rx_Element *rx_fifo = &can_ram->rx_fifo1[i];
 80069fe:	7bfa      	ldrb	r2, [r7, #15]
 8006a00:	4613      	mov	r3, r2
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	4413      	add	r3, r2
 8006a06:	00db      	lsls	r3, r3, #3
 8006a08:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8006a0c:	693a      	ldr	r2, [r7, #16]
 8006a0e:	4413      	add	r3, r2
 8006a10:	60bb      	str	r3, [r7, #8]

		id = rx_fifo->R0.bit.ID >> 18;
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f3c3 031c 	ubfx	r3, r3, #0, #29
 8006a1a:	149b      	asrs	r3, r3, #18
 8006a1c:	607b      	str	r3, [r7, #4]
		l = Can_DlcToLength[rx_fifo->R1.bit.DLC];
 8006a1e:	68bb      	ldr	r3, [r7, #8]
 8006a20:	799b      	ldrb	r3, [r3, #6]
 8006a22:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	461a      	mov	r2, r3
 8006a2a:	4b0e      	ldr	r3, [pc, #56]	; (8006a64 <FDCAN2_IT0_IRQHandler+0x12c>)
 8006a2c:	5c9b      	ldrb	r3, [r3, r2]
 8006a2e:	603b      	str	r3, [r7, #0]

		//rec(id, rx_fifo->data.byte, l);
		if (rec != NULL)
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d007      	beq.n	8006a46 <FDCAN2_IT0_IRQHandler+0x10e>
			rec(id, rx_fifo->data.byte, l - 2);
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f103 0108 	add.w	r1, r3, #8
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	1e9a      	subs	r2, r3, #2
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	4798      	blx	r3
		FDCAN2->RXF1A = i & 0x7;
 8006a46:	7bfb      	ldrb	r3, [r7, #15]
 8006a48:	4a04      	ldr	r2, [pc, #16]	; (8006a5c <FDCAN2_IT0_IRQHandler+0x124>)
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
	}
}
 8006a52:	bf00      	nop
 8006a54:	3730      	adds	r7, #48	; 0x30
 8006a56:	46bd      	mov	sp, r7
 8006a58:	bd80      	pop	{r7, pc}
 8006a5a:	bf00      	nop
 8006a5c:	40006800 	.word	0x40006800
 8006a60:	20000004 	.word	0x20000004
 8006a64:	08009878 	.word	0x08009878

08006a68 <STRHAL_Clock_Init>:
#include <STRHAL_Clock.h>

void STRHAL_Clock_Init()
{
 8006a68:	b480      	push	{r7}
 8006a6a:	af00      	add	r7, sp, #0

}
 8006a6c:	bf00      	nop
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a74:	4770      	bx	lr

08006a76 <LL_GPIO_ReadOutputPort>:
{
 8006a76:	b480      	push	{r7}
 8006a78:	b083      	sub	sp, #12
 8006a7a:	af00      	add	r7, sp, #0
 8006a7c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->ODR));
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	695b      	ldr	r3, [r3, #20]
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	370c      	adds	r7, #12
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <LL_GPIO_SetOutputPin>:
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
 8006a96:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	683a      	ldr	r2, [r7, #0]
 8006a9c:	619a      	str	r2, [r3, #24]
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa8:	4770      	bx	lr

08006aaa <LL_GPIO_ResetOutputPin>:
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
 8006ab2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	683a      	ldr	r2, [r7, #0]
 8006ab8:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006aba:	bf00      	nop
 8006abc:	370c      	adds	r7, #12
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
	...

08006ac8 <LL_AHB2_GRP1_EnableClock>:
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b085      	sub	sp, #20
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006ad0:	4b08      	ldr	r3, [pc, #32]	; (8006af4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006ad2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ad4:	4907      	ldr	r1, [pc, #28]	; (8006af4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006adc:	4b05      	ldr	r3, [pc, #20]	; (8006af4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006ade:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
}
 8006ae8:	bf00      	nop
 8006aea:	3714      	adds	r7, #20
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr
 8006af4:	40021000 	.word	0x40021000

08006af8 <STRHAL_GPIO_Init>:
#include <stm32g4xx_ll_gpio.h>
#include <stm32g4xx_ll_rcc.h>
#include <STRHAL_GPIO.h>

void STRHAL_GPIO_Init()
{
 8006af8:	b580      	push	{r7, lr}
 8006afa:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006afc:	2001      	movs	r0, #1
 8006afe:	f7ff ffe3 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006b02:	2002      	movs	r0, #2
 8006b04:	f7ff ffe0 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006b08:	2004      	movs	r0, #4
 8006b0a:	f7ff ffdd 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8006b0e:	2008      	movs	r0, #8
 8006b10:	f7ff ffda 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006b14:	2010      	movs	r0, #16
 8006b16:	f7ff ffd7 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006b1a:	2020      	movs	r0, #32
 8006b1c:	f7ff ffd4 	bl	8006ac8 <LL_AHB2_GRP1_EnableClock>
}
 8006b20:	bf00      	nop
 8006b22:	bd80      	pop	{r7, pc}

08006b24 <STRHAL_GPIO_SingleInit>:

// requires the type parameter and the gpio type to be the same TODO: find a better way to enforce that!
void STRHAL_GPIO_SingleInit(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Type_t type)
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b088      	sub	sp, #32
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	460b      	mov	r3, r1
 8006b2e:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	791b      	ldrb	r3, [r3, #4]
 8006b34:	2b1f      	cmp	r3, #31
 8006b36:	d84d      	bhi.n	8006bd4 <STRHAL_GPIO_SingleInit+0xb0>
		return;

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8006b38:	f107 0308 	add.w	r3, r7, #8
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	601a      	str	r2, [r3, #0]
 8006b40:	605a      	str	r2, [r3, #4]
 8006b42:	609a      	str	r2, [r3, #8]
 8006b44:	60da      	str	r2, [r3, #12]
 8006b46:	611a      	str	r2, [r3, #16]
 8006b48:	615a      	str	r2, [r3, #20]
	{ 0 };

	LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	791b      	ldrb	r3, [r3, #4]
 8006b52:	4619      	mov	r1, r3
 8006b54:	2301      	movs	r3, #1
 8006b56:	408b      	lsls	r3, r1
 8006b58:	4619      	mov	r1, r3
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	f7ff ffa5 	bl	8006aaa <LL_GPIO_ResetOutputPin>

	GPIO_InitStruct.Pin = (1 << gpio->pin);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	791b      	ldrb	r3, [r3, #4]
 8006b64:	461a      	mov	r2, r3
 8006b66:	2301      	movs	r3, #1
 8006b68:	4093      	lsls	r3, r2
 8006b6a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006b6c:	2302      	movs	r3, #2
 8006b6e:	613b      	str	r3, [r7, #16]
	switch (type)
 8006b70:	78fb      	ldrb	r3, [r7, #3]
 8006b72:	2b04      	cmp	r3, #4
 8006b74:	d825      	bhi.n	8006bc2 <STRHAL_GPIO_SingleInit+0x9e>
 8006b76:	a201      	add	r2, pc, #4	; (adr r2, 8006b7c <STRHAL_GPIO_SingleInit+0x58>)
 8006b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b7c:	08006b91 	.word	0x08006b91
 8006b80:	08006b9b 	.word	0x08006b9b
 8006b84:	08006ba5 	.word	0x08006ba5
 8006b88:	08006baf 	.word	0x08006baf
 8006b8c:	08006bb9 	.word	0x08006bb9
	{
		case STRHAL_GPIO_TYPE_OPP:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006b90:	2301      	movs	r3, #1
 8006b92:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006b94:	2300      	movs	r3, #0
 8006b96:	617b      	str	r3, [r7, #20]
			break;
 8006b98:	e013      	b.n	8006bc2 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_OOD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8006b9e:	2301      	movs	r3, #1
 8006ba0:	617b      	str	r3, [r7, #20]
			break;
 8006ba2:	e00e      	b.n	8006bc2 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IHZ:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ba8:	2300      	movs	r3, #0
 8006baa:	61bb      	str	r3, [r7, #24]
			break;
 8006bac:	e009      	b.n	8006bc2 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPU:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	61bb      	str	r3, [r7, #24]
			break;
 8006bb6:	e004      	b.n	8006bc2 <STRHAL_GPIO_SingleInit+0x9e>

		case STRHAL_GPIO_TYPE_IPD:
			GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	60fb      	str	r3, [r7, #12]
			GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006bbc:	2302      	movs	r3, #2
 8006bbe:	61bb      	str	r3, [r7, #24]
			break;
 8006bc0:	bf00      	nop
	}
	LL_GPIO_Init(gpio->port, &GPIO_InitStruct);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	f107 0208 	add.w	r2, r7, #8
 8006bca:	4611      	mov	r1, r2
 8006bcc:	4618      	mov	r0, r3
 8006bce:	f7fc fd62 	bl	8003696 <LL_GPIO_Init>
 8006bd2:	e000      	b.n	8006bd6 <STRHAL_GPIO_SingleInit+0xb2>
		return;
 8006bd4:	bf00      	nop
	//gpio->type = type;
}
 8006bd6:	3720      	adds	r7, #32
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <STRHAL_GPIO_Write>:
		STRHAL_GPIO_SingleInit(&gpios->gpios[i], type);
	}
}

inline void STRHAL_GPIO_Write(const STRHAL_GPIO_t *gpio, STRHAL_GPIO_Value_t value)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b082      	sub	sp, #8
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
 8006be4:	460b      	mov	r3, r1
 8006be6:	70fb      	strb	r3, [r7, #3]
	if (gpio->pin > 0x1F)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	791b      	ldrb	r3, [r3, #4]
 8006bec:	2b1f      	cmp	r3, #31
 8006bee:	d81a      	bhi.n	8006c26 <STRHAL_GPIO_Write+0x4a>
		return;

	if (value == STRHAL_GPIO_VALUE_H)
 8006bf0:	78fb      	ldrb	r3, [r7, #3]
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d10b      	bne.n	8006c0e <STRHAL_GPIO_Write+0x32>
	{
		LL_GPIO_SetOutputPin(gpio->port, (1 << gpio->pin));
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681a      	ldr	r2, [r3, #0]
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	791b      	ldrb	r3, [r3, #4]
 8006bfe:	4619      	mov	r1, r3
 8006c00:	2301      	movs	r3, #1
 8006c02:	408b      	lsls	r3, r1
 8006c04:	4619      	mov	r1, r3
 8006c06:	4610      	mov	r0, r2
 8006c08:	f7ff ff41 	bl	8006a8e <LL_GPIO_SetOutputPin>
 8006c0c:	e00c      	b.n	8006c28 <STRHAL_GPIO_Write+0x4c>
	}
	else
	{
		LL_GPIO_ResetOutputPin(gpio->port, (1 << gpio->pin));
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681a      	ldr	r2, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	791b      	ldrb	r3, [r3, #4]
 8006c16:	4619      	mov	r1, r3
 8006c18:	2301      	movs	r3, #1
 8006c1a:	408b      	lsls	r3, r1
 8006c1c:	4619      	mov	r1, r3
 8006c1e:	4610      	mov	r0, r2
 8006c20:	f7ff ff43 	bl	8006aaa <LL_GPIO_ResetOutputPin>
 8006c24:	e000      	b.n	8006c28 <STRHAL_GPIO_Write+0x4c>
		return;
 8006c26:	bf00      	nop
	}

}
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}

08006c2e <STRHAL_GPIO_ReadOutput>:

	return (LL_GPIO_ReadInputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
}

STRHAL_GPIO_Value_t STRHAL_GPIO_ReadOutput(const STRHAL_GPIO_t *gpio)
{
 8006c2e:	b580      	push	{r7, lr}
 8006c30:	b082      	sub	sp, #8
 8006c32:	af00      	add	r7, sp, #0
 8006c34:	6078      	str	r0, [r7, #4]
	if (gpio->pin > 0x1F)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	791b      	ldrb	r3, [r3, #4]
 8006c3a:	2b1f      	cmp	r3, #31
 8006c3c:	d901      	bls.n	8006c42 <STRHAL_GPIO_ReadOutput+0x14>
		return STRHAL_GPIO_VALUE_L;
 8006c3e:	2300      	movs	r3, #0
 8006c40:	e010      	b.n	8006c64 <STRHAL_GPIO_ReadOutput+0x36>

	return (LL_GPIO_ReadOutputPort(gpio->port) & (1 << gpio->pin)) ? 1 : 0;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4618      	mov	r0, r3
 8006c48:	f7ff ff15 	bl	8006a76 <LL_GPIO_ReadOutputPort>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	791b      	ldrb	r3, [r3, #4]
 8006c52:	4619      	mov	r1, r3
 8006c54:	2301      	movs	r3, #1
 8006c56:	408b      	lsls	r3, r1
 8006c58:	4013      	ands	r3, r2
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	bf14      	ite	ne
 8006c5e:	2301      	movne	r3, #1
 8006c60:	2300      	moveq	r3, #0
 8006c62:	b2db      	uxtb	r3, r3
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	3708      	adds	r7, #8
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	bd80      	pop	{r7, pc}

08006c6c <LL_AHB2_GRP1_EnableClock>:
{
 8006c6c:	b480      	push	{r7}
 8006c6e:	b085      	sub	sp, #20
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006c74:	4b08      	ldr	r3, [pc, #32]	; (8006c98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c78:	4907      	ldr	r1, [pc, #28]	; (8006c98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006c80:	4b05      	ldr	r3, [pc, #20]	; (8006c98 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006c82:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	4013      	ands	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
}
 8006c8c:	bf00      	nop
 8006c8e:	3714      	adds	r7, #20
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	40021000 	.word	0x40021000

08006c9c <LL_APB2_GRP1_EnableClock>:
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8006ca4:	4b08      	ldr	r3, [pc, #32]	; (8006cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006ca6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006ca8:	4907      	ldr	r1, [pc, #28]	; (8006cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8006cb0:	4b05      	ldr	r3, [pc, #20]	; (8006cc8 <LL_APB2_GRP1_EnableClock+0x2c>)
 8006cb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4013      	ands	r3, r2
 8006cb8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006cba:	68fb      	ldr	r3, [r7, #12]
}
 8006cbc:	bf00      	nop
 8006cbe:	3714      	adds	r7, #20
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc6:	4770      	bx	lr
 8006cc8:	40021000 	.word	0x40021000

08006ccc <LL_GPIO_SetPinMode>:
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b08b      	sub	sp, #44	; 0x2c
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	60b9      	str	r1, [r7, #8]
 8006cd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681a      	ldr	r2, [r3, #0]
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ce0:	697b      	ldr	r3, [r7, #20]
 8006ce2:	fa93 f3a3 	rbit	r3, r3
 8006ce6:	613b      	str	r3, [r7, #16]
  return result;
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006cec:	69bb      	ldr	r3, [r7, #24]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8006cf2:	2320      	movs	r3, #32
 8006cf4:	e003      	b.n	8006cfe <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8006cf6:	69bb      	ldr	r3, [r7, #24]
 8006cf8:	fab3 f383 	clz	r3, r3
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	005b      	lsls	r3, r3, #1
 8006d00:	2103      	movs	r1, #3
 8006d02:	fa01 f303 	lsl.w	r3, r1, r3
 8006d06:	43db      	mvns	r3, r3
 8006d08:	401a      	ands	r2, r3
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d0e:	6a3b      	ldr	r3, [r7, #32]
 8006d10:	fa93 f3a3 	rbit	r3, r3
 8006d14:	61fb      	str	r3, [r7, #28]
  return result;
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d101      	bne.n	8006d24 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8006d20:	2320      	movs	r3, #32
 8006d22:	e003      	b.n	8006d2c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8006d24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d26:	fab3 f383 	clz	r3, r3
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	6879      	ldr	r1, [r7, #4]
 8006d30:	fa01 f303 	lsl.w	r3, r1, r3
 8006d34:	431a      	orrs	r2, r3
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	601a      	str	r2, [r3, #0]
}
 8006d3a:	bf00      	nop
 8006d3c:	372c      	adds	r7, #44	; 0x2c
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d44:	4770      	bx	lr

08006d46 <LL_OPAMP_SetFunctionalMode>:
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_BIAS
  *         @arg @ref LL_OPAMP_MODE_PGA_IO0_IO1_BIAS
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetFunctionalMode(OPAMP_TypeDef *OPAMPx, uint32_t FunctionalMode)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
 8006d4e:	6039      	str	r1, [r7, #0]
  /* Note: Bit OPAMP_CSR_CALON reset to ensure to be in functional mode */
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_4 | OPAMP_CSR_PGGAIN_3 | OPAMP_CSR_VMSEL | OPAMP_CSR_CALON, FunctionalMode);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f423 23c1 	bic.w	r3, r3, #395264	; 0x60800
 8006d58:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006d5c:	683a      	ldr	r2, [r7, #0]
 8006d5e:	431a      	orrs	r2, r3
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	601a      	str	r2, [r3, #0]
}
 8006d64:	bf00      	nop
 8006d66:	370c      	adds	r7, #12
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <LL_OPAMP_SetPGAGain>:
  *         @arg @ref LL_OPAMP_PGA_GAIN_32_OR_MINUS_31
  *         @arg @ref LL_OPAMP_PGA_GAIN_64_OR_MINUS_63
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetPGAGain(OPAMP_TypeDef *OPAMPx, uint32_t PGAGain)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b083      	sub	sp, #12
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_PGGAIN_2 | OPAMP_CSR_PGGAIN_1 | OPAMP_CSR_PGGAIN_0, PGAGain);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f423 32e0 	bic.w	r2, r3, #114688	; 0x1c000
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	431a      	orrs	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	601a      	str	r2, [r3, #0]
}
 8006d8a:	bf00      	nop
 8006d8c:	370c      	adds	r7, #12
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d94:	4770      	bx	lr

08006d96 <LL_OPAMP_SetInputNonInverting>:
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_IO3
  *         @arg @ref LL_OPAMP_INPUT_NONINVERT_DAC
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputNonInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputNonInverting)
{
 8006d96:	b480      	push	{r7}
 8006d98:	b083      	sub	sp, #12
 8006d9a:	af00      	add	r7, sp, #0
 8006d9c:	6078      	str	r0, [r7, #4]
 8006d9e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_VPSEL, InputNonInverting);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f023 020c 	bic.w	r2, r3, #12
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	431a      	orrs	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	601a      	str	r2, [r3, #0]
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <LL_OPAMP_SetInputInverting>:
  *         @arg @ref LL_OPAMP_INPUT_INVERT_IO1
  *         @arg @ref LL_OPAMP_INPUT_INVERT_CONNECT_NO
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInputInverting(OPAMP_TypeDef *OPAMPx, uint32_t InputInverting)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  /* Manage cases of OPAMP inverting input not connected (0x10 and 0x11)      */
  /* to not modify OPAMP mode follower or PGA.                                */
  /* Bit OPAMP_CSR_VMSEL_1 is set by OPAMP mode (follower, PGA). */
  MODIFY_REG(OPAMPx->CSR, (~(InputInverting >> 1)) & OPAMP_CSR_VMSEL_0, InputInverting);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	085b      	lsrs	r3, r3, #1
 8006dce:	43db      	mvns	r3, r3
 8006dd0:	f003 0320 	and.w	r3, r3, #32
 8006dd4:	43db      	mvns	r3, r3
 8006dd6:	401a      	ands	r2, r3
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	601a      	str	r2, [r3, #0]
}
 8006de0:	bf00      	nop
 8006de2:	370c      	adds	r7, #12
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <LL_OPAMP_SetInternalOutput>:
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_DISABLED
  *         @arg @ref LL_OPAMP_INTERNAL_OUPUT_ENABLED
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_SetInternalOutput(OPAMP_TypeDef *OPAMPx, uint32_t InternalOutput)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
 8006df4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(OPAMPx->CSR, OPAMP_CSR_OPAMPINTEN, InternalOutput);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	431a      	orrs	r2, r3
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	601a      	str	r2, [r3, #0]
}
 8006e06:	bf00      	nop
 8006e08:	370c      	adds	r7, #12
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e10:	4770      	bx	lr

08006e12 <LL_OPAMP_Enable>:
  * @rmtoll CSR      OPAMPXEN       LL_OPAMP_Enable
  * @param  OPAMPx OPAMP instance
  * @retval None
  */
__STATIC_INLINE void LL_OPAMP_Enable(OPAMP_TypeDef *OPAMPx)
{
 8006e12:	b480      	push	{r7}
 8006e14:	b083      	sub	sp, #12
 8006e16:	af00      	add	r7, sp, #0
 8006e18:	6078      	str	r0, [r7, #4]
  SET_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	f043 0201 	orr.w	r2, r3, #1
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	601a      	str	r2, [r3, #0]
}
 8006e26:	bf00      	nop
 8006e28:	370c      	adds	r7, #12
 8006e2a:	46bd      	mov	sp, r7
 8006e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e30:	4770      	bx	lr

08006e32 <LL_OPAMP_IsEnabled>:
  * @rmtoll CSR      OPAMPXEN       LL_OPAMP_IsEnabled
  * @param  OPAMPx OPAMP instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_OPAMP_IsEnabled(OPAMP_TypeDef *OPAMPx)
{
 8006e32:	b480      	push	{r7}
 8006e34:	b083      	sub	sp, #12
 8006e36:	af00      	add	r7, sp, #0
 8006e38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(OPAMPx->CSR, OPAMP_CSR_OPAMPxEN) == (OPAMP_CSR_OPAMPxEN)) ? 1UL : 0UL);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d101      	bne.n	8006e4a <LL_OPAMP_IsEnabled+0x18>
 8006e46:	2301      	movs	r3, #1
 8006e48:	e000      	b.n	8006e4c <LL_OPAMP_IsEnabled+0x1a>
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	370c      	adds	r7, #12
 8006e50:	46bd      	mov	sp, r7
 8006e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e56:	4770      	bx	lr

08006e58 <STRHAL_OPAMP_Init>:
#include <STRHAL_OPAMP.h>

void STRHAL_OPAMP_Init()
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	af00      	add	r7, sp, #0

	// GPIO init
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006e5c:	2004      	movs	r0, #4
 8006e5e:	f7ff ff05 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006e62:	2020      	movs	r0, #32
 8006e64:	f7ff ff02 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006e68:	2001      	movs	r0, #1
 8006e6a:	f7ff feff 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006e6e:	2002      	movs	r0, #2
 8006e70:	f7ff fefc 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006e74:	2010      	movs	r0, #16
 8006e76:	f7ff fef9 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8006e7a:	2008      	movs	r0, #8
 8006e7c:	f7ff fef6 	bl	8006c6c <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_SetPinMode(GPIOA, LL_GPIO_PIN_7, LL_GPIO_MODE_ANALOG);
 8006e80:	2203      	movs	r2, #3
 8006e82:	2180      	movs	r1, #128	; 0x80
 8006e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006e88:	f7ff ff20 	bl	8006ccc <LL_GPIO_SetPinMode>
	LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_0, LL_GPIO_MODE_ANALOG);
 8006e8c:	2203      	movs	r2, #3
 8006e8e:	2101      	movs	r1, #1
 8006e90:	4819      	ldr	r0, [pc, #100]	; (8006ef8 <STRHAL_OPAMP_Init+0xa0>)
 8006e92:	f7ff ff1b 	bl	8006ccc <LL_GPIO_SetPinMode>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8006e96:	2001      	movs	r0, #1
 8006e98:	f7ff ff00 	bl	8006c9c <LL_APB2_GRP1_EnableClock>

	LL_OPAMP_SetFunctionalMode(OPAMP2, LL_OPAMP_MODE_PGA);
 8006e9c:	2140      	movs	r1, #64	; 0x40
 8006e9e:	4817      	ldr	r0, [pc, #92]	; (8006efc <STRHAL_OPAMP_Init+0xa4>)
 8006ea0:	f7ff ff51 	bl	8006d46 <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP2, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006ea4:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006ea8:	4814      	ldr	r0, [pc, #80]	; (8006efc <STRHAL_OPAMP_Init+0xa4>)
 8006eaa:	f7ff ff61 	bl	8006d70 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP2, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006eae:	2100      	movs	r1, #0
 8006eb0:	4812      	ldr	r0, [pc, #72]	; (8006efc <STRHAL_OPAMP_Init+0xa4>)
 8006eb2:	f7ff ff70 	bl	8006d96 <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP2, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006eb6:	2140      	movs	r1, #64	; 0x40
 8006eb8:	4810      	ldr	r0, [pc, #64]	; (8006efc <STRHAL_OPAMP_Init+0xa4>)
 8006eba:	f7ff ff7f 	bl	8006dbc <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP2, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006ebe:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006ec2:	480e      	ldr	r0, [pc, #56]	; (8006efc <STRHAL_OPAMP_Init+0xa4>)
 8006ec4:	f7ff ff92 	bl	8006dec <LL_OPAMP_SetInternalOutput>
	LL_OPAMP_SetFunctionalMode(OPAMP3, LL_OPAMP_MODE_PGA);
 8006ec8:	2140      	movs	r1, #64	; 0x40
 8006eca:	480d      	ldr	r0, [pc, #52]	; (8006f00 <STRHAL_OPAMP_Init+0xa8>)
 8006ecc:	f7ff ff3b 	bl	8006d46 <LL_OPAMP_SetFunctionalMode>
	LL_OPAMP_SetPGAGain(OPAMP3, LL_OPAMP_PGA_GAIN_32_OR_MINUS_31);
 8006ed0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8006ed4:	480a      	ldr	r0, [pc, #40]	; (8006f00 <STRHAL_OPAMP_Init+0xa8>)
 8006ed6:	f7ff ff4b 	bl	8006d70 <LL_OPAMP_SetPGAGain>
	LL_OPAMP_SetInputNonInverting(OPAMP3, LL_OPAMP_INPUT_NONINVERT_IO0);
 8006eda:	2100      	movs	r1, #0
 8006edc:	4808      	ldr	r0, [pc, #32]	; (8006f00 <STRHAL_OPAMP_Init+0xa8>)
 8006ede:	f7ff ff5a 	bl	8006d96 <LL_OPAMP_SetInputNonInverting>
	LL_OPAMP_SetInputInverting(OPAMP3, LL_OPAMP_INPUT_INVERT_CONNECT_NO);
 8006ee2:	2140      	movs	r1, #64	; 0x40
 8006ee4:	4806      	ldr	r0, [pc, #24]	; (8006f00 <STRHAL_OPAMP_Init+0xa8>)
 8006ee6:	f7ff ff69 	bl	8006dbc <LL_OPAMP_SetInputInverting>
	LL_OPAMP_SetInternalOutput(OPAMP3, LL_OPAMP_INTERNAL_OUPUT_ENABLED);
 8006eea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006eee:	4804      	ldr	r0, [pc, #16]	; (8006f00 <STRHAL_OPAMP_Init+0xa8>)
 8006ef0:	f7ff ff7c 	bl	8006dec <LL_OPAMP_SetInternalOutput>
}
 8006ef4:	bf00      	nop
 8006ef6:	bd80      	pop	{r7, pc}
 8006ef8:	48000400 	.word	0x48000400
 8006efc:	40010304 	.word	0x40010304
 8006f00:	40010308 	.word	0x40010308

08006f04 <STRHAL_OPAMP_Run>:

void STRHAL_OPAMP_Run()
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	af00      	add	r7, sp, #0
	LL_OPAMP_Enable(OPAMP2);
 8006f08:	480b      	ldr	r0, [pc, #44]	; (8006f38 <STRHAL_OPAMP_Run+0x34>)
 8006f0a:	f7ff ff82 	bl	8006e12 <LL_OPAMP_Enable>
	while (!LL_OPAMP_IsEnabled(OPAMP2));
 8006f0e:	bf00      	nop
 8006f10:	4809      	ldr	r0, [pc, #36]	; (8006f38 <STRHAL_OPAMP_Run+0x34>)
 8006f12:	f7ff ff8e 	bl	8006e32 <LL_OPAMP_IsEnabled>
 8006f16:	4603      	mov	r3, r0
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d0f9      	beq.n	8006f10 <STRHAL_OPAMP_Run+0xc>
	LL_OPAMP_Enable(OPAMP3);
 8006f1c:	4807      	ldr	r0, [pc, #28]	; (8006f3c <STRHAL_OPAMP_Run+0x38>)
 8006f1e:	f7ff ff78 	bl	8006e12 <LL_OPAMP_Enable>
	while (!LL_OPAMP_IsEnabled(OPAMP3));
 8006f22:	bf00      	nop
 8006f24:	4805      	ldr	r0, [pc, #20]	; (8006f3c <STRHAL_OPAMP_Run+0x38>)
 8006f26:	f7ff ff84 	bl	8006e32 <LL_OPAMP_IsEnabled>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d0f9      	beq.n	8006f24 <STRHAL_OPAMP_Run+0x20>
}
 8006f30:	bf00      	nop
 8006f32:	bf00      	nop
 8006f34:	bd80      	pop	{r7, pc}
 8006f36:	bf00      	nop
 8006f38:	40010304 	.word	0x40010304
 8006f3c:	40010308 	.word	0x40010308

08006f40 <LL_AHB2_GRP1_EnableClock>:
{
 8006f40:	b480      	push	{r7}
 8006f42:	b085      	sub	sp, #20
 8006f44:	af00      	add	r7, sp, #0
 8006f46:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006f48:	4b08      	ldr	r3, [pc, #32]	; (8006f6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006f4a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f4c:	4907      	ldr	r1, [pc, #28]	; (8006f6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	4313      	orrs	r3, r2
 8006f52:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006f54:	4b05      	ldr	r3, [pc, #20]	; (8006f6c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006f56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006f5e:	68fb      	ldr	r3, [r7, #12]
}
 8006f60:	bf00      	nop
 8006f62:	3714      	adds	r7, #20
 8006f64:	46bd      	mov	sp, r7
 8006f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f6a:	4770      	bx	lr
 8006f6c:	40021000 	.word	0x40021000

08006f70 <LL_AHB3_GRP1_EnableClock>:
{
 8006f70:	b480      	push	{r7}
 8006f72:	b085      	sub	sp, #20
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8006f78:	4b08      	ldr	r3, [pc, #32]	; (8006f9c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006f7a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f7c:	4907      	ldr	r1, [pc, #28]	; (8006f9c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	650b      	str	r3, [r1, #80]	; 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8006f84:	4b05      	ldr	r3, [pc, #20]	; (8006f9c <LL_AHB3_GRP1_EnableClock+0x2c>)
 8006f86:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4013      	ands	r3, r2
 8006f8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
}
 8006f90:	bf00      	nop
 8006f92:	3714      	adds	r7, #20
 8006f94:	46bd      	mov	sp, r7
 8006f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9a:	4770      	bx	lr
 8006f9c:	40021000 	.word	0x40021000

08006fa0 <_init_GPIO>:
static inline int _wait_for_status(uint32_t flag, uint16_t tot);
static inline int _wait_for_status_clear(uint32_t flag, uint16_t);
static inline void _clear_status(uint32_t flags);

static void _init_GPIO()
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8006fa6:	2010      	movs	r0, #16
 8006fa8:	f7ff ffca 	bl	8006f40 <LL_AHB2_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 8006fac:	463b      	mov	r3, r7
 8006fae:	2200      	movs	r2, #0
 8006fb0:	601a      	str	r2, [r3, #0]
 8006fb2:	605a      	str	r2, [r3, #4]
 8006fb4:	609a      	str	r2, [r3, #8]
 8006fb6:	60da      	str	r2, [r3, #12]
 8006fb8:	611a      	str	r2, [r3, #16]
 8006fba:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fbc:	2300      	movs	r3, #0
 8006fbe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fc0:	2300      	movs	r3, #0
 8006fc2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8006fc4:	2302      	movs	r3, #2
 8006fc6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11 | LL_GPIO_PIN_12 | LL_GPIO_PIN_13 | LL_GPIO_PIN_14 | LL_GPIO_PIN_15;
 8006fc8:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8006fcc:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8006fce:	2302      	movs	r3, #2
 8006fd0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8006fd2:	230a      	movs	r3, #10
 8006fd4:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8006fd6:	463b      	mov	r3, r7
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4803      	ldr	r0, [pc, #12]	; (8006fe8 <_init_GPIO+0x48>)
 8006fdc:	f7fc fb5b 	bl	8003696 <LL_GPIO_Init>
}
 8006fe0:	bf00      	nop
 8006fe2:	3718      	adds	r7, #24
 8006fe4:	46bd      	mov	sp, r7
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	48001000 	.word	0x48001000

08006fec <STRHAL_QSPI_Init>:

void STRHAL_QSPI_Init()
{
 8006fec:	b580      	push	{r7, lr}
 8006fee:	af00      	add	r7, sp, #0
	LL_AHB3_GRP1_EnableClock(LL_AHB3_GRP1_PERIPH_QSPI);
 8006ff0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006ff4:	f7ff ffbc 	bl	8006f70 <LL_AHB3_GRP1_EnableClock>
}
 8006ff8:	bf00      	nop
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <STRHAL_QSPI_Flash_Init>:

int STRHAL_QSPI_Flash_Init(const STRHAL_QSPI_Config_t *config)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
	STRHAL_QSPI_Reset();
 8007004:	f000 f848 	bl	8007098 <STRHAL_QSPI_Reset>

	_init_GPIO();
 8007008:	f7ff ffca 	bl	8006fa0 <_init_GPIO>

	QUADSPI->CR |= STRHAL_QSPI_FIFO_THRESH << QUADSPI_CR_FTHRES_Pos;
 800700c:	4b21      	ldr	r3, [pc, #132]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 800700e:	4a21      	ldr	r2, [pc, #132]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6013      	str	r3, [r2, #0]

	if (_wait_for_status_clear(QUADSPI_SR_BUSY, 100) < 0)
 8007014:	2164      	movs	r1, #100	; 0x64
 8007016:	2020      	movs	r0, #32
 8007018:	f000 fa20 	bl	800745c <_wait_for_status_clear>
 800701c:	4603      	mov	r3, r0
 800701e:	2b00      	cmp	r3, #0
 8007020:	da02      	bge.n	8007028 <STRHAL_QSPI_Flash_Init+0x2c>
		return -1;
 8007022:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007026:	e031      	b.n	800708c <STRHAL_QSPI_Flash_Init+0x90>

	QUADSPI->CR |= config->psc << QUADSPI_CR_PRESCALER_Pos;
 8007028:	4b1a      	ldr	r3, [pc, #104]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	687a      	ldr	r2, [r7, #4]
 800702e:	7812      	ldrb	r2, [r2, #0]
 8007030:	f3c2 0204 	ubfx	r2, r2, #0, #5
 8007034:	b2d2      	uxtb	r2, r2
 8007036:	0612      	lsls	r2, r2, #24
 8007038:	4611      	mov	r1, r2
 800703a:	4a16      	ldr	r2, [pc, #88]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 800703c:	430b      	orrs	r3, r1
 800703e:	6013      	str	r3, [r2, #0]
	QUADSPI->DCR |= config->flash_size << QUADSPI_DCR_FSIZE_Pos;
 8007040:	4b14      	ldr	r3, [pc, #80]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	687a      	ldr	r2, [r7, #4]
 8007046:	7852      	ldrb	r2, [r2, #1]
 8007048:	f3c2 0204 	ubfx	r2, r2, #0, #5
 800704c:	b2d2      	uxtb	r2, r2
 800704e:	0412      	lsls	r2, r2, #16
 8007050:	4611      	mov	r1, r2
 8007052:	4a10      	ldr	r2, [pc, #64]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 8007054:	430b      	orrs	r3, r1
 8007056:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->ncs_high_time << QUADSPI_DCR_CSHT_Pos;
 8007058:	4b0e      	ldr	r3, [pc, #56]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	7852      	ldrb	r2, [r2, #1]
 8007060:	f3c2 1242 	ubfx	r2, r2, #5, #3
 8007064:	b2d2      	uxtb	r2, r2
 8007066:	0212      	lsls	r2, r2, #8
 8007068:	4611      	mov	r1, r2
 800706a:	4a0a      	ldr	r2, [pc, #40]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 800706c:	430b      	orrs	r3, r1
 800706e:	6053      	str	r3, [r2, #4]
	QUADSPI->DCR |= config->clk_level << QUADSPI_DCR_CKMODE_Pos;
 8007070:	4b08      	ldr	r3, [pc, #32]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 8007072:	685b      	ldr	r3, [r3, #4]
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	7892      	ldrb	r2, [r2, #2]
 8007078:	f3c2 0200 	ubfx	r2, r2, #0, #1
 800707c:	b2d2      	uxtb	r2, r2
 800707e:	4611      	mov	r1, r2
 8007080:	4a04      	ldr	r2, [pc, #16]	; (8007094 <STRHAL_QSPI_Flash_Init+0x98>)
 8007082:	430b      	orrs	r3, r1
 8007084:	6053      	str	r3, [r2, #4]

	STRHAL_QSPI_Run();
 8007086:	f000 f82b 	bl	80070e0 <STRHAL_QSPI_Run>

	return 0;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	3708      	adds	r7, #8
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	a0001000 	.word	0xa0001000

08007098 <STRHAL_QSPI_Reset>:

void STRHAL_QSPI_Reset()
{
 8007098:	b480      	push	{r7}
 800709a:	af00      	add	r7, sp, #0
	if (QUADSPI->CR & QUADSPI_CR_EN)
 800709c:	4b0f      	ldr	r3, [pc, #60]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <STRHAL_QSPI_Reset+0x1c>
		QUADSPI->CR &= ~QUADSPI_CR_EN;
 80070a8:	4b0c      	ldr	r3, [pc, #48]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	4a0b      	ldr	r2, [pc, #44]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070ae:	f023 0301 	bic.w	r3, r3, #1
 80070b2:	6013      	str	r3, [r2, #0]

	CLEAR_REG(QUADSPI->CR);
 80070b4:	4b09      	ldr	r3, [pc, #36]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070b6:	2200      	movs	r2, #0
 80070b8:	601a      	str	r2, [r3, #0]
	CLEAR_REG(QUADSPI->DCR);
 80070ba:	4b08      	ldr	r3, [pc, #32]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070bc:	2200      	movs	r2, #0
 80070be:	605a      	str	r2, [r3, #4]
	CLEAR_REG(QUADSPI->CCR);
 80070c0:	4b06      	ldr	r3, [pc, #24]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070c2:	2200      	movs	r2, #0
 80070c4:	615a      	str	r2, [r3, #20]

	QUADSPI->FCR |= (QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 80070c6:	4b05      	ldr	r3, [pc, #20]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070c8:	68db      	ldr	r3, [r3, #12]
 80070ca:	4a04      	ldr	r2, [pc, #16]	; (80070dc <STRHAL_QSPI_Reset+0x44>)
 80070cc:	f043 031b 	orr.w	r3, r3, #27
 80070d0:	60d3      	str	r3, [r2, #12]
}
 80070d2:	bf00      	nop
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	a0001000 	.word	0xa0001000

080070e0 <STRHAL_QSPI_Run>:

void STRHAL_QSPI_Run()
{
 80070e0:	b480      	push	{r7}
 80070e2:	af00      	add	r7, sp, #0
	QUADSPI->CR |= QUADSPI_CR_EN; // Enable QSPI
 80070e4:	4b05      	ldr	r3, [pc, #20]	; (80070fc <STRHAL_QSPI_Run+0x1c>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4a04      	ldr	r2, [pc, #16]	; (80070fc <STRHAL_QSPI_Run+0x1c>)
 80070ea:	f043 0301 	orr.w	r3, r3, #1
 80070ee:	6013      	str	r3, [r2, #0]
}
 80070f0:	bf00      	nop
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	a0001000 	.word	0xa0001000

08007100 <STRHAL_QSPI_Indirect_Write>:
{
	QUADSPI->CR &= ~QUADSPI_CR_EN;  // Enable QSPI
}

uint32_t STRHAL_QSPI_Indirect_Write(const STRHAL_QSPI_Command_t *cmd, const uint8_t *data, uint32_t n, uint16_t tot)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b088      	sub	sp, #32
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	60b9      	str	r1, [r7, #8]
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 800710e:	887b      	ldrh	r3, [r7, #2]
 8007110:	4619      	mov	r1, r3
 8007112:	2020      	movs	r0, #32
 8007114:	f000 f9a2 	bl	800745c <_wait_for_status_clear>
 8007118:	4603      	mov	r3, r0
 800711a:	2b00      	cmp	r3, #0
 800711c:	da02      	bge.n	8007124 <STRHAL_QSPI_Indirect_Write+0x24>
		return -1;
 800711e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007122:	e09e      	b.n	8007262 <STRHAL_QSPI_Indirect_Write+0x162>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8007124:	4b51      	ldr	r3, [pc, #324]	; (800726c <STRHAL_QSPI_Indirect_Write+0x16c>)
 8007126:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 8007128:	201b      	movs	r0, #27
 800712a:	f000 f9c3 	bl	80074b4 <_clear_status>

	uint32_t ccr = 0x00000000;
 800712e:	2300      	movs	r3, #0
 8007130:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d007      	beq.n	8007148 <STRHAL_QSPI_Indirect_Write+0x48>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 8007138:	69fb      	ldr	r3, [r7, #28]
 800713a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800713e:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 8007140:	4a4b      	ldr	r2, [pc, #300]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	3b01      	subs	r3, #1
 8007146:	6113      	str	r3, [r2, #16]
	}

	if (cmd->alt_size > 0)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	7a5b      	ldrb	r3, [r3, #9]
 800714c:	2b00      	cmp	r3, #0
 800714e:	d010      	beq.n	8007172 <STRHAL_QSPI_Indirect_Write+0x72>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007156:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	7a5b      	ldrb	r3, [r3, #9]
 800715c:	3b01      	subs	r3, #1
 800715e:	041b      	lsls	r3, r3, #16
 8007160:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007164:	69fa      	ldr	r2, [r7, #28]
 8007166:	4313      	orrs	r3, r2
 8007168:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 800716a:	4a41      	ldr	r2, [pc, #260]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	68db      	ldr	r3, [r3, #12]
 8007170:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	7c1b      	ldrb	r3, [r3, #16]
 8007176:	049b      	lsls	r3, r3, #18
 8007178:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 800717c:	69fa      	ldr	r2, [r7, #28]
 800717e:	4313      	orrs	r3, r2
 8007180:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	785b      	ldrb	r3, [r3, #1]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d026      	beq.n	80071d8 <STRHAL_QSPI_Indirect_Write+0xd8>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 800718a:	69fb      	ldr	r3, [r7, #28]
 800718c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007190:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	781b      	ldrb	r3, [r3, #0]
 8007196:	461a      	mov	r2, r3
 8007198:	69fb      	ldr	r3, [r7, #28]
 800719a:	4313      	orrs	r3, r2
 800719c:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	7a1b      	ldrb	r3, [r3, #8]
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d014      	beq.n	80071d0 <STRHAL_QSPI_Indirect_Write+0xd0>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 80071a6:	69fb      	ldr	r3, [r7, #28]
 80071a8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80071ac:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	7a1b      	ldrb	r3, [r3, #8]
 80071b2:	3b01      	subs	r3, #1
 80071b4:	031b      	lsls	r3, r3, #12
 80071b6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80071ba:	69fa      	ldr	r2, [r7, #28]
 80071bc:	4313      	orrs	r3, r2
 80071be:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 80071c0:	4a2b      	ldr	r2, [pc, #172]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 80071c6:	4a2a      	ldr	r2, [pc, #168]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	685b      	ldr	r3, [r3, #4]
 80071cc:	6193      	str	r3, [r2, #24]
 80071ce:	e01f      	b.n	8007210 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 80071d0:	4a27      	ldr	r2, [pc, #156]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 80071d2:	69fb      	ldr	r3, [r7, #28]
 80071d4:	6153      	str	r3, [r2, #20]
 80071d6:	e01b      	b.n	8007210 <STRHAL_QSPI_Indirect_Write+0x110>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	7a1b      	ldrb	r3, [r3, #8]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d014      	beq.n	800720a <STRHAL_QSPI_Indirect_Write+0x10a>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 80071e0:	69fb      	ldr	r3, [r7, #28]
 80071e2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80071e6:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	7a1b      	ldrb	r3, [r3, #8]
 80071ec:	3b01      	subs	r3, #1
 80071ee:	031b      	lsls	r3, r3, #12
 80071f0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80071f4:	69fa      	ldr	r2, [r7, #28]
 80071f6:	4313      	orrs	r3, r2
 80071f8:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 80071fa:	4a1d      	ldr	r2, [pc, #116]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 80071fc:	69fb      	ldr	r3, [r7, #28]
 80071fe:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8007200:	4a1b      	ldr	r2, [pc, #108]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	6193      	str	r3, [r2, #24]
 8007208:	e002      	b.n	8007210 <STRHAL_QSPI_Indirect_Write+0x110>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 800720a:	4a19      	ldr	r2, [pc, #100]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 800720c:	69fb      	ldr	r3, [r7, #28]
 800720e:	6153      	str	r3, [r2, #20]
		}
	}

	uint32_t i;
	for (i = 0; i < n; ++i)
 8007210:	2300      	movs	r3, #0
 8007212:	61bb      	str	r3, [r7, #24]
 8007214:	e012      	b.n	800723c <STRHAL_QSPI_Indirect_Write+0x13c>
	{
		if (_wait_for_status(QUADSPI_SR_FTF, tot) < 0)
 8007216:	887b      	ldrh	r3, [r7, #2]
 8007218:	4619      	mov	r1, r3
 800721a:	2004      	movs	r0, #4
 800721c:	f000 f8f2 	bl	8007404 <_wait_for_status>
 8007220:	4603      	mov	r3, r0
 8007222:	2b00      	cmp	r3, #0
 8007224:	da01      	bge.n	800722a <STRHAL_QSPI_Indirect_Write+0x12a>
			return i;
 8007226:	69bb      	ldr	r3, [r7, #24]
 8007228:	e01b      	b.n	8007262 <STRHAL_QSPI_Indirect_Write+0x162>

		*((__IO uint8_t*) data_reg) = data[i];
 800722a:	68ba      	ldr	r2, [r7, #8]
 800722c:	69bb      	ldr	r3, [r7, #24]
 800722e:	4413      	add	r3, r2
 8007230:	781a      	ldrb	r2, [r3, #0]
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	3301      	adds	r3, #1
 800723a:	61bb      	str	r3, [r7, #24]
 800723c:	69ba      	ldr	r2, [r7, #24]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	429a      	cmp	r2, r3
 8007242:	d3e8      	bcc.n	8007216 <STRHAL_QSPI_Indirect_Write+0x116>

	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 8007244:	887b      	ldrh	r3, [r7, #2]
 8007246:	4619      	mov	r1, r3
 8007248:	2002      	movs	r0, #2
 800724a:	f000 f8db 	bl	8007404 <_wait_for_status>
 800724e:	4603      	mov	r3, r0
 8007250:	2b00      	cmp	r3, #0
 8007252:	d105      	bne.n	8007260 <STRHAL_QSPI_Indirect_Write+0x160>
	{
		SET_BIT(QUADSPI->FCR, QUADSPI_FCR_CTCF);
 8007254:	4b06      	ldr	r3, [pc, #24]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 8007256:	68db      	ldr	r3, [r3, #12]
 8007258:	4a05      	ldr	r2, [pc, #20]	; (8007270 <STRHAL_QSPI_Indirect_Write+0x170>)
 800725a:	f043 0302 	orr.w	r3, r3, #2
 800725e:	60d3      	str	r3, [r2, #12]
	}

	return i;
 8007260:	69bb      	ldr	r3, [r7, #24]
}
 8007262:	4618      	mov	r0, r3
 8007264:	3720      	adds	r7, #32
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	a0001020 	.word	0xa0001020
 8007270:	a0001000 	.word	0xa0001000

08007274 <STRHAL_QSPI_Indirect_Read>:

uint32_t STRHAL_QSPI_Indirect_Read(const STRHAL_QSPI_Command_t *cmd, uint8_t *data, uint32_t n, uint16_t tot)
{
 8007274:	b580      	push	{r7, lr}
 8007276:	b088      	sub	sp, #32
 8007278:	af00      	add	r7, sp, #0
 800727a:	60f8      	str	r0, [r7, #12]
 800727c:	60b9      	str	r1, [r7, #8]
 800727e:	607a      	str	r2, [r7, #4]
 8007280:	807b      	strh	r3, [r7, #2]
	if (_wait_for_status_clear(QUADSPI_SR_BUSY, tot) < 0)
 8007282:	887b      	ldrh	r3, [r7, #2]
 8007284:	4619      	mov	r1, r3
 8007286:	2020      	movs	r0, #32
 8007288:	f000 f8e8 	bl	800745c <_wait_for_status_clear>
 800728c:	4603      	mov	r3, r0
 800728e:	2b00      	cmp	r3, #0
 8007290:	da02      	bge.n	8007298 <STRHAL_QSPI_Indirect_Read+0x24>
		return -1;
 8007292:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007296:	e0ad      	b.n	80073f4 <STRHAL_QSPI_Indirect_Read+0x180>

	__IO uint32_t *data_reg = &QUADSPI->DR;
 8007298:	4b58      	ldr	r3, [pc, #352]	; (80073fc <STRHAL_QSPI_Indirect_Read+0x188>)
 800729a:	617b      	str	r3, [r7, #20]
	_clear_status(QUADSPI_FCR_CSMF | QUADSPI_FCR_CTCF | QUADSPI_FCR_CTEF | QUADSPI_FCR_CTOF);
 800729c:	201b      	movs	r0, #27
 800729e:	f000 f909 	bl	80074b4 <_clear_status>

	uint32_t ccr = 0x00000000;
 80072a2:	2300      	movs	r3, #0
 80072a4:	61fb      	str	r3, [r7, #28]

	ccr |= QUADSPI_CCR_FMODE_0;
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80072ac:	61fb      	str	r3, [r7, #28]

	if (n > 0)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d007      	beq.n	80072c4 <STRHAL_QSPI_Indirect_Read+0x50>
	{
		ccr |= QUADSPI_CCR_DMODE_0;
 80072b4:	69fb      	ldr	r3, [r7, #28]
 80072b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80072ba:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->DLR, n - 1U);
 80072bc:	4a50      	ldr	r2, [pc, #320]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	6113      	str	r3, [r2, #16]
	}
	if (cmd->alt_size > 0)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	7a5b      	ldrb	r3, [r3, #9]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d010      	beq.n	80072ee <STRHAL_QSPI_Indirect_Read+0x7a>
	{
		ccr |= QUADSPI_CCR_ABMODE_0;
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072d2:	61fb      	str	r3, [r7, #28]
		ccr |= ((cmd->alt_size - 1) & 0x3) << QUADSPI_CCR_ABSIZE_Pos;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	7a5b      	ldrb	r3, [r3, #9]
 80072d8:	3b01      	subs	r3, #1
 80072da:	041b      	lsls	r3, r3, #16
 80072dc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80072e0:	69fa      	ldr	r2, [r7, #28]
 80072e2:	4313      	orrs	r3, r2
 80072e4:	61fb      	str	r3, [r7, #28]
		WRITE_REG(QUADSPI->ABR, cmd->alt);
 80072e6:	4a46      	ldr	r2, [pc, #280]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	61d3      	str	r3, [r2, #28]
	}

	ccr |= (cmd->dummy_size & 0x1F) << QUADSPI_CCR_DCYC_Pos;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	7c1b      	ldrb	r3, [r3, #16]
 80072f2:	049b      	lsls	r3, r3, #18
 80072f4:	f403 03f8 	and.w	r3, r3, #8126464	; 0x7c0000
 80072f8:	69fa      	ldr	r2, [r7, #28]
 80072fa:	4313      	orrs	r3, r2
 80072fc:	61fb      	str	r3, [r7, #28]

	if (cmd->instruction_size > 0)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	785b      	ldrb	r3, [r3, #1]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d026      	beq.n	8007354 <STRHAL_QSPI_Indirect_Read+0xe0>
	{
		ccr |= QUADSPI_CCR_IMODE_0;
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800730c:	61fb      	str	r3, [r7, #28]
		ccr |= cmd->instruction << QUADSPI_CCR_INSTRUCTION_Pos;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	781b      	ldrb	r3, [r3, #0]
 8007312:	461a      	mov	r2, r3
 8007314:	69fb      	ldr	r3, [r7, #28]
 8007316:	4313      	orrs	r3, r2
 8007318:	61fb      	str	r3, [r7, #28]
		if (cmd->addr_size > 0)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	7a1b      	ldrb	r3, [r3, #8]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d014      	beq.n	800734c <STRHAL_QSPI_Indirect_Read+0xd8>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 8007322:	69fb      	ldr	r3, [r7, #28]
 8007324:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007328:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	7a1b      	ldrb	r3, [r3, #8]
 800732e:	3b01      	subs	r3, #1
 8007330:	031b      	lsls	r3, r3, #12
 8007332:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007336:	69fa      	ldr	r2, [r7, #28]
 8007338:	4313      	orrs	r3, r2
 800733a:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 800733c:	4a30      	ldr	r2, [pc, #192]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 800733e:	69fb      	ldr	r3, [r7, #28]
 8007340:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 8007342:	4a2f      	ldr	r2, [pc, #188]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	685b      	ldr	r3, [r3, #4]
 8007348:	6193      	str	r3, [r2, #24]
 800734a:	e01f      	b.n	800738c <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 800734c:	4a2c      	ldr	r2, [pc, #176]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 800734e:	69fb      	ldr	r3, [r7, #28]
 8007350:	6153      	str	r3, [r2, #20]
 8007352:	e01b      	b.n	800738c <STRHAL_QSPI_Indirect_Read+0x118>
		}
	}
	else
	{
		if (cmd->addr_size > 0)
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	7a1b      	ldrb	r3, [r3, #8]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d014      	beq.n	8007386 <STRHAL_QSPI_Indirect_Read+0x112>
		{
			ccr |= QUADSPI_CCR_ADMODE_0;
 800735c:	69fb      	ldr	r3, [r7, #28]
 800735e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007362:	61fb      	str	r3, [r7, #28]
			ccr |= ((cmd->addr_size - 1) & 0x3) << QUADSPI_CCR_ADSIZE_Pos;
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	7a1b      	ldrb	r3, [r3, #8]
 8007368:	3b01      	subs	r3, #1
 800736a:	031b      	lsls	r3, r3, #12
 800736c:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8007370:	69fa      	ldr	r2, [r7, #28]
 8007372:	4313      	orrs	r3, r2
 8007374:	61fb      	str	r3, [r7, #28]
			WRITE_REG(QUADSPI->CCR, ccr);
 8007376:	4a22      	ldr	r2, [pc, #136]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8007378:	69fb      	ldr	r3, [r7, #28]
 800737a:	6153      	str	r3, [r2, #20]
			WRITE_REG(QUADSPI->AR, cmd->addr);
 800737c:	4a20      	ldr	r2, [pc, #128]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	685b      	ldr	r3, [r3, #4]
 8007382:	6193      	str	r3, [r2, #24]
 8007384:	e002      	b.n	800738c <STRHAL_QSPI_Indirect_Read+0x118>
		}
		else
		{
			WRITE_REG(QUADSPI->CCR, ccr);
 8007386:	4a1e      	ldr	r2, [pc, #120]	; (8007400 <STRHAL_QSPI_Indirect_Read+0x18c>)
 8007388:	69fb      	ldr	r3, [r7, #28]
 800738a:	6153      	str	r3, [r2, #20]
		}
	}

	if (_wait_for_status(QUADSPI_SR_BUSY, tot) < 0)
 800738c:	887b      	ldrh	r3, [r7, #2]
 800738e:	4619      	mov	r1, r3
 8007390:	2020      	movs	r0, #32
 8007392:	f000 f837 	bl	8007404 <_wait_for_status>
 8007396:	4603      	mov	r3, r0
 8007398:	2b00      	cmp	r3, #0
 800739a:	da01      	bge.n	80073a0 <STRHAL_QSPI_Indirect_Read+0x12c>
		return 0;
 800739c:	2300      	movs	r3, #0
 800739e:	e029      	b.n	80073f4 <STRHAL_QSPI_Indirect_Read+0x180>

	uint32_t i;
	for (i = 0; i < n; ++i)
 80073a0:	2300      	movs	r3, #0
 80073a2:	61bb      	str	r3, [r7, #24]
 80073a4:	e016      	b.n	80073d4 <STRHAL_QSPI_Indirect_Read+0x160>
	{
		if (_wait_for_status(QUADSPI_SR_FTF | QUADSPI_SR_TCF, tot) < 0)
 80073a6:	887b      	ldrh	r3, [r7, #2]
 80073a8:	4619      	mov	r1, r3
 80073aa:	2006      	movs	r0, #6
 80073ac:	f000 f82a 	bl	8007404 <_wait_for_status>
 80073b0:	4603      	mov	r3, r0
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	da04      	bge.n	80073c0 <STRHAL_QSPI_Indirect_Read+0x14c>
		{
			_clear_status(QUADSPI_SR_TCF);
 80073b6:	2002      	movs	r0, #2
 80073b8:	f000 f87c 	bl	80074b4 <_clear_status>
			return i;
 80073bc:	69bb      	ldr	r3, [r7, #24]
 80073be:	e019      	b.n	80073f4 <STRHAL_QSPI_Indirect_Read+0x180>
		}
		data[i] = *((__IO uint8_t*) data_reg);
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	69bb      	ldr	r3, [r7, #24]
 80073c4:	4413      	add	r3, r2
 80073c6:	697a      	ldr	r2, [r7, #20]
 80073c8:	7812      	ldrb	r2, [r2, #0]
 80073ca:	b2d2      	uxtb	r2, r2
 80073cc:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	3301      	adds	r3, #1
 80073d2:	61bb      	str	r3, [r7, #24]
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d3e4      	bcc.n	80073a6 <STRHAL_QSPI_Indirect_Read+0x132>
	}

	if (_wait_for_status(QUADSPI_SR_TCF, tot) == 0)
 80073dc:	887b      	ldrh	r3, [r7, #2]
 80073de:	4619      	mov	r1, r3
 80073e0:	2002      	movs	r0, #2
 80073e2:	f000 f80f 	bl	8007404 <_wait_for_status>
 80073e6:	4603      	mov	r3, r0
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d102      	bne.n	80073f2 <STRHAL_QSPI_Indirect_Read+0x17e>
	{
		_clear_status(QUADSPI_SR_TCF);
 80073ec:	2002      	movs	r0, #2
 80073ee:	f000 f861 	bl	80074b4 <_clear_status>
	}
	return i;
 80073f2:	69bb      	ldr	r3, [r7, #24]
}
 80073f4:	4618      	mov	r0, r3
 80073f6:	3720      	adds	r7, #32
 80073f8:	46bd      	mov	sp, r7
 80073fa:	bd80      	pop	{r7, pc}
 80073fc:	a0001020 	.word	0xa0001020
 8007400:	a0001000 	.word	0xa0001000

08007404 <_wait_for_status>:

int _wait_for_status(uint32_t flag, uint16_t tot)
{
 8007404:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007408:	b084      	sub	sp, #16
 800740a:	af00      	add	r7, sp, #0
 800740c:	6078      	str	r0, [r7, #4]
 800740e:	460b      	mov	r3, r1
 8007410:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 8007412:	f000 f91f 	bl	8007654 <STRHAL_Systick_GetTick>
 8007416:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (!(QUADSPI->SR & flag))
 800741a:	e011      	b.n	8007440 <_wait_for_status+0x3c>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 800741c:	f000 f91a 	bl	8007654 <STRHAL_Systick_GetTick>
 8007420:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007424:	1a84      	subs	r4, r0, r2
 8007426:	eb61 0503 	sbc.w	r5, r1, r3
 800742a:	887b      	ldrh	r3, [r7, #2]
 800742c:	2200      	movs	r2, #0
 800742e:	4698      	mov	r8, r3
 8007430:	4691      	mov	r9, r2
 8007432:	45a0      	cmp	r8, r4
 8007434:	eb79 0305 	sbcs.w	r3, r9, r5
 8007438:	d202      	bcs.n	8007440 <_wait_for_status+0x3c>
			return -1;
 800743a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800743e:	e006      	b.n	800744e <_wait_for_status+0x4a>
	while (!(QUADSPI->SR & flag))
 8007440:	4b05      	ldr	r3, [pc, #20]	; (8007458 <_wait_for_status+0x54>)
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	4013      	ands	r3, r2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d0e7      	beq.n	800741c <_wait_for_status+0x18>
	}
	return 0;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007458:	a0001000 	.word	0xa0001000

0800745c <_wait_for_status_clear>:

int _wait_for_status_clear(uint32_t flag, uint16_t tot)
{
 800745c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007460:	b084      	sub	sp, #16
 8007462:	af00      	add	r7, sp, #0
 8007464:	6078      	str	r0, [r7, #4]
 8007466:	460b      	mov	r3, r1
 8007468:	807b      	strh	r3, [r7, #2]
	uint64_t start = STRHAL_Systick_GetTick();
 800746a:	f000 f8f3 	bl	8007654 <STRHAL_Systick_GetTick>
 800746e:	e9c7 0102 	strd	r0, r1, [r7, #8]

	while (QUADSPI->SR & flag)
 8007472:	e011      	b.n	8007498 <_wait_for_status_clear+0x3c>
	{
		if (STRHAL_Systick_GetTick() - start > tot)
 8007474:	f000 f8ee 	bl	8007654 <STRHAL_Systick_GetTick>
 8007478:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800747c:	1a84      	subs	r4, r0, r2
 800747e:	eb61 0503 	sbc.w	r5, r1, r3
 8007482:	887b      	ldrh	r3, [r7, #2]
 8007484:	2200      	movs	r2, #0
 8007486:	4698      	mov	r8, r3
 8007488:	4691      	mov	r9, r2
 800748a:	45a0      	cmp	r8, r4
 800748c:	eb79 0305 	sbcs.w	r3, r9, r5
 8007490:	d202      	bcs.n	8007498 <_wait_for_status_clear+0x3c>
			return -1;
 8007492:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007496:	e006      	b.n	80074a6 <_wait_for_status_clear+0x4a>
	while (QUADSPI->SR & flag)
 8007498:	4b05      	ldr	r3, [pc, #20]	; (80074b0 <_wait_for_status_clear+0x54>)
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	4013      	ands	r3, r2
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d1e7      	bne.n	8007474 <_wait_for_status_clear+0x18>
	}
	return 0;
 80074a4:	2300      	movs	r3, #0
}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3710      	adds	r7, #16
 80074aa:	46bd      	mov	sp, r7
 80074ac:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80074b0:	a0001000 	.word	0xa0001000

080074b4 <_clear_status>:

void _clear_status(uint32_t flags)
{
 80074b4:	b480      	push	{r7}
 80074b6:	b083      	sub	sp, #12
 80074b8:	af00      	add	r7, sp, #0
 80074ba:	6078      	str	r0, [r7, #4]
	QUADSPI->FCR |= (flags);
 80074bc:	4b05      	ldr	r3, [pc, #20]	; (80074d4 <_clear_status+0x20>)
 80074be:	68da      	ldr	r2, [r3, #12]
 80074c0:	4904      	ldr	r1, [pc, #16]	; (80074d4 <_clear_status+0x20>)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4313      	orrs	r3, r2
 80074c6:	60cb      	str	r3, [r1, #12]
}
 80074c8:	bf00      	nop
 80074ca:	370c      	adds	r7, #12
 80074cc:	46bd      	mov	sp, r7
 80074ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d2:	4770      	bx	lr
 80074d4:	a0001000 	.word	0xa0001000

080074d8 <LL_AHB2_GRP1_EnableClock>:
{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80074e0:	4b08      	ldr	r3, [pc, #32]	; (8007504 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074e4:	4907      	ldr	r1, [pc, #28]	; (8007504 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80074ee:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4013      	ands	r3, r2
 80074f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80074f6:	68fb      	ldr	r3, [r7, #12]
}
 80074f8:	bf00      	nop
 80074fa:	3714      	adds	r7, #20
 80074fc:	46bd      	mov	sp, r7
 80074fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007502:	4770      	bx	lr
 8007504:	40021000 	.word	0x40021000

08007508 <LL_APB1_GRP1_EnableClock>:
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8007510:	4b08      	ldr	r3, [pc, #32]	; (8007534 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007512:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007514:	4907      	ldr	r1, [pc, #28]	; (8007534 <LL_APB1_GRP1_EnableClock+0x2c>)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	4313      	orrs	r3, r2
 800751a:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800751c:	4b05      	ldr	r3, [pc, #20]	; (8007534 <LL_APB1_GRP1_EnableClock+0x2c>)
 800751e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	4013      	ands	r3, r2
 8007524:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007526:	68fb      	ldr	r3, [r7, #12]
}
 8007528:	bf00      	nop
 800752a:	3714      	adds	r7, #20
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr
 8007534:	40021000 	.word	0x40021000

08007538 <LL_APB2_GRP1_EnableClock>:
{
 8007538:	b480      	push	{r7}
 800753a:	b085      	sub	sp, #20
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8007540:	4b08      	ldr	r3, [pc, #32]	; (8007564 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007542:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007544:	4907      	ldr	r1, [pc, #28]	; (8007564 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	4313      	orrs	r3, r2
 800754a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800754c:	4b05      	ldr	r3, [pc, #20]	; (8007564 <LL_APB2_GRP1_EnableClock+0x2c>)
 800754e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4013      	ands	r3, r2
 8007554:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007556:	68fb      	ldr	r3, [r7, #12]
}
 8007558:	bf00      	nop
 800755a:	3714      	adds	r7, #20
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr
 8007564:	40021000 	.word	0x40021000

08007568 <LL_SPI_Disable>:
  * @rmtoll CR1          SPE           LL_SPI_Disable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)
{
 8007568:	b480      	push	{r7}
 800756a:	b083      	sub	sp, #12
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR1, SPI_CR1_SPE);
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	601a      	str	r2, [r3, #0]
}
 800757c:	bf00      	nop
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr

08007588 <STRHAL_SPI_Init>:
static inline int _wait_for_rxtxend(SPI_TypeDef *spix, uint16_t tot);
static inline int _wait_for_rxne(SPI_TypeDef *spix, uint16_t tot);
static inline int _rx_flush(SPI_TypeDef *spix, uint16_t tot);

void STRHAL_SPI_Init()
{
 8007588:	b580      	push	{r7, lr}
 800758a:	af00      	add	r7, sp, #0
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 800758c:	2004      	movs	r0, #4
 800758e:	f7ff ffa3 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007592:	2020      	movs	r0, #32
 8007594:	f7ff ffa0 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007598:	2001      	movs	r0, #1
 800759a:	f7ff ff9d 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 800759e:	2002      	movs	r0, #2
 80075a0:	f7ff ff9a 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 80075a4:	2010      	movs	r0, #16
 80075a6:	f7ff ff97 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 80075aa:	2008      	movs	r0, #8
 80075ac:	f7ff ff94 	bl	80074d8 <LL_AHB2_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80075b0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80075b4:	f7ff ffc0 	bl	8007538 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80075b8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80075bc:	f7ff ffa4 	bl	8007508 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 80075c0:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80075c4:	f7ff ffa0 	bl	8007508 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI4);
 80075c8:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80075cc:	f7ff ff9c 	bl	8007508 <LL_APB1_GRP1_EnableClock>

	LL_SPI_DeInit(SPI1);
 80075d0:	480c      	ldr	r0, [pc, #48]	; (8007604 <STRHAL_SPI_Init+0x7c>)
 80075d2:	f7fc fbc9 	bl	8003d68 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI2);
 80075d6:	480c      	ldr	r0, [pc, #48]	; (8007608 <STRHAL_SPI_Init+0x80>)
 80075d8:	f7fc fbc6 	bl	8003d68 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI3);
 80075dc:	480b      	ldr	r0, [pc, #44]	; (800760c <STRHAL_SPI_Init+0x84>)
 80075de:	f7fc fbc3 	bl	8003d68 <LL_SPI_DeInit>
	LL_SPI_DeInit(SPI4);
 80075e2:	480b      	ldr	r0, [pc, #44]	; (8007610 <STRHAL_SPI_Init+0x88>)
 80075e4:	f7fc fbc0 	bl	8003d68 <LL_SPI_DeInit>

	LL_SPI_Disable(SPI1);
 80075e8:	4806      	ldr	r0, [pc, #24]	; (8007604 <STRHAL_SPI_Init+0x7c>)
 80075ea:	f7ff ffbd 	bl	8007568 <LL_SPI_Disable>
	LL_SPI_Disable(SPI2);
 80075ee:	4806      	ldr	r0, [pc, #24]	; (8007608 <STRHAL_SPI_Init+0x80>)
 80075f0:	f7ff ffba 	bl	8007568 <LL_SPI_Disable>
	LL_SPI_Disable(SPI3);
 80075f4:	4805      	ldr	r0, [pc, #20]	; (800760c <STRHAL_SPI_Init+0x84>)
 80075f6:	f7ff ffb7 	bl	8007568 <LL_SPI_Disable>
	LL_SPI_Disable(SPI4);
 80075fa:	4805      	ldr	r0, [pc, #20]	; (8007610 <STRHAL_SPI_Init+0x88>)
 80075fc:	f7ff ffb4 	bl	8007568 <LL_SPI_Disable>
}
 8007600:	bf00      	nop
 8007602:	bd80      	pop	{r7, pc}
 8007604:	40013000 	.word	0x40013000
 8007608:	40003800 	.word	0x40003800
 800760c:	40003c00 	.word	0x40003c00
 8007610:	40013c00 	.word	0x40013c00

08007614 <LL_SYSTICK_EnableIT>:
  * @brief  Enable SysTick exception request
  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
{
 8007614:	b480      	push	{r7}
 8007616:	af00      	add	r7, sp, #0
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8007618:	4b05      	ldr	r3, [pc, #20]	; (8007630 <LL_SYSTICK_EnableIT+0x1c>)
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	4a04      	ldr	r2, [pc, #16]	; (8007630 <LL_SYSTICK_EnableIT+0x1c>)
 800761e:	f043 0302 	orr.w	r3, r3, #2
 8007622:	6013      	str	r3, [r2, #0]
}
 8007624:	bf00      	nop
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	e000e010 	.word	0xe000e010

08007634 <STRHAL_SysTick_Init>:
#include <STRHAL_SysTick.h>

static volatile uint64_t systick_count = 0;

void STRHAL_SysTick_Init()
{
 8007634:	b580      	push	{r7, lr}
 8007636:	af00      	add	r7, sp, #0
	//LL_Init1msTick(SystemCoreClock);
	//1ms tick already in STRHAL.c sysclock init
	LL_SYSTICK_EnableIT();
 8007638:	f7ff ffec 	bl	8007614 <LL_SYSTICK_EnableIT>
	systick_count = 0;
 800763c:	4904      	ldr	r1, [pc, #16]	; (8007650 <STRHAL_SysTick_Init+0x1c>)
 800763e:	f04f 0200 	mov.w	r2, #0
 8007642:	f04f 0300 	mov.w	r3, #0
 8007646:	e9c1 2300 	strd	r2, r3, [r1]
}
 800764a:	bf00      	nop
 800764c:	bd80      	pop	{r7, pc}
 800764e:	bf00      	nop
 8007650:	20000b58 	.word	0x20000b58

08007654 <STRHAL_Systick_GetTick>:
	uint64_t end = systick_count + ticks;
	while (systick_count < end);
}

uint64_t STRHAL_Systick_GetTick()
{
 8007654:	b480      	push	{r7}
 8007656:	af00      	add	r7, sp, #0
	return systick_count;
 8007658:	4b04      	ldr	r3, [pc, #16]	; (800766c <STRHAL_Systick_GetTick+0x18>)
 800765a:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 800765e:	4610      	mov	r0, r2
 8007660:	4619      	mov	r1, r3
 8007662:	46bd      	mov	sp, r7
 8007664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop
 800766c:	20000b58 	.word	0x20000b58

08007670 <SysTick_Handler>:

void SysTick_Handler()
{
 8007670:	b480      	push	{r7}
 8007672:	af00      	add	r7, sp, #0
	systick_count++;
 8007674:	4b06      	ldr	r3, [pc, #24]	; (8007690 <SysTick_Handler+0x20>)
 8007676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767a:	1c50      	adds	r0, r2, #1
 800767c:	f143 0100 	adc.w	r1, r3, #0
 8007680:	4b03      	ldr	r3, [pc, #12]	; (8007690 <SysTick_Handler+0x20>)
 8007682:	e9c3 0100 	strd	r0, r1, [r3]
}
 8007686:	bf00      	nop
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	20000b58 	.word	0x20000b58

08007694 <__NVIC_GetPriorityGrouping>:
{
 8007694:	b480      	push	{r7}
 8007696:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007698:	4b04      	ldr	r3, [pc, #16]	; (80076ac <__NVIC_GetPriorityGrouping+0x18>)
 800769a:	68db      	ldr	r3, [r3, #12]
 800769c:	0a1b      	lsrs	r3, r3, #8
 800769e:	f003 0307 	and.w	r3, r3, #7
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	46bd      	mov	sp, r7
 80076a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076aa:	4770      	bx	lr
 80076ac:	e000ed00 	.word	0xe000ed00

080076b0 <__NVIC_EnableIRQ>:
{
 80076b0:	b480      	push	{r7}
 80076b2:	b083      	sub	sp, #12
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	4603      	mov	r3, r0
 80076b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	db0b      	blt.n	80076da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076c2:	79fb      	ldrb	r3, [r7, #7]
 80076c4:	f003 021f 	and.w	r2, r3, #31
 80076c8:	4907      	ldr	r1, [pc, #28]	; (80076e8 <__NVIC_EnableIRQ+0x38>)
 80076ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076ce:	095b      	lsrs	r3, r3, #5
 80076d0:	2001      	movs	r0, #1
 80076d2:	fa00 f202 	lsl.w	r2, r0, r2
 80076d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80076da:	bf00      	nop
 80076dc:	370c      	adds	r7, #12
 80076de:	46bd      	mov	sp, r7
 80076e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e4:	4770      	bx	lr
 80076e6:	bf00      	nop
 80076e8:	e000e100 	.word	0xe000e100

080076ec <__NVIC_SetPriority>:
{
 80076ec:	b480      	push	{r7}
 80076ee:	b083      	sub	sp, #12
 80076f0:	af00      	add	r7, sp, #0
 80076f2:	4603      	mov	r3, r0
 80076f4:	6039      	str	r1, [r7, #0]
 80076f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	db0a      	blt.n	8007716 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	b2da      	uxtb	r2, r3
 8007704:	490c      	ldr	r1, [pc, #48]	; (8007738 <__NVIC_SetPriority+0x4c>)
 8007706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800770a:	0112      	lsls	r2, r2, #4
 800770c:	b2d2      	uxtb	r2, r2
 800770e:	440b      	add	r3, r1
 8007710:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007714:	e00a      	b.n	800772c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	b2da      	uxtb	r2, r3
 800771a:	4908      	ldr	r1, [pc, #32]	; (800773c <__NVIC_SetPriority+0x50>)
 800771c:	79fb      	ldrb	r3, [r7, #7]
 800771e:	f003 030f 	and.w	r3, r3, #15
 8007722:	3b04      	subs	r3, #4
 8007724:	0112      	lsls	r2, r2, #4
 8007726:	b2d2      	uxtb	r2, r2
 8007728:	440b      	add	r3, r1
 800772a:	761a      	strb	r2, [r3, #24]
}
 800772c:	bf00      	nop
 800772e:	370c      	adds	r7, #12
 8007730:	46bd      	mov	sp, r7
 8007732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007736:	4770      	bx	lr
 8007738:	e000e100 	.word	0xe000e100
 800773c:	e000ed00 	.word	0xe000ed00

08007740 <NVIC_EncodePriority>:
{
 8007740:	b480      	push	{r7}
 8007742:	b089      	sub	sp, #36	; 0x24
 8007744:	af00      	add	r7, sp, #0
 8007746:	60f8      	str	r0, [r7, #12]
 8007748:	60b9      	str	r1, [r7, #8]
 800774a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	f003 0307 	and.w	r3, r3, #7
 8007752:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	f1c3 0307 	rsb	r3, r3, #7
 800775a:	2b04      	cmp	r3, #4
 800775c:	bf28      	it	cs
 800775e:	2304      	movcs	r3, #4
 8007760:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007762:	69fb      	ldr	r3, [r7, #28]
 8007764:	3304      	adds	r3, #4
 8007766:	2b06      	cmp	r3, #6
 8007768:	d902      	bls.n	8007770 <NVIC_EncodePriority+0x30>
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	3b03      	subs	r3, #3
 800776e:	e000      	b.n	8007772 <NVIC_EncodePriority+0x32>
 8007770:	2300      	movs	r3, #0
 8007772:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007774:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007778:	69bb      	ldr	r3, [r7, #24]
 800777a:	fa02 f303 	lsl.w	r3, r2, r3
 800777e:	43da      	mvns	r2, r3
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	401a      	ands	r2, r3
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007788:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800778c:	697b      	ldr	r3, [r7, #20]
 800778e:	fa01 f303 	lsl.w	r3, r1, r3
 8007792:	43d9      	mvns	r1, r3
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007798:	4313      	orrs	r3, r2
}
 800779a:	4618      	mov	r0, r3
 800779c:	3724      	adds	r7, #36	; 0x24
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr
	...

080077a8 <LL_AHB2_GRP1_EnableClock>:
{
 80077a8:	b480      	push	{r7}
 80077aa:	b085      	sub	sp, #20
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80077b0:	4b08      	ldr	r3, [pc, #32]	; (80077d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80077b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077b4:	4907      	ldr	r1, [pc, #28]	; (80077d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80077bc:	4b05      	ldr	r3, [pc, #20]	; (80077d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80077be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	4013      	ands	r3, r2
 80077c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80077c6:	68fb      	ldr	r3, [r7, #12]
}
 80077c8:	bf00      	nop
 80077ca:	3714      	adds	r7, #20
 80077cc:	46bd      	mov	sp, r7
 80077ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d2:	4770      	bx	lr
 80077d4:	40021000 	.word	0x40021000

080077d8 <LL_APB1_GRP1_EnableClock>:
{
 80077d8:	b480      	push	{r7}
 80077da:	b085      	sub	sp, #20
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80077e0:	4b08      	ldr	r3, [pc, #32]	; (8007804 <LL_APB1_GRP1_EnableClock+0x2c>)
 80077e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80077e4:	4907      	ldr	r1, [pc, #28]	; (8007804 <LL_APB1_GRP1_EnableClock+0x2c>)
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4313      	orrs	r3, r2
 80077ea:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80077ec:	4b05      	ldr	r3, [pc, #20]	; (8007804 <LL_APB1_GRP1_EnableClock+0x2c>)
 80077ee:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	4013      	ands	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80077f6:	68fb      	ldr	r3, [r7, #12]
}
 80077f8:	bf00      	nop
 80077fa:	3714      	adds	r7, #20
 80077fc:	46bd      	mov	sp, r7
 80077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007802:	4770      	bx	lr
 8007804:	40021000 	.word	0x40021000

08007808 <LL_APB2_GRP1_EnableClock>:
{
 8007808:	b480      	push	{r7}
 800780a:	b085      	sub	sp, #20
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8007810:	4b08      	ldr	r3, [pc, #32]	; (8007834 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007812:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007814:	4907      	ldr	r1, [pc, #28]	; (8007834 <LL_APB2_GRP1_EnableClock+0x2c>)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	4313      	orrs	r3, r2
 800781a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800781c:	4b05      	ldr	r3, [pc, #20]	; (8007834 <LL_APB2_GRP1_EnableClock+0x2c>)
 800781e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	4013      	ands	r3, r2
 8007824:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8007826:	68fb      	ldr	r3, [r7, #12]
}
 8007828:	bf00      	nop
 800782a:	3714      	adds	r7, #20
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr
 8007834:	40021000 	.word	0x40021000

08007838 <LL_TIM_EnableCounter>:
{
 8007838:	b480      	push	{r7}
 800783a:	b083      	sub	sp, #12
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f043 0201 	orr.w	r2, r3, #1
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	601a      	str	r2, [r3, #0]
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <LL_TIM_IsEnabledCounter>:
{
 8007858:	b480      	push	{r7}
 800785a:	b083      	sub	sp, #12
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f003 0301 	and.w	r3, r3, #1
 8007868:	2b01      	cmp	r3, #1
 800786a:	d101      	bne.n	8007870 <LL_TIM_IsEnabledCounter+0x18>
 800786c:	2301      	movs	r3, #1
 800786e:	e000      	b.n	8007872 <LL_TIM_IsEnabledCounter+0x1a>
 8007870:	2300      	movs	r3, #0
}
 8007872:	4618      	mov	r0, r3
 8007874:	370c      	adds	r7, #12
 8007876:	46bd      	mov	sp, r7
 8007878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787c:	4770      	bx	lr

0800787e <LL_TIM_EnableARRPreload>:
{
 800787e:	b480      	push	{r7}
 8007880:	b083      	sub	sp, #12
 8007882:	af00      	add	r7, sp, #0
 8007884:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	601a      	str	r2, [r3, #0]
}
 8007892:	bf00      	nop
 8007894:	370c      	adds	r7, #12
 8007896:	46bd      	mov	sp, r7
 8007898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789c:	4770      	bx	lr

0800789e <LL_TIM_CC_EnableChannel>:
{
 800789e:	b480      	push	{r7}
 80078a0:	b083      	sub	sp, #12
 80078a2:	af00      	add	r7, sp, #0
 80078a4:	6078      	str	r0, [r7, #4]
 80078a6:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a1a      	ldr	r2, [r3, #32]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	431a      	orrs	r2, r3
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	621a      	str	r2, [r3, #32]
}
 80078b4:	bf00      	nop
 80078b6:	370c      	adds	r7, #12
 80078b8:	46bd      	mov	sp, r7
 80078ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078be:	4770      	bx	lr

080078c0 <LL_TIM_CC_DisableChannel>:
{
 80078c0:	b480      	push	{r7}
 80078c2:	b083      	sub	sp, #12
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
 80078c8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a1a      	ldr	r2, [r3, #32]
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	43db      	mvns	r3, r3
 80078d2:	401a      	ands	r2, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	621a      	str	r2, [r3, #32]
}
 80078d8:	bf00      	nop
 80078da:	370c      	adds	r7, #12
 80078dc:	46bd      	mov	sp, r7
 80078de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e2:	4770      	bx	lr

080078e4 <LL_TIM_OC_DisableFast>:
{
 80078e4:	b480      	push	{r7}
 80078e6:	b085      	sub	sp, #20
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
 80078ec:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80078ee:	683b      	ldr	r3, [r7, #0]
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d02e      	beq.n	8007952 <LL_TIM_OC_DisableFast+0x6e>
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	2b04      	cmp	r3, #4
 80078f8:	d029      	beq.n	800794e <LL_TIM_OC_DisableFast+0x6a>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b10      	cmp	r3, #16
 80078fe:	d024      	beq.n	800794a <LL_TIM_OC_DisableFast+0x66>
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	2b40      	cmp	r3, #64	; 0x40
 8007904:	d01f      	beq.n	8007946 <LL_TIM_OC_DisableFast+0x62>
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800790c:	d019      	beq.n	8007942 <LL_TIM_OC_DisableFast+0x5e>
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007914:	d013      	beq.n	800793e <LL_TIM_OC_DisableFast+0x5a>
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800791c:	d00d      	beq.n	800793a <LL_TIM_OC_DisableFast+0x56>
 800791e:	683b      	ldr	r3, [r7, #0]
 8007920:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007924:	d007      	beq.n	8007936 <LL_TIM_OC_DisableFast+0x52>
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800792c:	d101      	bne.n	8007932 <LL_TIM_OC_DisableFast+0x4e>
 800792e:	2308      	movs	r3, #8
 8007930:	e010      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 8007932:	2309      	movs	r3, #9
 8007934:	e00e      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 8007936:	2307      	movs	r3, #7
 8007938:	e00c      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 800793a:	2306      	movs	r3, #6
 800793c:	e00a      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 800793e:	2305      	movs	r3, #5
 8007940:	e008      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 8007942:	2304      	movs	r3, #4
 8007944:	e006      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 8007946:	2303      	movs	r3, #3
 8007948:	e004      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 800794a:	2302      	movs	r3, #2
 800794c:	e002      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 800794e:	2301      	movs	r3, #1
 8007950:	e000      	b.n	8007954 <LL_TIM_OC_DisableFast+0x70>
 8007952:	2300      	movs	r3, #0
 8007954:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	3318      	adds	r3, #24
 800795a:	4619      	mov	r1, r3
 800795c:	7bfb      	ldrb	r3, [r7, #15]
 800795e:	4a0b      	ldr	r2, [pc, #44]	; (800798c <LL_TIM_OC_DisableFast+0xa8>)
 8007960:	5cd3      	ldrb	r3, [r2, r3]
 8007962:	440b      	add	r3, r1
 8007964:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 8007966:	68bb      	ldr	r3, [r7, #8]
 8007968:	681a      	ldr	r2, [r3, #0]
 800796a:	7bfb      	ldrb	r3, [r7, #15]
 800796c:	4908      	ldr	r1, [pc, #32]	; (8007990 <LL_TIM_OC_DisableFast+0xac>)
 800796e:	5ccb      	ldrb	r3, [r1, r3]
 8007970:	4619      	mov	r1, r3
 8007972:	2304      	movs	r3, #4
 8007974:	408b      	lsls	r3, r1
 8007976:	43db      	mvns	r3, r3
 8007978:	401a      	ands	r2, r3
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	601a      	str	r2, [r3, #0]
}
 800797e:	bf00      	nop
 8007980:	3714      	adds	r7, #20
 8007982:	46bd      	mov	sp, r7
 8007984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007988:	4770      	bx	lr
 800798a:	bf00      	nop
 800798c:	0800998c 	.word	0x0800998c
 8007990:	08009998 	.word	0x08009998

08007994 <LL_TIM_OC_EnablePreload>:
{
 8007994:	b480      	push	{r7}
 8007996:	b085      	sub	sp, #20
 8007998:	af00      	add	r7, sp, #0
 800799a:	6078      	str	r0, [r7, #4]
 800799c:	6039      	str	r1, [r7, #0]
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	2b01      	cmp	r3, #1
 80079a2:	d02e      	beq.n	8007a02 <LL_TIM_OC_EnablePreload+0x6e>
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	2b04      	cmp	r3, #4
 80079a8:	d029      	beq.n	80079fe <LL_TIM_OC_EnablePreload+0x6a>
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	2b10      	cmp	r3, #16
 80079ae:	d024      	beq.n	80079fa <LL_TIM_OC_EnablePreload+0x66>
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	2b40      	cmp	r3, #64	; 0x40
 80079b4:	d01f      	beq.n	80079f6 <LL_TIM_OC_EnablePreload+0x62>
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079bc:	d019      	beq.n	80079f2 <LL_TIM_OC_EnablePreload+0x5e>
 80079be:	683b      	ldr	r3, [r7, #0]
 80079c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079c4:	d013      	beq.n	80079ee <LL_TIM_OC_EnablePreload+0x5a>
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079cc:	d00d      	beq.n	80079ea <LL_TIM_OC_EnablePreload+0x56>
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80079d4:	d007      	beq.n	80079e6 <LL_TIM_OC_EnablePreload+0x52>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80079dc:	d101      	bne.n	80079e2 <LL_TIM_OC_EnablePreload+0x4e>
 80079de:	2308      	movs	r3, #8
 80079e0:	e010      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079e2:	2309      	movs	r3, #9
 80079e4:	e00e      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079e6:	2307      	movs	r3, #7
 80079e8:	e00c      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079ea:	2306      	movs	r3, #6
 80079ec:	e00a      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079ee:	2305      	movs	r3, #5
 80079f0:	e008      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079f2:	2304      	movs	r3, #4
 80079f4:	e006      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079f6:	2303      	movs	r3, #3
 80079f8:	e004      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079fa:	2302      	movs	r3, #2
 80079fc:	e002      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 80079fe:	2301      	movs	r3, #1
 8007a00:	e000      	b.n	8007a04 <LL_TIM_OC_EnablePreload+0x70>
 8007a02:	2300      	movs	r3, #0
 8007a04:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	3318      	adds	r3, #24
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	7bfb      	ldrb	r3, [r7, #15]
 8007a0e:	4a0a      	ldr	r2, [pc, #40]	; (8007a38 <LL_TIM_OC_EnablePreload+0xa4>)
 8007a10:	5cd3      	ldrb	r3, [r2, r3]
 8007a12:	440b      	add	r3, r1
 8007a14:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	681a      	ldr	r2, [r3, #0]
 8007a1a:	7bfb      	ldrb	r3, [r7, #15]
 8007a1c:	4907      	ldr	r1, [pc, #28]	; (8007a3c <LL_TIM_OC_EnablePreload+0xa8>)
 8007a1e:	5ccb      	ldrb	r3, [r1, r3]
 8007a20:	4619      	mov	r1, r3
 8007a22:	2308      	movs	r3, #8
 8007a24:	408b      	lsls	r3, r1
 8007a26:	431a      	orrs	r2, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	601a      	str	r2, [r3, #0]
}
 8007a2c:	bf00      	nop
 8007a2e:	3714      	adds	r7, #20
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr
 8007a38:	0800998c 	.word	0x0800998c
 8007a3c:	08009998 	.word	0x08009998

08007a40 <LL_TIM_DisableMasterSlaveMode>:
{
 8007a40:	b480      	push	{r7}
 8007a42:	b083      	sub	sp, #12
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	609a      	str	r2, [r3, #8]
}
 8007a54:	bf00      	nop
 8007a56:	370c      	adds	r7, #12
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5e:	4770      	bx	lr

08007a60 <LL_TIM_EnableAutomaticOutput>:
{
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a6c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	645a      	str	r2, [r3, #68]	; 0x44
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a7e:	4770      	bx	lr

08007a80 <LL_TIM_ClearFlag_UPDATE>:
{
 8007a80:	b480      	push	{r7}
 8007a82:	b083      	sub	sp, #12
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f06f 0201 	mvn.w	r2, #1
 8007a8e:	611a      	str	r2, [r3, #16]
}
 8007a90:	bf00      	nop
 8007a92:	370c      	adds	r7, #12
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr

08007a9c <LL_TIM_IsActiveFlag_UPDATE>:
{
 8007a9c:	b480      	push	{r7}
 8007a9e:	b083      	sub	sp, #12
 8007aa0:	af00      	add	r7, sp, #0
 8007aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	2b01      	cmp	r3, #1
 8007aae:	d101      	bne.n	8007ab4 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e000      	b.n	8007ab6 <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8007ab4:	2300      	movs	r3, #0
}
 8007ab6:	4618      	mov	r0, r3
 8007ab8:	370c      	adds	r7, #12
 8007aba:	46bd      	mov	sp, r7
 8007abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac0:	4770      	bx	lr

08007ac2 <LL_TIM_EnableIT_UPDATE>:
{
 8007ac2:	b480      	push	{r7}
 8007ac4:	b083      	sub	sp, #12
 8007ac6:	af00      	add	r7, sp, #0
 8007ac8:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	f043 0201 	orr.w	r2, r3, #1
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	60da      	str	r2, [r3, #12]
}
 8007ad6:	bf00      	nop
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <STRHAL_TIM_Init>:
 [STRHAL_TIM_TIM8_CH4N_PC13] = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_13, .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4N_PD0]  = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_0,  .afn = LL_GPIO_AF_6,  .n = LL_TIM_CHANNEL_CH4N, .ccr = &TIM8->CCR4, },
 [STRHAL_TIM_TIM8_CH4_PD1]   = { .tim = &_tims[STRHAL_TIM_TIM8], .port = GPIOC, .pin = LL_GPIO_PIN_1,  .afn = LL_GPIO_AF_4,  .n = LL_TIM_CHANNEL_CH4,  .ccr = &TIM8->CCR4, }, };

void STRHAL_TIM_Init()
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	af00      	add	r7, sp, #0
	/* GPIO Ports Clock Enable */
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8007ae6:	2001      	movs	r0, #1
 8007ae8:	f7ff fe5e 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8007aec:	2002      	movs	r0, #2
 8007aee:	f7ff fe5b 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8007af2:	2004      	movs	r0, #4
 8007af4:	f7ff fe58 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOD);
 8007af8:	2008      	movs	r0, #8
 8007afa:	f7ff fe55 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOE);
 8007afe:	2010      	movs	r0, #16
 8007b00:	f7ff fe52 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8007b04:	2020      	movs	r0, #32
 8007b06:	f7ff fe4f 	bl	80077a8 <LL_AHB2_GRP1_EnableClock>

	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8007b0a:	2001      	movs	r0, #1
 8007b0c:	f7ff fe64 	bl	80077d8 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8007b10:	2002      	movs	r0, #2
 8007b12:	f7ff fe61 	bl	80077d8 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8007b16:	2004      	movs	r0, #4
 8007b18:	f7ff fe5e 	bl	80077d8 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8007b1c:	2010      	movs	r0, #16
 8007b1e:	f7ff fe5b 	bl	80077d8 <LL_APB1_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM7);
 8007b22:	2020      	movs	r0, #32
 8007b24:	f7ff fe58 	bl	80077d8 <LL_APB1_GRP1_EnableClock>

	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8007b28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007b2c:	f7ff fe6c 	bl	8007808 <LL_APB2_GRP1_EnableClock>
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8007b30:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8007b34:	f7ff fe68 	bl	8007808 <LL_APB2_GRP1_EnableClock>

	NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007b38:	2036      	movs	r0, #54	; 0x36
 8007b3a:	f7ff fdb9 	bl	80076b0 <__NVIC_EnableIRQ>
	NVIC_EnableIRQ(TIM7_DAC_IRQn);
 8007b3e:	2037      	movs	r0, #55	; 0x37
 8007b40:	f7ff fdb6 	bl	80076b0 <__NVIC_EnableIRQ>
	NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 3));
 8007b44:	f7ff fda6 	bl	8007694 <__NVIC_GetPriorityGrouping>
 8007b48:	4603      	mov	r3, r0
 8007b4a:	2203      	movs	r2, #3
 8007b4c:	2101      	movs	r1, #1
 8007b4e:	4618      	mov	r0, r3
 8007b50:	f7ff fdf6 	bl	8007740 <NVIC_EncodePriority>
 8007b54:	4603      	mov	r3, r0
 8007b56:	4619      	mov	r1, r3
 8007b58:	2036      	movs	r0, #54	; 0x36
 8007b5a:	f7ff fdc7 	bl	80076ec <__NVIC_SetPriority>
	NVIC_SetPriority(TIM7_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2)); //TODO check priorities
 8007b5e:	f7ff fd99 	bl	8007694 <__NVIC_GetPriorityGrouping>
 8007b62:	4603      	mov	r3, r0
 8007b64:	2202      	movs	r2, #2
 8007b66:	2101      	movs	r1, #1
 8007b68:	4618      	mov	r0, r3
 8007b6a:	f7ff fde9 	bl	8007740 <NVIC_EncodePriority>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	4619      	mov	r1, r3
 8007b72:	2037      	movs	r0, #55	; 0x37
 8007b74:	f7ff fdba 	bl	80076ec <__NVIC_SetPriority>
}
 8007b78:	bf00      	nop
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <STRHAL_TIM_PWM_Init>:

int32_t STRHAL_TIM_PWM_Init(STRHAL_TIM_TimerId_t id, uint16_t psc, uint16_t res)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b08a      	sub	sp, #40	; 0x28
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	4603      	mov	r3, r0
 8007b84:	71fb      	strb	r3, [r7, #7]
 8007b86:	460b      	mov	r3, r1
 8007b88:	80bb      	strh	r3, [r7, #4]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_TIM || id < 0)
 8007b8e:	79fb      	ldrb	r3, [r7, #7]
 8007b90:	2b05      	cmp	r3, #5
 8007b92:	d902      	bls.n	8007b9a <STRHAL_TIM_PWM_Init+0x1e>
		return -1;
 8007b94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b98:	e06e      	b.n	8007c78 <STRHAL_TIM_PWM_Init+0xfc>

	STRHAL_TIM_Timer_t *tim = &_tims[id];
 8007b9a:	79fb      	ldrb	r3, [r7, #7]
 8007b9c:	00db      	lsls	r3, r3, #3
 8007b9e:	4a38      	ldr	r2, [pc, #224]	; (8007c80 <STRHAL_TIM_PWM_Init+0x104>)
 8007ba0:	4413      	add	r3, r2
 8007ba2:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype == STRHAL_TIM_USAGE_PWM)
 8007ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ba6:	79db      	ldrb	r3, [r3, #7]
 8007ba8:	2b02      	cmp	r3, #2
 8007baa:	d101      	bne.n	8007bb0 <STRHAL_TIM_PWM_Init+0x34>
		return 0; //TODO: return actual hardware Frequency
 8007bac:	2300      	movs	r3, #0
 8007bae:	e063      	b.n	8007c78 <STRHAL_TIM_PWM_Init+0xfc>

	if (tim->utype != STRHAL_TIM_USAGE_000)
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb2:	79db      	ldrb	r3, [r3, #7]
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d002      	beq.n	8007bbe <STRHAL_TIM_PWM_Init+0x42>
		return -1;
 8007bb8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007bbc:	e05c      	b.n	8007c78 <STRHAL_TIM_PWM_Init+0xfc>

	LL_TIM_InitTypeDef TIM_InitStruct =
 8007bbe:	f107 030c 	add.w	r3, r7, #12
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	601a      	str	r2, [r3, #0]
 8007bc6:	605a      	str	r2, [r3, #4]
 8007bc8:	609a      	str	r2, [r3, #8]
 8007bca:	60da      	str	r2, [r3, #12]
 8007bcc:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007bce:	2300      	movs	r3, #0
 8007bd0:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 8007bd6:	887b      	ldrh	r3, [r7, #2]
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 8007bdc:	88bb      	ldrh	r3, [r7, #4]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <STRHAL_TIM_PWM_Init+0x6e>
 8007be2:	88bb      	ldrh	r3, [r7, #4]
 8007be4:	3b01      	subs	r3, #1
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	e000      	b.n	8007bec <STRHAL_TIM_PWM_Init+0x70>
 8007bea:	88bb      	ldrh	r3, [r7, #4]
 8007bec:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 8007bee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	f107 020c 	add.w	r2, r7, #12
 8007bf6:	4611      	mov	r1, r2
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	f7fc f991 	bl	8003f20 <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 8007bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7ff fe3b 	bl	800787e <LL_TIM_EnableARRPreload>
	if (IS_TIM_BREAK_INSTANCE(tim->timx))
 8007c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4a1d      	ldr	r2, [pc, #116]	; (8007c84 <STRHAL_TIM_PWM_Init+0x108>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d018      	beq.n	8007c44 <STRHAL_TIM_PWM_Init+0xc8>
 8007c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a1c      	ldr	r2, [pc, #112]	; (8007c88 <STRHAL_TIM_PWM_Init+0x10c>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d013      	beq.n	8007c44 <STRHAL_TIM_PWM_Init+0xc8>
 8007c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4a1a      	ldr	r2, [pc, #104]	; (8007c8c <STRHAL_TIM_PWM_Init+0x110>)
 8007c22:	4293      	cmp	r3, r2
 8007c24:	d00e      	beq.n	8007c44 <STRHAL_TIM_PWM_Init+0xc8>
 8007c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	4a19      	ldr	r2, [pc, #100]	; (8007c90 <STRHAL_TIM_PWM_Init+0x114>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d009      	beq.n	8007c44 <STRHAL_TIM_PWM_Init+0xc8>
 8007c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a17      	ldr	r2, [pc, #92]	; (8007c94 <STRHAL_TIM_PWM_Init+0x118>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d004      	beq.n	8007c44 <STRHAL_TIM_PWM_Init+0xc8>
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	4a16      	ldr	r2, [pc, #88]	; (8007c98 <STRHAL_TIM_PWM_Init+0x11c>)
 8007c40:	4293      	cmp	r3, r2
 8007c42:	d104      	bne.n	8007c4e <STRHAL_TIM_PWM_Init+0xd2>
		LL_TIM_EnableAutomaticOutput(tim->timx);
 8007c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	4618      	mov	r0, r3
 8007c4a:	f7ff ff09 	bl	8007a60 <LL_TIM_EnableAutomaticOutput>

	LL_TIM_DisableMasterSlaveMode(tim->timx);
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	4618      	mov	r0, r3
 8007c54:	f7ff fef4 	bl	8007a40 <LL_TIM_DisableMasterSlaveMode>

	tim->cfreq = 0;
 8007c58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_PWM;
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c60:	2202      	movs	r2, #2
 8007c62:	71da      	strb	r2, [r3, #7]

	uint16_t freq = SystemCoreClock / (res * psc);
 8007c64:	4b0d      	ldr	r3, [pc, #52]	; (8007c9c <STRHAL_TIM_PWM_Init+0x120>)
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	887a      	ldrh	r2, [r7, #2]
 8007c6a:	88b9      	ldrh	r1, [r7, #4]
 8007c6c:	fb01 f202 	mul.w	r2, r1, r2
 8007c70:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c74:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 8007c76:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3728      	adds	r7, #40	; 0x28
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	2000004c 	.word	0x2000004c
 8007c84:	40012c00 	.word	0x40012c00
 8007c88:	40013400 	.word	0x40013400
 8007c8c:	40014000 	.word	0x40014000
 8007c90:	40014400 	.word	0x40014400
 8007c94:	40014800 	.word	0x40014800
 8007c98:	40015000 	.word	0x40015000
 8007c9c:	20000000 	.word	0x20000000

08007ca0 <STRHAL_TIM_PWM_AddChannel>:

int STRHAL_TIM_PWM_AddChannel(STRHAL_TIM_PWM_Channel_t *pwmChannel, STRHAL_TIM_ChannelId_t channelId, STRHAL_TIM_PWM_ChannelType_t pwmType)
{
 8007ca0:	b580      	push	{r7, lr}
 8007ca2:	b092      	sub	sp, #72	; 0x48
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	6078      	str	r0, [r7, #4]
 8007ca8:	460b      	mov	r3, r1
 8007caa:	70fb      	strb	r3, [r7, #3]
 8007cac:	4613      	mov	r3, r2
 8007cae:	70bb      	strb	r3, [r7, #2]
	if (channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007cb0:	78fb      	ldrb	r3, [r7, #3]
 8007cb2:	2b5b      	cmp	r3, #91	; 0x5b
 8007cb4:	d902      	bls.n	8007cbc <STRHAL_TIM_PWM_AddChannel+0x1c>
		return -1;
 8007cb6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007cba:	e060      	b.n	8007d7e <STRHAL_TIM_PWM_AddChannel+0xde>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[channelId];
 8007cbc:	78fa      	ldrb	r2, [r7, #3]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	005b      	lsls	r3, r3, #1
 8007cc2:	4413      	add	r3, r2
 8007cc4:	00db      	lsls	r3, r3, #3
 8007cc6:	4a30      	ldr	r2, [pc, #192]	; (8007d88 <STRHAL_TIM_PWM_AddChannel+0xe8>)
 8007cc8:	4413      	add	r3, r2
 8007cca:	647b      	str	r3, [r7, #68]	; 0x44
	if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_SO)
 8007ccc:	78bb      	ldrb	r3, [r7, #2]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d14e      	bne.n	8007d70 <STRHAL_TIM_PWM_AddChannel+0xd0>
	{

		LL_GPIO_InitTypeDef GPIO_InitStruct =
 8007cd2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007cd6:	2200      	movs	r2, #0
 8007cd8:	601a      	str	r2, [r3, #0]
 8007cda:	605a      	str	r2, [r3, #4]
 8007cdc:	609a      	str	r2, [r3, #8]
 8007cde:	60da      	str	r2, [r3, #12]
 8007ce0:	611a      	str	r2, [r3, #16]
 8007ce2:	615a      	str	r2, [r3, #20]
		{ 0 };
		GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8007ce4:	2302      	movs	r3, #2
 8007ce6:	633b      	str	r3, [r7, #48]	; 0x30
		GPIO_InitStruct.Alternate = ch->afn;
 8007ce8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cea:	68db      	ldr	r3, [r3, #12]
 8007cec:	643b      	str	r3, [r7, #64]	; 0x40
		GPIO_InitStruct.Pin = ch->pin;
 8007cee:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
		GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007cf4:	2300      	movs	r3, #0
 8007cf6:	63bb      	str	r3, [r7, #56]	; 0x38
		GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	63fb      	str	r3, [r7, #60]	; 0x3c
		GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8007cfc:	2302      	movs	r3, #2
 8007cfe:	637b      	str	r3, [r7, #52]	; 0x34
		LL_GPIO_Init(ch->port, &GPIO_InitStruct);
 8007d00:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8007d08:	4611      	mov	r1, r2
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	f7fb fcc3 	bl	8003696 <LL_GPIO_Init>

		LL_TIM_OC_InitTypeDef OC_InitStruct =
 8007d10:	f107 030c 	add.w	r3, r7, #12
 8007d14:	2220      	movs	r2, #32
 8007d16:	2100      	movs	r1, #0
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f001 f86b 	bl	8008df4 <memset>
		{ 0 };
		OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8007d1e:	2360      	movs	r3, #96	; 0x60
 8007d20:	60fb      	str	r3, [r7, #12]
		OC_InitStruct.OCState = LL_TIM_OCSTATE_ENABLE;
 8007d22:	2301      	movs	r3, #1
 8007d24:	613b      	str	r3, [r7, #16]
		OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8007d26:	2300      	movs	r3, #0
 8007d28:	61fb      	str	r3, [r7, #28]
		OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_LOW;
 8007d2a:	2302      	movs	r3, #2
 8007d2c:	623b      	str	r3, [r7, #32]
		OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	627b      	str	r3, [r7, #36]	; 0x24
		OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_HIGH;
 8007d32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d36:	62bb      	str	r3, [r7, #40]	; 0x28
		LL_TIM_OC_Init(ch->tim->timx, ch->n, &OC_InitStruct);
 8007d38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	6818      	ldr	r0, [r3, #0]
 8007d3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	f107 020c 	add.w	r2, r7, #12
 8007d46:	4619      	mov	r1, r3
 8007d48:	f7fc f98c 	bl	8004064 <LL_TIM_OC_Init>
		LL_TIM_OC_EnablePreload(ch->tim->timx, ch->n);
 8007d4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d54:	691b      	ldr	r3, [r3, #16]
 8007d56:	4619      	mov	r1, r3
 8007d58:	4610      	mov	r0, r2
 8007d5a:	f7ff fe1b 	bl	8007994 <LL_TIM_OC_EnablePreload>
		LL_TIM_OC_DisableFast(ch->tim->timx, ch->n);
 8007d5e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	4619      	mov	r1, r3
 8007d6a:	4610      	mov	r0, r2
 8007d6c:	f7ff fdba 	bl	80078e4 <LL_TIM_OC_DisableFast>
	else if (pwmType == STRHAL_TIM_PWM_CHANNELTYPE_IN)
	{
		//LL_TIM_IC_InitTypeDef IC_InitStruct = {0};
	}

	pwmChannel->channelId = channelId;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	78fa      	ldrb	r2, [r7, #3]
 8007d74:	701a      	strb	r2, [r3, #0]
	pwmChannel->type = pwmType;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	78ba      	ldrb	r2, [r7, #2]
 8007d7a:	705a      	strb	r2, [r3, #1]
	return 0;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3748      	adds	r7, #72	; 0x48
 8007d82:	46bd      	mov	sp, r7
 8007d84:	bd80      	pop	{r7, pc}
 8007d86:	bf00      	nop
 8007d88:	080099a4 	.word	0x080099a4

08007d8c <STRHAL_TIM_PWM_SetDuty>:
	LL_TIM_SetAutoReload(tim->timx, res - 1);
	return SystemCoreClock / (psc * res);
}

int32_t STRHAL_TIM_PWM_SetDuty(STRHAL_TIM_PWM_Channel_t *pwmChannel, uint16_t duty)
{
 8007d8c:	b480      	push	{r7}
 8007d8e:	b085      	sub	sp, #20
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
 8007d94:	460b      	mov	r3, r1
 8007d96:	807b      	strh	r3, [r7, #2]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	781b      	ldrb	r3, [r3, #0]
 8007d9c:	2b5b      	cmp	r3, #91	; 0x5b
 8007d9e:	d902      	bls.n	8007da6 <STRHAL_TIM_PWM_SetDuty+0x1a>
		return -1;
 8007da0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007da4:	e016      	b.n	8007dd4 <STRHAL_TIM_PWM_SetDuty+0x48>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	781b      	ldrb	r3, [r3, #0]
 8007daa:	461a      	mov	r2, r3
 8007dac:	4613      	mov	r3, r2
 8007dae:	005b      	lsls	r3, r3, #1
 8007db0:	4413      	add	r3, r2
 8007db2:	00db      	lsls	r3, r3, #3
 8007db4:	4a0a      	ldr	r2, [pc, #40]	; (8007de0 <STRHAL_TIM_PWM_SetDuty+0x54>)
 8007db6:	4413      	add	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	79db      	ldrb	r3, [r3, #7]
 8007dc0:	2b02      	cmp	r3, #2
 8007dc2:	d002      	beq.n	8007dca <STRHAL_TIM_PWM_SetDuty+0x3e>
		return -1;
 8007dc4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007dc8:	e004      	b.n	8007dd4 <STRHAL_TIM_PWM_SetDuty+0x48>

	*ch->ccr = duty;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	887a      	ldrh	r2, [r7, #2]
 8007dd0:	601a      	str	r2, [r3, #0]
	return duty;
 8007dd2:	887b      	ldrh	r3, [r7, #2]
}
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	3714      	adds	r7, #20
 8007dd8:	46bd      	mov	sp, r7
 8007dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dde:	4770      	bx	lr
 8007de0:	080099a4 	.word	0x080099a4

08007de4 <STRHAL_TIM_PWM_Enable>:

int STRHAL_TIM_PWM_Enable(STRHAL_TIM_PWM_Channel_t *pwmChannel, int enable)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b084      	sub	sp, #16
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
	if (pwmChannel->channelId > STRHAL_TIM_N_TIM_CHANNELS)
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	781b      	ldrb	r3, [r3, #0]
 8007df2:	2b5b      	cmp	r3, #91	; 0x5b
 8007df4:	d902      	bls.n	8007dfc <STRHAL_TIM_PWM_Enable+0x18>
		return -1;
 8007df6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007dfa:	e037      	b.n	8007e6c <STRHAL_TIM_PWM_Enable+0x88>

	const STRHAL_TIM_Channel_t *ch = &_tim_channels[pwmChannel->channelId];
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	781b      	ldrb	r3, [r3, #0]
 8007e00:	461a      	mov	r2, r3
 8007e02:	4613      	mov	r3, r2
 8007e04:	005b      	lsls	r3, r3, #1
 8007e06:	4413      	add	r3, r2
 8007e08:	00db      	lsls	r3, r3, #3
 8007e0a:	4a1a      	ldr	r2, [pc, #104]	; (8007e74 <STRHAL_TIM_PWM_Enable+0x90>)
 8007e0c:	4413      	add	r3, r2
 8007e0e:	60fb      	str	r3, [r7, #12]
	if (ch->tim->utype != STRHAL_TIM_USAGE_PWM)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	79db      	ldrb	r3, [r3, #7]
 8007e16:	2b02      	cmp	r3, #2
 8007e18:	d002      	beq.n	8007e20 <STRHAL_TIM_PWM_Enable+0x3c>
		return -1;
 8007e1a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e1e:	e025      	b.n	8007e6c <STRHAL_TIM_PWM_Enable+0x88>

	if (enable)
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d018      	beq.n	8007e58 <STRHAL_TIM_PWM_Enable+0x74>
	{
		LL_TIM_CC_EnableChannel(ch->tim->timx, ch->n);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	691b      	ldr	r3, [r3, #16]
 8007e30:	4619      	mov	r1, r3
 8007e32:	4610      	mov	r0, r2
 8007e34:	f7ff fd33 	bl	800789e <LL_TIM_CC_EnableChannel>
		if (!LL_TIM_IsEnabledCounter(ch->tim->timx))
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4618      	mov	r0, r3
 8007e40:	f7ff fd0a 	bl	8007858 <LL_TIM_IsEnabledCounter>
 8007e44:	4603      	mov	r3, r0
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d10f      	bne.n	8007e6a <STRHAL_TIM_PWM_Enable+0x86>
			LL_TIM_EnableCounter(ch->tim->timx);
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7ff fcf1 	bl	8007838 <LL_TIM_EnableCounter>
 8007e56:	e008      	b.n	8007e6a <STRHAL_TIM_PWM_Enable+0x86>
	}
	else
	{
		LL_TIM_CC_DisableChannel(ch->tim->timx, ch->n);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	681a      	ldr	r2, [r3, #0]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	691b      	ldr	r3, [r3, #16]
 8007e62:	4619      	mov	r1, r3
 8007e64:	4610      	mov	r0, r2
 8007e66:	f7ff fd2b 	bl	80078c0 <LL_TIM_CC_DisableChannel>
	}

	return enable;
 8007e6a:	683b      	ldr	r3, [r7, #0]
}
 8007e6c:	4618      	mov	r0, r3
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	080099a4 	.word	0x080099a4

08007e78 <STRHAL_TIM_Heartbeat_Init>:

int32_t STRHAL_TIM_Heartbeat_Init(STRHAL_TIM_BasicTimerId_t id, uint16_t psc, uint16_t res)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	4603      	mov	r3, r0
 8007e80:	71fb      	strb	r3, [r7, #7]
 8007e82:	460b      	mov	r3, r1
 8007e84:	80bb      	strh	r3, [r7, #4]
 8007e86:	4613      	mov	r3, r2
 8007e88:	807b      	strh	r3, [r7, #2]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007e8a:	79fb      	ldrb	r3, [r7, #7]
 8007e8c:	2b02      	cmp	r3, #2
 8007e8e:	d902      	bls.n	8007e96 <STRHAL_TIM_Heartbeat_Init+0x1e>
		return -1;
 8007e90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007e94:	e043      	b.n	8007f1e <STRHAL_TIM_Heartbeat_Init+0xa6>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007e96:	79fa      	ldrb	r2, [r7, #7]
 8007e98:	4613      	mov	r3, r2
 8007e9a:	005b      	lsls	r3, r3, #1
 8007e9c:	4413      	add	r3, r2
 8007e9e:	009b      	lsls	r3, r3, #2
 8007ea0:	4a21      	ldr	r2, [pc, #132]	; (8007f28 <STRHAL_TIM_Heartbeat_Init+0xb0>)
 8007ea2:	4413      	add	r3, r2
 8007ea4:	627b      	str	r3, [r7, #36]	; 0x24
	if (tim->utype != STRHAL_TIM_USAGE_000)
 8007ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ea8:	799b      	ldrb	r3, [r3, #6]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d002      	beq.n	8007eb4 <STRHAL_TIM_Heartbeat_Init+0x3c>
		return -1;
 8007eae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007eb2:	e034      	b.n	8007f1e <STRHAL_TIM_Heartbeat_Init+0xa6>

	LL_TIM_InitTypeDef TIM_InitStruct =
 8007eb4:	f107 030c 	add.w	r3, r7, #12
 8007eb8:	2200      	movs	r2, #0
 8007eba:	601a      	str	r2, [r3, #0]
 8007ebc:	605a      	str	r2, [r3, #4]
 8007ebe:	609a      	str	r2, [r3, #8]
 8007ec0:	60da      	str	r2, [r3, #12]
 8007ec2:	611a      	str	r2, [r3, #16]
	{ 0 };
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	61bb      	str	r3, [r7, #24]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERDIRECTION_UP;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]
	TIM_InitStruct.Autoreload = res - 1;
 8007ecc:	887b      	ldrh	r3, [r7, #2]
 8007ece:	3b01      	subs	r3, #1
 8007ed0:	617b      	str	r3, [r7, #20]
	TIM_InitStruct.Prescaler = psc > 0 ? psc - 1 : psc;
 8007ed2:	88bb      	ldrh	r3, [r7, #4]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d003      	beq.n	8007ee0 <STRHAL_TIM_Heartbeat_Init+0x68>
 8007ed8:	88bb      	ldrh	r3, [r7, #4]
 8007eda:	3b01      	subs	r3, #1
 8007edc:	b29b      	uxth	r3, r3
 8007ede:	e000      	b.n	8007ee2 <STRHAL_TIM_Heartbeat_Init+0x6a>
 8007ee0:	88bb      	ldrh	r3, [r7, #4]
 8007ee2:	81bb      	strh	r3, [r7, #12]
	LL_TIM_Init(tim->timx, &TIM_InitStruct);
 8007ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f107 020c 	add.w	r2, r7, #12
 8007eec:	4611      	mov	r1, r2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f7fc f816 	bl	8003f20 <LL_TIM_Init>

	LL_TIM_EnableARRPreload(tim->timx);
 8007ef4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f7ff fcc0 	bl	800787e <LL_TIM_EnableARRPreload>

	tim->cfreq = 0;
 8007efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f00:	2200      	movs	r2, #0
 8007f02:	809a      	strh	r2, [r3, #4]
	tim->utype = STRHAL_TIM_USAGE_BRN;
 8007f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f06:	2203      	movs	r2, #3
 8007f08:	719a      	strb	r2, [r3, #6]

	uint16_t freq = SystemCoreClock / (res * psc);
 8007f0a:	4b08      	ldr	r3, [pc, #32]	; (8007f2c <STRHAL_TIM_Heartbeat_Init+0xb4>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	887a      	ldrh	r2, [r7, #2]
 8007f10:	88b9      	ldrh	r1, [r7, #4]
 8007f12:	fb01 f202 	mul.w	r2, r1, r2
 8007f16:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f1a:	847b      	strh	r3, [r7, #34]	; 0x22
	return freq;
 8007f1c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3728      	adds	r7, #40	; 0x28
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	20000034 	.word	0x20000034
 8007f2c:	20000000 	.word	0x20000000

08007f30 <STRHAL_TIM_Heartbeat_Subscribe>:

int STRHAL_TIM_Heartbeat_Subscribe(STRHAL_TIM_BasicTimerId_t id, STRHAL_TIM_Burnable_t burn)
{
 8007f30:	b480      	push	{r7}
 8007f32:	b085      	sub	sp, #20
 8007f34:	af00      	add	r7, sp, #0
 8007f36:	4603      	mov	r3, r0
 8007f38:	6039      	str	r1, [r7, #0]
 8007f3a:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007f3c:	79fb      	ldrb	r3, [r7, #7]
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d902      	bls.n	8007f48 <STRHAL_TIM_Heartbeat_Subscribe+0x18>
		return -1;
 8007f42:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f46:	e012      	b.n	8007f6e <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007f48:	79fa      	ldrb	r2, [r7, #7]
 8007f4a:	4613      	mov	r3, r2
 8007f4c:	005b      	lsls	r3, r3, #1
 8007f4e:	4413      	add	r3, r2
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4a0a      	ldr	r2, [pc, #40]	; (8007f7c <STRHAL_TIM_Heartbeat_Subscribe+0x4c>)
 8007f54:	4413      	add	r3, r2
 8007f56:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	799b      	ldrb	r3, [r3, #6]
 8007f5c:	2b03      	cmp	r3, #3
 8007f5e:	d002      	beq.n	8007f66 <STRHAL_TIM_Heartbeat_Subscribe+0x36>
		return -1;
 8007f60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f64:	e003      	b.n	8007f6e <STRHAL_TIM_Heartbeat_Subscribe+0x3e>

	tim->burnie = burn;
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	683a      	ldr	r2, [r7, #0]
 8007f6a:	609a      	str	r2, [r3, #8]
	return 0;
 8007f6c:	2300      	movs	r3, #0
}
 8007f6e:	4618      	mov	r0, r3
 8007f70:	3714      	adds	r7, #20
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr
 8007f7a:	bf00      	nop
 8007f7c:	20000034 	.word	0x20000034

08007f80 <STRHAL_TIM_Heartbeat_StartHeartbeat>:

int STRHAL_TIM_Heartbeat_StartHeartbeat(STRHAL_TIM_BasicTimerId_t id)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	4603      	mov	r3, r0
 8007f88:	71fb      	strb	r3, [r7, #7]
	if (id > STRHAL_TIM_N_BASICTIM || id < 0)
 8007f8a:	79fb      	ldrb	r3, [r7, #7]
 8007f8c:	2b02      	cmp	r3, #2
 8007f8e:	d902      	bls.n	8007f96 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x16>
		return -1;
 8007f90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007f94:	e01e      	b.n	8007fd4 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	STRHAL_TIM_BasicTimer_t *tim = &_basicTims[id];
 8007f96:	79fa      	ldrb	r2, [r7, #7]
 8007f98:	4613      	mov	r3, r2
 8007f9a:	005b      	lsls	r3, r3, #1
 8007f9c:	4413      	add	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4a0e      	ldr	r2, [pc, #56]	; (8007fdc <STRHAL_TIM_Heartbeat_StartHeartbeat+0x5c>)
 8007fa2:	4413      	add	r3, r2
 8007fa4:	60fb      	str	r3, [r7, #12]
	if (tim->utype != STRHAL_TIM_USAGE_BRN)
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	799b      	ldrb	r3, [r3, #6]
 8007faa:	2b03      	cmp	r3, #3
 8007fac:	d002      	beq.n	8007fb4 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x34>
		return -1;
 8007fae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007fb2:	e00f      	b.n	8007fd4 <STRHAL_TIM_Heartbeat_StartHeartbeat+0x54>

	LL_TIM_ClearFlag_UPDATE(tim->timx);
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	4618      	mov	r0, r3
 8007fba:	f7ff fd61 	bl	8007a80 <LL_TIM_ClearFlag_UPDATE>
	LL_TIM_EnableIT_UPDATE(tim->timx);
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	f7ff fd7d 	bl	8007ac2 <LL_TIM_EnableIT_UPDATE>
	LL_TIM_EnableCounter(tim->timx);
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4618      	mov	r0, r3
 8007fce:	f7ff fc33 	bl	8007838 <LL_TIM_EnableCounter>
	return 0;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3710      	adds	r7, #16
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20000034 	.word	0x20000034

08007fe0 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM6))
 8007fe6:	480b      	ldr	r0, [pc, #44]	; (8008014 <TIM6_DAC_IRQHandler+0x34>)
 8007fe8:	f7ff fd58 	bl	8007a9c <LL_TIM_IsActiveFlag_UPDATE>
 8007fec:	4603      	mov	r3, r0
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d00b      	beq.n	800800a <TIM6_DAC_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM6];
 8007ff2:	4b09      	ldr	r3, [pc, #36]	; (8008018 <TIM6_DAC_IRQHandler+0x38>)
 8007ff4:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d002      	beq.n	8008004 <TIM6_DAC_IRQHandler+0x24>
			tim->burnie();
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM6);
 8008004:	4803      	ldr	r0, [pc, #12]	; (8008014 <TIM6_DAC_IRQHandler+0x34>)
 8008006:	f7ff fd3b 	bl	8007a80 <LL_TIM_ClearFlag_UPDATE>
	}
}
 800800a:	bf00      	nop
 800800c:	3708      	adds	r7, #8
 800800e:	46bd      	mov	sp, r7
 8008010:	bd80      	pop	{r7, pc}
 8008012:	bf00      	nop
 8008014:	40001000 	.word	0x40001000
 8008018:	20000034 	.word	0x20000034

0800801c <TIM7_IRQHandler>:

void TIM7_IRQHandler(void)
{
 800801c:	b580      	push	{r7, lr}
 800801e:	b082      	sub	sp, #8
 8008020:	af00      	add	r7, sp, #0
	if (LL_TIM_IsActiveFlag_UPDATE(TIM7))
 8008022:	480b      	ldr	r0, [pc, #44]	; (8008050 <TIM7_IRQHandler+0x34>)
 8008024:	f7ff fd3a 	bl	8007a9c <LL_TIM_IsActiveFlag_UPDATE>
 8008028:	4603      	mov	r3, r0
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00b      	beq.n	8008046 <TIM7_IRQHandler+0x2a>
	{
		STRHAL_TIM_BasicTimer_t *tim = &_basicTims[STRHAL_TIM_TIM7];
 800802e:	4b09      	ldr	r3, [pc, #36]	; (8008054 <TIM7_IRQHandler+0x38>)
 8008030:	607b      	str	r3, [r7, #4]

		if (tim->burnie != NULL)
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	689b      	ldr	r3, [r3, #8]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d002      	beq.n	8008040 <TIM7_IRQHandler+0x24>
			tim->burnie();
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	4798      	blx	r3

		LL_TIM_ClearFlag_UPDATE(TIM7);
 8008040:	4803      	ldr	r0, [pc, #12]	; (8008050 <TIM7_IRQHandler+0x34>)
 8008042:	f7ff fd1d 	bl	8007a80 <LL_TIM_ClearFlag_UPDATE>
	}
}
 8008046:	bf00      	nop
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	40001400 	.word	0x40001400
 8008054:	20000040 	.word	0x20000040

08008058 <__NVIC_GetPriorityGrouping>:
{
 8008058:	b480      	push	{r7}
 800805a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800805c:	4b04      	ldr	r3, [pc, #16]	; (8008070 <__NVIC_GetPriorityGrouping+0x18>)
 800805e:	68db      	ldr	r3, [r3, #12]
 8008060:	0a1b      	lsrs	r3, r3, #8
 8008062:	f003 0307 	and.w	r3, r3, #7
}
 8008066:	4618      	mov	r0, r3
 8008068:	46bd      	mov	sp, r7
 800806a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806e:	4770      	bx	lr
 8008070:	e000ed00 	.word	0xe000ed00

08008074 <__NVIC_EnableIRQ>:
{
 8008074:	b480      	push	{r7}
 8008076:	b083      	sub	sp, #12
 8008078:	af00      	add	r7, sp, #0
 800807a:	4603      	mov	r3, r0
 800807c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800807e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008082:	2b00      	cmp	r3, #0
 8008084:	db0b      	blt.n	800809e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008086:	79fb      	ldrb	r3, [r7, #7]
 8008088:	f003 021f 	and.w	r2, r3, #31
 800808c:	4907      	ldr	r1, [pc, #28]	; (80080ac <__NVIC_EnableIRQ+0x38>)
 800808e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008092:	095b      	lsrs	r3, r3, #5
 8008094:	2001      	movs	r0, #1
 8008096:	fa00 f202 	lsl.w	r2, r0, r2
 800809a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800809e:	bf00      	nop
 80080a0:	370c      	adds	r7, #12
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	e000e100 	.word	0xe000e100

080080b0 <__NVIC_SetPriority>:
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	4603      	mov	r3, r0
 80080b8:	6039      	str	r1, [r7, #0]
 80080ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	db0a      	blt.n	80080da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080c4:	683b      	ldr	r3, [r7, #0]
 80080c6:	b2da      	uxtb	r2, r3
 80080c8:	490c      	ldr	r1, [pc, #48]	; (80080fc <__NVIC_SetPriority+0x4c>)
 80080ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080ce:	0112      	lsls	r2, r2, #4
 80080d0:	b2d2      	uxtb	r2, r2
 80080d2:	440b      	add	r3, r1
 80080d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80080d8:	e00a      	b.n	80080f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	b2da      	uxtb	r2, r3
 80080de:	4908      	ldr	r1, [pc, #32]	; (8008100 <__NVIC_SetPriority+0x50>)
 80080e0:	79fb      	ldrb	r3, [r7, #7]
 80080e2:	f003 030f 	and.w	r3, r3, #15
 80080e6:	3b04      	subs	r3, #4
 80080e8:	0112      	lsls	r2, r2, #4
 80080ea:	b2d2      	uxtb	r2, r2
 80080ec:	440b      	add	r3, r1
 80080ee:	761a      	strb	r2, [r3, #24]
}
 80080f0:	bf00      	nop
 80080f2:	370c      	adds	r7, #12
 80080f4:	46bd      	mov	sp, r7
 80080f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080fa:	4770      	bx	lr
 80080fc:	e000e100 	.word	0xe000e100
 8008100:	e000ed00 	.word	0xe000ed00

08008104 <NVIC_EncodePriority>:
{
 8008104:	b480      	push	{r7}
 8008106:	b089      	sub	sp, #36	; 0x24
 8008108:	af00      	add	r7, sp, #0
 800810a:	60f8      	str	r0, [r7, #12]
 800810c:	60b9      	str	r1, [r7, #8]
 800810e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f003 0307 	and.w	r3, r3, #7
 8008116:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	f1c3 0307 	rsb	r3, r3, #7
 800811e:	2b04      	cmp	r3, #4
 8008120:	bf28      	it	cs
 8008122:	2304      	movcs	r3, #4
 8008124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008126:	69fb      	ldr	r3, [r7, #28]
 8008128:	3304      	adds	r3, #4
 800812a:	2b06      	cmp	r3, #6
 800812c:	d902      	bls.n	8008134 <NVIC_EncodePriority+0x30>
 800812e:	69fb      	ldr	r3, [r7, #28]
 8008130:	3b03      	subs	r3, #3
 8008132:	e000      	b.n	8008136 <NVIC_EncodePriority+0x32>
 8008134:	2300      	movs	r3, #0
 8008136:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008138:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800813c:	69bb      	ldr	r3, [r7, #24]
 800813e:	fa02 f303 	lsl.w	r3, r2, r3
 8008142:	43da      	mvns	r2, r3
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	401a      	ands	r2, r3
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800814c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	fa01 f303 	lsl.w	r3, r1, r3
 8008156:	43d9      	mvns	r1, r3
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800815c:	4313      	orrs	r3, r2
}
 800815e:	4618      	mov	r0, r3
 8008160:	3724      	adds	r7, #36	; 0x24
 8008162:	46bd      	mov	sp, r7
 8008164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008168:	4770      	bx	lr
	...

0800816c <LL_AHB1_GRP1_EnableClock>:
{
 800816c:	b480      	push	{r7}
 800816e:	b085      	sub	sp, #20
 8008170:	af00      	add	r7, sp, #0
 8008172:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8008174:	4b08      	ldr	r3, [pc, #32]	; (8008198 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008176:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008178:	4907      	ldr	r1, [pc, #28]	; (8008198 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	4313      	orrs	r3, r2
 800817e:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8008180:	4b05      	ldr	r3, [pc, #20]	; (8008198 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8008182:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	4013      	ands	r3, r2
 8008188:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800818a:	68fb      	ldr	r3, [r7, #12]
}
 800818c:	bf00      	nop
 800818e:	3714      	adds	r7, #20
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr
 8008198:	40021000 	.word	0x40021000

0800819c <LL_AHB2_GRP1_EnableClock>:
{
 800819c:	b480      	push	{r7}
 800819e:	b085      	sub	sp, #20
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80081a4:	4b08      	ldr	r3, [pc, #32]	; (80081c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80081a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80081a8:	4907      	ldr	r1, [pc, #28]	; (80081c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80081b0:	4b05      	ldr	r3, [pc, #20]	; (80081c8 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80081b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4013      	ands	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80081ba:	68fb      	ldr	r3, [r7, #12]
}
 80081bc:	bf00      	nop
 80081be:	3714      	adds	r7, #20
 80081c0:	46bd      	mov	sp, r7
 80081c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c6:	4770      	bx	lr
 80081c8:	40021000 	.word	0x40021000

080081cc <LL_APB1_GRP1_EnableClock>:
{
 80081cc:	b480      	push	{r7}
 80081ce:	b085      	sub	sp, #20
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80081d4:	4b08      	ldr	r3, [pc, #32]	; (80081f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80081d6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80081d8:	4907      	ldr	r1, [pc, #28]	; (80081f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4313      	orrs	r3, r2
 80081de:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80081e0:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80081e2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	4013      	ands	r3, r2
 80081e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80081ea:	68fb      	ldr	r3, [r7, #12]
}
 80081ec:	bf00      	nop
 80081ee:	3714      	adds	r7, #20
 80081f0:	46bd      	mov	sp, r7
 80081f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f6:	4770      	bx	lr
 80081f8:	40021000 	.word	0x40021000

080081fc <LL_DMA_GetDataLength>:
{
 80081fc:	b480      	push	{r7}
 80081fe:	b085      	sub	sp, #20
 8008200:	af00      	add	r7, sp, #0
 8008202:	6078      	str	r0, [r7, #4]
 8008204:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	60fb      	str	r3, [r7, #12]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 800820a:	4a07      	ldr	r2, [pc, #28]	; (8008228 <LL_DMA_GetDataLength+0x2c>)
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	4413      	add	r3, r2
 8008210:	781b      	ldrb	r3, [r3, #0]
 8008212:	461a      	mov	r2, r3
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4413      	add	r3, r2
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	b29b      	uxth	r3, r3
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	0800a22c 	.word	0x0800a22c

0800822c <LL_DMA_IsActiveFlag_TC1>:
  * @rmtoll ISR          TCIF1         LL_DMA_IsActiveFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f003 0302 	and.w	r3, r3, #2
 800823c:	2b02      	cmp	r3, #2
 800823e:	d101      	bne.n	8008244 <LL_DMA_IsActiveFlag_TC1+0x18>
 8008240:	2301      	movs	r3, #1
 8008242:	e000      	b.n	8008246 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8008244:	2300      	movs	r3, #0
}
 8008246:	4618      	mov	r0, r3
 8008248:	370c      	adds	r7, #12
 800824a:	46bd      	mov	sp, r7
 800824c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008250:	4770      	bx	lr

08008252 <LL_DMA_IsActiveFlag_TC2>:
  * @rmtoll ISR          TCIF2         LL_DMA_IsActiveFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
{
 8008252:	b480      	push	{r7}
 8008254:	b083      	sub	sp, #12
 8008256:	af00      	add	r7, sp, #0
 8008258:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	f003 0320 	and.w	r3, r3, #32
 8008262:	2b20      	cmp	r3, #32
 8008264:	d101      	bne.n	800826a <LL_DMA_IsActiveFlag_TC2+0x18>
 8008266:	2301      	movs	r3, #1
 8008268:	e000      	b.n	800826c <LL_DMA_IsActiveFlag_TC2+0x1a>
 800826a:	2300      	movs	r3, #0
}
 800826c:	4618      	mov	r0, r3
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <LL_DMA_IsActiveFlag_TE1>:
  * @rmtoll ISR          TEIF1         LL_DMA_IsActiveFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF1) == (DMA_ISR_TEIF1)) ? 1UL : 0UL);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f003 0308 	and.w	r3, r3, #8
 8008288:	2b08      	cmp	r3, #8
 800828a:	d101      	bne.n	8008290 <LL_DMA_IsActiveFlag_TE1+0x18>
 800828c:	2301      	movs	r3, #1
 800828e:	e000      	b.n	8008292 <LL_DMA_IsActiveFlag_TE1+0x1a>
 8008290:	2300      	movs	r3, #0
}
 8008292:	4618      	mov	r0, r3
 8008294:	370c      	adds	r7, #12
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr

0800829e <LL_DMA_IsActiveFlag_TE2>:
  * @rmtoll ISR          TEIF2         LL_DMA_IsActiveFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
{
 800829e:	b480      	push	{r7}
 80082a0:	b083      	sub	sp, #12
 80082a2:	af00      	add	r7, sp, #0
 80082a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TEIF2) == (DMA_ISR_TEIF2)) ? 1UL : 0UL);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ae:	2b80      	cmp	r3, #128	; 0x80
 80082b0:	d101      	bne.n	80082b6 <LL_DMA_IsActiveFlag_TE2+0x18>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e000      	b.n	80082b8 <LL_DMA_IsActiveFlag_TE2+0x1a>
 80082b6:	2300      	movs	r3, #0
}
 80082b8:	4618      	mov	r0, r3
 80082ba:	370c      	adds	r7, #12
 80082bc:	46bd      	mov	sp, r7
 80082be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c2:	4770      	bx	lr

080082c4 <LL_DMA_ClearFlag_TC1>:
  * @rmtoll IFCR         CTCIF1        LL_DMA_ClearFlag_TC1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
 80082c4:	b480      	push	{r7}
 80082c6:	b083      	sub	sp, #12
 80082c8:	af00      	add	r7, sp, #0
 80082ca:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2202      	movs	r2, #2
 80082d0:	605a      	str	r2, [r3, #4]
}
 80082d2:	bf00      	nop
 80082d4:	370c      	adds	r7, #12
 80082d6:	46bd      	mov	sp, r7
 80082d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082dc:	4770      	bx	lr

080082de <LL_DMA_ClearFlag_TC2>:
  * @rmtoll IFCR         CTCIF2        LL_DMA_ClearFlag_TC2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
{
 80082de:	b480      	push	{r7}
 80082e0:	b083      	sub	sp, #12
 80082e2:	af00      	add	r7, sp, #0
 80082e4:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF2);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	2220      	movs	r2, #32
 80082ea:	605a      	str	r2, [r3, #4]
}
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <LL_DMA_ClearFlag_TE1>:
  * @rmtoll IFCR         CTEIF1        LL_DMA_ClearFlag_TE1
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF1);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2208      	movs	r2, #8
 8008304:	605a      	str	r2, [r3, #4]
}
 8008306:	bf00      	nop
 8008308:	370c      	adds	r7, #12
 800830a:	46bd      	mov	sp, r7
 800830c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008310:	4770      	bx	lr

08008312 <LL_DMA_ClearFlag_TE2>:
  * @rmtoll IFCR         CTEIF2        LL_DMA_ClearFlag_TE2
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
{
 8008312:	b480      	push	{r7}
 8008314:	b083      	sub	sp, #12
 8008316:	af00      	add	r7, sp, #0
 8008318:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTEIF2);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	2280      	movs	r2, #128	; 0x80
 800831e:	605a      	str	r2, [r3, #4]
}
 8008320:	bf00      	nop
 8008322:	370c      	adds	r7, #12
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr

0800832c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800832c:	b480      	push	{r7}
 800832e:	b085      	sub	sp, #20
 8008330:	af00      	add	r7, sp, #0
 8008332:	6078      	str	r0, [r7, #4]
 8008334:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 800833a:	4a0c      	ldr	r2, [pc, #48]	; (800836c <LL_DMA_EnableIT_TC+0x40>)
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	4413      	add	r3, r2
 8008340:	781b      	ldrb	r3, [r3, #0]
 8008342:	461a      	mov	r2, r3
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	4413      	add	r3, r2
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	4908      	ldr	r1, [pc, #32]	; (800836c <LL_DMA_EnableIT_TC+0x40>)
 800834c:	683a      	ldr	r2, [r7, #0]
 800834e:	440a      	add	r2, r1
 8008350:	7812      	ldrb	r2, [r2, #0]
 8008352:	4611      	mov	r1, r2
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	440a      	add	r2, r1
 8008358:	f043 0302 	orr.w	r3, r3, #2
 800835c:	6013      	str	r3, [r2, #0]
}
 800835e:	bf00      	nop
 8008360:	3714      	adds	r7, #20
 8008362:	46bd      	mov	sp, r7
 8008364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008368:	4770      	bx	lr
 800836a:	bf00      	nop
 800836c:	0800a22c 	.word	0x0800a22c

08008370 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8008370:	b480      	push	{r7}
 8008372:	b085      	sub	sp, #20
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
 8008378:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 800837e:	4a0c      	ldr	r2, [pc, #48]	; (80083b0 <LL_DMA_EnableIT_TE+0x40>)
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	4413      	add	r3, r2
 8008384:	781b      	ldrb	r3, [r3, #0]
 8008386:	461a      	mov	r2, r3
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	4413      	add	r3, r2
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	4908      	ldr	r1, [pc, #32]	; (80083b0 <LL_DMA_EnableIT_TE+0x40>)
 8008390:	683a      	ldr	r2, [r7, #0]
 8008392:	440a      	add	r2, r1
 8008394:	7812      	ldrb	r2, [r2, #0]
 8008396:	4611      	mov	r1, r2
 8008398:	68fa      	ldr	r2, [r7, #12]
 800839a:	440a      	add	r2, r1
 800839c:	f043 0308 	orr.w	r3, r3, #8
 80083a0:	6013      	str	r3, [r2, #0]
}
 80083a2:	bf00      	nop
 80083a4:	3714      	adds	r7, #20
 80083a6:	46bd      	mov	sp, r7
 80083a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ac:	4770      	bx	lr
 80083ae:	bf00      	nop
 80083b0:	0800a22c 	.word	0x0800a22c

080083b4 <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80083c2:	4a0a      	ldr	r2, [pc, #40]	; (80083ec <LL_DMA_IsEnabledIT_TC+0x38>)
 80083c4:	683b      	ldr	r3, [r7, #0]
 80083c6:	4413      	add	r3, r2
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	461a      	mov	r2, r3
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	4413      	add	r3, r2
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 0302 	and.w	r3, r3, #2
                    DMA_CCR_TCIE) == (DMA_CCR_TCIE)) ? 1UL : 0UL);
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d101      	bne.n	80083de <LL_DMA_IsEnabledIT_TC+0x2a>
 80083da:	2301      	movs	r3, #1
 80083dc:	e000      	b.n	80083e0 <LL_DMA_IsEnabledIT_TC+0x2c>
 80083de:	2300      	movs	r3, #0
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3714      	adds	r7, #20
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr
 80083ec:	0800a22c 	.word	0x0800a22c

080083f0 <LL_DMA_IsEnabledIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
 80083f8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	60fb      	str	r3, [r7, #12]
  return ((READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 80083fe:	4a0a      	ldr	r2, [pc, #40]	; (8008428 <LL_DMA_IsEnabledIT_TE+0x38>)
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	4413      	add	r3, r2
 8008404:	781b      	ldrb	r3, [r3, #0]
 8008406:	461a      	mov	r2, r3
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	4413      	add	r3, r2
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f003 0308 	and.w	r3, r3, #8
                    DMA_CCR_TEIE) == (DMA_CCR_TEIE)) ? 1UL : 0UL);
 8008412:	2b08      	cmp	r3, #8
 8008414:	d101      	bne.n	800841a <LL_DMA_IsEnabledIT_TE+0x2a>
 8008416:	2301      	movs	r3, #1
 8008418:	e000      	b.n	800841c <LL_DMA_IsEnabledIT_TE+0x2c>
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	3714      	adds	r7, #20
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr
 8008428:	0800a22c 	.word	0x0800a22c

0800842c <LL_USART_Enable>:
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f043 0201 	orr.w	r2, r3, #1
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	601a      	str	r2, [r3, #0]
}
 8008440:	bf00      	nop
 8008442:	370c      	adds	r7, #12
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr

0800844c <LL_USART_Disable>:
{
 800844c:	b480      	push	{r7}
 800844e:	b083      	sub	sp, #12
 8008450:	af00      	add	r7, sp, #0
 8008452:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f023 0201 	bic.w	r2, r3, #1
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	601a      	str	r2, [r3, #0]
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <LL_USART_DisableFIFO>:
{
 800846c:	b480      	push	{r7}
 800846e:	b083      	sub	sp, #12
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	601a      	str	r2, [r3, #0]
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <LL_USART_SetTXFIFOThreshold>:
{
 800848c:	b480      	push	{r7}
 800848e:	b089      	sub	sp, #36	; 0x24
 8008490:	af00      	add	r7, sp, #0
 8008492:	6078      	str	r0, [r7, #4]
 8008494:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	3308      	adds	r3, #8
 800849a:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	e853 3f00 	ldrex	r3, [r3]
 80084a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80084aa:	683b      	ldr	r3, [r7, #0]
 80084ac:	075b      	lsls	r3, r3, #29
 80084ae:	4313      	orrs	r3, r2
 80084b0:	61fb      	str	r3, [r7, #28]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	3308      	adds	r3, #8
 80084b6:	69fa      	ldr	r2, [r7, #28]
 80084b8:	61ba      	str	r2, [r7, #24]
 80084ba:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084bc:	6979      	ldr	r1, [r7, #20]
 80084be:	69ba      	ldr	r2, [r7, #24]
 80084c0:	e841 2300 	strex	r3, r2, [r1]
 80084c4:	613b      	str	r3, [r7, #16]
   return(result);
 80084c6:	693b      	ldr	r3, [r7, #16]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d1e4      	bne.n	8008496 <LL_USART_SetTXFIFOThreshold+0xa>
}
 80084cc:	bf00      	nop
 80084ce:	bf00      	nop
 80084d0:	3724      	adds	r7, #36	; 0x24
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <LL_USART_SetRXFIFOThreshold>:
{
 80084da:	b480      	push	{r7}
 80084dc:	b089      	sub	sp, #36	; 0x24
 80084de:	af00      	add	r7, sp, #0
 80084e0:	6078      	str	r0, [r7, #4]
 80084e2:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	3308      	adds	r3, #8
 80084e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	e853 3f00 	ldrex	r3, [r3]
 80084f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80084f2:	68bb      	ldr	r3, [r7, #8]
 80084f4:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 80084f8:	683b      	ldr	r3, [r7, #0]
 80084fa:	065b      	lsls	r3, r3, #25
 80084fc:	4313      	orrs	r3, r2
 80084fe:	61fb      	str	r3, [r7, #28]
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	3308      	adds	r3, #8
 8008504:	69fa      	ldr	r2, [r7, #28]
 8008506:	61ba      	str	r2, [r7, #24]
 8008508:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850a:	6979      	ldr	r1, [r7, #20]
 800850c:	69ba      	ldr	r2, [r7, #24]
 800850e:	e841 2300 	strex	r3, r2, [r1]
 8008512:	613b      	str	r3, [r7, #16]
   return(result);
 8008514:	693b      	ldr	r3, [r7, #16]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1e4      	bne.n	80084e4 <LL_USART_SetRXFIFOThreshold+0xa>
}
 800851a:	bf00      	nop
 800851c:	bf00      	nop
 800851e:	3724      	adds	r7, #36	; 0x24
 8008520:	46bd      	mov	sp, r7
 8008522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008526:	4770      	bx	lr

08008528 <LL_USART_EnableDirectionRx>:
{
 8008528:	b480      	push	{r7}
 800852a:	b089      	sub	sp, #36	; 0x24
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	e853 3f00 	ldrex	r3, [r3]
 800853a:	60bb      	str	r3, [r7, #8]
   return(result);
 800853c:	68bb      	ldr	r3, [r7, #8]
 800853e:	f043 0304 	orr.w	r3, r3, #4
 8008542:	61fb      	str	r3, [r7, #28]
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	69fa      	ldr	r2, [r7, #28]
 8008548:	61ba      	str	r2, [r7, #24]
 800854a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800854c:	6979      	ldr	r1, [r7, #20]
 800854e:	69ba      	ldr	r2, [r7, #24]
 8008550:	e841 2300 	strex	r3, r2, [r1]
 8008554:	613b      	str	r3, [r7, #16]
   return(result);
 8008556:	693b      	ldr	r3, [r7, #16]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d1e9      	bne.n	8008530 <LL_USART_EnableDirectionRx+0x8>
}
 800855c:	bf00      	nop
 800855e:	bf00      	nop
 8008560:	3724      	adds	r7, #36	; 0x24
 8008562:	46bd      	mov	sp, r7
 8008564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008568:	4770      	bx	lr

0800856a <LL_USART_EnableDirectionTx>:
{
 800856a:	b480      	push	{r7}
 800856c:	b089      	sub	sp, #36	; 0x24
 800856e:	af00      	add	r7, sp, #0
 8008570:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	e853 3f00 	ldrex	r3, [r3]
 800857c:	60bb      	str	r3, [r7, #8]
   return(result);
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	f043 0308 	orr.w	r3, r3, #8
 8008584:	61fb      	str	r3, [r7, #28]
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	69fa      	ldr	r2, [r7, #28]
 800858a:	61ba      	str	r2, [r7, #24]
 800858c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	6979      	ldr	r1, [r7, #20]
 8008590:	69ba      	ldr	r2, [r7, #24]
 8008592:	e841 2300 	strex	r3, r2, [r1]
 8008596:	613b      	str	r3, [r7, #16]
   return(result);
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1e9      	bne.n	8008572 <LL_USART_EnableDirectionTx+0x8>
}
 800859e:	bf00      	nop
 80085a0:	bf00      	nop
 80085a2:	3724      	adds	r7, #36	; 0x24
 80085a4:	46bd      	mov	sp, r7
 80085a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085aa:	4770      	bx	lr

080085ac <LL_USART_SetTXRXSwap>:
{
 80085ac:	b480      	push	{r7}
 80085ae:	b083      	sub	sp, #12
 80085b0:	af00      	add	r7, sp, #0
 80085b2:	6078      	str	r0, [r7, #4]
 80085b4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_SWAP, SwapConfig);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	431a      	orrs	r2, r3
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	605a      	str	r2, [r3, #4]
}
 80085c6:	bf00      	nop
 80085c8:	370c      	adds	r7, #12
 80085ca:	46bd      	mov	sp, r7
 80085cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d0:	4770      	bx	lr

080085d2 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80085d2:	b480      	push	{r7}
 80085d4:	b083      	sub	sp, #12
 80085d6:	af00      	add	r7, sp, #0
 80085d8:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	689b      	ldr	r3, [r3, #8]
 80085ea:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	609a      	str	r2, [r3, #8]
}
 80085f2:	bf00      	nop
 80085f4:	370c      	adds	r7, #12
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80085fe:	b480      	push	{r7}
 8008600:	b083      	sub	sp, #12
 8008602:	af00      	add	r7, sp, #0
 8008604:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	69db      	ldr	r3, [r3, #28]
 800860a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800860e:	2b40      	cmp	r3, #64	; 0x40
 8008610:	d101      	bne.n	8008616 <LL_USART_IsActiveFlag_TC+0x18>
 8008612:	2301      	movs	r3, #1
 8008614:	e000      	b.n	8008618 <LL_USART_IsActiveFlag_TC+0x1a>
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	69db      	ldr	r3, [r3, #28]
 8008630:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008634:	2b80      	cmp	r3, #128	; 0x80
 8008636:	d101      	bne.n	800863c <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 8008638:	2301      	movs	r3, #1
 800863a:	e000      	b.n	800863e <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	370c      	adds	r7, #12
 8008642:	46bd      	mov	sp, r7
 8008644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008648:	4770      	bx	lr

0800864a <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 800864a:	b480      	push	{r7}
 800864c:	b089      	sub	sp, #36	; 0x24
 800864e:	af00      	add	r7, sp, #0
 8008650:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	3308      	adds	r3, #8
 8008656:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	e853 3f00 	ldrex	r3, [r3]
 800865e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008660:	68bb      	ldr	r3, [r7, #8]
 8008662:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008666:	61fb      	str	r3, [r7, #28]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	3308      	adds	r3, #8
 800866c:	69fa      	ldr	r2, [r7, #28]
 800866e:	61ba      	str	r2, [r7, #24]
 8008670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008672:	6979      	ldr	r1, [r7, #20]
 8008674:	69ba      	ldr	r2, [r7, #24]
 8008676:	e841 2300 	strex	r3, r2, [r1]
 800867a:	613b      	str	r3, [r7, #16]
   return(result);
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1e7      	bne.n	8008652 <LL_USART_EnableDMAReq_RX+0x8>
}
 8008682:	bf00      	nop
 8008684:	bf00      	nop
 8008686:	3724      	adds	r7, #36	; 0x24
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8008690:	b480      	push	{r7}
 8008692:	b089      	sub	sp, #36	; 0x24
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	3308      	adds	r3, #8
 800869c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	e853 3f00 	ldrex	r3, [r3]
 80086a4:	60bb      	str	r3, [r7, #8]
   return(result);
 80086a6:	68bb      	ldr	r3, [r7, #8]
 80086a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80086ac:	61fb      	str	r3, [r7, #28]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	3308      	adds	r3, #8
 80086b2:	69fa      	ldr	r2, [r7, #28]
 80086b4:	61ba      	str	r2, [r7, #24]
 80086b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b8:	6979      	ldr	r1, [r7, #20]
 80086ba:	69ba      	ldr	r2, [r7, #24]
 80086bc:	e841 2300 	strex	r3, r2, [r1]
 80086c0:	613b      	str	r3, [r7, #16]
   return(result);
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d1e7      	bne.n	8008698 <LL_USART_EnableDMAReq_TX+0x8>
}
 80086c8:	bf00      	nop
 80086ca:	bf00      	nop
 80086cc:	3724      	adds	r7, #36	; 0x24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d4:	4770      	bx	lr
	...

080086d8 <STRHAL_UART_Init>:
//{ .uart = USART3, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_USART3_RX, .dma_tx_request = LL_DMAMUX_REQ_USART3_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 },
[STRHAL_UART4] =
{ .uart = UART4, .dma_rx_channel = LL_DMA_CHANNEL_1, .dma_tx_channel = LL_DMA_CHANNEL_2, .dma_rx_request = LL_DMAMUX_REQ_UART4_RX, .dma_tx_request = LL_DMAMUX_REQ_UART4_TX, .it_rx_handler = DMA1_Channel3_IRQn, .it_tx_handler = DMA1_Channel4_IRQn, .baud_rate = 115200, .swap = 0 } };

void STRHAL_UART_Init()
{
 80086d8:	b580      	push	{r7, lr}
 80086da:	b086      	sub	sp, #24
 80086dc:	af00      	add	r7, sp, #0
	//LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART3);
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 80086de:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 80086e2:	f7ff fd73 	bl	80081cc <LL_APB1_GRP1_EnableClock>
	//LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
	LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 80086e6:	2004      	movs	r0, #4
 80086e8:	f7ff fd58 	bl	800819c <LL_AHB2_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80086ec:	2004      	movs	r0, #4
 80086ee:	f7ff fd3d 	bl	800816c <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80086f2:	2001      	movs	r0, #1
 80086f4:	f7ff fd3a 	bl	800816c <LL_AHB1_GRP1_EnableClock>

	LL_GPIO_InitTypeDef GPIO_InitStruct =
 80086f8:	463b      	mov	r3, r7
 80086fa:	2200      	movs	r2, #0
 80086fc:	601a      	str	r2, [r3, #0]
 80086fe:	605a      	str	r2, [r3, #4]
 8008700:	609a      	str	r2, [r3, #8]
 8008702:	60da      	str	r2, [r3, #12]
 8008704:	611a      	str	r2, [r3, #16]
 8008706:	615a      	str	r2, [r3, #20]
	{ 0 };
	GPIO_InitStruct.Pin = LL_GPIO_PIN_10 | LL_GPIO_PIN_11;
 8008708:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800870c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800870e:	2302      	movs	r3, #2
 8008710:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8008712:	2302      	movs	r3, #2
 8008714:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8008716:	2300      	movs	r3, #0
 8008718:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800871a:	2301      	movs	r3, #1
 800871c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800871e:	2305      	movs	r3, #5
 8008720:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008722:	463b      	mov	r3, r7
 8008724:	4619      	mov	r1, r3
 8008726:	4803      	ldr	r0, [pc, #12]	; (8008734 <STRHAL_UART_Init+0x5c>)
 8008728:	f7fa ffb5 	bl	8003696 <LL_GPIO_Init>

//	GPIO_InitStruct.Pin = LL_GPIO_PIN_3 | LL_GPIO_PIN_4;
//	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
}
 800872c:	bf00      	nop
 800872e:	3718      	adds	r7, #24
 8008730:	46bd      	mov	sp, r7
 8008732:	bd80      	pop	{r7, pc}
 8008734:	48000800 	.word	0x48000800

08008738 <STRHAL_UART_Instance_Init>:

int STRHAL_UART_Instance_Init(STRHAL_UART_Id_t uart_id)
{
 8008738:	b590      	push	{r4, r7, lr}
 800873a:	b097      	sub	sp, #92	; 0x5c
 800873c:	af00      	add	r7, sp, #0
 800873e:	4603      	mov	r3, r0
 8008740:	71fb      	strb	r3, [r7, #7]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 8008742:	79fb      	ldrb	r3, [r7, #7]
 8008744:	2b02      	cmp	r3, #2
 8008746:	d902      	bls.n	800874e <STRHAL_UART_Instance_Init+0x16>
		return -1;
 8008748:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800874c:	e126      	b.n	800899c <STRHAL_UART_Instance_Init+0x264>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 800874e:	79fb      	ldrb	r3, [r7, #7]
 8008750:	f44f 720e 	mov.w	r2, #568	; 0x238
 8008754:	fb02 f303 	mul.w	r3, r2, r3
 8008758:	4a92      	ldr	r2, [pc, #584]	; (80089a4 <STRHAL_UART_Instance_Init+0x26c>)
 800875a:	4413      	add	r3, r2
 800875c:	657b      	str	r3, [r7, #84]	; 0x54

	LL_USART_Disable(_uart->uart);
 800875e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4618      	mov	r0, r3
 8008764:	f7ff fe72 	bl	800844c <LL_USART_Disable>

	LL_USART_InitTypeDef UART_InitStruct =
 8008768:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800876c:	2220      	movs	r2, #32
 800876e:	2100      	movs	r1, #0
 8008770:	4618      	mov	r0, r3
 8008772:	f000 fb3f 	bl	8008df4 <memset>
	{ 0 };
	UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8008776:	2300      	movs	r3, #0
 8008778:	63fb      	str	r3, [r7, #60]	; 0x3c
	UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800877a:	2300      	movs	r3, #0
 800877c:	643b      	str	r3, [r7, #64]	; 0x40
	UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800877e:	2300      	movs	r3, #0
 8008780:	647b      	str	r3, [r7, #68]	; 0x44
	UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8008782:	230c      	movs	r3, #12
 8008784:	64bb      	str	r3, [r7, #72]	; 0x48
	UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8008786:	2300      	movs	r3, #0
 8008788:	64fb      	str	r3, [r7, #76]	; 0x4c
	UART_InitStruct.BaudRate = _uart->baud_rate;
 800878a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800878c:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
 8008790:	63bb      	str	r3, [r7, #56]	; 0x38
	UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8008792:	2300      	movs	r3, #0
 8008794:	637b      	str	r3, [r7, #52]	; 0x34
	UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8008796:	2300      	movs	r3, #0
 8008798:	653b      	str	r3, [r7, #80]	; 0x50
	LL_USART_Init(_uart->uart, &UART_InitStruct);
 800879a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80087a2:	4611      	mov	r1, r2
 80087a4:	4618      	mov	r0, r3
 80087a6:	f7fc f853 	bl	8004850 <LL_USART_Init>

	LL_USART_SetTXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80087aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	2100      	movs	r1, #0
 80087b0:	4618      	mov	r0, r3
 80087b2:	f7ff fe6b 	bl	800848c <LL_USART_SetTXFIFOThreshold>
	LL_USART_SetRXFIFOThreshold(_uart->uart, LL_USART_FIFOTHRESHOLD_1_8);
 80087b6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	2100      	movs	r1, #0
 80087bc:	4618      	mov	r0, r3
 80087be:	f7ff fe8c 	bl	80084da <LL_USART_SetRXFIFOThreshold>
	LL_USART_DisableFIFO(_uart->uart);
 80087c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7ff fe50 	bl	800846c <LL_USART_DisableFIFO>
	LL_USART_ConfigAsyncMode(_uart->uart);
 80087cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4618      	mov	r0, r3
 80087d2:	f7ff fefe 	bl	80085d2 <LL_USART_ConfigAsyncMode>
	if (_uart->swap)
 80087d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087d8:	f893 3234 	ldrb.w	r3, [r3, #564]	; 0x234
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d006      	beq.n	80087ee <STRHAL_UART_Instance_Init+0xb6>
		LL_USART_SetTXRXSwap(_uart->uart, LL_USART_TXRX_SWAPPED);
 80087e0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80087e8:	4618      	mov	r0, r3
 80087ea:	f7ff fedf 	bl	80085ac <LL_USART_SetTXRXSwap>

	LL_DMA_InitTypeDef DMA_InitStruct =
 80087ee:	f107 0308 	add.w	r3, r7, #8
 80087f2:	222c      	movs	r2, #44	; 0x2c
 80087f4:	2100      	movs	r1, #0
 80087f6:	4618      	mov	r0, r3
 80087f8:	f000 fafc 	bl	8008df4 <memset>
	{ 0 };

	DMA_InitStruct.Direction = LL_DMA_DIRECTION_PERIPH_TO_MEMORY;
 80087fc:	2300      	movs	r3, #0
 80087fe:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->rx_buf.data;
 8008800:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008802:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8008806:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 8008808:	2300      	movs	r3, #0
 800880a:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 800880c:	2380      	movs	r3, #128	; 0x80
 800880e:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_CIRCULAR;
 8008810:	2320      	movs	r3, #32
 8008812:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 8008814:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008818:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->RDR);
 800881a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	3324      	adds	r3, #36	; 0x24
 8008820:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = (uint32_t) LL_DMA_PDATAALIGN_BYTE;
 8008822:	2300      	movs	r3, #0
 8008824:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 8008826:	2300      	movs	r3, #0
 8008828:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_rx_request;
 800882a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800882c:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8008830:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 8008832:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008836:	633b      	str	r3, [r7, #48]	; 0x30

	LL_DMA_Init(DMA1, _uart->dma_rx_channel, &DMA_InitStruct);
 8008838:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800883a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800883e:	f107 0208 	add.w	r2, r7, #8
 8008842:	4619      	mov	r1, r3
 8008844:	4858      	ldr	r0, [pc, #352]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 8008846:	f7fa fd9b 	bl	8003380 <LL_DMA_Init>

	LL_USART_EnableDMAReq_RX(_uart->uart);
 800884a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	4618      	mov	r0, r3
 8008850:	f7ff fefb 	bl	800864a <LL_USART_EnableDMAReq_RX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_rx_channel);
 8008854:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008856:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800885a:	4619      	mov	r1, r3
 800885c:	4852      	ldr	r0, [pc, #328]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 800885e:	f7ff fd65 	bl	800832c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_rx_channel);
 8008862:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008864:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8008868:	4619      	mov	r1, r3
 800886a:	484f      	ldr	r0, [pc, #316]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 800886c:	f7ff fd80 	bl	8008370 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_rx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 1));
 8008870:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008872:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008876:	b25c      	sxtb	r4, r3
 8008878:	f7ff fbee 	bl	8008058 <__NVIC_GetPriorityGrouping>
 800887c:	4603      	mov	r3, r0
 800887e:	2201      	movs	r2, #1
 8008880:	2101      	movs	r1, #1
 8008882:	4618      	mov	r0, r3
 8008884:	f7ff fc3e 	bl	8008104 <NVIC_EncodePriority>
 8008888:	4603      	mov	r3, r0
 800888a:	4619      	mov	r1, r3
 800888c:	4620      	mov	r0, r4
 800888e:	f7ff fc0f 	bl	80080b0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_rx_handler);
 8008892:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008894:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8008898:	b25b      	sxtb	r3, r3
 800889a:	4618      	mov	r0, r3
 800889c:	f7ff fbea 	bl	8008074 <__NVIC_EnableIRQ>

	/*DMA configuration for TX */
	DMA_InitStruct.Direction = LL_DMA_DIRECTION_MEMORY_TO_PERIPH;
 80088a0:	2310      	movs	r3, #16
 80088a2:	613b      	str	r3, [r7, #16]
	DMA_InitStruct.MemoryOrM2MDstAddress = (uint32_t) _uart->tx_buf.data;
 80088a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088a6:	3304      	adds	r3, #4
 80088a8:	60fb      	str	r3, [r7, #12]
	DMA_InitStruct.MemoryOrM2MDstDataSize = LL_DMA_MDATAALIGN_BYTE;
 80088aa:	2300      	movs	r3, #0
 80088ac:	627b      	str	r3, [r7, #36]	; 0x24
	DMA_InitStruct.MemoryOrM2MDstIncMode = LL_DMA_MEMORY_INCREMENT;
 80088ae:	2380      	movs	r3, #128	; 0x80
 80088b0:	61fb      	str	r3, [r7, #28]
	DMA_InitStruct.Mode = LL_DMA_MODE_NORMAL;
 80088b2:	2300      	movs	r3, #0
 80088b4:	617b      	str	r3, [r7, #20]
	DMA_InitStruct.NbData = STRHAL_UART_BUF_SIZE;
 80088b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80088ba:	62bb      	str	r3, [r7, #40]	; 0x28
	DMA_InitStruct.PeriphOrM2MSrcAddress = (uint32_t) &(_uart->uart->TDR);
 80088bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	3328      	adds	r3, #40	; 0x28
 80088c2:	60bb      	str	r3, [r7, #8]
	DMA_InitStruct.PeriphOrM2MSrcDataSize = LL_DMA_PDATAALIGN_BYTE;
 80088c4:	2300      	movs	r3, #0
 80088c6:	623b      	str	r3, [r7, #32]
	DMA_InitStruct.PeriphOrM2MSrcIncMode = LL_DMA_MEMORY_NOINCREMENT;
 80088c8:	2300      	movs	r3, #0
 80088ca:	61bb      	str	r3, [r7, #24]
	DMA_InitStruct.PeriphRequest = _uart->dma_tx_request;
 80088cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088ce:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 80088d2:	62fb      	str	r3, [r7, #44]	; 0x2c
	DMA_InitStruct.Priority = LL_DMA_PRIORITY_HIGH;
 80088d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80088d8:	633b      	str	r3, [r7, #48]	; 0x30
	LL_DMA_Init(DMA1, _uart->dma_tx_channel, &DMA_InitStruct);
 80088da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088dc:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80088e0:	f107 0208 	add.w	r2, r7, #8
 80088e4:	4619      	mov	r1, r3
 80088e6:	4830      	ldr	r0, [pc, #192]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 80088e8:	f7fa fd4a 	bl	8003380 <LL_DMA_Init>

	LL_USART_EnableDMAReq_TX(_uart->uart);
 80088ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7ff fecd 	bl	8008690 <LL_USART_EnableDMAReq_TX>

	LL_DMA_EnableIT_TC(DMA1, _uart->dma_tx_channel);
 80088f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088f8:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80088fc:	4619      	mov	r1, r3
 80088fe:	482a      	ldr	r0, [pc, #168]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 8008900:	f7ff fd14 	bl	800832c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1, _uart->dma_tx_channel);
 8008904:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008906:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800890a:	4619      	mov	r1, r3
 800890c:	4826      	ldr	r0, [pc, #152]	; (80089a8 <STRHAL_UART_Instance_Init+0x270>)
 800890e:	f7ff fd2f 	bl	8008370 <LL_DMA_EnableIT_TE>

	NVIC_SetPriority(_uart->it_tx_handler, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 2));
 8008912:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008914:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 8008918:	b25c      	sxtb	r4, r3
 800891a:	f7ff fb9d 	bl	8008058 <__NVIC_GetPriorityGrouping>
 800891e:	4603      	mov	r3, r0
 8008920:	2202      	movs	r2, #2
 8008922:	2101      	movs	r1, #1
 8008924:	4618      	mov	r0, r3
 8008926:	f7ff fbed 	bl	8008104 <NVIC_EncodePriority>
 800892a:	4603      	mov	r3, r0
 800892c:	4619      	mov	r1, r3
 800892e:	4620      	mov	r0, r4
 8008930:	f7ff fbbe 	bl	80080b0 <__NVIC_SetPriority>
	NVIC_EnableIRQ(_uart->it_tx_handler);
 8008934:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008936:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800893a:	b25b      	sxtb	r3, r3
 800893c:	4618      	mov	r0, r3
 800893e:	f7ff fb99 	bl	8008074 <__NVIC_EnableIRQ>

	LL_USART_EnableDirectionTx(_uart->uart);
 8008942:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4618      	mov	r0, r3
 8008948:	f7ff fe0f 	bl	800856a <LL_USART_EnableDirectionTx>
	LL_USART_EnableDirectionRx(_uart->uart);
 800894c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4618      	mov	r0, r3
 8008952:	f7ff fde9 	bl	8008528 <LL_USART_EnableDirectionRx>
	LL_USART_Enable(_uart->uart);
 8008956:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4618      	mov	r0, r3
 800895c:	f7ff fd66 	bl	800842c <LL_USART_Enable>

	_uart->state = STRHAL_UART_STATE_00;
 8008960:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008962:	2200      	movs	r2, #0
 8008964:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->rx_buf.h = _uart->rx_buf.n = _uart->tx_buf.n = 0;
 8008968:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800896a:	2200      	movs	r2, #0
 800896c:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8008970:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008972:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8008976:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008978:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
 800897c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800897e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008984:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 8008988:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800898a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800898e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	_uart->tx_buf.n = 0;
 8008992:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008994:	2200      	movs	r2, #0
 8008996:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	return 0;
 800899a:	2300      	movs	r3, #0
}
 800899c:	4618      	mov	r0, r3
 800899e:	375c      	adds	r7, #92	; 0x5c
 80089a0:	46bd      	mov	sp, r7
 80089a2:	bd90      	pop	{r4, r7, pc}
 80089a4:	20000074 	.word	0x20000074
 80089a8:	40020000 	.word	0x40020000

080089ac <STRHAL_UART_Debug_Write_Blocking>:
{
	return STRHAL_UART_Write_DMA(STRHAL_UART_DEBUG, data, n);
}

int32_t STRHAL_UART_Debug_Write_Blocking(const char *data, uint32_t n, uint16_t timeout)
{
 80089ac:	b580      	push	{r7, lr}
 80089ae:	b084      	sub	sp, #16
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	60f8      	str	r0, [r7, #12]
 80089b4:	60b9      	str	r1, [r7, #8]
 80089b6:	4613      	mov	r3, r2
 80089b8:	80fb      	strh	r3, [r7, #6]
	return STRHAL_UART_Write_Blocking(STRHAL_UART_DEBUG, data, n, timeout);
 80089ba:	88fb      	ldrh	r3, [r7, #6]
 80089bc:	68ba      	ldr	r2, [r7, #8]
 80089be:	68f9      	ldr	r1, [r7, #12]
 80089c0:	2002      	movs	r0, #2
 80089c2:	f000 f805 	bl	80089d0 <STRHAL_UART_Write_Blocking>
 80089c6:	4603      	mov	r3, r0
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3710      	adds	r7, #16
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <STRHAL_UART_Write_Blocking>:

	return n;
}

int32_t STRHAL_UART_Write_Blocking(STRHAL_UART_Id_t uart_id, const char *data, uint32_t n, uint16_t timeout)
{
 80089d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089d4:	b08c      	sub	sp, #48	; 0x30
 80089d6:	af00      	add	r7, sp, #0
 80089d8:	6139      	str	r1, [r7, #16]
 80089da:	60fa      	str	r2, [r7, #12]
 80089dc:	461a      	mov	r2, r3
 80089de:	4603      	mov	r3, r0
 80089e0:	75fb      	strb	r3, [r7, #23]
 80089e2:	4613      	mov	r3, r2
 80089e4:	82bb      	strh	r3, [r7, #20]
	if (uart_id < 0 || uart_id >= STRHAL_N_UART)
 80089e6:	7dfb      	ldrb	r3, [r7, #23]
 80089e8:	2b02      	cmp	r3, #2
 80089ea:	d902      	bls.n	80089f2 <STRHAL_UART_Write_Blocking+0x22>
		return -1;
 80089ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80089f0:	e0a7      	b.n	8008b42 <STRHAL_UART_Write_Blocking+0x172>

	STRHAL_UART_Handle_t *_uart = &_uarts[uart_id];
 80089f2:	7dfb      	ldrb	r3, [r7, #23]
 80089f4:	f44f 720e 	mov.w	r2, #568	; 0x238
 80089f8:	fb02 f303 	mul.w	r3, r2, r3
 80089fc:	4a53      	ldr	r2, [pc, #332]	; (8008b4c <STRHAL_UART_Write_Blocking+0x17c>)
 80089fe:	4413      	add	r3, r2
 8008a00:	627b      	str	r3, [r7, #36]	; 0x24

	if (_uart->state & (STRHAL_UART_STATE_TX | STRHAL_UART_STATE_TE) || n > STRHAL_UART_BUF_SIZE)
 8008a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a04:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a08:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d103      	bne.n	8008a18 <STRHAL_UART_Write_Blocking+0x48>
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a16:	d901      	bls.n	8008a1c <STRHAL_UART_Write_Blocking+0x4c>
		return 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	e092      	b.n	8008b42 <STRHAL_UART_Write_Blocking+0x172>

	uint32_t i;
	for (i = 0; i < n; ++i)
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a20:	e00c      	b.n	8008a3c <STRHAL_UART_Write_Blocking+0x6c>
		_uart->tx_buf.data[i] = data[i];
 8008a22:	693a      	ldr	r2, [r7, #16]
 8008a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a26:	4413      	add	r3, r2
 8008a28:	7819      	ldrb	r1, [r3, #0]
 8008a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008a2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a2e:	4413      	add	r3, r2
 8008a30:	3304      	adds	r3, #4
 8008a32:	460a      	mov	r2, r1
 8008a34:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < n; ++i)
 8008a36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a38:	3301      	adds	r3, #1
 8008a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008a3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d3ee      	bcc.n	8008a22 <STRHAL_UART_Write_Blocking+0x52>

	_uart->tx_buf.n = n;
 8008a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a46:	68fa      	ldr	r2, [r7, #12]
 8008a48:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

	_uart->state &= ~STRHAL_UART_STATE_TC;
 8008a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008a56:	b2da      	uxtb	r2, r3
 8008a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a5a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TX;
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a60:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008a64:	f043 0320 	orr.w	r3, r3, #32
 8008a68:	b2da      	uxtb	r2, r3
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	uint8_t *tx_data = (uint8_t*) _uart->tx_buf.data;
 8008a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a72:	3304      	adds	r3, #4
 8008a74:	62bb      	str	r3, [r7, #40]	; 0x28

	uint64_t tx_starttime = STRHAL_Systick_GetTick();
 8008a76:	f7fe fded 	bl	8007654 <STRHAL_Systick_GetTick>
 8008a7a:	e9c7 0106 	strd	r0, r1, [r7, #24]

	while (_uart->tx_buf.n > 0)
 8008a7e:	e02d      	b.n	8008adc <STRHAL_UART_Write_Blocking+0x10c>
	{
		// wait until byte transmitted, or timeout
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
		{
			if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 8008a80:	f7fe fde8 	bl	8007654 <STRHAL_Systick_GetTick>
 8008a84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008a88:	ebb0 0802 	subs.w	r8, r0, r2
 8008a8c:	eb61 0903 	sbc.w	r9, r1, r3
 8008a90:	8abb      	ldrh	r3, [r7, #20]
 8008a92:	2200      	movs	r2, #0
 8008a94:	603b      	str	r3, [r7, #0]
 8008a96:	607a      	str	r2, [r7, #4]
 8008a98:	e9d7 1200 	ldrd	r1, r2, [r7]
 8008a9c:	460b      	mov	r3, r1
 8008a9e:	4543      	cmp	r3, r8
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	eb73 0309 	sbcs.w	r3, r3, r9
 8008aa6:	d202      	bcs.n	8008aae <STRHAL_UART_Write_Blocking+0xde>
				return -1;
 8008aa8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008aac:	e049      	b.n	8008b42 <STRHAL_UART_Write_Blocking+0x172>
		while (!LL_USART_IsActiveFlag_TXE_TXFNF(_uart->uart))
 8008aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f7ff fdb6 	bl	8008624 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d0e0      	beq.n	8008a80 <STRHAL_UART_Write_Blocking+0xb0>
		}
		_uart->uart->TDR = (uint8_t) (*tx_data & 0xFFU);
 8008abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ac0:	781a      	ldrb	r2, [r3, #0]
 8008ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	629a      	str	r2, [r3, #40]	; 0x28
		tx_data++;
 8008ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008aca:	3301      	adds	r3, #1
 8008acc:	62bb      	str	r3, [r7, #40]	; 0x28
		_uart->tx_buf.n--;
 8008ace:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008ad4:	1e5a      	subs	r2, r3, #1
 8008ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	while (_uart->tx_buf.n > 0)
 8008adc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ade:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d1e3      	bne.n	8008aae <STRHAL_UART_Write_Blocking+0xde>
	}

	// wait until transmission complete, or timeout
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 8008ae6:	e011      	b.n	8008b0c <STRHAL_UART_Write_Blocking+0x13c>
	{
		if (STRHAL_Systick_GetTick() - tx_starttime > timeout)
 8008ae8:	f7fe fdb4 	bl	8007654 <STRHAL_Systick_GetTick>
 8008aec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008af0:	1a84      	subs	r4, r0, r2
 8008af2:	eb61 0503 	sbc.w	r5, r1, r3
 8008af6:	8abb      	ldrh	r3, [r7, #20]
 8008af8:	2200      	movs	r2, #0
 8008afa:	469a      	mov	sl, r3
 8008afc:	4693      	mov	fp, r2
 8008afe:	45a2      	cmp	sl, r4
 8008b00:	eb7b 0305 	sbcs.w	r3, fp, r5
 8008b04:	d202      	bcs.n	8008b0c <STRHAL_UART_Write_Blocking+0x13c>
			return -1;
 8008b06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b0a:	e01a      	b.n	8008b42 <STRHAL_UART_Write_Blocking+0x172>
	while (!LL_USART_IsActiveFlag_TC(_uart->uart))
 8008b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7ff fd74 	bl	80085fe <LL_USART_IsActiveFlag_TC>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d0e5      	beq.n	8008ae8 <STRHAL_UART_Write_Blocking+0x118>
	}

	_uart->state &= ~STRHAL_UART_STATE_TX;
 8008b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b1e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b22:	f023 0320 	bic.w	r3, r3, #32
 8008b26:	b2da      	uxtb	r2, r3
 8008b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
	_uart->state |= STRHAL_UART_STATE_TC;
 8008b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b30:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b38:	b2da      	uxtb	r2, r3
 8008b3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b3c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

	return n;
 8008b40:	68fb      	ldr	r3, [r7, #12]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3730      	adds	r7, #48	; 0x30
 8008b46:	46bd      	mov	sp, r7
 8008b48:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b4c:	20000074 	.word	0x20000074

08008b50 <DMA1_Channel1_IRQHandler>:
{
	return _uarts[uart_id].state;
}

void DMA1_Channel1_IRQHandler(void)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b082      	sub	sp, #8
 8008b54:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 8008b56:	4b3f      	ldr	r3, [pc, #252]	; (8008c54 <DMA1_Channel1_IRQHandler+0x104>)
 8008b58:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TC1(DMA1))
 8008b5a:	2100      	movs	r1, #0
 8008b5c:	483e      	ldr	r0, [pc, #248]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008b5e:	f7ff fc29 	bl	80083b4 <LL_DMA_IsEnabledIT_TC>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d037      	beq.n	8008bd8 <DMA1_Channel1_IRQHandler+0x88>
 8008b68:	483b      	ldr	r0, [pc, #236]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008b6a:	f7ff fb5f 	bl	800822c <LL_DMA_IsActiveFlag_TC1>
 8008b6e:	4603      	mov	r3, r0
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d031      	beq.n	8008bd8 <DMA1_Channel1_IRQHandler+0x88>
	{
		LL_DMA_ClearFlag_TC1(DMA1);
 8008b74:	4838      	ldr	r0, [pc, #224]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008b76:	f7ff fba5 	bl	80082c4 <LL_DMA_ClearFlag_TC1>
		_uart->rx_buf.n += _uart->rx_buf.n_dma;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8008b86:	441a      	add	r2, r3
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		_uart->rx_buf.n_dma = STRHAL_UART_BUF_SIZE;
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008b94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ba2:	d953      	bls.n	8008c4c <DMA1_Channel1_IRQHandler+0xfc>
		{
			_uart->rx_buf.h += _uart->rx_buf.n % STRHAL_UART_BUF_SIZE;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8008bb0:	b2db      	uxtb	r3, r3
 8008bb2:	441a      	add	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			_uart->rx_buf.n = STRHAL_UART_BUF_SIZE;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008bc0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

			_uart->state |= STRHAL_UART_STATE_RO;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008bca:	f043 0308 	orr.w	r3, r3, #8
 8008bce:	b2da      	uxtb	r2, r3
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		if (_uart->rx_buf.n > STRHAL_UART_BUF_SIZE)
 8008bd6:	e039      	b.n	8008c4c <DMA1_Channel1_IRQHandler+0xfc>
		}
	}

	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_1) && LL_DMA_IsActiveFlag_TE1(DMA1))
 8008bd8:	2100      	movs	r1, #0
 8008bda:	481f      	ldr	r0, [pc, #124]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008bdc:	f7ff fc08 	bl	80083f0 <LL_DMA_IsEnabledIT_TE>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d032      	beq.n	8008c4c <DMA1_Channel1_IRQHandler+0xfc>
 8008be6:	481c      	ldr	r0, [pc, #112]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008be8:	f7ff fb46 	bl	8008278 <LL_DMA_IsActiveFlag_TE1>
 8008bec:	4603      	mov	r3, r0
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d02c      	beq.n	8008c4c <DMA1_Channel1_IRQHandler+0xfc>
	{
		LL_DMA_ClearFlag_TE1(DMA1);
 8008bf2:	4819      	ldr	r0, [pc, #100]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008bf4:	f7ff fb80 	bl	80082f8 <LL_DMA_ClearFlag_TE1>
		_uart->rx_buf.n = STRHAL_UART_BUF_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_1);
 8008bf8:	2100      	movs	r1, #0
 8008bfa:	4817      	ldr	r0, [pc, #92]	; (8008c58 <DMA1_Channel1_IRQHandler+0x108>)
 8008bfc:	f7ff fafe 	bl	80081fc <LL_DMA_GetDataLength>
 8008c00:	4603      	mov	r3, r0
 8008c02:	f5c3 7280 	rsb	r2, r3, #256	; 0x100
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

		_uart->state &= ~STRHAL_UART_STATE_RX;
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008c12:	f023 0302 	bic.w	r3, r3, #2
 8008c16:	b2da      	uxtb	r2, r3
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_RC;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008c24:	f023 0304 	bic.w	r3, r3, #4
 8008c28:	b2da      	uxtb	r2, r3
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_RE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008c36:	f043 0310 	orr.w	r3, r3, #16
 8008c3a:	b2da      	uxtb	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214

		STRHAL_OofHandler(STRHAL_OOF_UART, "DMA FAIL");
 8008c42:	4906      	ldr	r1, [pc, #24]	; (8008c5c <DMA1_Channel1_IRQHandler+0x10c>)
 8008c44:	2008      	movs	r0, #8
 8008c46:	f7f8 fa39 	bl	80010bc <STRHAL_OofHandler>
	}
}
 8008c4a:	e7ff      	b.n	8008c4c <DMA1_Channel1_IRQHandler+0xfc>
 8008c4c:	bf00      	nop
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}
 8008c54:	200004e4 	.word	0x200004e4
 8008c58:	40020000 	.word	0x40020000
 8008c5c:	0800906c 	.word	0x0800906c

08008c60 <DMA1_Channel2_IRQHandler>:

void DMA1_Channel2_IRQHandler(void)
{
 8008c60:	b580      	push	{r7, lr}
 8008c62:	b082      	sub	sp, #8
 8008c64:	af00      	add	r7, sp, #0
	STRHAL_UART_Handle_t *_uart = &_uarts[STRHAL_UART4];
 8008c66:	4b2a      	ldr	r3, [pc, #168]	; (8008d10 <DMA1_Channel2_IRQHandler+0xb0>)
 8008c68:	607b      	str	r3, [r7, #4]
	if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TC2(DMA1))
 8008c6a:	2101      	movs	r1, #1
 8008c6c:	4829      	ldr	r0, [pc, #164]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008c6e:	f7ff fba1 	bl	80083b4 <LL_DMA_IsEnabledIT_TC>
 8008c72:	4603      	mov	r3, r0
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d01b      	beq.n	8008cb0 <DMA1_Channel2_IRQHandler+0x50>
 8008c78:	4826      	ldr	r0, [pc, #152]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008c7a:	f7ff faea 	bl	8008252 <LL_DMA_IsActiveFlag_TC2>
 8008c7e:	4603      	mov	r3, r0
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d015      	beq.n	8008cb0 <DMA1_Channel2_IRQHandler+0x50>
	{
		LL_DMA_ClearFlag_TC2(DMA1);
 8008c84:	4823      	ldr	r0, [pc, #140]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008c86:	f7ff fb2a 	bl	80082de <LL_DMA_ClearFlag_TC2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008c90:	f023 0320 	bic.w	r3, r3, #32
 8008c94:	b2da      	uxtb	r2, r3
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TC;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008ca2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ca6:	b2da      	uxtb	r2, r3
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		LL_DMA_ClearFlag_TE2(DMA1);
		_uart->state &= ~STRHAL_UART_STATE_TX;
		_uart->state &= ~STRHAL_UART_STATE_TC;
		_uart->state |= STRHAL_UART_STATE_TE;
	}
}
 8008cae:	e02a      	b.n	8008d06 <DMA1_Channel2_IRQHandler+0xa6>
	else if (LL_DMA_IsEnabledIT_TE(DMA1, LL_DMA_CHANNEL_2) && LL_DMA_IsActiveFlag_TE2(DMA1))
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	4818      	ldr	r0, [pc, #96]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008cb4:	f7ff fb9c 	bl	80083f0 <LL_DMA_IsEnabledIT_TE>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d023      	beq.n	8008d06 <DMA1_Channel2_IRQHandler+0xa6>
 8008cbe:	4815      	ldr	r0, [pc, #84]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008cc0:	f7ff faed 	bl	800829e <LL_DMA_IsActiveFlag_TE2>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d01d      	beq.n	8008d06 <DMA1_Channel2_IRQHandler+0xa6>
		LL_DMA_ClearFlag_TE2(DMA1);
 8008cca:	4812      	ldr	r0, [pc, #72]	; (8008d14 <DMA1_Channel2_IRQHandler+0xb4>)
 8008ccc:	f7ff fb21 	bl	8008312 <LL_DMA_ClearFlag_TE2>
		_uart->state &= ~STRHAL_UART_STATE_TX;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008cd6:	f023 0320 	bic.w	r3, r3, #32
 8008cda:	b2da      	uxtb	r2, r3
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state &= ~STRHAL_UART_STATE_TC;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008ce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cec:	b2da      	uxtb	r2, r3
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
		_uart->state |= STRHAL_UART_STATE_TE;
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f893 3214 	ldrb.w	r3, [r3, #532]	; 0x214
 8008cfa:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008cfe:	b2da      	uxtb	r2, r3
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	f883 2214 	strb.w	r2, [r3, #532]	; 0x214
}
 8008d06:	bf00      	nop
 8008d08:	3708      	adds	r7, #8
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	200004e4 	.word	0x200004e4
 8008d14:	40020000 	.word	0x40020000

08008d18 <_ZdlPvj>:
 8008d18:	f000 b812 	b.w	8008d40 <_ZdlPv>

08008d1c <__cxa_guard_acquire>:
 8008d1c:	6803      	ldr	r3, [r0, #0]
 8008d1e:	07db      	lsls	r3, r3, #31
 8008d20:	d406      	bmi.n	8008d30 <__cxa_guard_acquire+0x14>
 8008d22:	7843      	ldrb	r3, [r0, #1]
 8008d24:	b103      	cbz	r3, 8008d28 <__cxa_guard_acquire+0xc>
 8008d26:	deff      	udf	#255	; 0xff
 8008d28:	2301      	movs	r3, #1
 8008d2a:	7043      	strb	r3, [r0, #1]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	4770      	bx	lr
 8008d30:	2000      	movs	r0, #0
 8008d32:	4770      	bx	lr

08008d34 <__cxa_guard_release>:
 8008d34:	2301      	movs	r3, #1
 8008d36:	6003      	str	r3, [r0, #0]
 8008d38:	4770      	bx	lr

08008d3a <__cxa_pure_virtual>:
 8008d3a:	b508      	push	{r3, lr}
 8008d3c:	f000 f80e 	bl	8008d5c <_ZSt9terminatev>

08008d40 <_ZdlPv>:
 8008d40:	f000 b842 	b.w	8008dc8 <free>

08008d44 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8008d44:	b508      	push	{r3, lr}
 8008d46:	4780      	blx	r0
 8008d48:	f000 f80d 	bl	8008d66 <abort>

08008d4c <_ZSt13get_terminatev>:
 8008d4c:	4b02      	ldr	r3, [pc, #8]	; (8008d58 <_ZSt13get_terminatev+0xc>)
 8008d4e:	6818      	ldr	r0, [r3, #0]
 8008d50:	f3bf 8f5b 	dmb	ish
 8008d54:	4770      	bx	lr
 8008d56:	bf00      	nop
 8008d58:	2000071c 	.word	0x2000071c

08008d5c <_ZSt9terminatev>:
 8008d5c:	b508      	push	{r3, lr}
 8008d5e:	f7ff fff5 	bl	8008d4c <_ZSt13get_terminatev>
 8008d62:	f7ff ffef 	bl	8008d44 <_ZN10__cxxabiv111__terminateEPFvvE>

08008d66 <abort>:
 8008d66:	b508      	push	{r3, lr}
 8008d68:	2006      	movs	r0, #6
 8008d6a:	f000 f8bf 	bl	8008eec <raise>
 8008d6e:	2001      	movs	r0, #1
 8008d70:	f7f8 fa06 	bl	8001180 <_exit>

08008d74 <__errno>:
 8008d74:	4b01      	ldr	r3, [pc, #4]	; (8008d7c <__errno+0x8>)
 8008d76:	6818      	ldr	r0, [r3, #0]
 8008d78:	4770      	bx	lr
 8008d7a:	bf00      	nop
 8008d7c:	20000720 	.word	0x20000720

08008d80 <__libc_init_array>:
 8008d80:	b570      	push	{r4, r5, r6, lr}
 8008d82:	4d0d      	ldr	r5, [pc, #52]	; (8008db8 <__libc_init_array+0x38>)
 8008d84:	4c0d      	ldr	r4, [pc, #52]	; (8008dbc <__libc_init_array+0x3c>)
 8008d86:	1b64      	subs	r4, r4, r5
 8008d88:	10a4      	asrs	r4, r4, #2
 8008d8a:	2600      	movs	r6, #0
 8008d8c:	42a6      	cmp	r6, r4
 8008d8e:	d109      	bne.n	8008da4 <__libc_init_array+0x24>
 8008d90:	4d0b      	ldr	r5, [pc, #44]	; (8008dc0 <__libc_init_array+0x40>)
 8008d92:	4c0c      	ldr	r4, [pc, #48]	; (8008dc4 <__libc_init_array+0x44>)
 8008d94:	f000 f8d4 	bl	8008f40 <_init>
 8008d98:	1b64      	subs	r4, r4, r5
 8008d9a:	10a4      	asrs	r4, r4, #2
 8008d9c:	2600      	movs	r6, #0
 8008d9e:	42a6      	cmp	r6, r4
 8008da0:	d105      	bne.n	8008dae <__libc_init_array+0x2e>
 8008da2:	bd70      	pop	{r4, r5, r6, pc}
 8008da4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008da8:	4798      	blx	r3
 8008daa:	3601      	adds	r6, #1
 8008dac:	e7ee      	b.n	8008d8c <__libc_init_array+0xc>
 8008dae:	f855 3b04 	ldr.w	r3, [r5], #4
 8008db2:	4798      	blx	r3
 8008db4:	3601      	adds	r6, #1
 8008db6:	e7f2      	b.n	8008d9e <__libc_init_array+0x1e>
 8008db8:	0800a234 	.word	0x0800a234
 8008dbc:	0800a234 	.word	0x0800a234
 8008dc0:	0800a234 	.word	0x0800a234
 8008dc4:	0800a238 	.word	0x0800a238

08008dc8 <free>:
 8008dc8:	4b02      	ldr	r3, [pc, #8]	; (8008dd4 <free+0xc>)
 8008dca:	4601      	mov	r1, r0
 8008dcc:	6818      	ldr	r0, [r3, #0]
 8008dce:	f000 b819 	b.w	8008e04 <_free_r>
 8008dd2:	bf00      	nop
 8008dd4:	20000720 	.word	0x20000720

08008dd8 <memcpy>:
 8008dd8:	440a      	add	r2, r1
 8008dda:	4291      	cmp	r1, r2
 8008ddc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008de0:	d100      	bne.n	8008de4 <memcpy+0xc>
 8008de2:	4770      	bx	lr
 8008de4:	b510      	push	{r4, lr}
 8008de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008dea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008dee:	4291      	cmp	r1, r2
 8008df0:	d1f9      	bne.n	8008de6 <memcpy+0xe>
 8008df2:	bd10      	pop	{r4, pc}

08008df4 <memset>:
 8008df4:	4402      	add	r2, r0
 8008df6:	4603      	mov	r3, r0
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	d100      	bne.n	8008dfe <memset+0xa>
 8008dfc:	4770      	bx	lr
 8008dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8008e02:	e7f9      	b.n	8008df8 <memset+0x4>

08008e04 <_free_r>:
 8008e04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008e06:	2900      	cmp	r1, #0
 8008e08:	d044      	beq.n	8008e94 <_free_r+0x90>
 8008e0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e0e:	9001      	str	r0, [sp, #4]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f1a1 0404 	sub.w	r4, r1, #4
 8008e16:	bfb8      	it	lt
 8008e18:	18e4      	addlt	r4, r4, r3
 8008e1a:	f000 f883 	bl	8008f24 <__malloc_lock>
 8008e1e:	4a1e      	ldr	r2, [pc, #120]	; (8008e98 <_free_r+0x94>)
 8008e20:	9801      	ldr	r0, [sp, #4]
 8008e22:	6813      	ldr	r3, [r2, #0]
 8008e24:	b933      	cbnz	r3, 8008e34 <_free_r+0x30>
 8008e26:	6063      	str	r3, [r4, #4]
 8008e28:	6014      	str	r4, [r2, #0]
 8008e2a:	b003      	add	sp, #12
 8008e2c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008e30:	f000 b87e 	b.w	8008f30 <__malloc_unlock>
 8008e34:	42a3      	cmp	r3, r4
 8008e36:	d908      	bls.n	8008e4a <_free_r+0x46>
 8008e38:	6825      	ldr	r5, [r4, #0]
 8008e3a:	1961      	adds	r1, r4, r5
 8008e3c:	428b      	cmp	r3, r1
 8008e3e:	bf01      	itttt	eq
 8008e40:	6819      	ldreq	r1, [r3, #0]
 8008e42:	685b      	ldreq	r3, [r3, #4]
 8008e44:	1949      	addeq	r1, r1, r5
 8008e46:	6021      	streq	r1, [r4, #0]
 8008e48:	e7ed      	b.n	8008e26 <_free_r+0x22>
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	685b      	ldr	r3, [r3, #4]
 8008e4e:	b10b      	cbz	r3, 8008e54 <_free_r+0x50>
 8008e50:	42a3      	cmp	r3, r4
 8008e52:	d9fa      	bls.n	8008e4a <_free_r+0x46>
 8008e54:	6811      	ldr	r1, [r2, #0]
 8008e56:	1855      	adds	r5, r2, r1
 8008e58:	42a5      	cmp	r5, r4
 8008e5a:	d10b      	bne.n	8008e74 <_free_r+0x70>
 8008e5c:	6824      	ldr	r4, [r4, #0]
 8008e5e:	4421      	add	r1, r4
 8008e60:	1854      	adds	r4, r2, r1
 8008e62:	42a3      	cmp	r3, r4
 8008e64:	6011      	str	r1, [r2, #0]
 8008e66:	d1e0      	bne.n	8008e2a <_free_r+0x26>
 8008e68:	681c      	ldr	r4, [r3, #0]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	6053      	str	r3, [r2, #4]
 8008e6e:	4421      	add	r1, r4
 8008e70:	6011      	str	r1, [r2, #0]
 8008e72:	e7da      	b.n	8008e2a <_free_r+0x26>
 8008e74:	d902      	bls.n	8008e7c <_free_r+0x78>
 8008e76:	230c      	movs	r3, #12
 8008e78:	6003      	str	r3, [r0, #0]
 8008e7a:	e7d6      	b.n	8008e2a <_free_r+0x26>
 8008e7c:	6825      	ldr	r5, [r4, #0]
 8008e7e:	1961      	adds	r1, r4, r5
 8008e80:	428b      	cmp	r3, r1
 8008e82:	bf04      	itt	eq
 8008e84:	6819      	ldreq	r1, [r3, #0]
 8008e86:	685b      	ldreq	r3, [r3, #4]
 8008e88:	6063      	str	r3, [r4, #4]
 8008e8a:	bf04      	itt	eq
 8008e8c:	1949      	addeq	r1, r1, r5
 8008e8e:	6021      	streq	r1, [r4, #0]
 8008e90:	6054      	str	r4, [r2, #4]
 8008e92:	e7ca      	b.n	8008e2a <_free_r+0x26>
 8008e94:	b003      	add	sp, #12
 8008e96:	bd30      	pop	{r4, r5, pc}
 8008e98:	20000b60 	.word	0x20000b60

08008e9c <_raise_r>:
 8008e9c:	291f      	cmp	r1, #31
 8008e9e:	b538      	push	{r3, r4, r5, lr}
 8008ea0:	4604      	mov	r4, r0
 8008ea2:	460d      	mov	r5, r1
 8008ea4:	d904      	bls.n	8008eb0 <_raise_r+0x14>
 8008ea6:	2316      	movs	r3, #22
 8008ea8:	6003      	str	r3, [r0, #0]
 8008eaa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008eae:	bd38      	pop	{r3, r4, r5, pc}
 8008eb0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008eb2:	b112      	cbz	r2, 8008eba <_raise_r+0x1e>
 8008eb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008eb8:	b94b      	cbnz	r3, 8008ece <_raise_r+0x32>
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 f830 	bl	8008f20 <_getpid_r>
 8008ec0:	462a      	mov	r2, r5
 8008ec2:	4601      	mov	r1, r0
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008eca:	f000 b817 	b.w	8008efc <_kill_r>
 8008ece:	2b01      	cmp	r3, #1
 8008ed0:	d00a      	beq.n	8008ee8 <_raise_r+0x4c>
 8008ed2:	1c59      	adds	r1, r3, #1
 8008ed4:	d103      	bne.n	8008ede <_raise_r+0x42>
 8008ed6:	2316      	movs	r3, #22
 8008ed8:	6003      	str	r3, [r0, #0]
 8008eda:	2001      	movs	r0, #1
 8008edc:	e7e7      	b.n	8008eae <_raise_r+0x12>
 8008ede:	2400      	movs	r4, #0
 8008ee0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	4798      	blx	r3
 8008ee8:	2000      	movs	r0, #0
 8008eea:	e7e0      	b.n	8008eae <_raise_r+0x12>

08008eec <raise>:
 8008eec:	4b02      	ldr	r3, [pc, #8]	; (8008ef8 <raise+0xc>)
 8008eee:	4601      	mov	r1, r0
 8008ef0:	6818      	ldr	r0, [r3, #0]
 8008ef2:	f7ff bfd3 	b.w	8008e9c <_raise_r>
 8008ef6:	bf00      	nop
 8008ef8:	20000720 	.word	0x20000720

08008efc <_kill_r>:
 8008efc:	b538      	push	{r3, r4, r5, lr}
 8008efe:	4d07      	ldr	r5, [pc, #28]	; (8008f1c <_kill_r+0x20>)
 8008f00:	2300      	movs	r3, #0
 8008f02:	4604      	mov	r4, r0
 8008f04:	4608      	mov	r0, r1
 8008f06:	4611      	mov	r1, r2
 8008f08:	602b      	str	r3, [r5, #0]
 8008f0a:	f7f8 f929 	bl	8001160 <_kill>
 8008f0e:	1c43      	adds	r3, r0, #1
 8008f10:	d102      	bne.n	8008f18 <_kill_r+0x1c>
 8008f12:	682b      	ldr	r3, [r5, #0]
 8008f14:	b103      	cbz	r3, 8008f18 <_kill_r+0x1c>
 8008f16:	6023      	str	r3, [r4, #0]
 8008f18:	bd38      	pop	{r3, r4, r5, pc}
 8008f1a:	bf00      	nop
 8008f1c:	20000b64 	.word	0x20000b64

08008f20 <_getpid_r>:
 8008f20:	f7f8 b916 	b.w	8001150 <_getpid>

08008f24 <__malloc_lock>:
 8008f24:	4801      	ldr	r0, [pc, #4]	; (8008f2c <__malloc_lock+0x8>)
 8008f26:	f000 b809 	b.w	8008f3c <__retarget_lock_acquire_recursive>
 8008f2a:	bf00      	nop
 8008f2c:	20000b68 	.word	0x20000b68

08008f30 <__malloc_unlock>:
 8008f30:	4801      	ldr	r0, [pc, #4]	; (8008f38 <__malloc_unlock+0x8>)
 8008f32:	f000 b804 	b.w	8008f3e <__retarget_lock_release_recursive>
 8008f36:	bf00      	nop
 8008f38:	20000b68 	.word	0x20000b68

08008f3c <__retarget_lock_acquire_recursive>:
 8008f3c:	4770      	bx	lr

08008f3e <__retarget_lock_release_recursive>:
 8008f3e:	4770      	bx	lr

08008f40 <_init>:
 8008f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f42:	bf00      	nop
 8008f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f46:	bc08      	pop	{r3}
 8008f48:	469e      	mov	lr, r3
 8008f4a:	4770      	bx	lr

08008f4c <_fini>:
 8008f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f4e:	bf00      	nop
 8008f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f52:	bc08      	pop	{r3}
 8008f54:	469e      	mov	lr, r3
 8008f56:	4770      	bx	lr
