// Seed: 2168760752
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_5 :
  assert property (@(posedge id_5) id_4 == id_3)
  else assert (1);
  wire id_6;
  assign id_1 = 1'h0;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2
    , id_10,
    output wire id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6,
    input tri0 id_7,
    output wand id_8
);
  wire id_11;
  assign id_4 = id_7;
  module_0(
      id_11, id_11, id_11, id_11
  );
endmodule
