// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/17/2020 19:41:31"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module exp9 (
	CLOCK2_50,
	CLOCK3_50,
	CLOCK4_50,
	CLOCK_50,
	KEY,
	SW,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	VGA_BLANK_N,
	VGA_B,
	VGA_CLK,
	VGA_G,
	VGA_HS,
	VGA_R,
	VGA_SYNC_N,
	VGA_VS);
input 	CLOCK2_50;
input 	CLOCK3_50;
input 	CLOCK4_50;
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	VGA_BLANK_N;
output 	[7:0] VGA_B;
output 	VGA_CLK;
output 	[7:0] VGA_G;
output 	VGA_HS;
output 	[7:0] VGA_R;
output 	VGA_SYNC_N;
output 	VGA_VS;

// Design Ports Information
// CLOCK2_50	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK3_50	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK4_50	=>  Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_BLANK_N	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_AK16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_AH25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_AK29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_AK27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_SYNC_N	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_AK18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK2_50~input_o ;
wire \CLOCK3_50~input_o ;
wire \CLOCK4_50~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \s|my_vgaclk|Add0~105_sumout ;
wire \s|my_vgaclk|Add0~106 ;
wire \s|my_vgaclk|Add0~109_sumout ;
wire \s|my_vgaclk|Add0~110 ;
wire \s|my_vgaclk|Add0~113_sumout ;
wire \s|my_vgaclk|Add0~114 ;
wire \s|my_vgaclk|Add0~117_sumout ;
wire \s|my_vgaclk|Add0~118 ;
wire \s|my_vgaclk|Add0~121_sumout ;
wire \s|my_vgaclk|Add0~122 ;
wire \s|my_vgaclk|Add0~125_sumout ;
wire \s|my_vgaclk|Add0~126 ;
wire \s|my_vgaclk|Add0~53_sumout ;
wire \s|my_vgaclk|Add0~54 ;
wire \s|my_vgaclk|Add0~57_sumout ;
wire \s|my_vgaclk|Add0~58 ;
wire \s|my_vgaclk|Add0~61_sumout ;
wire \s|my_vgaclk|Add0~62 ;
wire \s|my_vgaclk|Add0~33_sumout ;
wire \s|my_vgaclk|Add0~34 ;
wire \s|my_vgaclk|Add0~37_sumout ;
wire \s|my_vgaclk|Add0~38 ;
wire \s|my_vgaclk|Add0~85_sumout ;
wire \s|my_vgaclk|Add0~86 ;
wire \s|my_vgaclk|Add0~89_sumout ;
wire \s|my_vgaclk|Add0~90 ;
wire \s|my_vgaclk|Add0~93_sumout ;
wire \s|my_vgaclk|Add0~94 ;
wire \s|my_vgaclk|Add0~97_sumout ;
wire \s|my_vgaclk|Add0~98 ;
wire \s|my_vgaclk|Add0~41_sumout ;
wire \s|my_vgaclk|Add0~42 ;
wire \s|my_vgaclk|Add0~101_sumout ;
wire \s|my_vgaclk|Add0~102 ;
wire \s|my_vgaclk|Add0~45_sumout ;
wire \s|my_vgaclk|Add0~46 ;
wire \s|my_vgaclk|Add0~49_sumout ;
wire \s|my_vgaclk|Add0~50 ;
wire \s|my_vgaclk|Add0~13_sumout ;
wire \s|my_vgaclk|Add0~14 ;
wire \s|my_vgaclk|Add0~17_sumout ;
wire \s|my_vgaclk|Add0~18 ;
wire \s|my_vgaclk|Add0~65_sumout ;
wire \s|my_vgaclk|Add0~66 ;
wire \s|my_vgaclk|Add0~69_sumout ;
wire \s|my_vgaclk|Add0~70 ;
wire \s|my_vgaclk|Add0~73_sumout ;
wire \s|my_vgaclk|Add0~74 ;
wire \s|my_vgaclk|Add0~77_sumout ;
wire \s|my_vgaclk|Add0~78 ;
wire \s|my_vgaclk|Add0~21_sumout ;
wire \s|my_vgaclk|Add0~22 ;
wire \s|my_vgaclk|Add0~81_sumout ;
wire \s|my_vgaclk|LessThan0~9_combout ;
wire \s|my_vgaclk|LessThan0~3_combout ;
wire \s|my_vgaclk|LessThan0~4_combout ;
wire \s|my_vgaclk|Add0~82 ;
wire \s|my_vgaclk|Add0~25_sumout ;
wire \s|my_vgaclk|Add0~26 ;
wire \s|my_vgaclk|Add0~29_sumout ;
wire \s|my_vgaclk|Add0~30 ;
wire \s|my_vgaclk|Add0~1_sumout ;
wire \s|my_vgaclk|Add0~2 ;
wire \s|my_vgaclk|Add0~5_sumout ;
wire \s|my_vgaclk|LessThan0~8_combout ;
wire \s|my_vgaclk|LessThan0~7_combout ;
wire \s|my_vgaclk|LessThan0~5_combout ;
wire \s|my_vgaclk|LessThan0~6_combout ;
wire \s|my_vgaclk|Add0~6 ;
wire \s|my_vgaclk|Add0~9_sumout ;
wire \s|my_vgaclk|LessThan0~0_combout ;
wire \s|my_vgaclk|LessThan0~1_combout ;
wire \s|my_vgaclk|LessThan0~2_combout ;
wire \s|my_vgaclk|clkout~0_combout ;
wire \s|my_vgaclk|clkout~q ;
wire \s|v|Add0~6 ;
wire \s|v|Add0~1_sumout ;
wire \s|v|Add0~29_sumout ;
wire \s|v|Add0~30 ;
wire \s|v|Add0~25_sumout ;
wire \s|v|Add0~26 ;
wire \s|v|Add0~21_sumout ;
wire \s|v|Add0~22 ;
wire \s|v|Add0~17_sumout ;
wire \s|v|Add0~18 ;
wire \s|v|Add0~13_sumout ;
wire \s|v|Equal0~0_combout ;
wire \s|v|x_cnt[8]~DUPLICATE_q ;
wire \s|v|Add0~2 ;
wire \s|v|Add0~37_sumout ;
wire \s|v|x_cnt~2_combout ;
wire \s|v|Add0~38 ;
wire \s|v|Add0~33_sumout ;
wire \s|v|x_cnt~1_combout ;
wire \s|v|Equal0~1_combout ;
wire \s|v|Add0~14 ;
wire \s|v|Add0~9_sumout ;
wire \s|v|x_cnt~0_combout ;
wire \s|v|Add0~10 ;
wire \s|v|Add0~5_sumout ;
wire \s|v|LessThan2~0_combout ;
wire \s|v|h_valid~0_combout ;
wire \s|v|Add1~22 ;
wire \s|v|Add1~1_sumout ;
wire \s|v|always1~0_combout ;
wire \s|v|always1~2_combout ;
wire \s|v|Equal0~2_combout ;
wire \s|v|always1~1_combout ;
wire \s|v|Add1~33_sumout ;
wire \s|v|y_cnt~0_combout ;
wire \s|v|Add1~34 ;
wire \s|v|Add1~37_sumout ;
wire \s|v|Add1~38 ;
wire \s|v|Add1~13_sumout ;
wire \s|v|Add1~14 ;
wire \s|v|Add1~17_sumout ;
wire \s|v|Add1~18 ;
wire \s|v|Add1~9_sumout ;
wire \s|v|Add1~10 ;
wire \s|v|Add1~5_sumout ;
wire \s|v|Add1~6 ;
wire \s|v|Add1~29_sumout ;
wire \s|v|Add1~30 ;
wire \s|v|Add1~25_sumout ;
wire \s|v|Add1~26 ;
wire \s|v|Add1~21_sumout ;
wire \s|v|valid~1_combout ;
wire \s|v|valid~0_combout ;
wire \s|v|valid~2_combout ;
wire \s|v|Add2~30 ;
wire \s|v|Add2~34 ;
wire \s|v|Add2~38 ;
wire \s|v|Add2~26 ;
wire \s|v|Add2~18 ;
wire \s|v|Add2~22 ;
wire \s|v|Add2~14 ;
wire \s|v|Add2~2 ;
wire \s|v|Add2~5_sumout ;
wire \s|v|Add2~6 ;
wire \s|v|Add2~9_sumout ;
wire \s|v|Add2~1_sumout ;
wire \s|v|Add2~13_sumout ;
wire \s|v|Add2~25_sumout ;
wire \s|v|Add2~29_sumout ;
wire \s|v|Add2~37_sumout ;
wire \s|v|Add2~33_sumout ;
wire \s|LessThan0~2_combout ;
wire \s|v|Add2~17_sumout ;
wire \s|v|Add2~21_sumout ;
wire \s|LessThan1~0_combout ;
wire \s|data~0_combout ;
wire \s|data[3]~feeder_combout ;
wire \s|data[4]~feeder_combout ;
wire \s|data[5]~feeder_combout ;
wire \s|data[7]~feeder_combout ;
wire \s|LessThan0~0_combout ;
wire \s|LessThan0~1_combout ;
wire \s|data~1_combout ;
wire \s|data[9]~feeder_combout ;
wire \s|v|LessThan0~0_combout ;
wire \s|LessThan0~3_combout ;
wire \s|LessThan0~4_combout ;
wire \s|data[16]~feeder_combout ;
wire \s|data[23]~feeder_combout ;
wire \s|v|LessThan1~0_combout ;
wire [9:0] \s|v|y_cnt ;
wire [9:0] \s|v|x_cnt ;
wire [31:0] \s|my_vgaclk|clkcount ;
wire [23:0] \s|data ;


// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX0[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \HEX0[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX0[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX1[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX1[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX1[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \HEX1[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX1[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX1[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \HEX1[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N3
cyclonev_io_obuf \HEX2[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX2[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \HEX2[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \HEX2[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX2[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX2[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \HEX3[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \HEX3[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX3[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \HEX3[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \HEX3[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX4[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX4[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \HEX4[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX4[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \HEX4[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \HEX5[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX5[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX5[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \HEX5[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\s|v|valid~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\s|data [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\s|data [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\s|data [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\s|data [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\s|data [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\s|data [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\s|data [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\s|data [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\s|my_vgaclk|clkout~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\s|data [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\s|data [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\s|data [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\s|data [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\s|data [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\s|data [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\s|data [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\s|data [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\s|v|LessThan0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\s|data [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\s|data [17]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\s|data [18]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\s|data [19]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\s|data [20]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\s|data [21]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\s|data [22]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\s|data [23]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \VGA_VS~output (
	.i(\s|v|LessThan1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X63_Y3_N49
dffeas \s|my_vgaclk|clkcount[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [16]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[16] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N0
cyclonev_lcell_comb \s|my_vgaclk|Add0~105 (
// Equation(s):
// \s|my_vgaclk|Add0~105_sumout  = SUM(( \s|my_vgaclk|clkcount [0] ) + ( VCC ) + ( !VCC ))
// \s|my_vgaclk|Add0~106  = CARRY(( \s|my_vgaclk|clkcount [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\s|my_vgaclk|clkcount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~105_sumout ),
	.cout(\s|my_vgaclk|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~105 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~105 .lut_mask = 64'h0000000000005555;
defparam \s|my_vgaclk|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N2
dffeas \s|my_vgaclk|clkcount[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[0] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N3
cyclonev_lcell_comb \s|my_vgaclk|Add0~109 (
// Equation(s):
// \s|my_vgaclk|Add0~109_sumout  = SUM(( \s|my_vgaclk|clkcount [1] ) + ( GND ) + ( \s|my_vgaclk|Add0~106  ))
// \s|my_vgaclk|Add0~110  = CARRY(( \s|my_vgaclk|clkcount [1] ) + ( GND ) + ( \s|my_vgaclk|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|my_vgaclk|clkcount [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~109_sumout ),
	.cout(\s|my_vgaclk|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~109 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \s|my_vgaclk|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N4
dffeas \s|my_vgaclk|clkcount[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[1] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N6
cyclonev_lcell_comb \s|my_vgaclk|Add0~113 (
// Equation(s):
// \s|my_vgaclk|Add0~113_sumout  = SUM(( \s|my_vgaclk|clkcount [2] ) + ( GND ) + ( \s|my_vgaclk|Add0~110  ))
// \s|my_vgaclk|Add0~114  = CARRY(( \s|my_vgaclk|clkcount [2] ) + ( GND ) + ( \s|my_vgaclk|Add0~110  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~113_sumout ),
	.cout(\s|my_vgaclk|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~113 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~113 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N8
dffeas \s|my_vgaclk|clkcount[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[2] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N9
cyclonev_lcell_comb \s|my_vgaclk|Add0~117 (
// Equation(s):
// \s|my_vgaclk|Add0~117_sumout  = SUM(( \s|my_vgaclk|clkcount [3] ) + ( GND ) + ( \s|my_vgaclk|Add0~114  ))
// \s|my_vgaclk|Add0~118  = CARRY(( \s|my_vgaclk|clkcount [3] ) + ( GND ) + ( \s|my_vgaclk|Add0~114  ))

	.dataa(!\s|my_vgaclk|clkcount [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~117_sumout ),
	.cout(\s|my_vgaclk|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~117 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~117 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N10
dffeas \s|my_vgaclk|clkcount[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[3] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N12
cyclonev_lcell_comb \s|my_vgaclk|Add0~121 (
// Equation(s):
// \s|my_vgaclk|Add0~121_sumout  = SUM(( \s|my_vgaclk|clkcount [4] ) + ( GND ) + ( \s|my_vgaclk|Add0~118  ))
// \s|my_vgaclk|Add0~122  = CARRY(( \s|my_vgaclk|clkcount [4] ) + ( GND ) + ( \s|my_vgaclk|Add0~118  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~121_sumout ),
	.cout(\s|my_vgaclk|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~121 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N14
dffeas \s|my_vgaclk|clkcount[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[4] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N15
cyclonev_lcell_comb \s|my_vgaclk|Add0~125 (
// Equation(s):
// \s|my_vgaclk|Add0~125_sumout  = SUM(( \s|my_vgaclk|clkcount [5] ) + ( GND ) + ( \s|my_vgaclk|Add0~122  ))
// \s|my_vgaclk|Add0~126  = CARRY(( \s|my_vgaclk|clkcount [5] ) + ( GND ) + ( \s|my_vgaclk|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|my_vgaclk|clkcount [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~125_sumout ),
	.cout(\s|my_vgaclk|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~125 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~125 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|my_vgaclk|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N16
dffeas \s|my_vgaclk|clkcount[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[5] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N18
cyclonev_lcell_comb \s|my_vgaclk|Add0~53 (
// Equation(s):
// \s|my_vgaclk|Add0~53_sumout  = SUM(( \s|my_vgaclk|clkcount [6] ) + ( GND ) + ( \s|my_vgaclk|Add0~126  ))
// \s|my_vgaclk|Add0~54  = CARRY(( \s|my_vgaclk|clkcount [6] ) + ( GND ) + ( \s|my_vgaclk|Add0~126  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~53_sumout ),
	.cout(\s|my_vgaclk|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~53 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N19
dffeas \s|my_vgaclk|clkcount[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [6]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[6] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N21
cyclonev_lcell_comb \s|my_vgaclk|Add0~57 (
// Equation(s):
// \s|my_vgaclk|Add0~57_sumout  = SUM(( \s|my_vgaclk|clkcount [7] ) + ( GND ) + ( \s|my_vgaclk|Add0~54  ))
// \s|my_vgaclk|Add0~58  = CARRY(( \s|my_vgaclk|clkcount [7] ) + ( GND ) + ( \s|my_vgaclk|Add0~54  ))

	.dataa(!\s|my_vgaclk|clkcount [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~57_sumout ),
	.cout(\s|my_vgaclk|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~57 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N23
dffeas \s|my_vgaclk|clkcount[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [7]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[7] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N24
cyclonev_lcell_comb \s|my_vgaclk|Add0~61 (
// Equation(s):
// \s|my_vgaclk|Add0~61_sumout  = SUM(( \s|my_vgaclk|clkcount [8] ) + ( GND ) + ( \s|my_vgaclk|Add0~58  ))
// \s|my_vgaclk|Add0~62  = CARRY(( \s|my_vgaclk|clkcount [8] ) + ( GND ) + ( \s|my_vgaclk|Add0~58  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~61_sumout ),
	.cout(\s|my_vgaclk|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~61 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N25
dffeas \s|my_vgaclk|clkcount[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [8]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[8] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N27
cyclonev_lcell_comb \s|my_vgaclk|Add0~33 (
// Equation(s):
// \s|my_vgaclk|Add0~33_sumout  = SUM(( \s|my_vgaclk|clkcount [9] ) + ( GND ) + ( \s|my_vgaclk|Add0~62  ))
// \s|my_vgaclk|Add0~34  = CARRY(( \s|my_vgaclk|clkcount [9] ) + ( GND ) + ( \s|my_vgaclk|Add0~62  ))

	.dataa(!\s|my_vgaclk|clkcount [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~33_sumout ),
	.cout(\s|my_vgaclk|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~33 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N29
dffeas \s|my_vgaclk|clkcount[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [9]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[9] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N30
cyclonev_lcell_comb \s|my_vgaclk|Add0~37 (
// Equation(s):
// \s|my_vgaclk|Add0~37_sumout  = SUM(( \s|my_vgaclk|clkcount [10] ) + ( GND ) + ( \s|my_vgaclk|Add0~34  ))
// \s|my_vgaclk|Add0~38  = CARRY(( \s|my_vgaclk|clkcount [10] ) + ( GND ) + ( \s|my_vgaclk|Add0~34  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~37_sumout ),
	.cout(\s|my_vgaclk|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~37 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N32
dffeas \s|my_vgaclk|clkcount[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [10]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[10] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N33
cyclonev_lcell_comb \s|my_vgaclk|Add0~85 (
// Equation(s):
// \s|my_vgaclk|Add0~85_sumout  = SUM(( \s|my_vgaclk|clkcount [11] ) + ( GND ) + ( \s|my_vgaclk|Add0~38  ))
// \s|my_vgaclk|Add0~86  = CARRY(( \s|my_vgaclk|clkcount [11] ) + ( GND ) + ( \s|my_vgaclk|Add0~38  ))

	.dataa(!\s|my_vgaclk|clkcount [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~85_sumout ),
	.cout(\s|my_vgaclk|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~85 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N35
dffeas \s|my_vgaclk|clkcount[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [11]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[11] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N36
cyclonev_lcell_comb \s|my_vgaclk|Add0~89 (
// Equation(s):
// \s|my_vgaclk|Add0~89_sumout  = SUM(( \s|my_vgaclk|clkcount [12] ) + ( GND ) + ( \s|my_vgaclk|Add0~86  ))
// \s|my_vgaclk|Add0~90  = CARRY(( \s|my_vgaclk|clkcount [12] ) + ( GND ) + ( \s|my_vgaclk|Add0~86  ))

	.dataa(!\s|my_vgaclk|clkcount [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~89_sumout ),
	.cout(\s|my_vgaclk|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~89 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N38
dffeas \s|my_vgaclk|clkcount[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [12]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[12] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N39
cyclonev_lcell_comb \s|my_vgaclk|Add0~93 (
// Equation(s):
// \s|my_vgaclk|Add0~93_sumout  = SUM(( \s|my_vgaclk|clkcount [13] ) + ( GND ) + ( \s|my_vgaclk|Add0~90  ))
// \s|my_vgaclk|Add0~94  = CARRY(( \s|my_vgaclk|clkcount [13] ) + ( GND ) + ( \s|my_vgaclk|Add0~90  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~93_sumout ),
	.cout(\s|my_vgaclk|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~93 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N40
dffeas \s|my_vgaclk|clkcount[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [13]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[13] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N42
cyclonev_lcell_comb \s|my_vgaclk|Add0~97 (
// Equation(s):
// \s|my_vgaclk|Add0~97_sumout  = SUM(( \s|my_vgaclk|clkcount [14] ) + ( GND ) + ( \s|my_vgaclk|Add0~94  ))
// \s|my_vgaclk|Add0~98  = CARRY(( \s|my_vgaclk|clkcount [14] ) + ( GND ) + ( \s|my_vgaclk|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|my_vgaclk|clkcount [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~97_sumout ),
	.cout(\s|my_vgaclk|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~97 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \s|my_vgaclk|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N43
dffeas \s|my_vgaclk|clkcount[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [14]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[14] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N45
cyclonev_lcell_comb \s|my_vgaclk|Add0~41 (
// Equation(s):
// \s|my_vgaclk|Add0~41_sumout  = SUM(( \s|my_vgaclk|clkcount [15] ) + ( GND ) + ( \s|my_vgaclk|Add0~98  ))
// \s|my_vgaclk|Add0~42  = CARRY(( \s|my_vgaclk|clkcount [15] ) + ( GND ) + ( \s|my_vgaclk|Add0~98  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~41_sumout ),
	.cout(\s|my_vgaclk|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~41 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N47
dffeas \s|my_vgaclk|clkcount[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [15]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[15] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N48
cyclonev_lcell_comb \s|my_vgaclk|Add0~101 (
// Equation(s):
// \s|my_vgaclk|Add0~101_sumout  = SUM(( \s|my_vgaclk|clkcount [16] ) + ( GND ) + ( \s|my_vgaclk|Add0~42  ))
// \s|my_vgaclk|Add0~102  = CARRY(( \s|my_vgaclk|clkcount [16] ) + ( GND ) + ( \s|my_vgaclk|Add0~42  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~101_sumout ),
	.cout(\s|my_vgaclk|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~101 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N19
dffeas \s|my_vgaclk|clkcount[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [26]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[26] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N51
cyclonev_lcell_comb \s|my_vgaclk|Add0~45 (
// Equation(s):
// \s|my_vgaclk|Add0~45_sumout  = SUM(( \s|my_vgaclk|clkcount [17] ) + ( GND ) + ( \s|my_vgaclk|Add0~102  ))
// \s|my_vgaclk|Add0~46  = CARRY(( \s|my_vgaclk|clkcount [17] ) + ( GND ) + ( \s|my_vgaclk|Add0~102  ))

	.dataa(!\s|my_vgaclk|clkcount [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~45_sumout ),
	.cout(\s|my_vgaclk|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~45 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N53
dffeas \s|my_vgaclk|clkcount[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [17]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[17] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N54
cyclonev_lcell_comb \s|my_vgaclk|Add0~49 (
// Equation(s):
// \s|my_vgaclk|Add0~49_sumout  = SUM(( \s|my_vgaclk|clkcount [18] ) + ( GND ) + ( \s|my_vgaclk|Add0~46  ))
// \s|my_vgaclk|Add0~50  = CARRY(( \s|my_vgaclk|clkcount [18] ) + ( GND ) + ( \s|my_vgaclk|Add0~46  ))

	.dataa(!\s|my_vgaclk|clkcount [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~49_sumout ),
	.cout(\s|my_vgaclk|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~49 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N55
dffeas \s|my_vgaclk|clkcount[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [18]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[18] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y3_N57
cyclonev_lcell_comb \s|my_vgaclk|Add0~13 (
// Equation(s):
// \s|my_vgaclk|Add0~13_sumout  = SUM(( \s|my_vgaclk|clkcount [19] ) + ( GND ) + ( \s|my_vgaclk|Add0~50  ))
// \s|my_vgaclk|Add0~14  = CARRY(( \s|my_vgaclk|clkcount [19] ) + ( GND ) + ( \s|my_vgaclk|Add0~50  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~13_sumout ),
	.cout(\s|my_vgaclk|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~13 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y3_N59
dffeas \s|my_vgaclk|clkcount[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [19]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[19] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N0
cyclonev_lcell_comb \s|my_vgaclk|Add0~17 (
// Equation(s):
// \s|my_vgaclk|Add0~17_sumout  = SUM(( \s|my_vgaclk|clkcount [20] ) + ( GND ) + ( \s|my_vgaclk|Add0~14  ))
// \s|my_vgaclk|Add0~18  = CARRY(( \s|my_vgaclk|clkcount [20] ) + ( GND ) + ( \s|my_vgaclk|Add0~14  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~17_sumout ),
	.cout(\s|my_vgaclk|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~17 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N1
dffeas \s|my_vgaclk|clkcount[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [20]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[20] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N3
cyclonev_lcell_comb \s|my_vgaclk|Add0~65 (
// Equation(s):
// \s|my_vgaclk|Add0~65_sumout  = SUM(( \s|my_vgaclk|clkcount [21] ) + ( GND ) + ( \s|my_vgaclk|Add0~18  ))
// \s|my_vgaclk|Add0~66  = CARRY(( \s|my_vgaclk|clkcount [21] ) + ( GND ) + ( \s|my_vgaclk|Add0~18  ))

	.dataa(!\s|my_vgaclk|clkcount [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~65_sumout ),
	.cout(\s|my_vgaclk|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~65 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N4
dffeas \s|my_vgaclk|clkcount[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [21]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[21] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N6
cyclonev_lcell_comb \s|my_vgaclk|Add0~69 (
// Equation(s):
// \s|my_vgaclk|Add0~69_sumout  = SUM(( \s|my_vgaclk|clkcount [22] ) + ( GND ) + ( \s|my_vgaclk|Add0~66  ))
// \s|my_vgaclk|Add0~70  = CARRY(( \s|my_vgaclk|clkcount [22] ) + ( GND ) + ( \s|my_vgaclk|Add0~66  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~69_sumout ),
	.cout(\s|my_vgaclk|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~69 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \s|my_vgaclk|clkcount[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [22]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[22] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N9
cyclonev_lcell_comb \s|my_vgaclk|Add0~73 (
// Equation(s):
// \s|my_vgaclk|Add0~73_sumout  = SUM(( \s|my_vgaclk|clkcount [23] ) + ( GND ) + ( \s|my_vgaclk|Add0~70  ))
// \s|my_vgaclk|Add0~74  = CARRY(( \s|my_vgaclk|clkcount [23] ) + ( GND ) + ( \s|my_vgaclk|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|my_vgaclk|clkcount [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~73_sumout ),
	.cout(\s|my_vgaclk|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~73 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \s|my_vgaclk|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N10
dffeas \s|my_vgaclk|clkcount[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [23]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[23] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \s|my_vgaclk|Add0~77 (
// Equation(s):
// \s|my_vgaclk|Add0~77_sumout  = SUM(( \s|my_vgaclk|clkcount [24] ) + ( GND ) + ( \s|my_vgaclk|Add0~74  ))
// \s|my_vgaclk|Add0~78  = CARRY(( \s|my_vgaclk|clkcount [24] ) + ( GND ) + ( \s|my_vgaclk|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|my_vgaclk|clkcount [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~77_sumout ),
	.cout(\s|my_vgaclk|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~77 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|my_vgaclk|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N13
dffeas \s|my_vgaclk|clkcount[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [24]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[24] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N15
cyclonev_lcell_comb \s|my_vgaclk|Add0~21 (
// Equation(s):
// \s|my_vgaclk|Add0~21_sumout  = SUM(( \s|my_vgaclk|clkcount [25] ) + ( GND ) + ( \s|my_vgaclk|Add0~78  ))
// \s|my_vgaclk|Add0~22  = CARRY(( \s|my_vgaclk|clkcount [25] ) + ( GND ) + ( \s|my_vgaclk|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|my_vgaclk|clkcount [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~21_sumout ),
	.cout(\s|my_vgaclk|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~21 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \s|my_vgaclk|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N16
dffeas \s|my_vgaclk|clkcount[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [25]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[25] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \s|my_vgaclk|Add0~81 (
// Equation(s):
// \s|my_vgaclk|Add0~81_sumout  = SUM(( \s|my_vgaclk|clkcount [26] ) + ( GND ) + ( \s|my_vgaclk|Add0~22  ))
// \s|my_vgaclk|Add0~82  = CARRY(( \s|my_vgaclk|clkcount [26] ) + ( GND ) + ( \s|my_vgaclk|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|my_vgaclk|clkcount [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~81_sumout ),
	.cout(\s|my_vgaclk|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~81 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|my_vgaclk|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~9 (
// Equation(s):
// \s|my_vgaclk|LessThan0~9_combout  = ( !\s|my_vgaclk|Add0~89_sumout  & ( !\s|my_vgaclk|Add0~97_sumout  & ( (!\s|my_vgaclk|Add0~101_sumout  & (!\s|my_vgaclk|Add0~85_sumout  & (!\s|my_vgaclk|Add0~81_sumout  & !\s|my_vgaclk|Add0~93_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~101_sumout ),
	.datab(!\s|my_vgaclk|Add0~85_sumout ),
	.datac(!\s|my_vgaclk|Add0~81_sumout ),
	.datad(!\s|my_vgaclk|Add0~93_sumout ),
	.datae(!\s|my_vgaclk|Add0~89_sumout ),
	.dataf(!\s|my_vgaclk|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~9 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~9 .lut_mask = 64'h8000000000000000;
defparam \s|my_vgaclk|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y3_N3
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~3 (
// Equation(s):
// \s|my_vgaclk|LessThan0~3_combout  = ( !\s|my_vgaclk|Add0~109_sumout  & ( !\s|my_vgaclk|Add0~117_sumout  & ( (!\s|my_vgaclk|Add0~105_sumout  & (!\s|my_vgaclk|Add0~125_sumout  & (!\s|my_vgaclk|Add0~121_sumout  & !\s|my_vgaclk|Add0~113_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~105_sumout ),
	.datab(!\s|my_vgaclk|Add0~125_sumout ),
	.datac(!\s|my_vgaclk|Add0~121_sumout ),
	.datad(!\s|my_vgaclk|Add0~113_sumout ),
	.datae(!\s|my_vgaclk|Add0~109_sumout ),
	.dataf(!\s|my_vgaclk|Add0~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~3 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~3 .lut_mask = 64'h8000000000000000;
defparam \s|my_vgaclk|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N48
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~4 (
// Equation(s):
// \s|my_vgaclk|LessThan0~4_combout  = ( !\s|my_vgaclk|Add0~65_sumout  & ( !\s|my_vgaclk|Add0~73_sumout  & ( (\s|my_vgaclk|LessThan0~9_combout  & (!\s|my_vgaclk|Add0~77_sumout  & (\s|my_vgaclk|LessThan0~3_combout  & !\s|my_vgaclk|Add0~69_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|LessThan0~9_combout ),
	.datab(!\s|my_vgaclk|Add0~77_sumout ),
	.datac(!\s|my_vgaclk|LessThan0~3_combout ),
	.datad(!\s|my_vgaclk|Add0~69_sumout ),
	.datae(!\s|my_vgaclk|Add0~65_sumout ),
	.dataf(!\s|my_vgaclk|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~4 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~4 .lut_mask = 64'h0400000000000000;
defparam \s|my_vgaclk|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N31
dffeas \s|my_vgaclk|clkcount[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [30]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[30] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N21
cyclonev_lcell_comb \s|my_vgaclk|Add0~25 (
// Equation(s):
// \s|my_vgaclk|Add0~25_sumout  = SUM(( \s|my_vgaclk|clkcount [27] ) + ( GND ) + ( \s|my_vgaclk|Add0~82  ))
// \s|my_vgaclk|Add0~26  = CARRY(( \s|my_vgaclk|clkcount [27] ) + ( GND ) + ( \s|my_vgaclk|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|my_vgaclk|clkcount [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~25_sumout ),
	.cout(\s|my_vgaclk|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~25 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|my_vgaclk|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N23
dffeas \s|my_vgaclk|clkcount[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [27]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[27] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \s|my_vgaclk|Add0~29 (
// Equation(s):
// \s|my_vgaclk|Add0~29_sumout  = SUM(( \s|my_vgaclk|clkcount [28] ) + ( GND ) + ( \s|my_vgaclk|Add0~26  ))
// \s|my_vgaclk|Add0~30  = CARRY(( \s|my_vgaclk|clkcount [28] ) + ( GND ) + ( \s|my_vgaclk|Add0~26  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~29_sumout ),
	.cout(\s|my_vgaclk|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~29 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N25
dffeas \s|my_vgaclk|clkcount[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [28]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[28] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \s|my_vgaclk|Add0~1 (
// Equation(s):
// \s|my_vgaclk|Add0~1_sumout  = SUM(( \s|my_vgaclk|clkcount [29] ) + ( GND ) + ( \s|my_vgaclk|Add0~30  ))
// \s|my_vgaclk|Add0~2  = CARRY(( \s|my_vgaclk|clkcount [29] ) + ( GND ) + ( \s|my_vgaclk|Add0~30  ))

	.dataa(!\s|my_vgaclk|clkcount [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~1_sumout ),
	.cout(\s|my_vgaclk|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~1 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N28
dffeas \s|my_vgaclk|clkcount[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [29]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[29] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N30
cyclonev_lcell_comb \s|my_vgaclk|Add0~5 (
// Equation(s):
// \s|my_vgaclk|Add0~5_sumout  = SUM(( \s|my_vgaclk|clkcount [30] ) + ( GND ) + ( \s|my_vgaclk|Add0~2  ))
// \s|my_vgaclk|Add0~6  = CARRY(( \s|my_vgaclk|clkcount [30] ) + ( GND ) + ( \s|my_vgaclk|Add0~2  ))

	.dataa(gnd),
	.datab(!\s|my_vgaclk|clkcount [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~5_sumout ),
	.cout(\s|my_vgaclk|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~5 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \s|my_vgaclk|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N3
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~8 (
// Equation(s):
// \s|my_vgaclk|LessThan0~8_combout  = ( !\s|my_vgaclk|Add0~49_sumout  & ( !\s|my_vgaclk|Add0~41_sumout  ) )

	.dataa(!\s|my_vgaclk|Add0~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|my_vgaclk|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~8 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~8 .lut_mask = 64'hAAAAAAAA00000000;
defparam \s|my_vgaclk|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N24
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~7 (
// Equation(s):
// \s|my_vgaclk|LessThan0~7_combout  = ( !\s|my_vgaclk|Add0~57_sumout  & ( !\s|my_vgaclk|Add0~53_sumout  & ( (!\s|my_vgaclk|Add0~33_sumout  & (!\s|my_vgaclk|Add0~45_sumout  & (!\s|my_vgaclk|Add0~37_sumout  & !\s|my_vgaclk|Add0~61_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~33_sumout ),
	.datab(!\s|my_vgaclk|Add0~45_sumout ),
	.datac(!\s|my_vgaclk|Add0~37_sumout ),
	.datad(!\s|my_vgaclk|Add0~61_sumout ),
	.datae(!\s|my_vgaclk|Add0~57_sumout ),
	.dataf(!\s|my_vgaclk|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~7 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~7 .lut_mask = 64'h8000000000000000;
defparam \s|my_vgaclk|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N48
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~5 (
// Equation(s):
// \s|my_vgaclk|LessThan0~5_combout  = ( \s|my_vgaclk|LessThan0~8_combout  & ( \s|my_vgaclk|LessThan0~7_combout  & ( (!\s|my_vgaclk|Add0~13_sumout  & (!\s|my_vgaclk|Add0~17_sumout  & (!\s|my_vgaclk|Add0~21_sumout  & !\s|my_vgaclk|Add0~25_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~13_sumout ),
	.datab(!\s|my_vgaclk|Add0~17_sumout ),
	.datac(!\s|my_vgaclk|Add0~21_sumout ),
	.datad(!\s|my_vgaclk|Add0~25_sumout ),
	.datae(!\s|my_vgaclk|LessThan0~8_combout ),
	.dataf(!\s|my_vgaclk|LessThan0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~5 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~5 .lut_mask = 64'h0000000000008000;
defparam \s|my_vgaclk|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~6 (
// Equation(s):
// \s|my_vgaclk|LessThan0~6_combout  = ( \s|my_vgaclk|Add0~1_sumout  & ( \s|my_vgaclk|Add0~29_sumout  ) ) # ( !\s|my_vgaclk|Add0~1_sumout  & ( \s|my_vgaclk|Add0~29_sumout  ) ) # ( \s|my_vgaclk|Add0~1_sumout  & ( !\s|my_vgaclk|Add0~29_sumout  ) ) # ( 
// !\s|my_vgaclk|Add0~1_sumout  & ( !\s|my_vgaclk|Add0~29_sumout  & ( (!\s|my_vgaclk|LessThan0~4_combout ) # (((!\s|my_vgaclk|LessThan0~5_combout ) # (\s|my_vgaclk|Add0~9_sumout )) # (\s|my_vgaclk|Add0~5_sumout )) ) ) )

	.dataa(!\s|my_vgaclk|LessThan0~4_combout ),
	.datab(!\s|my_vgaclk|Add0~5_sumout ),
	.datac(!\s|my_vgaclk|Add0~9_sumout ),
	.datad(!\s|my_vgaclk|LessThan0~5_combout ),
	.datae(!\s|my_vgaclk|Add0~1_sumout ),
	.dataf(!\s|my_vgaclk|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~6 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~6 .lut_mask = 64'hFFBFFFFFFFFFFFFF;
defparam \s|my_vgaclk|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N34
dffeas \s|my_vgaclk|clkcount[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\s|my_vgaclk|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|my_vgaclk|LessThan0~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkcount [31]),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkcount[31] .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkcount[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \s|my_vgaclk|Add0~9 (
// Equation(s):
// \s|my_vgaclk|Add0~9_sumout  = SUM(( \s|my_vgaclk|clkcount [31] ) + ( GND ) + ( \s|my_vgaclk|Add0~6  ))

	.dataa(!\s|my_vgaclk|clkcount [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|my_vgaclk|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|my_vgaclk|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|Add0~9 .extended_lut = "off";
defparam \s|my_vgaclk|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \s|my_vgaclk|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N30
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~0 (
// Equation(s):
// \s|my_vgaclk|LessThan0~0_combout  = ( !\s|my_vgaclk|Add0~57_sumout  & ( !\s|my_vgaclk|Add0~53_sumout  & ( !\s|my_vgaclk|Add0~61_sumout  ) ) )

	.dataa(gnd),
	.datab(!\s|my_vgaclk|Add0~61_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\s|my_vgaclk|Add0~57_sumout ),
	.dataf(!\s|my_vgaclk|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~0 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~0 .lut_mask = 64'hCCCC000000000000;
defparam \s|my_vgaclk|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N6
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~1 (
// Equation(s):
// \s|my_vgaclk|LessThan0~1_combout  = ( !\s|my_vgaclk|Add0~45_sumout  & ( !\s|my_vgaclk|Add0~37_sumout  & ( (!\s|my_vgaclk|Add0~33_sumout  & (!\s|my_vgaclk|Add0~49_sumout  & (!\s|my_vgaclk|Add0~41_sumout  & \s|my_vgaclk|LessThan0~0_combout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~33_sumout ),
	.datab(!\s|my_vgaclk|Add0~49_sumout ),
	.datac(!\s|my_vgaclk|Add0~41_sumout ),
	.datad(!\s|my_vgaclk|LessThan0~0_combout ),
	.datae(!\s|my_vgaclk|Add0~45_sumout ),
	.dataf(!\s|my_vgaclk|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~1 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~1 .lut_mask = 64'h0080000000000000;
defparam \s|my_vgaclk|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y3_N42
cyclonev_lcell_comb \s|my_vgaclk|LessThan0~2 (
// Equation(s):
// \s|my_vgaclk|LessThan0~2_combout  = ( !\s|my_vgaclk|Add0~13_sumout  & ( \s|my_vgaclk|LessThan0~1_combout  & ( (!\s|my_vgaclk|Add0~21_sumout  & (!\s|my_vgaclk|Add0~17_sumout  & (!\s|my_vgaclk|Add0~29_sumout  & !\s|my_vgaclk|Add0~25_sumout ))) ) ) )

	.dataa(!\s|my_vgaclk|Add0~21_sumout ),
	.datab(!\s|my_vgaclk|Add0~17_sumout ),
	.datac(!\s|my_vgaclk|Add0~29_sumout ),
	.datad(!\s|my_vgaclk|Add0~25_sumout ),
	.datae(!\s|my_vgaclk|Add0~13_sumout ),
	.dataf(!\s|my_vgaclk|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|LessThan0~2 .extended_lut = "off";
defparam \s|my_vgaclk|LessThan0~2 .lut_mask = 64'h0000000080000000;
defparam \s|my_vgaclk|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N42
cyclonev_lcell_comb \s|my_vgaclk|clkout~0 (
// Equation(s):
// \s|my_vgaclk|clkout~0_combout  = ( !\s|my_vgaclk|Add0~1_sumout  & ( \s|my_vgaclk|clkout~q  & ( (!\s|my_vgaclk|Add0~9_sumout  & (!\s|my_vgaclk|Add0~5_sumout  & (\s|my_vgaclk|LessThan0~4_combout  & \s|my_vgaclk|LessThan0~2_combout ))) ) ) ) # ( 
// \s|my_vgaclk|Add0~1_sumout  & ( !\s|my_vgaclk|clkout~q  ) ) # ( !\s|my_vgaclk|Add0~1_sumout  & ( !\s|my_vgaclk|clkout~q  & ( (((!\s|my_vgaclk|LessThan0~4_combout ) # (!\s|my_vgaclk|LessThan0~2_combout )) # (\s|my_vgaclk|Add0~5_sumout )) # 
// (\s|my_vgaclk|Add0~9_sumout ) ) ) )

	.dataa(!\s|my_vgaclk|Add0~9_sumout ),
	.datab(!\s|my_vgaclk|Add0~5_sumout ),
	.datac(!\s|my_vgaclk|LessThan0~4_combout ),
	.datad(!\s|my_vgaclk|LessThan0~2_combout ),
	.datae(!\s|my_vgaclk|Add0~1_sumout ),
	.dataf(!\s|my_vgaclk|clkout~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|my_vgaclk|clkout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|my_vgaclk|clkout~0 .extended_lut = "off";
defparam \s|my_vgaclk|clkout~0 .lut_mask = 64'hFFF7FFFF00080000;
defparam \s|my_vgaclk|clkout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N53
dffeas \s|my_vgaclk|clkout (
	.clk(\CLOCK_50~input_o ),
	.d(gnd),
	.asdata(\s|my_vgaclk|clkout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|my_vgaclk|clkout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \s|my_vgaclk|clkout .is_wysiwyg = "true";
defparam \s|my_vgaclk|clkout .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N48
cyclonev_lcell_comb \s|v|Add0~5 (
// Equation(s):
// \s|v|Add0~5_sumout  = SUM(( \s|v|x_cnt [6] ) + ( GND ) + ( \s|v|Add0~10  ))
// \s|v|Add0~6  = CARRY(( \s|v|x_cnt [6] ) + ( GND ) + ( \s|v|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~5_sumout ),
	.cout(\s|v|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~5 .extended_lut = "off";
defparam \s|v|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N51
cyclonev_lcell_comb \s|v|Add0~1 (
// Equation(s):
// \s|v|Add0~1_sumout  = SUM(( \s|v|x_cnt [7] ) + ( GND ) + ( \s|v|Add0~6  ))
// \s|v|Add0~2  = CARRY(( \s|v|x_cnt [7] ) + ( GND ) + ( \s|v|Add0~6  ))

	.dataa(!\s|v|x_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~1_sumout ),
	.cout(\s|v|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~1 .extended_lut = "off";
defparam \s|v|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N1
dffeas \s|v|x_cnt[7] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[7] .is_wysiwyg = "true";
defparam \s|v|x_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N30
cyclonev_lcell_comb \s|v|Add0~29 (
// Equation(s):
// \s|v|Add0~29_sumout  = SUM(( \s|v|x_cnt [0] ) + ( VCC ) + ( !VCC ))
// \s|v|Add0~30  = CARRY(( \s|v|x_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~29_sumout ),
	.cout(\s|v|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~29 .extended_lut = "off";
defparam \s|v|Add0~29 .lut_mask = 64'h0000000000000F0F;
defparam \s|v|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N20
dffeas \s|v|x_cnt[0] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[0] .is_wysiwyg = "true";
defparam \s|v|x_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N33
cyclonev_lcell_comb \s|v|Add0~25 (
// Equation(s):
// \s|v|Add0~25_sumout  = SUM(( \s|v|x_cnt [1] ) + ( GND ) + ( \s|v|Add0~30  ))
// \s|v|Add0~26  = CARRY(( \s|v|x_cnt [1] ) + ( GND ) + ( \s|v|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~25_sumout ),
	.cout(\s|v|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~25 .extended_lut = "off";
defparam \s|v|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N23
dffeas \s|v|x_cnt[1] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[1] .is_wysiwyg = "true";
defparam \s|v|x_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N36
cyclonev_lcell_comb \s|v|Add0~21 (
// Equation(s):
// \s|v|Add0~21_sumout  = SUM(( \s|v|x_cnt [2] ) + ( GND ) + ( \s|v|Add0~26  ))
// \s|v|Add0~22  = CARRY(( \s|v|x_cnt [2] ) + ( GND ) + ( \s|v|Add0~26  ))

	.dataa(gnd),
	.datab(!\s|v|x_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~21_sumout ),
	.cout(\s|v|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~21 .extended_lut = "off";
defparam \s|v|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \s|v|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N38
dffeas \s|v|x_cnt[2] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[2] .is_wysiwyg = "true";
defparam \s|v|x_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N39
cyclonev_lcell_comb \s|v|Add0~17 (
// Equation(s):
// \s|v|Add0~17_sumout  = SUM(( \s|v|x_cnt [3] ) + ( GND ) + ( \s|v|Add0~22  ))
// \s|v|Add0~18  = CARRY(( \s|v|x_cnt [3] ) + ( GND ) + ( \s|v|Add0~22  ))

	.dataa(!\s|v|x_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~17_sumout ),
	.cout(\s|v|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~17 .extended_lut = "off";
defparam \s|v|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N41
dffeas \s|v|x_cnt[3] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[3] .is_wysiwyg = "true";
defparam \s|v|x_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N42
cyclonev_lcell_comb \s|v|Add0~13 (
// Equation(s):
// \s|v|Add0~13_sumout  = SUM(( \s|v|x_cnt [4] ) + ( GND ) + ( \s|v|Add0~18  ))
// \s|v|Add0~14  = CARRY(( \s|v|x_cnt [4] ) + ( GND ) + ( \s|v|Add0~18  ))

	.dataa(gnd),
	.datab(!\s|v|x_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~13_sumout ),
	.cout(\s|v|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~13 .extended_lut = "off";
defparam \s|v|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \s|v|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N44
dffeas \s|v|x_cnt[4] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[4] .is_wysiwyg = "true";
defparam \s|v|x_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N18
cyclonev_lcell_comb \s|v|Equal0~0 (
// Equation(s):
// \s|v|Equal0~0_combout  = ( !\s|v|x_cnt [4] & ( (!\s|v|x_cnt [3] & (!\s|v|x_cnt [2] & (!\s|v|x_cnt [1] & !\s|v|x_cnt [0]))) ) )

	.dataa(!\s|v|x_cnt [3]),
	.datab(!\s|v|x_cnt [2]),
	.datac(!\s|v|x_cnt [1]),
	.datad(!\s|v|x_cnt [0]),
	.datae(gnd),
	.dataf(!\s|v|x_cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Equal0~0 .extended_lut = "off";
defparam \s|v|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \s|v|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N28
dffeas \s|v|x_cnt[8]~DUPLICATE (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|v|x_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[8]~DUPLICATE .is_wysiwyg = "true";
defparam \s|v|x_cnt[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N54
cyclonev_lcell_comb \s|v|Add0~37 (
// Equation(s):
// \s|v|Add0~37_sumout  = SUM(( \s|v|x_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \s|v|Add0~2  ))
// \s|v|Add0~38  = CARRY(( \s|v|x_cnt[8]~DUPLICATE_q  ) + ( GND ) + ( \s|v|Add0~2  ))

	.dataa(gnd),
	.datab(!\s|v|x_cnt[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~37_sumout ),
	.cout(\s|v|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~37 .extended_lut = "off";
defparam \s|v|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \s|v|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N27
cyclonev_lcell_comb \s|v|x_cnt~2 (
// Equation(s):
// \s|v|x_cnt~2_combout  = ( \s|v|Equal0~1_combout  & ( (!\s|v|Equal0~0_combout  & \s|v|Add0~37_sumout ) ) ) # ( !\s|v|Equal0~1_combout  & ( \s|v|Add0~37_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|Equal0~0_combout ),
	.datad(!\s|v|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\s|v|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|x_cnt~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|x_cnt~2 .extended_lut = "off";
defparam \s|v|x_cnt~2 .lut_mask = 64'h00FF00FF00F000F0;
defparam \s|v|x_cnt~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N29
dffeas \s|v|x_cnt[8] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|v|x_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[8] .is_wysiwyg = "true";
defparam \s|v|x_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N57
cyclonev_lcell_comb \s|v|Add0~33 (
// Equation(s):
// \s|v|Add0~33_sumout  = SUM(( \s|v|x_cnt [9] ) + ( GND ) + ( \s|v|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~33 .extended_lut = "off";
defparam \s|v|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N15
cyclonev_lcell_comb \s|v|x_cnt~1 (
// Equation(s):
// \s|v|x_cnt~1_combout  = (\s|v|Add0~33_sumout  & ((!\s|v|Equal0~1_combout ) # (!\s|v|Equal0~0_combout )))

	.dataa(!\s|v|Equal0~1_combout ),
	.datab(!\s|v|Equal0~0_combout ),
	.datac(!\s|v|Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|x_cnt~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|x_cnt~1 .extended_lut = "off";
defparam \s|v|x_cnt~1 .lut_mask = 64'h0E0E0E0E0E0E0E0E;
defparam \s|v|x_cnt~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N16
dffeas \s|v|x_cnt[9] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|v|x_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[9] .is_wysiwyg = "true";
defparam \s|v|x_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N24
cyclonev_lcell_comb \s|v|Equal0~1 (
// Equation(s):
// \s|v|Equal0~1_combout  = ( \s|v|x_cnt [9] & ( (!\s|v|x_cnt [7] & (\s|v|x_cnt [5] & (\s|v|x_cnt [8] & !\s|v|x_cnt [6]))) ) )

	.dataa(!\s|v|x_cnt [7]),
	.datab(!\s|v|x_cnt [5]),
	.datac(!\s|v|x_cnt [8]),
	.datad(!\s|v|x_cnt [6]),
	.datae(gnd),
	.dataf(!\s|v|x_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Equal0~1 .extended_lut = "off";
defparam \s|v|Equal0~1 .lut_mask = 64'h0000000002000200;
defparam \s|v|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N45
cyclonev_lcell_comb \s|v|Add0~9 (
// Equation(s):
// \s|v|Add0~9_sumout  = SUM(( \s|v|x_cnt [5] ) + ( GND ) + ( \s|v|Add0~14  ))
// \s|v|Add0~10  = CARRY(( \s|v|x_cnt [5] ) + ( GND ) + ( \s|v|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add0~9_sumout ),
	.cout(\s|v|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add0~9 .extended_lut = "off";
defparam \s|v|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N12
cyclonev_lcell_comb \s|v|x_cnt~0 (
// Equation(s):
// \s|v|x_cnt~0_combout  = (\s|v|Add0~9_sumout  & ((!\s|v|Equal0~1_combout ) # (!\s|v|Equal0~0_combout )))

	.dataa(!\s|v|Equal0~1_combout ),
	.datab(!\s|v|Equal0~0_combout ),
	.datac(gnd),
	.datad(!\s|v|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|x_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|x_cnt~0 .extended_lut = "off";
defparam \s|v|x_cnt~0 .lut_mask = 64'h00EE00EE00EE00EE;
defparam \s|v|x_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y4_N14
dffeas \s|v|x_cnt[5] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|v|x_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[5] .is_wysiwyg = "true";
defparam \s|v|x_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y4_N10
dffeas \s|v|x_cnt[6] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|x_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|x_cnt[6] .is_wysiwyg = "true";
defparam \s|v|x_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N21
cyclonev_lcell_comb \s|v|LessThan2~0 (
// Equation(s):
// \s|v|LessThan2~0_combout  = ( \s|v|x_cnt [0] & ( \s|v|x_cnt [4] ) ) # ( !\s|v|x_cnt [0] & ( (\s|v|x_cnt [4] & (((\s|v|x_cnt [1]) # (\s|v|x_cnt [2])) # (\s|v|x_cnt [3]))) ) )

	.dataa(!\s|v|x_cnt [3]),
	.datab(!\s|v|x_cnt [2]),
	.datac(!\s|v|x_cnt [4]),
	.datad(!\s|v|x_cnt [1]),
	.datae(gnd),
	.dataf(!\s|v|x_cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|LessThan2~0 .extended_lut = "off";
defparam \s|v|LessThan2~0 .lut_mask = 64'h070F070F0F0F0F0F;
defparam \s|v|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N6
cyclonev_lcell_comb \s|v|h_valid~0 (
// Equation(s):
// \s|v|h_valid~0_combout  = ( \s|v|LessThan2~0_combout  & ( \s|v|x_cnt [9] & ( \s|v|x_cnt[8]~DUPLICATE_q  ) ) ) # ( !\s|v|LessThan2~0_combout  & ( \s|v|x_cnt [9] & ( (\s|v|x_cnt[8]~DUPLICATE_q  & (((\s|v|x_cnt [5]) # (\s|v|x_cnt [7])) # (\s|v|x_cnt [6]))) ) 
// ) ) # ( \s|v|LessThan2~0_combout  & ( !\s|v|x_cnt [9] & ( (!\s|v|x_cnt[8]~DUPLICATE_q  & !\s|v|x_cnt [7]) ) ) ) # ( !\s|v|LessThan2~0_combout  & ( !\s|v|x_cnt [9] & ( (!\s|v|x_cnt[8]~DUPLICATE_q  & ((!\s|v|x_cnt [7]) # ((!\s|v|x_cnt [6] & !\s|v|x_cnt 
// [5])))) ) ) )

	.dataa(!\s|v|x_cnt [6]),
	.datab(!\s|v|x_cnt[8]~DUPLICATE_q ),
	.datac(!\s|v|x_cnt [7]),
	.datad(!\s|v|x_cnt [5]),
	.datae(!\s|v|LessThan2~0_combout ),
	.dataf(!\s|v|x_cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|h_valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|h_valid~0 .extended_lut = "off";
defparam \s|v|h_valid~0 .lut_mask = 64'hC8C0C0C013333333;
defparam \s|v|h_valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N24
cyclonev_lcell_comb \s|v|Add1~21 (
// Equation(s):
// \s|v|Add1~21_sumout  = SUM(( \s|v|y_cnt [8] ) + ( GND ) + ( \s|v|Add1~26  ))
// \s|v|Add1~22  = CARRY(( \s|v|y_cnt [8] ) + ( GND ) + ( \s|v|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|y_cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~21_sumout ),
	.cout(\s|v|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~21 .extended_lut = "off";
defparam \s|v|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N27
cyclonev_lcell_comb \s|v|Add1~1 (
// Equation(s):
// \s|v|Add1~1_sumout  = SUM(( \s|v|y_cnt [9] ) + ( GND ) + ( \s|v|Add1~22  ))

	.dataa(!\s|v|y_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~1 .extended_lut = "off";
defparam \s|v|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \s|v|always1~0 (
// Equation(s):
// \s|v|always1~0_combout  = ( !\s|v|y_cnt [5] & ( (!\s|v|y_cnt [8] & (!\s|v|y_cnt [4] & (!\s|v|y_cnt [7] & !\s|v|y_cnt [6]))) ) )

	.dataa(!\s|v|y_cnt [8]),
	.datab(!\s|v|y_cnt [4]),
	.datac(!\s|v|y_cnt [7]),
	.datad(!\s|v|y_cnt [6]),
	.datae(gnd),
	.dataf(!\s|v|y_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|always1~0 .extended_lut = "off";
defparam \s|v|always1~0 .lut_mask = 64'h8000800000000000;
defparam \s|v|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \s|v|always1~2 (
// Equation(s):
// \s|v|always1~2_combout  = ( \s|v|always1~1_combout  & ( (\s|v|Equal0~1_combout  & (\s|v|Equal0~0_combout  & \s|v|always1~0_combout )) ) )

	.dataa(!\s|v|Equal0~1_combout ),
	.datab(!\s|v|Equal0~0_combout ),
	.datac(!\s|v|always1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|v|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|always1~2 .extended_lut = "off";
defparam \s|v|always1~2 .lut_mask = 64'h0000000001010101;
defparam \s|v|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N21
cyclonev_lcell_comb \s|v|Equal0~2 (
// Equation(s):
// \s|v|Equal0~2_combout  = ( \s|v|Equal0~0_combout  & ( \s|v|Equal0~1_combout  ) )

	.dataa(!\s|v|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|v|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Equal0~2 .extended_lut = "off";
defparam \s|v|Equal0~2 .lut_mask = 64'h0000000055555555;
defparam \s|v|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N35
dffeas \s|v|y_cnt[9] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[9] .is_wysiwyg = "true";
defparam \s|v|y_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N54
cyclonev_lcell_comb \s|v|always1~1 (
// Equation(s):
// \s|v|always1~1_combout  = ( \s|v|y_cnt [2] & ( (\s|v|y_cnt [9] & (!\s|v|y_cnt [1] & (\s|v|y_cnt [3] & \s|v|y_cnt [0]))) ) )

	.dataa(!\s|v|y_cnt [9]),
	.datab(!\s|v|y_cnt [1]),
	.datac(!\s|v|y_cnt [3]),
	.datad(!\s|v|y_cnt [0]),
	.datae(gnd),
	.dataf(!\s|v|y_cnt [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|always1~1 .extended_lut = "off";
defparam \s|v|always1~1 .lut_mask = 64'h0000000000040004;
defparam \s|v|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \s|v|Add1~33 (
// Equation(s):
// \s|v|Add1~33_sumout  = SUM(( \s|v|y_cnt [0] ) + ( VCC ) + ( !VCC ))
// \s|v|Add1~34  = CARRY(( \s|v|y_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|y_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~33_sumout ),
	.cout(\s|v|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~33 .extended_lut = "off";
defparam \s|v|Add1~33 .lut_mask = 64'h0000000000000F0F;
defparam \s|v|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \s|v|y_cnt~0 (
// Equation(s):
// \s|v|y_cnt~0_combout  = ( \s|v|y_cnt [0] & ( \s|v|Equal0~1_combout  & ( (!\s|v|Equal0~0_combout ) # (((\s|v|always1~1_combout  & \s|v|always1~0_combout )) # (\s|v|Add1~33_sumout )) ) ) ) # ( !\s|v|y_cnt [0] & ( \s|v|Equal0~1_combout  & ( 
// (\s|v|Equal0~0_combout  & (((\s|v|always1~1_combout  & \s|v|always1~0_combout )) # (\s|v|Add1~33_sumout ))) ) ) ) # ( \s|v|y_cnt [0] & ( !\s|v|Equal0~1_combout  ) )

	.dataa(!\s|v|Equal0~0_combout ),
	.datab(!\s|v|always1~1_combout ),
	.datac(!\s|v|Add1~33_sumout ),
	.datad(!\s|v|always1~0_combout ),
	.datae(!\s|v|y_cnt [0]),
	.dataf(!\s|v|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|y_cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|y_cnt~0 .extended_lut = "off";
defparam \s|v|y_cnt~0 .lut_mask = 64'h0000FFFF0515AFBF;
defparam \s|v|y_cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N56
dffeas \s|v|y_cnt[0] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|y_cnt~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[0] .is_wysiwyg = "true";
defparam \s|v|y_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N3
cyclonev_lcell_comb \s|v|Add1~37 (
// Equation(s):
// \s|v|Add1~37_sumout  = SUM(( \s|v|y_cnt [1] ) + ( GND ) + ( \s|v|Add1~34  ))
// \s|v|Add1~38  = CARRY(( \s|v|y_cnt [1] ) + ( GND ) + ( \s|v|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|y_cnt [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~37_sumout ),
	.cout(\s|v|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~37 .extended_lut = "off";
defparam \s|v|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \s|v|y_cnt[1] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[1] .is_wysiwyg = "true";
defparam \s|v|y_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N6
cyclonev_lcell_comb \s|v|Add1~13 (
// Equation(s):
// \s|v|Add1~13_sumout  = SUM(( \s|v|y_cnt [2] ) + ( GND ) + ( \s|v|Add1~38  ))
// \s|v|Add1~14  = CARRY(( \s|v|y_cnt [2] ) + ( GND ) + ( \s|v|Add1~38  ))

	.dataa(gnd),
	.datab(!\s|v|y_cnt [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~13_sumout ),
	.cout(\s|v|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~13 .extended_lut = "off";
defparam \s|v|Add1~13 .lut_mask = 64'h0000FFFF00003333;
defparam \s|v|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \s|v|y_cnt[2] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[2] .is_wysiwyg = "true";
defparam \s|v|y_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N9
cyclonev_lcell_comb \s|v|Add1~17 (
// Equation(s):
// \s|v|Add1~17_sumout  = SUM(( \s|v|y_cnt [3] ) + ( GND ) + ( \s|v|Add1~14  ))
// \s|v|Add1~18  = CARRY(( \s|v|y_cnt [3] ) + ( GND ) + ( \s|v|Add1~14  ))

	.dataa(!\s|v|y_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~17_sumout ),
	.cout(\s|v|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~17 .extended_lut = "off";
defparam \s|v|Add1~17 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \s|v|y_cnt[3] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[3] .is_wysiwyg = "true";
defparam \s|v|y_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N12
cyclonev_lcell_comb \s|v|Add1~9 (
// Equation(s):
// \s|v|Add1~9_sumout  = SUM(( \s|v|y_cnt [4] ) + ( GND ) + ( \s|v|Add1~18  ))
// \s|v|Add1~10  = CARRY(( \s|v|y_cnt [4] ) + ( GND ) + ( \s|v|Add1~18  ))

	.dataa(gnd),
	.datab(!\s|v|y_cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~9_sumout ),
	.cout(\s|v|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~9 .extended_lut = "off";
defparam \s|v|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \s|v|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N41
dffeas \s|v|y_cnt[4] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[4] .is_wysiwyg = "true";
defparam \s|v|y_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N15
cyclonev_lcell_comb \s|v|Add1~5 (
// Equation(s):
// \s|v|Add1~5_sumout  = SUM(( \s|v|y_cnt [5] ) + ( GND ) + ( \s|v|Add1~10  ))
// \s|v|Add1~6  = CARRY(( \s|v|y_cnt [5] ) + ( GND ) + ( \s|v|Add1~10  ))

	.dataa(!\s|v|y_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~5_sumout ),
	.cout(\s|v|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~5 .extended_lut = "off";
defparam \s|v|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \s|v|y_cnt[5] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[5] .is_wysiwyg = "true";
defparam \s|v|y_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \s|v|Add1~29 (
// Equation(s):
// \s|v|Add1~29_sumout  = SUM(( \s|v|y_cnt [6] ) + ( GND ) + ( \s|v|Add1~6  ))
// \s|v|Add1~30  = CARRY(( \s|v|y_cnt [6] ) + ( GND ) + ( \s|v|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|y_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~29_sumout ),
	.cout(\s|v|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~29 .extended_lut = "off";
defparam \s|v|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \s|v|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N50
dffeas \s|v|y_cnt[6] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[6] .is_wysiwyg = "true";
defparam \s|v|y_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N21
cyclonev_lcell_comb \s|v|Add1~25 (
// Equation(s):
// \s|v|Add1~25_sumout  = SUM(( \s|v|y_cnt [7] ) + ( GND ) + ( \s|v|Add1~30  ))
// \s|v|Add1~26  = CARRY(( \s|v|y_cnt [7] ) + ( GND ) + ( \s|v|Add1~30  ))

	.dataa(!\s|v|y_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add1~25_sumout ),
	.cout(\s|v|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add1~25 .extended_lut = "off";
defparam \s|v|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas \s|v|y_cnt[7] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[7] .is_wysiwyg = "true";
defparam \s|v|y_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N4
dffeas \s|v|y_cnt[8] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|v|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\s|v|always1~2_combout ),
	.sload(vcc),
	.ena(\s|v|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|v|y_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \s|v|y_cnt[8] .is_wysiwyg = "true";
defparam \s|v|y_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N51
cyclonev_lcell_comb \s|v|valid~1 (
// Equation(s):
// \s|v|valid~1_combout  = ( !\s|v|y_cnt [6] & ( (!\s|v|y_cnt [8] & !\s|v|y_cnt [7]) ) )

	.dataa(!\s|v|y_cnt [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|v|y_cnt [7]),
	.datae(gnd),
	.dataf(!\s|v|y_cnt [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|valid~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|valid~1 .extended_lut = "off";
defparam \s|v|valid~1 .lut_mask = 64'hAA00AA0000000000;
defparam \s|v|valid~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N45
cyclonev_lcell_comb \s|v|valid~0 (
// Equation(s):
// \s|v|valid~0_combout  = ( !\s|v|y_cnt [2] & ( !\s|v|y_cnt [3] ) )

	.dataa(!\s|v|y_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\s|v|y_cnt [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|valid~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|valid~0 .extended_lut = "off";
defparam \s|v|valid~0 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \s|v|valid~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N30
cyclonev_lcell_comb \s|v|valid~2 (
// Equation(s):
// \s|v|valid~2_combout  = ( \s|v|valid~0_combout  & ( \s|v|y_cnt [5] & ( (!\s|v|h_valid~0_combout  & (!\s|v|y_cnt [9] & ((!\s|v|valid~1_combout ) # (\s|v|y_cnt [4])))) ) ) ) # ( !\s|v|valid~0_combout  & ( \s|v|y_cnt [5] & ( (!\s|v|h_valid~0_combout  & 
// !\s|v|y_cnt [9]) ) ) ) # ( \s|v|valid~0_combout  & ( !\s|v|y_cnt [5] & ( (!\s|v|h_valid~0_combout  & ((!\s|v|valid~1_combout  & (!\s|v|y_cnt [9])) # (\s|v|valid~1_combout  & (\s|v|y_cnt [9] & !\s|v|y_cnt [4])))) ) ) ) # ( !\s|v|valid~0_combout  & ( 
// !\s|v|y_cnt [5] & ( (!\s|v|h_valid~0_combout  & (!\s|v|valid~1_combout  & !\s|v|y_cnt [9])) ) ) )

	.dataa(!\s|v|h_valid~0_combout ),
	.datab(!\s|v|valid~1_combout ),
	.datac(!\s|v|y_cnt [9]),
	.datad(!\s|v|y_cnt [4]),
	.datae(!\s|v|valid~0_combout ),
	.dataf(!\s|v|y_cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|valid~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|valid~2 .extended_lut = "off";
defparam \s|v|valid~2 .lut_mask = 64'h80808280A0A080A0;
defparam \s|v|valid~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \s|v|Add2~29 (
// Equation(s):
// \s|v|Add2~29_sumout  = SUM(( \s|v|x_cnt [0] ) + ( VCC ) + ( !VCC ))
// \s|v|Add2~30  = CARRY(( \s|v|x_cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~29_sumout ),
	.cout(\s|v|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~29 .extended_lut = "off";
defparam \s|v|Add2~29 .lut_mask = 64'h0000000000000F0F;
defparam \s|v|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N33
cyclonev_lcell_comb \s|v|Add2~33 (
// Equation(s):
// \s|v|Add2~33_sumout  = SUM(( \s|v|x_cnt [1] ) + ( VCC ) + ( \s|v|Add2~30  ))
// \s|v|Add2~34  = CARRY(( \s|v|x_cnt [1] ) + ( VCC ) + ( \s|v|Add2~30  ))

	.dataa(!\s|v|x_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~33_sumout ),
	.cout(\s|v|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~33 .extended_lut = "off";
defparam \s|v|Add2~33 .lut_mask = 64'h0000000000005555;
defparam \s|v|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \s|v|Add2~37 (
// Equation(s):
// \s|v|Add2~37_sumout  = SUM(( \s|v|x_cnt [2] ) + ( VCC ) + ( \s|v|Add2~34  ))
// \s|v|Add2~38  = CARRY(( \s|v|x_cnt [2] ) + ( VCC ) + ( \s|v|Add2~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|v|x_cnt [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~37_sumout ),
	.cout(\s|v|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~37 .extended_lut = "off";
defparam \s|v|Add2~37 .lut_mask = 64'h00000000000000FF;
defparam \s|v|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N39
cyclonev_lcell_comb \s|v|Add2~25 (
// Equation(s):
// \s|v|Add2~25_sumout  = SUM(( \s|v|x_cnt [3] ) + ( VCC ) + ( \s|v|Add2~38  ))
// \s|v|Add2~26  = CARRY(( \s|v|x_cnt [3] ) + ( VCC ) + ( \s|v|Add2~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|v|x_cnt [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~25_sumout ),
	.cout(\s|v|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~25 .extended_lut = "off";
defparam \s|v|Add2~25 .lut_mask = 64'h00000000000000FF;
defparam \s|v|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N42
cyclonev_lcell_comb \s|v|Add2~17 (
// Equation(s):
// \s|v|Add2~17_sumout  = SUM(( \s|v|x_cnt [4] ) + ( GND ) + ( \s|v|Add2~26  ))
// \s|v|Add2~18  = CARRY(( \s|v|x_cnt [4] ) + ( GND ) + ( \s|v|Add2~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\s|v|x_cnt [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~17_sumout ),
	.cout(\s|v|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~17 .extended_lut = "off";
defparam \s|v|Add2~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \s|v|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N45
cyclonev_lcell_comb \s|v|Add2~21 (
// Equation(s):
// \s|v|Add2~21_sumout  = SUM(( \s|v|x_cnt [5] ) + ( VCC ) + ( \s|v|Add2~18  ))
// \s|v|Add2~22  = CARRY(( \s|v|x_cnt [5] ) + ( VCC ) + ( \s|v|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~21_sumout ),
	.cout(\s|v|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~21 .extended_lut = "off";
defparam \s|v|Add2~21 .lut_mask = 64'h0000000000000F0F;
defparam \s|v|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \s|v|Add2~13 (
// Equation(s):
// \s|v|Add2~13_sumout  = SUM(( \s|v|x_cnt [6] ) + ( VCC ) + ( \s|v|Add2~22  ))
// \s|v|Add2~14  = CARRY(( \s|v|x_cnt [6] ) + ( VCC ) + ( \s|v|Add2~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\s|v|x_cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~13_sumout ),
	.cout(\s|v|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~13 .extended_lut = "off";
defparam \s|v|Add2~13 .lut_mask = 64'h0000000000000F0F;
defparam \s|v|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N51
cyclonev_lcell_comb \s|v|Add2~1 (
// Equation(s):
// \s|v|Add2~1_sumout  = SUM(( \s|v|x_cnt [7] ) + ( GND ) + ( \s|v|Add2~14  ))
// \s|v|Add2~2  = CARRY(( \s|v|x_cnt [7] ) + ( GND ) + ( \s|v|Add2~14  ))

	.dataa(!\s|v|x_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~1_sumout ),
	.cout(\s|v|Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~1 .extended_lut = "off";
defparam \s|v|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \s|v|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \s|v|Add2~5 (
// Equation(s):
// \s|v|Add2~5_sumout  = SUM(( \s|v|x_cnt[8]~DUPLICATE_q  ) + ( VCC ) + ( \s|v|Add2~2  ))
// \s|v|Add2~6  = CARRY(( \s|v|x_cnt[8]~DUPLICATE_q  ) + ( VCC ) + ( \s|v|Add2~2  ))

	.dataa(gnd),
	.datab(!\s|v|x_cnt[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~5_sumout ),
	.cout(\s|v|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~5 .extended_lut = "off";
defparam \s|v|Add2~5 .lut_mask = 64'h0000000000003333;
defparam \s|v|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N57
cyclonev_lcell_comb \s|v|Add2~9 (
// Equation(s):
// \s|v|Add2~9_sumout  = SUM(( \s|v|x_cnt [9] ) + ( VCC ) + ( \s|v|Add2~6  ))

	.dataa(!\s|v|x_cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\s|v|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\s|v|Add2~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|Add2~9 .extended_lut = "off";
defparam \s|v|Add2~9 .lut_mask = 64'h0000000000005555;
defparam \s|v|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N27
cyclonev_lcell_comb \s|LessThan0~2 (
// Equation(s):
// \s|LessThan0~2_combout  = ( !\s|v|Add2~33_sumout  & ( (!\s|v|Add2~29_sumout  & !\s|v|Add2~37_sumout ) ) )

	.dataa(gnd),
	.datab(!\s|v|Add2~29_sumout ),
	.datac(!\s|v|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|v|Add2~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan0~2 .extended_lut = "off";
defparam \s|LessThan0~2 .lut_mask = 64'hC0C0C0C000000000;
defparam \s|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \s|LessThan1~0 (
// Equation(s):
// \s|LessThan1~0_combout  = ( \s|v|Add2~21_sumout  & ( \s|v|h_valid~0_combout  & ( !\s|v|Add2~13_sumout  ) ) ) # ( !\s|v|Add2~21_sumout  & ( \s|v|h_valid~0_combout  & ( !\s|v|Add2~13_sumout  ) ) ) # ( !\s|v|Add2~21_sumout  & ( !\s|v|h_valid~0_combout  & ( 
// (!\s|v|Add2~13_sumout  & ((!\s|v|Add2~17_sumout ) # ((!\s|v|Add2~25_sumout  & \s|LessThan0~2_combout )))) ) ) )

	.dataa(!\s|v|Add2~13_sumout ),
	.datab(!\s|v|Add2~25_sumout ),
	.datac(!\s|LessThan0~2_combout ),
	.datad(!\s|v|Add2~17_sumout ),
	.datae(!\s|v|Add2~21_sumout ),
	.dataf(!\s|v|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan1~0 .extended_lut = "off";
defparam \s|LessThan1~0 .lut_mask = 64'hAA080000AAAAAAAA;
defparam \s|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N39
cyclonev_lcell_comb \s|data~0 (
// Equation(s):
// \s|data~0_combout  = ( \s|LessThan1~0_combout  & ( !\s|v|h_valid~0_combout  & ( \s|v|Add2~9_sumout  ) ) ) # ( !\s|LessThan1~0_combout  & ( !\s|v|h_valid~0_combout  & ( ((\s|v|Add2~5_sumout  & \s|v|Add2~1_sumout )) # (\s|v|Add2~9_sumout ) ) ) )

	.dataa(!\s|v|Add2~5_sumout ),
	.datab(!\s|v|Add2~9_sumout ),
	.datac(!\s|v|Add2~1_sumout ),
	.datad(gnd),
	.datae(!\s|LessThan1~0_combout ),
	.dataf(!\s|v|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data~0 .extended_lut = "off";
defparam \s|data~0 .lut_mask = 64'h3737333300000000;
defparam \s|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y1_N35
dffeas \s|data[0] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[0] .is_wysiwyg = "true";
defparam \s|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N10
dffeas \s|data[1] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[1] .is_wysiwyg = "true";
defparam \s|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N37
dffeas \s|data[2] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[2] .is_wysiwyg = "true";
defparam \s|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N33
cyclonev_lcell_comb \s|data[3]~feeder (
// Equation(s):
// \s|data[3]~feeder_combout  = ( \s|data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[3]~feeder .extended_lut = "off";
defparam \s|data[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N35
dffeas \s|data[3] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[3] .is_wysiwyg = "true";
defparam \s|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N6
cyclonev_lcell_comb \s|data[4]~feeder (
// Equation(s):
// \s|data[4]~feeder_combout  = ( \s|data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[4]~feeder .extended_lut = "off";
defparam \s|data[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \s|data[4] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[4] .is_wysiwyg = "true";
defparam \s|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N3
cyclonev_lcell_comb \s|data[5]~feeder (
// Equation(s):
// \s|data[5]~feeder_combout  = ( \s|data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[5]~feeder .extended_lut = "off";
defparam \s|data[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N4
dffeas \s|data[5] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[5] .is_wysiwyg = "true";
defparam \s|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y1_N46
dffeas \s|data[6] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[6] .is_wysiwyg = "true";
defparam \s|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \s|data[7]~feeder (
// Equation(s):
// \s|data[7]~feeder_combout  = ( \s|data~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[7]~feeder .extended_lut = "off";
defparam \s|data[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N38
dffeas \s|data[7] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[7] .is_wysiwyg = "true";
defparam \s|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \s|LessThan0~0 (
// Equation(s):
// \s|LessThan0~0_combout  = ( \s|v|Add2~25_sumout  & ( ((\s|v|Add2~37_sumout ) # (\s|v|Add2~29_sumout )) # (\s|v|Add2~33_sumout ) ) )

	.dataa(!\s|v|Add2~33_sumout ),
	.datab(!\s|v|Add2~29_sumout ),
	.datac(!\s|v|Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|v|Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan0~0 .extended_lut = "off";
defparam \s|LessThan0~0 .lut_mask = 64'h000000007F7F7F7F;
defparam \s|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \s|LessThan0~1 (
// Equation(s):
// \s|LessThan0~1_combout  = ( \s|v|Add2~21_sumout  & ( \s|v|Add2~13_sumout  & ( (\s|v|Add2~1_sumout  & !\s|v|h_valid~0_combout ) ) ) ) # ( !\s|v|Add2~21_sumout  & ( \s|v|Add2~13_sumout  & ( (\s|v|Add2~1_sumout  & (!\s|v|h_valid~0_combout  & 
// ((\s|LessThan0~0_combout ) # (\s|v|Add2~17_sumout )))) ) ) )

	.dataa(!\s|v|Add2~1_sumout ),
	.datab(!\s|v|Add2~17_sumout ),
	.datac(!\s|LessThan0~0_combout ),
	.datad(!\s|v|h_valid~0_combout ),
	.datae(!\s|v|Add2~21_sumout ),
	.dataf(!\s|v|Add2~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan0~1 .extended_lut = "off";
defparam \s|LessThan0~1 .lut_mask = 64'h0000000015005500;
defparam \s|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N15
cyclonev_lcell_comb \s|data~1 (
// Equation(s):
// \s|data~1_combout  = ( \s|LessThan1~0_combout  & ( !\s|v|h_valid~0_combout  & ( (!\s|v|Add2~9_sumout  & ((\s|LessThan0~1_combout ) # (\s|v|Add2~5_sumout ))) ) ) ) # ( !\s|LessThan1~0_combout  & ( !\s|v|h_valid~0_combout  & ( (!\s|v|Add2~9_sumout  & 
// ((!\s|v|Add2~5_sumout  & ((\s|LessThan0~1_combout ))) # (\s|v|Add2~5_sumout  & (!\s|v|Add2~1_sumout )))) ) ) )

	.dataa(!\s|v|Add2~5_sumout ),
	.datab(!\s|v|Add2~9_sumout ),
	.datac(!\s|v|Add2~1_sumout ),
	.datad(!\s|LessThan0~1_combout ),
	.datae(!\s|LessThan1~0_combout ),
	.dataf(!\s|v|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data~1 .extended_lut = "off";
defparam \s|data~1 .lut_mask = 64'h40C844CC00000000;
defparam \s|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N13
dffeas \s|data[8] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[8] .is_wysiwyg = "true";
defparam \s|data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N3
cyclonev_lcell_comb \s|data[9]~feeder (
// Equation(s):
// \s|data[9]~feeder_combout  = ( \s|data~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|data~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[9]~feeder .extended_lut = "off";
defparam \s|data[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N4
dffeas \s|data[9] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[9] .is_wysiwyg = "true";
defparam \s|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N34
dffeas \s|data[10] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[10] .is_wysiwyg = "true";
defparam \s|data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N37
dffeas \s|data[11] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[11] .is_wysiwyg = "true";
defparam \s|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N7
dffeas \s|data[12] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[12] .is_wysiwyg = "true";
defparam \s|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N58
dffeas \s|data[13] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[13] .is_wysiwyg = "true";
defparam \s|data[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N17
dffeas \s|data[14] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[14] .is_wysiwyg = "true";
defparam \s|data[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y2_N46
dffeas \s|data[15] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|data~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[15] .is_wysiwyg = "true";
defparam \s|data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y4_N3
cyclonev_lcell_comb \s|v|LessThan0~0 (
// Equation(s):
// \s|v|LessThan0~0_combout  = ( \s|v|x_cnt [7] & ( \s|v|x_cnt[8]~DUPLICATE_q  ) ) # ( !\s|v|x_cnt [7] & ( \s|v|x_cnt[8]~DUPLICATE_q  ) ) # ( \s|v|x_cnt [7] & ( !\s|v|x_cnt[8]~DUPLICATE_q  ) ) # ( !\s|v|x_cnt [7] & ( !\s|v|x_cnt[8]~DUPLICATE_q  & ( 
// ((\s|v|x_cnt [6] & (\s|v|x_cnt [5] & !\s|v|Equal0~0_combout ))) # (\s|v|x_cnt [9]) ) ) )

	.dataa(!\s|v|x_cnt [6]),
	.datab(!\s|v|x_cnt [9]),
	.datac(!\s|v|x_cnt [5]),
	.datad(!\s|v|Equal0~0_combout ),
	.datae(!\s|v|x_cnt [7]),
	.dataf(!\s|v|x_cnt[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|LessThan0~0 .extended_lut = "off";
defparam \s|v|LessThan0~0 .lut_mask = 64'h3733FFFFFFFFFFFF;
defparam \s|v|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \s|LessThan0~3 (
// Equation(s):
// \s|LessThan0~3_combout  = ( !\s|v|Add2~21_sumout  & ( !\s|v|Add2~17_sumout  & ( (!\s|v|Add2~25_sumout ) # ((!\s|v|Add2~37_sumout  & (!\s|v|Add2~33_sumout  & !\s|v|Add2~29_sumout ))) ) ) )

	.dataa(!\s|v|Add2~37_sumout ),
	.datab(!\s|v|Add2~25_sumout ),
	.datac(!\s|v|Add2~33_sumout ),
	.datad(!\s|v|Add2~29_sumout ),
	.datae(!\s|v|Add2~21_sumout ),
	.dataf(!\s|v|Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan0~3 .extended_lut = "off";
defparam \s|LessThan0~3 .lut_mask = 64'hECCC000000000000;
defparam \s|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N51
cyclonev_lcell_comb \s|LessThan0~4 (
// Equation(s):
// \s|LessThan0~4_combout  = ( \s|v|Add2~13_sumout  & ( \s|v|h_valid~0_combout  ) ) # ( !\s|v|Add2~13_sumout  & ( \s|v|h_valid~0_combout  ) ) # ( \s|v|Add2~13_sumout  & ( !\s|v|h_valid~0_combout  & ( (!\s|v|Add2~5_sumout  & (!\s|v|Add2~9_sumout  & 
// ((!\s|v|Add2~1_sumout ) # (\s|LessThan0~3_combout )))) ) ) ) # ( !\s|v|Add2~13_sumout  & ( !\s|v|h_valid~0_combout  & ( (!\s|v|Add2~5_sumout  & !\s|v|Add2~9_sumout ) ) ) )

	.dataa(!\s|v|Add2~5_sumout ),
	.datab(!\s|v|Add2~1_sumout ),
	.datac(!\s|v|Add2~9_sumout ),
	.datad(!\s|LessThan0~3_combout ),
	.datae(!\s|v|Add2~13_sumout ),
	.dataf(!\s|v|h_valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|LessThan0~4 .extended_lut = "off";
defparam \s|LessThan0~4 .lut_mask = 64'hA0A080A0FFFFFFFF;
defparam \s|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N18
cyclonev_lcell_comb \s|data[16]~feeder (
// Equation(s):
// \s|data[16]~feeder_combout  = ( \s|LessThan0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[16]~feeder .extended_lut = "off";
defparam \s|data[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N19
dffeas \s|data[16] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[16] .is_wysiwyg = "true";
defparam \s|data[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N16
dffeas \s|data[17] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[17] .is_wysiwyg = "true";
defparam \s|data[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N19
dffeas \s|data[18] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[18] .is_wysiwyg = "true";
defparam \s|data[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N22
dffeas \s|data[19] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[19] .is_wysiwyg = "true";
defparam \s|data[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N28
dffeas \s|data[20] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[20] .is_wysiwyg = "true";
defparam \s|data[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N22
dffeas \s|data[21] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[21] .is_wysiwyg = "true";
defparam \s|data[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N10
dffeas \s|data[22] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(gnd),
	.asdata(\s|LessThan0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[22] .is_wysiwyg = "true";
defparam \s|data[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \s|data[23]~feeder (
// Equation(s):
// \s|data[23]~feeder_combout  = ( \s|LessThan0~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\s|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|data[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|data[23]~feeder .extended_lut = "off";
defparam \s|data[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \s|data[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y2_N55
dffeas \s|data[23] (
	.clk(\s|my_vgaclk|clkout~q ),
	.d(\s|data[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\s|data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \s|data[23] .is_wysiwyg = "true";
defparam \s|data[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \s|v|LessThan1~0 (
// Equation(s):
// \s|v|LessThan1~0_combout  = ( \s|v|valid~0_combout  & ( ((!\s|v|always1~0_combout ) # ((\s|v|y_cnt [1] & \s|v|y_cnt [0]))) # (\s|v|y_cnt [9]) ) ) # ( !\s|v|valid~0_combout  )

	.dataa(!\s|v|y_cnt [9]),
	.datab(!\s|v|y_cnt [1]),
	.datac(!\s|v|always1~0_combout ),
	.datad(!\s|v|y_cnt [0]),
	.datae(gnd),
	.dataf(!\s|v|valid~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\s|v|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \s|v|LessThan1~0 .extended_lut = "off";
defparam \s|v|LessThan1~0 .lut_mask = 64'hFFFFFFFFF5F7F5F7;
defparam \s|v|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \CLOCK2_50~input (
	.i(CLOCK2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK2_50~input_o ));
// synopsys translate_off
defparam \CLOCK2_50~input .bus_hold = "false";
defparam \CLOCK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \CLOCK3_50~input (
	.i(CLOCK3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK3_50~input_o ));
// synopsys translate_off
defparam \CLOCK3_50~input .bus_hold = "false";
defparam \CLOCK3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \CLOCK4_50~input (
	.i(CLOCK4_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK4_50~input_o ));
// synopsys translate_off
defparam \CLOCK4_50~input .bus_hold = "false";
defparam \CLOCK4_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X25_Y78_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
