
APPS_ENDDEVICE_DEMO4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0001c234  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0001c234  0001c234  0002c234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a78  20000000  0001c23c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .lpram        00000000  30000000  30000000  00030a78  2**0
                  CONTENTS
  4 .bss          00001340  20000a78  0001ccb8  00030a78  2**3
                  ALLOC
  5 .stack        00002000  20001db8  0001dff8  00030a78  2**0
                  ALLOC
  6 .ARM.attributes 00000028  00000000  00000000  00030a78  2**0
                  CONTENTS, READONLY
  7 .comment      0000008c  00000000  00000000  00030aa0  2**0
                  CONTENTS, READONLY
  8 .debug_info   0007c4b2  00000000  00000000  00030b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c129  00000000  00000000  000acfde  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000177d4  00000000  00000000  000b9107  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001498  00000000  00000000  000d08db  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00001c58  00000000  00000000  000d1d73  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002f4ff  00000000  00000000  000d39cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002f604  00000000  00000000  00102eca  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000b1019  00000000  00000000  001324ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004b90  00000000  00000000  001e34e8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	b8 3d 00 20 cd 29 00 00 c9 29 00 00 c9 29 00 00     .=. .)...)...)..
	...
      2c:	c9 29 00 00 00 00 00 00 00 00 00 00 c9 29 00 00     .)...........)..
      3c:	c9 29 00 00 c9 29 00 00 c9 29 00 00 59 0d 00 00     .)...)...)..Y...
      4c:	3d 05 00 00 c9 29 00 00 c9 29 00 00 c9 29 00 00     =....)...)...)..
      5c:	c9 29 00 00 e5 11 00 00 f5 11 00 00 05 12 00 00     .)..............
      6c:	15 12 00 00 25 12 00 00 35 12 00 00 c9 29 00 00     ....%...5....)..
      7c:	c9 29 00 00 c9 29 00 00 85 25 00 00 95 25 00 00     .)...)...%...%..
      8c:	a5 25 00 00 b5 25 00 00 c5 25 00 00 89 02 00 00     .%...%...%......
      9c:	c9 29 00 00 c9 29 00 00 c9 29 00 00 c9 29 00 00     .)...)...)...)..
      ac:	c9 29 00 00 00 00 00 00                             .)......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000a78 	.word	0x20000a78
      d4:	00000000 	.word	0x00000000
      d8:	0001c23c 	.word	0x0001c23c

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000a7c 	.word	0x20000a7c
     108:	0001c23c 	.word	0x0001c23c
     10c:	0001c23c 	.word	0x0001c23c
     110:	00000000 	.word	0x00000000

00000114 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     114:	b570      	push	{r4, r5, r6, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     116:	2000      	movs	r0, #0
     118:	4b08      	ldr	r3, [pc, #32]	; (13c <delay_init+0x28>)
     11a:	4798      	blx	r3
     11c:	0005      	movs	r5, r0
	cycles_per_ms /= 1000;
     11e:	4c08      	ldr	r4, [pc, #32]	; (140 <delay_init+0x2c>)
     120:	21fa      	movs	r1, #250	; 0xfa
     122:	0089      	lsls	r1, r1, #2
     124:	47a0      	blx	r4
     126:	4b07      	ldr	r3, [pc, #28]	; (144 <delay_init+0x30>)
     128:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     12a:	4907      	ldr	r1, [pc, #28]	; (148 <delay_init+0x34>)
     12c:	0028      	movs	r0, r5
     12e:	47a0      	blx	r4
     130:	4b06      	ldr	r3, [pc, #24]	; (14c <delay_init+0x38>)
     132:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     134:	2205      	movs	r2, #5
     136:	4b06      	ldr	r3, [pc, #24]	; (150 <delay_init+0x3c>)
     138:	601a      	str	r2, [r3, #0]
}
     13a:	bd70      	pop	{r4, r5, r6, pc}
     13c:	000022b5 	.word	0x000022b5
     140:	00010c05 	.word	0x00010c05
     144:	20000000 	.word	0x20000000
     148:	000f4240 	.word	0x000f4240
     14c:	20000004 	.word	0x20000004
     150:	e000e010 	.word	0xe000e010

00000154 <delay_cycles_us>:
 *
 * \param n  Number of microseconds to wait
 */
void delay_cycles_us(
		uint32_t n)
{
     154:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 10u */
		delay_cycles(cycles_per_us);
     156:	4b08      	ldr	r3, [pc, #32]	; (178 <delay_cycles_us+0x24>)
     158:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     15a:	4a08      	ldr	r2, [pc, #32]	; (17c <delay_cycles_us+0x28>)
		SysTick->VAL = 0;
     15c:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     15e:	2180      	movs	r1, #128	; 0x80
     160:	0249      	lsls	r1, r1, #9
	while (n--) {
     162:	3801      	subs	r0, #1
     164:	d307      	bcc.n	176 <delay_cycles_us+0x22>
	if (n > 0) {
     166:	2c00      	cmp	r4, #0
     168:	d0fb      	beq.n	162 <delay_cycles_us+0xe>
		SysTick->LOAD = n;
     16a:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     16c:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     16e:	6813      	ldr	r3, [r2, #0]
     170:	420b      	tst	r3, r1
     172:	d0fc      	beq.n	16e <delay_cycles_us+0x1a>
     174:	e7f5      	b.n	162 <delay_cycles_us+0xe>
	}
}
     176:	bd30      	pop	{r4, r5, pc}
     178:	20000004 	.word	0x20000004
     17c:	e000e010 	.word	0xe000e010

00000180 <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     180:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     182:	4b08      	ldr	r3, [pc, #32]	; (1a4 <delay_cycles_ms+0x24>)
     184:	681c      	ldr	r4, [r3, #0]
		SysTick->LOAD = n;
     186:	4a08      	ldr	r2, [pc, #32]	; (1a8 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     188:	2500      	movs	r5, #0
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     18a:	2180      	movs	r1, #128	; 0x80
     18c:	0249      	lsls	r1, r1, #9
	while (n--) {
     18e:	3801      	subs	r0, #1
     190:	d307      	bcc.n	1a2 <delay_cycles_ms+0x22>
	if (n > 0) {
     192:	2c00      	cmp	r4, #0
     194:	d0fb      	beq.n	18e <delay_cycles_ms+0xe>
		SysTick->LOAD = n;
     196:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     198:	6095      	str	r5, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     19a:	6813      	ldr	r3, [r2, #0]
     19c:	420b      	tst	r3, r1
     19e:	d0fc      	beq.n	19a <delay_cycles_ms+0x1a>
     1a0:	e7f5      	b.n	18e <delay_cycles_ms+0xe>
	}
}
     1a2:	bd30      	pop	{r4, r5, pc}
     1a4:	20000000 	.word	0x20000000
     1a8:	e000e010 	.word	0xe000e010

000001ac <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     1ac:	4b0c      	ldr	r3, [pc, #48]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1ae:	681b      	ldr	r3, [r3, #0]
     1b0:	2b00      	cmp	r3, #0
     1b2:	d106      	bne.n	1c2 <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
     1b4:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
     1b8:	2b00      	cmp	r3, #0
     1ba:	d007      	beq.n	1cc <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     1bc:	2200      	movs	r2, #0
     1be:	4b09      	ldr	r3, [pc, #36]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1c0:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     1c2:	4a07      	ldr	r2, [pc, #28]	; (1e0 <cpu_irq_enter_critical+0x34>)
     1c4:	6813      	ldr	r3, [r2, #0]
     1c6:	3301      	adds	r3, #1
     1c8:	6013      	str	r3, [r2, #0]
}
     1ca:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
     1cc:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     1ce:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     1d2:	2200      	movs	r2, #0
     1d4:	4b04      	ldr	r3, [pc, #16]	; (1e8 <cpu_irq_enter_critical+0x3c>)
     1d6:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
     1d8:	3201      	adds	r2, #1
     1da:	4b02      	ldr	r3, [pc, #8]	; (1e4 <cpu_irq_enter_critical+0x38>)
     1dc:	701a      	strb	r2, [r3, #0]
     1de:	e7f0      	b.n	1c2 <cpu_irq_enter_critical+0x16>
     1e0:	20000a94 	.word	0x20000a94
     1e4:	20000a98 	.word	0x20000a98
     1e8:	20000008 	.word	0x20000008

000001ec <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     1ec:	4b08      	ldr	r3, [pc, #32]	; (210 <cpu_irq_leave_critical+0x24>)
     1ee:	681a      	ldr	r2, [r3, #0]
     1f0:	3a01      	subs	r2, #1
     1f2:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     1f4:	681b      	ldr	r3, [r3, #0]
     1f6:	2b00      	cmp	r3, #0
     1f8:	d109      	bne.n	20e <cpu_irq_leave_critical+0x22>
     1fa:	4b06      	ldr	r3, [pc, #24]	; (214 <cpu_irq_leave_critical+0x28>)
     1fc:	781b      	ldrb	r3, [r3, #0]
     1fe:	2b00      	cmp	r3, #0
     200:	d005      	beq.n	20e <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     202:	2201      	movs	r2, #1
     204:	4b04      	ldr	r3, [pc, #16]	; (218 <cpu_irq_leave_critical+0x2c>)
     206:	701a      	strb	r2, [r3, #0]
     208:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     20c:	b662      	cpsie	i
	}
}
     20e:	4770      	bx	lr
     210:	20000a94 	.word	0x20000a94
     214:	20000a98 	.word	0x20000a98
     218:	20000008 	.word	0x20000008

0000021c <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     21c:	b5f0      	push	{r4, r5, r6, r7, lr}
     21e:	46c6      	mov	lr, r8
     220:	b500      	push	{lr}
     222:	b082      	sub	sp, #8
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     224:	ac01      	add	r4, sp, #4
     226:	2501      	movs	r5, #1
     228:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     22a:	2300      	movs	r3, #0
     22c:	4698      	mov	r8, r3
     22e:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     230:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     232:	0021      	movs	r1, r4
     234:	2013      	movs	r0, #19
     236:	4e12      	ldr	r6, [pc, #72]	; (280 <system_board_init+0x64>)
     238:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     23a:	4f12      	ldr	r7, [pc, #72]	; (284 <system_board_init+0x68>)
     23c:	2380      	movs	r3, #128	; 0x80
     23e:	031b      	lsls	r3, r3, #12
     240:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);
	
	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     242:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_1_PIN, &pin_conf);
     244:	0021      	movs	r1, r4
     246:	2012      	movs	r0, #18
     248:	47b0      	blx	r6
     24a:	2380      	movs	r3, #128	; 0x80
     24c:	02db      	lsls	r3, r3, #11
     24e:	61bb      	str	r3, [r7, #24]
	port_pin_set_output_level(LED_1_PIN, LED_1_INACTIVE);
#ifdef RFSWITCH_ENABLE
	/* Configure RFSWITCH as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     250:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(RF_SWITCH_PIN, &pin_conf);
     252:	0021      	movs	r1, r4
     254:	200d      	movs	r0, #13
     256:	47b0      	blx	r6
	} else {
		port_base->OUTCLR.reg = pin_mask;
     258:	2380      	movs	r3, #128	; 0x80
     25a:	019b      	lsls	r3, r3, #6
     25c:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
#endif

#ifdef TCXO_ENABLE
	/* Configure TXPO PWR as output */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     25e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(TCXO_PWR_PIN, &pin_conf);
     260:	0021      	movs	r1, r4
     262:	2009      	movs	r0, #9
     264:	47b0      	blx	r6
     266:	2380      	movs	r3, #128	; 0x80
     268:	009b      	lsls	r3, r3, #2
     26a:	617b      	str	r3, [r7, #20]
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     26c:	4643      	mov	r3, r8
     26e:	7023      	strb	r3, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     270:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     272:	0021      	movs	r1, r4
     274:	201c      	movs	r0, #28
     276:	47b0      	blx	r6
		
}
     278:	b002      	add	sp, #8
     27a:	bc04      	pop	{r2}
     27c:	4690      	mov	r8, r2
     27e:	bdf0      	pop	{r4, r5, r6, r7, pc}
     280:	00000a4d 	.word	0x00000a4d
     284:	40002800 	.word	0x40002800

00000288 <ADC_Handler>:
		}

	MREPEAT(ADC_INST_NUM, _ADC_INTERRUPT_HANDLER, 0)
#else
void ADC_Handler(void)
{
     288:	b570      	push	{r4, r5, r6, lr}
	struct adc_module *module = _adc_instances[instance];
     28a:	4b2f      	ldr	r3, [pc, #188]	; (348 <ADC_Handler+0xc0>)
     28c:	681c      	ldr	r4, [r3, #0]
	uint32_t flags = module->hw->INTFLAG.reg & module->hw->INTENSET.reg;
     28e:	6823      	ldr	r3, [r4, #0]
     290:	799a      	ldrb	r2, [r3, #6]
     292:	795d      	ldrb	r5, [r3, #5]
     294:	4015      	ands	r5, r2
	if (flags & ADC_INTFLAG_RESRDY) {
     296:	07ea      	lsls	r2, r5, #31
     298:	d52a      	bpl.n	2f0 <ADC_Handler+0x68>
		module->hw->INTFLAG.reg = ADC_INTFLAG_RESRDY;
     29a:	2201      	movs	r2, #1
     29c:	719a      	strb	r2, [r3, #6]
		*(module->job_buffer++) = module->hw->RESULT.reg;
     29e:	6962      	ldr	r2, [r4, #20]
     2a0:	1c93      	adds	r3, r2, #2
     2a2:	6163      	str	r3, [r4, #20]
     2a4:	6823      	ldr	r3, [r4, #0]
     2a6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
     2a8:	b29b      	uxth	r3, r3
     2aa:	8013      	strh	r3, [r2, #0]
		if (--module->remaining_conversions > 0) {
     2ac:	8b23      	ldrh	r3, [r4, #24]
     2ae:	3b01      	subs	r3, #1
     2b0:	b29b      	uxth	r3, r3
     2b2:	8323      	strh	r3, [r4, #24]
     2b4:	2b00      	cmp	r3, #0
     2b6:	d015      	beq.n	2e4 <ADC_Handler+0x5c>
			if (module->software_trigger == true
     2b8:	7f63      	ldrb	r3, [r4, #29]
     2ba:	2b00      	cmp	r3, #0
     2bc:	d018      	beq.n	2f0 <ADC_Handler+0x68>
				&& (!(module->hw->SEQSTATUS.reg & ADC_SEQSTATUS_SEQBUSY))) {
     2be:	6822      	ldr	r2, [r4, #0]
     2c0:	79d3      	ldrb	r3, [r2, #7]
     2c2:	b25b      	sxtb	r3, r3
     2c4:	2b00      	cmp	r3, #0
     2c6:	db13      	blt.n	2f0 <ADC_Handler+0x68>
	/* Sanity check arguments */
	Assert(module_inst);

	Adc *const adc_module = module_inst->hw;

	if (adc_module->SYNCBUSY.reg) {
     2c8:	8c13      	ldrh	r3, [r2, #32]
     2ca:	b29b      	uxth	r3, r3
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;

	while (adc_is_syncing(module_inst)) {
     2cc:	2b00      	cmp	r3, #0
     2ce:	d1fb      	bne.n	2c8 <ADC_Handler+0x40>
		/* Wait for synchronization */
	}

	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
     2d0:	7e13      	ldrb	r3, [r2, #24]
     2d2:	2102      	movs	r1, #2
     2d4:	430b      	orrs	r3, r1
     2d6:	7613      	strb	r3, [r2, #24]
	Adc *const adc_module = module_inst->hw;
     2d8:	6822      	ldr	r2, [r4, #0]
	if (adc_module->SYNCBUSY.reg) {
     2da:	8c13      	ldrh	r3, [r2, #32]
     2dc:	b29b      	uxth	r3, r3

	while (adc_is_syncing(module_inst)) {
     2de:	2b00      	cmp	r3, #0
     2e0:	d1fb      	bne.n	2da <ADC_Handler+0x52>
     2e2:	e005      	b.n	2f0 <ADC_Handler+0x68>
	Assert(module_inst);
	Assert(module_inst->hw);

	Adc *const adc_module = module_inst->hw;
	/* Enable interrupt */
	adc_module->INTENCLR.reg = interrupt;
     2e4:	2301      	movs	r3, #1
     2e6:	6822      	ldr	r2, [r4, #0]
     2e8:	7113      	strb	r3, [r2, #4]
			if (module->job_status == STATUS_BUSY) {
     2ea:	7f23      	ldrb	r3, [r4, #28]
     2ec:	2b05      	cmp	r3, #5
     2ee:	d016      	beq.n	31e <ADC_Handler+0x96>
	if (flags & ADC_INTFLAG_WINMON) {
     2f0:	076b      	lsls	r3, r5, #29
     2f2:	d508      	bpl.n	306 <ADC_Handler+0x7e>
		module->hw->INTFLAG.reg = ADC_INTFLAG_WINMON;
     2f4:	2304      	movs	r3, #4
     2f6:	6822      	ldr	r2, [r4, #0]
     2f8:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_WINDOW)) &&
     2fa:	7ee3      	ldrb	r3, [r4, #27]
     2fc:	079b      	lsls	r3, r3, #30
     2fe:	d502      	bpl.n	306 <ADC_Handler+0x7e>
     300:	7ea3      	ldrb	r3, [r4, #26]
     302:	079b      	lsls	r3, r3, #30
     304:	d417      	bmi.n	336 <ADC_Handler+0xae>
	if (flags & ADC_INTFLAG_OVERRUN) {
     306:	07ab      	lsls	r3, r5, #30
     308:	d508      	bpl.n	31c <ADC_Handler+0x94>
		module->hw->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
     30a:	2302      	movs	r3, #2
     30c:	6822      	ldr	r2, [r4, #0]
     30e:	7193      	strb	r3, [r2, #6]
		if ((module->enabled_callback_mask & (1 << ADC_CALLBACK_ERROR)) &&
     310:	7ee3      	ldrb	r3, [r4, #27]
     312:	075b      	lsls	r3, r3, #29
     314:	d502      	bpl.n	31c <ADC_Handler+0x94>
     316:	7ea3      	ldrb	r3, [r4, #26]
     318:	075b      	lsls	r3, r3, #29
     31a:	d410      	bmi.n	33e <ADC_Handler+0xb6>
	_adc_interrupt_handler(0);
}
     31c:	bd70      	pop	{r4, r5, r6, pc}
				module->job_status = STATUS_OK;
     31e:	2300      	movs	r3, #0
     320:	7723      	strb	r3, [r4, #28]
				if ((module->enabled_callback_mask &
     322:	7ee3      	ldrb	r3, [r4, #27]
     324:	07db      	lsls	r3, r3, #31
     326:	d5e3      	bpl.n	2f0 <ADC_Handler+0x68>
						(1 << ADC_CALLBACK_READ_BUFFER)) &&
     328:	7ea3      	ldrb	r3, [r4, #26]
     32a:	07db      	lsls	r3, r3, #31
     32c:	d5e0      	bpl.n	2f0 <ADC_Handler+0x68>
					(module->callback[ADC_CALLBACK_READ_BUFFER])(module);
     32e:	0020      	movs	r0, r4
     330:	68a3      	ldr	r3, [r4, #8]
     332:	4798      	blx	r3
     334:	e7dc      	b.n	2f0 <ADC_Handler+0x68>
			(module->callback[ADC_CALLBACK_WINDOW])(module);
     336:	0020      	movs	r0, r4
     338:	68e3      	ldr	r3, [r4, #12]
     33a:	4798      	blx	r3
     33c:	e7e3      	b.n	306 <ADC_Handler+0x7e>
			(module->callback[ADC_CALLBACK_ERROR])(module);
     33e:	6923      	ldr	r3, [r4, #16]
     340:	0020      	movs	r0, r4
     342:	4798      	blx	r3
}
     344:	e7ea      	b.n	31c <ADC_Handler+0x94>
     346:	46c0      	nop			; (mov r8, r8)
     348:	200010e4 	.word	0x200010e4

0000034c <aes_get_config_defaults>:
		struct aes_config *const config)
{

	/* Sanity check arguments */
	Assert(config);
	config->encrypt_mode = AES_ENCRYPTION;
     34c:	2301      	movs	r3, #1
     34e:	7003      	strb	r3, [r0, #0]
	config->key_size = AES_KEY_SIZE_128;
     350:	2300      	movs	r3, #0
     352:	7043      	strb	r3, [r0, #1]
	config->start_mode = AES_MANUAL_START;
     354:	7083      	strb	r3, [r0, #2]
	config->opmode= AES_ECB_MODE;
     356:	70c3      	strb	r3, [r0, #3]
	config->cfb_size = AES_CFB_SIZE_128;
     358:	7103      	strb	r3, [r0, #4]
	config->ctype = AES_COUNTERMEASURE_TYPE_ALL;
     35a:	220f      	movs	r2, #15
     35c:	7142      	strb	r2, [r0, #5]
	config->enable_xor_key = false;
     35e:	7183      	strb	r3, [r0, #6]
	config->enable_key_gen = false;
     360:	71c3      	strb	r3, [r0, #7]
	config->lod = false;
     362:	7203      	strb	r3, [r0, #8]
}
     364:	4770      	bx	lr

00000366 <aes_enable>:
 */
void aes_enable(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLA.reg |= AES_CTRLA_ENABLE;
     366:	6802      	ldr	r2, [r0, #0]
     368:	6813      	ldr	r3, [r2, #0]
     36a:	2102      	movs	r1, #2
     36c:	430b      	orrs	r3, r1
     36e:	6013      	str	r3, [r2, #0]

}
     370:	4770      	bx	lr

00000372 <aes_disable>:
{
	Assert(module);
	Assert(module->hw);

	/* Disbale interrupt */
	module->hw->INTENCLR.reg = AES_INTENCLR_MASK;
     372:	2303      	movs	r3, #3
     374:	6802      	ldr	r2, [r0, #0]
     376:	7153      	strb	r3, [r2, #5]
	/* Clear interrupt flag */
	module->hw->INTFLAG.reg = AES_INTFLAG_MASK;
     378:	6802      	ldr	r2, [r0, #0]
     37a:	71d3      	strb	r3, [r2, #7]

	module->hw->CTRLA.reg &= (~AES_CTRLA_ENABLE);
     37c:	6802      	ldr	r2, [r0, #0]
     37e:	6813      	ldr	r3, [r2, #0]
     380:	2102      	movs	r1, #2
     382:	438b      	bics	r3, r1
     384:	6013      	str	r3, [r2, #0]
}
     386:	4770      	bx	lr

00000388 <aes_set_config>:
 */
void aes_set_config(
		struct aes_module *const module,
		Aes *const hw,
		struct aes_config *const config)
{
     388:	b570      	push	{r4, r5, r6, lr}
     38a:	0004      	movs	r4, r0
     38c:	000d      	movs	r5, r1
	/* Validate arguments. */
	Assert(hw);
	Assert(config);
	Assert(module);

	module->opmode = config->opmode;
     38e:	78d3      	ldrb	r3, [r2, #3]
     390:	7103      	strb	r3, [r0, #4]
	module->hw = hw;
     392:	6021      	str	r1, [r4, #0]
	module->key_size = config->key_size;
     394:	7853      	ldrb	r3, [r2, #1]
     396:	7143      	strb	r3, [r0, #5]
	module->cfb_size = config->cfb_size;
     398:	7913      	ldrb	r3, [r2, #4]
     39a:	7183      	strb	r3, [r0, #6]

	ul_mode |= (config->encrypt_mode << AES_CTRLA_CIPHER_Pos)
     39c:	7813      	ldrb	r3, [r2, #0]
     39e:	029b      	lsls	r3, r3, #10
			 | (config->start_mode << AES_CTRLA_STARTMODE_Pos)
     3a0:	7891      	ldrb	r1, [r2, #2]
     3a2:	02c9      	lsls	r1, r1, #11
     3a4:	430b      	orrs	r3, r1
			 | (config->key_size << AES_CTRLA_KEYSIZE_Pos)
     3a6:	7851      	ldrb	r1, [r2, #1]
     3a8:	0209      	lsls	r1, r1, #8
     3aa:	430b      	orrs	r3, r1
			 | (config->opmode << AES_CTRLA_AESMODE_Pos)
     3ac:	78d1      	ldrb	r1, [r2, #3]
     3ae:	0089      	lsls	r1, r1, #2
     3b0:	430b      	orrs	r3, r1
			 | (config->cfb_size << AES_CTRLA_CFBS_Pos)
     3b2:	7911      	ldrb	r1, [r2, #4]
     3b4:	0149      	lsls	r1, r1, #5
     3b6:	430b      	orrs	r3, r1
			 | (AES_CTRLA_CTYPE(config->ctype))
			 | (config->enable_xor_key << AES_CTRLA_XORKEY_Pos)
     3b8:	7991      	ldrb	r1, [r2, #6]
     3ba:	0389      	lsls	r1, r1, #14
			 | (config->enable_key_gen << AES_CTRLA_KEYGEN_Pos)
     3bc:	79d0      	ldrb	r0, [r2, #7]
     3be:	0340      	lsls	r0, r0, #13
			 | (config->lod << AES_CTRLA_LOD_Pos);
     3c0:	4301      	orrs	r1, r0
     3c2:	7a10      	ldrb	r0, [r2, #8]
     3c4:	0300      	lsls	r0, r0, #12
     3c6:	4301      	orrs	r1, r0
			 | (AES_CTRLA_CTYPE(config->ctype))
     3c8:	7952      	ldrb	r2, [r2, #5]
     3ca:	0412      	lsls	r2, r2, #16
     3cc:	20f0      	movs	r0, #240	; 0xf0
     3ce:	0300      	lsls	r0, r0, #12
     3d0:	4002      	ands	r2, r0
			 | (config->lod << AES_CTRLA_LOD_Pos);
     3d2:	430a      	orrs	r2, r1
     3d4:	4313      	orrs	r3, r2
     3d6:	001e      	movs	r6, r3
	if (hw->CTRLA.reg & AES_CTRLA_ENABLE) {
     3d8:	682b      	ldr	r3, [r5, #0]
     3da:	079b      	lsls	r3, r3, #30
     3dc:	d401      	bmi.n	3e2 <aes_set_config+0x5a>
		aes_disable(module);
		hw->CTRLA.reg = ul_mode;
		aes_enable(module);
	} else {
		hw->CTRLA.reg = ul_mode;
     3de:	602e      	str	r6, [r5, #0]
	}
}
     3e0:	bd70      	pop	{r4, r5, r6, pc}
		aes_disable(module);
     3e2:	0020      	movs	r0, r4
     3e4:	4b03      	ldr	r3, [pc, #12]	; (3f4 <aes_set_config+0x6c>)
     3e6:	4798      	blx	r3
		hw->CTRLA.reg = ul_mode;
     3e8:	602e      	str	r6, [r5, #0]
		aes_enable(module);
     3ea:	0020      	movs	r0, r4
     3ec:	4b02      	ldr	r3, [pc, #8]	; (3f8 <aes_set_config+0x70>)
     3ee:	4798      	blx	r3
     3f0:	e7f6      	b.n	3e0 <aes_set_config+0x58>
     3f2:	46c0      	nop			; (mov r8, r8)
     3f4:	00000373 	.word	0x00000373
     3f8:	00000367 	.word	0x00000367

000003fc <aes_init>:
{
     3fc:	b570      	push	{r4, r5, r6, lr}
		case SYSTEM_CLOCK_APB_APBB:
			MCLK->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			MCLK->APBCMASK.reg |= mask;
     3fe:	4c05      	ldr	r4, [pc, #20]	; (414 <aes_init+0x18>)
     400:	69e5      	ldr	r5, [r4, #28]
     402:	2380      	movs	r3, #128	; 0x80
     404:	019b      	lsls	r3, r3, #6
     406:	432b      	orrs	r3, r5
     408:	61e3      	str	r3, [r4, #28]
	hw->CTRLA.reg = AES_CTRLA_SWRST;
     40a:	2301      	movs	r3, #1
     40c:	600b      	str	r3, [r1, #0]
	aes_set_config(module,hw, config);
     40e:	4b02      	ldr	r3, [pc, #8]	; (418 <aes_init+0x1c>)
     410:	4798      	blx	r3
}
     412:	bd70      	pop	{r4, r5, r6, pc}
     414:	40000400 	.word	0x40000400
     418:	00000389 	.word	0x00000389

0000041c <aes_write_key>:
 * \note The key size depends on the current AES configuration.
 */
void aes_write_key(
		struct aes_module *const module,
		const uint32_t *key)
{
     41c:	b570      	push	{r4, r5, r6, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(key);

	switch (module->key_size) {
     41e:	7943      	ldrb	r3, [r0, #5]
     420:	2b01      	cmp	r3, #1
     422:	d005      	beq.n	430 <aes_write_key+0x14>
     424:	2b00      	cmp	r3, #0
     426:	d010      	beq.n	44a <aes_write_key+0x2e>
     428:	2b02      	cmp	r3, #2
     42a:	d10d      	bne.n	448 <aes_write_key+0x2c>
	case AES_KEY_SIZE_192:
		key_length = 6;
		break;

	case AES_KEY_SIZE_256:
		key_length = 8;
     42c:	2508      	movs	r5, #8
     42e:	e000      	b.n	432 <aes_write_key+0x16>
		key_length = 6;
     430:	2506      	movs	r5, #6
{
     432:	2300      	movs	r3, #0
	default:
		break;
	}

	for (i = 0; i < key_length; i++) {
		module->hw->KEYWORD[i].reg = *key;
     434:	c910      	ldmia	r1!, {r4}
     436:	1c9a      	adds	r2, r3, #2
     438:	0092      	lsls	r2, r2, #2
     43a:	6806      	ldr	r6, [r0, #0]
     43c:	46b4      	mov	ip, r6
     43e:	4462      	add	r2, ip
     440:	6054      	str	r4, [r2, #4]
	for (i = 0; i < key_length; i++) {
     442:	3301      	adds	r3, #1
     444:	42ab      	cmp	r3, r5
     446:	d3f5      	bcc.n	434 <aes_write_key+0x18>
		key++;
	}
}
     448:	bd70      	pop	{r4, r5, r6, pc}
		key_length = 4;
     44a:	2504      	movs	r5, #4
     44c:	e7f1      	b.n	432 <aes_write_key+0x16>
	...

00000450 <aes_write_input_data>:
 * \param[in] input_data_buffer Pointer to an input data buffer
 */
void aes_write_input_data(
		struct aes_module *const module,
		const uint32_t *input_data_buffer)
{
     450:	b510      	push	{r4, lr}
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);;
	Assert(input_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     452:	2300      	movs	r3, #0
     454:	6802      	ldr	r2, [r0, #0]
     456:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     458:	4b0f      	ldr	r3, [pc, #60]	; (498 <aes_write_input_data+0x48>)
     45a:	6842      	ldr	r2, [r0, #4]
     45c:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     45e:	4a0f      	ldr	r2, [pc, #60]	; (49c <aes_write_input_data+0x4c>)
     460:	4293      	cmp	r3, r2
     462:	d00a      	beq.n	47a <aes_write_input_data+0x2a>
		for (i = 0; i < 2; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
			input_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     464:	7903      	ldrb	r3, [r0, #4]
     466:	2b03      	cmp	r3, #3
     468:	d00e      	beq.n	488 <aes_write_input_data+0x38>
     46a:	000c      	movs	r4, r1
     46c:	3410      	adds	r4, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		module->hw->INDATA.reg = *input_data_buffer;
	} else {
		for (i = 0; i < 4; i++) {
			module->hw->INDATA.reg = *input_data_buffer;
     46e:	6803      	ldr	r3, [r0, #0]
     470:	c904      	ldmia	r1!, {r2}
     472:	639a      	str	r2, [r3, #56]	; 0x38
		for (i = 0; i < 4; i++) {
     474:	428c      	cmp	r4, r1
     476:	d1fa      	bne.n	46e <aes_write_input_data+0x1e>
			input_data_buffer++;
		}
	}
}
     478:	bd10      	pop	{r4, pc}
			module->hw->INDATA.reg = *input_data_buffer;
     47a:	6803      	ldr	r3, [r0, #0]
     47c:	680a      	ldr	r2, [r1, #0]
     47e:	639a      	str	r2, [r3, #56]	; 0x38
     480:	6803      	ldr	r3, [r0, #0]
     482:	684a      	ldr	r2, [r1, #4]
     484:	639a      	str	r2, [r3, #56]	; 0x38
     486:	e7f7      	b.n	478 <aes_write_input_data+0x28>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     488:	7983      	ldrb	r3, [r0, #6]
     48a:	3b02      	subs	r3, #2
     48c:	2b01      	cmp	r3, #1
     48e:	d8ec      	bhi.n	46a <aes_write_input_data+0x1a>
		module->hw->INDATA.reg = *input_data_buffer;
     490:	6803      	ldr	r3, [r0, #0]
     492:	680a      	ldr	r2, [r1, #0]
     494:	639a      	str	r2, [r3, #56]	; 0x38
     496:	e7ef      	b.n	478 <aes_write_input_data+0x28>
     498:	00ff00ff 	.word	0x00ff00ff
     49c:	00010003 	.word	0x00010003

000004a0 <aes_read_output_data>:
	/* Validate arguments. */
	Assert(module);
	Assert(module->hw);
	Assert(output_data_buffer);

	module->hw->DATABUFPTR.reg = 0;
     4a0:	2300      	movs	r3, #0
     4a2:	6802      	ldr	r2, [r0, #0]
     4a4:	7213      	strb	r3, [r2, #8]
	if (module->opmode == AES_CFB_MODE
		&& module->cfb_size == AES_CFB_SIZE_64){
     4a6:	4b10      	ldr	r3, [pc, #64]	; (4e8 <aes_read_output_data+0x48>)
     4a8:	6842      	ldr	r2, [r0, #4]
     4aa:	4013      	ands	r3, r2
	if (module->opmode == AES_CFB_MODE
     4ac:	4a0f      	ldr	r2, [pc, #60]	; (4ec <aes_read_output_data+0x4c>)
     4ae:	4293      	cmp	r3, r2
     4b0:	d00a      	beq.n	4c8 <aes_read_output_data+0x28>
		for (i = 0; i < 2; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
			output_data_buffer++;
		}
	} else if (module->opmode == AES_CFB_MODE
     4b2:	7903      	ldrb	r3, [r0, #4]
     4b4:	2b03      	cmp	r3, #3
     4b6:	d00e      	beq.n	4d6 <aes_read_output_data+0x36>
     4b8:	000a      	movs	r2, r1
     4ba:	3210      	adds	r2, #16
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
		*output_data_buffer = module->hw->INDATA.reg;
	} else {
		for (i = 0; i < 4; i++) {
			*output_data_buffer = module->hw->INDATA.reg;
     4bc:	6803      	ldr	r3, [r0, #0]
     4be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     4c0:	c108      	stmia	r1!, {r3}
		for (i = 0; i < 4; i++) {
     4c2:	428a      	cmp	r2, r1
     4c4:	d1fa      	bne.n	4bc <aes_read_output_data+0x1c>
			output_data_buffer++;
		}
	}
}
     4c6:	4770      	bx	lr
			*output_data_buffer = module->hw->INDATA.reg;
     4c8:	6803      	ldr	r3, [r0, #0]
     4ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     4cc:	600b      	str	r3, [r1, #0]
     4ce:	6803      	ldr	r3, [r0, #0]
     4d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     4d2:	604b      	str	r3, [r1, #4]
     4d4:	e7f7      	b.n	4c6 <aes_read_output_data+0x26>
		&& (module->cfb_size == AES_CFB_SIZE_32 || module->cfb_size == AES_CFB_SIZE_16)){
     4d6:	7983      	ldrb	r3, [r0, #6]
     4d8:	3b02      	subs	r3, #2
     4da:	2b01      	cmp	r3, #1
     4dc:	d8ec      	bhi.n	4b8 <aes_read_output_data+0x18>
		*output_data_buffer = module->hw->INDATA.reg;
     4de:	6803      	ldr	r3, [r0, #0]
     4e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     4e2:	600b      	str	r3, [r1, #0]
     4e4:	e7ef      	b.n	4c6 <aes_read_output_data+0x26>
     4e6:	46c0      	nop			; (mov r8, r8)
     4e8:	00ff00ff 	.word	0x00ff00ff
     4ec:	00010003 	.word	0x00010003

000004f0 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     4f0:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
     4f2:	2a00      	cmp	r2, #0
     4f4:	d001      	beq.n	4fa <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
     4f6:	0018      	movs	r0, r3
     4f8:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
     4fa:	008b      	lsls	r3, r1, #2
     4fc:	4a06      	ldr	r2, [pc, #24]	; (518 <extint_register_callback+0x28>)
     4fe:	589b      	ldr	r3, [r3, r2]
     500:	2b00      	cmp	r3, #0
     502:	d003      	beq.n	50c <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     504:	4283      	cmp	r3, r0
     506:	d005      	beq.n	514 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     508:	231d      	movs	r3, #29
     50a:	e7f4      	b.n	4f6 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     50c:	0089      	lsls	r1, r1, #2
     50e:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     510:	2300      	movs	r3, #0
     512:	e7f0      	b.n	4f6 <extint_register_callback+0x6>
		return STATUS_OK;
     514:	2300      	movs	r3, #0
     516:	e7ee      	b.n	4f6 <extint_register_callback+0x6>
     518:	200010ec 	.word	0x200010ec

0000051c <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     51c:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     51e:	2900      	cmp	r1, #0
     520:	d001      	beq.n	526 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     522:	0018      	movs	r0, r3
     524:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     526:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     528:	281f      	cmp	r0, #31
     52a:	d800      	bhi.n	52e <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     52c:	4a02      	ldr	r2, [pc, #8]	; (538 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     52e:	2301      	movs	r3, #1
     530:	4083      	lsls	r3, r0
     532:	6113      	str	r3, [r2, #16]
	return STATUS_OK;
     534:	2300      	movs	r3, #0
     536:	e7f4      	b.n	522 <extint_chan_enable_callback+0x6>
     538:	40002400 	.word	0x40002400

0000053c <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     53c:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     53e:	2200      	movs	r2, #0
     540:	4b10      	ldr	r3, [pc, #64]	; (584 <EIC_Handler+0x48>)
     542:	701a      	strb	r2, [r3, #0]
     544:	2300      	movs	r3, #0
     546:	4910      	ldr	r1, [pc, #64]	; (588 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     548:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     54a:	4e10      	ldr	r6, [pc, #64]	; (58c <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     54c:	4c0d      	ldr	r4, [pc, #52]	; (584 <EIC_Handler+0x48>)
     54e:	e00a      	b.n	566 <EIC_Handler+0x2a>
		return eics[eic_index];
     550:	490d      	ldr	r1, [pc, #52]	; (588 <EIC_Handler+0x4c>)
     552:	e008      	b.n	566 <EIC_Handler+0x2a>
     554:	7823      	ldrb	r3, [r4, #0]
     556:	3301      	adds	r3, #1
     558:	b2db      	uxtb	r3, r3
     55a:	7023      	strb	r3, [r4, #0]
     55c:	2b0f      	cmp	r3, #15
     55e:	d810      	bhi.n	582 <EIC_Handler+0x46>
		return NULL;
     560:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     562:	2b1f      	cmp	r3, #31
     564:	d9f4      	bls.n	550 <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     566:	0028      	movs	r0, r5
     568:	4018      	ands	r0, r3
     56a:	2201      	movs	r2, #1
     56c:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     56e:	6948      	ldr	r0, [r1, #20]
		if (extint_chan_is_detected(_current_channel)) {
     570:	4210      	tst	r0, r2
     572:	d0ef      	beq.n	554 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     574:	614a      	str	r2, [r1, #20]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     576:	009b      	lsls	r3, r3, #2
     578:	599b      	ldr	r3, [r3, r6]
     57a:	2b00      	cmp	r3, #0
     57c:	d0ea      	beq.n	554 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     57e:	4798      	blx	r3
     580:	e7e8      	b.n	554 <EIC_Handler+0x18>
			}
		}
	}
}
     582:	bd70      	pop	{r4, r5, r6, pc}
     584:	200010e8 	.word	0x200010e8
     588:	40002400 	.word	0x40002400
     58c:	200010ec 	.word	0x200010ec

00000590 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg |= EIC_CTRLA_ENABLE;
     590:	4a06      	ldr	r2, [pc, #24]	; (5ac <_extint_enable+0x1c>)
     592:	7813      	ldrb	r3, [r2, #0]
     594:	2102      	movs	r1, #2
     596:	430b      	orrs	r3, r1
     598:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     59a:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     59c:	6853      	ldr	r3, [r2, #4]
     59e:	4219      	tst	r1, r3
     5a0:	d1fc      	bne.n	59c <_extint_enable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     5a2:	6853      	ldr	r3, [r2, #4]
     5a4:	4218      	tst	r0, r3
     5a6:	d1f9      	bne.n	59c <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     5a8:	4770      	bx	lr
     5aa:	46c0      	nop			; (mov r8, r8)
     5ac:	40002400 	.word	0x40002400

000005b0 <_extint_disable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Disable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRLA.reg &= ~EIC_CTRLA_ENABLE;
     5b0:	4a06      	ldr	r2, [pc, #24]	; (5cc <_extint_disable+0x1c>)
     5b2:	7813      	ldrb	r3, [r2, #0]
     5b4:	2102      	movs	r1, #2
     5b6:	438b      	bics	r3, r1
     5b8:	7013      	strb	r3, [r2, #0]
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     5ba:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     5bc:	6853      	ldr	r3, [r2, #4]
     5be:	4219      	tst	r1, r3
     5c0:	d1fc      	bne.n	5bc <_extint_disable+0xc>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     5c2:	6853      	ldr	r3, [r2, #4]
     5c4:	4218      	tst	r0, r3
     5c6:	d1f9      	bne.n	5bc <_extint_disable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     5c8:	4770      	bx	lr
     5ca:	46c0      	nop			; (mov r8, r8)
     5cc:	40002400 	.word	0x40002400

000005d0 <_system_extint_init>:
{
     5d0:	b510      	push	{r4, lr}
			MCLK->APBAMASK.reg |= mask;
     5d2:	4a12      	ldr	r2, [pc, #72]	; (61c <_system_extint_init+0x4c>)
     5d4:	6951      	ldr	r1, [r2, #20]
     5d6:	2380      	movs	r3, #128	; 0x80
     5d8:	009b      	lsls	r3, r3, #2
     5da:	430b      	orrs	r3, r1
     5dc:	6153      	str	r3, [r2, #20]
		eics[i]->CTRLA.reg |= EIC_CTRLA_SWRST;
     5de:	4a10      	ldr	r2, [pc, #64]	; (620 <_system_extint_init+0x50>)
     5e0:	7813      	ldrb	r3, [r2, #0]
     5e2:	2101      	movs	r1, #1
     5e4:	430b      	orrs	r3, r1
     5e6:	7013      	strb	r3, [r2, #0]
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     5e8:	3101      	adds	r1, #1
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     5ea:	2001      	movs	r0, #1
		if((eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_ENABLE)
     5ec:	6853      	ldr	r3, [r2, #4]
     5ee:	4219      	tst	r1, r3
     5f0:	d1fc      	bne.n	5ec <_system_extint_init+0x1c>
		 || (eics[i]->SYNCBUSY.reg & EIC_SYNCBUSY_SWRST)){
     5f2:	6853      	ldr	r3, [r2, #4]
     5f4:	4218      	tst	r0, r3
     5f6:	d1f9      	bne.n	5ec <_system_extint_init+0x1c>
		eics[i]->CTRLA.bit.CKSEL = EXTINT_CLK_ULP32K;
     5f8:	4a09      	ldr	r2, [pc, #36]	; (620 <_system_extint_init+0x50>)
     5fa:	7813      	ldrb	r3, [r2, #0]
     5fc:	2110      	movs	r1, #16
     5fe:	430b      	orrs	r3, r1
     600:	7013      	strb	r3, [r2, #0]
     602:	4b08      	ldr	r3, [pc, #32]	; (624 <_system_extint_init+0x54>)
     604:	0019      	movs	r1, r3
     606:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     608:	2200      	movs	r2, #0
     60a:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     60c:	428b      	cmp	r3, r1
     60e:	d1fc      	bne.n	60a <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     610:	2208      	movs	r2, #8
     612:	4b05      	ldr	r3, [pc, #20]	; (628 <_system_extint_init+0x58>)
     614:	601a      	str	r2, [r3, #0]
	_extint_enable();
     616:	4b05      	ldr	r3, [pc, #20]	; (62c <_system_extint_init+0x5c>)
     618:	4798      	blx	r3
}
     61a:	bd10      	pop	{r4, pc}
     61c:	40000400 	.word	0x40000400
     620:	40002400 	.word	0x40002400
     624:	200010ec 	.word	0x200010ec
     628:	e000e100 	.word	0xe000e100
     62c:	00000591 	.word	0x00000591

00000630 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     630:	2300      	movs	r3, #0
     632:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     634:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     636:	2201      	movs	r2, #1
     638:	7202      	strb	r2, [r0, #8]
	config->filter_input_signal = false;
     63a:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     63c:	3201      	adds	r2, #1
     63e:	72c2      	strb	r2, [r0, #11]
	config->enable_async_edge_detection = false;
     640:	7243      	strb	r3, [r0, #9]
}
     642:	4770      	bx	lr

00000644 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     644:	b5f0      	push	{r4, r5, r6, r7, lr}
     646:	b083      	sub	sp, #12
     648:	0005      	movs	r5, r0
     64a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);
	_extint_disable();
     64c:	4b1c      	ldr	r3, [pc, #112]	; (6c0 <extint_chan_set_config+0x7c>)
     64e:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     650:	a901      	add	r1, sp, #4
     652:	2300      	movs	r3, #0
     654:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     656:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));
#endif
	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     658:	7923      	ldrb	r3, [r4, #4]
     65a:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     65c:	7a23      	ldrb	r3, [r4, #8]
     65e:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     660:	7820      	ldrb	r0, [r4, #0]
     662:	4b18      	ldr	r3, [pc, #96]	; (6c4 <extint_chan_set_config+0x80>)
     664:	4798      	blx	r3
		return NULL;
     666:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     668:	2d1f      	cmp	r5, #31
     66a:	d800      	bhi.n	66e <extint_chan_set_config+0x2a>
		return eics[eic_index];
     66c:	4916      	ldr	r1, [pc, #88]	; (6c8 <extint_chan_set_config+0x84>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     66e:	2207      	movs	r2, #7
     670:	402a      	ands	r2, r5
     672:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     674:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     676:	7aa3      	ldrb	r3, [r4, #10]
     678:	2b00      	cmp	r3, #0
     67a:	d001      	beq.n	680 <extint_chan_set_config+0x3c>
     67c:	2308      	movs	r3, #8
     67e:	431f      	orrs	r7, r3
     680:	08eb      	lsrs	r3, r5, #3
     682:	009b      	lsls	r3, r3, #2
     684:	18cb      	adds	r3, r1, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     686:	69d8      	ldr	r0, [r3, #28]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     688:	260f      	movs	r6, #15
     68a:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     68c:	43b0      	bics	r0, r6
			(new_config << config_pos);
     68e:	4097      	lsls	r7, r2
     690:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     692:	4302      	orrs	r2, r0
		= (EIC_module->CONFIG[channel / 8].reg &
     694:	61da      	str	r2, [r3, #28]
#if (SAML22) || (SAML21XXXB) || (SAMC20) || (SAMR30) || (SAMR34) || (SAMR35)
	/* Config asynchronous edge detection */
	if (config->enable_async_edge_detection) {
     696:	7a63      	ldrb	r3, [r4, #9]
     698:	2b00      	cmp	r3, #0
     69a:	d10b      	bne.n	6b4 <extint_chan_set_config+0x70>
		EIC_module->ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->ASYNCH.reg &= (EIC_ASYNCH_MASK & (~(1UL << channel)));
     69c:	698a      	ldr	r2, [r1, #24]
     69e:	2301      	movs	r3, #1
     6a0:	40ab      	lsls	r3, r5
     6a2:	43db      	mvns	r3, r3
     6a4:	041b      	lsls	r3, r3, #16
     6a6:	0c1b      	lsrs	r3, r3, #16
     6a8:	4013      	ands	r3, r2
     6aa:	618b      	str	r3, [r1, #24]
		EIC_module->EIC_ASYNCH.reg |= (1UL << channel);
	} else {
		EIC_module->EIC_ASYNCH.reg &= (EIC_EIC_ASYNCH_MASK & (~(1UL << channel)));
	}
#endif
	_extint_enable();
     6ac:	4b07      	ldr	r3, [pc, #28]	; (6cc <extint_chan_set_config+0x88>)
     6ae:	4798      	blx	r3
}
     6b0:	b003      	add	sp, #12
     6b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->ASYNCH.reg |= (1UL << channel);
     6b4:	698a      	ldr	r2, [r1, #24]
     6b6:	2301      	movs	r3, #1
     6b8:	40ab      	lsls	r3, r5
     6ba:	4313      	orrs	r3, r2
     6bc:	618b      	str	r3, [r1, #24]
     6be:	e7f5      	b.n	6ac <extint_chan_set_config+0x68>
     6c0:	000005b1 	.word	0x000005b1
     6c4:	0000248d 	.word	0x0000248d
     6c8:	40002400 	.word	0x40002400
     6cc:	00000591 	.word	0x00000591

000006d0 <nvm_set_config>:
 *                        EEPROM and/or auxiliary space configuration from being
 *                        altered
 */
enum status_code nvm_set_config(
		const struct nvm_config *const config)
{
     6d0:	b510      	push	{r4, lr}
			MCLK->APBBMASK.reg |= mask;
     6d2:	4a1e      	ldr	r2, [pc, #120]	; (74c <nvm_set_config+0x7c>)
     6d4:	6993      	ldr	r3, [r2, #24]
     6d6:	2104      	movs	r1, #4
     6d8:	430b      	orrs	r3, r1
     6da:	6193      	str	r3, [r2, #24]
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBB, PM_APBBMASK_NVMCTRL);
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     6dc:	4b1c      	ldr	r3, [pc, #112]	; (750 <nvm_set_config+0x80>)
     6de:	2220      	movs	r2, #32
     6e0:	32ff      	adds	r2, #255	; 0xff
     6e2:	831a      	strh	r2, [r3, #24]
static inline bool nvm_is_ready(void)
{
	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	return nvm_module->INTFLAG.reg & NVMCTRL_INTFLAG_READY;
     6e4:	7d1a      	ldrb	r2, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
		return STATUS_BUSY;
     6e6:	2305      	movs	r3, #5
	if (!nvm_is_ready()) {
     6e8:	07d2      	lsls	r2, r2, #31
     6ea:	d401      	bmi.n	6f0 <nvm_set_config+0x20>
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
		return STATUS_ERR_IO;
	}

	return STATUS_OK;
}
     6ec:	0018      	movs	r0, r3
     6ee:	bd10      	pop	{r4, pc}
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     6f0:	7803      	ldrb	r3, [r0, #0]
     6f2:	021b      	lsls	r3, r3, #8
     6f4:	22c0      	movs	r2, #192	; 0xc0
     6f6:	0092      	lsls	r2, r2, #2
     6f8:	4013      	ands	r3, r2
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     6fa:	7841      	ldrb	r1, [r0, #1]
     6fc:	01c9      	lsls	r1, r1, #7
     6fe:	22ff      	movs	r2, #255	; 0xff
     700:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_SLEEPPRM(config->sleep_power_mode) |
     702:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     704:	7881      	ldrb	r1, [r0, #2]
     706:	0049      	lsls	r1, r1, #1
     708:	221e      	movs	r2, #30
     70a:	400a      	ands	r2, r1
			((config->manual_page_write & 0x01) << NVMCTRL_CTRLB_MANW_Pos) |
     70c:	4313      	orrs	r3, r2
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     70e:	78c2      	ldrb	r2, [r0, #3]
     710:	0492      	lsls	r2, r2, #18
     712:	2180      	movs	r1, #128	; 0x80
     714:	02c9      	lsls	r1, r1, #11
     716:	400a      	ands	r2, r1
			NVMCTRL_CTRLB_RWS(config->wait_states) |
     718:	4313      	orrs	r3, r2
			NVMCTRL_CTRLB_READMODE(config->cache_readmode);
     71a:	7902      	ldrb	r2, [r0, #4]
     71c:	0412      	lsls	r2, r2, #16
     71e:	21c0      	movs	r1, #192	; 0xc0
     720:	0289      	lsls	r1, r1, #10
     722:	400a      	ands	r2, r1
			((config->disable_cache & 0x01) << NVMCTRL_CTRLB_CACHEDIS_Pos) |
     724:	4313      	orrs	r3, r2
	nvm_module->CTRLB.reg =
     726:	4a0a      	ldr	r2, [pc, #40]	; (750 <nvm_set_config+0x80>)
     728:	6053      	str	r3, [r2, #4]
	_nvm_dev.page_size         = (8 << nvm_module->PARAM.bit.PSZ);
     72a:	6893      	ldr	r3, [r2, #8]
     72c:	035b      	lsls	r3, r3, #13
     72e:	0f5b      	lsrs	r3, r3, #29
     730:	4908      	ldr	r1, [pc, #32]	; (754 <nvm_set_config+0x84>)
     732:	2408      	movs	r4, #8
     734:	409c      	lsls	r4, r3
     736:	800c      	strh	r4, [r1, #0]
	_nvm_dev.number_of_pages   = nvm_module->PARAM.bit.NVMP;
     738:	6893      	ldr	r3, [r2, #8]
     73a:	804b      	strh	r3, [r1, #2]
	_nvm_dev.manual_page_write = config->manual_page_write;
     73c:	7843      	ldrb	r3, [r0, #1]
     73e:	710b      	strb	r3, [r1, #4]
	if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     740:	8b13      	ldrh	r3, [r2, #24]
     742:	05db      	lsls	r3, r3, #23
	return STATUS_OK;
     744:	0fdb      	lsrs	r3, r3, #31
     746:	011b      	lsls	r3, r3, #4
     748:	e7d0      	b.n	6ec <nvm_set_config+0x1c>
     74a:	46c0      	nop			; (mov r8, r8)
     74c:	40000400 	.word	0x40000400
     750:	41004000 	.word	0x41004000
     754:	20000a9c 	.word	0x20000a9c

00000758 <nvm_execute_command>:
 */
enum status_code nvm_execute_command(
		const enum nvm_command command,
		const uint32_t address,
		const uint32_t parameter)
{
     758:	b530      	push	{r4, r5, lr}
     75a:	0004      	movs	r4, r0
	uint32_t ctrlb_bak;

	/* Check that the address given is valid  */
	if (address > ((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)
     75c:	4a25      	ldr	r2, [pc, #148]	; (7f4 <nvm_execute_command+0x9c>)
     75e:	8810      	ldrh	r0, [r2, #0]
     760:	8853      	ldrh	r3, [r2, #2]
     762:	4343      	muls	r3, r0
     764:	428b      	cmp	r3, r1
     766:	d20b      	bcs.n	780 <nvm_execute_command+0x28>
		&& !(address >= NVMCTRL_AUX0_ADDRESS && address <= NVMCTRL_AUX1_ADDRESS )){
     768:	2280      	movs	r2, #128	; 0x80
     76a:	0192      	lsls	r2, r2, #6
     76c:	4b22      	ldr	r3, [pc, #136]	; (7f8 <nvm_execute_command+0xa0>)
     76e:	18cb      	adds	r3, r1, r3
     770:	4293      	cmp	r3, r2
     772:	d905      	bls.n	780 <nvm_execute_command+0x28>
#ifdef FEATURE_NVM_RWWEE
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     774:	4a21      	ldr	r2, [pc, #132]	; (7fc <nvm_execute_command+0xa4>)
			|| address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     776:	2018      	movs	r0, #24
		if (address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     778:	4b21      	ldr	r3, [pc, #132]	; (800 <nvm_execute_command+0xa8>)
     77a:	18cb      	adds	r3, r1, r3
     77c:	4293      	cmp	r3, r2
     77e:	d80e      	bhi.n	79e <nvm_execute_command+0x46>

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Turn off cache before issuing flash commands */
	ctrlb_bak = nvm_module->CTRLB.reg;
     780:	4b20      	ldr	r3, [pc, #128]	; (804 <nvm_execute_command+0xac>)
     782:	685d      	ldr	r5, [r3, #4]
#if (SAMC20) || (SAMC21)
	nvm_module->CTRLB.reg = ((ctrlb_bak &(~(NVMCTRL_CTRLB_CACHEDIS(0x2))))
							| NVMCTRL_CTRLB_CACHEDIS(0x1));
#else
	nvm_module->CTRLB.reg = ctrlb_bak | NVMCTRL_CTRLB_CACHEDIS;
     784:	2280      	movs	r2, #128	; 0x80
     786:	02d2      	lsls	r2, r2, #11
     788:	432a      	orrs	r2, r5
     78a:	605a      	str	r2, [r3, #4]
#endif

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     78c:	2220      	movs	r2, #32
     78e:	32ff      	adds	r2, #255	; 0xff
     790:	831a      	strh	r2, [r3, #24]
     792:	7d1b      	ldrb	r3, [r3, #20]

	/* Check if the module is busy */
	if (!nvm_is_ready()) {
     794:	07db      	lsls	r3, r3, #31
     796:	d403      	bmi.n	7a0 <nvm_execute_command+0x48>
		/* Restore the setting */
		nvm_module->CTRLB.reg = ctrlb_bak;
     798:	4b1a      	ldr	r3, [pc, #104]	; (804 <nvm_execute_command+0xac>)
     79a:	605d      	str	r5, [r3, #4]
		return STATUS_BUSY;
     79c:	2005      	movs	r0, #5

	/* Restore the setting */
	nvm_module->CTRLB.reg = ctrlb_bak;

	return STATUS_OK;
}
     79e:	bd30      	pop	{r4, r5, pc}
	switch (command) {
     7a0:	2c45      	cmp	r4, #69	; 0x45
     7a2:	d822      	bhi.n	7ea <nvm_execute_command+0x92>
     7a4:	00a3      	lsls	r3, r4, #2
     7a6:	4a18      	ldr	r2, [pc, #96]	; (808 <nvm_execute_command+0xb0>)
     7a8:	58d3      	ldr	r3, [r2, r3]
     7aa:	469f      	mov	pc, r3
			if (nvm_module->STATUS.reg & NVMCTRL_STATUS_SB) {
     7ac:	4b15      	ldr	r3, [pc, #84]	; (804 <nvm_execute_command+0xac>)
     7ae:	8b1b      	ldrh	r3, [r3, #24]
     7b0:	05db      	lsls	r3, r3, #23
     7b2:	d503      	bpl.n	7bc <nvm_execute_command+0x64>
				nvm_module->CTRLB.reg = ctrlb_bak;
     7b4:	4b13      	ldr	r3, [pc, #76]	; (804 <nvm_execute_command+0xac>)
     7b6:	605d      	str	r5, [r3, #4]
				return STATUS_ERR_IO;
     7b8:	2010      	movs	r0, #16
     7ba:	e7f0      	b.n	79e <nvm_execute_command+0x46>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     7bc:	0889      	lsrs	r1, r1, #2
     7be:	0049      	lsls	r1, r1, #1
     7c0:	4b10      	ldr	r3, [pc, #64]	; (804 <nvm_execute_command+0xac>)
     7c2:	61d9      	str	r1, [r3, #28]
			break;
     7c4:	e003      	b.n	7ce <nvm_execute_command+0x76>
			nvm_module->ADDR.reg = (uintptr_t)&NVM_MEMORY[address / 4];
     7c6:	0889      	lsrs	r1, r1, #2
     7c8:	0049      	lsls	r1, r1, #1
     7ca:	4b0e      	ldr	r3, [pc, #56]	; (804 <nvm_execute_command+0xac>)
     7cc:	61d9      	str	r1, [r3, #28]
	nvm_module->CTRLA.reg = command | NVMCTRL_CTRLA_CMDEX_KEY;
     7ce:	20a5      	movs	r0, #165	; 0xa5
     7d0:	0200      	lsls	r0, r0, #8
     7d2:	4304      	orrs	r4, r0
     7d4:	4b0b      	ldr	r3, [pc, #44]	; (804 <nvm_execute_command+0xac>)
     7d6:	801c      	strh	r4, [r3, #0]
     7d8:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     7da:	2201      	movs	r2, #1
     7dc:	7d0b      	ldrb	r3, [r1, #20]
     7de:	4213      	tst	r3, r2
     7e0:	d0fc      	beq.n	7dc <nvm_execute_command+0x84>
	nvm_module->CTRLB.reg = ctrlb_bak;
     7e2:	4b08      	ldr	r3, [pc, #32]	; (804 <nvm_execute_command+0xac>)
     7e4:	605d      	str	r5, [r3, #4]
	return STATUS_OK;
     7e6:	2000      	movs	r0, #0
     7e8:	e7d9      	b.n	79e <nvm_execute_command+0x46>
			nvm_module->CTRLB.reg = ctrlb_bak;
     7ea:	4b06      	ldr	r3, [pc, #24]	; (804 <nvm_execute_command+0xac>)
     7ec:	605d      	str	r5, [r3, #4]
			return STATUS_ERR_INVALID_ARG;
     7ee:	2017      	movs	r0, #23
     7f0:	e7d5      	b.n	79e <nvm_execute_command+0x46>
     7f2:	46c0      	nop			; (mov r8, r8)
     7f4:	20000a9c 	.word	0x20000a9c
     7f8:	ff7fc000 	.word	0xff7fc000
     7fc:	00001fff 	.word	0x00001fff
     800:	ffc00000 	.word	0xffc00000
     804:	41004000 	.word	0x41004000
     808:	0001a6a0 	.word	0x0001a6a0

0000080c <nvm_write_buffer>:
 */
enum status_code nvm_write_buffer(
		const uint32_t destination_address,
		const uint8_t *buffer,
		uint16_t length)
{
     80c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	bool is_rww_eeprom = false;
#endif

	/* Check if the destination address is valid */
	if (destination_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     80e:	4b2f      	ldr	r3, [pc, #188]	; (8cc <nvm_write_buffer+0xc0>)
     810:	881c      	ldrh	r4, [r3, #0]
     812:	885b      	ldrh	r3, [r3, #2]
     814:	4363      	muls	r3, r4
	if (destination_address >
     816:	4283      	cmp	r3, r0
     818:	d207      	bcs.n	82a <nvm_write_buffer+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     81a:	4e2d      	ldr	r6, [pc, #180]	; (8d0 <nvm_write_buffer+0xc4>)
			|| destination_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     81c:	2518      	movs	r5, #24
		if (destination_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     81e:	4b2d      	ldr	r3, [pc, #180]	; (8d4 <nvm_write_buffer+0xc8>)
     820:	18c3      	adds	r3, r0, r3
     822:	42b3      	cmp	r3, r6
     824:	d806      	bhi.n	834 <nvm_write_buffer+0x28>
		}
		is_rww_eeprom = true;
     826:	2601      	movs	r6, #1
     828:	e000      	b.n	82c <nvm_write_buffer+0x20>
	bool is_rww_eeprom = false;
     82a:	2600      	movs	r6, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the write address not aligned to the start of a page */
	if (destination_address & (_nvm_dev.page_size - 1)) {
     82c:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     82e:	2518      	movs	r5, #24
	if (destination_address & (_nvm_dev.page_size - 1)) {
     830:	4218      	tst	r0, r3
     832:	d001      	beq.n	838 <nvm_write_buffer+0x2c>
				destination_address, 0);
#endif
	}

	return STATUS_OK;
}
     834:	0028      	movs	r0, r5
     836:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
     838:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     83a:	4294      	cmp	r4, r2
     83c:	d3fa      	bcc.n	834 <nvm_write_buffer+0x28>
     83e:	4b26      	ldr	r3, [pc, #152]	; (8d8 <nvm_write_buffer+0xcc>)
     840:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     842:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     844:	07db      	lsls	r3, r3, #31
     846:	d5f5      	bpl.n	834 <nvm_write_buffer+0x28>
	nvm_module->CTRLA.reg = NVM_COMMAND_PAGE_BUFFER_CLEAR | NVMCTRL_CTRLA_CMDEX_KEY;
     848:	4c24      	ldr	r4, [pc, #144]	; (8dc <nvm_write_buffer+0xd0>)
     84a:	4b23      	ldr	r3, [pc, #140]	; (8d8 <nvm_write_buffer+0xcc>)
     84c:	801c      	strh	r4, [r3, #0]
     84e:	001d      	movs	r5, r3
	while (!nvm_is_ready()) {
     850:	2401      	movs	r4, #1
     852:	7d2b      	ldrb	r3, [r5, #20]
     854:	4223      	tst	r3, r4
     856:	d0fc      	beq.n	852 <nvm_write_buffer+0x46>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     858:	2420      	movs	r4, #32
     85a:	34ff      	adds	r4, #255	; 0xff
     85c:	4b1e      	ldr	r3, [pc, #120]	; (8d8 <nvm_write_buffer+0xcc>)
     85e:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     860:	2a00      	cmp	r2, #0
     862:	d02c      	beq.n	8be <nvm_write_buffer+0xb2>
     864:	2301      	movs	r3, #1
     866:	0005      	movs	r5, r0
     868:	439d      	bics	r5, r3
     86a:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     86c:	1e54      	subs	r4, r2, #1
     86e:	46a4      	mov	ip, r4
     870:	e009      	b.n	886 <nvm_write_buffer+0x7a>
			data |= (buffer[i + 1] << 8);
     872:	18cf      	adds	r7, r1, r3
     874:	787f      	ldrb	r7, [r7, #1]
     876:	023f      	lsls	r7, r7, #8
     878:	433c      	orrs	r4, r7
		NVM_MEMORY[nvm_address++] = data;
     87a:	802c      	strh	r4, [r5, #0]
	for (uint16_t i = 0; i < length; i += 2) {
     87c:	3302      	adds	r3, #2
     87e:	b29b      	uxth	r3, r3
     880:	3502      	adds	r5, #2
     882:	429a      	cmp	r2, r3
     884:	d904      	bls.n	890 <nvm_write_buffer+0x84>
		data = buffer[i];
     886:	5ccc      	ldrb	r4, [r1, r3]
		if (i < (length - 1)) {
     888:	4563      	cmp	r3, ip
     88a:	dbf2      	blt.n	872 <nvm_write_buffer+0x66>
		data = buffer[i];
     88c:	b2a4      	uxth	r4, r4
     88e:	e7f4      	b.n	87a <nvm_write_buffer+0x6e>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     890:	4b0e      	ldr	r3, [pc, #56]	; (8cc <nvm_write_buffer+0xc0>)
     892:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     894:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     896:	2b00      	cmp	r3, #0
     898:	d1cc      	bne.n	834 <nvm_write_buffer+0x28>
     89a:	2a3f      	cmp	r2, #63	; 0x3f
     89c:	d8ca      	bhi.n	834 <nvm_write_buffer+0x28>
				(nvm_execute_command(NVM_COMMAND_RWWEE_WRITE_PAGE,destination_address, 0)):
     89e:	2e00      	cmp	r6, #0
     8a0:	d106      	bne.n	8b0 <nvm_write_buffer+0xa4>
     8a2:	2200      	movs	r2, #0
     8a4:	0001      	movs	r1, r0
     8a6:	2004      	movs	r0, #4
     8a8:	4b0d      	ldr	r3, [pc, #52]	; (8e0 <nvm_write_buffer+0xd4>)
     8aa:	4798      	blx	r3
     8ac:	0005      	movs	r5, r0
     8ae:	e7c1      	b.n	834 <nvm_write_buffer+0x28>
     8b0:	2200      	movs	r2, #0
     8b2:	0001      	movs	r1, r0
     8b4:	201c      	movs	r0, #28
     8b6:	4b0a      	ldr	r3, [pc, #40]	; (8e0 <nvm_write_buffer+0xd4>)
     8b8:	4798      	blx	r3
     8ba:	0005      	movs	r5, r0
     8bc:	e7ba      	b.n	834 <nvm_write_buffer+0x28>
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     8be:	4b03      	ldr	r3, [pc, #12]	; (8cc <nvm_write_buffer+0xc0>)
     8c0:	791b      	ldrb	r3, [r3, #4]
	return STATUS_OK;
     8c2:	2500      	movs	r5, #0
	if ((_nvm_dev.manual_page_write == false) && (length < NVMCTRL_PAGE_SIZE)) {
     8c4:	2b00      	cmp	r3, #0
     8c6:	d0ea      	beq.n	89e <nvm_write_buffer+0x92>
     8c8:	e7b4      	b.n	834 <nvm_write_buffer+0x28>
     8ca:	46c0      	nop			; (mov r8, r8)
     8cc:	20000a9c 	.word	0x20000a9c
     8d0:	00001fff 	.word	0x00001fff
     8d4:	ffc00000 	.word	0xffc00000
     8d8:	41004000 	.word	0x41004000
     8dc:	ffffa544 	.word	0xffffa544
     8e0:	00000759 	.word	0x00000759

000008e4 <nvm_read_buffer>:
 */
enum status_code nvm_read_buffer(
		const uint32_t source_address,
		uint8_t *const buffer,
		uint16_t length)
{
     8e4:	b570      	push	{r4, r5, r6, lr}
	/* Check if the source address is valid */
	if (source_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     8e6:	4b1b      	ldr	r3, [pc, #108]	; (954 <nvm_read_buffer+0x70>)
     8e8:	881c      	ldrh	r4, [r3, #0]
     8ea:	885b      	ldrh	r3, [r3, #2]
     8ec:	4363      	muls	r3, r4
	if (source_address >
     8ee:	4283      	cmp	r3, r0
     8f0:	d205      	bcs.n	8fe <nvm_read_buffer+0x1a>
#ifdef FEATURE_NVM_RWWEE
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     8f2:	4e19      	ldr	r6, [pc, #100]	; (958 <nvm_read_buffer+0x74>)
			|| source_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     8f4:	2518      	movs	r5, #24
		if (source_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     8f6:	4b19      	ldr	r3, [pc, #100]	; (95c <nvm_read_buffer+0x78>)
     8f8:	18c3      	adds	r3, r0, r3
     8fa:	42b3      	cmp	r3, r6
     8fc:	d803      	bhi.n	906 <nvm_read_buffer+0x22>
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the read address is not aligned to the start of a page */
	if (source_address & (_nvm_dev.page_size - 1)) {
     8fe:	1e63      	subs	r3, r4, #1
		return STATUS_ERR_BAD_ADDRESS;
     900:	2518      	movs	r5, #24
	if (source_address & (_nvm_dev.page_size - 1)) {
     902:	4218      	tst	r0, r3
     904:	d001      	beq.n	90a <nvm_read_buffer+0x26>
			buffer[i + 1] = (data >> 8);
		}
	}

	return STATUS_OK;
}
     906:	0028      	movs	r0, r5
     908:	bd70      	pop	{r4, r5, r6, pc}
		return STATUS_ERR_INVALID_ARG;
     90a:	3d01      	subs	r5, #1
	if (length > _nvm_dev.page_size) {
     90c:	4294      	cmp	r4, r2
     90e:	d3fa      	bcc.n	906 <nvm_read_buffer+0x22>
     910:	4b13      	ldr	r3, [pc, #76]	; (960 <nvm_read_buffer+0x7c>)
     912:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     914:	3d12      	subs	r5, #18
	if (!nvm_is_ready()) {
     916:	07db      	lsls	r3, r3, #31
     918:	d5f5      	bpl.n	906 <nvm_read_buffer+0x22>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     91a:	2420      	movs	r4, #32
     91c:	34ff      	adds	r4, #255	; 0xff
     91e:	4b10      	ldr	r3, [pc, #64]	; (960 <nvm_read_buffer+0x7c>)
     920:	831c      	strh	r4, [r3, #24]
	for (uint16_t i = 0; i < length; i += 2) {
     922:	2a00      	cmp	r2, #0
     924:	d014      	beq.n	950 <nvm_read_buffer+0x6c>
     926:	2301      	movs	r3, #1
     928:	4398      	bics	r0, r3
     92a:	2300      	movs	r3, #0
		if (i < (length - 1)) {
     92c:	1e56      	subs	r6, r2, #1
     92e:	e004      	b.n	93a <nvm_read_buffer+0x56>
	for (uint16_t i = 0; i < length; i += 2) {
     930:	3302      	adds	r3, #2
     932:	b29b      	uxth	r3, r3
     934:	3002      	adds	r0, #2
     936:	429a      	cmp	r2, r3
     938:	d908      	bls.n	94c <nvm_read_buffer+0x68>
		uint16_t data = NVM_MEMORY[page_address++];
     93a:	8804      	ldrh	r4, [r0, #0]
     93c:	b2a4      	uxth	r4, r4
		buffer[i] = (data & 0xFF);
     93e:	54cc      	strb	r4, [r1, r3]
		if (i < (length - 1)) {
     940:	42b3      	cmp	r3, r6
     942:	daf5      	bge.n	930 <nvm_read_buffer+0x4c>
			buffer[i + 1] = (data >> 8);
     944:	18cd      	adds	r5, r1, r3
     946:	0a24      	lsrs	r4, r4, #8
     948:	706c      	strb	r4, [r5, #1]
     94a:	e7f1      	b.n	930 <nvm_read_buffer+0x4c>
	return STATUS_OK;
     94c:	2500      	movs	r5, #0
     94e:	e7da      	b.n	906 <nvm_read_buffer+0x22>
     950:	2500      	movs	r5, #0
     952:	e7d8      	b.n	906 <nvm_read_buffer+0x22>
     954:	20000a9c 	.word	0x20000a9c
     958:	00001fff 	.word	0x00001fff
     95c:	ffc00000 	.word	0xffc00000
     960:	41004000 	.word	0x41004000

00000964 <nvm_erase_row>:
 *                                 not aligned to the start of a row
 * \retval STATUS_ABORTED          NVM erased error
 */
enum status_code nvm_erase_row(
		const uint32_t row_address)
{
     964:	b510      	push	{r4, lr}
		bool is_rww_eeprom = false;
#endif

	/* Check if the row address is valid */
	if (row_address >
			((uint32_t)_nvm_dev.page_size * _nvm_dev.number_of_pages)) {
     966:	4a1b      	ldr	r2, [pc, #108]	; (9d4 <nvm_erase_row+0x70>)
     968:	8813      	ldrh	r3, [r2, #0]
     96a:	8852      	ldrh	r2, [r2, #2]
     96c:	435a      	muls	r2, r3
	if (row_address >
     96e:	4282      	cmp	r2, r0
     970:	d207      	bcs.n	982 <nvm_erase_row+0x1e>
#ifdef FEATURE_NVM_RWWEE
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     972:	4c19      	ldr	r4, [pc, #100]	; (9d8 <nvm_erase_row+0x74>)
			|| row_address < NVMCTRL_RWW_EEPROM_ADDR){
			return STATUS_ERR_BAD_ADDRESS;
     974:	2218      	movs	r2, #24
		if (row_address >= ((uint32_t)NVMCTRL_RWW_EEPROM_SIZE + NVMCTRL_RWW_EEPROM_ADDR)
     976:	4919      	ldr	r1, [pc, #100]	; (9dc <nvm_erase_row+0x78>)
     978:	1841      	adds	r1, r0, r1
     97a:	42a1      	cmp	r1, r4
     97c:	d807      	bhi.n	98e <nvm_erase_row+0x2a>
		}
		is_rww_eeprom = true;
     97e:	2101      	movs	r1, #1
     980:	e000      	b.n	984 <nvm_erase_row+0x20>
		bool is_rww_eeprom = false;
     982:	2100      	movs	r1, #0
		return STATUS_ERR_BAD_ADDRESS;
#endif
	}

	/* Check if the address to erase is not aligned to the start of a row */
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     984:	009b      	lsls	r3, r3, #2
     986:	3b01      	subs	r3, #1
		return STATUS_ERR_BAD_ADDRESS;
     988:	2218      	movs	r2, #24
	if (row_address & ((_nvm_dev.page_size * NVMCTRL_ROW_PAGES) - 1)) {
     98a:	4218      	tst	r0, r3
     98c:	d001      	beq.n	992 <nvm_erase_row+0x2e>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
		return STATUS_ABORTED;
	}

	return STATUS_OK;
}
     98e:	0010      	movs	r0, r2
     990:	bd10      	pop	{r4, pc}
     992:	4b13      	ldr	r3, [pc, #76]	; (9e0 <nvm_erase_row+0x7c>)
     994:	7d1b      	ldrb	r3, [r3, #20]
		return STATUS_BUSY;
     996:	3a13      	subs	r2, #19
	if (!nvm_is_ready()) {
     998:	07db      	lsls	r3, r3, #31
     99a:	d5f8      	bpl.n	98e <nvm_erase_row+0x2a>
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     99c:	4b10      	ldr	r3, [pc, #64]	; (9e0 <nvm_erase_row+0x7c>)
     99e:	2220      	movs	r2, #32
     9a0:	32ff      	adds	r2, #255	; 0xff
     9a2:	831a      	strh	r2, [r3, #24]
	nvm_module->ADDR.reg  = (uintptr_t)&NVM_MEMORY[row_address / 4];
     9a4:	0880      	lsrs	r0, r0, #2
     9a6:	0040      	lsls	r0, r0, #1
     9a8:	61d8      	str	r0, [r3, #28]
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
     9aa:	2900      	cmp	r1, #0
     9ac:	d10f      	bne.n	9ce <nvm_erase_row+0x6a>
     9ae:	4a0d      	ldr	r2, [pc, #52]	; (9e4 <nvm_erase_row+0x80>)
     9b0:	4b0b      	ldr	r3, [pc, #44]	; (9e0 <nvm_erase_row+0x7c>)
     9b2:	801a      	strh	r2, [r3, #0]
     9b4:	0019      	movs	r1, r3
	while (!nvm_is_ready()) {
     9b6:	2201      	movs	r2, #1
     9b8:	7d0b      	ldrb	r3, [r1, #20]
     9ba:	4213      	tst	r3, r2
     9bc:	d0fc      	beq.n	9b8 <nvm_erase_row+0x54>
	if ((enum nvm_error)(nvm_module->STATUS.reg & NVM_ERRORS_MASK) != NVM_ERROR_NONE) {
     9be:	4b08      	ldr	r3, [pc, #32]	; (9e0 <nvm_erase_row+0x7c>)
     9c0:	8b1a      	ldrh	r2, [r3, #24]
     9c2:	201c      	movs	r0, #28
     9c4:	4002      	ands	r2, r0
	return STATUS_OK;
     9c6:	1e50      	subs	r0, r2, #1
     9c8:	4182      	sbcs	r2, r0
     9ca:	0092      	lsls	r2, r2, #2
     9cc:	e7df      	b.n	98e <nvm_erase_row+0x2a>
	nvm_module->CTRLA.reg = ((is_rww_eeprom) ?
     9ce:	4a06      	ldr	r2, [pc, #24]	; (9e8 <nvm_erase_row+0x84>)
     9d0:	e7ee      	b.n	9b0 <nvm_erase_row+0x4c>
     9d2:	46c0      	nop			; (mov r8, r8)
     9d4:	20000a9c 	.word	0x20000a9c
     9d8:	00001fff 	.word	0x00001fff
     9dc:	ffc00000 	.word	0xffc00000
     9e0:	41004000 	.word	0x41004000
     9e4:	0000a502 	.word	0x0000a502
     9e8:	0000a51a 	.word	0x0000a51a

000009ec <nvm_get_parameters>:

	/* Get a pointer to the module hardware instance */
	Nvmctrl *const nvm_module = NVMCTRL;

	/* Clear error flags */
	nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
     9ec:	4b15      	ldr	r3, [pc, #84]	; (a44 <nvm_get_parameters+0x58>)
     9ee:	2220      	movs	r2, #32
     9f0:	32ff      	adds	r2, #255	; 0xff
     9f2:	831a      	strh	r2, [r3, #24]

	/* Read out from the PARAM register */
	uint32_t param_reg = nvm_module->PARAM.reg;
     9f4:	689b      	ldr	r3, [r3, #8]

	/* Mask out page size exponent and convert to a number of bytes */
	parameters->page_size =
			8 << ((param_reg & NVMCTRL_PARAM_PSZ_Msk) >> NVMCTRL_PARAM_PSZ_Pos);
     9f6:	0359      	lsls	r1, r3, #13
     9f8:	0f49      	lsrs	r1, r1, #29
     9fa:	3a18      	subs	r2, #24
     9fc:	3aff      	subs	r2, #255	; 0xff
     9fe:	408a      	lsls	r2, r1
	parameters->page_size =
     a00:	7002      	strb	r2, [r0, #0]

	/* Mask out number of pages count */
	parameters->nvm_number_of_pages =
     a02:	8043      	strh	r3, [r0, #2]
			(param_reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;

#ifdef FEATURE_NVM_RWWEE
	/* Mask out rwwee number of pages count */
	parameters->rww_eeprom_number_of_pages =
			(param_reg & NVMCTRL_PARAM_RWWEEP_Msk) >> NVMCTRL_PARAM_RWWEEP_Pos;
     a04:	0d1b      	lsrs	r3, r3, #20
	parameters->rww_eeprom_number_of_pages =
     a06:	8183      	strh	r3, [r0, #12]
#endif

	/* Read the current EEPROM fuse value from the USER row */
	uint16_t eeprom_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_EEPROM_SIZE_Pos / 16] &
     a08:	4b0f      	ldr	r3, [pc, #60]	; (a48 <nvm_get_parameters+0x5c>)
     a0a:	881b      	ldrh	r3, [r3, #0]
	uint16_t eeprom_fuse_value =
     a0c:	065b      	lsls	r3, r3, #25
     a0e:	0f5b      	lsrs	r3, r3, #29
			NVMCTRL_FUSES_EEPROM_SIZE_Msk) >> NVMCTRL_FUSES_EEPROM_SIZE_Pos;

	/* Translate the EEPROM fuse byte value to a number of NVM pages */
	if (eeprom_fuse_value == 7) {
     a10:	2b07      	cmp	r3, #7
     a12:	d010      	beq.n	a36 <nvm_get_parameters+0x4a>
		parameters->eeprom_number_of_pages = 0;
	}
	else {
		parameters->eeprom_number_of_pages =
				NVMCTRL_ROW_PAGES << (6 - eeprom_fuse_value);
     a14:	2206      	movs	r2, #6
     a16:	1ad2      	subs	r2, r2, r3
     a18:	2304      	movs	r3, #4
     a1a:	4093      	lsls	r3, r2
		parameters->eeprom_number_of_pages =
     a1c:	6043      	str	r3, [r0, #4]
	}

	/* Read the current BOOTSZ fuse value from the USER row */
	uint16_t boot_fuse_value =
			(NVM_USER_MEMORY[NVMCTRL_FUSES_BOOTPROT_Pos / 16] &
     a1e:	4b0a      	ldr	r3, [pc, #40]	; (a48 <nvm_get_parameters+0x5c>)
     a20:	881b      	ldrh	r3, [r3, #0]
	uint16_t boot_fuse_value =
     a22:	2207      	movs	r2, #7
     a24:	4013      	ands	r3, r2
			NVMCTRL_FUSES_BOOTPROT_Msk) >> NVMCTRL_FUSES_BOOTPROT_Pos;

	/* Translate the BOOTSZ fuse byte value to a number of NVM pages */
	if (boot_fuse_value == 7) {
     a26:	2b07      	cmp	r3, #7
     a28:	d008      	beq.n	a3c <nvm_get_parameters+0x50>
		parameters->bootloader_number_of_pages = 0;
	}
	else {
		parameters->bootloader_number_of_pages =
				NVMCTRL_ROW_PAGES << (7 - boot_fuse_value);
     a2a:	2207      	movs	r2, #7
     a2c:	1ad2      	subs	r2, r2, r3
     a2e:	2304      	movs	r3, #4
     a30:	4093      	lsls	r3, r2
		parameters->bootloader_number_of_pages =
     a32:	6083      	str	r3, [r0, #8]
	}
}
     a34:	4770      	bx	lr
		parameters->eeprom_number_of_pages = 0;
     a36:	2300      	movs	r3, #0
     a38:	6043      	str	r3, [r0, #4]
     a3a:	e7f0      	b.n	a1e <nvm_get_parameters+0x32>
		parameters->bootloader_number_of_pages = 0;
     a3c:	2300      	movs	r3, #0
     a3e:	6083      	str	r3, [r0, #8]
     a40:	e7f8      	b.n	a34 <nvm_get_parameters+0x48>
     a42:	46c0      	nop			; (mov r8, r8)
     a44:	41004000 	.word	0x41004000
     a48:	00804000 	.word	0x00804000

00000a4c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     a4c:	b500      	push	{lr}
     a4e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     a50:	ab01      	add	r3, sp, #4
     a52:	2280      	movs	r2, #128	; 0x80
     a54:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     a56:	780a      	ldrb	r2, [r1, #0]
     a58:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     a5a:	784a      	ldrb	r2, [r1, #1]
     a5c:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     a5e:	788a      	ldrb	r2, [r1, #2]
     a60:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     a62:	0019      	movs	r1, r3
     a64:	4b01      	ldr	r3, [pc, #4]	; (a6c <port_pin_set_config+0x20>)
     a66:	4798      	blx	r3
}
     a68:	b003      	add	sp, #12
     a6a:	bd00      	pop	{pc}
     a6c:	0000248d 	.word	0x0000248d

00000a70 <rtc_count_is_syncing>:
{
 	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a70:	6803      	ldr	r3, [r0, #0]

	if (rtc_module->MODE0.SYNCBUSY.reg) {
     a72:	6918      	ldr	r0, [r3, #16]
     a74:	1e43      	subs	r3, r0, #1
     a76:	4198      	sbcs	r0, r3
     a78:	b2c0      	uxtb	r0, r0
		return true;
	}

	return false;
}
     a7a:	4770      	bx	lr

00000a7c <rtc_count_enable>:
 * module configuration parameters cannot be altered while the module is enabled.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_enable(struct rtc_module *const module)
{
     a7c:	b570      	push	{r4, r5, r6, lr}
     a7e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     a80:	6806      	ldr	r6, [r0, #0]
     a82:	2204      	movs	r2, #4
     a84:	4b08      	ldr	r3, [pc, #32]	; (aa8 <rtc_count_enable+0x2c>)
     a86:	601a      	str	r2, [r3, #0]

#if RTC_COUNT_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     a88:	4d08      	ldr	r5, [pc, #32]	; (aac <rtc_count_enable+0x30>)
     a8a:	0020      	movs	r0, r4
     a8c:	47a8      	blx	r5
     a8e:	2800      	cmp	r0, #0
     a90:	d1fb      	bne.n	a8a <rtc_count_enable+0xe>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
     a92:	8833      	ldrh	r3, [r6, #0]
     a94:	2202      	movs	r2, #2
     a96:	4313      	orrs	r3, r2
     a98:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     a9a:	4d04      	ldr	r5, [pc, #16]	; (aac <rtc_count_enable+0x30>)
     a9c:	0020      	movs	r0, r4
     a9e:	47a8      	blx	r5
     aa0:	2800      	cmp	r0, #0
     aa2:	d1fb      	bne.n	a9c <rtc_count_enable+0x20>
		/* Wait for synchronization */
	}
}
     aa4:	bd70      	pop	{r4, r5, r6, pc}
     aa6:	46c0      	nop			; (mov r8, r8)
     aa8:	e000e100 	.word	0xe000e100
     aac:	00000a71 	.word	0x00000a71

00000ab0 <rtc_count_disable>:
 * Disables the RTC module.
 *
 * \param[in,out]  module  RTC hardware module
 */
void rtc_count_disable(struct rtc_module *const module)
{
     ab0:	b570      	push	{r4, r5, r6, lr}
     ab2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     ab4:	6806      	ldr	r6, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     ab6:	2104      	movs	r1, #4
     ab8:	2380      	movs	r3, #128	; 0x80
     aba:	4a0a      	ldr	r2, [pc, #40]	; (ae4 <rtc_count_disable+0x34>)
     abc:	50d1      	str	r1, [r2, r3]

#if RTC_COUNT_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_count_is_syncing(module)) {
     abe:	4d0a      	ldr	r5, [pc, #40]	; (ae8 <rtc_count_disable+0x38>)
     ac0:	0020      	movs	r0, r4
     ac2:	47a8      	blx	r5
     ac4:	2800      	cmp	r0, #0
     ac6:	d1fb      	bne.n	ac0 <rtc_count_disable+0x10>
		/* Wait for synchronization */
	}

	/* Disbale interrupt */
	rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTENCLR_MASK;
     ac8:	4b08      	ldr	r3, [pc, #32]	; (aec <rtc_count_disable+0x3c>)
     aca:	8133      	strh	r3, [r6, #8]
	/* Clear interrupt flag */
	rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_MASK;
     acc:	81b3      	strh	r3, [r6, #12]

	/* Disable RTC module. */
	rtc_module->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
     ace:	8833      	ldrh	r3, [r6, #0]
     ad0:	2202      	movs	r2, #2
     ad2:	4393      	bics	r3, r2
     ad4:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     ad6:	4d04      	ldr	r5, [pc, #16]	; (ae8 <rtc_count_disable+0x38>)
     ad8:	0020      	movs	r0, r4
     ada:	47a8      	blx	r5
     adc:	2800      	cmp	r0, #0
     ade:	d1fb      	bne.n	ad8 <rtc_count_disable+0x28>
		/* Wait for synchronization */
	}
}
     ae0:	bd70      	pop	{r4, r5, r6, pc}
     ae2:	46c0      	nop			; (mov r8, r8)
     ae4:	e000e100 	.word	0xe000e100
     ae8:	00000a71 	.word	0x00000a71
     aec:	ffff81ff 	.word	0xffff81ff

00000af0 <rtc_count_reset>:
 * Resets the RTC to hardware defaults.
 *
 * \param[in,out]  module  Pointer to the software instance struct
 */
void rtc_count_reset(struct rtc_module *const module)
{
     af0:	b570      	push	{r4, r5, r6, lr}
     af2:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     af4:	6806      	ldr	r6, [r0, #0]

	/* Disable module before reset. */
	rtc_count_disable(module);
     af6:	4b0a      	ldr	r3, [pc, #40]	; (b20 <rtc_count_reset+0x30>)
     af8:	4798      	blx	r3

#if RTC_COUNT_ASYNC == true
	module->registered_callback = 0;
     afa:	2300      	movs	r3, #0
     afc:	86a3      	strh	r3, [r4, #52]	; 0x34
	module->enabled_callback    = 0;
     afe:	86e3      	strh	r3, [r4, #54]	; 0x36
#endif

	while (rtc_count_is_syncing(module)) {
     b00:	4d08      	ldr	r5, [pc, #32]	; (b24 <rtc_count_reset+0x34>)
     b02:	0020      	movs	r0, r4
     b04:	47a8      	blx	r5
     b06:	2800      	cmp	r0, #0
     b08:	d1fb      	bne.n	b02 <rtc_count_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_SWRST;
     b0a:	8833      	ldrh	r3, [r6, #0]
     b0c:	2201      	movs	r2, #1
     b0e:	4313      	orrs	r3, r2
     b10:	8033      	strh	r3, [r6, #0]

	while (rtc_count_is_syncing(module)) {
     b12:	4d04      	ldr	r5, [pc, #16]	; (b24 <rtc_count_reset+0x34>)
     b14:	0020      	movs	r0, r4
     b16:	47a8      	blx	r5
     b18:	2800      	cmp	r0, #0
     b1a:	d1fb      	bne.n	b14 <rtc_count_reset+0x24>
		/* Wait for synchronization */
	}
}
     b1c:	bd70      	pop	{r4, r5, r6, pc}
     b1e:	46c0      	nop			; (mov r8, r8)
     b20:	00000ab1 	.word	0x00000ab1
     b24:	00000a71 	.word	0x00000a71

00000b28 <rtc_count_set_count>:
 * \retval STATUS_ERR_INVALID_ARG  If invalid argument(s) were provided
 */
enum status_code rtc_count_set_count(
		struct rtc_module *const module,
		const uint32_t count_value)
{
     b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     b2a:	0004      	movs	r4, r0
     b2c:	000e      	movs	r6, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     b2e:	6807      	ldr	r7, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     b30:	4d0c      	ldr	r5, [pc, #48]	; (b64 <rtc_count_set_count+0x3c>)
     b32:	0020      	movs	r0, r4
     b34:	47a8      	blx	r5
     b36:	2800      	cmp	r0, #0
     b38:	d1fb      	bne.n	b32 <rtc_count_set_count+0xa>
		/* Wait for synchronization */
	}

	/* Set count according to mode */
	switch(module->mode){
     b3a:	7923      	ldrb	r3, [r4, #4]
     b3c:	2b00      	cmp	r3, #0
     b3e:	d009      	beq.n	b54 <rtc_count_set_count+0x2c>

			break;

		default:
			Assert(false);
			return STATUS_ERR_INVALID_ARG;
     b40:	2017      	movs	r0, #23
	switch(module->mode){
     b42:	2b01      	cmp	r3, #1
     b44:	d105      	bne.n	b52 <rtc_count_set_count+0x2a>
			rtc_module->MODE0.COUNT.reg = count_value;
     b46:	61be      	str	r6, [r7, #24]
	}

	while (rtc_count_is_syncing(module)) {
     b48:	4d06      	ldr	r5, [pc, #24]	; (b64 <rtc_count_set_count+0x3c>)
     b4a:	0020      	movs	r0, r4
     b4c:	47a8      	blx	r5
     b4e:	2800      	cmp	r0, #0
     b50:	d1fb      	bne.n	b4a <rtc_count_set_count+0x22>
		/* Wait for synchronization */
	}
	return STATUS_OK;
}
     b52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if(count_value > 0xffff){
     b54:	4b04      	ldr	r3, [pc, #16]	; (b68 <rtc_count_set_count+0x40>)
				return STATUS_ERR_INVALID_ARG;
     b56:	2017      	movs	r0, #23
			if(count_value > 0xffff){
     b58:	429e      	cmp	r6, r3
     b5a:	d8fa      	bhi.n	b52 <rtc_count_set_count+0x2a>
			rtc_module->MODE1.COUNT.reg = (uint32_t)count_value;
     b5c:	b2b6      	uxth	r6, r6
     b5e:	833e      	strh	r6, [r7, #24]
			break;
     b60:	e7f2      	b.n	b48 <rtc_count_set_count+0x20>
     b62:	46c0      	nop			; (mov r8, r8)
     b64:	00000a71 	.word	0x00000a71
     b68:	0000ffff 	.word	0x0000ffff

00000b6c <rtc_count_get_count>:
 * Returns the current count value.
 *
 * \return The current counter value as a 32-bit unsigned integer.
 */
uint32_t rtc_count_get_count(struct rtc_module *const module)
{
     b6c:	b570      	push	{r4, r5, r6, lr}
     b6e:	0004      	movs	r4, r0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     b70:	6806      	ldr	r6, [r0, #0]

	/* Initialize return value. */
	uint32_t ret_val;

	while (rtc_count_is_syncing(module)) {
     b72:	4d08      	ldr	r5, [pc, #32]	; (b94 <rtc_count_get_count+0x28>)
     b74:	0020      	movs	r0, r4
     b76:	47a8      	blx	r5
     b78:	2800      	cmp	r0, #0
     b7a:	d1fb      	bne.n	b74 <rtc_count_get_count+0x8>
		/* Wait for synchronization */
	}

	/* Read value based on mode. */
	switch (module->mode) {
     b7c:	7923      	ldrb	r3, [r4, #4]
     b7e:	2b00      	cmp	r3, #0
     b80:	d004      	beq.n	b8c <rtc_count_get_count+0x20>
			break;

		default:
			Assert(false);
			/* Counter not initialized. Assume counter value 0.*/
			ret_val = 0;
     b82:	2000      	movs	r0, #0
	switch (module->mode) {
     b84:	2b01      	cmp	r3, #1
     b86:	d100      	bne.n	b8a <rtc_count_get_count+0x1e>
			ret_val = rtc_module->MODE0.COUNT.reg;
     b88:	69b0      	ldr	r0, [r6, #24]
			break;
	}

	return ret_val;
}
     b8a:	bd70      	pop	{r4, r5, r6, pc}
			ret_val = (uint32_t)rtc_module->MODE1.COUNT.reg;
     b8c:	8b30      	ldrh	r0, [r6, #24]
     b8e:	b280      	uxth	r0, r0
			break;
     b90:	e7fb      	b.n	b8a <rtc_count_get_count+0x1e>
     b92:	46c0      	nop			; (mov r8, r8)
     b94:	00000a71 	.word	0x00000a71

00000b98 <rtc_count_set_compare>:
 */
enum status_code rtc_count_set_compare(
		struct rtc_module *const module,
		const uint32_t comp_value,
		const enum rtc_count_compare comp_index)
{
     b98:	b5f0      	push	{r4, r5, r6, r7, lr}
     b9a:	b083      	sub	sp, #12
     b9c:	0004      	movs	r4, r0
     b9e:	9101      	str	r1, [sp, #4]
     ba0:	0015      	movs	r5, r2
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     ba2:	6806      	ldr	r6, [r0, #0]

	while (rtc_count_is_syncing(module)) {
     ba4:	4f13      	ldr	r7, [pc, #76]	; (bf4 <rtc_count_set_compare+0x5c>)
     ba6:	0020      	movs	r0, r4
     ba8:	47b8      	blx	r7
     baa:	2800      	cmp	r0, #0
     bac:	d1fb      	bne.n	ba6 <rtc_count_set_compare+0xe>
		/* Wait for synchronization */
	}

	/* Set compare values based on operation mode. */
	switch (module->mode) {
     bae:	7923      	ldrb	r3, [r4, #4]
     bb0:	2b00      	cmp	r3, #0
     bb2:	d00e      	beq.n	bd2 <rtc_count_set_compare+0x3a>
     bb4:	2b01      	cmp	r3, #1
     bb6:	d119      	bne.n	bec <rtc_count_set_compare+0x54>
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity of comp_index. */
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
				return STATUS_ERR_INVALID_ARG;
     bb8:	3017      	adds	r0, #23
			if ((uint32_t)comp_index > RTC_COMP32_NUM) {
     bba:	2d01      	cmp	r5, #1
     bbc:	d817      	bhi.n	bee <rtc_count_set_compare+0x56>
			}

			/* Set compare value for COMP. */
			rtc_module->MODE0.COMP[comp_index].reg = comp_value;
     bbe:	3508      	adds	r5, #8
     bc0:	00ad      	lsls	r5, r5, #2
     bc2:	9b01      	ldr	r3, [sp, #4]
     bc4:	51ab      	str	r3, [r5, r6]
		default:
			Assert(false);
			return STATUS_ERR_BAD_FORMAT;
	}

	while (rtc_count_is_syncing(module)) {
     bc6:	4d0b      	ldr	r5, [pc, #44]	; (bf4 <rtc_count_set_compare+0x5c>)
     bc8:	0020      	movs	r0, r4
     bca:	47a8      	blx	r5
     bcc:	2800      	cmp	r0, #0
     bce:	d1fb      	bne.n	bc8 <rtc_count_set_compare+0x30>
     bd0:	e00d      	b.n	bee <rtc_count_set_compare+0x56>
				return STATUS_ERR_INVALID_ARG;
     bd2:	2017      	movs	r0, #23
			if ((uint32_t)comp_index > RTC_NUM_OF_COMP16) {
     bd4:	2d02      	cmp	r5, #2
     bd6:	d80a      	bhi.n	bee <rtc_count_set_compare+0x56>
			if (comp_value > 0xffff) {
     bd8:	4b07      	ldr	r3, [pc, #28]	; (bf8 <rtc_count_set_compare+0x60>)
     bda:	9a01      	ldr	r2, [sp, #4]
     bdc:	429a      	cmp	r2, r3
     bde:	d806      	bhi.n	bee <rtc_count_set_compare+0x56>
			rtc_module->MODE1.COMP[comp_index].reg = comp_value & 0xffff;
     be0:	466b      	mov	r3, sp
     be2:	889b      	ldrh	r3, [r3, #4]
     be4:	3510      	adds	r5, #16
     be6:	006d      	lsls	r5, r5, #1
     be8:	53ab      	strh	r3, [r5, r6]
			break;
     bea:	e7ec      	b.n	bc6 <rtc_count_set_compare+0x2e>
			return STATUS_ERR_BAD_FORMAT;
     bec:	201a      	movs	r0, #26
		/* Wait for synchronization */
	}

	/* Return status if everything is OK. */
	return STATUS_OK;
}
     bee:	b003      	add	sp, #12
     bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
     bf2:	46c0      	nop			; (mov r8, r8)
     bf4:	00000a71 	.word	0x00000a71
     bf8:	0000ffff 	.word	0x0000ffff

00000bfc <rtc_count_init>:
{
     bfc:	b570      	push	{r4, r5, r6, lr}
     bfe:	0004      	movs	r4, r0
     c00:	0015      	movs	r5, r2
	module->hw = hw;
     c02:	6001      	str	r1, [r0, #0]
			MCLK->APBAMASK.reg |= mask;
     c04:	4a1f      	ldr	r2, [pc, #124]	; (c84 <rtc_count_init+0x88>)
     c06:	6951      	ldr	r1, [r2, #20]
     c08:	2380      	movs	r3, #128	; 0x80
     c0a:	005b      	lsls	r3, r3, #1
     c0c:	430b      	orrs	r3, r1
     c0e:	6153      	str	r3, [r2, #20]
	OSC32KCTRL->RTCCTRL.reg = RTC_CLOCK_SOURCE;
     c10:	2205      	movs	r2, #5
     c12:	4b1d      	ldr	r3, [pc, #116]	; (c88 <rtc_count_init+0x8c>)
     c14:	611a      	str	r2, [r3, #16]
	rtc_count_reset(module);
     c16:	4b1d      	ldr	r3, [pc, #116]	; (c8c <rtc_count_init+0x90>)
     c18:	4798      	blx	r3
	module->mode                = config->mode;
     c1a:	78ab      	ldrb	r3, [r5, #2]
     c1c:	7123      	strb	r3, [r4, #4]
	_rtc_instance[0] = module;
     c1e:	4b1c      	ldr	r3, [pc, #112]	; (c90 <rtc_count_init+0x94>)
     c20:	601c      	str	r4, [r3, #0]
	Rtc *const rtc_module = module->hw;
     c22:	6822      	ldr	r2, [r4, #0]
				    | (config->enable_read_sync << RTC_MODE0_CTRLA_COUNTSYNC_Pos)
     c24:	792b      	ldrb	r3, [r5, #4]
     c26:	03db      	lsls	r3, r3, #15
				    | config->prescaler;
     c28:	8829      	ldrh	r1, [r5, #0]
     c2a:	430b      	orrs	r3, r1
     c2c:	b29b      	uxth	r3, r3
	rtc_module->MODE0.CTRLA.reg = RTC_MODE0_CTRLA_MODE(0)
     c2e:	8013      	strh	r3, [r2, #0]
	switch (config->mode) {
     c30:	78ab      	ldrb	r3, [r5, #2]
     c32:	2b00      	cmp	r3, #0
     c34:	d013      	beq.n	c5e <rtc_count_init+0x62>
			return STATUS_ERR_INVALID_ARG;
     c36:	2017      	movs	r0, #23
	switch (config->mode) {
     c38:	2b01      	cmp	r3, #1
     c3a:	d10f      	bne.n	c5c <rtc_count_init+0x60>
			rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MODE(0);
     c3c:	8813      	ldrh	r3, [r2, #0]
     c3e:	b29b      	uxth	r3, r3
     c40:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
     c42:	78eb      	ldrb	r3, [r5, #3]
     c44:	2b00      	cmp	r3, #0
     c46:	d003      	beq.n	c50 <rtc_count_init+0x54>
				rtc_module->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_MATCHCLR;
     c48:	8813      	ldrh	r3, [r2, #0]
     c4a:	2180      	movs	r1, #128	; 0x80
     c4c:	430b      	orrs	r3, r1
     c4e:	8013      	strh	r3, [r2, #0]
				rtc_count_set_compare(module, config->compare_values[i],
     c50:	68a9      	ldr	r1, [r5, #8]
     c52:	2200      	movs	r2, #0
     c54:	0020      	movs	r0, r4
     c56:	4b0f      	ldr	r3, [pc, #60]	; (c94 <rtc_count_init+0x98>)
     c58:	4798      	blx	r3
	return STATUS_OK;
     c5a:	2000      	movs	r0, #0
}
     c5c:	bd70      	pop	{r4, r5, r6, pc}
			rtc_module->MODE1.CTRLA.reg |= RTC_MODE1_CTRLA_MODE(1);
     c5e:	8813      	ldrh	r3, [r2, #0]
     c60:	2104      	movs	r1, #4
     c62:	430b      	orrs	r3, r1
     c64:	8013      	strh	r3, [r2, #0]
			if (config->clear_on_match) {
     c66:	78eb      	ldrb	r3, [r5, #3]
				return STATUS_ERR_INVALID_ARG;
     c68:	2017      	movs	r0, #23
			if (config->clear_on_match) {
     c6a:	2b00      	cmp	r3, #0
     c6c:	d1f6      	bne.n	c5c <rtc_count_init+0x60>
				rtc_count_set_compare(module, config->compare_values[i],
     c6e:	2200      	movs	r2, #0
     c70:	68a9      	ldr	r1, [r5, #8]
     c72:	0020      	movs	r0, r4
     c74:	4e07      	ldr	r6, [pc, #28]	; (c94 <rtc_count_init+0x98>)
     c76:	47b0      	blx	r6
     c78:	68e9      	ldr	r1, [r5, #12]
     c7a:	2201      	movs	r2, #1
     c7c:	0020      	movs	r0, r4
     c7e:	47b0      	blx	r6
	return STATUS_OK;
     c80:	2000      	movs	r0, #0
     c82:	e7eb      	b.n	c5c <rtc_count_init+0x60>
     c84:	40000400 	.word	0x40000400
     c88:	40001000 	.word	0x40001000
     c8c:	00000af1 	.word	0x00000af1
     c90:	2000112c 	.word	0x2000112c
     c94:	00000b99 	.word	0x00000b99

00000c98 <rtc_count_register_callback>:
{

	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW
     c98:	2a0a      	cmp	r2, #10
     c9a:	d009      	beq.n	cb0 <rtc_count_register_callback+0x18>
#ifdef FEATURE_RTC_TAMPER_DETECTION
		|| callback_type == RTC_COUNT_CALLBACK_TAMPER
#endif
		|| (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     c9c:	2a07      	cmp	r2, #7
     c9e:	d907      	bls.n	cb0 <rtc_count_register_callback+0x18>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7)) {
		status = STATUS_OK;
	} else {
		/* Make sure callback type can be registered */
		switch (module->mode) {
     ca0:	7903      	ldrb	r3, [r0, #4]
     ca2:	2b00      	cmp	r3, #0
     ca4:	d010      	beq.n	cc8 <rtc_count_register_callback+0x30>
     ca6:	2b01      	cmp	r3, #1
     ca8:	d112      	bne.n	cd0 <rtc_count_register_callback+0x38>
     caa:	3316      	adds	r3, #22
		case RTC_COUNT_MODE_32BIT:
			/* Check sanity for 32-bit mode. */
			if (callback_type > (RTC_COMP32_NUM + RTC_PER_NUM)) {
     cac:	2a09      	cmp	r2, #9
     cae:	d809      	bhi.n	cc4 <rtc_count_register_callback+0x2c>
		}
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
     cb0:	1c93      	adds	r3, r2, #2
     cb2:	009b      	lsls	r3, r3, #2
     cb4:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
     cb6:	8e83      	ldrh	r3, [r0, #52]	; 0x34
     cb8:	2101      	movs	r1, #1
     cba:	4091      	lsls	r1, r2
     cbc:	430b      	orrs	r3, r1
     cbe:	b29b      	uxth	r3, r3
     cc0:	8683      	strh	r3, [r0, #52]	; 0x34
     cc2:	2300      	movs	r3, #0
	}

	return status;
}
     cc4:	0018      	movs	r0, r3
     cc6:	4770      	bx	lr
     cc8:	2317      	movs	r3, #23
			if (callback_type > (RTC_NUM_OF_COMP16 + RTC_PER_NUM)) {
     cca:	2a0a      	cmp	r2, #10
     ccc:	d8fa      	bhi.n	cc4 <rtc_count_register_callback+0x2c>
     cce:	e7ef      	b.n	cb0 <rtc_count_register_callback+0x18>
			status = STATUS_ERR_INVALID_ARG;
     cd0:	2317      	movs	r3, #23
     cd2:	e7f7      	b.n	cc4 <rtc_count_register_callback+0x2c>

00000cd4 <rtc_count_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_count_enable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     cd4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     cd6:	6802      	ldr	r2, [r0, #0]

	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     cd8:	290a      	cmp	r1, #10
     cda:	d011      	beq.n	d00 <rtc_count_enable_callback+0x2c>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if (callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     cdc:	2907      	cmp	r1, #7
     cde:	d912      	bls.n	d06 <rtc_count_enable_callback+0x32>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7) {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
	}else {
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
     ce0:	2380      	movs	r3, #128	; 0x80
     ce2:	005b      	lsls	r3, r3, #1
     ce4:	000c      	movs	r4, r1
     ce6:	3c08      	subs	r4, #8
     ce8:	40a3      	lsls	r3, r4
     cea:	24c0      	movs	r4, #192	; 0xc0
     cec:	00a4      	lsls	r4, r4, #2
     cee:	4023      	ands	r3, r4
     cf0:	8153      	strh	r3, [r2, #10]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
     cf2:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
     cf4:	2201      	movs	r2, #1
     cf6:	408a      	lsls	r2, r1
     cf8:	4313      	orrs	r3, r2
     cfa:	b29b      	uxth	r3, r3
     cfc:	86c3      	strh	r3, [r0, #54]	; 0x36
}
     cfe:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENSET.reg = RTC_MODE0_INTFLAG_OVF;
     d00:	4b04      	ldr	r3, [pc, #16]	; (d14 <rtc_count_enable_callback+0x40>)
     d02:	8153      	strh	r3, [r2, #10]
     d04:	e7f5      	b.n	cf2 <rtc_count_enable_callback+0x1e>
		rtc_module->MODE0.INTENSET.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);
     d06:	2401      	movs	r4, #1
     d08:	408c      	lsls	r4, r1
     d0a:	23ff      	movs	r3, #255	; 0xff
     d0c:	4023      	ands	r3, r4
     d0e:	8153      	strh	r3, [r2, #10]
     d10:	e7ef      	b.n	cf2 <rtc_count_enable_callback+0x1e>
     d12:	46c0      	nop			; (mov r8, r8)
     d14:	ffff8000 	.word	0xffff8000

00000d18 <rtc_count_disable_callback>:
 * \param[in]     callback_type Callback type to disable
 */
void rtc_count_disable_callback(
		struct rtc_module *const module,
		enum rtc_count_callback callback_type)
{
     d18:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
     d1a:	6802      	ldr	r2, [r0, #0]

	/* Disable interrupt */
	if (callback_type == RTC_COUNT_CALLBACK_OVERFLOW) {
     d1c:	290a      	cmp	r1, #10
     d1e:	d010      	beq.n	d42 <rtc_count_disable_callback+0x2a>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
#ifdef FEATURE_RTC_TAMPER_DETECTION
	} else if (callback_type == RTC_COUNT_CALLBACK_TAMPER) {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_TAMPER;
#endif
	} else if(callback_type >= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_0
     d20:	2907      	cmp	r1, #7
     d22:	d911      	bls.n	d48 <rtc_count_disable_callback+0x30>
			&& callback_type <= RTC_COUNT_CALLBACK_PERIODIC_INTERVAL_7){
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
	}else {
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_CMP(1 << (callback_type - RTC_PER_NUM));
     d24:	2380      	movs	r3, #128	; 0x80
     d26:	005b      	lsls	r3, r3, #1
     d28:	000c      	movs	r4, r1
     d2a:	3c08      	subs	r4, #8
     d2c:	40a3      	lsls	r3, r4
     d2e:	24c0      	movs	r4, #192	; 0xc0
     d30:	00a4      	lsls	r4, r4, #2
     d32:	4023      	ands	r3, r4
     d34:	8113      	strh	r3, [r2, #8]
	}

	/* Mark callback as disabled. */
	module->enabled_callback &= ~(1 << callback_type);
     d36:	8ec3      	ldrh	r3, [r0, #54]	; 0x36
     d38:	2201      	movs	r2, #1
     d3a:	408a      	lsls	r2, r1
     d3c:	4393      	bics	r3, r2
     d3e:	86c3      	strh	r3, [r0, #54]	; 0x36
}
     d40:	bd10      	pop	{r4, pc}
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE0_INTFLAG_OVF;
     d42:	4b04      	ldr	r3, [pc, #16]	; (d54 <rtc_count_disable_callback+0x3c>)
     d44:	8113      	strh	r3, [r2, #8]
     d46:	e7f6      	b.n	d36 <rtc_count_disable_callback+0x1e>
		rtc_module->MODE0.INTENCLR.reg = RTC_MODE1_INTFLAG_PER(1 << callback_type);;
     d48:	2401      	movs	r4, #1
     d4a:	408c      	lsls	r4, r1
     d4c:	23ff      	movs	r3, #255	; 0xff
     d4e:	4023      	ands	r3, r4
     d50:	8113      	strh	r3, [r2, #8]
     d52:	e7f0      	b.n	d36 <rtc_count_disable_callback+0x1e>
     d54:	ffff8000 	.word	0xffff8000

00000d58 <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
     d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     d5a:	46de      	mov	lr, fp
     d5c:	4657      	mov	r7, sl
     d5e:	464e      	mov	r6, r9
     d60:	4645      	mov	r5, r8
     d62:	b5e0      	push	{r5, r6, r7, lr}
	struct rtc_module *module = _rtc_instance[instance_index];
     d64:	4b2b      	ldr	r3, [pc, #172]	; (e14 <RTC_Handler+0xbc>)
     d66:	681b      	ldr	r3, [r3, #0]
     d68:	469a      	mov	sl, r3
	Rtc *const rtc_module = module->hw;
     d6a:	681e      	ldr	r6, [r3, #0]
	uint16_t callback_mask = module->enabled_callback;
     d6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
	callback_mask &= module->registered_callback;
     d6e:	4652      	mov	r2, sl
     d70:	8e92      	ldrh	r2, [r2, #52]	; 0x34
     d72:	401a      	ands	r2, r3
     d74:	4690      	mov	r8, r2
	uint16_t interrupt_status = rtc_module->MODE0.INTFLAG.reg;
     d76:	89b2      	ldrh	r2, [r6, #12]
	interrupt_status &= rtc_module->MODE0.INTENSET.reg;
     d78:	8973      	ldrh	r3, [r6, #10]
     d7a:	4013      	ands	r3, r2
	if (interrupt_status & RTC_MODE0_INTFLAG_OVF) {
     d7c:	b21a      	sxth	r2, r3
     d7e:	2a00      	cmp	r2, #0
     d80:	db08      	blt.n	d94 <RTC_Handler+0x3c>
     d82:	27ff      	movs	r7, #255	; 0xff
     d84:	401f      	ands	r7, r3
	} else if (interrupt_status & RTC_MODE1_INTFLAG_PER(0xff)) {
     d86:	d02a      	beq.n	dde <RTC_Handler+0x86>
     d88:	2400      	movs	r4, #0
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
     d8a:	2301      	movs	r3, #1
     d8c:	4699      	mov	r9, r3
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
     d8e:	33fe      	adds	r3, #254	; 0xfe
     d90:	469b      	mov	fp, r3
     d92:	e014      	b.n	dbe <RTC_Handler+0x66>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_OVERFLOW)) {
     d94:	4643      	mov	r3, r8
     d96:	055b      	lsls	r3, r3, #21
     d98:	d407      	bmi.n	daa <RTC_Handler+0x52>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_OVF;
     d9a:	4b1f      	ldr	r3, [pc, #124]	; (e18 <RTC_Handler+0xc0>)
     d9c:	81b3      	strh	r3, [r6, #12]
	_rtc_interrupt_handler(0);
}
     d9e:	bc3c      	pop	{r2, r3, r4, r5}
     da0:	4690      	mov	r8, r2
     da2:	4699      	mov	r9, r3
     da4:	46a2      	mov	sl, r4
     da6:	46ab      	mov	fp, r5
     da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			module->callbacks[RTC_COUNT_CALLBACK_OVERFLOW]();
     daa:	4653      	mov	r3, sl
     dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
     dae:	4798      	blx	r3
     db0:	e7f3      	b.n	d9a <RTC_Handler+0x42>
			rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_PER(1<<i);
     db2:	465b      	mov	r3, fp
     db4:	401d      	ands	r5, r3
     db6:	81b5      	strh	r5, [r6, #12]
     db8:	3401      	adds	r4, #1
		for ( i = 0;i < RTC_PER_NUM;i++) {
     dba:	2c08      	cmp	r4, #8
     dbc:	d0ef      	beq.n	d9e <RTC_Handler+0x46>
			if ((interrupt_status & RTC_MODE1_INTFLAG_PER(1 << i))
     dbe:	0023      	movs	r3, r4
     dc0:	464d      	mov	r5, r9
     dc2:	40a5      	lsls	r5, r4
     dc4:	422f      	tst	r7, r5
     dc6:	d0f4      	beq.n	db2 <RTC_Handler+0x5a>
			  && (callback_mask & (1 << i))) {
     dc8:	4642      	mov	r2, r8
     dca:	4122      	asrs	r2, r4
     dcc:	4649      	mov	r1, r9
     dce:	4211      	tst	r1, r2
     dd0:	d0ef      	beq.n	db2 <RTC_Handler+0x5a>
				module->callbacks[i]();
     dd2:	3302      	adds	r3, #2
     dd4:	009b      	lsls	r3, r3, #2
     dd6:	4652      	mov	r2, sl
     dd8:	589b      	ldr	r3, [r3, r2]
     dda:	4798      	blx	r3
     ddc:	e7e9      	b.n	db2 <RTC_Handler+0x5a>
	}else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 0)) {
     dde:	05da      	lsls	r2, r3, #23
     de0:	d50a      	bpl.n	df8 <RTC_Handler+0xa0>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_0)) {
     de2:	4643      	mov	r3, r8
     de4:	05db      	lsls	r3, r3, #23
     de6:	d403      	bmi.n	df0 <RTC_Handler+0x98>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 0);
     de8:	2380      	movs	r3, #128	; 0x80
     dea:	005b      	lsls	r3, r3, #1
     dec:	81b3      	strh	r3, [r6, #12]
     dee:	e7d6      	b.n	d9e <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_0]();
     df0:	4653      	mov	r3, sl
     df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     df4:	4798      	blx	r3
     df6:	e7f7      	b.n	de8 <RTC_Handler+0x90>
	} else if (interrupt_status & RTC_MODE1_INTFLAG_CMP(1 << 1)) {
     df8:	059b      	lsls	r3, r3, #22
     dfa:	d5d0      	bpl.n	d9e <RTC_Handler+0x46>
		if (callback_mask & (1 << RTC_COUNT_CALLBACK_COMPARE_1)) {
     dfc:	4643      	mov	r3, r8
     dfe:	059b      	lsls	r3, r3, #22
     e00:	d403      	bmi.n	e0a <RTC_Handler+0xb2>
		rtc_module->MODE0.INTFLAG.reg = RTC_MODE1_INTFLAG_CMP(1 << 1);
     e02:	2380      	movs	r3, #128	; 0x80
     e04:	009b      	lsls	r3, r3, #2
     e06:	81b3      	strh	r3, [r6, #12]
}
     e08:	e7c9      	b.n	d9e <RTC_Handler+0x46>
			module->callbacks[RTC_COUNT_CALLBACK_COMPARE_1]();
     e0a:	4653      	mov	r3, sl
     e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
     e0e:	4798      	blx	r3
     e10:	e7f7      	b.n	e02 <RTC_Handler+0xaa>
     e12:	46c0      	nop			; (mov r8, r8)
     e14:	2000112c 	.word	0x2000112c
     e18:	ffff8000 	.word	0xffff8000

00000e1c <long_division>:
/**
 * \internal Calculate 64 bit division, ref can be found in
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
     e1c:	b5f0      	push	{r4, r5, r6, r7, lr}
     e1e:	46de      	mov	lr, fp
     e20:	4657      	mov	r7, sl
     e22:	464e      	mov	r6, r9
     e24:	4645      	mov	r5, r8
     e26:	b5e0      	push	{r5, r6, r7, lr}
     e28:	b087      	sub	sp, #28
     e2a:	4680      	mov	r8, r0
     e2c:	9104      	str	r1, [sp, #16]
     e2e:	0016      	movs	r6, r2
     e30:	001f      	movs	r7, r3
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
     e32:	2200      	movs	r2, #0
     e34:	2300      	movs	r3, #0
     e36:	2100      	movs	r1, #0
     e38:	468b      	mov	fp, r1
	for (i = 63; i >= 0; i--) {
     e3a:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
     e3c:	2001      	movs	r0, #1
     e3e:	0021      	movs	r1, r4
     e40:	9600      	str	r6, [sp, #0]
     e42:	9701      	str	r7, [sp, #4]
     e44:	465c      	mov	r4, fp
     e46:	9403      	str	r4, [sp, #12]
     e48:	4644      	mov	r4, r8
     e4a:	9405      	str	r4, [sp, #20]
     e4c:	e013      	b.n	e76 <long_division+0x5a>
     e4e:	2420      	movs	r4, #32
     e50:	1a64      	subs	r4, r4, r1
     e52:	0005      	movs	r5, r0
     e54:	40e5      	lsrs	r5, r4
     e56:	46a8      	mov	r8, r5
     e58:	e014      	b.n	e84 <long_division+0x68>
		if (n & bit_shift) {
			r |= 0x01;
		}

		if (r >= d) {
			r = r - d;
     e5a:	9c00      	ldr	r4, [sp, #0]
     e5c:	9d01      	ldr	r5, [sp, #4]
     e5e:	1b12      	subs	r2, r2, r4
     e60:	41ab      	sbcs	r3, r5
			q |= bit_shift;
     e62:	465c      	mov	r4, fp
     e64:	464d      	mov	r5, r9
     e66:	432c      	orrs	r4, r5
     e68:	46a3      	mov	fp, r4
     e6a:	9c03      	ldr	r4, [sp, #12]
     e6c:	4645      	mov	r5, r8
     e6e:	432c      	orrs	r4, r5
     e70:	9403      	str	r4, [sp, #12]
	for (i = 63; i >= 0; i--) {
     e72:	3901      	subs	r1, #1
     e74:	d325      	bcc.n	ec2 <long_division+0xa6>
		bit_shift = (uint64_t)1 << i;
     e76:	2420      	movs	r4, #32
     e78:	4264      	negs	r4, r4
     e7a:	190c      	adds	r4, r1, r4
     e7c:	d4e7      	bmi.n	e4e <long_division+0x32>
     e7e:	0005      	movs	r5, r0
     e80:	40a5      	lsls	r5, r4
     e82:	46a8      	mov	r8, r5
     e84:	0004      	movs	r4, r0
     e86:	408c      	lsls	r4, r1
     e88:	46a1      	mov	r9, r4
		r = r << 1;
     e8a:	1892      	adds	r2, r2, r2
     e8c:	415b      	adcs	r3, r3
     e8e:	0014      	movs	r4, r2
     e90:	001d      	movs	r5, r3
		if (n & bit_shift) {
     e92:	9e05      	ldr	r6, [sp, #20]
     e94:	464f      	mov	r7, r9
     e96:	403e      	ands	r6, r7
     e98:	46b4      	mov	ip, r6
     e9a:	9e04      	ldr	r6, [sp, #16]
     e9c:	4647      	mov	r7, r8
     e9e:	403e      	ands	r6, r7
     ea0:	46b2      	mov	sl, r6
     ea2:	4666      	mov	r6, ip
     ea4:	4657      	mov	r7, sl
     ea6:	433e      	orrs	r6, r7
     ea8:	d003      	beq.n	eb2 <long_division+0x96>
			r |= 0x01;
     eaa:	0006      	movs	r6, r0
     eac:	4326      	orrs	r6, r4
     eae:	0032      	movs	r2, r6
     eb0:	002b      	movs	r3, r5
		if (r >= d) {
     eb2:	9c00      	ldr	r4, [sp, #0]
     eb4:	9d01      	ldr	r5, [sp, #4]
     eb6:	429d      	cmp	r5, r3
     eb8:	d8db      	bhi.n	e72 <long_division+0x56>
     eba:	d1ce      	bne.n	e5a <long_division+0x3e>
     ebc:	4294      	cmp	r4, r2
     ebe:	d8d8      	bhi.n	e72 <long_division+0x56>
     ec0:	e7cb      	b.n	e5a <long_division+0x3e>
     ec2:	9b03      	ldr	r3, [sp, #12]
		}
	}

	return q;
}
     ec4:	4658      	mov	r0, fp
     ec6:	0019      	movs	r1, r3
     ec8:	b007      	add	sp, #28
     eca:	bc3c      	pop	{r2, r3, r4, r5}
     ecc:	4690      	mov	r8, r2
     ece:	4699      	mov	r9, r3
     ed0:	46a2      	mov	sl, r4
     ed2:	46ab      	mov	fp, r5
     ed4:	bdf0      	pop	{r4, r5, r6, r7, pc}

00000ed6 <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
     ed6:	b510      	push	{r4, lr}
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range */
	if (baudrate > (external_clock / 2)) {
     ed8:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     eda:	2340      	movs	r3, #64	; 0x40
     edc:	2400      	movs	r4, #0
	if (baudrate > (external_clock / 2)) {
     ede:	4281      	cmp	r1, r0
     ee0:	d202      	bcs.n	ee8 <_sercom_get_sync_baud_val+0x12>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
		return STATUS_OK;
	}
}
     ee2:	0018      	movs	r0, r3
     ee4:	bd10      	pop	{r4, pc}
		baud_calculated++;
     ee6:	001c      	movs	r4, r3
		clock_value = clock_value - baudrate;
     ee8:	1a09      	subs	r1, r1, r0
		baud_calculated++;
     eea:	1c63      	adds	r3, r4, #1
     eec:	b29b      	uxth	r3, r3
	while (clock_value >= baudrate) {
     eee:	4288      	cmp	r0, r1
     ef0:	d9f9      	bls.n	ee6 <_sercom_get_sync_baud_val+0x10>
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     ef2:	2340      	movs	r3, #64	; 0x40
	if (baud_calculated > 0xFF) {
     ef4:	2cff      	cmp	r4, #255	; 0xff
     ef6:	d8f4      	bhi.n	ee2 <_sercom_get_sync_baud_val+0xc>
		*baudvalue = baud_calculated;
     ef8:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
     efa:	2300      	movs	r3, #0
     efc:	e7f1      	b.n	ee2 <_sercom_get_sync_baud_val+0xc>
	...

00000f00 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
     f00:	b5f0      	push	{r4, r5, r6, r7, lr}
     f02:	b083      	sub	sp, #12
     f04:	000f      	movs	r7, r1
     f06:	0016      	movs	r6, r2
     f08:	aa08      	add	r2, sp, #32
     f0a:	7811      	ldrb	r1, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
     f0c:	0004      	movs	r4, r0
     f0e:	434c      	muls	r4, r1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f10:	2240      	movs	r2, #64	; 0x40
	if ((baudrate * sample_num) > peripheral_clock) {
     f12:	42bc      	cmp	r4, r7
     f14:	d902      	bls.n	f1c <_sercom_get_async_baud_val+0x1c>
		baud_calculated = baud_int | (baud_fp << 13);
	}

	*baudval = baud_calculated;
	return STATUS_OK;
}
     f16:	0010      	movs	r0, r2
     f18:	b003      	add	sp, #12
     f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
     f1c:	2b00      	cmp	r3, #0
     f1e:	d114      	bne.n	f4a <_sercom_get_async_baud_val+0x4a>
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
     f20:	0002      	movs	r2, r0
     f22:	0008      	movs	r0, r1
     f24:	2100      	movs	r1, #0
     f26:	4c19      	ldr	r4, [pc, #100]	; (f8c <_sercom_get_async_baud_val+0x8c>)
     f28:	47a0      	blx	r4
     f2a:	0001      	movs	r1, r0
		ratio = long_division(temp1, peripheral_clock);
     f2c:	003a      	movs	r2, r7
     f2e:	2300      	movs	r3, #0
     f30:	2000      	movs	r0, #0
     f32:	4c17      	ldr	r4, [pc, #92]	; (f90 <_sercom_get_async_baud_val+0x90>)
     f34:	47a0      	blx	r4
		scale = ((uint64_t)1 << SHIFT) - ratio;
     f36:	2200      	movs	r2, #0
     f38:	2301      	movs	r3, #1
     f3a:	1a12      	subs	r2, r2, r0
     f3c:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
     f3e:	0c12      	lsrs	r2, r2, #16
     f40:	041b      	lsls	r3, r3, #16
     f42:	431a      	orrs	r2, r3
	*baudval = baud_calculated;
     f44:	8032      	strh	r2, [r6, #0]
	return STATUS_OK;
     f46:	2200      	movs	r2, #0
     f48:	e7e5      	b.n	f16 <_sercom_get_async_baud_val+0x16>
	uint64_t baud_calculated = 0;
     f4a:	2200      	movs	r2, #0
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
     f4c:	2b01      	cmp	r3, #1
     f4e:	d1f9      	bne.n	f44 <_sercom_get_async_baud_val+0x44>
		temp1 = ((uint64_t)baudrate * sample_num);
     f50:	000a      	movs	r2, r1
     f52:	2300      	movs	r3, #0
     f54:	2100      	movs	r1, #0
     f56:	4c0d      	ldr	r4, [pc, #52]	; (f8c <_sercom_get_async_baud_val+0x8c>)
     f58:	47a0      	blx	r4
     f5a:	0002      	movs	r2, r0
     f5c:	000b      	movs	r3, r1
     f5e:	9200      	str	r2, [sp, #0]
     f60:	9301      	str	r3, [sp, #4]
		baud_int = long_division( peripheral_clock, temp1);
     f62:	0038      	movs	r0, r7
     f64:	2100      	movs	r1, #0
     f66:	4c0a      	ldr	r4, [pc, #40]	; (f90 <_sercom_get_async_baud_val+0x90>)
     f68:	47a0      	blx	r4
     f6a:	0005      	movs	r5, r0
		if(baud_int > BAUD_INT_MAX) {
     f6c:	2380      	movs	r3, #128	; 0x80
     f6e:	019b      	lsls	r3, r3, #6
				return STATUS_ERR_BAUDRATE_UNAVAILABLE;
     f70:	2240      	movs	r2, #64	; 0x40
		if(baud_int > BAUD_INT_MAX) {
     f72:	4298      	cmp	r0, r3
     f74:	d8cf      	bhi.n	f16 <_sercom_get_async_baud_val+0x16>
		temp1 = long_division( 8 * (uint64_t)peripheral_clock, temp1);
     f76:	0f79      	lsrs	r1, r7, #29
     f78:	00f8      	lsls	r0, r7, #3
     f7a:	9a00      	ldr	r2, [sp, #0]
     f7c:	9b01      	ldr	r3, [sp, #4]
     f7e:	47a0      	blx	r4
		baud_fp = temp1 - 8 * baud_int;
     f80:	00ea      	lsls	r2, r5, #3
     f82:	1a82      	subs	r2, r0, r2
		baud_calculated = baud_int | (baud_fp << 13);
     f84:	b2d2      	uxtb	r2, r2
     f86:	0352      	lsls	r2, r2, #13
     f88:	432a      	orrs	r2, r5
     f8a:	e7db      	b.n	f44 <_sercom_get_async_baud_val+0x44>
     f8c:	00010fa5 	.word	0x00010fa5
     f90:	00000e1d 	.word	0x00000e1d

00000f94 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     f94:	b510      	push	{r4, lr}
     f96:	b082      	sub	sp, #8
     f98:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     f9a:	4b0e      	ldr	r3, [pc, #56]	; (fd4 <sercom_set_gclk_generator+0x40>)
     f9c:	781b      	ldrb	r3, [r3, #0]
     f9e:	2b00      	cmp	r3, #0
     fa0:	d007      	beq.n	fb2 <sercom_set_gclk_generator+0x1e>
     fa2:	2900      	cmp	r1, #0
     fa4:	d105      	bne.n	fb2 <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
     fa6:	4b0b      	ldr	r3, [pc, #44]	; (fd4 <sercom_set_gclk_generator+0x40>)
     fa8:	785b      	ldrb	r3, [r3, #1]
     faa:	4283      	cmp	r3, r0
     fac:	d010      	beq.n	fd0 <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
     fae:	201d      	movs	r0, #29
     fb0:	e00c      	b.n	fcc <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
     fb2:	a901      	add	r1, sp, #4
     fb4:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     fb6:	2011      	movs	r0, #17
     fb8:	4b07      	ldr	r3, [pc, #28]	; (fd8 <sercom_set_gclk_generator+0x44>)
     fba:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     fbc:	2011      	movs	r0, #17
     fbe:	4b07      	ldr	r3, [pc, #28]	; (fdc <sercom_set_gclk_generator+0x48>)
     fc0:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
     fc2:	4b04      	ldr	r3, [pc, #16]	; (fd4 <sercom_set_gclk_generator+0x40>)
     fc4:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
     fc6:	2201      	movs	r2, #1
     fc8:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
     fca:	2000      	movs	r0, #0
}
     fcc:	b002      	add	sp, #8
     fce:	bd10      	pop	{r4, pc}
		return STATUS_OK;
     fd0:	2000      	movs	r0, #0
     fd2:	e7fb      	b.n	fcc <sercom_set_gclk_generator+0x38>
     fd4:	20000aa4 	.word	0x20000aa4
     fd8:	00002391 	.word	0x00002391
     fdc:	00002321 	.word	0x00002321

00000fe0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     fe0:	4b3c      	ldr	r3, [pc, #240]	; (10d4 <_sercom_get_default_pad+0xf4>)
     fe2:	4298      	cmp	r0, r3
     fe4:	d032      	beq.n	104c <_sercom_get_default_pad+0x6c>
     fe6:	d90a      	bls.n	ffe <_sercom_get_default_pad+0x1e>
     fe8:	4b3b      	ldr	r3, [pc, #236]	; (10d8 <_sercom_get_default_pad+0xf8>)
     fea:	4298      	cmp	r0, r3
     fec:	d04e      	beq.n	108c <_sercom_get_default_pad+0xac>
     fee:	4b3b      	ldr	r3, [pc, #236]	; (10dc <_sercom_get_default_pad+0xfc>)
     ff0:	4298      	cmp	r0, r3
     ff2:	d055      	beq.n	10a0 <_sercom_get_default_pad+0xc0>
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <_sercom_get_default_pad+0x100>)
     ff6:	4298      	cmp	r0, r3
     ff8:	d038      	beq.n	106c <_sercom_get_default_pad+0x8c>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     ffa:	2000      	movs	r0, #0
}
     ffc:	4770      	bx	lr
	switch ((uintptr_t)sercom_module) {
     ffe:	2384      	movs	r3, #132	; 0x84
    1000:	05db      	lsls	r3, r3, #23
    1002:	4298      	cmp	r0, r3
    1004:	d00c      	beq.n	1020 <_sercom_get_default_pad+0x40>
    1006:	4b37      	ldr	r3, [pc, #220]	; (10e4 <_sercom_get_default_pad+0x104>)
    1008:	4298      	cmp	r0, r3
    100a:	d1f6      	bne.n	ffa <_sercom_get_default_pad+0x1a>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    100c:	2901      	cmp	r1, #1
    100e:	d017      	beq.n	1040 <_sercom_get_default_pad+0x60>
    1010:	2900      	cmp	r1, #0
    1012:	d057      	beq.n	10c4 <_sercom_get_default_pad+0xe4>
    1014:	2902      	cmp	r1, #2
    1016:	d015      	beq.n	1044 <_sercom_get_default_pad+0x64>
    1018:	2903      	cmp	r1, #3
    101a:	d015      	beq.n	1048 <_sercom_get_default_pad+0x68>
	return 0;
    101c:	2000      	movs	r0, #0
    101e:	e7ed      	b.n	ffc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1020:	2901      	cmp	r1, #1
    1022:	d007      	beq.n	1034 <_sercom_get_default_pad+0x54>
    1024:	2900      	cmp	r1, #0
    1026:	d04b      	beq.n	10c0 <_sercom_get_default_pad+0xe0>
    1028:	2902      	cmp	r1, #2
    102a:	d005      	beq.n	1038 <_sercom_get_default_pad+0x58>
    102c:	2903      	cmp	r1, #3
    102e:	d005      	beq.n	103c <_sercom_get_default_pad+0x5c>
	return 0;
    1030:	2000      	movs	r0, #0
    1032:	e7e3      	b.n	ffc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1034:	482c      	ldr	r0, [pc, #176]	; (10e8 <_sercom_get_default_pad+0x108>)
    1036:	e7e1      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1038:	482c      	ldr	r0, [pc, #176]	; (10ec <_sercom_get_default_pad+0x10c>)
    103a:	e7df      	b.n	ffc <_sercom_get_default_pad+0x1c>
    103c:	482c      	ldr	r0, [pc, #176]	; (10f0 <_sercom_get_default_pad+0x110>)
    103e:	e7dd      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1040:	482c      	ldr	r0, [pc, #176]	; (10f4 <_sercom_get_default_pad+0x114>)
    1042:	e7db      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1044:	482c      	ldr	r0, [pc, #176]	; (10f8 <_sercom_get_default_pad+0x118>)
    1046:	e7d9      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1048:	482c      	ldr	r0, [pc, #176]	; (10fc <_sercom_get_default_pad+0x11c>)
    104a:	e7d7      	b.n	ffc <_sercom_get_default_pad+0x1c>
    104c:	2901      	cmp	r1, #1
    104e:	d007      	beq.n	1060 <_sercom_get_default_pad+0x80>
    1050:	2900      	cmp	r1, #0
    1052:	d039      	beq.n	10c8 <_sercom_get_default_pad+0xe8>
    1054:	2902      	cmp	r1, #2
    1056:	d005      	beq.n	1064 <_sercom_get_default_pad+0x84>
    1058:	2903      	cmp	r1, #3
    105a:	d005      	beq.n	1068 <_sercom_get_default_pad+0x88>
	return 0;
    105c:	2000      	movs	r0, #0
    105e:	e7cd      	b.n	ffc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1060:	4827      	ldr	r0, [pc, #156]	; (1100 <_sercom_get_default_pad+0x120>)
    1062:	e7cb      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1064:	4827      	ldr	r0, [pc, #156]	; (1104 <_sercom_get_default_pad+0x124>)
    1066:	e7c9      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1068:	4827      	ldr	r0, [pc, #156]	; (1108 <_sercom_get_default_pad+0x128>)
    106a:	e7c7      	b.n	ffc <_sercom_get_default_pad+0x1c>
    106c:	2901      	cmp	r1, #1
    106e:	d007      	beq.n	1080 <_sercom_get_default_pad+0xa0>
    1070:	2900      	cmp	r1, #0
    1072:	d02b      	beq.n	10cc <_sercom_get_default_pad+0xec>
    1074:	2902      	cmp	r1, #2
    1076:	d005      	beq.n	1084 <_sercom_get_default_pad+0xa4>
    1078:	2903      	cmp	r1, #3
    107a:	d005      	beq.n	1088 <_sercom_get_default_pad+0xa8>
	return 0;
    107c:	2000      	movs	r0, #0
    107e:	e7bd      	b.n	ffc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1080:	4822      	ldr	r0, [pc, #136]	; (110c <_sercom_get_default_pad+0x12c>)
    1082:	e7bb      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1084:	4822      	ldr	r0, [pc, #136]	; (1110 <_sercom_get_default_pad+0x130>)
    1086:	e7b9      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1088:	4822      	ldr	r0, [pc, #136]	; (1114 <_sercom_get_default_pad+0x134>)
    108a:	e7b7      	b.n	ffc <_sercom_get_default_pad+0x1c>
    108c:	2902      	cmp	r1, #2
    108e:	d003      	beq.n	1098 <_sercom_get_default_pad+0xb8>
    1090:	2903      	cmp	r1, #3
    1092:	d003      	beq.n	109c <_sercom_get_default_pad+0xbc>
    1094:	2000      	movs	r0, #0
    1096:	e7b1      	b.n	ffc <_sercom_get_default_pad+0x1c>
    1098:	481f      	ldr	r0, [pc, #124]	; (1118 <_sercom_get_default_pad+0x138>)
    109a:	e7af      	b.n	ffc <_sercom_get_default_pad+0x1c>
    109c:	481f      	ldr	r0, [pc, #124]	; (111c <_sercom_get_default_pad+0x13c>)
    109e:	e7ad      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10a0:	2901      	cmp	r1, #1
    10a2:	d007      	beq.n	10b4 <_sercom_get_default_pad+0xd4>
    10a4:	2900      	cmp	r1, #0
    10a6:	d013      	beq.n	10d0 <_sercom_get_default_pad+0xf0>
    10a8:	2902      	cmp	r1, #2
    10aa:	d005      	beq.n	10b8 <_sercom_get_default_pad+0xd8>
    10ac:	2903      	cmp	r1, #3
    10ae:	d005      	beq.n	10bc <_sercom_get_default_pad+0xdc>
	return 0;
    10b0:	2000      	movs	r0, #0
    10b2:	e7a3      	b.n	ffc <_sercom_get_default_pad+0x1c>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    10b4:	481a      	ldr	r0, [pc, #104]	; (1120 <_sercom_get_default_pad+0x140>)
    10b6:	e7a1      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10b8:	481a      	ldr	r0, [pc, #104]	; (1124 <_sercom_get_default_pad+0x144>)
    10ba:	e79f      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10bc:	481a      	ldr	r0, [pc, #104]	; (1128 <_sercom_get_default_pad+0x148>)
    10be:	e79d      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10c0:	481a      	ldr	r0, [pc, #104]	; (112c <_sercom_get_default_pad+0x14c>)
    10c2:	e79b      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10c4:	2003      	movs	r0, #3
    10c6:	e799      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10c8:	4819      	ldr	r0, [pc, #100]	; (1130 <_sercom_get_default_pad+0x150>)
    10ca:	e797      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10cc:	4819      	ldr	r0, [pc, #100]	; (1134 <_sercom_get_default_pad+0x154>)
    10ce:	e795      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10d0:	4819      	ldr	r0, [pc, #100]	; (1138 <_sercom_get_default_pad+0x158>)
    10d2:	e793      	b.n	ffc <_sercom_get_default_pad+0x1c>
    10d4:	42000800 	.word	0x42000800
    10d8:	42001000 	.word	0x42001000
    10dc:	43000400 	.word	0x43000400
    10e0:	42000c00 	.word	0x42000c00
    10e4:	42000400 	.word	0x42000400
    10e8:	00050003 	.word	0x00050003
    10ec:	00060003 	.word	0x00060003
    10f0:	00070003 	.word	0x00070003
    10f4:	00010003 	.word	0x00010003
    10f8:	001e0003 	.word	0x001e0003
    10fc:	001f0003 	.word	0x001f0003
    1100:	00090003 	.word	0x00090003
    1104:	000a0003 	.word	0x000a0003
    1108:	000b0003 	.word	0x000b0003
    110c:	00110003 	.word	0x00110003
    1110:	00120003 	.word	0x00120003
    1114:	00130003 	.word	0x00130003
    1118:	000e0003 	.word	0x000e0003
    111c:	000f0003 	.word	0x000f0003
    1120:	00170003 	.word	0x00170003
    1124:	00180003 	.word	0x00180003
    1128:	00190003 	.word	0x00190003
    112c:	00040003 	.word	0x00040003
    1130:	00080003 	.word	0x00080003
    1134:	00100003 	.word	0x00100003
    1138:	00160003 	.word	0x00160003

0000113c <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    113c:	b530      	push	{r4, r5, lr}
    113e:	b087      	sub	sp, #28
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1140:	4b0b      	ldr	r3, [pc, #44]	; (1170 <_sercom_get_sercom_inst_index+0x34>)
    1142:	466a      	mov	r2, sp
    1144:	cb32      	ldmia	r3!, {r1, r4, r5}
    1146:	c232      	stmia	r2!, {r1, r4, r5}
    1148:	cb32      	ldmia	r3!, {r1, r4, r5}
    114a:	c232      	stmia	r2!, {r1, r4, r5}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    114c:	9b00      	ldr	r3, [sp, #0]
    114e:	4283      	cmp	r3, r0
    1150:	d00b      	beq.n	116a <_sercom_get_sercom_inst_index+0x2e>
    1152:	2301      	movs	r3, #1
    1154:	009a      	lsls	r2, r3, #2
    1156:	4669      	mov	r1, sp
    1158:	5852      	ldr	r2, [r2, r1]
    115a:	4282      	cmp	r2, r0
    115c:	d006      	beq.n	116c <_sercom_get_sercom_inst_index+0x30>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    115e:	3301      	adds	r3, #1
    1160:	2b06      	cmp	r3, #6
    1162:	d1f7      	bne.n	1154 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    1164:	2000      	movs	r0, #0
}
    1166:	b007      	add	sp, #28
    1168:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    116a:	2300      	movs	r3, #0
			return i;
    116c:	b2d8      	uxtb	r0, r3
    116e:	e7fa      	b.n	1166 <_sercom_get_sercom_inst_index+0x2a>
    1170:	0001a7b8 	.word	0x0001a7b8

00001174 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    1174:	4770      	bx	lr
	...

00001178 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    1178:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    117a:	4b0a      	ldr	r3, [pc, #40]	; (11a4 <_sercom_set_handler+0x2c>)
    117c:	781b      	ldrb	r3, [r3, #0]
    117e:	2b00      	cmp	r3, #0
    1180:	d10c      	bne.n	119c <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    1182:	4f09      	ldr	r7, [pc, #36]	; (11a8 <_sercom_set_handler+0x30>)
    1184:	4e09      	ldr	r6, [pc, #36]	; (11ac <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    1186:	4d0a      	ldr	r5, [pc, #40]	; (11b0 <_sercom_set_handler+0x38>)
    1188:	2400      	movs	r4, #0
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    118a:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    118c:	195a      	adds	r2, r3, r5
    118e:	6014      	str	r4, [r2, #0]
    1190:	3304      	adds	r3, #4
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    1192:	2b18      	cmp	r3, #24
    1194:	d1f9      	bne.n	118a <_sercom_set_handler+0x12>
		}

		_handler_table_initialized = true;
    1196:	2201      	movs	r2, #1
    1198:	4b02      	ldr	r3, [pc, #8]	; (11a4 <_sercom_set_handler+0x2c>)
    119a:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    119c:	0080      	lsls	r0, r0, #2
    119e:	4b02      	ldr	r3, [pc, #8]	; (11a8 <_sercom_set_handler+0x30>)
    11a0:	50c1      	str	r1, [r0, r3]
}
    11a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11a4:	20000aa6 	.word	0x20000aa6
    11a8:	20000aa8 	.word	0x20000aa8
    11ac:	00001175 	.word	0x00001175
    11b0:	20001130 	.word	0x20001130

000011b4 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    11b4:	b500      	push	{lr}
    11b6:	b083      	sub	sp, #12
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    11b8:	2308      	movs	r3, #8
    11ba:	466a      	mov	r2, sp
    11bc:	7013      	strb	r3, [r2, #0]
    11be:	3301      	adds	r3, #1
    11c0:	7053      	strb	r3, [r2, #1]
    11c2:	3301      	adds	r3, #1
    11c4:	7093      	strb	r3, [r2, #2]
    11c6:	3301      	adds	r3, #1
    11c8:	70d3      	strb	r3, [r2, #3]
    11ca:	3301      	adds	r3, #1
    11cc:	7113      	strb	r3, [r2, #4]
    11ce:	3301      	adds	r3, #1
    11d0:	7153      	strb	r3, [r2, #5]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    11d2:	4b03      	ldr	r3, [pc, #12]	; (11e0 <_sercom_get_interrupt_vector+0x2c>)
    11d4:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    11d6:	466b      	mov	r3, sp
    11d8:	5618      	ldrsb	r0, [r3, r0]
}
    11da:	b003      	add	sp, #12
    11dc:	bd00      	pop	{pc}
    11de:	46c0      	nop			; (mov r8, r8)
    11e0:	0000113d 	.word	0x0000113d

000011e4 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    11e4:	b510      	push	{r4, lr}
    11e6:	4b02      	ldr	r3, [pc, #8]	; (11f0 <SERCOM0_Handler+0xc>)
    11e8:	681b      	ldr	r3, [r3, #0]
    11ea:	2000      	movs	r0, #0
    11ec:	4798      	blx	r3
    11ee:	bd10      	pop	{r4, pc}
    11f0:	20000aa8 	.word	0x20000aa8

000011f4 <SERCOM1_Handler>:
    11f4:	b510      	push	{r4, lr}
    11f6:	4b02      	ldr	r3, [pc, #8]	; (1200 <SERCOM1_Handler+0xc>)
    11f8:	685b      	ldr	r3, [r3, #4]
    11fa:	2001      	movs	r0, #1
    11fc:	4798      	blx	r3
    11fe:	bd10      	pop	{r4, pc}
    1200:	20000aa8 	.word	0x20000aa8

00001204 <SERCOM2_Handler>:
    1204:	b510      	push	{r4, lr}
    1206:	4b02      	ldr	r3, [pc, #8]	; (1210 <SERCOM2_Handler+0xc>)
    1208:	689b      	ldr	r3, [r3, #8]
    120a:	2002      	movs	r0, #2
    120c:	4798      	blx	r3
    120e:	bd10      	pop	{r4, pc}
    1210:	20000aa8 	.word	0x20000aa8

00001214 <SERCOM3_Handler>:
    1214:	b510      	push	{r4, lr}
    1216:	4b02      	ldr	r3, [pc, #8]	; (1220 <SERCOM3_Handler+0xc>)
    1218:	68db      	ldr	r3, [r3, #12]
    121a:	2003      	movs	r0, #3
    121c:	4798      	blx	r3
    121e:	bd10      	pop	{r4, pc}
    1220:	20000aa8 	.word	0x20000aa8

00001224 <SERCOM4_Handler>:
    1224:	b510      	push	{r4, lr}
    1226:	4b02      	ldr	r3, [pc, #8]	; (1230 <SERCOM4_Handler+0xc>)
    1228:	691b      	ldr	r3, [r3, #16]
    122a:	2004      	movs	r0, #4
    122c:	4798      	blx	r3
    122e:	bd10      	pop	{r4, pc}
    1230:	20000aa8 	.word	0x20000aa8

00001234 <SERCOM5_Handler>:
    1234:	b510      	push	{r4, lr}
    1236:	4b02      	ldr	r3, [pc, #8]	; (1240 <SERCOM5_Handler+0xc>)
    1238:	695b      	ldr	r3, [r3, #20]
    123a:	2005      	movs	r0, #5
    123c:	4798      	blx	r3
    123e:	bd10      	pop	{r4, pc}
    1240:	20000aa8 	.word	0x20000aa8

00001244 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    1244:	b5f0      	push	{r4, r5, r6, r7, lr}
    1246:	46d6      	mov	lr, sl
    1248:	464f      	mov	r7, r9
    124a:	4646      	mov	r6, r8
    124c:	b5c0      	push	{r6, r7, lr}
    124e:	b08a      	sub	sp, #40	; 0x28
    1250:	0006      	movs	r6, r0
    1252:	000f      	movs	r7, r1
    1254:	0014      	movs	r4, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    1256:	6031      	str	r1, [r6, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    1258:	680b      	ldr	r3, [r1, #0]
    125a:	079b      	lsls	r3, r3, #30
    125c:	d40a      	bmi.n	1274 <spi_init+0x30>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    125e:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    1260:	2005      	movs	r0, #5
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    1262:	07db      	lsls	r3, r3, #31
    1264:	d400      	bmi.n	1268 <spi_init+0x24>
    1266:	e097      	b.n	1398 <spi_init+0x154>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    1268:	b00a      	add	sp, #40	; 0x28
    126a:	bc1c      	pop	{r2, r3, r4}
    126c:	4690      	mov	r8, r2
    126e:	4699      	mov	r9, r3
    1270:	46a2      	mov	sl, r4
    1272:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t pad_pinmuxes[] = {
    1274:	6a93      	ldr	r3, [r2, #40]	; 0x28
    1276:	9305      	str	r3, [sp, #20]
    1278:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
    127a:	9306      	str	r3, [sp, #24]
    127c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    127e:	9307      	str	r3, [sp, #28]
    1280:	6b53      	ldr	r3, [r2, #52]	; 0x34
    1282:	9308      	str	r3, [sp, #32]
    1284:	2500      	movs	r5, #0
    1286:	e00a      	b.n	129e <spi_init+0x5a>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1288:	0038      	movs	r0, r7
    128a:	4b9a      	ldr	r3, [pc, #616]	; (14f4 <spi_init+0x2b0>)
    128c:	4798      	blx	r3
    128e:	e00e      	b.n	12ae <spi_init+0x6a>

	if (pin_index & 1) {
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
	}
	else {
		return (pmux_reg & PORT_PMUX_PMUXE_Msk) >> PORT_PMUX_PMUXE_Pos;
    1290:	230f      	movs	r3, #15
    1292:	4018      	ands	r0, r3
		if ((current_pinmux & 0xFFFF) !=
    1294:	4581      	cmp	r9, r0
    1296:	d130      	bne.n	12fa <spi_init+0xb6>
    1298:	3501      	adds	r5, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    129a:	2d04      	cmp	r5, #4
    129c:	d031      	beq.n	1302 <spi_init+0xbe>
    129e:	b2e9      	uxtb	r1, r5
		uint32_t current_pinmux = pad_pinmuxes[pad];
    12a0:	00ab      	lsls	r3, r5, #2
    12a2:	aa02      	add	r2, sp, #8
    12a4:	200c      	movs	r0, #12
    12a6:	1812      	adds	r2, r2, r0
    12a8:	58d0      	ldr	r0, [r2, r3]
		if (current_pinmux == PINMUX_DEFAULT) {
    12aa:	2800      	cmp	r0, #0
    12ac:	d0ec      	beq.n	1288 <spi_init+0x44>
		if (current_pinmux == PINMUX_UNUSED) {
    12ae:	1c43      	adds	r3, r0, #1
    12b0:	d0f2      	beq.n	1298 <spi_init+0x54>
		if ((current_pinmux & 0xFFFF) !=
    12b2:	0401      	lsls	r1, r0, #16
    12b4:	0c0b      	lsrs	r3, r1, #16
    12b6:	4699      	mov	r9, r3
				system_pinmux_pin_get_mux_position(current_pinmux >> 16)) {
    12b8:	0c00      	lsrs	r0, r0, #16
	if (port_index < PORT_INST_NUM) {
    12ba:	b2c3      	uxtb	r3, r0
    12bc:	469c      	mov	ip, r3
		return NULL;
    12be:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    12c0:	0602      	lsls	r2, r0, #24
    12c2:	d405      	bmi.n	12d0 <spi_init+0x8c>
		return &(ports[port_index]->Group[group_index]);
    12c4:	4663      	mov	r3, ip
    12c6:	095b      	lsrs	r3, r3, #5
    12c8:	01db      	lsls	r3, r3, #7
    12ca:	4a8b      	ldr	r2, [pc, #556]	; (14f8 <spi_init+0x2b4>)
    12cc:	4690      	mov	r8, r2
    12ce:	4443      	add	r3, r8
	uint32_t pin_index = (gpio_pin % 32);
    12d0:	221f      	movs	r2, #31
    12d2:	4660      	mov	r0, ip
    12d4:	4002      	ands	r2, r0
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    12d6:	1898      	adds	r0, r3, r2
    12d8:	3040      	adds	r0, #64	; 0x40
    12da:	7800      	ldrb	r0, [r0, #0]
    12dc:	4682      	mov	sl, r0
		return SYSTEM_PINMUX_GPIO;
    12de:	2080      	movs	r0, #128	; 0x80
	if (!(port->PINCFG[pin_index].reg & PORT_PINCFG_PMUXEN)) {
    12e0:	4651      	mov	r1, sl
    12e2:	07c9      	lsls	r1, r1, #31
    12e4:	d5d6      	bpl.n	1294 <spi_init+0x50>
	uint32_t pmux_reg = port->PMUX[pin_index / 2].reg;
    12e6:	0852      	lsrs	r2, r2, #1
    12e8:	189b      	adds	r3, r3, r2
    12ea:	3330      	adds	r3, #48	; 0x30
    12ec:	7818      	ldrb	r0, [r3, #0]
    12ee:	b2c0      	uxtb	r0, r0
	if (pin_index & 1) {
    12f0:	4663      	mov	r3, ip
    12f2:	07db      	lsls	r3, r3, #31
    12f4:	d5cc      	bpl.n	1290 <spi_init+0x4c>
		return (pmux_reg & PORT_PMUX_PMUXO_Msk) >> PORT_PMUX_PMUXO_Pos;
    12f6:	0900      	lsrs	r0, r0, #4
    12f8:	e7cc      	b.n	1294 <spi_init+0x50>
			module->hw = NULL;
    12fa:	2300      	movs	r3, #0
    12fc:	6033      	str	r3, [r6, #0]
			return STATUS_ERR_DENIED;
    12fe:	201c      	movs	r0, #28
    1300:	e7b2      	b.n	1268 <spi_init+0x24>
	uint32_t external_clock = system_gclk_chan_get_hz(SERCOM_GCLK_ID);
    1302:	2011      	movs	r0, #17
    1304:	4b7d      	ldr	r3, [pc, #500]	; (14fc <spi_init+0x2b8>)
    1306:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    1308:	7822      	ldrb	r2, [r4, #0]
	uint32_t ctrla = 0;
    130a:	2500      	movs	r5, #0
	if (config->mode == SPI_MODE_MASTER) {
    130c:	2a01      	cmp	r2, #1
    130e:	d026      	beq.n	135e <spi_init+0x11a>
	ctrla |= config->mux_setting;
    1310:	6863      	ldr	r3, [r4, #4]
    1312:	68a2      	ldr	r2, [r4, #8]
    1314:	4313      	orrs	r3, r2
    1316:	68e2      	ldr	r2, [r4, #12]
    1318:	4313      	orrs	r3, r2
    131a:	432b      	orrs	r3, r5
	ctrlb |= config->character_size;
    131c:	7c22      	ldrb	r2, [r4, #16]
	if (config->run_in_standby) {
    131e:	7c61      	ldrb	r1, [r4, #17]
    1320:	2900      	cmp	r1, #0
    1322:	d001      	beq.n	1328 <spi_init+0xe4>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1324:	2180      	movs	r1, #128	; 0x80
    1326:	430b      	orrs	r3, r1
	if (config->receiver_enable) {
    1328:	7ca1      	ldrb	r1, [r4, #18]
    132a:	2900      	cmp	r1, #0
    132c:	d002      	beq.n	1334 <spi_init+0xf0>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    132e:	2180      	movs	r1, #128	; 0x80
    1330:	0289      	lsls	r1, r1, #10
    1332:	430a      	orrs	r2, r1
	if (config->select_slave_low_detect_enable) {
    1334:	7ce1      	ldrb	r1, [r4, #19]
    1336:	2900      	cmp	r1, #0
    1338:	d002      	beq.n	1340 <spi_init+0xfc>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    133a:	2180      	movs	r1, #128	; 0x80
    133c:	0089      	lsls	r1, r1, #2
    133e:	430a      	orrs	r2, r1
	if (config->master_slave_select_enable) {
    1340:	7d21      	ldrb	r1, [r4, #20]
    1342:	2900      	cmp	r1, #0
    1344:	d002      	beq.n	134c <spi_init+0x108>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    1346:	2180      	movs	r1, #128	; 0x80
    1348:	0189      	lsls	r1, r1, #6
    134a:	430a      	orrs	r2, r1
	if (spi_module->CTRLA.reg == ctrla &&
    134c:	6839      	ldr	r1, [r7, #0]
	ctrla |= SERCOM_SPI_CTRLA_ENABLE;
    134e:	2002      	movs	r0, #2
    1350:	4303      	orrs	r3, r0
	if (spi_module->CTRLA.reg == ctrla &&
    1352:	428b      	cmp	r3, r1
    1354:	d017      	beq.n	1386 <spi_init+0x142>
	module->hw = NULL;
    1356:	2300      	movs	r3, #0
    1358:	6033      	str	r3, [r6, #0]
	return STATUS_ERR_DENIED;
    135a:	201c      	movs	r0, #28
    135c:	e784      	b.n	1268 <spi_init+0x24>
		enum status_code error_code = _sercom_get_sync_baud_val(
    135e:	aa04      	add	r2, sp, #16
    1360:	0001      	movs	r1, r0
    1362:	69a0      	ldr	r0, [r4, #24]
    1364:	4b66      	ldr	r3, [pc, #408]	; (1500 <spi_init+0x2bc>)
    1366:	4798      	blx	r3
    1368:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    136a:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    136c:	2b00      	cmp	r3, #0
    136e:	d000      	beq.n	1372 <spi_init+0x12e>
    1370:	e77a      	b.n	1268 <spi_init+0x24>
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    1372:	7b3b      	ldrb	r3, [r7, #12]
    1374:	b2db      	uxtb	r3, r3
    1376:	aa04      	add	r2, sp, #16
    1378:	7812      	ldrb	r2, [r2, #0]
			return STATUS_ERR_DENIED;
    137a:	3005      	adds	r0, #5
		if (spi_module->BAUD.reg !=  (uint8_t)baud) {
    137c:	429a      	cmp	r2, r3
    137e:	d000      	beq.n	1382 <spi_init+0x13e>
    1380:	e772      	b.n	1268 <spi_init+0x24>
		ctrla |= SERCOM_SPI_CTRLA_MODE(0x3);
    1382:	350c      	adds	r5, #12
    1384:	e7c4      	b.n	1310 <spi_init+0xcc>
			spi_module->CTRLB.reg == ctrlb) {
    1386:	687b      	ldr	r3, [r7, #4]
	if (spi_module->CTRLA.reg == ctrla &&
    1388:	4293      	cmp	r3, r2
    138a:	d1e4      	bne.n	1356 <spi_init+0x112>
		module->mode           = config->mode;
    138c:	7823      	ldrb	r3, [r4, #0]
    138e:	7173      	strb	r3, [r6, #5]
		module->character_size = config->character_size;
    1390:	7c23      	ldrb	r3, [r4, #16]
    1392:	71b3      	strb	r3, [r6, #6]
		return STATUS_OK;
    1394:	2000      	movs	r0, #0
    1396:	e767      	b.n	1268 <spi_init+0x24>
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    1398:	0008      	movs	r0, r1
    139a:	4b5a      	ldr	r3, [pc, #360]	; (1504 <spi_init+0x2c0>)
    139c:	4798      	blx	r3
	if (sercom_index == 5) {
    139e:	2805      	cmp	r0, #5
    13a0:	d100      	bne.n	13a4 <spi_init+0x160>
    13a2:	e09f      	b.n	14e4 <spi_init+0x2a0>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    13a4:	0003      	movs	r3, r0
    13a6:	3312      	adds	r3, #18
			MCLK->APBCMASK.reg |= mask;
    13a8:	4957      	ldr	r1, [pc, #348]	; (1508 <spi_init+0x2c4>)
    13aa:	69cd      	ldr	r5, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    13ac:	2201      	movs	r2, #1
    13ae:	4082      	lsls	r2, r0
    13b0:	432a      	orrs	r2, r5
    13b2:	61ca      	str	r2, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    13b4:	a909      	add	r1, sp, #36	; 0x24
    13b6:	2524      	movs	r5, #36	; 0x24
    13b8:	5d62      	ldrb	r2, [r4, r5]
    13ba:	700a      	strb	r2, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    13bc:	b2db      	uxtb	r3, r3
    13be:	9301      	str	r3, [sp, #4]
    13c0:	0018      	movs	r0, r3
    13c2:	4b52      	ldr	r3, [pc, #328]	; (150c <spi_init+0x2c8>)
    13c4:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    13c6:	9801      	ldr	r0, [sp, #4]
    13c8:	4b51      	ldr	r3, [pc, #324]	; (1510 <spi_init+0x2cc>)
    13ca:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    13cc:	5d60      	ldrb	r0, [r4, r5]
    13ce:	2100      	movs	r1, #0
    13d0:	4b50      	ldr	r3, [pc, #320]	; (1514 <spi_init+0x2d0>)
    13d2:	4798      	blx	r3
	if (config->mode == SPI_MODE_MASTER) {
    13d4:	7823      	ldrb	r3, [r4, #0]
    13d6:	2b01      	cmp	r3, #1
    13d8:	d019      	beq.n	140e <spi_init+0x1ca>
	SercomSpi *const spi_module = &(module->hw->SPI);
    13da:	6833      	ldr	r3, [r6, #0]
    13dc:	4698      	mov	r8, r3
	config->mux_position = SYSTEM_PINMUX_GPIO;
    13de:	ab04      	add	r3, sp, #16
    13e0:	2280      	movs	r2, #128	; 0x80
    13e2:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    13e4:	2200      	movs	r2, #0
    13e6:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    13e8:	2101      	movs	r1, #1
    13ea:	7099      	strb	r1, [r3, #2]
	config->powersave    = false;
    13ec:	70da      	strb	r2, [r3, #3]
	if(config->mode == SPI_MODE_SLAVE) {
    13ee:	7823      	ldrb	r3, [r4, #0]
    13f0:	2b00      	cmp	r3, #0
    13f2:	d101      	bne.n	13f8 <spi_init+0x1b4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    13f4:	ab04      	add	r3, sp, #16
    13f6:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    13f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    13fa:	9305      	str	r3, [sp, #20]
    13fc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    13fe:	9306      	str	r3, [sp, #24]
    1400:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1402:	9307      	str	r3, [sp, #28]
    1404:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1406:	9308      	str	r3, [sp, #32]
    1408:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    140a:	ad05      	add	r5, sp, #20
    140c:	e011      	b.n	1432 <spi_init+0x1ee>
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    140e:	683b      	ldr	r3, [r7, #0]
    1410:	220c      	movs	r2, #12
    1412:	4313      	orrs	r3, r2
    1414:	603b      	str	r3, [r7, #0]
    1416:	e7e0      	b.n	13da <spi_init+0x196>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    1418:	4640      	mov	r0, r8
    141a:	4b36      	ldr	r3, [pc, #216]	; (14f4 <spi_init+0x2b0>)
    141c:	4798      	blx	r3
    141e:	e00d      	b.n	143c <spi_init+0x1f8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    1420:	a904      	add	r1, sp, #16
    1422:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    1424:	0c00      	lsrs	r0, r0, #16
    1426:	b2c0      	uxtb	r0, r0
    1428:	4b3b      	ldr	r3, [pc, #236]	; (1518 <spi_init+0x2d4>)
    142a:	4798      	blx	r3
    142c:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    142e:	2f04      	cmp	r7, #4
    1430:	d007      	beq.n	1442 <spi_init+0x1fe>
    1432:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1434:	00bb      	lsls	r3, r7, #2
    1436:	5958      	ldr	r0, [r3, r5]
		if (current_pinmux == PINMUX_DEFAULT) {
    1438:	2800      	cmp	r0, #0
    143a:	d0ed      	beq.n	1418 <spi_init+0x1d4>
		if (current_pinmux != PINMUX_UNUSED) {
    143c:	1c43      	adds	r3, r0, #1
    143e:	d1ef      	bne.n	1420 <spi_init+0x1dc>
    1440:	e7f4      	b.n	142c <spi_init+0x1e8>
	module->mode             = config->mode;
    1442:	7823      	ldrb	r3, [r4, #0]
    1444:	7173      	strb	r3, [r6, #5]
	module->character_size   = config->character_size;
    1446:	7c23      	ldrb	r3, [r4, #16]
    1448:	71b3      	strb	r3, [r6, #6]
	module->receiver_enabled = config->receiver_enable;
    144a:	7ca3      	ldrb	r3, [r4, #18]
    144c:	71f3      	strb	r3, [r6, #7]
	module->master_slave_select_enable = config->master_slave_select_enable;
    144e:	7d23      	ldrb	r3, [r4, #20]
    1450:	7233      	strb	r3, [r6, #8]
	uint16_t baud = 0;
    1452:	2200      	movs	r2, #0
    1454:	ab02      	add	r3, sp, #8
    1456:	80da      	strh	r2, [r3, #6]
	if (config->mode == SPI_MODE_MASTER) {
    1458:	7823      	ldrb	r3, [r4, #0]
    145a:	2b01      	cmp	r3, #1
    145c:	d02a      	beq.n	14b4 <spi_init+0x270>
	ctrla |= config->transfer_mode;
    145e:	6863      	ldr	r3, [r4, #4]
    1460:	68a2      	ldr	r2, [r4, #8]
    1462:	4313      	orrs	r3, r2
	ctrla |= config->mux_setting;
    1464:	68e2      	ldr	r2, [r4, #12]
    1466:	4313      	orrs	r3, r2
	ctrlb |= config->character_size;
    1468:	7c21      	ldrb	r1, [r4, #16]
	if (config->run_in_standby || system_is_debugger_present()) {
    146a:	7c62      	ldrb	r2, [r4, #17]
    146c:	2a00      	cmp	r2, #0
    146e:	d103      	bne.n	1478 <spi_init+0x234>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    1470:	4a2a      	ldr	r2, [pc, #168]	; (151c <spi_init+0x2d8>)
    1472:	7892      	ldrb	r2, [r2, #2]
    1474:	0792      	lsls	r2, r2, #30
    1476:	d501      	bpl.n	147c <spi_init+0x238>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    1478:	2280      	movs	r2, #128	; 0x80
    147a:	4313      	orrs	r3, r2
	if (config->receiver_enable) {
    147c:	7ca2      	ldrb	r2, [r4, #18]
    147e:	2a00      	cmp	r2, #0
    1480:	d002      	beq.n	1488 <spi_init+0x244>
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    1482:	2280      	movs	r2, #128	; 0x80
    1484:	0292      	lsls	r2, r2, #10
    1486:	4311      	orrs	r1, r2
	if (config->select_slave_low_detect_enable) {
    1488:	7ce2      	ldrb	r2, [r4, #19]
    148a:	2a00      	cmp	r2, #0
    148c:	d002      	beq.n	1494 <spi_init+0x250>
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    148e:	2280      	movs	r2, #128	; 0x80
    1490:	0092      	lsls	r2, r2, #2
    1492:	4311      	orrs	r1, r2
	if (config->master_slave_select_enable) {
    1494:	7d22      	ldrb	r2, [r4, #20]
    1496:	2a00      	cmp	r2, #0
    1498:	d002      	beq.n	14a0 <spi_init+0x25c>
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    149a:	2280      	movs	r2, #128	; 0x80
    149c:	0192      	lsls	r2, r2, #6
    149e:	4311      	orrs	r1, r2
	spi_module->CTRLA.reg |= ctrla;
    14a0:	4642      	mov	r2, r8
    14a2:	6812      	ldr	r2, [r2, #0]
    14a4:	4313      	orrs	r3, r2
    14a6:	4642      	mov	r2, r8
    14a8:	6013      	str	r3, [r2, #0]
	spi_module->CTRLB.reg |= ctrlb;
    14aa:	6853      	ldr	r3, [r2, #4]
    14ac:	430b      	orrs	r3, r1
    14ae:	6053      	str	r3, [r2, #4]
	return STATUS_OK;
    14b0:	2000      	movs	r0, #0
    14b2:	e6d9      	b.n	1268 <spi_init+0x24>
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    14b4:	6830      	ldr	r0, [r6, #0]
    14b6:	4b13      	ldr	r3, [pc, #76]	; (1504 <spi_init+0x2c0>)
    14b8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    14ba:	3012      	adds	r0, #18
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    14bc:	b2c0      	uxtb	r0, r0
    14be:	4b0f      	ldr	r3, [pc, #60]	; (14fc <spi_init+0x2b8>)
    14c0:	4798      	blx	r3
    14c2:	0001      	movs	r1, r0
		enum status_code error_code = _sercom_get_sync_baud_val(
    14c4:	ab02      	add	r3, sp, #8
    14c6:	1d9a      	adds	r2, r3, #6
    14c8:	69a0      	ldr	r0, [r4, #24]
    14ca:	4b0d      	ldr	r3, [pc, #52]	; (1500 <spi_init+0x2bc>)
    14cc:	4798      	blx	r3
    14ce:	0003      	movs	r3, r0
			return STATUS_ERR_INVALID_ARG;
    14d0:	2017      	movs	r0, #23
		if (error_code != STATUS_OK) {
    14d2:	2b00      	cmp	r3, #0
    14d4:	d000      	beq.n	14d8 <spi_init+0x294>
    14d6:	e6c7      	b.n	1268 <spi_init+0x24>
		spi_module->BAUD.reg = (uint8_t)baud;
    14d8:	ab02      	add	r3, sp, #8
    14da:	3306      	adds	r3, #6
    14dc:	781b      	ldrb	r3, [r3, #0]
    14de:	4642      	mov	r2, r8
    14e0:	7313      	strb	r3, [r2, #12]
    14e2:	e7bc      	b.n	145e <spi_init+0x21a>
			break;
		case SYSTEM_CLOCK_APB_APBD:
			MCLK->APBDMASK.reg |= mask;
    14e4:	4a08      	ldr	r2, [pc, #32]	; (1508 <spi_init+0x2c4>)
    14e6:	6a13      	ldr	r3, [r2, #32]
    14e8:	2102      	movs	r1, #2
    14ea:	430b      	orrs	r3, r1
    14ec:	6213      	str	r3, [r2, #32]
		gclk_index   =  SERCOM5_GCLK_ID_CORE;
    14ee:	2318      	movs	r3, #24
    14f0:	e760      	b.n	13b4 <spi_init+0x170>
    14f2:	46c0      	nop			; (mov r8, r8)
    14f4:	00000fe1 	.word	0x00000fe1
    14f8:	40002800 	.word	0x40002800
    14fc:	000023b5 	.word	0x000023b5
    1500:	00000ed7 	.word	0x00000ed7
    1504:	0000113d 	.word	0x0000113d
    1508:	40000400 	.word	0x40000400
    150c:	00002391 	.word	0x00002391
    1510:	00002321 	.word	0x00002321
    1514:	00000f95 	.word	0x00000f95
    1518:	0000248d 	.word	0x0000248d
    151c:	41002000 	.word	0x41002000

00001520 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    1520:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    1522:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    1524:	2315      	movs	r3, #21
	if (module->mode != SPI_MODE_MASTER) {
    1526:	2c01      	cmp	r4, #1
    1528:	d001      	beq.n	152e <spi_select_slave+0xe>
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
}
    152a:	0018      	movs	r0, r3
    152c:	bd10      	pop	{r4, pc}
	if(!(module->master_slave_select_enable))
    152e:	7a04      	ldrb	r4, [r0, #8]
	return STATUS_OK;
    1530:	2300      	movs	r3, #0
	if(!(module->master_slave_select_enable))
    1532:	2c00      	cmp	r4, #0
    1534:	d1f9      	bne.n	152a <spi_select_slave+0xa>
		if (select) {
    1536:	2a00      	cmp	r2, #0
    1538:	d058      	beq.n	15ec <spi_select_slave+0xcc>
			if (slave->address_enabled) {
    153a:	784b      	ldrb	r3, [r1, #1]
    153c:	2b00      	cmp	r3, #0
    153e:	d044      	beq.n	15ca <spi_select_slave+0xaa>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    1540:	6803      	ldr	r3, [r0, #0]
    1542:	7e1b      	ldrb	r3, [r3, #24]
				if (!spi_is_ready_to_write(module)) {
    1544:	07db      	lsls	r3, r3, #31
    1546:	d410      	bmi.n	156a <spi_select_slave+0x4a>
					port_pin_set_output_level(slave->ss_pin, true);
    1548:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    154a:	09d1      	lsrs	r1, r2, #7
		return NULL;
    154c:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    154e:	2900      	cmp	r1, #0
    1550:	d104      	bne.n	155c <spi_select_slave+0x3c>
		return &(ports[port_index]->Group[group_index]);
    1552:	0953      	lsrs	r3, r2, #5
    1554:	01db      	lsls	r3, r3, #7
    1556:	492e      	ldr	r1, [pc, #184]	; (1610 <spi_select_slave+0xf0>)
    1558:	468c      	mov	ip, r1
    155a:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    155c:	211f      	movs	r1, #31
    155e:	4011      	ands	r1, r2
    1560:	2201      	movs	r2, #1
    1562:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1564:	619a      	str	r2, [r3, #24]
					return STATUS_BUSY;
    1566:	2305      	movs	r3, #5
    1568:	e7df      	b.n	152a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    156a:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    156c:	09d4      	lsrs	r4, r2, #7
		return NULL;
    156e:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    1570:	2c00      	cmp	r4, #0
    1572:	d104      	bne.n	157e <spi_select_slave+0x5e>
		return &(ports[port_index]->Group[group_index]);
    1574:	0953      	lsrs	r3, r2, #5
    1576:	01db      	lsls	r3, r3, #7
    1578:	4c25      	ldr	r4, [pc, #148]	; (1610 <spi_select_slave+0xf0>)
    157a:	46a4      	mov	ip, r4
    157c:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    157e:	241f      	movs	r4, #31
    1580:	4014      	ands	r4, r2
    1582:	2201      	movs	r2, #1
    1584:	40a2      	lsls	r2, r4
		port_base->OUTCLR.reg = pin_mask;
    1586:	615a      	str	r2, [r3, #20]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    1588:	6803      	ldr	r3, [r0, #0]
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    158a:	7e1a      	ldrb	r2, [r3, #24]

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    158c:	07d2      	lsls	r2, r2, #31
    158e:	d501      	bpl.n	1594 <spi_select_slave+0x74>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    1590:	788a      	ldrb	r2, [r1, #2]
    1592:	629a      	str	r2, [r3, #40]	; 0x28
				if (!(module->receiver_enabled)) {
    1594:	79c2      	ldrb	r2, [r0, #7]
	return STATUS_OK;
    1596:	2300      	movs	r3, #0
				if (!(module->receiver_enabled)) {
    1598:	2a00      	cmp	r2, #0
    159a:	d1c6      	bne.n	152a <spi_select_slave+0xa>
	SercomSpi *const spi_module = &(module->hw->SPI);
    159c:	6802      	ldr	r2, [r0, #0]
					while (!spi_is_ready_to_read(module)) {
    159e:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    15a0:	7e13      	ldrb	r3, [r2, #24]
    15a2:	420b      	tst	r3, r1
    15a4:	d0fc      	beq.n	15a0 <spi_select_slave+0x80>
    15a6:	7e11      	ldrb	r1, [r2, #24]
	return STATUS_OK;
    15a8:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    15aa:	0749      	lsls	r1, r1, #29
    15ac:	d5bd      	bpl.n	152a <spi_select_slave+0xa>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    15ae:	8b53      	ldrh	r3, [r2, #26]
    15b0:	075b      	lsls	r3, r3, #29
    15b2:	d501      	bpl.n	15b8 <spi_select_slave+0x98>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    15b4:	2304      	movs	r3, #4
    15b6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    15b8:	7983      	ldrb	r3, [r0, #6]
    15ba:	2b01      	cmp	r3, #1
    15bc:	d002      	beq.n	15c4 <spi_select_slave+0xa4>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    15be:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15c0:	2300      	movs	r3, #0
    15c2:	e7b2      	b.n	152a <spi_select_slave+0xa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    15c4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    15c6:	2300      	movs	r3, #0
    15c8:	e7af      	b.n	152a <spi_select_slave+0xa>
				port_pin_set_output_level(slave->ss_pin, false);
    15ca:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    15cc:	09d1      	lsrs	r1, r2, #7
		return NULL;
    15ce:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    15d0:	2900      	cmp	r1, #0
    15d2:	d104      	bne.n	15de <spi_select_slave+0xbe>
		return &(ports[port_index]->Group[group_index]);
    15d4:	0953      	lsrs	r3, r2, #5
    15d6:	01db      	lsls	r3, r3, #7
    15d8:	490d      	ldr	r1, [pc, #52]	; (1610 <spi_select_slave+0xf0>)
    15da:	468c      	mov	ip, r1
    15dc:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    15de:	211f      	movs	r1, #31
    15e0:	4011      	ands	r1, r2
    15e2:	2201      	movs	r2, #1
    15e4:	408a      	lsls	r2, r1
		port_base->OUTCLR.reg = pin_mask;
    15e6:	615a      	str	r2, [r3, #20]
	return STATUS_OK;
    15e8:	2300      	movs	r3, #0
    15ea:	e79e      	b.n	152a <spi_select_slave+0xa>
			port_pin_set_output_level(slave->ss_pin, true);
    15ec:	780a      	ldrb	r2, [r1, #0]
	if (port_index < PORT_INST_NUM) {
    15ee:	09d1      	lsrs	r1, r2, #7
		return NULL;
    15f0:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    15f2:	2900      	cmp	r1, #0
    15f4:	d104      	bne.n	1600 <spi_select_slave+0xe0>
		return &(ports[port_index]->Group[group_index]);
    15f6:	0953      	lsrs	r3, r2, #5
    15f8:	01db      	lsls	r3, r3, #7
    15fa:	4905      	ldr	r1, [pc, #20]	; (1610 <spi_select_slave+0xf0>)
    15fc:	468c      	mov	ip, r1
    15fe:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    1600:	211f      	movs	r1, #31
    1602:	4011      	ands	r1, r2
    1604:	2201      	movs	r2, #1
    1606:	408a      	lsls	r2, r1
		port_base->OUTSET.reg = pin_mask;
    1608:	619a      	str	r2, [r3, #24]
	return STATUS_OK;
    160a:	2300      	movs	r3, #0
    160c:	e78d      	b.n	152a <spi_select_slave+0xa>
    160e:	46c0      	nop			; (mov r8, r8)
    1610:	40002800 	.word	0x40002800

00001614 <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    1614:	b5f0      	push	{r4, r5, r6, r7, lr}
    1616:	46de      	mov	lr, fp
    1618:	4657      	mov	r7, sl
    161a:	464e      	mov	r6, r9
    161c:	4645      	mov	r5, r8
    161e:	b5e0      	push	{r5, r6, r7, lr}
    1620:	b091      	sub	sp, #68	; 0x44
    1622:	0005      	movs	r5, r0
    1624:	000c      	movs	r4, r1
    1626:	0016      	movs	r6, r2
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    1628:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    162a:	0008      	movs	r0, r1
    162c:	4bc6      	ldr	r3, [pc, #792]	; (1948 <usart_init+0x334>)
    162e:	4798      	blx	r3
    1630:	0002      	movs	r2, r0
	uint32_t pm_index, gclk_index; 
#if (SAML22) || (SAMC20) 
	pm_index	= sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
	gclk_index	= sercom_index + SERCOM0_GCLK_ID_CORE;
#elif (SAML21) || (SAMR30) || (SAMR34) || (SAMR35)
	if (sercom_index == 5) {
    1632:	2805      	cmp	r0, #5
    1634:	d00d      	beq.n	1652 <usart_init+0x3e>
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    1636:	0007      	movs	r7, r0
    1638:	3712      	adds	r7, #18
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
    163a:	0003      	movs	r3, r0
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
#endif

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    163c:	6821      	ldr	r1, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    163e:	2005      	movs	r0, #5
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    1640:	07c9      	lsls	r1, r1, #31
    1642:	d509      	bpl.n	1658 <usart_init+0x44>
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
	_sercom_instances[instance_index] = module;
#endif

	return status_code;
}
    1644:	b011      	add	sp, #68	; 0x44
    1646:	bc3c      	pop	{r2, r3, r4, r5}
    1648:	4690      	mov	r8, r2
    164a:	4699      	mov	r9, r3
    164c:	46a2      	mov	sl, r4
    164e:	46ab      	mov	fp, r5
    1650:	bdf0      	pop	{r4, r5, r6, r7, pc}
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    1652:	2718      	movs	r7, #24
		pm_index     = MCLK_APBDMASK_SERCOM5_Pos;
    1654:	2301      	movs	r3, #1
    1656:	e7f1      	b.n	163c <usart_init+0x28>
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    1658:	6821      	ldr	r1, [r4, #0]
		return STATUS_ERR_DENIED;
    165a:	3017      	adds	r0, #23
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    165c:	0789      	lsls	r1, r1, #30
    165e:	d4f1      	bmi.n	1644 <usart_init+0x30>
	if (sercom_index == 5) {
    1660:	2a05      	cmp	r2, #5
    1662:	d049      	beq.n	16f8 <usart_init+0xe4>
			MCLK->APBCMASK.reg |= mask;
    1664:	49b9      	ldr	r1, [pc, #740]	; (194c <usart_init+0x338>)
    1666:	69c8      	ldr	r0, [r1, #28]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
    1668:	2201      	movs	r2, #1
    166a:	409a      	lsls	r2, r3
    166c:	0013      	movs	r3, r2
    166e:	4303      	orrs	r3, r0
    1670:	61cb      	str	r3, [r1, #28]
	gclk_chan_conf.source_generator = config->generator_source;
    1672:	a90f      	add	r1, sp, #60	; 0x3c
    1674:	232d      	movs	r3, #45	; 0x2d
    1676:	4698      	mov	r8, r3
    1678:	5cf3      	ldrb	r3, [r6, r3]
    167a:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    167c:	b2ff      	uxtb	r7, r7
    167e:	0038      	movs	r0, r7
    1680:	4bb3      	ldr	r3, [pc, #716]	; (1950 <usart_init+0x33c>)
    1682:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    1684:	0038      	movs	r0, r7
    1686:	4bb3      	ldr	r3, [pc, #716]	; (1954 <usart_init+0x340>)
    1688:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    168a:	4643      	mov	r3, r8
    168c:	5cf0      	ldrb	r0, [r6, r3]
    168e:	2100      	movs	r1, #0
    1690:	4bb1      	ldr	r3, [pc, #708]	; (1958 <usart_init+0x344>)
    1692:	4798      	blx	r3
	module->character_size = config->character_size;
    1694:	7af3      	ldrb	r3, [r6, #11]
    1696:	716b      	strb	r3, [r5, #5]
	module->receiver_enabled = config->receiver_enable;
    1698:	2324      	movs	r3, #36	; 0x24
    169a:	5cf3      	ldrb	r3, [r6, r3]
    169c:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    169e:	2325      	movs	r3, #37	; 0x25
    16a0:	5cf3      	ldrb	r3, [r6, r3]
    16a2:	71eb      	strb	r3, [r5, #7]
	module->lin_slave_enabled = config->lin_slave_enable;
    16a4:	7ef3      	ldrb	r3, [r6, #27]
    16a6:	722b      	strb	r3, [r5, #8]
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    16a8:	7f33      	ldrb	r3, [r6, #28]
    16aa:	726b      	strb	r3, [r5, #9]
	SercomUsart *const usart_hw = &(module->hw->USART);
    16ac:	682b      	ldr	r3, [r5, #0]
    16ae:	4698      	mov	r8, r3
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    16b0:	0018      	movs	r0, r3
    16b2:	4ba5      	ldr	r3, [pc, #660]	; (1948 <usart_init+0x334>)
    16b4:	4798      	blx	r3
	if (sercom_index == 5) {
    16b6:	2805      	cmp	r0, #5
    16b8:	d026      	beq.n	1708 <usart_init+0xf4>
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    16ba:	3012      	adds	r0, #18
	uint16_t baud  = 0;
    16bc:	2200      	movs	r2, #0
    16be:	230e      	movs	r3, #14
    16c0:	a906      	add	r1, sp, #24
    16c2:	468c      	mov	ip, r1
    16c4:	4463      	add	r3, ip
    16c6:	801a      	strh	r2, [r3, #0]
	switch (config->sample_rate) {
    16c8:	8a32      	ldrh	r2, [r6, #16]
    16ca:	9202      	str	r2, [sp, #8]
    16cc:	2380      	movs	r3, #128	; 0x80
    16ce:	01db      	lsls	r3, r3, #7
    16d0:	429a      	cmp	r2, r3
    16d2:	d100      	bne.n	16d6 <usart_init+0xc2>
    16d4:	e0ab      	b.n	182e <usart_init+0x21a>
    16d6:	d919      	bls.n	170c <usart_init+0xf8>
    16d8:	23c0      	movs	r3, #192	; 0xc0
    16da:	01db      	lsls	r3, r3, #7
    16dc:	9a02      	ldr	r2, [sp, #8]
    16de:	429a      	cmp	r2, r3
    16e0:	d100      	bne.n	16e4 <usart_init+0xd0>
    16e2:	e09f      	b.n	1824 <usart_init+0x210>
    16e4:	2380      	movs	r3, #128	; 0x80
    16e6:	021b      	lsls	r3, r3, #8
    16e8:	429a      	cmp	r2, r3
    16ea:	d000      	beq.n	16ee <usart_init+0xda>
    16ec:	e127      	b.n	193e <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    16ee:	2303      	movs	r3, #3
    16f0:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    16f2:	2300      	movs	r3, #0
    16f4:	9307      	str	r3, [sp, #28]
    16f6:	e012      	b.n	171e <usart_init+0x10a>
			MCLK->APBDMASK.reg |= mask;
    16f8:	4994      	ldr	r1, [pc, #592]	; (194c <usart_init+0x338>)
    16fa:	6a08      	ldr	r0, [r1, #32]
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
    16fc:	3a04      	subs	r2, #4
    16fe:	409a      	lsls	r2, r3
    1700:	0013      	movs	r3, r2
    1702:	4303      	orrs	r3, r0
    1704:	620b      	str	r3, [r1, #32]
    1706:	e7b4      	b.n	1672 <usart_init+0x5e>
		gclk_index   = SERCOM5_GCLK_ID_CORE;
    1708:	2018      	movs	r0, #24
    170a:	e7d7      	b.n	16bc <usart_init+0xa8>
	switch (config->sample_rate) {
    170c:	2380      	movs	r3, #128	; 0x80
    170e:	019b      	lsls	r3, r3, #6
    1710:	429a      	cmp	r2, r3
    1712:	d000      	beq.n	1716 <usart_init+0x102>
    1714:	e113      	b.n	193e <usart_init+0x32a>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    1716:	2310      	movs	r3, #16
    1718:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    171a:	3b0f      	subs	r3, #15
    171c:	9307      	str	r3, [sp, #28]
	ctrla = (uint32_t)config->data_order |
    171e:	6833      	ldr	r3, [r6, #0]
    1720:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1722:	68f3      	ldr	r3, [r6, #12]
    1724:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1726:	6973      	ldr	r3, [r6, #20]
    1728:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    172a:	7e33      	ldrb	r3, [r6, #24]
    172c:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    172e:	2326      	movs	r3, #38	; 0x26
    1730:	5cf3      	ldrb	r3, [r6, r3]
    1732:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1734:	6873      	ldr	r3, [r6, #4]
    1736:	4699      	mov	r9, r3
	switch (transfer_mode)
    1738:	2b00      	cmp	r3, #0
    173a:	d100      	bne.n	173e <usart_init+0x12a>
    173c:	e09f      	b.n	187e <usart_init+0x26a>
    173e:	2380      	movs	r3, #128	; 0x80
    1740:	055b      	lsls	r3, r3, #21
    1742:	4599      	cmp	r9, r3
    1744:	d104      	bne.n	1750 <usart_init+0x13c>
			if (!config->use_external_clock) {
    1746:	2327      	movs	r3, #39	; 0x27
    1748:	5cf3      	ldrb	r3, [r6, r3]
    174a:	2b00      	cmp	r3, #0
    174c:	d100      	bne.n	1750 <usart_init+0x13c>
    174e:	e084      	b.n	185a <usart_init+0x246>
	if(config->encoding_format_enable) {
    1750:	7e73      	ldrb	r3, [r6, #25]
    1752:	2b00      	cmp	r3, #0
    1754:	d002      	beq.n	175c <usart_init+0x148>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    1756:	7eb3      	ldrb	r3, [r6, #26]
    1758:	4642      	mov	r2, r8
    175a:	7393      	strb	r3, [r2, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    175c:	682a      	ldr	r2, [r5, #0]
    175e:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    1760:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (usart_is_syncing(module)) {
    1762:	2b00      	cmp	r3, #0
    1764:	d1fc      	bne.n	1760 <usart_init+0x14c>
	usart_hw->BAUD.reg = baud;
    1766:	330e      	adds	r3, #14
    1768:	aa06      	add	r2, sp, #24
    176a:	4694      	mov	ip, r2
    176c:	4463      	add	r3, ip
    176e:	881b      	ldrh	r3, [r3, #0]
    1770:	4642      	mov	r2, r8
    1772:	8193      	strh	r3, [r2, #12]
	ctrla |= transfer_mode;
    1774:	9b05      	ldr	r3, [sp, #20]
    1776:	9a03      	ldr	r2, [sp, #12]
    1778:	4313      	orrs	r3, r2
    177a:	9a04      	ldr	r2, [sp, #16]
    177c:	4313      	orrs	r3, r2
    177e:	464a      	mov	r2, r9
    1780:	4313      	orrs	r3, r2
    1782:	431f      	orrs	r7, r3
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    1784:	465b      	mov	r3, fp
    1786:	021b      	lsls	r3, r3, #8
	ctrla |= transfer_mode;
    1788:	431f      	orrs	r7, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    178a:	4653      	mov	r3, sl
    178c:	075b      	lsls	r3, r3, #29
	ctrla |= transfer_mode;
    178e:	431f      	orrs	r7, r3
	if (config->use_external_clock == false) {
    1790:	2327      	movs	r3, #39	; 0x27
    1792:	5cf3      	ldrb	r3, [r6, r3]
    1794:	2b00      	cmp	r3, #0
    1796:	d101      	bne.n	179c <usart_init+0x188>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    1798:	3304      	adds	r3, #4
    179a:	431f      	orrs	r7, r3
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    179c:	7e73      	ldrb	r3, [r6, #25]
    179e:	029b      	lsls	r3, r3, #10
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    17a0:	7f32      	ldrb	r2, [r6, #28]
    17a2:	0252      	lsls	r2, r2, #9
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    17a4:	4313      	orrs	r3, r2
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    17a6:	7f72      	ldrb	r2, [r6, #29]
    17a8:	0212      	lsls	r2, r2, #8
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    17aa:	4313      	orrs	r3, r2
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    17ac:	2224      	movs	r2, #36	; 0x24
    17ae:	5cb2      	ldrb	r2, [r6, r2]
    17b0:	0452      	lsls	r2, r2, #17
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    17b2:	4313      	orrs	r3, r2
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    17b4:	2225      	movs	r2, #37	; 0x25
    17b6:	5cb2      	ldrb	r2, [r6, r2]
    17b8:	0412      	lsls	r2, r2, #16
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    17ba:	4313      	orrs	r3, r2
	ctrlb |= (uint32_t)config->character_size;
    17bc:	7ab1      	ldrb	r1, [r6, #10]
    17be:	7af2      	ldrb	r2, [r6, #11]
    17c0:	4311      	orrs	r1, r2
    17c2:	4319      	orrs	r1, r3
	if (config->parity != USART_PARITY_NONE) {
    17c4:	8933      	ldrh	r3, [r6, #8]
    17c6:	2bff      	cmp	r3, #255	; 0xff
    17c8:	d07d      	beq.n	18c6 <usart_init+0x2b2>
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
    17ca:	2280      	movs	r2, #128	; 0x80
    17cc:	0452      	lsls	r2, r2, #17
    17ce:	4317      	orrs	r7, r2
		ctrlb |= config->parity;
    17d0:	4319      	orrs	r1, r3
	if (config->run_in_standby || system_is_debugger_present()) {
    17d2:	232c      	movs	r3, #44	; 0x2c
    17d4:	5cf3      	ldrb	r3, [r6, r3]
    17d6:	2b00      	cmp	r3, #0
    17d8:	d103      	bne.n	17e2 <usart_init+0x1ce>
    17da:	4b60      	ldr	r3, [pc, #384]	; (195c <usart_init+0x348>)
    17dc:	789b      	ldrb	r3, [r3, #2]
    17de:	079b      	lsls	r3, r3, #30
    17e0:	d501      	bpl.n	17e6 <usart_init+0x1d2>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    17e2:	2380      	movs	r3, #128	; 0x80
    17e4:	431f      	orrs	r7, r3
	SercomUsart *const usart_hw = &(module->hw->USART);
    17e6:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    17e8:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    17ea:	2b00      	cmp	r3, #0
    17ec:	d1fc      	bne.n	17e8 <usart_init+0x1d4>
	usart_hw->CTRLB.reg = ctrlb;
    17ee:	4643      	mov	r3, r8
    17f0:	6059      	str	r1, [r3, #4]
	SercomUsart *const usart_hw = &(module->hw->USART);
    17f2:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    17f4:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    17f6:	2b00      	cmp	r3, #0
    17f8:	d1fc      	bne.n	17f4 <usart_init+0x1e0>
	usart_hw->CTRLA.reg = ctrla;
    17fa:	4643      	mov	r3, r8
    17fc:	601f      	str	r7, [r3, #0]
	config->mux_position = SYSTEM_PINMUX_GPIO;
    17fe:	ab0e      	add	r3, sp, #56	; 0x38
    1800:	2280      	movs	r2, #128	; 0x80
    1802:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    1804:	2200      	movs	r2, #0
    1806:	705a      	strb	r2, [r3, #1]
	config->powersave    = false;
    1808:	70da      	strb	r2, [r3, #3]
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    180a:	709a      	strb	r2, [r3, #2]
	uint32_t pad_pinmuxes[] = {
    180c:	6b33      	ldr	r3, [r6, #48]	; 0x30
    180e:	930a      	str	r3, [sp, #40]	; 0x28
    1810:	6b73      	ldr	r3, [r6, #52]	; 0x34
    1812:	930b      	str	r3, [sp, #44]	; 0x2c
    1814:	6bb3      	ldr	r3, [r6, #56]	; 0x38
    1816:	930c      	str	r3, [sp, #48]	; 0x30
    1818:	6bf3      	ldr	r3, [r6, #60]	; 0x3c
    181a:	9302      	str	r3, [sp, #8]
    181c:	930d      	str	r3, [sp, #52]	; 0x34
    181e:	2700      	movs	r7, #0
		uint32_t current_pinmux = pad_pinmuxes[pad];
    1820:	ae0a      	add	r6, sp, #40	; 0x28
    1822:	e05e      	b.n	18e2 <usart_init+0x2ce>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1824:	2308      	movs	r3, #8
    1826:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    1828:	3b07      	subs	r3, #7
    182a:	9307      	str	r3, [sp, #28]
    182c:	e777      	b.n	171e <usart_init+0x10a>
	ctrla = (uint32_t)config->data_order |
    182e:	6833      	ldr	r3, [r6, #0]
    1830:	9305      	str	r3, [sp, #20]
		(uint32_t)config->mux_setting |
    1832:	68f3      	ldr	r3, [r6, #12]
    1834:	9303      	str	r3, [sp, #12]
		config->sample_adjustment |
    1836:	6973      	ldr	r3, [r6, #20]
    1838:	9304      	str	r3, [sp, #16]
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    183a:	7e33      	ldrb	r3, [r6, #24]
    183c:	469b      	mov	fp, r3
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    183e:	2326      	movs	r3, #38	; 0x26
    1840:	5cf3      	ldrb	r3, [r6, r3]
    1842:	469a      	mov	sl, r3
	transfer_mode = (uint32_t)config->transfer_mode;
    1844:	6873      	ldr	r3, [r6, #4]
    1846:	4699      	mov	r9, r3
	switch (transfer_mode)
    1848:	2b00      	cmp	r3, #0
    184a:	d014      	beq.n	1876 <usart_init+0x262>
    184c:	2380      	movs	r3, #128	; 0x80
    184e:	055b      	lsls	r3, r3, #21
    1850:	4599      	cmp	r9, r3
    1852:	d100      	bne.n	1856 <usart_init+0x242>
    1854:	e777      	b.n	1746 <usart_init+0x132>
	enum status_code status_code = STATUS_OK;
    1856:	2000      	movs	r0, #0
    1858:	e020      	b.n	189c <usart_init+0x288>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    185a:	6a33      	ldr	r3, [r6, #32]
    185c:	001f      	movs	r7, r3
    185e:	b2c0      	uxtb	r0, r0
    1860:	4b3f      	ldr	r3, [pc, #252]	; (1960 <usart_init+0x34c>)
    1862:	4798      	blx	r3
    1864:	0001      	movs	r1, r0
    1866:	220e      	movs	r2, #14
    1868:	ab06      	add	r3, sp, #24
    186a:	469c      	mov	ip, r3
    186c:	4462      	add	r2, ip
    186e:	0038      	movs	r0, r7
    1870:	4b3c      	ldr	r3, [pc, #240]	; (1964 <usart_init+0x350>)
    1872:	4798      	blx	r3
    1874:	e012      	b.n	189c <usart_init+0x288>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    1876:	2308      	movs	r3, #8
    1878:	9306      	str	r3, [sp, #24]
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    187a:	2300      	movs	r3, #0
    187c:	9307      	str	r3, [sp, #28]
			if (config->use_external_clock) {
    187e:	2327      	movs	r3, #39	; 0x27
    1880:	5cf3      	ldrb	r3, [r6, r3]
    1882:	2b00      	cmp	r3, #0
    1884:	d00e      	beq.n	18a4 <usart_init+0x290>
				status_code =
    1886:	9b06      	ldr	r3, [sp, #24]
    1888:	9300      	str	r3, [sp, #0]
    188a:	9b07      	ldr	r3, [sp, #28]
    188c:	220e      	movs	r2, #14
    188e:	a906      	add	r1, sp, #24
    1890:	468c      	mov	ip, r1
    1892:	4462      	add	r2, ip
    1894:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    1896:	6a30      	ldr	r0, [r6, #32]
    1898:	4f33      	ldr	r7, [pc, #204]	; (1968 <usart_init+0x354>)
    189a:	47b8      	blx	r7
	if (status_code != STATUS_OK) {
    189c:	2800      	cmp	r0, #0
    189e:	d000      	beq.n	18a2 <usart_init+0x28e>
    18a0:	e6d0      	b.n	1644 <usart_init+0x30>
    18a2:	e755      	b.n	1750 <usart_init+0x13c>
						_sercom_get_async_baud_val(config->baudrate,
    18a4:	6a33      	ldr	r3, [r6, #32]
    18a6:	001f      	movs	r7, r3
    18a8:	b2c0      	uxtb	r0, r0
    18aa:	4b2d      	ldr	r3, [pc, #180]	; (1960 <usart_init+0x34c>)
    18ac:	4798      	blx	r3
    18ae:	0001      	movs	r1, r0
				status_code =
    18b0:	9b06      	ldr	r3, [sp, #24]
    18b2:	9300      	str	r3, [sp, #0]
    18b4:	9b07      	ldr	r3, [sp, #28]
    18b6:	220e      	movs	r2, #14
    18b8:	a806      	add	r0, sp, #24
    18ba:	4684      	mov	ip, r0
    18bc:	4462      	add	r2, ip
    18be:	0038      	movs	r0, r7
    18c0:	4f29      	ldr	r7, [pc, #164]	; (1968 <usart_init+0x354>)
    18c2:	47b8      	blx	r7
    18c4:	e7ea      	b.n	189c <usart_init+0x288>
		if(config->lin_slave_enable) {
    18c6:	7ef3      	ldrb	r3, [r6, #27]
    18c8:	2b00      	cmp	r3, #0
    18ca:	d082      	beq.n	17d2 <usart_init+0x1be>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    18cc:	2380      	movs	r3, #128	; 0x80
    18ce:	04db      	lsls	r3, r3, #19
    18d0:	431f      	orrs	r7, r3
    18d2:	e77e      	b.n	17d2 <usart_init+0x1be>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    18d4:	0020      	movs	r0, r4
    18d6:	4b25      	ldr	r3, [pc, #148]	; (196c <usart_init+0x358>)
    18d8:	4798      	blx	r3
    18da:	e007      	b.n	18ec <usart_init+0x2d8>
    18dc:	3701      	adds	r7, #1
	for (uint8_t pad = 0; pad < 4; pad++) {
    18de:	2f04      	cmp	r7, #4
    18e0:	d00d      	beq.n	18fe <usart_init+0x2ea>
    18e2:	b2f9      	uxtb	r1, r7
		uint32_t current_pinmux = pad_pinmuxes[pad];
    18e4:	00bb      	lsls	r3, r7, #2
    18e6:	5998      	ldr	r0, [r3, r6]
		if (current_pinmux == PINMUX_DEFAULT) {
    18e8:	2800      	cmp	r0, #0
    18ea:	d0f3      	beq.n	18d4 <usart_init+0x2c0>
		if (current_pinmux != PINMUX_UNUSED) {
    18ec:	1c43      	adds	r3, r0, #1
    18ee:	d0f5      	beq.n	18dc <usart_init+0x2c8>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    18f0:	a90e      	add	r1, sp, #56	; 0x38
    18f2:	7008      	strb	r0, [r1, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    18f4:	0c00      	lsrs	r0, r0, #16
    18f6:	b2c0      	uxtb	r0, r0
    18f8:	4b1d      	ldr	r3, [pc, #116]	; (1970 <usart_init+0x35c>)
    18fa:	4798      	blx	r3
    18fc:	e7ee      	b.n	18dc <usart_init+0x2c8>
		module->callback[i]            = NULL;
    18fe:	2300      	movs	r3, #0
    1900:	60eb      	str	r3, [r5, #12]
    1902:	612b      	str	r3, [r5, #16]
    1904:	616b      	str	r3, [r5, #20]
    1906:	61ab      	str	r3, [r5, #24]
    1908:	61eb      	str	r3, [r5, #28]
    190a:	622b      	str	r3, [r5, #32]
	module->tx_buffer_ptr              = NULL;
    190c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    190e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    1910:	2200      	movs	r2, #0
    1912:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    1914:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    1916:	3330      	adds	r3, #48	; 0x30
    1918:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    191a:	3301      	adds	r3, #1
    191c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    191e:	3301      	adds	r3, #1
    1920:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    1922:	3301      	adds	r3, #1
    1924:	54ea      	strb	r2, [r5, r3]
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    1926:	6828      	ldr	r0, [r5, #0]
    1928:	4b07      	ldr	r3, [pc, #28]	; (1948 <usart_init+0x334>)
    192a:	4798      	blx	r3
    192c:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    192e:	4911      	ldr	r1, [pc, #68]	; (1974 <usart_init+0x360>)
    1930:	4b11      	ldr	r3, [pc, #68]	; (1978 <usart_init+0x364>)
    1932:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    1934:	00a4      	lsls	r4, r4, #2
    1936:	4b11      	ldr	r3, [pc, #68]	; (197c <usart_init+0x368>)
    1938:	50e5      	str	r5, [r4, r3]
	return status_code;
    193a:	2000      	movs	r0, #0
    193c:	e682      	b.n	1644 <usart_init+0x30>
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    193e:	2310      	movs	r3, #16
    1940:	9306      	str	r3, [sp, #24]
	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    1942:	2300      	movs	r3, #0
    1944:	9307      	str	r3, [sp, #28]
    1946:	e6ea      	b.n	171e <usart_init+0x10a>
    1948:	0000113d 	.word	0x0000113d
    194c:	40000400 	.word	0x40000400
    1950:	00002391 	.word	0x00002391
    1954:	00002321 	.word	0x00002321
    1958:	00000f95 	.word	0x00000f95
    195c:	41002000 	.word	0x41002000
    1960:	000023b5 	.word	0x000023b5
    1964:	00000ed7 	.word	0x00000ed7
    1968:	00000f01 	.word	0x00000f01
    196c:	00000fe1 	.word	0x00000fe1
    1970:	0000248d 	.word	0x0000248d
    1974:	00001ab5 	.word	0x00001ab5
    1978:	00001179 	.word	0x00001179
    197c:	20001130 	.word	0x20001130

00001980 <usart_write_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    1980:	79c2      	ldrb	r2, [r0, #7]
		return STATUS_ERR_DENIED;
    1982:	231c      	movs	r3, #28
	if (!(module->transmitter_enabled)) {
    1984:	2a00      	cmp	r2, #0
    1986:	d101      	bne.n	198c <usart_write_wait+0xc>
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
		/* Wait until data is sent */
	}

	return STATUS_OK;
}
    1988:	0018      	movs	r0, r3
    198a:	4770      	bx	lr
	if (module->remaining_tx_buffer_length > 0) {
    198c:	8dc2      	ldrh	r2, [r0, #46]	; 0x2e
    198e:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    1990:	3b17      	subs	r3, #23
	if (module->remaining_tx_buffer_length > 0) {
    1992:	2a00      	cmp	r2, #0
    1994:	d1f8      	bne.n	1988 <usart_write_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1996:	6803      	ldr	r3, [r0, #0]
	return (usart_hw->SYNCBUSY.reg);
    1998:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    199a:	2a00      	cmp	r2, #0
    199c:	d1fc      	bne.n	1998 <usart_write_wait+0x18>
	usart_hw->DATA.reg = tx_data;
    199e:	8519      	strh	r1, [r3, #40]	; 0x28
	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    19a0:	2102      	movs	r1, #2
    19a2:	7e1a      	ldrb	r2, [r3, #24]
    19a4:	420a      	tst	r2, r1
    19a6:	d0fc      	beq.n	19a2 <usart_write_wait+0x22>
	return STATUS_OK;
    19a8:	2300      	movs	r3, #0
    19aa:	e7ed      	b.n	1988 <usart_write_wait+0x8>

000019ac <usart_read_wait>:

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    19ac:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    19ae:	231c      	movs	r3, #28
	if (!(module->receiver_enabled)) {
    19b0:	2a00      	cmp	r2, #0
    19b2:	d101      	bne.n	19b8 <usart_read_wait+0xc>

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;

	return STATUS_OK;
}
    19b4:	0018      	movs	r0, r3
    19b6:	4770      	bx	lr
	if (module->remaining_rx_buffer_length > 0) {
    19b8:	8d82      	ldrh	r2, [r0, #44]	; 0x2c
    19ba:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    19bc:	3b17      	subs	r3, #23
	if (module->remaining_rx_buffer_length > 0) {
    19be:	2a00      	cmp	r2, #0
    19c0:	d1f8      	bne.n	19b4 <usart_read_wait+0x8>
	SercomUsart *const usart_hw = &(module->hw->USART);
    19c2:	6802      	ldr	r2, [r0, #0]
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    19c4:	7e10      	ldrb	r0, [r2, #24]
    19c6:	0740      	lsls	r0, r0, #29
    19c8:	d5f4      	bpl.n	19b4 <usart_read_wait+0x8>
	return (usart_hw->SYNCBUSY.reg);
    19ca:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    19cc:	2b00      	cmp	r3, #0
    19ce:	d1fc      	bne.n	19ca <usart_read_wait+0x1e>
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    19d0:	8b53      	ldrh	r3, [r2, #26]
    19d2:	b2db      	uxtb	r3, r3
	if (error_code) {
    19d4:	0698      	lsls	r0, r3, #26
    19d6:	d01d      	beq.n	1a14 <usart_read_wait+0x68>
		if (error_code & SERCOM_USART_STATUS_FERR) {
    19d8:	0798      	lsls	r0, r3, #30
    19da:	d503      	bpl.n	19e4 <usart_read_wait+0x38>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    19dc:	2302      	movs	r3, #2
    19de:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_FORMAT;
    19e0:	3318      	adds	r3, #24
    19e2:	e7e7      	b.n	19b4 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    19e4:	0758      	lsls	r0, r3, #29
    19e6:	d503      	bpl.n	19f0 <usart_read_wait+0x44>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    19e8:	2304      	movs	r3, #4
    19ea:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_OVERFLOW;
    19ec:	331a      	adds	r3, #26
    19ee:	e7e1      	b.n	19b4 <usart_read_wait+0x8>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    19f0:	07d8      	lsls	r0, r3, #31
    19f2:	d503      	bpl.n	19fc <usart_read_wait+0x50>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    19f4:	2301      	movs	r3, #1
    19f6:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_BAD_DATA;
    19f8:	3312      	adds	r3, #18
    19fa:	e7db      	b.n	19b4 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    19fc:	06d8      	lsls	r0, r3, #27
    19fe:	d503      	bpl.n	1a08 <usart_read_wait+0x5c>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1a00:	2310      	movs	r3, #16
    1a02:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PROTOCOL;
    1a04:	3332      	adds	r3, #50	; 0x32
    1a06:	e7d5      	b.n	19b4 <usart_read_wait+0x8>
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    1a08:	069b      	lsls	r3, r3, #26
    1a0a:	d503      	bpl.n	1a14 <usart_read_wait+0x68>
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1a0c:	2320      	movs	r3, #32
    1a0e:	8353      	strh	r3, [r2, #26]
			return STATUS_ERR_PACKET_COLLISION;
    1a10:	3321      	adds	r3, #33	; 0x21
    1a12:	e7cf      	b.n	19b4 <usart_read_wait+0x8>
	*rx_data = usart_hw->DATA.reg;
    1a14:	8d13      	ldrh	r3, [r2, #40]	; 0x28
    1a16:	800b      	strh	r3, [r1, #0]
	return STATUS_OK;
    1a18:	2300      	movs	r3, #0
    1a1a:	e7cb      	b.n	19b4 <usart_read_wait+0x8>

00001a1c <usart_read_buffer_wait>:
 */
enum status_code usart_read_buffer_wait(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
    1a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a1e:	46d6      	mov	lr, sl
    1a20:	b500      	push	{lr}
    1a22:	b084      	sub	sp, #16
    1a24:	0004      	movs	r4, r0
    1a26:	9101      	str	r1, [sp, #4]
	Assert(module);
	Assert(module->hw);

	/* Check if the buffer length is valid */
	if (length == 0) {
		return STATUS_ERR_INVALID_ARG;
    1a28:	2017      	movs	r0, #23
	if (length == 0) {
    1a2a:	2a00      	cmp	r2, #0
    1a2c:	d103      	bne.n	1a36 <usart_read_buffer_wait+0x1a>
			rx_data[rx_pos++] = (received_data >> 8);
		}
	}

	return STATUS_OK;
}
    1a2e:	b004      	add	sp, #16
    1a30:	bc04      	pop	{r2}
    1a32:	4692      	mov	sl, r2
    1a34:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (!(module->receiver_enabled)) {
    1a36:	79a3      	ldrb	r3, [r4, #6]
		return STATUS_ERR_DENIED;
    1a38:	3005      	adds	r0, #5
	if (!(module->receiver_enabled)) {
    1a3a:	2b00      	cmp	r3, #0
    1a3c:	d0f7      	beq.n	1a2e <usart_read_buffer_wait+0x12>
	SercomUsart *const usart_hw = &(module->hw->USART);
    1a3e:	6826      	ldr	r6, [r4, #0]
	while (length--) {
    1a40:	3a01      	subs	r2, #1
    1a42:	b293      	uxth	r3, r2
    1a44:	469a      	mov	sl, r3
    1a46:	2500      	movs	r5, #0
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1a48:	2704      	movs	r7, #4
    1a4a:	e019      	b.n	1a80 <usart_read_buffer_wait+0x64>
		uint16_t received_data = 0;
    1a4c:	2300      	movs	r3, #0
    1a4e:	aa02      	add	r2, sp, #8
    1a50:	80d3      	strh	r3, [r2, #6]
		retval = usart_read_wait(module, &received_data);
    1a52:	1d91      	adds	r1, r2, #6
    1a54:	0020      	movs	r0, r4
    1a56:	4b15      	ldr	r3, [pc, #84]	; (1aac <usart_read_buffer_wait+0x90>)
    1a58:	4798      	blx	r3
		if (retval != STATUS_OK) {
    1a5a:	2800      	cmp	r0, #0
    1a5c:	d1e7      	bne.n	1a2e <usart_read_buffer_wait+0x12>
		rx_data[rx_pos++] = received_data;
    1a5e:	1c69      	adds	r1, r5, #1
    1a60:	b289      	uxth	r1, r1
    1a62:	ab02      	add	r3, sp, #8
    1a64:	88db      	ldrh	r3, [r3, #6]
    1a66:	9a01      	ldr	r2, [sp, #4]
    1a68:	5553      	strb	r3, [r2, r5]
		if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1a6a:	7962      	ldrb	r2, [r4, #5]
    1a6c:	2a01      	cmp	r2, #1
    1a6e:	d014      	beq.n	1a9a <usart_read_buffer_wait+0x7e>
		rx_data[rx_pos++] = received_data;
    1a70:	000d      	movs	r5, r1
	while (length--) {
    1a72:	4653      	mov	r3, sl
    1a74:	3b01      	subs	r3, #1
    1a76:	b29b      	uxth	r3, r3
    1a78:	469a      	mov	sl, r3
    1a7a:	4b0d      	ldr	r3, [pc, #52]	; (1ab0 <usart_read_buffer_wait+0x94>)
    1a7c:	459a      	cmp	sl, r3
    1a7e:	d0d6      	beq.n	1a2e <usart_read_buffer_wait+0x12>
			if (usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) {
    1a80:	7e33      	ldrb	r3, [r6, #24]
    1a82:	423b      	tst	r3, r7
    1a84:	d1e2      	bne.n	1a4c <usart_read_buffer_wait+0x30>
    1a86:	4b0a      	ldr	r3, [pc, #40]	; (1ab0 <usart_read_buffer_wait+0x94>)
    1a88:	7e32      	ldrb	r2, [r6, #24]
    1a8a:	423a      	tst	r2, r7
    1a8c:	d1de      	bne.n	1a4c <usart_read_buffer_wait+0x30>
			} else if (i == USART_TIMEOUT) {
    1a8e:	2b01      	cmp	r3, #1
    1a90:	d009      	beq.n	1aa6 <usart_read_buffer_wait+0x8a>
    1a92:	3b01      	subs	r3, #1
		for (uint32_t i = 0; i <= USART_TIMEOUT; i++) {
    1a94:	2b00      	cmp	r3, #0
    1a96:	d1f7      	bne.n	1a88 <usart_read_buffer_wait+0x6c>
    1a98:	e7d8      	b.n	1a4c <usart_read_buffer_wait+0x30>
			rx_data[rx_pos++] = (received_data >> 8);
    1a9a:	3502      	adds	r5, #2
    1a9c:	b2ad      	uxth	r5, r5
    1a9e:	0a1b      	lsrs	r3, r3, #8
    1aa0:	9a01      	ldr	r2, [sp, #4]
    1aa2:	5453      	strb	r3, [r2, r1]
    1aa4:	e7e5      	b.n	1a72 <usart_read_buffer_wait+0x56>
				return STATUS_ERR_TIMEOUT;
    1aa6:	2012      	movs	r0, #18
    1aa8:	e7c1      	b.n	1a2e <usart_read_buffer_wait+0x12>
    1aaa:	46c0      	nop			; (mov r8, r8)
    1aac:	000019ad 	.word	0x000019ad
    1ab0:	0000ffff 	.word	0x0000ffff

00001ab4 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    1ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    1ab6:	0080      	lsls	r0, r0, #2
    1ab8:	4b62      	ldr	r3, [pc, #392]	; (1c44 <_usart_interrupt_handler+0x190>)
    1aba:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    1abc:	682c      	ldr	r4, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    1abe:	69e3      	ldr	r3, [r4, #28]
	while (usart_is_syncing(module)) {
    1ac0:	2b00      	cmp	r3, #0
    1ac2:	d1fc      	bne.n	1abe <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    1ac4:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    1ac6:	7da6      	ldrb	r6, [r4, #22]
    1ac8:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
    1aca:	2330      	movs	r3, #48	; 0x30
    1acc:	5ceb      	ldrb	r3, [r5, r3]
    1ace:	2231      	movs	r2, #49	; 0x31
    1ad0:	5caf      	ldrb	r7, [r5, r2]
    1ad2:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    1ad4:	07f3      	lsls	r3, r6, #31
    1ad6:	d522      	bpl.n	1b1e <_usart_interrupt_handler+0x6a>
		if (module->remaining_tx_buffer_length) {
    1ad8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1ada:	b29b      	uxth	r3, r3
    1adc:	2b00      	cmp	r3, #0
    1ade:	d01c      	beq.n	1b1a <_usart_interrupt_handler+0x66>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1ae0:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1ae2:	7813      	ldrb	r3, [r2, #0]
    1ae4:	b2db      	uxtb	r3, r3
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    1ae6:	1c51      	adds	r1, r2, #1
    1ae8:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1aea:	7969      	ldrb	r1, [r5, #5]
    1aec:	2901      	cmp	r1, #1
    1aee:	d00e      	beq.n	1b0e <_usart_interrupt_handler+0x5a>
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    1af0:	b29b      	uxth	r3, r3
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    1af2:	05db      	lsls	r3, r3, #23
    1af4:	0ddb      	lsrs	r3, r3, #23
    1af6:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    1af8:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    1afa:	3b01      	subs	r3, #1
    1afc:	b29b      	uxth	r3, r3
    1afe:	85eb      	strh	r3, [r5, #46]	; 0x2e
    1b00:	2b00      	cmp	r3, #0
    1b02:	d10c      	bne.n	1b1e <_usart_interrupt_handler+0x6a>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1b04:	3301      	adds	r3, #1
    1b06:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    1b08:	3301      	adds	r3, #1
    1b0a:	75a3      	strb	r3, [r4, #22]
    1b0c:	e007      	b.n	1b1e <_usart_interrupt_handler+0x6a>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    1b0e:	7851      	ldrb	r1, [r2, #1]
    1b10:	0209      	lsls	r1, r1, #8
    1b12:	430b      	orrs	r3, r1
				(module->tx_buffer_ptr)++;
    1b14:	3202      	adds	r2, #2
    1b16:	62aa      	str	r2, [r5, #40]	; 0x28
    1b18:	e7eb      	b.n	1af2 <_usart_interrupt_handler+0x3e>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    1b1a:	2301      	movs	r3, #1
    1b1c:	7523      	strb	r3, [r4, #20]
		}
	}

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    1b1e:	07b3      	lsls	r3, r6, #30
    1b20:	d506      	bpl.n	1b30 <_usart_interrupt_handler+0x7c>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    1b22:	2302      	movs	r3, #2
    1b24:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    1b26:	2200      	movs	r2, #0
    1b28:	3331      	adds	r3, #49	; 0x31
    1b2a:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    1b2c:	07fb      	lsls	r3, r7, #31
    1b2e:	d41a      	bmi.n	1b66 <_usart_interrupt_handler+0xb2>
		}
	}

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    1b30:	0773      	lsls	r3, r6, #29
    1b32:	d565      	bpl.n	1c00 <_usart_interrupt_handler+0x14c>

		if (module->remaining_rx_buffer_length) {
    1b34:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1b36:	b29b      	uxth	r3, r3
    1b38:	2b00      	cmp	r3, #0
    1b3a:	d05f      	beq.n	1bfc <_usart_interrupt_handler+0x148>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1b3c:	8b63      	ldrh	r3, [r4, #26]
    1b3e:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    1b40:	071a      	lsls	r2, r3, #28
    1b42:	d414      	bmi.n	1b6e <_usart_interrupt_handler+0xba>
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    1b44:	223f      	movs	r2, #63	; 0x3f
    1b46:	4013      	ands	r3, r2
			if(error_code & SERCOM_USART_STATUS_TXE) {
				error_code &= ~SERCOM_USART_STATUS_TXE;
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    1b48:	2b00      	cmp	r3, #0
    1b4a:	d034      	beq.n	1bb6 <_usart_interrupt_handler+0x102>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    1b4c:	079a      	lsls	r2, r3, #30
    1b4e:	d511      	bpl.n	1b74 <_usart_interrupt_handler+0xc0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    1b50:	221a      	movs	r2, #26
    1b52:	2332      	movs	r3, #50	; 0x32
    1b54:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    1b56:	3b30      	subs	r3, #48	; 0x30
    1b58:	8363      	strh	r3, [r4, #26]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    1b5a:	077b      	lsls	r3, r7, #29
    1b5c:	d550      	bpl.n	1c00 <_usart_interrupt_handler+0x14c>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    1b5e:	0028      	movs	r0, r5
    1b60:	696b      	ldr	r3, [r5, #20]
    1b62:	4798      	blx	r3
    1b64:	e04c      	b.n	1c00 <_usart_interrupt_handler+0x14c>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    1b66:	0028      	movs	r0, r5
    1b68:	68eb      	ldr	r3, [r5, #12]
    1b6a:	4798      	blx	r3
    1b6c:	e7e0      	b.n	1b30 <_usart_interrupt_handler+0x7c>
				error_code &= ~SERCOM_USART_STATUS_CTS;
    1b6e:	2237      	movs	r2, #55	; 0x37
    1b70:	4013      	ands	r3, r2
    1b72:	e7e9      	b.n	1b48 <_usart_interrupt_handler+0x94>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    1b74:	075a      	lsls	r2, r3, #29
    1b76:	d505      	bpl.n	1b84 <_usart_interrupt_handler+0xd0>
					module->rx_status = STATUS_ERR_OVERFLOW;
    1b78:	221e      	movs	r2, #30
    1b7a:	2332      	movs	r3, #50	; 0x32
    1b7c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    1b7e:	3b2e      	subs	r3, #46	; 0x2e
    1b80:	8363      	strh	r3, [r4, #26]
    1b82:	e7ea      	b.n	1b5a <_usart_interrupt_handler+0xa6>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    1b84:	07da      	lsls	r2, r3, #31
    1b86:	d505      	bpl.n	1b94 <_usart_interrupt_handler+0xe0>
					module->rx_status = STATUS_ERR_BAD_DATA;
    1b88:	2213      	movs	r2, #19
    1b8a:	2332      	movs	r3, #50	; 0x32
    1b8c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    1b8e:	3b31      	subs	r3, #49	; 0x31
    1b90:	8363      	strh	r3, [r4, #26]
    1b92:	e7e2      	b.n	1b5a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    1b94:	06da      	lsls	r2, r3, #27
    1b96:	d505      	bpl.n	1ba4 <_usart_interrupt_handler+0xf0>
					module->rx_status = STATUS_ERR_PROTOCOL;
    1b98:	2242      	movs	r2, #66	; 0x42
    1b9a:	2332      	movs	r3, #50	; 0x32
    1b9c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_ISF;
    1b9e:	3b22      	subs	r3, #34	; 0x22
    1ba0:	8363      	strh	r3, [r4, #26]
    1ba2:	e7da      	b.n	1b5a <_usart_interrupt_handler+0xa6>
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    1ba4:	2220      	movs	r2, #32
    1ba6:	421a      	tst	r2, r3
    1ba8:	d0d7      	beq.n	1b5a <_usart_interrupt_handler+0xa6>
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    1baa:	3221      	adds	r2, #33	; 0x21
    1bac:	2332      	movs	r3, #50	; 0x32
    1bae:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg = SERCOM_USART_STATUS_COLL;
    1bb0:	3b12      	subs	r3, #18
    1bb2:	8363      	strh	r3, [r4, #26]
    1bb4:	e7d1      	b.n	1b5a <_usart_interrupt_handler+0xa6>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    1bb6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1bb8:	05db      	lsls	r3, r3, #23
    1bba:	0ddb      	lsrs	r3, r3, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    1bbc:	b2da      	uxtb	r2, r3
    1bbe:	6a69      	ldr	r1, [r5, #36]	; 0x24
    1bc0:	700a      	strb	r2, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    1bc2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
    1bc4:	1c51      	adds	r1, r2, #1
    1bc6:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    1bc8:	7969      	ldrb	r1, [r5, #5]
    1bca:	2901      	cmp	r1, #1
    1bcc:	d010      	beq.n	1bf0 <_usart_interrupt_handler+0x13c>
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    1bce:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    1bd0:	3b01      	subs	r3, #1
    1bd2:	b29b      	uxth	r3, r3
    1bd4:	85ab      	strh	r3, [r5, #44]	; 0x2c
    1bd6:	2b00      	cmp	r3, #0
    1bd8:	d112      	bne.n	1c00 <_usart_interrupt_handler+0x14c>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1bda:	3304      	adds	r3, #4
    1bdc:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    1bde:	2200      	movs	r2, #0
    1be0:	332e      	adds	r3, #46	; 0x2e
    1be2:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    1be4:	07bb      	lsls	r3, r7, #30
    1be6:	d50b      	bpl.n	1c00 <_usart_interrupt_handler+0x14c>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    1be8:	0028      	movs	r0, r5
    1bea:	692b      	ldr	r3, [r5, #16]
    1bec:	4798      	blx	r3
    1bee:	e007      	b.n	1c00 <_usart_interrupt_handler+0x14c>
					*(module->rx_buffer_ptr) = (received_data >> 8);
    1bf0:	0a1b      	lsrs	r3, r3, #8
    1bf2:	7053      	strb	r3, [r2, #1]
					module->rx_buffer_ptr += 1;
    1bf4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    1bf6:	3301      	adds	r3, #1
    1bf8:	626b      	str	r3, [r5, #36]	; 0x24
    1bfa:	e7e8      	b.n	1bce <_usart_interrupt_handler+0x11a>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    1bfc:	2304      	movs	r3, #4
    1bfe:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    1c00:	06f3      	lsls	r3, r6, #27
    1c02:	d504      	bpl.n	1c0e <_usart_interrupt_handler+0x15a>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    1c04:	2310      	movs	r3, #16
    1c06:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    1c08:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    1c0a:	06fb      	lsls	r3, r7, #27
    1c0c:	d40e      	bmi.n	1c2c <_usart_interrupt_handler+0x178>
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    1c0e:	06b3      	lsls	r3, r6, #26
    1c10:	d504      	bpl.n	1c1c <_usart_interrupt_handler+0x168>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    1c12:	2320      	movs	r3, #32
    1c14:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    1c16:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    1c18:	073b      	lsls	r3, r7, #28
    1c1a:	d40b      	bmi.n	1c34 <_usart_interrupt_handler+0x180>
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    1c1c:	0733      	lsls	r3, r6, #28
    1c1e:	d504      	bpl.n	1c2a <_usart_interrupt_handler+0x176>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    1c20:	2308      	movs	r3, #8
    1c22:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    1c24:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    1c26:	06bb      	lsls	r3, r7, #26
    1c28:	d408      	bmi.n	1c3c <_usart_interrupt_handler+0x188>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
		}
	}
#endif
}
    1c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    1c2c:	0028      	movs	r0, r5
    1c2e:	69eb      	ldr	r3, [r5, #28]
    1c30:	4798      	blx	r3
    1c32:	e7ec      	b.n	1c0e <_usart_interrupt_handler+0x15a>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    1c34:	0028      	movs	r0, r5
    1c36:	69ab      	ldr	r3, [r5, #24]
    1c38:	4798      	blx	r3
    1c3a:	e7ef      	b.n	1c1c <_usart_interrupt_handler+0x168>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    1c3c:	6a2b      	ldr	r3, [r5, #32]
    1c3e:	0028      	movs	r0, r5
    1c40:	4798      	blx	r3
}
    1c42:	e7f2      	b.n	1c2a <_usart_interrupt_handler+0x176>
    1c44:	20001130 	.word	0x20001130

00001c48 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1c48:	b510      	push	{r4, lr}
	switch (clock_source) {
    1c4a:	2808      	cmp	r0, #8
    1c4c:	d803      	bhi.n	1c56 <system_clock_source_get_hz+0xe>
    1c4e:	0080      	lsls	r0, r0, #2
    1c50:	4b1c      	ldr	r3, [pc, #112]	; (1cc4 <system_clock_source_get_hz+0x7c>)
    1c52:	581b      	ldr	r3, [r3, r0]
    1c54:	469f      	mov	pc, r3
		}

		return _system_clock_inst.dpll.frequency;

	default:
		return 0;
    1c56:	2000      	movs	r0, #0
    1c58:	e032      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc.frequency;
    1c5a:	4b1b      	ldr	r3, [pc, #108]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1c5c:	6918      	ldr	r0, [r3, #16]
    1c5e:	e02f      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		return (OSCCTRL->OSC16MCTRL.bit.FSEL+1)*4000000UL;
    1c60:	4b1a      	ldr	r3, [pc, #104]	; (1ccc <system_clock_source_get_hz+0x84>)
    1c62:	7d18      	ldrb	r0, [r3, #20]
    1c64:	0700      	lsls	r0, r0, #28
    1c66:	0f80      	lsrs	r0, r0, #30
    1c68:	1c43      	adds	r3, r0, #1
    1c6a:	4819      	ldr	r0, [pc, #100]	; (1cd0 <system_clock_source_get_hz+0x88>)
    1c6c:	4358      	muls	r0, r3
    1c6e:	e027      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.xosc32k.frequency;
    1c70:	4b15      	ldr	r3, [pc, #84]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1c72:	6958      	ldr	r0, [r3, #20]
    1c74:	e024      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    1c76:	4b14      	ldr	r3, [pc, #80]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1c78:	681b      	ldr	r3, [r3, #0]
			return 0;
    1c7a:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_ENABLE))
    1c7c:	079b      	lsls	r3, r3, #30
    1c7e:	d51f      	bpl.n	1cc0 <system_clock_source_get_hz+0x78>
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1c80:	4912      	ldr	r1, [pc, #72]	; (1ccc <system_clock_source_get_hz+0x84>)
    1c82:	2280      	movs	r2, #128	; 0x80
    1c84:	0052      	lsls	r2, r2, #1
    1c86:	68cb      	ldr	r3, [r1, #12]
    1c88:	4213      	tst	r3, r2
    1c8a:	d0fc      	beq.n	1c86 <system_clock_source_get_hz+0x3e>
		if (_system_clock_inst.dfll.control & OSCCTRL_DFLLCTRL_MODE) {
    1c8c:	4b0e      	ldr	r3, [pc, #56]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1c8e:	681b      	ldr	r3, [r3, #0]
    1c90:	075b      	lsls	r3, r3, #29
    1c92:	d401      	bmi.n	1c98 <system_clock_source_get_hz+0x50>
		return 48000000UL;
    1c94:	480f      	ldr	r0, [pc, #60]	; (1cd4 <system_clock_source_get_hz+0x8c>)
    1c96:	e013      	b.n	1cc0 <system_clock_source_get_hz+0x78>
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    1c98:	2000      	movs	r0, #0
    1c9a:	4b0f      	ldr	r3, [pc, #60]	; (1cd8 <system_clock_source_get_hz+0x90>)
    1c9c:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1c9e:	4b0a      	ldr	r3, [pc, #40]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1ca0:	689b      	ldr	r3, [r3, #8]
    1ca2:	041b      	lsls	r3, r3, #16
    1ca4:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(OSCCTRL_GCLK_ID_DFLL48) *
    1ca6:	4358      	muls	r0, r3
    1ca8:	e00a      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1caa:	2328      	movs	r3, #40	; 0x28
    1cac:	4a07      	ldr	r2, [pc, #28]	; (1ccc <system_clock_source_get_hz+0x84>)
    1cae:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1cb0:	2000      	movs	r0, #0
		if (!(OSCCTRL->DPLLCTRLA.reg & OSCCTRL_DPLLCTRLA_ENABLE)) {
    1cb2:	079b      	lsls	r3, r3, #30
    1cb4:	d504      	bpl.n	1cc0 <system_clock_source_get_hz+0x78>
		return _system_clock_inst.dpll.frequency;
    1cb6:	4b04      	ldr	r3, [pc, #16]	; (1cc8 <system_clock_source_get_hz+0x80>)
    1cb8:	68d8      	ldr	r0, [r3, #12]
    1cba:	e001      	b.n	1cc0 <system_clock_source_get_hz+0x78>
		return 32768UL;
    1cbc:	2080      	movs	r0, #128	; 0x80
    1cbe:	0200      	lsls	r0, r0, #8
	}
}
    1cc0:	bd10      	pop	{r4, pc}
    1cc2:	46c0      	nop			; (mov r8, r8)
    1cc4:	0001a7d0 	.word	0x0001a7d0
    1cc8:	20000ac0 	.word	0x20000ac0
    1ccc:	40000c00 	.word	0x40000c00
    1cd0:	003d0900 	.word	0x003d0900
    1cd4:	02dc6c00 	.word	0x02dc6c00
    1cd8:	000023b5 	.word	0x000023b5

00001cdc <system_clock_source_osc16m_set_config>:
 *
 * \param[in] config  OSC16M configuration structure containing the new config
 */
void system_clock_source_osc16m_set_config(
		struct system_clock_source_osc16m_config *const config)
{
    1cdc:	b570      	push	{r4, r5, r6, lr}
	OSCCTRL_OSC16MCTRL_Type temp = OSCCTRL->OSC16MCTRL;
    1cde:	4c0b      	ldr	r4, [pc, #44]	; (1d0c <system_clock_source_osc16m_set_config+0x30>)
    1ce0:	7d23      	ldrb	r3, [r4, #20]

	/* Use temporary struct to reduce register access */
	temp.bit.FSEL    = config->fsel;
	temp.bit.ONDEMAND = config->on_demand;
    1ce2:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1ce4:	7846      	ldrb	r6, [r0, #1]

	OSCCTRL->OSC16MCTRL = temp;
    1ce6:	7802      	ldrb	r2, [r0, #0]
    1ce8:	2103      	movs	r1, #3
    1cea:	4011      	ands	r1, r2
    1cec:	0089      	lsls	r1, r1, #2
    1cee:	220c      	movs	r2, #12
    1cf0:	4393      	bics	r3, r2
    1cf2:	430b      	orrs	r3, r1
    1cf4:	3a0b      	subs	r2, #11
    1cf6:	4032      	ands	r2, r6
    1cf8:	0192      	lsls	r2, r2, #6
    1cfa:	2140      	movs	r1, #64	; 0x40
    1cfc:	438b      	bics	r3, r1
    1cfe:	4313      	orrs	r3, r2
    1d00:	01ed      	lsls	r5, r5, #7
    1d02:	227f      	movs	r2, #127	; 0x7f
    1d04:	4013      	ands	r3, r2
    1d06:	432b      	orrs	r3, r5
    1d08:	7523      	strb	r3, [r4, #20]
}
    1d0a:	bd70      	pop	{r4, r5, r6, pc}
    1d0c:	40000c00 	.word	0x40000c00

00001d10 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    1d10:	b5f0      	push	{r4, r5, r6, r7, lr}
    1d12:	46d6      	mov	lr, sl
    1d14:	464f      	mov	r7, r9
    1d16:	4646      	mov	r6, r8
    1d18:	b5c0      	push	{r6, r7, lr}
	OSC32KCTRL_XOSC32K_Type temp = OSC32KCTRL->XOSC32K;
    1d1a:	4b20      	ldr	r3, [pc, #128]	; (1d9c <system_clock_source_xosc32k_set_config+0x8c>)
    1d1c:	469a      	mov	sl, r3
    1d1e:	695b      	ldr	r3, [r3, #20]

	temp.bit.STARTUP = config->startup_time;
    1d20:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    1d22:	7801      	ldrb	r1, [r0, #0]
    1d24:	424c      	negs	r4, r1
    1d26:	414c      	adcs	r4, r1
    1d28:	46a1      	mov	r9, r4
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.EN1K = config->enable_1khz_output;
    1d2a:	7881      	ldrb	r1, [r0, #2]
    1d2c:	468c      	mov	ip, r1
	temp.bit.EN32K = config->enable_32khz_output;
    1d2e:	78c1      	ldrb	r1, [r0, #3]
    1d30:	4688      	mov	r8, r1

	temp.bit.ONDEMAND = config->on_demand;
    1d32:	7a46      	ldrb	r6, [r0, #9]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1d34:	7a07      	ldrb	r7, [r0, #8]
	temp.bit.WRTLOCK  = config->write_once;
    1d36:	7a84      	ldrb	r4, [r0, #10]

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    1d38:	6840      	ldr	r0, [r0, #4]
    1d3a:	4919      	ldr	r1, [pc, #100]	; (1da0 <system_clock_source_xosc32k_set_config+0x90>)
    1d3c:	6148      	str	r0, [r1, #20]

	OSC32KCTRL->XOSC32K = temp;
    1d3e:	2101      	movs	r1, #1
    1d40:	4648      	mov	r0, r9
    1d42:	0080      	lsls	r0, r0, #2
    1d44:	2204      	movs	r2, #4
    1d46:	4393      	bics	r3, r2
    1d48:	4303      	orrs	r3, r0
    1d4a:	4640      	mov	r0, r8
    1d4c:	4008      	ands	r0, r1
    1d4e:	00c0      	lsls	r0, r0, #3
    1d50:	3204      	adds	r2, #4
    1d52:	4393      	bics	r3, r2
    1d54:	4303      	orrs	r3, r0
    1d56:	4660      	mov	r0, ip
    1d58:	4008      	ands	r0, r1
    1d5a:	0100      	lsls	r0, r0, #4
    1d5c:	3208      	adds	r2, #8
    1d5e:	4393      	bics	r3, r2
    1d60:	4303      	orrs	r3, r0
    1d62:	400f      	ands	r7, r1
    1d64:	01bf      	lsls	r7, r7, #6
    1d66:	2040      	movs	r0, #64	; 0x40
    1d68:	4383      	bics	r3, r0
    1d6a:	433b      	orrs	r3, r7
    1d6c:	400e      	ands	r6, r1
    1d6e:	01f6      	lsls	r6, r6, #7
    1d70:	3040      	adds	r0, #64	; 0x40
    1d72:	4383      	bics	r3, r0
    1d74:	4333      	orrs	r3, r6
    1d76:	3879      	subs	r0, #121	; 0x79
    1d78:	4005      	ands	r5, r0
    1d7a:	022d      	lsls	r5, r5, #8
    1d7c:	4809      	ldr	r0, [pc, #36]	; (1da4 <system_clock_source_xosc32k_set_config+0x94>)
    1d7e:	4003      	ands	r3, r0
    1d80:	432b      	orrs	r3, r5
    1d82:	4021      	ands	r1, r4
    1d84:	0309      	lsls	r1, r1, #12
    1d86:	4808      	ldr	r0, [pc, #32]	; (1da8 <system_clock_source_xosc32k_set_config+0x98>)
    1d88:	4003      	ands	r3, r0
    1d8a:	430b      	orrs	r3, r1
    1d8c:	4652      	mov	r2, sl
    1d8e:	6153      	str	r3, [r2, #20]
}
    1d90:	bc1c      	pop	{r2, r3, r4}
    1d92:	4690      	mov	r8, r2
    1d94:	4699      	mov	r9, r3
    1d96:	46a2      	mov	sl, r4
    1d98:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d9a:	46c0      	nop			; (mov r8, r8)
    1d9c:	40001000 	.word	0x40001000
    1da0:	20000ac0 	.word	0x20000ac0
    1da4:	fffff8ff 	.word	0xfffff8ff
    1da8:	ffffefff 	.word	0xffffefff

00001dac <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    1dac:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1dae:	7a83      	ldrb	r3, [r0, #10]
    1db0:	069b      	lsls	r3, r3, #26
    1db2:	0c1b      	lsrs	r3, r3, #16
			OSCCTRL_DFLLVAL_FINE(config->fine_value);
    1db4:	8982      	ldrh	r2, [r0, #12]
    1db6:	0592      	lsls	r2, r2, #22
    1db8:	0d92      	lsrs	r2, r2, #22
			OSCCTRL_DFLLVAL_COARSE(config->coarse_value) |
    1dba:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.val =
    1dbc:	491a      	ldr	r1, [pc, #104]	; (1e28 <system_clock_source_dfll_set_config+0x7c>)
    1dbe:	604b      	str	r3, [r1, #4]

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    1dc0:	7a03      	ldrb	r3, [r0, #8]
    1dc2:	7a42      	ldrb	r2, [r0, #9]
    1dc4:	4313      	orrs	r3, r2
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    1dc6:	8882      	ldrh	r2, [r0, #4]
    1dc8:	88c4      	ldrh	r4, [r0, #6]
    1dca:	4322      	orrs	r2, r4
    1dcc:	4313      	orrs	r3, r2
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    1dce:	7842      	ldrb	r2, [r0, #1]
    1dd0:	01d2      	lsls	r2, r2, #7
			(uint32_t)config->chill_cycle     |
    1dd2:	4313      	orrs	r3, r2
			((uint32_t)config->run_in_stanby << OSCCTRL_DFLLCTRL_RUNSTDBY_Pos);
    1dd4:	7882      	ldrb	r2, [r0, #2]
    1dd6:	0192      	lsls	r2, r2, #6
			((uint32_t)config->on_demand << OSCCTRL_DFLLCTRL_ONDEMAND_Pos) |
    1dd8:	4313      	orrs	r3, r2
	_system_clock_inst.dfll.control =
    1dda:	600b      	str	r3, [r1, #0]

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    1ddc:	7803      	ldrb	r3, [r0, #0]
    1dde:	2b04      	cmp	r3, #4
    1de0:	d011      	beq.n	1e06 <system_clock_source_dfll_set_config+0x5a>
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1de2:	2b20      	cmp	r3, #32
    1de4:	d10e      	bne.n	1e04 <system_clock_source_dfll_set_config+0x58>

		_system_clock_inst.dfll.mul =
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1de6:	7b83      	ldrb	r3, [r0, #14]
    1de8:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    1dea:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1dec:	4313      	orrs	r3, r2
    1dee:	8a02      	ldrh	r2, [r0, #16]
    1df0:	0412      	lsls	r2, r2, #16
    1df2:	490e      	ldr	r1, [pc, #56]	; (1e2c <system_clock_source_dfll_set_config+0x80>)
    1df4:	400a      	ands	r2, r1
    1df6:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1df8:	4a0b      	ldr	r2, [pc, #44]	; (1e28 <system_clock_source_dfll_set_config+0x7c>)
    1dfa:	6093      	str	r3, [r2, #8]

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    1dfc:	6811      	ldr	r1, [r2, #0]
    1dfe:	4b0c      	ldr	r3, [pc, #48]	; (1e30 <system_clock_source_dfll_set_config+0x84>)
    1e00:	430b      	orrs	r3, r1
    1e02:	6013      	str	r3, [r2, #0]
				OSCCTRL_DFLLCTRL_MODE | OSCCTRL_DFLLCTRL_BPLCKC;
	}
}
    1e04:	bd10      	pop	{r4, pc}
				OSCCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1e06:	7b83      	ldrb	r3, [r0, #14]
    1e08:	069b      	lsls	r3, r3, #26
				OSCCTRL_DFLLMUL_MUL(config->multiply_factor);
    1e0a:	8a42      	ldrh	r2, [r0, #18]
				OSCCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1e0c:	4313      	orrs	r3, r2
    1e0e:	8a02      	ldrh	r2, [r0, #16]
    1e10:	0412      	lsls	r2, r2, #16
    1e12:	4906      	ldr	r1, [pc, #24]	; (1e2c <system_clock_source_dfll_set_config+0x80>)
    1e14:	400a      	ands	r2, r1
    1e16:	4313      	orrs	r3, r2
		_system_clock_inst.dfll.mul =
    1e18:	4a03      	ldr	r2, [pc, #12]	; (1e28 <system_clock_source_dfll_set_config+0x7c>)
    1e1a:	6093      	str	r3, [r2, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1e1c:	6813      	ldr	r3, [r2, #0]
    1e1e:	2104      	movs	r1, #4
    1e20:	430b      	orrs	r3, r1
    1e22:	6013      	str	r3, [r2, #0]
    1e24:	e7ee      	b.n	1e04 <system_clock_source_dfll_set_config+0x58>
    1e26:	46c0      	nop			; (mov r8, r8)
    1e28:	20000ac0 	.word	0x20000ac0
    1e2c:	03ff0000 	.word	0x03ff0000
    1e30:	00000424 	.word	0x00000424

00001e34 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1e34:	2808      	cmp	r0, #8
    1e36:	d803      	bhi.n	1e40 <system_clock_source_enable+0xc>
    1e38:	0080      	lsls	r0, r0, #2
    1e3a:	4b29      	ldr	r3, [pc, #164]	; (1ee0 <system_clock_source_enable+0xac>)
    1e3c:	581b      	ldr	r3, [r3, r0]
    1e3e:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1e40:	2017      	movs	r0, #23
    1e42:	e04b      	b.n	1edc <system_clock_source_enable+0xa8>
		OSCCTRL->OSC16MCTRL.reg |= OSCCTRL_OSC16MCTRL_ENABLE;
    1e44:	4a27      	ldr	r2, [pc, #156]	; (1ee4 <system_clock_source_enable+0xb0>)
    1e46:	7d13      	ldrb	r3, [r2, #20]
    1e48:	2102      	movs	r1, #2
    1e4a:	430b      	orrs	r3, r1
    1e4c:	7513      	strb	r3, [r2, #20]
		return STATUS_OK;
    1e4e:	2000      	movs	r0, #0
    1e50:	e044      	b.n	1edc <system_clock_source_enable+0xa8>
		OSC32KCTRL->OSC32K.reg |= OSC32KCTRL_OSC32K_ENABLE;
    1e52:	4a25      	ldr	r2, [pc, #148]	; (1ee8 <system_clock_source_enable+0xb4>)
    1e54:	6993      	ldr	r3, [r2, #24]
    1e56:	2102      	movs	r1, #2
    1e58:	430b      	orrs	r3, r1
    1e5a:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1e5c:	2000      	movs	r0, #0
		break;
    1e5e:	e03d      	b.n	1edc <system_clock_source_enable+0xa8>
		OSCCTRL->XOSCCTRL.reg |= OSCCTRL_XOSCCTRL_ENABLE;
    1e60:	4a20      	ldr	r2, [pc, #128]	; (1ee4 <system_clock_source_enable+0xb0>)
    1e62:	8a13      	ldrh	r3, [r2, #16]
    1e64:	2102      	movs	r1, #2
    1e66:	430b      	orrs	r3, r1
    1e68:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1e6a:	2000      	movs	r0, #0
		break;
    1e6c:	e036      	b.n	1edc <system_clock_source_enable+0xa8>
		OSC32KCTRL->XOSC32K.reg |= OSC32KCTRL_XOSC32K_ENABLE;
    1e6e:	4a1e      	ldr	r2, [pc, #120]	; (1ee8 <system_clock_source_enable+0xb4>)
    1e70:	6953      	ldr	r3, [r2, #20]
    1e72:	2102      	movs	r1, #2
    1e74:	430b      	orrs	r3, r1
    1e76:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    1e78:	2000      	movs	r0, #0
		break;
    1e7a:	e02f      	b.n	1edc <system_clock_source_enable+0xa8>
		_system_clock_inst.dfll.control |= OSCCTRL_DFLLCTRL_ENABLE;
    1e7c:	491b      	ldr	r1, [pc, #108]	; (1eec <system_clock_source_enable+0xb8>)
    1e7e:	680b      	ldr	r3, [r1, #0]
    1e80:	2202      	movs	r2, #2
    1e82:	4313      	orrs	r3, r2
    1e84:	600b      	str	r3, [r1, #0]
	OSCCTRL->DFLLCTRL.reg = OSCCTRL_DFLLCTRL_ENABLE;
    1e86:	4b17      	ldr	r3, [pc, #92]	; (1ee4 <system_clock_source_enable+0xb0>)
    1e88:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1e8a:	0019      	movs	r1, r3
    1e8c:	32fe      	adds	r2, #254	; 0xfe
    1e8e:	68cb      	ldr	r3, [r1, #12]
    1e90:	4213      	tst	r3, r2
    1e92:	d0fc      	beq.n	1e8e <system_clock_source_enable+0x5a>
	OSCCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1e94:	4a15      	ldr	r2, [pc, #84]	; (1eec <system_clock_source_enable+0xb8>)
    1e96:	6891      	ldr	r1, [r2, #8]
    1e98:	4b12      	ldr	r3, [pc, #72]	; (1ee4 <system_clock_source_enable+0xb0>)
    1e9a:	6219      	str	r1, [r3, #32]
	OSCCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    1e9c:	6852      	ldr	r2, [r2, #4]
    1e9e:	61da      	str	r2, [r3, #28]
	OSCCTRL->DFLLCTRL.reg = 0;
    1ea0:	2200      	movs	r2, #0
    1ea2:	831a      	strh	r2, [r3, #24]
	while (!(OSCCTRL->STATUS.reg & OSCCTRL_STATUS_DFLLRDY)) {
    1ea4:	0019      	movs	r1, r3
    1ea6:	3201      	adds	r2, #1
    1ea8:	32ff      	adds	r2, #255	; 0xff
    1eaa:	68cb      	ldr	r3, [r1, #12]
    1eac:	4213      	tst	r3, r2
    1eae:	d0fc      	beq.n	1eaa <system_clock_source_enable+0x76>
	OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1eb0:	4b0e      	ldr	r3, [pc, #56]	; (1eec <system_clock_source_enable+0xb8>)
    1eb2:	681b      	ldr	r3, [r3, #0]
    1eb4:	b29b      	uxth	r3, r3
    1eb6:	4a0b      	ldr	r2, [pc, #44]	; (1ee4 <system_clock_source_enable+0xb0>)
    1eb8:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    1eba:	2000      	movs	r0, #0
    1ebc:	e00e      	b.n	1edc <system_clock_source_enable+0xa8>
		OSCCTRL->DPLLCTRLA.reg |= OSCCTRL_DPLLCTRLA_ENABLE;
    1ebe:	4909      	ldr	r1, [pc, #36]	; (1ee4 <system_clock_source_enable+0xb0>)
    1ec0:	2228      	movs	r2, #40	; 0x28
    1ec2:	5c8b      	ldrb	r3, [r1, r2]
    1ec4:	2002      	movs	r0, #2
    1ec6:	4303      	orrs	r3, r0
    1ec8:	548b      	strb	r3, [r1, r2]
		while(OSCCTRL->DPLLSYNCBUSY.reg & OSCCTRL_DPLLSYNCBUSY_ENABLE){
    1eca:	0008      	movs	r0, r1
    1ecc:	2138      	movs	r1, #56	; 0x38
    1ece:	3a26      	subs	r2, #38	; 0x26
    1ed0:	5c43      	ldrb	r3, [r0, r1]
    1ed2:	4213      	tst	r3, r2
    1ed4:	d1fc      	bne.n	1ed0 <system_clock_source_enable+0x9c>
	return STATUS_OK;
    1ed6:	2000      	movs	r0, #0
    1ed8:	e000      	b.n	1edc <system_clock_source_enable+0xa8>
		return STATUS_OK;
    1eda:	2000      	movs	r0, #0
}
    1edc:	4770      	bx	lr
    1ede:	46c0      	nop			; (mov r8, r8)
    1ee0:	0001a7f4 	.word	0x0001a7f4
    1ee4:	40000c00 	.word	0x40000c00
    1ee8:	40001000 	.word	0x40001000
    1eec:	20000ac0 	.word	0x20000ac0

00001ef0 <system_clock_source_disable>:
 *                                 given
 */
enum status_code system_clock_source_disable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1ef0:	2808      	cmp	r0, #8
    1ef2:	d832      	bhi.n	1f5a <system_clock_source_disable+0x6a>
    1ef4:	0080      	lsls	r0, r0, #2
    1ef6:	4b1a      	ldr	r3, [pc, #104]	; (1f60 <system_clock_source_disable+0x70>)
    1ef8:	581b      	ldr	r3, [r3, r0]
    1efa:	469f      	mov	pc, r3
	case SYSTEM_CLOCK_SOURCE_OSC16M:
		OSCCTRL->OSC16MCTRL.reg &= ~OSCCTRL_OSC16MCTRL_ENABLE;
    1efc:	4a19      	ldr	r2, [pc, #100]	; (1f64 <system_clock_source_disable+0x74>)
    1efe:	7d13      	ldrb	r3, [r2, #20]
    1f00:	2102      	movs	r1, #2
    1f02:	438b      	bics	r3, r1
    1f04:	7513      	strb	r3, [r2, #20]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;

	}

	return STATUS_OK;
    1f06:	2000      	movs	r0, #0
}
    1f08:	4770      	bx	lr
		OSC32KCTRL->OSC32K.reg &= ~OSC32KCTRL_OSC32K_ENABLE;
    1f0a:	4a17      	ldr	r2, [pc, #92]	; (1f68 <system_clock_source_disable+0x78>)
    1f0c:	6993      	ldr	r3, [r2, #24]
    1f0e:	2102      	movs	r1, #2
    1f10:	438b      	bics	r3, r1
    1f12:	6193      	str	r3, [r2, #24]
	return STATUS_OK;
    1f14:	2000      	movs	r0, #0
		break;
    1f16:	e7f7      	b.n	1f08 <system_clock_source_disable+0x18>
		OSCCTRL->XOSCCTRL.reg &= ~OSCCTRL_XOSCCTRL_ENABLE;
    1f18:	4a12      	ldr	r2, [pc, #72]	; (1f64 <system_clock_source_disable+0x74>)
    1f1a:	8a13      	ldrh	r3, [r2, #16]
    1f1c:	2102      	movs	r1, #2
    1f1e:	438b      	bics	r3, r1
    1f20:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    1f22:	2000      	movs	r0, #0
		break;
    1f24:	e7f0      	b.n	1f08 <system_clock_source_disable+0x18>
		OSC32KCTRL->XOSC32K.reg &= ~OSC32KCTRL_XOSC32K_ENABLE;
    1f26:	4a10      	ldr	r2, [pc, #64]	; (1f68 <system_clock_source_disable+0x78>)
    1f28:	6953      	ldr	r3, [r2, #20]
    1f2a:	2102      	movs	r1, #2
    1f2c:	438b      	bics	r3, r1
    1f2e:	6153      	str	r3, [r2, #20]
	return STATUS_OK;
    1f30:	2000      	movs	r0, #0
		break;
    1f32:	e7e9      	b.n	1f08 <system_clock_source_disable+0x18>
		_system_clock_inst.dfll.control &= ~OSCCTRL_DFLLCTRL_ENABLE;
    1f34:	4b0d      	ldr	r3, [pc, #52]	; (1f6c <system_clock_source_disable+0x7c>)
    1f36:	681a      	ldr	r2, [r3, #0]
    1f38:	2102      	movs	r1, #2
    1f3a:	438a      	bics	r2, r1
    1f3c:	601a      	str	r2, [r3, #0]
		OSCCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1f3e:	681b      	ldr	r3, [r3, #0]
    1f40:	b29b      	uxth	r3, r3
    1f42:	4a08      	ldr	r2, [pc, #32]	; (1f64 <system_clock_source_disable+0x74>)
    1f44:	8313      	strh	r3, [r2, #24]
	return STATUS_OK;
    1f46:	2000      	movs	r0, #0
		break;
    1f48:	e7de      	b.n	1f08 <system_clock_source_disable+0x18>
		OSCCTRL->DPLLCTRLA.reg &= ~OSCCTRL_DPLLCTRLA_ENABLE;
    1f4a:	4906      	ldr	r1, [pc, #24]	; (1f64 <system_clock_source_disable+0x74>)
    1f4c:	2228      	movs	r2, #40	; 0x28
    1f4e:	5c8b      	ldrb	r3, [r1, r2]
    1f50:	2002      	movs	r0, #2
    1f52:	4383      	bics	r3, r0
    1f54:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    1f56:	2000      	movs	r0, #0
		break;
    1f58:	e7d6      	b.n	1f08 <system_clock_source_disable+0x18>
		return STATUS_ERR_INVALID_ARG;
    1f5a:	2017      	movs	r0, #23
    1f5c:	e7d4      	b.n	1f08 <system_clock_source_disable+0x18>
    1f5e:	46c0      	nop			; (mov r8, r8)
    1f60:	0001a818 	.word	0x0001a818
    1f64:	40000c00 	.word	0x40000c00
    1f68:	40001000 	.word	0x40001000
    1f6c:	20000ac0 	.word	0x20000ac0

00001f70 <system_clock_init>:
 * \note OSC16M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC16M default enable can be disabled after system_clock_init. Make sure the
 * clock switches successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    1f70:	b5f0      	push	{r4, r5, r6, r7, lr}
    1f72:	46ce      	mov	lr, r9
    1f74:	4647      	mov	r7, r8
    1f76:	b580      	push	{r7, lr}
    1f78:	b08d      	sub	sp, #52	; 0x34
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	OSCCTRL->INTFLAG.reg = OSCCTRL_INTFLAG_DFLLRDY;
    1f7a:	2280      	movs	r2, #128	; 0x80
    1f7c:	0052      	lsls	r2, r2, #1
    1f7e:	4b76      	ldr	r3, [pc, #472]	; (2158 <STACK_SIZE+0x158>)
    1f80:	609a      	str	r2, [r3, #8]
	SUPC->INTFLAG.reg = SUPC_INTFLAG_BOD33RDY | SUPC_INTFLAG_BOD33DET;
    1f82:	3afd      	subs	r2, #253	; 0xfd
    1f84:	4b75      	ldr	r3, [pc, #468]	; (215c <STACK_SIZE+0x15c>)
    1f86:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    1f88:	4a75      	ldr	r2, [pc, #468]	; (2160 <STACK_SIZE+0x160>)
    1f8a:	6853      	ldr	r3, [r2, #4]
    1f8c:	211e      	movs	r1, #30
    1f8e:	438b      	bics	r3, r1
    1f90:	391a      	subs	r1, #26
    1f92:	430b      	orrs	r3, r1
    1f94:	6053      	str	r3, [r2, #4]
 */
static inline enum status_code system_switch_performance_level(
					const enum system_performance_level performance_level)
{

	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    1f96:	2380      	movs	r3, #128	; 0x80
    1f98:	05db      	lsls	r3, r3, #23
    1f9a:	789b      	ldrb	r3, [r3, #2]
    1f9c:	2b02      	cmp	r3, #2
    1f9e:	d00f      	beq.n	1fc0 <system_clock_init+0x50>
		return STATUS_OK;
	}

#if SAML22 || SAML21XXXB || SAMR34J || SAMR35J
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    1fa0:	2380      	movs	r3, #128	; 0x80
    1fa2:	05db      	lsls	r3, r3, #23
    1fa4:	789b      	ldrb	r3, [r3, #2]
    1fa6:	b25b      	sxtb	r3, r3
    1fa8:	2b00      	cmp	r3, #0
    1faa:	db09      	blt.n	1fc0 <system_clock_init+0x50>
		return STATUS_ERR_INVALID_ARG;
	}
#endif

	/* Clear performance level status */
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    1fac:	2380      	movs	r3, #128	; 0x80
    1fae:	05db      	lsls	r3, r3, #23
    1fb0:	2201      	movs	r2, #1
    1fb2:	719a      	strb	r2, [r3, #6]

	/* Switch performance level */
	PM->PLCFG.reg = performance_level;
    1fb4:	3201      	adds	r2, #1
    1fb6:	709a      	strb	r2, [r3, #2]

	/* Waiting performance level ready */
	while (!PM->INTFLAG.reg) {
    1fb8:	001a      	movs	r2, r3
    1fba:	7993      	ldrb	r3, [r2, #6]
    1fbc:	2b00      	cmp	r3, #0
    1fbe:	d0fc      	beq.n	1fba <system_clock_init+0x4a>
	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    1fc0:	a809      	add	r0, sp, #36	; 0x24
    1fc2:	2300      	movs	r3, #0
    1fc4:	7003      	strb	r3, [r0, #0]
	config->frequency           = 32768UL;
    1fc6:	2280      	movs	r2, #128	; 0x80
    1fc8:	0212      	lsls	r2, r2, #8
    1fca:	6042      	str	r2, [r0, #4]
	config->enable_1khz_output  = false;
    1fcc:	7083      	strb	r3, [r0, #2]
	config->enable_32khz_output = true;
    1fce:	2201      	movs	r2, #1
    1fd0:	70c2      	strb	r2, [r0, #3]
	config->run_in_standby      = false;
    1fd2:	7203      	strb	r3, [r0, #8]
	config->write_once          = false;
    1fd4:	7283      	strb	r3, [r0, #10]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    1fd6:	3203      	adds	r2, #3
    1fd8:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    1fda:	7243      	strb	r3, [r0, #9]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    1fdc:	4b61      	ldr	r3, [pc, #388]	; (2164 <STACK_SIZE+0x164>)
    1fde:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    1fe0:	2005      	movs	r0, #5
    1fe2:	4b61      	ldr	r3, [pc, #388]	; (2168 <STACK_SIZE+0x168>)
    1fe4:	4798      	blx	r3
		return ((OSC32KCTRL->STATUS.reg & mask) == mask);
    1fe6:	4961      	ldr	r1, [pc, #388]	; (216c <STACK_SIZE+0x16c>)
    1fe8:	2201      	movs	r2, #1
    1fea:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    1fec:	421a      	tst	r2, r3
    1fee:	d0fc      	beq.n	1fea <system_clock_init+0x7a>
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    1ff0:	a901      	add	r1, sp, #4
    1ff2:	2501      	movs	r5, #1
    1ff4:	604d      	str	r5, [r1, #4]
	config->high_when_disabled = false;
    1ff6:	2400      	movs	r4, #0
    1ff8:	704c      	strb	r4, [r1, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1ffa:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    1ffc:	724c      	strb	r4, [r1, #9]
	gclk_conf.source_clock = SYSTEM_CLOCK_SOURCE_ULP32K;
    1ffe:	2303      	movs	r3, #3
    2000:	700b      	strb	r3, [r1, #0]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    2002:	2000      	movs	r0, #0
    2004:	4b5a      	ldr	r3, [pc, #360]	; (2170 <STACK_SIZE+0x170>)
    2006:	4798      	blx	r3
	system_clock_source_disable(SYSTEM_CLOCK_SOURCE_OSC16M);
    2008:	2006      	movs	r0, #6
    200a:	4b5a      	ldr	r3, [pc, #360]	; (2174 <STACK_SIZE+0x174>)
    200c:	4798      	blx	r3
	config->run_in_standby  = false;
    200e:	466b      	mov	r3, sp
    2010:	705c      	strb	r4, [r3, #1]
	osc16m_conf.fsel      		= CONF_CLOCK_OSC16M_FREQ_SEL;
    2012:	701d      	strb	r5, [r3, #0]
	osc16m_conf.on_demand       = 0;
    2014:	709c      	strb	r4, [r3, #2]
	system_clock_source_osc16m_set_config(&osc16m_conf);
    2016:	4668      	mov	r0, sp
    2018:	4b57      	ldr	r3, [pc, #348]	; (2178 <STACK_SIZE+0x178>)
    201a:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC16M);
    201c:	2006      	movs	r0, #6
    201e:	4b52      	ldr	r3, [pc, #328]	; (2168 <STACK_SIZE+0x168>)
    2020:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    2022:	494d      	ldr	r1, [pc, #308]	; (2158 <STACK_SIZE+0x158>)
    2024:	2210      	movs	r2, #16
    2026:	68cb      	ldr	r3, [r1, #12]
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_OSC16M));
    2028:	421a      	tst	r2, r3
    202a:	d0fc      	beq.n	2026 <STACK_SIZE+0x26>
	config->division_factor    = 1;
    202c:	a901      	add	r1, sp, #4
    202e:	2301      	movs	r3, #1
    2030:	604b      	str	r3, [r1, #4]
	config->high_when_disabled = false;
    2032:	2400      	movs	r4, #0
    2034:	704c      	strb	r4, [r1, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    2036:	3305      	adds	r3, #5
    2038:	700b      	strb	r3, [r1, #0]
	config->run_in_standby     = false;
    203a:	720c      	strb	r4, [r1, #8]
	config->output_enable      = false;
    203c:	724c      	strb	r4, [r1, #9]
	system_gclk_gen_set_config(GCLK_GENERATOR_0, &gclk_conf);
    203e:	2000      	movs	r0, #0
    2040:	4b4b      	ldr	r3, [pc, #300]	; (2170 <STACK_SIZE+0x170>)
    2042:	4798      	blx	r3
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    2044:	ab04      	add	r3, sp, #16
    2046:	2200      	movs	r2, #0
    2048:	809c      	strh	r4, [r3, #4]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    204a:	80dc      	strh	r4, [r3, #6]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    204c:	721a      	strb	r2, [r3, #8]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    204e:	725a      	strb	r2, [r3, #9]
	config->run_in_stanby   = false;
    2050:	709a      	strb	r2, [r3, #2]
	config->fine_value      = 0xff / 4; /* Midpoint */
    2052:	213f      	movs	r1, #63	; 0x3f
    2054:	8199      	strh	r1, [r3, #12]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    2056:	393b      	subs	r1, #59	; 0x3b
    2058:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    205a:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    26 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP5)
    205c:	4b47      	ldr	r3, [pc, #284]	; (217c <STACK_SIZE+0x17c>)
    205e:	681b      	ldr	r3, [r3, #0]
    2060:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the Calibration value is not correct */
	if (coarse == 0x3f) {
    2062:	2b3f      	cmp	r3, #63	; 0x3f
    2064:	d100      	bne.n	2068 <STACK_SIZE+0x68>
    2066:	e074      	b.n	2152 <STACK_SIZE+0x152>
		coarse = 0x1f;
	}

	dfll_conf.coarse_value = coarse;
    2068:	a804      	add	r0, sp, #16
    206a:	7283      	strb	r3, [r0, #10]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    206c:	23b7      	movs	r3, #183	; 0xb7
    206e:	00db      	lsls	r3, r3, #3
    2070:	8243      	strh	r3, [r0, #18]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    2072:	2307      	movs	r3, #7
    2074:	7383      	strb	r3, [r0, #14]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    2076:	3338      	adds	r3, #56	; 0x38
    2078:	8203      	strh	r3, [r0, #16]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    207a:	4b41      	ldr	r3, [pc, #260]	; (2180 <STACK_SIZE+0x180>)
    207c:	4798      	blx	r3
#endif

	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    207e:	4b41      	ldr	r3, [pc, #260]	; (2184 <STACK_SIZE+0x184>)
    2080:	4798      	blx	r3
	config->division_factor    = 1;
    2082:	ac01      	add	r4, sp, #4
    2084:	2601      	movs	r6, #1
    2086:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    2088:	2500      	movs	r5, #0
    208a:	7065      	strb	r5, [r4, #1]
	config->output_enable      = false;
    208c:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    208e:	2305      	movs	r3, #5
    2090:	4699      	mov	r9, r3
    2092:	7023      	strb	r3, [r4, #0]
    2094:	7226      	strb	r6, [r4, #8]
    2096:	0021      	movs	r1, r4
    2098:	2001      	movs	r0, #1
    209a:	4b35      	ldr	r3, [pc, #212]	; (2170 <STACK_SIZE+0x170>)
    209c:	4698      	mov	r8, r3
    209e:	4798      	blx	r3
    20a0:	2001      	movs	r0, #1
    20a2:	4f39      	ldr	r7, [pc, #228]	; (2188 <STACK_SIZE+0x188>)
    20a4:	47b8      	blx	r7
	config->high_when_disabled = false;
    20a6:	7065      	strb	r5, [r4, #1]
	config->source_clock       = GCLK_SOURCE_OSC16M;
    20a8:	2306      	movs	r3, #6
    20aa:	7023      	strb	r3, [r4, #0]
	config->run_in_standby     = false;
    20ac:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    20ae:	7265      	strb	r5, [r4, #9]
    20b0:	464b      	mov	r3, r9
    20b2:	6063      	str	r3, [r4, #4]
    20b4:	0021      	movs	r1, r4
    20b6:	2002      	movs	r0, #2
    20b8:	47c0      	blx	r8
    20ba:	2002      	movs	r0, #2
    20bc:	47b8      	blx	r7
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    20be:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(OSCCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    20c0:	0021      	movs	r1, r4
    20c2:	2000      	movs	r0, #0
    20c4:	4b31      	ldr	r3, [pc, #196]	; (218c <STACK_SIZE+0x18c>)
    20c6:	4798      	blx	r3
		system_gclk_chan_enable(OSCCTRL_GCLK_ID_DFLL48);
    20c8:	2000      	movs	r0, #0
    20ca:	4b31      	ldr	r3, [pc, #196]	; (2190 <STACK_SIZE+0x190>)
    20cc:	4798      	blx	r3
#  endif
#endif

	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    20ce:	2007      	movs	r0, #7
    20d0:	4b25      	ldr	r3, [pc, #148]	; (2168 <STACK_SIZE+0x168>)
    20d2:	4798      	blx	r3
		return ((OSCCTRL->STATUS.reg & mask) == mask);
    20d4:	4920      	ldr	r1, [pc, #128]	; (2158 <STACK_SIZE+0x158>)
    20d6:	22d0      	movs	r2, #208	; 0xd0
    20d8:	0112      	lsls	r2, r2, #4
    20da:	68cb      	ldr	r3, [r1, #12]
    20dc:	4013      	ands	r3, r2
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    20de:	4293      	cmp	r3, r2
    20e0:	d1fb      	bne.n	20da <STACK_SIZE+0xda>
	MCLK->BUPDIV.reg = MCLK_BUPDIV_BUPDIV(1 << divider);
    20e2:	4c2c      	ldr	r4, [pc, #176]	; (2194 <STACK_SIZE+0x194>)
    20e4:	2301      	movs	r3, #1
    20e6:	71a3      	strb	r3, [r4, #6]
	MCLK->LPDIV.reg = MCLK_LPDIV_LPDIV(1 << divider);
    20e8:	7163      	strb	r3, [r4, #5]
	MCLK->CPUDIV.reg = MCLK_CPUDIV_CPUDIV(1 << divider);
    20ea:	7123      	strb	r3, [r4, #4]
	config->high_when_disabled = false;
    20ec:	a901      	add	r1, sp, #4
    20ee:	2300      	movs	r3, #0
    20f0:	704b      	strb	r3, [r1, #1]
	config->run_in_standby     = false;
    20f2:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    20f4:	724b      	strb	r3, [r1, #9]
	system_main_clock_set_failure_detect(CONF_CLOCK_CPU_CLOCK_FAILURE_DETECT);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    20f6:	3307      	adds	r3, #7
    20f8:	700b      	strb	r3, [r1, #0]
    20fa:	3b01      	subs	r3, #1
    20fc:	604b      	str	r3, [r1, #4]
    20fe:	2000      	movs	r0, #0
    2100:	4b1b      	ldr	r3, [pc, #108]	; (2170 <STACK_SIZE+0x170>)
    2102:	4798      	blx	r3
    2104:	2000      	movs	r0, #0
    2106:	4b20      	ldr	r3, [pc, #128]	; (2188 <STACK_SIZE+0x188>)
    2108:	4798      	blx	r3
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) / MCLK->CPUDIV.reg);
    210a:	2000      	movs	r0, #0
    210c:	4b22      	ldr	r3, [pc, #136]	; (2198 <STACK_SIZE+0x198>)
    210e:	4798      	blx	r3
    2110:	7921      	ldrb	r1, [r4, #4]
    2112:	b2c9      	uxtb	r1, r1
    2114:	4b21      	ldr	r3, [pc, #132]	; (219c <STACK_SIZE+0x19c>)
    2116:	4798      	blx	r3
#endif

	/* If CPU frequency is less than 12MHz, scale down performance level to PL0 */
	uint32_t cpu_freq = system_cpu_clock_get_hz();
	if (cpu_freq <= 12000000) {
    2118:	4b21      	ldr	r3, [pc, #132]	; (21a0 <STACK_SIZE+0x1a0>)
    211a:	4298      	cmp	r0, r3
    211c:	d814      	bhi.n	2148 <STACK_SIZE+0x148>
	if (performance_level == (enum system_performance_level)PM->PLCFG.reg) {
    211e:	2380      	movs	r3, #128	; 0x80
    2120:	05db      	lsls	r3, r3, #23
    2122:	789b      	ldrb	r3, [r3, #2]
    2124:	2b00      	cmp	r3, #0
    2126:	d00f      	beq.n	2148 <STACK_SIZE+0x148>
	if (PM->PLCFG.reg & PM_PLCFG_PLDIS) {
    2128:	2380      	movs	r3, #128	; 0x80
    212a:	05db      	lsls	r3, r3, #23
    212c:	789b      	ldrb	r3, [r3, #2]
    212e:	b25b      	sxtb	r3, r3
    2130:	2b00      	cmp	r3, #0
    2132:	db09      	blt.n	2148 <STACK_SIZE+0x148>
	PM->INTFLAG.reg = PM_INTFLAG_PLRDY;
    2134:	2380      	movs	r3, #128	; 0x80
    2136:	05db      	lsls	r3, r3, #23
    2138:	2201      	movs	r2, #1
    213a:	719a      	strb	r2, [r3, #6]
	PM->PLCFG.reg = performance_level;
    213c:	2200      	movs	r2, #0
    213e:	709a      	strb	r2, [r3, #2]
	while (!PM->INTFLAG.reg) {
    2140:	001a      	movs	r2, r3
    2142:	7993      	ldrb	r3, [r2, #6]
    2144:	2b00      	cmp	r3, #0
    2146:	d0fc      	beq.n	2142 <STACK_SIZE+0x142>
		system_switch_performance_level(SYSTEM_PERFORMANCE_LEVEL_0);
	}
}
    2148:	b00d      	add	sp, #52	; 0x34
    214a:	bc0c      	pop	{r2, r3}
    214c:	4690      	mov	r8, r2
    214e:	4699      	mov	r9, r3
    2150:	bdf0      	pop	{r4, r5, r6, r7, pc}
		coarse = 0x1f;
    2152:	3b20      	subs	r3, #32
    2154:	e788      	b.n	2068 <STACK_SIZE+0x68>
    2156:	46c0      	nop			; (mov r8, r8)
    2158:	40000c00 	.word	0x40000c00
    215c:	40001400 	.word	0x40001400
    2160:	41004000 	.word	0x41004000
    2164:	00001d11 	.word	0x00001d11
    2168:	00001e35 	.word	0x00001e35
    216c:	40001000 	.word	0x40001000
    2170:	000021c9 	.word	0x000021c9
    2174:	00001ef1 	.word	0x00001ef1
    2178:	00001cdd 	.word	0x00001cdd
    217c:	00806020 	.word	0x00806020
    2180:	00001dad 	.word	0x00001dad
    2184:	000021a5 	.word	0x000021a5
    2188:	00002275 	.word	0x00002275
    218c:	00002391 	.word	0x00002391
    2190:	00002321 	.word	0x00002321
    2194:	40000400 	.word	0x40000400
    2198:	000022b5 	.word	0x000022b5
    219c:	00010c05 	.word	0x00010c05
    21a0:	00b71b00 	.word	0x00b71b00

000021a4 <system_gclk_init>:
			MCLK->APBAMASK.reg |= mask;
    21a4:	4a06      	ldr	r2, [pc, #24]	; (21c0 <system_gclk_init+0x1c>)
    21a6:	6953      	ldr	r3, [r2, #20]
    21a8:	2140      	movs	r1, #64	; 0x40
    21aa:	430b      	orrs	r3, r1
    21ac:	6153      	str	r3, [r2, #20]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, MCLK_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRLA.reg = GCLK_CTRLA_SWRST;
    21ae:	2201      	movs	r2, #1
    21b0:	4b04      	ldr	r3, [pc, #16]	; (21c4 <system_gclk_init+0x20>)
    21b2:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRLA.reg & GCLK_CTRLA_SWRST) {
    21b4:	0019      	movs	r1, r3
    21b6:	780b      	ldrb	r3, [r1, #0]
    21b8:	4213      	tst	r3, r2
    21ba:	d1fc      	bne.n	21b6 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    21bc:	4770      	bx	lr
    21be:	46c0      	nop			; (mov r8, r8)
    21c0:	40000400 	.word	0x40000400
    21c4:	40001800 	.word	0x40001800

000021c8 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    21c8:	b570      	push	{r4, r5, r6, lr}
    21ca:	0004      	movs	r4, r0
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config ;


	/* Select the requested source clock for the generator */
	new_genctrl_config = config->source_clock << GCLK_GENCTRL_SRC_Pos;
    21cc:	780d      	ldrb	r5, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    21ce:	784b      	ldrb	r3, [r1, #1]
    21d0:	2b00      	cmp	r3, #0
    21d2:	d002      	beq.n	21da <system_gclk_gen_set_config+0x12>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    21d4:	2380      	movs	r3, #128	; 0x80
    21d6:	00db      	lsls	r3, r3, #3
    21d8:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    21da:	7a4b      	ldrb	r3, [r1, #9]
    21dc:	2b00      	cmp	r3, #0
    21de:	d002      	beq.n	21e6 <system_gclk_gen_set_config+0x1e>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    21e0:	2380      	movs	r3, #128	; 0x80
    21e2:	011b      	lsls	r3, r3, #4
    21e4:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    21e6:	6848      	ldr	r0, [r1, #4]
    21e8:	2801      	cmp	r0, #1
    21ea:	d90f      	bls.n	220c <system_gclk_gen_set_config+0x44>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    21ec:	1e43      	subs	r3, r0, #1
    21ee:	4218      	tst	r0, r3
    21f0:	d131      	bne.n	2256 <system_gclk_gen_set_config+0x8e>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    21f2:	2802      	cmp	r0, #2
    21f4:	d92d      	bls.n	2252 <system_gclk_gen_set_config+0x8a>
    21f6:	2302      	movs	r3, #2
    21f8:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    21fa:	3201      	adds	r2, #1
						mask <<= 1) {
    21fc:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    21fe:	4298      	cmp	r0, r3
    2200:	d8fb      	bhi.n	21fa <system_gclk_gen_set_config+0x32>
    2202:	2380      	movs	r3, #128	; 0x80
    2204:	015b      	lsls	r3, r3, #5
    2206:	431d      	orrs	r5, r3
			}

			/* Set binary divider power of 2 division factor */
			new_genctrl_config  |= div2_count << GCLK_GENCTRL_DIV_Pos;
    2208:	0412      	lsls	r2, r2, #16
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    220a:	4315      	orrs	r5, r2
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    220c:	7a0b      	ldrb	r3, [r1, #8]
    220e:	2b00      	cmp	r3, #0
    2210:	d002      	beq.n	2218 <system_gclk_gen_set_config+0x50>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    2212:	2380      	movs	r3, #128	; 0x80
    2214:	019b      	lsls	r3, r3, #6
    2216:	431d      	orrs	r5, r3
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2218:	2604      	movs	r6, #4
    221a:	40a6      	lsls	r6, r4
    221c:	4911      	ldr	r1, [pc, #68]	; (2264 <system_gclk_gen_set_config+0x9c>)
    221e:	4a12      	ldr	r2, [pc, #72]	; (2268 <system_gclk_gen_set_config+0xa0>)
    2220:	684b      	ldr	r3, [r1, #4]
    2222:	4013      	ands	r3, r2
	}

	while (system_gclk_is_syncing(generator)) {
    2224:	421e      	tst	r6, r3
    2226:	d1fb      	bne.n	2220 <system_gclk_gen_set_config+0x58>
	cpu_irq_enter_critical();
    2228:	4b10      	ldr	r3, [pc, #64]	; (226c <system_gclk_gen_set_config+0xa4>)
    222a:	4798      	blx	r3
    222c:	00a4      	lsls	r4, r4, #2
    222e:	4b0d      	ldr	r3, [pc, #52]	; (2264 <system_gclk_gen_set_config+0x9c>)
    2230:	469c      	mov	ip, r3
    2232:	4464      	add	r4, ip
		/* Wait for synchronization */
	};

	system_interrupt_enter_critical_section();

	GCLK->GENCTRL[generator].reg = new_genctrl_config | (GCLK->GENCTRL[generator].reg & GCLK_GENCTRL_GENEN);
    2234:	6a22      	ldr	r2, [r4, #32]
    2236:	2380      	movs	r3, #128	; 0x80
    2238:	005b      	lsls	r3, r3, #1
    223a:	401a      	ands	r2, r3
    223c:	432a      	orrs	r2, r5
    223e:	6222      	str	r2, [r4, #32]
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2240:	4661      	mov	r1, ip
    2242:	4a09      	ldr	r2, [pc, #36]	; (2268 <system_gclk_gen_set_config+0xa0>)
    2244:	684b      	ldr	r3, [r1, #4]
    2246:	4013      	ands	r3, r2

	while (system_gclk_is_syncing(generator)) {
    2248:	421e      	tst	r6, r3
    224a:	d1fb      	bne.n	2244 <system_gclk_gen_set_config+0x7c>
	cpu_irq_leave_critical();
    224c:	4b08      	ldr	r3, [pc, #32]	; (2270 <system_gclk_gen_set_config+0xa8>)
    224e:	4798      	blx	r3
		/* Wait for synchronization */
	};

	system_interrupt_leave_critical_section();
}
    2250:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    2252:	2200      	movs	r2, #0
    2254:	e7d5      	b.n	2202 <system_gclk_gen_set_config+0x3a>
					(config->division_factor) << GCLK_GENCTRL_DIV_Pos;
    2256:	0400      	lsls	r0, r0, #16
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    2258:	2380      	movs	r3, #128	; 0x80
    225a:	009b      	lsls	r3, r3, #2
    225c:	4318      	orrs	r0, r3
    225e:	4305      	orrs	r5, r0
    2260:	e7d4      	b.n	220c <system_gclk_gen_set_config+0x44>
    2262:	46c0      	nop			; (mov r8, r8)
    2264:	40001800 	.word	0x40001800
    2268:	000007fc 	.word	0x000007fc
    226c:	000001ad 	.word	0x000001ad
    2270:	000001ed 	.word	0x000001ed

00002274 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    2274:	b510      	push	{r4, lr}
    2276:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    2278:	2204      	movs	r2, #4
    227a:	4082      	lsls	r2, r0
    227c:	4809      	ldr	r0, [pc, #36]	; (22a4 <system_gclk_gen_enable+0x30>)
    227e:	490a      	ldr	r1, [pc, #40]	; (22a8 <system_gclk_gen_enable+0x34>)
    2280:	6843      	ldr	r3, [r0, #4]
    2282:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    2284:	421a      	tst	r2, r3
    2286:	d1fb      	bne.n	2280 <system_gclk_gen_enable+0xc>
	cpu_irq_enter_critical();
    2288:	4b08      	ldr	r3, [pc, #32]	; (22ac <system_gclk_gen_enable+0x38>)
    228a:	4798      	blx	r3
    228c:	00a4      	lsls	r4, r4, #2
    228e:	4b05      	ldr	r3, [pc, #20]	; (22a4 <system_gclk_gen_enable+0x30>)
    2290:	469c      	mov	ip, r3
    2292:	4464      	add	r4, ip
	};

	system_interrupt_enter_critical_section();

	/* Enable generator */
	GCLK->GENCTRL[generator].reg |= GCLK_GENCTRL_GENEN;
    2294:	6a22      	ldr	r2, [r4, #32]
    2296:	2380      	movs	r3, #128	; 0x80
    2298:	005b      	lsls	r3, r3, #1
    229a:	4313      	orrs	r3, r2
    229c:	6223      	str	r3, [r4, #32]
	cpu_irq_leave_critical();
    229e:	4b04      	ldr	r3, [pc, #16]	; (22b0 <system_gclk_gen_enable+0x3c>)
    22a0:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    22a2:	bd10      	pop	{r4, pc}
    22a4:	40001800 	.word	0x40001800
    22a8:	000007fc 	.word	0x000007fc
    22ac:	000001ad 	.word	0x000001ad
    22b0:	000001ed 	.word	0x000001ed

000022b4 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    22b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    22b6:	0004      	movs	r4, r0
	 if (GCLK->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL(1 << generator )){
    22b8:	2204      	movs	r2, #4
    22ba:	4082      	lsls	r2, r0
    22bc:	4812      	ldr	r0, [pc, #72]	; (2308 <system_gclk_gen_get_hz+0x54>)
    22be:	4913      	ldr	r1, [pc, #76]	; (230c <system_gclk_gen_get_hz+0x58>)
    22c0:	6843      	ldr	r3, [r0, #4]
    22c2:	400b      	ands	r3, r1
	while (system_gclk_is_syncing(generator)) {
    22c4:	421a      	tst	r2, r3
    22c6:	d1fb      	bne.n	22c0 <system_gclk_gen_get_hz+0xc>
	cpu_irq_enter_critical();
    22c8:	4b11      	ldr	r3, [pc, #68]	; (2310 <system_gclk_gen_get_hz+0x5c>)
    22ca:	4798      	blx	r3

	system_interrupt_enter_critical_section();

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL[generator].bit.SRC);
    22cc:	4f0e      	ldr	r7, [pc, #56]	; (2308 <system_gclk_gen_get_hz+0x54>)
    22ce:	3408      	adds	r4, #8
    22d0:	00a4      	lsls	r4, r4, #2
    22d2:	59e0      	ldr	r0, [r4, r7]
    22d4:	0700      	lsls	r0, r0, #28
    22d6:	0f00      	lsrs	r0, r0, #28
	uint32_t gen_input_hz = system_clock_source_get_hz(
    22d8:	4b0e      	ldr	r3, [pc, #56]	; (2314 <system_gclk_gen_get_hz+0x60>)
    22da:	4798      	blx	r3
    22dc:	0006      	movs	r6, r0

	uint8_t divsel = GCLK->GENCTRL[generator].bit.DIVSEL;
    22de:	59e5      	ldr	r5, [r4, r7]
    22e0:	04ed      	lsls	r5, r5, #19
    22e2:	0fed      	lsrs	r5, r5, #31
	uint32_t divider = GCLK->GENCTRL[generator].bit.DIV;
    22e4:	59e4      	ldr	r4, [r4, r7]
    22e6:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    22e8:	4b0b      	ldr	r3, [pc, #44]	; (2318 <system_gclk_gen_get_hz+0x64>)
    22ea:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    22ec:	2d00      	cmp	r5, #0
    22ee:	d107      	bne.n	2300 <system_gclk_gen_get_hz+0x4c>
    22f0:	2c01      	cmp	r4, #1
    22f2:	d907      	bls.n	2304 <system_gclk_gen_get_hz+0x50>
		gen_input_hz /= divider;
    22f4:	0021      	movs	r1, r4
    22f6:	0030      	movs	r0, r6
    22f8:	4b08      	ldr	r3, [pc, #32]	; (231c <system_gclk_gen_get_hz+0x68>)
    22fa:	4798      	blx	r3
    22fc:	0006      	movs	r6, r0
    22fe:	e001      	b.n	2304 <system_gclk_gen_get_hz+0x50>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    2300:	3401      	adds	r4, #1
    2302:	40e6      	lsrs	r6, r4
	}

	return gen_input_hz;
}
    2304:	0030      	movs	r0, r6
    2306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    2308:	40001800 	.word	0x40001800
    230c:	000007fc 	.word	0x000007fc
    2310:	000001ad 	.word	0x000001ad
    2314:	00001c49 	.word	0x00001c49
    2318:	000001ed 	.word	0x000001ed
    231c:	00010c05 	.word	0x00010c05

00002320 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    2320:	b510      	push	{r4, lr}
    2322:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    2324:	4b09      	ldr	r3, [pc, #36]	; (234c <system_gclk_chan_enable+0x2c>)
    2326:	4798      	blx	r3
    2328:	00a0      	lsls	r0, r4, #2
    232a:	4b09      	ldr	r3, [pc, #36]	; (2350 <system_gclk_chan_enable+0x30>)
    232c:	469c      	mov	ip, r3
    232e:	4460      	add	r0, ip
	system_interrupt_enter_critical_section();

	/* Enable the peripheral channel */
	GCLK->PCHCTRL[channel].reg |= GCLK_PCHCTRL_CHEN;
    2330:	2280      	movs	r2, #128	; 0x80
    2332:	5883      	ldr	r3, [r0, r2]
    2334:	2140      	movs	r1, #64	; 0x40
    2336:	430b      	orrs	r3, r1
    2338:	5083      	str	r3, [r0, r2]

	while (!(GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN)) {
    233a:	3140      	adds	r1, #64	; 0x40
    233c:	3a40      	subs	r2, #64	; 0x40
    233e:	5843      	ldr	r3, [r0, r1]
    2340:	421a      	tst	r2, r3
    2342:	d0fc      	beq.n	233e <system_gclk_chan_enable+0x1e>
	cpu_irq_leave_critical();
    2344:	4b03      	ldr	r3, [pc, #12]	; (2354 <system_gclk_chan_enable+0x34>)
    2346:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    2348:	bd10      	pop	{r4, pc}
    234a:	46c0      	nop			; (mov r8, r8)
    234c:	000001ad 	.word	0x000001ad
    2350:	40001800 	.word	0x40001800
    2354:	000001ed 	.word	0x000001ed

00002358 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    2358:	b510      	push	{r4, lr}
    235a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    235c:	4b09      	ldr	r3, [pc, #36]	; (2384 <system_gclk_chan_disable+0x2c>)
    235e:	4798      	blx	r3
    2360:	00a0      	lsls	r0, r4, #2
    2362:	4b09      	ldr	r3, [pc, #36]	; (2388 <system_gclk_chan_disable+0x30>)
    2364:	469c      	mov	ip, r3
    2366:	4460      	add	r0, ip

	/* Sanity check WRTLOCK */
	Assert(!GCLK->PCHCTRL[channel].bit.WRTLOCK);

	/* Disable the peripheral channel */
	GCLK->PCHCTRL[channel].reg &= ~GCLK_PCHCTRL_CHEN;
    2368:	2280      	movs	r2, #128	; 0x80
    236a:	5883      	ldr	r3, [r0, r2]
    236c:	2140      	movs	r1, #64	; 0x40
    236e:	438b      	bics	r3, r1
    2370:	5083      	str	r3, [r0, r2]

	while (GCLK->PCHCTRL[channel].reg & GCLK_PCHCTRL_CHEN) {
    2372:	3140      	adds	r1, #64	; 0x40
    2374:	3a40      	subs	r2, #64	; 0x40
    2376:	5843      	ldr	r3, [r0, r1]
    2378:	421a      	tst	r2, r3
    237a:	d1fc      	bne.n	2376 <system_gclk_chan_disable+0x1e>
	cpu_irq_leave_critical();
    237c:	4b03      	ldr	r3, [pc, #12]	; (238c <system_gclk_chan_disable+0x34>)
    237e:	4798      	blx	r3
		/* Wait for clock synchronization */
	}

	system_interrupt_leave_critical_section();
}
    2380:	bd10      	pop	{r4, pc}
    2382:	46c0      	nop			; (mov r8, r8)
    2384:	000001ad 	.word	0x000001ad
    2388:	40001800 	.word	0x40001800
    238c:	000001ed 	.word	0x000001ed

00002390 <system_gclk_chan_set_config>:
{
    2390:	b570      	push	{r4, r5, r6, lr}
    2392:	0004      	movs	r4, r0
    2394:	000d      	movs	r5, r1
	system_gclk_chan_disable(channel);
    2396:	4b05      	ldr	r3, [pc, #20]	; (23ac <system_gclk_chan_set_config+0x1c>)
    2398:	4798      	blx	r3
	GCLK->PCHCTRL[channel].reg = GCLK_PCHCTRL_GEN(config->source_generator);
    239a:	782a      	ldrb	r2, [r5, #0]
    239c:	230f      	movs	r3, #15
    239e:	4013      	ands	r3, r2
    23a0:	3420      	adds	r4, #32
    23a2:	00a4      	lsls	r4, r4, #2
    23a4:	4a02      	ldr	r2, [pc, #8]	; (23b0 <system_gclk_chan_set_config+0x20>)
    23a6:	50a3      	str	r3, [r4, r2]
}
    23a8:	bd70      	pop	{r4, r5, r6, pc}
    23aa:	46c0      	nop			; (mov r8, r8)
    23ac:	00002359 	.word	0x00002359
    23b0:	40001800 	.word	0x40001800

000023b4 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    23b4:	b510      	push	{r4, lr}
    23b6:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    23b8:	4b06      	ldr	r3, [pc, #24]	; (23d4 <system_gclk_chan_get_hz+0x20>)
    23ba:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();
	/* Select the requested generic clock channel */
	gen_id = GCLK->PCHCTRL[channel].bit.GEN;
    23bc:	3420      	adds	r4, #32
    23be:	00a4      	lsls	r4, r4, #2
    23c0:	4b05      	ldr	r3, [pc, #20]	; (23d8 <system_gclk_chan_get_hz+0x24>)
    23c2:	58e4      	ldr	r4, [r4, r3]
    23c4:	0724      	lsls	r4, r4, #28
    23c6:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    23c8:	4b04      	ldr	r3, [pc, #16]	; (23dc <system_gclk_chan_get_hz+0x28>)
    23ca:	4798      	blx	r3
	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    23cc:	0020      	movs	r0, r4
    23ce:	4b04      	ldr	r3, [pc, #16]	; (23e0 <system_gclk_chan_get_hz+0x2c>)
    23d0:	4798      	blx	r3
}
    23d2:	bd10      	pop	{r4, pc}
    23d4:	000001ad 	.word	0x000001ad
    23d8:	40001800 	.word	0x40001800
    23dc:	000001ed 	.word	0x000001ed
    23e0:	000022b5 	.word	0x000022b5

000023e4 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    23e4:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    23e6:	78d3      	ldrb	r3, [r2, #3]
    23e8:	2b00      	cmp	r3, #0
    23ea:	d135      	bne.n	2458 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    23ec:	7813      	ldrb	r3, [r2, #0]
    23ee:	2b80      	cmp	r3, #128	; 0x80
    23f0:	d029      	beq.n	2446 <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    23f2:	061b      	lsls	r3, r3, #24
    23f4:	2480      	movs	r4, #128	; 0x80
    23f6:	0264      	lsls	r4, r4, #9
    23f8:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    23fa:	7854      	ldrb	r4, [r2, #1]
    23fc:	2502      	movs	r5, #2
    23fe:	43ac      	bics	r4, r5
    2400:	d106      	bne.n	2410 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    2402:	7894      	ldrb	r4, [r2, #2]
    2404:	2c00      	cmp	r4, #0
    2406:	d120      	bne.n	244a <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    2408:	2480      	movs	r4, #128	; 0x80
    240a:	02a4      	lsls	r4, r4, #10
    240c:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    240e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2410:	7854      	ldrb	r4, [r2, #1]
    2412:	3c01      	subs	r4, #1
    2414:	2c01      	cmp	r4, #1
    2416:	d91c      	bls.n	2452 <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2418:	040d      	lsls	r5, r1, #16
    241a:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    241c:	24a0      	movs	r4, #160	; 0xa0
    241e:	05e4      	lsls	r4, r4, #23
    2420:	432c      	orrs	r4, r5
    2422:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2424:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2426:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2428:	24d0      	movs	r4, #208	; 0xd0
    242a:	0624      	lsls	r4, r4, #24
    242c:	432c      	orrs	r4, r5
    242e:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2430:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    2432:	78d4      	ldrb	r4, [r2, #3]
    2434:	2c00      	cmp	r4, #0
    2436:	d122      	bne.n	247e <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    2438:	035b      	lsls	r3, r3, #13
    243a:	d51c      	bpl.n	2476 <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    243c:	7893      	ldrb	r3, [r2, #2]
    243e:	2b01      	cmp	r3, #1
    2440:	d01e      	beq.n	2480 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    2442:	6141      	str	r1, [r0, #20]
    2444:	e017      	b.n	2476 <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    2446:	2300      	movs	r3, #0
    2448:	e7d7      	b.n	23fa <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    244a:	24c0      	movs	r4, #192	; 0xc0
    244c:	02e4      	lsls	r4, r4, #11
    244e:	4323      	orrs	r3, r4
    2450:	e7dd      	b.n	240e <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    2452:	4c0d      	ldr	r4, [pc, #52]	; (2488 <_system_pinmux_config+0xa4>)
    2454:	4023      	ands	r3, r4
    2456:	e7df      	b.n	2418 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2458:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    245a:	040c      	lsls	r4, r1, #16
    245c:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    245e:	23a0      	movs	r3, #160	; 0xa0
    2460:	05db      	lsls	r3, r3, #23
    2462:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2464:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    2466:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2468:	23d0      	movs	r3, #208	; 0xd0
    246a:	061b      	lsls	r3, r3, #24
    246c:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    246e:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2470:	78d3      	ldrb	r3, [r2, #3]
    2472:	2b00      	cmp	r3, #0
    2474:	d103      	bne.n	247e <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    2476:	7853      	ldrb	r3, [r2, #1]
    2478:	3b01      	subs	r3, #1
    247a:	2b01      	cmp	r3, #1
    247c:	d902      	bls.n	2484 <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    247e:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2480:	6181      	str	r1, [r0, #24]
    2482:	e7f8      	b.n	2476 <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    2484:	6081      	str	r1, [r0, #8]
}
    2486:	e7fa      	b.n	247e <_system_pinmux_config+0x9a>
    2488:	fffbffff 	.word	0xfffbffff

0000248c <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    248c:	b510      	push	{r4, lr}
    248e:	000a      	movs	r2, r1
	if (port_index < PORT_INST_NUM) {
    2490:	09c1      	lsrs	r1, r0, #7
		return NULL;
    2492:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    2494:	2900      	cmp	r1, #0
    2496:	d104      	bne.n	24a2 <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2498:	0943      	lsrs	r3, r0, #5
    249a:	01db      	lsls	r3, r3, #7
    249c:	4905      	ldr	r1, [pc, #20]	; (24b4 <system_pinmux_pin_set_config+0x28>)
    249e:	468c      	mov	ip, r1
    24a0:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    24a2:	241f      	movs	r4, #31
    24a4:	4020      	ands	r0, r4
    24a6:	2101      	movs	r1, #1
    24a8:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    24aa:	0018      	movs	r0, r3
    24ac:	4b02      	ldr	r3, [pc, #8]	; (24b8 <system_pinmux_pin_set_config+0x2c>)
    24ae:	4798      	blx	r3
}
    24b0:	bd10      	pop	{r4, pc}
    24b2:	46c0      	nop			; (mov r8, r8)
    24b4:	40002800 	.word	0x40002800
    24b8:	000023e5 	.word	0x000023e5

000024bc <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    24bc:	4770      	bx	lr
	...

000024c0 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    24c0:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    24c2:	4b05      	ldr	r3, [pc, #20]	; (24d8 <system_init+0x18>)
    24c4:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    24c6:	4b05      	ldr	r3, [pc, #20]	; (24dc <system_init+0x1c>)
    24c8:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    24ca:	4b05      	ldr	r3, [pc, #20]	; (24e0 <system_init+0x20>)
    24cc:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    24ce:	4b05      	ldr	r3, [pc, #20]	; (24e4 <system_init+0x24>)
    24d0:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    24d2:	4b05      	ldr	r3, [pc, #20]	; (24e8 <system_init+0x28>)
    24d4:	4798      	blx	r3
}
    24d6:	bd10      	pop	{r4, pc}
    24d8:	00001f71 	.word	0x00001f71
    24dc:	0000021d 	.word	0x0000021d
    24e0:	000024bd 	.word	0x000024bd
    24e4:	000005d1 	.word	0x000005d1
    24e8:	000024bd 	.word	0x000024bd

000024ec <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    24ec:	1c93      	adds	r3, r2, #2
    24ee:	009b      	lsls	r3, r3, #2
    24f0:	5019      	str	r1, [r3, r0]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    24f2:	2a02      	cmp	r2, #2
    24f4:	d009      	beq.n	250a <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    24f6:	2a03      	cmp	r2, #3
    24f8:	d00c      	beq.n	2514 <tc_register_callback+0x28>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    24fa:	2301      	movs	r3, #1
    24fc:	4093      	lsls	r3, r2
    24fe:	001a      	movs	r2, r3
    2500:	7e03      	ldrb	r3, [r0, #24]
    2502:	4313      	orrs	r3, r2
    2504:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    2506:	2000      	movs	r0, #0
    2508:	4770      	bx	lr
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    250a:	7e03      	ldrb	r3, [r0, #24]
    250c:	2210      	movs	r2, #16
    250e:	4313      	orrs	r3, r2
    2510:	7603      	strb	r3, [r0, #24]
    2512:	e7f8      	b.n	2506 <tc_register_callback+0x1a>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    2514:	7e03      	ldrb	r3, [r0, #24]
    2516:	2220      	movs	r2, #32
    2518:	4313      	orrs	r3, r2
    251a:	7603      	strb	r3, [r0, #24]
    251c:	e7f3      	b.n	2506 <tc_register_callback+0x1a>
	...

00002520 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    2520:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    2522:	0080      	lsls	r0, r0, #2
    2524:	4b16      	ldr	r3, [pc, #88]	; (2580 <_tc_interrupt_handler+0x60>)
    2526:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    2528:	6823      	ldr	r3, [r4, #0]
    252a:	7a9d      	ldrb	r5, [r3, #10]
    252c:	7e22      	ldrb	r2, [r4, #24]
    252e:	7e63      	ldrb	r3, [r4, #25]
    2530:	4013      	ands	r3, r2
    2532:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    2534:	07eb      	lsls	r3, r5, #31
    2536:	d406      	bmi.n	2546 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    2538:	07ab      	lsls	r3, r5, #30
    253a:	d40b      	bmi.n	2554 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    253c:	06eb      	lsls	r3, r5, #27
    253e:	d410      	bmi.n	2562 <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    2540:	06ab      	lsls	r3, r5, #26
    2542:	d415      	bmi.n	2570 <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    2544:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    2546:	0020      	movs	r0, r4
    2548:	68a3      	ldr	r3, [r4, #8]
    254a:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    254c:	2301      	movs	r3, #1
    254e:	6822      	ldr	r2, [r4, #0]
    2550:	7293      	strb	r3, [r2, #10]
    2552:	e7f1      	b.n	2538 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    2554:	0020      	movs	r0, r4
    2556:	68e3      	ldr	r3, [r4, #12]
    2558:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    255a:	2302      	movs	r3, #2
    255c:	6822      	ldr	r2, [r4, #0]
    255e:	7293      	strb	r3, [r2, #10]
    2560:	e7ec      	b.n	253c <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    2562:	0020      	movs	r0, r4
    2564:	6923      	ldr	r3, [r4, #16]
    2566:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    2568:	2310      	movs	r3, #16
    256a:	6822      	ldr	r2, [r4, #0]
    256c:	7293      	strb	r3, [r2, #10]
    256e:	e7e7      	b.n	2540 <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    2570:	0020      	movs	r0, r4
    2572:	6963      	ldr	r3, [r4, #20]
    2574:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    2576:	6823      	ldr	r3, [r4, #0]
    2578:	2220      	movs	r2, #32
    257a:	729a      	strb	r2, [r3, #10]
}
    257c:	e7e2      	b.n	2544 <_tc_interrupt_handler+0x24>
    257e:	46c0      	nop			; (mov r8, r8)
    2580:	20001148 	.word	0x20001148

00002584 <TC0_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    2584:	b510      	push	{r4, lr}
    2586:	2000      	movs	r0, #0
    2588:	4b01      	ldr	r3, [pc, #4]	; (2590 <TC0_Handler+0xc>)
    258a:	4798      	blx	r3
    258c:	bd10      	pop	{r4, pc}
    258e:	46c0      	nop			; (mov r8, r8)
    2590:	00002521 	.word	0x00002521

00002594 <TC1_Handler>:
    2594:	b510      	push	{r4, lr}
    2596:	2001      	movs	r0, #1
    2598:	4b01      	ldr	r3, [pc, #4]	; (25a0 <TC1_Handler+0xc>)
    259a:	4798      	blx	r3
    259c:	bd10      	pop	{r4, pc}
    259e:	46c0      	nop			; (mov r8, r8)
    25a0:	00002521 	.word	0x00002521

000025a4 <TC2_Handler>:
    25a4:	b510      	push	{r4, lr}
    25a6:	2002      	movs	r0, #2
    25a8:	4b01      	ldr	r3, [pc, #4]	; (25b0 <TC2_Handler+0xc>)
    25aa:	4798      	blx	r3
    25ac:	bd10      	pop	{r4, pc}
    25ae:	46c0      	nop			; (mov r8, r8)
    25b0:	00002521 	.word	0x00002521

000025b4 <TC3_Handler>:
    25b4:	b510      	push	{r4, lr}
    25b6:	2003      	movs	r0, #3
    25b8:	4b01      	ldr	r3, [pc, #4]	; (25c0 <TC3_Handler+0xc>)
    25ba:	4798      	blx	r3
    25bc:	bd10      	pop	{r4, pc}
    25be:	46c0      	nop			; (mov r8, r8)
    25c0:	00002521 	.word	0x00002521

000025c4 <TC4_Handler>:
    25c4:	b510      	push	{r4, lr}
    25c6:	2004      	movs	r0, #4
    25c8:	4b01      	ldr	r3, [pc, #4]	; (25d0 <TC4_Handler+0xc>)
    25ca:	4798      	blx	r3
    25cc:	bd10      	pop	{r4, pc}
    25ce:	46c0      	nop			; (mov r8, r8)
    25d0:	00002521 	.word	0x00002521

000025d4 <_tc_get_inst_index>:
 *
 * \return Index of the given TC module instance.
 */
uint8_t _tc_get_inst_index(
		Tc *const hw)
{
    25d4:	b530      	push	{r4, r5, lr}
    25d6:	b087      	sub	sp, #28
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    25d8:	a901      	add	r1, sp, #4
    25da:	4b0c      	ldr	r3, [pc, #48]	; (260c <_tc_get_inst_index+0x38>)
    25dc:	000a      	movs	r2, r1
    25de:	cb32      	ldmia	r3!, {r1, r4, r5}
    25e0:	c232      	stmia	r2!, {r1, r4, r5}
    25e2:	cb12      	ldmia	r3!, {r1, r4}
    25e4:	c212      	stmia	r2!, {r1, r4}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    25e6:	9b01      	ldr	r3, [sp, #4]
    25e8:	4298      	cmp	r0, r3
    25ea:	d00b      	beq.n	2604 <_tc_get_inst_index+0x30>
    25ec:	2301      	movs	r3, #1
    25ee:	a901      	add	r1, sp, #4
    25f0:	009a      	lsls	r2, r3, #2
    25f2:	5852      	ldr	r2, [r2, r1]
    25f4:	4282      	cmp	r2, r0
    25f6:	d006      	beq.n	2606 <_tc_get_inst_index+0x32>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    25f8:	3301      	adds	r3, #1
    25fa:	2b05      	cmp	r3, #5
    25fc:	d1f8      	bne.n	25f0 <_tc_get_inst_index+0x1c>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    25fe:	2000      	movs	r0, #0
}
    2600:	b007      	add	sp, #28
    2602:	bd30      	pop	{r4, r5, pc}
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    2604:	2300      	movs	r3, #0
			return i;
    2606:	b2d8      	uxtb	r0, r3
    2608:	e7fa      	b.n	2600 <_tc_get_inst_index+0x2c>
    260a:	46c0      	nop			; (mov r8, r8)
    260c:	0001a864 	.word	0x0001a864

00002610 <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    2610:	b5f0      	push	{r4, r5, r6, r7, lr}
    2612:	46c6      	mov	lr, r8
    2614:	b500      	push	{lr}
    2616:	b08e      	sub	sp, #56	; 0x38
    2618:	0004      	movs	r4, r0
    261a:	000d      	movs	r5, r1
    261c:	0016      	movs	r6, r2
	uint32_t ctrla_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLBSET
	 * register before they are written to it */
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    261e:	0008      	movs	r0, r1
    2620:	4bae      	ldr	r3, [pc, #696]	; (28dc <tc_init+0x2cc>)
    2622:	4798      	blx	r3
    2624:	4680      	mov	r8, r0
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC2,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC3,
									SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC4};
#elif (SAML21J) || (SAMR34J) || (SAMR35J)
	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = {TC0_GCLK_ID, TC1_GCLK_ID, TC2_GCLK_ID, TC3_GCLK_ID, TC4_GCLK_ID};
    2626:	ab0c      	add	r3, sp, #48	; 0x30
    2628:	221b      	movs	r2, #27
    262a:	701a      	strb	r2, [r3, #0]
    262c:	705a      	strb	r2, [r3, #1]
    262e:	3201      	adds	r2, #1
    2630:	709a      	strb	r2, [r3, #2]
    2632:	70da      	strb	r2, [r3, #3]
    2634:	3201      	adds	r2, #1
    2636:	711a      	strb	r2, [r3, #4]
	/* Array of MCLK APB mask bit position for different TC instances */
	uint32_t inst_mclk_apbmask[] = {SYSTEM_CLOCK_APB_APBC, MCLK_APBCMASK_TC0,
    2638:	a902      	add	r1, sp, #8
    263a:	4ba9      	ldr	r3, [pc, #676]	; (28e0 <tc_init+0x2d0>)
    263c:	3314      	adds	r3, #20
    263e:	000a      	movs	r2, r1
    2640:	cb83      	ldmia	r3!, {r0, r1, r7}
    2642:	c283      	stmia	r2!, {r0, r1, r7}
    2644:	cb83      	ldmia	r3!, {r0, r1, r7}
    2646:	c283      	stmia	r2!, {r0, r1, r7}
    2648:	cb83      	ldmia	r3!, {r0, r1, r7}
    264a:	c283      	stmia	r2!, {r0, r1, r7}
    264c:	681b      	ldr	r3, [r3, #0]
    264e:	6013      	str	r3, [r2, #0]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    2650:	2300      	movs	r3, #0
    2652:	60a3      	str	r3, [r4, #8]
    2654:	60e3      	str	r3, [r4, #12]
    2656:	6123      	str	r3, [r4, #16]
    2658:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    265a:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    265c:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    265e:	4643      	mov	r3, r8
    2660:	009a      	lsls	r2, r3, #2
    2662:	4ba0      	ldr	r3, [pc, #640]	; (28e4 <tc_init+0x2d4>)
    2664:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    2666:	6025      	str	r5, [r4, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    2668:	2334      	movs	r3, #52	; 0x34
    266a:	5cf3      	ldrb	r3, [r6, r3]
    266c:	76a3      	strb	r3, [r4, #26]

	/* Check if odd numbered TC modules are being configured in 32-bit
	 * counter size. Only even numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    266e:	78f3      	ldrb	r3, [r6, #3]
    2670:	2b08      	cmp	r3, #8
    2672:	d008      	beq.n	2686 <tc_init+0x76>
	}

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    2674:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    2676:	682b      	ldr	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    2678:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    267a:	07db      	lsls	r3, r3, #31
    267c:	d508      	bpl.n	2690 <tc_init+0x80>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    267e:	b00e      	add	sp, #56	; 0x38
    2680:	bc04      	pop	{r2}
    2682:	4690      	mov	r8, r2
    2684:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    2686:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    2688:	4642      	mov	r2, r8
    268a:	07d2      	lsls	r2, r2, #31
    268c:	d4f7      	bmi.n	267e <tc_init+0x6e>
    268e:	e7f1      	b.n	2674 <tc_init+0x64>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2690:	7aeb      	ldrb	r3, [r5, #11]
		return STATUS_ERR_DENIED;
    2692:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    2694:	079b      	lsls	r3, r3, #30
    2696:	d4f2      	bmi.n	267e <tc_init+0x6e>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    2698:	682b      	ldr	r3, [r5, #0]
    269a:	079b      	lsls	r3, r3, #30
    269c:	d4ef      	bmi.n	267e <tc_init+0x6e>
	if (config->pwm_channel[0].enabled) {
    269e:	7c33      	ldrb	r3, [r6, #16]
    26a0:	2b00      	cmp	r3, #0
    26a2:	d112      	bne.n	26ca <tc_init+0xba>
	if (config->pwm_channel[1].enabled) {
    26a4:	7f33      	ldrb	r3, [r6, #28]
    26a6:	2b00      	cmp	r3, #0
    26a8:	d11b      	bne.n	26e2 <tc_init+0xd2>
	system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[instance*2],
    26aa:	4643      	mov	r3, r8
    26ac:	005a      	lsls	r2, r3, #1
    26ae:	a902      	add	r1, sp, #8
    26b0:	1c53      	adds	r3, r2, #1
    26b2:	009b      	lsls	r3, r3, #2
    26b4:	5858      	ldr	r0, [r3, r1]
    26b6:	4643      	mov	r3, r8
    26b8:	00db      	lsls	r3, r3, #3
    26ba:	585b      	ldr	r3, [r3, r1]
	switch (bus) {
    26bc:	b2d9      	uxtb	r1, r3
    26be:	2904      	cmp	r1, #4
    26c0:	d823      	bhi.n	270a <tc_init+0xfa>
    26c2:	008b      	lsls	r3, r1, #2
    26c4:	4988      	ldr	r1, [pc, #544]	; (28e8 <tc_init+0x2d8>)
    26c6:	58cb      	ldr	r3, [r1, r3]
    26c8:	469f      	mov	pc, r3
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    26ca:	a901      	add	r1, sp, #4
    26cc:	2301      	movs	r3, #1
    26ce:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    26d0:	2200      	movs	r2, #0
    26d2:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    26d4:	7e32      	ldrb	r2, [r6, #24]
    26d6:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    26d8:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    26da:	7d30      	ldrb	r0, [r6, #20]
    26dc:	4b83      	ldr	r3, [pc, #524]	; (28ec <tc_init+0x2dc>)
    26de:	4798      	blx	r3
    26e0:	e7e0      	b.n	26a4 <tc_init+0x94>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    26e2:	a901      	add	r1, sp, #4
    26e4:	2301      	movs	r3, #1
    26e6:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    26e8:	2200      	movs	r2, #0
    26ea:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    26ec:	3224      	adds	r2, #36	; 0x24
    26ee:	18b2      	adds	r2, r6, r2
    26f0:	7812      	ldrb	r2, [r2, #0]
    26f2:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    26f4:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    26f6:	331f      	adds	r3, #31
    26f8:	18f3      	adds	r3, r6, r3
    26fa:	7818      	ldrb	r0, [r3, #0]
    26fc:	4b7b      	ldr	r3, [pc, #492]	; (28ec <tc_init+0x2dc>)
    26fe:	4798      	blx	r3
    2700:	e7d3      	b.n	26aa <tc_init+0x9a>
			MCLK->APBAMASK.reg |= mask;
    2702:	497b      	ldr	r1, [pc, #492]	; (28f0 <tc_init+0x2e0>)
    2704:	694b      	ldr	r3, [r1, #20]
    2706:	4318      	orrs	r0, r3
    2708:	6148      	str	r0, [r1, #20]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    270a:	78f3      	ldrb	r3, [r6, #3]
    270c:	2b08      	cmp	r3, #8
    270e:	d100      	bne.n	2712 <tc_init+0x102>
    2710:	e086      	b.n	2820 <tc_init+0x210>
	gclk_chan_config.source_generator = config->clock_source;
    2712:	7833      	ldrb	r3, [r6, #0]
    2714:	466a      	mov	r2, sp
    2716:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    2718:	ab0c      	add	r3, sp, #48	; 0x30
    271a:	4642      	mov	r2, r8
    271c:	5c9f      	ldrb	r7, [r3, r2]
    271e:	4669      	mov	r1, sp
    2720:	0038      	movs	r0, r7
    2722:	4b74      	ldr	r3, [pc, #464]	; (28f4 <tc_init+0x2e4>)
    2724:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    2726:	0038      	movs	r0, r7
    2728:	4b73      	ldr	r3, [pc, #460]	; (28f8 <tc_init+0x2e8>)
    272a:	4798      	blx	r3
			(uint32_t)config->counter_size |
    272c:	78f3      	ldrb	r3, [r6, #3]
    272e:	79f2      	ldrb	r2, [r6, #7]
    2730:	4313      	orrs	r3, r2
			(uint32_t)config->clock_prescaler;
    2732:	88b2      	ldrh	r2, [r6, #4]
	ctrla_tmp =
    2734:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    2736:	7a72      	ldrb	r2, [r6, #9]
    2738:	2a00      	cmp	r2, #0
    273a:	d002      	beq.n	2742 <tc_init+0x132>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    273c:	2280      	movs	r2, #128	; 0x80
    273e:	0252      	lsls	r2, r2, #9
    2740:	4313      	orrs	r3, r2
		if (config->enable_capture_on_channel[i] == true) {
    2742:	7ab2      	ldrb	r2, [r6, #10]
    2744:	2a00      	cmp	r2, #0
    2746:	d002      	beq.n	274e <tc_init+0x13e>
			ctrla_tmp |= (TC_CTRLA_CAPTEN(1) << i);
    2748:	2280      	movs	r2, #128	; 0x80
    274a:	0292      	lsls	r2, r2, #10
    274c:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    274e:	7af2      	ldrb	r2, [r6, #11]
    2750:	2a00      	cmp	r2, #0
    2752:	d002      	beq.n	275a <tc_init+0x14a>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    2754:	2280      	movs	r2, #128	; 0x80
    2756:	0352      	lsls	r2, r2, #13
    2758:	4313      	orrs	r3, r2
		if (config->enable_capture_on_IO[i] == true) {
    275a:	7b32      	ldrb	r2, [r6, #12]
    275c:	2a00      	cmp	r2, #0
    275e:	d002      	beq.n	2766 <tc_init+0x156>
			ctrla_tmp |= (TC_CTRLA_COPEN(1) << i);
    2760:	2280      	movs	r2, #128	; 0x80
    2762:	0392      	lsls	r2, r2, #14
    2764:	4313      	orrs	r3, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    2766:	7871      	ldrb	r1, [r6, #1]
    2768:	0189      	lsls	r1, r1, #6
				|(config->on_demand << TC_CTRLA_ONDEMAND_Pos);
    276a:	78b2      	ldrb	r2, [r6, #2]
    276c:	01d2      	lsls	r2, r2, #7
    276e:	4311      	orrs	r1, r2
	ctrla_tmp |= (config->run_in_standby << TC_CTRLA_RUNSTDBY_Pos)
    2770:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2772:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	return (tc_module->SYNCBUSY.reg);
    2774:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2776:	2b00      	cmp	r3, #0
    2778:	d1fc      	bne.n	2774 <tc_init+0x164>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    277a:	6029      	str	r1, [r5, #0]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    277c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    277e:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    2780:	2b00      	cmp	r3, #0
    2782:	d1fc      	bne.n	277e <tc_init+0x16e>
	hw->COUNT8.WAVE.reg = config->wave_generation;
    2784:	79b3      	ldrb	r3, [r6, #6]
    2786:	732b      	strb	r3, [r5, #12]
	if (config->oneshot) {
    2788:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    278a:	1e4b      	subs	r3, r1, #1
    278c:	4199      	sbcs	r1, r3
    278e:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    2790:	7bb3      	ldrb	r3, [r6, #14]
    2792:	2b00      	cmp	r3, #0
    2794:	d001      	beq.n	279a <tc_init+0x18a>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    2796:	2301      	movs	r3, #1
    2798:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    279a:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    279c:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    279e:	2b00      	cmp	r3, #0
    27a0:	d1fc      	bne.n	279c <tc_init+0x18c>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    27a2:	33ff      	adds	r3, #255	; 0xff
    27a4:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    27a6:	2900      	cmp	r1, #0
    27a8:	d004      	beq.n	27b4 <tc_init+0x1a4>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    27aa:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    27ac:	6913      	ldr	r3, [r2, #16]
		while (tc_is_syncing(module_inst)) {
    27ae:	2b00      	cmp	r3, #0
    27b0:	d1fc      	bne.n	27ac <tc_init+0x19c>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    27b2:	7169      	strb	r1, [r5, #5]
	hw->COUNT8.DRVCTRL.reg = config->waveform_invert_output;
    27b4:	7a33      	ldrb	r3, [r6, #8]
    27b6:	736b      	strb	r3, [r5, #13]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    27b8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    27ba:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    27bc:	2b00      	cmp	r3, #0
    27be:	d1fc      	bne.n	27ba <tc_init+0x1aa>
	switch (module_inst->counter_size) {
    27c0:	7923      	ldrb	r3, [r4, #4]
    27c2:	2b04      	cmp	r3, #4
    27c4:	d059      	beq.n	287a <tc_init+0x26a>
    27c6:	2b08      	cmp	r3, #8
    27c8:	d074      	beq.n	28b4 <tc_init+0x2a4>
	return STATUS_ERR_INVALID_ARG;
    27ca:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    27cc:	2b00      	cmp	r3, #0
    27ce:	d000      	beq.n	27d2 <tc_init+0x1c2>
    27d0:	e755      	b.n	267e <tc_init+0x6e>
    27d2:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    27d4:	2b00      	cmp	r3, #0
    27d6:	d1fc      	bne.n	27d2 <tc_init+0x1c2>
				= config->counter_16_bit.value;
    27d8:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    27da:	82ab      	strh	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    27dc:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    27de:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    27e0:	2b00      	cmp	r3, #0
    27e2:	d1fc      	bne.n	27de <tc_init+0x1ce>
					config->counter_16_bit.compare_capture_channel[0];
    27e4:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    27e6:	83ab      	strh	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    27e8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    27ea:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    27ec:	2b00      	cmp	r3, #0
    27ee:	d1fc      	bne.n	27ea <tc_init+0x1da>
					config->counter_16_bit.compare_capture_channel[1];
    27f0:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    27f2:	83eb      	strh	r3, [r5, #30]
			return STATUS_OK;
    27f4:	2000      	movs	r0, #0
    27f6:	e742      	b.n	267e <tc_init+0x6e>
			MCLK->APBBMASK.reg |= mask;
    27f8:	493d      	ldr	r1, [pc, #244]	; (28f0 <tc_init+0x2e0>)
    27fa:	698b      	ldr	r3, [r1, #24]
    27fc:	4318      	orrs	r0, r3
    27fe:	6188      	str	r0, [r1, #24]
    2800:	e783      	b.n	270a <tc_init+0xfa>
			MCLK->APBCMASK.reg |= mask;
    2802:	493b      	ldr	r1, [pc, #236]	; (28f0 <tc_init+0x2e0>)
    2804:	69cb      	ldr	r3, [r1, #28]
    2806:	4318      	orrs	r0, r3
    2808:	61c8      	str	r0, [r1, #28]
    280a:	e77e      	b.n	270a <tc_init+0xfa>
			MCLK->APBDMASK.reg |= mask;
    280c:	4938      	ldr	r1, [pc, #224]	; (28f0 <tc_init+0x2e0>)
    280e:	6a0b      	ldr	r3, [r1, #32]
    2810:	4318      	orrs	r0, r3
    2812:	6208      	str	r0, [r1, #32]
    2814:	e779      	b.n	270a <tc_init+0xfa>
			MCLK->APBEMASK.reg |= mask;
    2816:	4b36      	ldr	r3, [pc, #216]	; (28f0 <tc_init+0x2e0>)
    2818:	6a59      	ldr	r1, [r3, #36]	; 0x24
    281a:	4308      	orrs	r0, r1
    281c:	6258      	str	r0, [r3, #36]	; 0x24
    281e:	e774      	b.n	270a <tc_init+0xfa>
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) && (instance+1 < TC_INST_NUM))
    2820:	4643      	mov	r3, r8
    2822:	3301      	adds	r3, #1
    2824:	2b04      	cmp	r3, #4
    2826:	dd00      	ble.n	282a <tc_init+0x21a>
    2828:	e773      	b.n	2712 <tc_init+0x102>
		system_apb_clock_set_mask((enum system_clock_apb_bus)inst_mclk_apbmask[(instance+1)*2],
    282a:	ab02      	add	r3, sp, #8
    282c:	1cd1      	adds	r1, r2, #3
    282e:	0089      	lsls	r1, r1, #2
    2830:	58c9      	ldr	r1, [r1, r3]
    2832:	3202      	adds	r2, #2
    2834:	0092      	lsls	r2, r2, #2
    2836:	58d3      	ldr	r3, [r2, r3]
	switch (bus) {
    2838:	b2da      	uxtb	r2, r3
    283a:	2a04      	cmp	r2, #4
    283c:	d900      	bls.n	2840 <tc_init+0x230>
    283e:	e768      	b.n	2712 <tc_init+0x102>
    2840:	0093      	lsls	r3, r2, #2
    2842:	4a2e      	ldr	r2, [pc, #184]	; (28fc <tc_init+0x2ec>)
    2844:	58d3      	ldr	r3, [r2, r3]
    2846:	469f      	mov	pc, r3
			MCLK->APBAMASK.reg |= mask;
    2848:	4a29      	ldr	r2, [pc, #164]	; (28f0 <tc_init+0x2e0>)
    284a:	6953      	ldr	r3, [r2, #20]
    284c:	4319      	orrs	r1, r3
    284e:	6151      	str	r1, [r2, #20]
    2850:	e75f      	b.n	2712 <tc_init+0x102>
			MCLK->APBBMASK.reg |= mask;
    2852:	4a27      	ldr	r2, [pc, #156]	; (28f0 <tc_init+0x2e0>)
    2854:	6993      	ldr	r3, [r2, #24]
    2856:	4319      	orrs	r1, r3
    2858:	6191      	str	r1, [r2, #24]
    285a:	e75a      	b.n	2712 <tc_init+0x102>
			MCLK->APBCMASK.reg |= mask;
    285c:	4a24      	ldr	r2, [pc, #144]	; (28f0 <tc_init+0x2e0>)
    285e:	69d3      	ldr	r3, [r2, #28]
    2860:	4319      	orrs	r1, r3
    2862:	61d1      	str	r1, [r2, #28]
    2864:	e755      	b.n	2712 <tc_init+0x102>
			MCLK->APBDMASK.reg |= mask;
    2866:	4a22      	ldr	r2, [pc, #136]	; (28f0 <tc_init+0x2e0>)
    2868:	6a13      	ldr	r3, [r2, #32]
    286a:	4319      	orrs	r1, r3
    286c:	6211      	str	r1, [r2, #32]
    286e:	e750      	b.n	2712 <tc_init+0x102>
			MCLK->APBEMASK.reg |= mask;
    2870:	4b1f      	ldr	r3, [pc, #124]	; (28f0 <tc_init+0x2e0>)
    2872:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    2874:	4311      	orrs	r1, r2
    2876:	6259      	str	r1, [r3, #36]	; 0x24
    2878:	e74b      	b.n	2712 <tc_init+0x102>
    287a:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    287c:	2b00      	cmp	r3, #0
    287e:	d1fc      	bne.n	287a <tc_init+0x26a>
					config->counter_8_bit.value;
    2880:	3328      	adds	r3, #40	; 0x28
    2882:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    2884:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2886:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2888:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    288a:	2b00      	cmp	r3, #0
    288c:	d1fc      	bne.n	2888 <tc_init+0x278>
					config->counter_8_bit.period;
    288e:	3329      	adds	r3, #41	; 0x29
    2890:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    2892:	76eb      	strb	r3, [r5, #27]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2894:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    2896:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    2898:	2b00      	cmp	r3, #0
    289a:	d1fc      	bne.n	2896 <tc_init+0x286>
					config->counter_8_bit.compare_capture_channel[0];
    289c:	332a      	adds	r3, #42	; 0x2a
    289e:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    28a0:	772b      	strb	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28a2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    28a4:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    28a6:	2b00      	cmp	r3, #0
    28a8:	d1fc      	bne.n	28a4 <tc_init+0x294>
					config->counter_8_bit.compare_capture_channel[1];
    28aa:	332b      	adds	r3, #43	; 0x2b
    28ac:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    28ae:	776b      	strb	r3, [r5, #29]
			return STATUS_OK;
    28b0:	2000      	movs	r0, #0
    28b2:	e6e4      	b.n	267e <tc_init+0x6e>
    28b4:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    28b6:	2b00      	cmp	r3, #0
    28b8:	d1fc      	bne.n	28b4 <tc_init+0x2a4>
				= config->counter_32_bit.value;
    28ba:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    28bc:	616b      	str	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28be:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    28c0:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    28c2:	2b00      	cmp	r3, #0
    28c4:	d1fc      	bne.n	28c0 <tc_init+0x2b0>
			hw->COUNT32.CC[0].reg =
    28c6:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    28c8:	61eb      	str	r3, [r5, #28]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    28ca:	6822      	ldr	r2, [r4, #0]
	return (tc_module->SYNCBUSY.reg);
    28cc:	6913      	ldr	r3, [r2, #16]
			while (tc_is_syncing(module_inst)) {
    28ce:	2b00      	cmp	r3, #0
    28d0:	d1fc      	bne.n	28cc <tc_init+0x2bc>
					config->counter_32_bit.compare_capture_channel[1];
    28d2:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    28d4:	622b      	str	r3, [r5, #32]
			return STATUS_OK;
    28d6:	2000      	movs	r0, #0
    28d8:	e6d1      	b.n	267e <tc_init+0x6e>
    28da:	46c0      	nop			; (mov r8, r8)
    28dc:	000025d5 	.word	0x000025d5
    28e0:	0001a864 	.word	0x0001a864
    28e4:	20001148 	.word	0x20001148
    28e8:	0001a83c 	.word	0x0001a83c
    28ec:	0000248d 	.word	0x0000248d
    28f0:	40000400 	.word	0x40000400
    28f4:	00002391 	.word	0x00002391
    28f8:	00002321 	.word	0x00002321
    28fc:	0001a850 	.word	0x0001a850

00002900 <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    2900:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    2902:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    2904:	2b00      	cmp	r3, #0
    2906:	d1fc      	bne.n	2902 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Make certain that there are no conflicting commands in the register */
	tc_module->CTRLBCLR.reg = TC_CTRLBCLR_CMD_NONE;
    2908:	7113      	strb	r3, [r2, #4]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    290a:	6801      	ldr	r1, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    290c:	690b      	ldr	r3, [r1, #16]

	while (tc_is_syncing(module_inst)) {
    290e:	2b00      	cmp	r3, #0
    2910:	d1fc      	bne.n	290c <tc_get_count_value+0xc>
		/* Wait for sync */
	}

	/* Write command to execute */
	tc_module->CTRLBSET.reg = TC_CTRLBSET_CMD(TC_CTRLBSET_CMD_READSYNC_Val);
    2912:	3380      	adds	r3, #128	; 0x80
    2914:	7153      	strb	r3, [r2, #5]

	/* Read synchronization */
	tc_sync_read_count(module_inst);
	
	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2916:	6802      	ldr	r2, [r0, #0]
	return (tc_module->SYNCBUSY.reg);
    2918:	6913      	ldr	r3, [r2, #16]

	while (tc_is_syncing(module_inst)) {
    291a:	2b00      	cmp	r3, #0
    291c:	d1fc      	bne.n	2918 <tc_get_count_value+0x18>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    291e:	7903      	ldrb	r3, [r0, #4]
    2920:	2b04      	cmp	r3, #4
    2922:	d005      	beq.n	2930 <tc_get_count_value+0x30>
    2924:	2b08      	cmp	r3, #8
    2926:	d009      	beq.n	293c <tc_get_count_value+0x3c>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    2928:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    292a:	2b00      	cmp	r3, #0
    292c:	d003      	beq.n	2936 <tc_get_count_value+0x36>
}
    292e:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    2930:	7d10      	ldrb	r0, [r2, #20]
    2932:	b2c0      	uxtb	r0, r0
    2934:	e7fb      	b.n	292e <tc_get_count_value+0x2e>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    2936:	8a90      	ldrh	r0, [r2, #20]
    2938:	b280      	uxth	r0, r0
    293a:	e7f8      	b.n	292e <tc_get_count_value+0x2e>
			return tc_module->COUNT32.COUNT.reg;
    293c:	6950      	ldr	r0, [r2, #20]
    293e:	e7f6      	b.n	292e <tc_get_count_value+0x2e>

00002940 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    2940:	b510      	push	{r4, lr}
	Assert(module_inst);
	Assert(module_inst->hw);
	Assert(compare);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    2942:	6804      	ldr	r4, [r0, #0]
    2944:	6923      	ldr	r3, [r4, #16]

	while (tc_is_syncing(module_inst)) {
    2946:	2b00      	cmp	r3, #0
    2948:	d1fc      	bne.n	2944 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    294a:	7903      	ldrb	r3, [r0, #4]
    294c:	2b04      	cmp	r3, #4
    294e:	d006      	beq.n	295e <tc_set_compare_value+0x1e>
    2950:	2b08      	cmp	r3, #8
    2952:	d028      	beq.n	29a6 <tc_set_compare_value+0x66>
    2954:	2b00      	cmp	r3, #0
    2956:	d013      	beq.n	2980 <tc_set_compare_value+0x40>
				}
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    2958:	2317      	movs	r3, #23
}
    295a:	0018      	movs	r0, r3
    295c:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    295e:	2317      	movs	r3, #23
			if (channel_index <
    2960:	2901      	cmp	r1, #1
    2962:	d8fa      	bhi.n	295a <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    2964:	7e83      	ldrb	r3, [r0, #26]
    2966:	2b00      	cmp	r3, #0
    2968:	d005      	beq.n	2976 <tc_set_compare_value+0x36>
							(uint8_t)compare;
    296a:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CCBUF[channel_index].reg =
    296c:	1861      	adds	r1, r4, r1
    296e:	3130      	adds	r1, #48	; 0x30
    2970:	700a      	strb	r2, [r1, #0]
				return STATUS_OK;
    2972:	2300      	movs	r3, #0
    2974:	e7f1      	b.n	295a <tc_set_compare_value+0x1a>
							(uint8_t)compare;
    2976:	b2d2      	uxtb	r2, r2
					tc_module->COUNT8.CC[channel_index].reg  =
    2978:	1864      	adds	r4, r4, r1
    297a:	7722      	strb	r2, [r4, #28]
				return STATUS_OK;
    297c:	2300      	movs	r3, #0
    297e:	e7ec      	b.n	295a <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    2980:	2317      	movs	r3, #23
			if (channel_index <
    2982:	2901      	cmp	r1, #1
    2984:	d8e9      	bhi.n	295a <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    2986:	7e83      	ldrb	r3, [r0, #26]
    2988:	2b00      	cmp	r3, #0
    298a:	d005      	beq.n	2998 <tc_set_compare_value+0x58>
							(uint16_t)compare;
    298c:	b292      	uxth	r2, r2
					tc_module->COUNT16.CCBUF[channel_index].reg =
    298e:	3118      	adds	r1, #24
    2990:	0049      	lsls	r1, r1, #1
    2992:	530a      	strh	r2, [r1, r4]
				return STATUS_OK;
    2994:	2300      	movs	r3, #0
    2996:	e7e0      	b.n	295a <tc_set_compare_value+0x1a>
							(uint16_t)compare;
    2998:	b292      	uxth	r2, r2
					tc_module->COUNT16.CC[channel_index].reg =
    299a:	310c      	adds	r1, #12
    299c:	0049      	lsls	r1, r1, #1
    299e:	1864      	adds	r4, r4, r1
    29a0:	80a2      	strh	r2, [r4, #4]
				return STATUS_OK;
    29a2:	2300      	movs	r3, #0
    29a4:	e7d9      	b.n	295a <tc_set_compare_value+0x1a>
	return STATUS_ERR_INVALID_ARG;
    29a6:	2317      	movs	r3, #23
			if (channel_index <
    29a8:	2901      	cmp	r1, #1
    29aa:	d8d6      	bhi.n	295a <tc_set_compare_value+0x1a>
				if (module_inst->double_buffering_enabled){
    29ac:	7e83      	ldrb	r3, [r0, #26]
    29ae:	2b00      	cmp	r3, #0
    29b0:	d105      	bne.n	29be <tc_set_compare_value+0x7e>
					tc_module->COUNT32.CC[channel_index].reg =
    29b2:	3106      	adds	r1, #6
    29b4:	0089      	lsls	r1, r1, #2
    29b6:	1864      	adds	r4, r4, r1
    29b8:	6062      	str	r2, [r4, #4]
				return STATUS_OK;
    29ba:	2300      	movs	r3, #0
    29bc:	e7cd      	b.n	295a <tc_set_compare_value+0x1a>
					tc_module->COUNT32.CCBUF[channel_index].reg =
    29be:	310c      	adds	r1, #12
    29c0:	0089      	lsls	r1, r1, #2
    29c2:	510a      	str	r2, [r1, r4]
				return STATUS_OK;
    29c4:	2300      	movs	r3, #0
    29c6:	e7c8      	b.n	295a <tc_set_compare_value+0x1a>

000029c8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    29c8:	e7fe      	b.n	29c8 <Dummy_Handler>
	...

000029cc <Reset_Handler>:
{
    29cc:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    29ce:	4a1a      	ldr	r2, [pc, #104]	; (2a38 <Reset_Handler+0x6c>)
    29d0:	4b1a      	ldr	r3, [pc, #104]	; (2a3c <Reset_Handler+0x70>)
    29d2:	429a      	cmp	r2, r3
    29d4:	d011      	beq.n	29fa <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    29d6:	001a      	movs	r2, r3
    29d8:	4b19      	ldr	r3, [pc, #100]	; (2a40 <Reset_Handler+0x74>)
    29da:	429a      	cmp	r2, r3
    29dc:	d20d      	bcs.n	29fa <Reset_Handler+0x2e>
    29de:	4a19      	ldr	r2, [pc, #100]	; (2a44 <Reset_Handler+0x78>)
    29e0:	3303      	adds	r3, #3
    29e2:	1a9b      	subs	r3, r3, r2
    29e4:	089b      	lsrs	r3, r3, #2
    29e6:	3301      	adds	r3, #1
    29e8:	009b      	lsls	r3, r3, #2
    29ea:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    29ec:	4813      	ldr	r0, [pc, #76]	; (2a3c <Reset_Handler+0x70>)
    29ee:	4912      	ldr	r1, [pc, #72]	; (2a38 <Reset_Handler+0x6c>)
    29f0:	588c      	ldr	r4, [r1, r2]
    29f2:	5084      	str	r4, [r0, r2]
    29f4:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    29f6:	429a      	cmp	r2, r3
    29f8:	d1fa      	bne.n	29f0 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    29fa:	4a13      	ldr	r2, [pc, #76]	; (2a48 <Reset_Handler+0x7c>)
    29fc:	4b13      	ldr	r3, [pc, #76]	; (2a4c <Reset_Handler+0x80>)
    29fe:	429a      	cmp	r2, r3
    2a00:	d20a      	bcs.n	2a18 <Reset_Handler+0x4c>
    2a02:	43d3      	mvns	r3, r2
    2a04:	4911      	ldr	r1, [pc, #68]	; (2a4c <Reset_Handler+0x80>)
    2a06:	185b      	adds	r3, r3, r1
    2a08:	2103      	movs	r1, #3
    2a0a:	438b      	bics	r3, r1
    2a0c:	3304      	adds	r3, #4
    2a0e:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    2a10:	2100      	movs	r1, #0
    2a12:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    2a14:	4293      	cmp	r3, r2
    2a16:	d1fc      	bne.n	2a12 <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    2a18:	4a0d      	ldr	r2, [pc, #52]	; (2a50 <Reset_Handler+0x84>)
    2a1a:	21ff      	movs	r1, #255	; 0xff
    2a1c:	4b0d      	ldr	r3, [pc, #52]	; (2a54 <Reset_Handler+0x88>)
    2a1e:	438b      	bics	r3, r1
    2a20:	6093      	str	r3, [r2, #8]
        NVMCTRL->CTRLB.bit.MANW = 1;
    2a22:	4a0d      	ldr	r2, [pc, #52]	; (2a58 <Reset_Handler+0x8c>)
    2a24:	6853      	ldr	r3, [r2, #4]
    2a26:	397f      	subs	r1, #127	; 0x7f
    2a28:	430b      	orrs	r3, r1
    2a2a:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2a2c:	4b0b      	ldr	r3, [pc, #44]	; (2a5c <Reset_Handler+0x90>)
    2a2e:	4798      	blx	r3
        main();
    2a30:	4b0b      	ldr	r3, [pc, #44]	; (2a60 <Reset_Handler+0x94>)
    2a32:	4798      	blx	r3
    2a34:	e7fe      	b.n	2a34 <Reset_Handler+0x68>
    2a36:	46c0      	nop			; (mov r8, r8)
    2a38:	0001c23c 	.word	0x0001c23c
    2a3c:	20000000 	.word	0x20000000
    2a40:	20000a78 	.word	0x20000a78
    2a44:	20000004 	.word	0x20000004
    2a48:	20000a78 	.word	0x20000a78
    2a4c:	20001db8 	.word	0x20001db8
    2a50:	e000ed00 	.word	0xe000ed00
    2a54:	00000000 	.word	0x00000000
    2a58:	41004000 	.word	0x41004000
    2a5c:	00013d2d 	.word	0x00013d2d
    2a60:	0000acf1 	.word	0x0000acf1

00002a64 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    2a64:	b5f0      	push	{r4, r5, r6, r7, lr}
    2a66:	46c6      	mov	lr, r8
    2a68:	b500      	push	{lr}
    2a6a:	000c      	movs	r4, r1
    2a6c:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    2a6e:	2800      	cmp	r0, #0
    2a70:	d10f      	bne.n	2a92 <_read+0x2e>
		return -1;
	}

	for (; len > 0; --len) {
    2a72:	2a00      	cmp	r2, #0
    2a74:	dd11      	ble.n	2a9a <_read+0x36>
    2a76:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    2a78:	4e09      	ldr	r6, [pc, #36]	; (2aa0 <_read+0x3c>)
    2a7a:	4d0a      	ldr	r5, [pc, #40]	; (2aa4 <_read+0x40>)
    2a7c:	6830      	ldr	r0, [r6, #0]
    2a7e:	0021      	movs	r1, r4
    2a80:	682b      	ldr	r3, [r5, #0]
    2a82:	4798      	blx	r3
		ptr++;
    2a84:	3401      	adds	r4, #1
	for (; len > 0; --len) {
    2a86:	42bc      	cmp	r4, r7
    2a88:	d1f8      	bne.n	2a7c <_read+0x18>
		nChars++;
	}
	return nChars;
}
    2a8a:	4640      	mov	r0, r8
    2a8c:	bc04      	pop	{r2}
    2a8e:	4690      	mov	r8, r2
    2a90:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -1;
    2a92:	2301      	movs	r3, #1
    2a94:	425b      	negs	r3, r3
    2a96:	4698      	mov	r8, r3
    2a98:	e7f7      	b.n	2a8a <_read+0x26>
	for (; len > 0; --len) {
    2a9a:	4680      	mov	r8, r0
    2a9c:	e7f5      	b.n	2a8a <_read+0x26>
    2a9e:	46c0      	nop			; (mov r8, r8)
    2aa0:	20001164 	.word	0x20001164
    2aa4:	2000115c 	.word	0x2000115c

00002aa8 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    2aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2aaa:	46c6      	mov	lr, r8
    2aac:	b500      	push	{lr}
    2aae:	000e      	movs	r6, r1
    2ab0:	0015      	movs	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    2ab2:	3801      	subs	r0, #1
    2ab4:	2802      	cmp	r0, #2
    2ab6:	d810      	bhi.n	2ada <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    2ab8:	2a00      	cmp	r2, #0
    2aba:	d011      	beq.n	2ae0 <_write+0x38>
    2abc:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    2abe:	4b0c      	ldr	r3, [pc, #48]	; (2af0 <_write+0x48>)
    2ac0:	4698      	mov	r8, r3
    2ac2:	4f0c      	ldr	r7, [pc, #48]	; (2af4 <_write+0x4c>)
    2ac4:	4643      	mov	r3, r8
    2ac6:	6818      	ldr	r0, [r3, #0]
    2ac8:	5d31      	ldrb	r1, [r6, r4]
    2aca:	683b      	ldr	r3, [r7, #0]
    2acc:	4798      	blx	r3
    2ace:	2800      	cmp	r0, #0
    2ad0:	db08      	blt.n	2ae4 <_write+0x3c>
			return -1;
		}
		++nChars;
    2ad2:	3401      	adds	r4, #1
	for (; len != 0; --len) {
    2ad4:	42a5      	cmp	r5, r4
    2ad6:	d1f5      	bne.n	2ac4 <_write+0x1c>
    2ad8:	e006      	b.n	2ae8 <_write+0x40>
		return -1;
    2ada:	2401      	movs	r4, #1
    2adc:	4264      	negs	r4, r4
    2ade:	e003      	b.n	2ae8 <_write+0x40>
	for (; len != 0; --len) {
    2ae0:	0014      	movs	r4, r2
    2ae2:	e001      	b.n	2ae8 <_write+0x40>
			return -1;
    2ae4:	2401      	movs	r4, #1
    2ae6:	4264      	negs	r4, r4
	}
	return nChars;
}
    2ae8:	0020      	movs	r0, r4
    2aea:	bc04      	pop	{r2}
    2aec:	4690      	mov	r8, r2
    2aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2af0:	20001164 	.word	0x20001164
    2af4:	20001160 	.word	0x20001160

00002af8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
    2af8:	0003      	movs	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    2afa:	4a06      	ldr	r2, [pc, #24]	; (2b14 <_sbrk+0x1c>)
    2afc:	6812      	ldr	r2, [r2, #0]
    2afe:	2a00      	cmp	r2, #0
    2b00:	d004      	beq.n	2b0c <_sbrk+0x14>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    2b02:	4a04      	ldr	r2, [pc, #16]	; (2b14 <_sbrk+0x1c>)
    2b04:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    2b06:	18c3      	adds	r3, r0, r3
    2b08:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
}
    2b0a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    2b0c:	4902      	ldr	r1, [pc, #8]	; (2b18 <_sbrk+0x20>)
    2b0e:	4a01      	ldr	r2, [pc, #4]	; (2b14 <_sbrk+0x1c>)
    2b10:	6011      	str	r1, [r2, #0]
    2b12:	e7f6      	b.n	2b02 <_sbrk+0xa>
    2b14:	20000ad8 	.word	0x20000ad8
    2b18:	20003db8 	.word	0x20003db8

00002b1c <_close>:
}

extern int _close(int file)
{
	return -1;
}
    2b1c:	2001      	movs	r0, #1
    2b1e:	4240      	negs	r0, r0
    2b20:	4770      	bx	lr

00002b22 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    2b22:	2380      	movs	r3, #128	; 0x80
    2b24:	019b      	lsls	r3, r3, #6
    2b26:	604b      	str	r3, [r1, #4]

	return 0;
}
    2b28:	2000      	movs	r0, #0
    2b2a:	4770      	bx	lr

00002b2c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    2b2c:	2001      	movs	r0, #1
    2b2e:	4770      	bx	lr

00002b30 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    2b30:	2000      	movs	r0, #0
    2b32:	4770      	bx	lr

00002b34 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    2b34:	b570      	push	{r4, r5, r6, lr}
    2b36:	b082      	sub	sp, #8
    2b38:	0005      	movs	r5, r0
    2b3a:	000e      	movs	r6, r1
	uint16_t temp = 0;
    2b3c:	2200      	movs	r2, #0
    2b3e:	466b      	mov	r3, sp
    2b40:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    2b42:	4c06      	ldr	r4, [pc, #24]	; (2b5c <usart_serial_getchar+0x28>)
    2b44:	466b      	mov	r3, sp
    2b46:	1d99      	adds	r1, r3, #6
    2b48:	0028      	movs	r0, r5
    2b4a:	47a0      	blx	r4
    2b4c:	2800      	cmp	r0, #0
    2b4e:	d1f9      	bne.n	2b44 <usart_serial_getchar+0x10>

	*c = temp;
    2b50:	466b      	mov	r3, sp
    2b52:	3306      	adds	r3, #6
    2b54:	881b      	ldrh	r3, [r3, #0]
    2b56:	7033      	strb	r3, [r6, #0]
}
    2b58:	b002      	add	sp, #8
    2b5a:	bd70      	pop	{r4, r5, r6, pc}
    2b5c:	000019ad 	.word	0x000019ad

00002b60 <usart_serial_putchar>:
{
    2b60:	b570      	push	{r4, r5, r6, lr}
    2b62:	0005      	movs	r5, r0
	while(STATUS_OK !=usart_write_wait(module, c));
    2b64:	b28c      	uxth	r4, r1
    2b66:	4e03      	ldr	r6, [pc, #12]	; (2b74 <usart_serial_putchar+0x14>)
    2b68:	0021      	movs	r1, r4
    2b6a:	0028      	movs	r0, r5
    2b6c:	47b0      	blx	r6
    2b6e:	2800      	cmp	r0, #0
    2b70:	d1fa      	bne.n	2b68 <usart_serial_putchar+0x8>
}
    2b72:	bd70      	pop	{r4, r5, r6, pc}
    2b74:	00001981 	.word	0x00001981

00002b78 <USART_HOST_ISR_VECT>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
    2b78:	b510      	push	{r4, lr}
    2b7a:	b082      	sub	sp, #8
static inline enum status_code usart_serial_read_packet(
		struct usart_module *const module,
		uint8_t *rx_data,
		uint16_t length)
{
	return usart_read_buffer_wait(module, rx_data, length);
    2b7c:	466b      	mov	r3, sp
    2b7e:	1ddc      	adds	r4, r3, #7
    2b80:	2201      	movs	r2, #1
    2b82:	0021      	movs	r1, r4
    2b84:	480f      	ldr	r0, [pc, #60]	; (2bc4 <USART_HOST_ISR_VECT+0x4c>)
    2b86:	4b10      	ldr	r3, [pc, #64]	; (2bc8 <USART_HOST_ISR_VECT+0x50>)
    2b88:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
    2b8a:	b672      	cpsid	i
    2b8c:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
    2b90:	2200      	movs	r2, #0
    2b92:	4b0e      	ldr	r3, [pc, #56]	; (2bcc <USART_HOST_ISR_VECT+0x54>)
    2b94:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
    2b96:	4b0e      	ldr	r3, [pc, #56]	; (2bd0 <USART_HOST_ISR_VECT+0x58>)
    2b98:	781b      	ldrb	r3, [r3, #0]
    2b9a:	7821      	ldrb	r1, [r4, #0]
    2b9c:	4a0d      	ldr	r2, [pc, #52]	; (2bd4 <USART_HOST_ISR_VECT+0x5c>)
    2b9e:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
    2ba0:	2b7f      	cmp	r3, #127	; 0x7f
    2ba2:	d00a      	beq.n	2bba <USART_HOST_ISR_VECT+0x42>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
    2ba4:	3301      	adds	r3, #1
    2ba6:	4a0a      	ldr	r2, [pc, #40]	; (2bd0 <USART_HOST_ISR_VECT+0x58>)
    2ba8:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
    2baa:	2201      	movs	r2, #1
    2bac:	4b07      	ldr	r3, [pc, #28]	; (2bcc <USART_HOST_ISR_VECT+0x54>)
    2bae:	701a      	strb	r2, [r3, #0]
    2bb0:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    2bb4:	b662      	cpsie	i
}
    2bb6:	b002      	add	sp, #8
    2bb8:	bd10      	pop	{r4, pc}
		serial_rx_buf_tail = 0x00;
    2bba:	2200      	movs	r2, #0
    2bbc:	4b04      	ldr	r3, [pc, #16]	; (2bd0 <USART_HOST_ISR_VECT+0x58>)
    2bbe:	701a      	strb	r2, [r3, #0]
    2bc0:	e7f3      	b.n	2baa <USART_HOST_ISR_VECT+0x32>
    2bc2:	46c0      	nop			; (mov r8, r8)
    2bc4:	20000adc 	.word	0x20000adc
    2bc8:	00001a1d 	.word	0x00001a1d
    2bcc:	20000008 	.word	0x20000008
    2bd0:	20000b91 	.word	0x20000b91
    2bd4:	20000b10 	.word	0x20000b10

00002bd8 <sio2host_init>:
{
    2bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
    2bda:	b091      	sub	sp, #68	; 0x44
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    2bdc:	2380      	movs	r3, #128	; 0x80
    2bde:	05db      	lsls	r3, r3, #23
    2be0:	9300      	str	r3, [sp, #0]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    2be2:	2300      	movs	r3, #0
    2be4:	9301      	str	r3, [sp, #4]
	config->parity           = USART_PARITY_NONE;
    2be6:	22ff      	movs	r2, #255	; 0xff
    2be8:	4669      	mov	r1, sp
    2bea:	810a      	strh	r2, [r1, #8]
	config->stopbits         = USART_STOPBITS_1;
    2bec:	2200      	movs	r2, #0
    2bee:	728b      	strb	r3, [r1, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    2bf0:	72cb      	strb	r3, [r1, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    2bf2:	2401      	movs	r4, #1
    2bf4:	2124      	movs	r1, #36	; 0x24
    2bf6:	4668      	mov	r0, sp
    2bf8:	5444      	strb	r4, [r0, r1]
	config->transmitter_enable = true;
    2bfa:	3101      	adds	r1, #1
    2bfc:	5444      	strb	r4, [r0, r1]
	config->clock_polarity_inverted = false;
    2bfe:	3101      	adds	r1, #1
    2c00:	5443      	strb	r3, [r0, r1]
	config->use_external_clock = false;
    2c02:	3101      	adds	r1, #1
    2c04:	5443      	strb	r3, [r0, r1]
	config->ext_clock_freq   = 0;
    2c06:	930a      	str	r3, [sp, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    2c08:	3105      	adds	r1, #5
    2c0a:	5443      	strb	r3, [r0, r1]
	config->generator_source = GCLK_GENERATOR_0;
    2c0c:	3101      	adds	r1, #1
    2c0e:	5443      	strb	r3, [r0, r1]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    2c10:	9305      	str	r3, [sp, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    2c12:	8203      	strh	r3, [r0, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    2c14:	76c3      	strb	r3, [r0, #27]
	config->lin_header_delay = LIN_MASTER_HEADER_DELAY_0;
	config->lin_break_length = LIN_MASTER_BREAK_LENGTH_13_BIT;
#endif

#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification  = false;
    2c16:	7602      	strb	r2, [r0, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable            = false;
    2c18:	7702      	strb	r2, [r0, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                  = false;
    2c1a:	7642      	strb	r2, [r0, #25]
	config->receive_pulse_length                    = 19;
    2c1c:	2313      	movs	r3, #19
    2c1e:	7683      	strb	r3, [r0, #26]
	config->iso7816_config.inhibit_nack             = ISO7816_INHIBIT_NACK_DISABLE;
	config->iso7816_config.successive_recv_nack     = ISO7816_SUCCESSIVE_RECV_NACK_DISABLE;
	config->iso7816_config.max_iterations           = 7;
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable              = false;
    2c20:	7742      	strb	r2, [r0, #29]
	host_uart_config.mux_setting = HOST_SERCOM_MUX_SETTING;
    2c22:	2380      	movs	r3, #128	; 0x80
    2c24:	035b      	lsls	r3, r3, #13
    2c26:	9303      	str	r3, [sp, #12]
	host_uart_config.pinmux_pad0 = HOST_SERCOM_PINMUX_PAD0;
    2c28:	4b2f      	ldr	r3, [pc, #188]	; (2ce8 <sio2host_init+0x110>)
    2c2a:	930c      	str	r3, [sp, #48]	; 0x30
	host_uart_config.pinmux_pad1 = HOST_SERCOM_PINMUX_PAD1;
    2c2c:	4b2f      	ldr	r3, [pc, #188]	; (2cec <sio2host_init+0x114>)
    2c2e:	930d      	str	r3, [sp, #52]	; 0x34
	host_uart_config.pinmux_pad2 = HOST_SERCOM_PINMUX_PAD2;
    2c30:	2301      	movs	r3, #1
    2c32:	425b      	negs	r3, r3
    2c34:	930e      	str	r3, [sp, #56]	; 0x38
	host_uart_config.pinmux_pad3 = HOST_SERCOM_PINMUX_PAD3;
    2c36:	930f      	str	r3, [sp, #60]	; 0x3c
	host_uart_config.baudrate    = USART_HOST_BAUDRATE;
    2c38:	23e1      	movs	r3, #225	; 0xe1
    2c3a:	025b      	lsls	r3, r3, #9
    2c3c:	9308      	str	r3, [sp, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    2c3e:	4d2c      	ldr	r5, [pc, #176]	; (2cf0 <sio2host_init+0x118>)
    2c40:	4b2c      	ldr	r3, [pc, #176]	; (2cf4 <sio2host_init+0x11c>)
    2c42:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    2c44:	4a2c      	ldr	r2, [pc, #176]	; (2cf8 <sio2host_init+0x120>)
    2c46:	4b2d      	ldr	r3, [pc, #180]	; (2cfc <sio2host_init+0x124>)
    2c48:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    2c4a:	4a2d      	ldr	r2, [pc, #180]	; (2d00 <sio2host_init+0x128>)
    2c4c:	4b2d      	ldr	r3, [pc, #180]	; (2d04 <sio2host_init+0x12c>)
    2c4e:	601a      	str	r2, [r3, #0]
	if (usart_init(module, hw, config) == STATUS_OK) {
    2c50:	466a      	mov	r2, sp
    2c52:	2184      	movs	r1, #132	; 0x84
    2c54:	05c9      	lsls	r1, r1, #23
    2c56:	0028      	movs	r0, r5
    2c58:	4b2b      	ldr	r3, [pc, #172]	; (2d08 <sio2host_init+0x130>)
    2c5a:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    2c5c:	4f2b      	ldr	r7, [pc, #172]	; (2d0c <sio2host_init+0x134>)
    2c5e:	683b      	ldr	r3, [r7, #0]
    2c60:	6898      	ldr	r0, [r3, #8]
    2c62:	2100      	movs	r1, #0
    2c64:	4e2a      	ldr	r6, [pc, #168]	; (2d10 <sio2host_init+0x138>)
    2c66:	47b0      	blx	r6
	setbuf(stdin, NULL);
    2c68:	683b      	ldr	r3, [r7, #0]
    2c6a:	6858      	ldr	r0, [r3, #4]
    2c6c:	2100      	movs	r1, #0
    2c6e:	47b0      	blx	r6
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2c70:	682e      	ldr	r6, [r5, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2c72:	0030      	movs	r0, r6
    2c74:	4b27      	ldr	r3, [pc, #156]	; (2d14 <sio2host_init+0x13c>)
    2c76:	4798      	blx	r3
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2c78:	231f      	movs	r3, #31
    2c7a:	4018      	ands	r0, r3
    2c7c:	4084      	lsls	r4, r0
    2c7e:	4b26      	ldr	r3, [pc, #152]	; (2d18 <sio2host_init+0x140>)
    2c80:	601c      	str	r4, [r3, #0]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2c82:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2c84:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2c86:	2b00      	cmp	r3, #0
    2c88:	d1fc      	bne.n	2c84 <sio2host_init+0xac>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    2c8a:	6833      	ldr	r3, [r6, #0]
    2c8c:	2202      	movs	r2, #2
    2c8e:	4313      	orrs	r3, r2
    2c90:	6033      	str	r3, [r6, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2c92:	4b17      	ldr	r3, [pc, #92]	; (2cf0 <sio2host_init+0x118>)
    2c94:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    2c96:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2c98:	2a00      	cmp	r2, #0
    2c9a:	d1fc      	bne.n	2c96 <sio2host_init+0xbe>
			module->receiver_enabled = true;
			break;

		case USART_TRANSCEIVER_TX:
			/* Enable TX */
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_TXEN;
    2c9c:	6859      	ldr	r1, [r3, #4]
    2c9e:	2280      	movs	r2, #128	; 0x80
    2ca0:	0252      	lsls	r2, r2, #9
    2ca2:	430a      	orrs	r2, r1
    2ca4:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = true;
    2ca6:	2101      	movs	r1, #1
    2ca8:	4a11      	ldr	r2, [pc, #68]	; (2cf0 <sio2host_init+0x118>)
    2caa:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    2cac:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2cae:	2a00      	cmp	r2, #0
    2cb0:	d1fc      	bne.n	2cac <sio2host_init+0xd4>
	return (usart_hw->SYNCBUSY.reg);
    2cb2:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2cb4:	2a00      	cmp	r2, #0
    2cb6:	d1fc      	bne.n	2cb2 <sio2host_init+0xda>
			usart_hw->CTRLB.reg |= SERCOM_USART_CTRLB_RXEN;
    2cb8:	6859      	ldr	r1, [r3, #4]
    2cba:	2280      	movs	r2, #128	; 0x80
    2cbc:	0292      	lsls	r2, r2, #10
    2cbe:	430a      	orrs	r2, r1
    2cc0:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = true;
    2cc2:	2101      	movs	r1, #1
    2cc4:	4a0a      	ldr	r2, [pc, #40]	; (2cf0 <sio2host_init+0x118>)
    2cc6:	7191      	strb	r1, [r2, #6]
	return (usart_hw->SYNCBUSY.reg);
    2cc8:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2cca:	2a00      	cmp	r2, #0
    2ccc:	d1fc      	bne.n	2cc8 <sio2host_init+0xf0>
	USART_HOST_RX_ISR_ENABLE();
    2cce:	4913      	ldr	r1, [pc, #76]	; (2d1c <sio2host_init+0x144>)
    2cd0:	2000      	movs	r0, #0
    2cd2:	4b13      	ldr	r3, [pc, #76]	; (2d20 <sio2host_init+0x148>)
    2cd4:	4798      	blx	r3
    2cd6:	2204      	movs	r2, #4
    2cd8:	2384      	movs	r3, #132	; 0x84
    2cda:	05db      	lsls	r3, r3, #23
    2cdc:	759a      	strb	r2, [r3, #22]
    2cde:	32fc      	adds	r2, #252	; 0xfc
    2ce0:	4b0d      	ldr	r3, [pc, #52]	; (2d18 <sio2host_init+0x140>)
    2ce2:	601a      	str	r2, [r3, #0]
}
    2ce4:	b011      	add	sp, #68	; 0x44
    2ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2ce8:	00040003 	.word	0x00040003
    2cec:	00050003 	.word	0x00050003
    2cf0:	20000adc 	.word	0x20000adc
    2cf4:	20001164 	.word	0x20001164
    2cf8:	00002b61 	.word	0x00002b61
    2cfc:	20001160 	.word	0x20001160
    2d00:	00002b35 	.word	0x00002b35
    2d04:	2000115c 	.word	0x2000115c
    2d08:	00001615 	.word	0x00001615
    2d0c:	200000cc 	.word	0x200000cc
    2d10:	00013fe5 	.word	0x00013fe5
    2d14:	000011b5 	.word	0x000011b5
    2d18:	e000e100 	.word	0xe000e100
    2d1c:	00002b79 	.word	0x00002b79
    2d20:	00001179 	.word	0x00001179

00002d24 <sio2host_deinit>:
{
    2d24:	b570      	push	{r4, r5, r6, lr}
	SercomUsart *const usart_hw = &(module->hw->USART);
    2d26:	4d15      	ldr	r5, [pc, #84]	; (2d7c <sio2host_deinit+0x58>)
    2d28:	682c      	ldr	r4, [r5, #0]
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
    2d2a:	0020      	movs	r0, r4
    2d2c:	4b14      	ldr	r3, [pc, #80]	; (2d80 <sio2host_deinit+0x5c>)
    2d2e:	4798      	blx	r3
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2d30:	231f      	movs	r3, #31
    2d32:	4018      	ands	r0, r3
    2d34:	3b1e      	subs	r3, #30
    2d36:	4083      	lsls	r3, r0
    2d38:	2280      	movs	r2, #128	; 0x80
    2d3a:	4912      	ldr	r1, [pc, #72]	; (2d84 <sio2host_deinit+0x60>)
    2d3c:	508b      	str	r3, [r1, r2]
	SercomUsart *const usart_hw = &(module->hw->USART);
    2d3e:	682a      	ldr	r2, [r5, #0]
	return (usart_hw->SYNCBUSY.reg);
    2d40:	69d3      	ldr	r3, [r2, #28]
	while (usart_is_syncing(module)) {
    2d42:	2b00      	cmp	r3, #0
    2d44:	d1fc      	bne.n	2d40 <sio2host_deinit+0x1c>
	usart_hw->CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    2d46:	6823      	ldr	r3, [r4, #0]
    2d48:	2202      	movs	r2, #2
    2d4a:	4393      	bics	r3, r2
    2d4c:	6023      	str	r3, [r4, #0]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    2d4e:	4b0b      	ldr	r3, [pc, #44]	; (2d7c <sio2host_deinit+0x58>)
    2d50:	681b      	ldr	r3, [r3, #0]
	return (usart_hw->SYNCBUSY.reg);
    2d52:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2d54:	2a00      	cmp	r2, #0
    2d56:	d1fc      	bne.n	2d52 <sio2host_deinit+0x2e>
			module->receiver_enabled = false;
			break;

		case USART_TRANSCEIVER_TX:
			/* Disable TX */
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_TXEN;
    2d58:	685a      	ldr	r2, [r3, #4]
    2d5a:	490b      	ldr	r1, [pc, #44]	; (2d88 <sio2host_deinit+0x64>)
    2d5c:	400a      	ands	r2, r1
    2d5e:	605a      	str	r2, [r3, #4]
			module->transmitter_enabled = false;
    2d60:	2100      	movs	r1, #0
    2d62:	4a06      	ldr	r2, [pc, #24]	; (2d7c <sio2host_deinit+0x58>)
    2d64:	71d1      	strb	r1, [r2, #7]
	return (usart_hw->SYNCBUSY.reg);
    2d66:	69da      	ldr	r2, [r3, #28]
	while (usart_is_syncing(module)) {
    2d68:	2a00      	cmp	r2, #0
    2d6a:	d1fc      	bne.n	2d66 <sio2host_deinit+0x42>
			usart_hw->CTRLB.reg &= ~SERCOM_USART_CTRLB_RXEN;
    2d6c:	685a      	ldr	r2, [r3, #4]
    2d6e:	4907      	ldr	r1, [pc, #28]	; (2d8c <sio2host_deinit+0x68>)
    2d70:	400a      	ands	r2, r1
    2d72:	605a      	str	r2, [r3, #4]
			module->receiver_enabled = false;
    2d74:	2200      	movs	r2, #0
    2d76:	4b01      	ldr	r3, [pc, #4]	; (2d7c <sio2host_deinit+0x58>)
    2d78:	719a      	strb	r2, [r3, #6]
}
    2d7a:	bd70      	pop	{r4, r5, r6, pc}
    2d7c:	20000adc 	.word	0x20000adc
    2d80:	000011b5 	.word	0x000011b5
    2d84:	e000e100 	.word	0xe000e100
    2d88:	fffeffff 	.word	0xfffeffff
    2d8c:	fffdffff 	.word	0xfffdffff

00002d90 <sio2host_rx>:
{
    2d90:	b570      	push	{r4, r5, r6, lr}
    2d92:	0002      	movs	r2, r0
	if(serial_rx_buf_tail >= serial_rx_buf_head)
    2d94:	4b1f      	ldr	r3, [pc, #124]	; (2e14 <sio2host_rx+0x84>)
    2d96:	781c      	ldrb	r4, [r3, #0]
    2d98:	4b1f      	ldr	r3, [pc, #124]	; (2e18 <sio2host_rx+0x88>)
    2d9a:	781b      	ldrb	r3, [r3, #0]
    2d9c:	429c      	cmp	r4, r3
    2d9e:	d319      	bcc.n	2dd4 <sio2host_rx+0x44>
		serial_rx_count = serial_rx_buf_tail - serial_rx_buf_head;
    2da0:	1ae3      	subs	r3, r4, r3
    2da2:	481e      	ldr	r0, [pc, #120]	; (2e1c <sio2host_rx+0x8c>)
    2da4:	7003      	strb	r3, [r0, #0]
	if (0 == serial_rx_count) {
    2da6:	4b1d      	ldr	r3, [pc, #116]	; (2e1c <sio2host_rx+0x8c>)
    2da8:	7818      	ldrb	r0, [r3, #0]
    2daa:	2800      	cmp	r0, #0
    2dac:	d031      	beq.n	2e12 <sio2host_rx+0x82>
	if (SERIAL_RX_BUF_SIZE_HOST <= serial_rx_count) {
    2dae:	b243      	sxtb	r3, r0
    2db0:	2b00      	cmp	r3, #0
    2db2:	db15      	blt.n	2de0 <sio2host_rx+0x50>
    2db4:	1c03      	adds	r3, r0, #0
    2db6:	4288      	cmp	r0, r1
    2db8:	d900      	bls.n	2dbc <sio2host_rx+0x2c>
    2dba:	1c0b      	adds	r3, r1, #0
    2dbc:	b2d8      	uxtb	r0, r3
	while (max_length > 0) {
    2dbe:	2800      	cmp	r0, #0
    2dc0:	d027      	beq.n	2e12 <sio2host_rx+0x82>
    2dc2:	4b15      	ldr	r3, [pc, #84]	; (2e18 <sio2host_rx+0x88>)
    2dc4:	781b      	ldrb	r3, [r3, #0]
    2dc6:	1e44      	subs	r4, r0, #1
    2dc8:	b2e4      	uxtb	r4, r4
    2dca:	3401      	adds	r4, #1
    2dcc:	1914      	adds	r4, r2, r4
		*data = serial_rx_buf[serial_rx_buf_head];
    2dce:	4d14      	ldr	r5, [pc, #80]	; (2e20 <sio2host_rx+0x90>)
			serial_rx_buf_head = 0;
    2dd0:	2600      	movs	r6, #0
    2dd2:	e014      	b.n	2dfe <sio2host_rx+0x6e>
		serial_rx_count = serial_rx_buf_tail + (SERIAL_RX_BUF_SIZE_HOST - serial_rx_buf_head);
    2dd4:	0020      	movs	r0, r4
    2dd6:	3880      	subs	r0, #128	; 0x80
    2dd8:	1ac3      	subs	r3, r0, r3
    2dda:	4810      	ldr	r0, [pc, #64]	; (2e1c <sio2host_rx+0x8c>)
    2ddc:	7003      	strb	r3, [r0, #0]
    2dde:	e7e2      	b.n	2da6 <sio2host_rx+0x16>
		serial_rx_buf_head = serial_rx_buf_tail;
    2de0:	4b0d      	ldr	r3, [pc, #52]	; (2e18 <sio2host_rx+0x88>)
    2de2:	701c      	strb	r4, [r3, #0]
		serial_rx_count = SERIAL_RX_BUF_SIZE_HOST;
    2de4:	2080      	movs	r0, #128	; 0x80
    2de6:	4b0d      	ldr	r3, [pc, #52]	; (2e1c <sio2host_rx+0x8c>)
    2de8:	7018      	strb	r0, [r3, #0]
		if (SERIAL_RX_BUF_SIZE_HOST <= max_length) {
    2dea:	b24b      	sxtb	r3, r1
    2dec:	2b00      	cmp	r3, #0
    2dee:	db01      	blt.n	2df4 <sio2host_rx+0x64>
    2df0:	0008      	movs	r0, r1
    2df2:	e7e4      	b.n	2dbe <sio2host_rx+0x2e>
			max_length = SERIAL_RX_BUF_SIZE_HOST;
    2df4:	2080      	movs	r0, #128	; 0x80
    2df6:	e7e4      	b.n	2dc2 <sio2host_rx+0x32>
			serial_rx_buf_head = 0;
    2df8:	0033      	movs	r3, r6
	while (max_length > 0) {
    2dfa:	4294      	cmp	r4, r2
    2dfc:	d007      	beq.n	2e0e <sio2host_rx+0x7e>
		*data = serial_rx_buf[serial_rx_buf_head];
    2dfe:	5ce9      	ldrb	r1, [r5, r3]
    2e00:	7011      	strb	r1, [r2, #0]
		data++;
    2e02:	3201      	adds	r2, #1
		if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_head) {
    2e04:	2b7f      	cmp	r3, #127	; 0x7f
    2e06:	d0f7      	beq.n	2df8 <sio2host_rx+0x68>
			serial_rx_buf_head++;
    2e08:	3301      	adds	r3, #1
    2e0a:	b2db      	uxtb	r3, r3
    2e0c:	e7f5      	b.n	2dfa <sio2host_rx+0x6a>
    2e0e:	4a02      	ldr	r2, [pc, #8]	; (2e18 <sio2host_rx+0x88>)
    2e10:	7013      	strb	r3, [r2, #0]
}
    2e12:	bd70      	pop	{r4, r5, r6, pc}
    2e14:	20000b91 	.word	0x20000b91
    2e18:	20000b90 	.word	0x20000b90
    2e1c:	20000b92 	.word	0x20000b92
    2e20:	20000b10 	.word	0x20000b10

00002e24 <sio2host_getchar>:
{
    2e24:	b510      	push	{r4, lr}
    2e26:	b082      	sub	sp, #8
	while (0 == sio2host_rx(&c, 1)) {
    2e28:	4c05      	ldr	r4, [pc, #20]	; (2e40 <sio2host_getchar+0x1c>)
    2e2a:	2101      	movs	r1, #1
    2e2c:	466b      	mov	r3, sp
    2e2e:	1dd8      	adds	r0, r3, #7
    2e30:	47a0      	blx	r4
    2e32:	2800      	cmp	r0, #0
    2e34:	d0f9      	beq.n	2e2a <sio2host_getchar+0x6>
	return c;
    2e36:	466b      	mov	r3, sp
    2e38:	79d8      	ldrb	r0, [r3, #7]
}
    2e3a:	b002      	add	sp, #8
    2e3c:	bd10      	pop	{r4, pc}
    2e3e:	46c0      	nop			; (mov r8, r8)
    2e40:	00002d91 	.word	0x00002d91

00002e44 <HAL_SPISend>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    2e44:	4b13      	ldr	r3, [pc, #76]	; (2e94 <HAL_SPISend+0x50>)
    2e46:	681b      	ldr	r3, [r3, #0]
static uint8_t HAL_SPISend(uint8_t data)
{
	uint16_t read_val = 0;
	
	/* Write the byte in the transceiver data register */
	while (!spi_is_ready_to_write(&master));
    2e48:	2101      	movs	r1, #1
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    2e4a:	7e1a      	ldrb	r2, [r3, #24]
    2e4c:	420a      	tst	r2, r1
    2e4e:	d0fc      	beq.n	2e4a <HAL_SPISend+0x6>
    2e50:	7e1a      	ldrb	r2, [r3, #24]
	if (!spi_is_ready_to_write(module)) {
    2e52:	07d2      	lsls	r2, r2, #31
    2e54:	d500      	bpl.n	2e58 <HAL_SPISend+0x14>
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    2e56:	6298      	str	r0, [r3, #40]	; 0x28
	spi_write(&master, data);
	while (!spi_is_write_complete(&master));
    2e58:	2102      	movs	r1, #2
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
    2e5a:	7e1a      	ldrb	r2, [r3, #24]
    2e5c:	420a      	tst	r2, r1
    2e5e:	d0fc      	beq.n	2e5a <HAL_SPISend+0x16>
	
	while (!spi_is_ready_to_read(&master));
    2e60:	2104      	movs	r1, #4
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    2e62:	7e1a      	ldrb	r2, [r3, #24]
    2e64:	420a      	tst	r2, r1
    2e66:	d0fc      	beq.n	2e62 <HAL_SPISend+0x1e>
    2e68:	7e1a      	ldrb	r2, [r3, #24]
	uint16_t read_val = 0;
    2e6a:	2000      	movs	r0, #0
	if (!spi_is_ready_to_read(module)) {
    2e6c:	0752      	lsls	r2, r2, #29
    2e6e:	d50a      	bpl.n	2e86 <HAL_SPISend+0x42>
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    2e70:	8b5a      	ldrh	r2, [r3, #26]
    2e72:	0752      	lsls	r2, r2, #29
    2e74:	d501      	bpl.n	2e7a <HAL_SPISend+0x36>
		spi_module->STATUS.reg = SERCOM_SPI_STATUS_BUFOVF;
    2e76:	2204      	movs	r2, #4
    2e78:	835a      	strh	r2, [r3, #26]
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    2e7a:	4a06      	ldr	r2, [pc, #24]	; (2e94 <HAL_SPISend+0x50>)
    2e7c:	7992      	ldrb	r2, [r2, #6]
    2e7e:	2a01      	cmp	r2, #1
    2e80:	d003      	beq.n	2e8a <HAL_SPISend+0x46>
		*rx_data = (uint8_t)spi_module->DATA.reg;
    2e82:	6a98      	ldr	r0, [r3, #40]	; 0x28
    2e84:	b2c0      	uxtb	r0, r0
	spi_read(&master, &read_val);
	
	return ((uint8_t)read_val);
    2e86:	b2c0      	uxtb	r0, r0
}
    2e88:	4770      	bx	lr
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    2e8a:	6a98      	ldr	r0, [r3, #40]	; 0x28
    2e8c:	05c0      	lsls	r0, r0, #23
    2e8e:	0dc0      	lsrs	r0, r0, #23
    2e90:	e7f9      	b.n	2e86 <HAL_SPISend+0x42>
    2e92:	46c0      	nop			; (mov r8, r8)
    2e94:	20000ba0 	.word	0x20000ba0

00002e98 <HAL_ResetPinMakeOutput>:
{
    2e98:	b500      	push	{lr}
    2e9a:	b083      	sub	sp, #12
	config->input_pull = PORT_PIN_PULL_UP;
    2e9c:	a901      	add	r1, sp, #4
    2e9e:	2301      	movs	r3, #1
    2ea0:	704b      	strb	r3, [r1, #1]
	config->powersave  = false;
    2ea2:	2200      	movs	r2, #0
    2ea4:	708a      	strb	r2, [r1, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    2ea6:	700b      	strb	r3, [r1, #0]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    2ea8:	202f      	movs	r0, #47	; 0x2f
    2eaa:	4b02      	ldr	r3, [pc, #8]	; (2eb4 <HAL_ResetPinMakeOutput+0x1c>)
    2eac:	4798      	blx	r3
}
    2eae:	b003      	add	sp, #12
    2eb0:	bd00      	pop	{pc}
    2eb2:	46c0      	nop			; (mov r8, r8)
    2eb4:	00000a4d 	.word	0x00000a4d

00002eb8 <HAL_RadioDIO2Callback>:
{
    2eb8:	b510      	push	{r4, lr}
  if (interruptHandlerDio2)
    2eba:	4b05      	ldr	r3, [pc, #20]	; (2ed0 <HAL_RadioDIO2Callback+0x18>)
    2ebc:	681b      	ldr	r3, [r3, #0]
    2ebe:	2b00      	cmp	r3, #0
    2ec0:	d004      	beq.n	2ecc <HAL_RadioDIO2Callback+0x14>
	PMM_Wakeup();
    2ec2:	4b04      	ldr	r3, [pc, #16]	; (2ed4 <HAL_RadioDIO2Callback+0x1c>)
    2ec4:	4798      	blx	r3
    interruptHandlerDio2();
    2ec6:	4b02      	ldr	r3, [pc, #8]	; (2ed0 <HAL_RadioDIO2Callback+0x18>)
    2ec8:	681b      	ldr	r3, [r3, #0]
    2eca:	4798      	blx	r3
}
    2ecc:	bd10      	pop	{r4, pc}
    2ece:	46c0      	nop			; (mov r8, r8)
    2ed0:	20000b9c 	.word	0x20000b9c
    2ed4:	00003405 	.word	0x00003405

00002ed8 <HAL_RadioDIO1Callback>:
{
    2ed8:	b510      	push	{r4, lr}
  if (interruptHandlerDio1)
    2eda:	4b05      	ldr	r3, [pc, #20]	; (2ef0 <HAL_RadioDIO1Callback+0x18>)
    2edc:	681b      	ldr	r3, [r3, #0]
    2ede:	2b00      	cmp	r3, #0
    2ee0:	d004      	beq.n	2eec <HAL_RadioDIO1Callback+0x14>
	PMM_Wakeup();
    2ee2:	4b04      	ldr	r3, [pc, #16]	; (2ef4 <HAL_RadioDIO1Callback+0x1c>)
    2ee4:	4798      	blx	r3
    interruptHandlerDio1();
    2ee6:	4b02      	ldr	r3, [pc, #8]	; (2ef0 <HAL_RadioDIO1Callback+0x18>)
    2ee8:	681b      	ldr	r3, [r3, #0]
    2eea:	4798      	blx	r3
}
    2eec:	bd10      	pop	{r4, pc}
    2eee:	46c0      	nop			; (mov r8, r8)
    2ef0:	20000b98 	.word	0x20000b98
    2ef4:	00003405 	.word	0x00003405

00002ef8 <HAL_RadioDIO0Callback>:
{
    2ef8:	b510      	push	{r4, lr}
  if (interruptHandlerDio0)
    2efa:	4b05      	ldr	r3, [pc, #20]	; (2f10 <HAL_RadioDIO0Callback+0x18>)
    2efc:	681b      	ldr	r3, [r3, #0]
    2efe:	2b00      	cmp	r3, #0
    2f00:	d004      	beq.n	2f0c <HAL_RadioDIO0Callback+0x14>
	PMM_Wakeup();
    2f02:	4b04      	ldr	r3, [pc, #16]	; (2f14 <HAL_RadioDIO0Callback+0x1c>)
    2f04:	4798      	blx	r3
    interruptHandlerDio0();
    2f06:	4b02      	ldr	r3, [pc, #8]	; (2f10 <HAL_RadioDIO0Callback+0x18>)
    2f08:	681b      	ldr	r3, [r3, #0]
    2f0a:	4798      	blx	r3
}
    2f0c:	bd10      	pop	{r4, pc}
    2f0e:	46c0      	nop			; (mov r8, r8)
    2f10:	20000b94 	.word	0x20000b94
    2f14:	00003405 	.word	0x00003405

00002f18 <HAL_SPICSAssert>:
{
    2f18:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, true);
    2f1a:	2201      	movs	r2, #1
    2f1c:	4902      	ldr	r1, [pc, #8]	; (2f28 <HAL_SPICSAssert+0x10>)
    2f1e:	4803      	ldr	r0, [pc, #12]	; (2f2c <HAL_SPICSAssert+0x14>)
    2f20:	4b03      	ldr	r3, [pc, #12]	; (2f30 <HAL_SPICSAssert+0x18>)
    2f22:	4798      	blx	r3
}
    2f24:	bd10      	pop	{r4, pc}
    2f26:	46c0      	nop			; (mov r8, r8)
    2f28:	20001168 	.word	0x20001168
    2f2c:	20000ba0 	.word	0x20000ba0
    2f30:	00001521 	.word	0x00001521

00002f34 <HAL_SPICSDeassert>:
{
    2f34:	b510      	push	{r4, lr}
	spi_select_slave(&master, &slave, false);
    2f36:	2200      	movs	r2, #0
    2f38:	4902      	ldr	r1, [pc, #8]	; (2f44 <HAL_SPICSDeassert+0x10>)
    2f3a:	4803      	ldr	r0, [pc, #12]	; (2f48 <HAL_SPICSDeassert+0x14>)
    2f3c:	4b03      	ldr	r3, [pc, #12]	; (2f4c <HAL_SPICSDeassert+0x18>)
    2f3e:	4798      	blx	r3
}
    2f40:	bd10      	pop	{r4, pc}
    2f42:	46c0      	nop			; (mov r8, r8)
    2f44:	20001168 	.word	0x20001168
    2f48:	20000ba0 	.word	0x20000ba0
    2f4c:	00001521 	.word	0x00001521

00002f50 <HAL_RadioInit>:
{
    2f50:	b5f0      	push	{r4, r5, r6, r7, lr}
    2f52:	46d6      	mov	lr, sl
    2f54:	464f      	mov	r7, r9
    2f56:	4646      	mov	r6, r8
    2f58:	b5c0      	push	{r6, r7, lr}
    2f5a:	b090      	sub	sp, #64	; 0x40
	config->input_pull = PORT_PIN_PULL_UP;
    2f5c:	ac01      	add	r4, sp, #4
    2f5e:	2601      	movs	r6, #1
    2f60:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    2f62:	2500      	movs	r5, #0
    2f64:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2f66:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(SX_RF_SPI_SCK, &pin_conf);
    2f68:	0021      	movs	r1, r4
    2f6a:	2052      	movs	r0, #82	; 0x52
    2f6c:	4f52      	ldr	r7, [pc, #328]	; (30b8 <HAL_RadioInit+0x168>)
    2f6e:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_MOSI, &pin_conf);
    2f70:	0021      	movs	r1, r4
    2f72:	203e      	movs	r0, #62	; 0x3e
    2f74:	47b8      	blx	r7
	port_pin_set_config(SX_RF_SPI_CS, &pin_conf);
    2f76:	0021      	movs	r1, r4
    2f78:	203f      	movs	r0, #63	; 0x3f
    2f7a:	47b8      	blx	r7
	port_pin_set_config(SX_RF_RESET_PIN, &pin_conf);
    2f7c:	0021      	movs	r1, r4
    2f7e:	202f      	movs	r0, #47	; 0x2f
    2f80:	47b8      	blx	r7
		port_base->OUTSET.reg = pin_mask;
    2f82:	2280      	movs	r2, #128	; 0x80
    2f84:	02d2      	lsls	r2, r2, #11
    2f86:	4b4d      	ldr	r3, [pc, #308]	; (30bc <HAL_RadioInit+0x16c>)
    2f88:	619a      	str	r2, [r3, #24]
    2f8a:	4b4d      	ldr	r3, [pc, #308]	; (30c0 <HAL_RadioInit+0x170>)
    2f8c:	2280      	movs	r2, #128	; 0x80
    2f8e:	05d2      	lsls	r2, r2, #23
    2f90:	619a      	str	r2, [r3, #24]
    2f92:	2280      	movs	r2, #128	; 0x80
    2f94:	0612      	lsls	r2, r2, #24
    2f96:	619a      	str	r2, [r3, #24]
    2f98:	2280      	movs	r2, #128	; 0x80
    2f9a:	0212      	lsls	r2, r2, #8
    2f9c:	619a      	str	r2, [r3, #24]
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2f9e:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(SX_RF_SPI_MISO, &pin_conf);
    2fa0:	0021      	movs	r1, r4
    2fa2:	2053      	movs	r0, #83	; 0x53
    2fa4:	47b8      	blx	r7
	extint_chan_get_config_defaults(&config_extint_chan);
    2fa6:	ac02      	add	r4, sp, #8
    2fa8:	0020      	movs	r0, r4
    2faa:	4b46      	ldr	r3, [pc, #280]	; (30c4 <HAL_RadioInit+0x174>)
    2fac:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO0_EIC_PIN;
    2fae:	2330      	movs	r3, #48	; 0x30
    2fb0:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO0_EIC_MUX;
    2fb2:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    2fb4:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    2fb6:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO0_EIC_LINE, &config_extint_chan);
    2fb8:	0021      	movs	r1, r4
    2fba:	2000      	movs	r0, #0
    2fbc:	4b42      	ldr	r3, [pc, #264]	; (30c8 <HAL_RadioInit+0x178>)
    2fbe:	469a      	mov	sl, r3
    2fc0:	4798      	blx	r3
	extint_register_callback(HAL_RadioDIO0Callback,DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    2fc2:	2200      	movs	r2, #0
    2fc4:	2100      	movs	r1, #0
    2fc6:	4841      	ldr	r0, [pc, #260]	; (30cc <HAL_RadioInit+0x17c>)
    2fc8:	4b41      	ldr	r3, [pc, #260]	; (30d0 <HAL_RadioInit+0x180>)
    2fca:	4699      	mov	r9, r3
    2fcc:	4798      	blx	r3
	extint_chan_enable_callback(DIO0_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    2fce:	2100      	movs	r1, #0
    2fd0:	2000      	movs	r0, #0
    2fd2:	4b40      	ldr	r3, [pc, #256]	; (30d4 <HAL_RadioInit+0x184>)
    2fd4:	4698      	mov	r8, r3
    2fd6:	4798      	blx	r3
	config_extint_chan.gpio_pin           = DIO1_EIC_PIN;
    2fd8:	230b      	movs	r3, #11
    2fda:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO1_EIC_MUX;
    2fdc:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    2fde:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    2fe0:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO1_EIC_LINE, &config_extint_chan);
    2fe2:	0021      	movs	r1, r4
    2fe4:	200b      	movs	r0, #11
    2fe6:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO1Callback,DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    2fe8:	2200      	movs	r2, #0
    2fea:	210b      	movs	r1, #11
    2fec:	483a      	ldr	r0, [pc, #232]	; (30d8 <HAL_RadioInit+0x188>)
    2fee:	47c8      	blx	r9
	extint_chan_enable_callback(DIO1_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    2ff0:	2100      	movs	r1, #0
    2ff2:	200b      	movs	r0, #11
    2ff4:	47c0      	blx	r8
	config_extint_chan.gpio_pin           = DIO2_EIC_PIN;
    2ff6:	230c      	movs	r3, #12
    2ff8:	9302      	str	r3, [sp, #8]
	config_extint_chan.gpio_pin_mux       = DIO2_EIC_MUX;
    2ffa:	6065      	str	r5, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_NONE;
    2ffc:	7225      	strb	r5, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    2ffe:	72e6      	strb	r6, [r4, #11]
	extint_chan_set_config(DIO2_EIC_LINE, &config_extint_chan);
    3000:	0021      	movs	r1, r4
    3002:	200c      	movs	r0, #12
    3004:	47d0      	blx	sl
	extint_register_callback(HAL_RadioDIO2Callback,DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    3006:	2200      	movs	r2, #0
    3008:	210c      	movs	r1, #12
    300a:	4834      	ldr	r0, [pc, #208]	; (30dc <HAL_RadioInit+0x18c>)
    300c:	47c8      	blx	r9
	extint_chan_enable_callback(DIO2_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    300e:	2100      	movs	r1, #0
    3010:	200c      	movs	r0, #12
    3012:	47c0      	blx	r8
	slave->ss_pin          = config->ss_pin;
    3014:	4b32      	ldr	r3, [pc, #200]	; (30e0 <HAL_RadioInit+0x190>)
    3016:	4698      	mov	r8, r3
    3018:	233f      	movs	r3, #63	; 0x3f
    301a:	4642      	mov	r2, r8
    301c:	7013      	strb	r3, [r2, #0]
	slave->address_enabled = config->address_enabled;
    301e:	7055      	strb	r5, [r2, #1]
	slave->address         = config->address;
    3020:	7095      	strb	r5, [r2, #2]
	config->input_pull = PORT_PIN_PULL_UP;
    3022:	7066      	strb	r6, [r4, #1]
	config->powersave  = false;
    3024:	70a5      	strb	r5, [r4, #2]
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
    3026:	7026      	strb	r6, [r4, #0]
	port_pin_set_config(slave->ss_pin, &pin_conf);
    3028:	0021      	movs	r1, r4
    302a:	203f      	movs	r0, #63	; 0x3f
    302c:	47b8      	blx	r7
	port_pin_set_output_level(slave->ss_pin, true);
    302e:	4643      	mov	r3, r8
    3030:	781a      	ldrb	r2, [r3, #0]
	if (port_index < PORT_INST_NUM) {
    3032:	09d1      	lsrs	r1, r2, #7
		return NULL;
    3034:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    3036:	2900      	cmp	r1, #0
    3038:	d104      	bne.n	3044 <HAL_RadioInit+0xf4>
		return &(ports[port_index]->Group[group_index]);
    303a:	0953      	lsrs	r3, r2, #5
    303c:	01db      	lsls	r3, r3, #7
    303e:	4929      	ldr	r1, [pc, #164]	; (30e4 <HAL_RadioInit+0x194>)
    3040:	468c      	mov	ip, r1
    3042:	4463      	add	r3, ip
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3044:	211f      	movs	r1, #31
    3046:	4011      	ands	r1, r2
    3048:	2201      	movs	r2, #1
    304a:	0010      	movs	r0, r2
    304c:	4088      	lsls	r0, r1
		port_base->OUTSET.reg = pin_mask;
    304e:	6198      	str	r0, [r3, #24]
	config->mode             = SPI_MODE_MASTER;
    3050:	ac02      	add	r4, sp, #8
    3052:	7022      	strb	r2, [r4, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
    3054:	2300      	movs	r3, #0
    3056:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
    3058:	9304      	str	r3, [sp, #16]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
    305a:	7423      	strb	r3, [r4, #16]
	config->run_in_standby   = false;
    305c:	7463      	strb	r3, [r4, #17]
	config->receiver_enable  = true;
    305e:	74a2      	strb	r2, [r4, #18]
	config->select_slave_low_detect_enable= true;
    3060:	74e2      	strb	r2, [r4, #19]
	config->master_slave_select_enable= false;
    3062:	7523      	strb	r3, [r4, #20]
	config->generator_source = GCLK_GENERATOR_0;
    3064:	3223      	adds	r2, #35	; 0x23
    3066:	54a3      	strb	r3, [r4, r2]
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
    3068:	3a18      	subs	r2, #24
    306a:	2100      	movs	r1, #0
    306c:	a808      	add	r0, sp, #32
    306e:	4b1e      	ldr	r3, [pc, #120]	; (30e8 <HAL_RadioInit+0x198>)
    3070:	4798      	blx	r3
	config_spi_master.mode_specific.master.baudrate = SX_RF_SPI_BAUDRATE;
    3072:	4b1e      	ldr	r3, [pc, #120]	; (30ec <HAL_RadioInit+0x19c>)
    3074:	61a3      	str	r3, [r4, #24]
	config_spi_master.mux_setting = SX_RF_SPI_SERCOM_MUX_SETTING;
    3076:	2380      	movs	r3, #128	; 0x80
    3078:	025b      	lsls	r3, r3, #9
    307a:	60e3      	str	r3, [r4, #12]
	config_spi_master.pinmux_pad0 = SX_RF_SPI_SERCOM_PINMUX_PAD0;
    307c:	4b1c      	ldr	r3, [pc, #112]	; (30f0 <HAL_RadioInit+0x1a0>)
    307e:	62a3      	str	r3, [r4, #40]	; 0x28
	config_spi_master.pinmux_pad1 = PINMUX_UNUSED;
    3080:	2301      	movs	r3, #1
    3082:	425b      	negs	r3, r3
    3084:	62e3      	str	r3, [r4, #44]	; 0x2c
	config_spi_master.pinmux_pad2 = SX_RF_SPI_SERCOM_PINMUX_PAD2;
    3086:	4b1b      	ldr	r3, [pc, #108]	; (30f4 <HAL_RadioInit+0x1a4>)
    3088:	6323      	str	r3, [r4, #48]	; 0x30
	config_spi_master.pinmux_pad3 = SX_RF_SPI_SERCOM_PINMUX_PAD3;
    308a:	4b1b      	ldr	r3, [pc, #108]	; (30f8 <HAL_RadioInit+0x1a8>)
    308c:	6363      	str	r3, [r4, #52]	; 0x34
	spi_init(&master, SX_RF_SPI, &config_spi_master);	
    308e:	4d1b      	ldr	r5, [pc, #108]	; (30fc <HAL_RadioInit+0x1ac>)
    3090:	0022      	movs	r2, r4
    3092:	491b      	ldr	r1, [pc, #108]	; (3100 <HAL_RadioInit+0x1b0>)
    3094:	0028      	movs	r0, r5
    3096:	4b1b      	ldr	r3, [pc, #108]	; (3104 <HAL_RadioInit+0x1b4>)
    3098:	4798      	blx	r3
	SercomSpi *const spi_module = &(module->hw->SPI);
    309a:	682a      	ldr	r2, [r5, #0]
	return (spi_module->SYNCBUSY.reg);
    309c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    309e:	2b00      	cmp	r3, #0
    30a0:	d1fc      	bne.n	309c <HAL_RadioInit+0x14c>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    30a2:	6813      	ldr	r3, [r2, #0]
    30a4:	2102      	movs	r1, #2
    30a6:	430b      	orrs	r3, r1
    30a8:	6013      	str	r3, [r2, #0]
}
    30aa:	b010      	add	sp, #64	; 0x40
    30ac:	bc1c      	pop	{r2, r3, r4}
    30ae:	4690      	mov	r8, r2
    30b0:	4699      	mov	r9, r3
    30b2:	46a2      	mov	sl, r4
    30b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30b6:	46c0      	nop			; (mov r8, r8)
    30b8:	00000a4d 	.word	0x00000a4d
    30bc:	40002900 	.word	0x40002900
    30c0:	40002880 	.word	0x40002880
    30c4:	00000631 	.word	0x00000631
    30c8:	00000645 	.word	0x00000645
    30cc:	00002ef9 	.word	0x00002ef9
    30d0:	000004f1 	.word	0x000004f1
    30d4:	0000051d 	.word	0x0000051d
    30d8:	00002ed9 	.word	0x00002ed9
    30dc:	00002eb9 	.word	0x00002eb9
    30e0:	20001168 	.word	0x20001168
    30e4:	40002800 	.word	0x40002800
    30e8:	00013e31 	.word	0x00013e31
    30ec:	001e8480 	.word	0x001e8480
    30f0:	00530005 	.word	0x00530005
    30f4:	003e0005 	.word	0x003e0005
    30f8:	00520005 	.word	0x00520005
    30fc:	20000ba0 	.word	0x20000ba0
    3100:	42001000 	.word	0x42001000
    3104:	00001245 	.word	0x00001245

00003108 <HAL_Radio_resources_init>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    3108:	4b07      	ldr	r3, [pc, #28]	; (3128 <HAL_Radio_resources_init+0x20>)
    310a:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    310c:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    310e:	2b00      	cmp	r3, #0
    3110:	d1fc      	bne.n	310c <HAL_Radio_resources_init+0x4>
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    3112:	6813      	ldr	r3, [r2, #0]
    3114:	2102      	movs	r1, #2
    3116:	430b      	orrs	r3, r1
    3118:	6013      	str	r3, [r2, #0]
	SercomSpi *const spi_module = &(module->hw->SPI);
    311a:	4b03      	ldr	r3, [pc, #12]	; (3128 <HAL_Radio_resources_init+0x20>)
    311c:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    311e:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(&master)) {
    3120:	2b00      	cmp	r3, #0
    3122:	d1fc      	bne.n	311e <HAL_Radio_resources_init+0x16>
}
    3124:	4770      	bx	lr
    3126:	46c0      	nop			; (mov r8, r8)
    3128:	20000ba0 	.word	0x20000ba0

0000312c <HAL_RadioDeInit>:
	SercomSpi *const spi_module = &(module->hw->SPI);
    312c:	4b06      	ldr	r3, [pc, #24]	; (3148 <HAL_RadioDeInit+0x1c>)
    312e:	681a      	ldr	r2, [r3, #0]
	return (spi_module->SYNCBUSY.reg);
    3130:	69d3      	ldr	r3, [r2, #28]
	while (spi_is_syncing(module)) {
    3132:	2b00      	cmp	r3, #0
    3134:	d1fc      	bne.n	3130 <HAL_RadioDeInit+0x4>
	spi_module->INTENCLR.reg = SERCOM_SPI_INTENCLR_MASK;
    3136:	338f      	adds	r3, #143	; 0x8f
    3138:	7513      	strb	r3, [r2, #20]
	spi_module->INTFLAG.reg = SERCOM_SPI_INTFLAG_MASK;
    313a:	7613      	strb	r3, [r2, #24]
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    313c:	6813      	ldr	r3, [r2, #0]
    313e:	2102      	movs	r1, #2
    3140:	438b      	bics	r3, r1
    3142:	6013      	str	r3, [r2, #0]
}
    3144:	4770      	bx	lr
    3146:	46c0      	nop			; (mov r8, r8)
    3148:	20000ba0 	.word	0x20000ba0

0000314c <RADIO_Reset>:
{
    314c:	b570      	push	{r4, r5, r6, lr}
    314e:	b082      	sub	sp, #8
	HAL_ResetPinMakeOutput();
    3150:	4c0a      	ldr	r4, [pc, #40]	; (317c <RADIO_Reset+0x30>)
    3152:	47a0      	blx	r4
		port_base->OUTCLR.reg = pin_mask;
    3154:	4d0a      	ldr	r5, [pc, #40]	; (3180 <RADIO_Reset+0x34>)
    3156:	2680      	movs	r6, #128	; 0x80
    3158:	0236      	lsls	r6, r6, #8
    315a:	616e      	str	r6, [r5, #20]
	SystemBlockingWaitMs(1);
    315c:	2001      	movs	r0, #1
    315e:	4b09      	ldr	r3, [pc, #36]	; (3184 <RADIO_Reset+0x38>)
    3160:	4798      	blx	r3
	config->direction  = PORT_PIN_DIR_INPUT;
    3162:	a901      	add	r1, sp, #4
    3164:	2300      	movs	r3, #0
    3166:	700b      	strb	r3, [r1, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    3168:	2201      	movs	r2, #1
    316a:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
    316c:	708b      	strb	r3, [r1, #2]
	port_pin_set_config(SX_RF_RESET_PIN,&pin_conf);
    316e:	202f      	movs	r0, #47	; 0x2f
    3170:	4b05      	ldr	r3, [pc, #20]	; (3188 <RADIO_Reset+0x3c>)
    3172:	4798      	blx	r3
		port_base->OUTSET.reg = pin_mask;
    3174:	61ae      	str	r6, [r5, #24]
	HAL_ResetPinMakeOutput();
    3176:	47a0      	blx	r4
}
    3178:	b002      	add	sp, #8
    317a:	bd70      	pop	{r4, r5, r6, pc}
    317c:	00002e99 	.word	0x00002e99
    3180:	40002880 	.word	0x40002880
    3184:	000033d1 	.word	0x000033d1
    3188:	00000a4d 	.word	0x00000a4d

0000318c <RADIO_RegisterWrite>:
{
    318c:	b570      	push	{r4, r5, r6, lr}
    318e:	0004      	movs	r4, r0
    3190:	000d      	movs	r5, r1
	HAL_SPICSAssert();
    3192:	4b05      	ldr	r3, [pc, #20]	; (31a8 <RADIO_RegisterWrite+0x1c>)
    3194:	4798      	blx	r3
	HAL_SPISend(REG_WRITE_CMD | reg);
    3196:	2080      	movs	r0, #128	; 0x80
    3198:	4320      	orrs	r0, r4
    319a:	4c04      	ldr	r4, [pc, #16]	; (31ac <RADIO_RegisterWrite+0x20>)
    319c:	47a0      	blx	r4
	HAL_SPISend(value);
    319e:	0028      	movs	r0, r5
    31a0:	47a0      	blx	r4
	HAL_SPICSDeassert();
    31a2:	4b03      	ldr	r3, [pc, #12]	; (31b0 <RADIO_RegisterWrite+0x24>)
    31a4:	4798      	blx	r3
}
    31a6:	bd70      	pop	{r4, r5, r6, pc}
    31a8:	00002f19 	.word	0x00002f19
    31ac:	00002e45 	.word	0x00002e45
    31b0:	00002f35 	.word	0x00002f35

000031b4 <RADIO_RegisterRead>:
{
    31b4:	b510      	push	{r4, lr}
    31b6:	0004      	movs	r4, r0
	HAL_SPICSAssert();
    31b8:	4b06      	ldr	r3, [pc, #24]	; (31d4 <RADIO_RegisterRead+0x20>)
    31ba:	4798      	blx	r3
	HAL_SPISend(reg);
    31bc:	207f      	movs	r0, #127	; 0x7f
    31be:	4020      	ands	r0, r4
    31c0:	4c05      	ldr	r4, [pc, #20]	; (31d8 <RADIO_RegisterRead+0x24>)
    31c2:	47a0      	blx	r4
	readValue = HAL_SPISend(0xFF);
    31c4:	20ff      	movs	r0, #255	; 0xff
    31c6:	47a0      	blx	r4
    31c8:	0004      	movs	r4, r0
	HAL_SPICSDeassert();
    31ca:	4b04      	ldr	r3, [pc, #16]	; (31dc <RADIO_RegisterRead+0x28>)
    31cc:	4798      	blx	r3
}
    31ce:	0020      	movs	r0, r4
    31d0:	bd10      	pop	{r4, pc}
    31d2:	46c0      	nop			; (mov r8, r8)
    31d4:	00002f19 	.word	0x00002f19
    31d8:	00002e45 	.word	0x00002e45
    31dc:	00002f35 	.word	0x00002f35

000031e0 <RADIO_FrameWrite>:
{
    31e0:	b570      	push	{r4, r5, r6, lr}
    31e2:	0004      	movs	r4, r0
    31e4:	000e      	movs	r6, r1
    31e6:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    31e8:	4b0a      	ldr	r3, [pc, #40]	; (3214 <RADIO_FrameWrite+0x34>)
    31ea:	4798      	blx	r3
    HAL_SPISend(REG_WRITE_CMD | offset);
    31ec:	2080      	movs	r0, #128	; 0x80
    31ee:	4320      	orrs	r0, r4
    31f0:	4b09      	ldr	r3, [pc, #36]	; (3218 <RADIO_FrameWrite+0x38>)
    31f2:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    31f4:	2d00      	cmp	r5, #0
    31f6:	d00a      	beq.n	320e <RADIO_FrameWrite+0x2e>
    31f8:	0034      	movs	r4, r6
    31fa:	3d01      	subs	r5, #1
    31fc:	b2ed      	uxtb	r5, r5
    31fe:	3501      	adds	r5, #1
    3200:	1975      	adds	r5, r6, r5
	    HAL_SPISend(buffer[i]);
    3202:	4e05      	ldr	r6, [pc, #20]	; (3218 <RADIO_FrameWrite+0x38>)
    3204:	7820      	ldrb	r0, [r4, #0]
    3206:	47b0      	blx	r6
    3208:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    320a:	42ac      	cmp	r4, r5
    320c:	d1fa      	bne.n	3204 <RADIO_FrameWrite+0x24>
    HAL_SPICSDeassert();
    320e:	4b03      	ldr	r3, [pc, #12]	; (321c <RADIO_FrameWrite+0x3c>)
    3210:	4798      	blx	r3
}
    3212:	bd70      	pop	{r4, r5, r6, pc}
    3214:	00002f19 	.word	0x00002f19
    3218:	00002e45 	.word	0x00002e45
    321c:	00002f35 	.word	0x00002f35

00003220 <RADIO_FrameRead>:
{
    3220:	b570      	push	{r4, r5, r6, lr}
    3222:	0004      	movs	r4, r0
    3224:	000e      	movs	r6, r1
    3226:	0015      	movs	r5, r2
    HAL_SPICSAssert();
    3228:	4b0a      	ldr	r3, [pc, #40]	; (3254 <RADIO_FrameRead+0x34>)
    322a:	4798      	blx	r3
    HAL_SPISend(offset);
    322c:	0020      	movs	r0, r4
    322e:	4b0a      	ldr	r3, [pc, #40]	; (3258 <RADIO_FrameRead+0x38>)
    3230:	4798      	blx	r3
    for (uint8_t i = 0; i < bufferLen; i++)
    3232:	2d00      	cmp	r5, #0
    3234:	d00b      	beq.n	324e <RADIO_FrameRead+0x2e>
    3236:	0034      	movs	r4, r6
    3238:	3d01      	subs	r5, #1
    323a:	b2ed      	uxtb	r5, r5
    323c:	3501      	adds	r5, #1
    323e:	1975      	adds	r5, r6, r5
	    buffer[i] = HAL_SPISend(0xFF);
    3240:	4e05      	ldr	r6, [pc, #20]	; (3258 <RADIO_FrameRead+0x38>)
    3242:	20ff      	movs	r0, #255	; 0xff
    3244:	47b0      	blx	r6
    3246:	7020      	strb	r0, [r4, #0]
    3248:	3401      	adds	r4, #1
    for (uint8_t i = 0; i < bufferLen; i++)
    324a:	42ac      	cmp	r4, r5
    324c:	d1f9      	bne.n	3242 <RADIO_FrameRead+0x22>
    HAL_SPICSDeassert();
    324e:	4b03      	ldr	r3, [pc, #12]	; (325c <RADIO_FrameRead+0x3c>)
    3250:	4798      	blx	r3
}
    3252:	bd70      	pop	{r4, r5, r6, pc}
    3254:	00002f19 	.word	0x00002f19
    3258:	00002e45 	.word	0x00002e45
    325c:	00002f35 	.word	0x00002f35

00003260 <HAL_RegisterDioInterruptHandler>:
 * \param[in] dioPin  - DIO pin
 * \param[in] handler - function to be called upon given DIO interrupt
 */
void HAL_RegisterDioInterruptHandler(uint8_t dioPin, DioInterruptHandler_t handler)
{
  switch (dioPin)
    3260:	2802      	cmp	r0, #2
    3262:	d007      	beq.n	3274 <HAL_RegisterDioInterruptHandler+0x14>
    3264:	2804      	cmp	r0, #4
    3266:	d008      	beq.n	327a <HAL_RegisterDioInterruptHandler+0x1a>
    3268:	2801      	cmp	r0, #1
    326a:	d000      	beq.n	326e <HAL_RegisterDioInterruptHandler+0xe>
#endif

    default:
      break;
  }
}
    326c:	4770      	bx	lr
      interruptHandlerDio0 = handler;
    326e:	4b04      	ldr	r3, [pc, #16]	; (3280 <HAL_RegisterDioInterruptHandler+0x20>)
    3270:	6019      	str	r1, [r3, #0]
      break;
    3272:	e7fb      	b.n	326c <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio1 = handler;
    3274:	4b03      	ldr	r3, [pc, #12]	; (3284 <HAL_RegisterDioInterruptHandler+0x24>)
    3276:	6019      	str	r1, [r3, #0]
      break;
    3278:	e7f8      	b.n	326c <HAL_RegisterDioInterruptHandler+0xc>
      interruptHandlerDio2 = handler;
    327a:	4b03      	ldr	r3, [pc, #12]	; (3288 <HAL_RegisterDioInterruptHandler+0x28>)
    327c:	6019      	str	r1, [r3, #0]
}
    327e:	e7f5      	b.n	326c <HAL_RegisterDioInterruptHandler+0xc>
    3280:	20000b94 	.word	0x20000b94
    3284:	20000b98 	.word	0x20000b98
    3288:	20000b9c 	.word	0x20000b9c

0000328c <HAL_EnableRFCtrl>:

void HAL_EnableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
   if (RFCtrl1 == RFO_HF)
    328c:	2801      	cmp	r0, #1
    328e:	d000      	beq.n	3292 <HAL_EnableRFCtrl+0x6>
   {
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_ACTIVE);		
   }
#endif	
}
    3290:	4770      	bx	lr
    3292:	2280      	movs	r2, #128	; 0x80
    3294:	0192      	lsls	r2, r2, #6
    3296:	4b01      	ldr	r3, [pc, #4]	; (329c <HAL_EnableRFCtrl+0x10>)
    3298:	619a      	str	r2, [r3, #24]
    329a:	e7f9      	b.n	3290 <HAL_EnableRFCtrl+0x4>
    329c:	40002800 	.word	0x40002800

000032a0 <HAL_DisableRFCtrl>:

void HAL_DisableRFCtrl(RFCtrl1_t RFCtrl1, RFCtrl2_t RFCtrl2)
{
	/* In standard SAMR34_XPRO, Only RFO_HF and PA_BOOST needs to be controlled by a GPIO pin */
#ifdef RFSWITCH_ENABLE
	if (RFCtrl1 == RFO_HF)
    32a0:	2801      	cmp	r0, #1
    32a2:	d000      	beq.n	32a6 <HAL_DisableRFCtrl+0x6>
	{
		port_pin_set_output_level(RF_SWITCH_PIN, RF_SWITCH_INACTIVE);	
	}
#endif	
}
    32a4:	4770      	bx	lr
		port_base->OUTCLR.reg = pin_mask;
    32a6:	2280      	movs	r2, #128	; 0x80
    32a8:	0192      	lsls	r2, r2, #6
    32aa:	4b01      	ldr	r3, [pc, #4]	; (32b0 <HAL_DisableRFCtrl+0x10>)
    32ac:	615a      	str	r2, [r3, #20]
    32ae:	e7f9      	b.n	32a4 <HAL_DisableRFCtrl+0x4>
    32b0:	40002800 	.word	0x40002800

000032b4 <HAL_GetRadioClkStabilizationDelay>:
 * \param[out] Time value in ms
 */
uint8_t HAL_GetRadioClkStabilizationDelay(void)
{
	return RADIO_CLK_STABILITATION_DELAY;
}
    32b4:	2002      	movs	r0, #2
    32b6:	4770      	bx	lr

000032b8 <HAL_GetRadioClkSrc>:
 * \param[out] Type of clock source TCXO or XTAL
 */
RadioClockSources_t HAL_GetRadioClkSrc(void)
{
	return RADIO_CLK_SRC;
}
    32b8:	2000      	movs	r0, #0
    32ba:	4770      	bx	lr

000032bc <HAL_TCXOPowerOn>:
 *
 * \param[in] None
 * \param[out] None
 */
void HAL_TCXOPowerOn(void)
{
    32bc:	b510      	push	{r4, lr}
		port_base->OUTSET.reg = pin_mask;
    32be:	2280      	movs	r2, #128	; 0x80
    32c0:	0092      	lsls	r2, r2, #2
    32c2:	4b03      	ldr	r3, [pc, #12]	; (32d0 <HAL_TCXOPowerOn+0x14>)
    32c4:	619a      	str	r2, [r3, #24]
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_ACTIVE);
	delay_ms(RADIO_CLK_STABILITATION_DELAY);
    32c6:	2002      	movs	r0, #2
    32c8:	4b02      	ldr	r3, [pc, #8]	; (32d4 <HAL_TCXOPowerOn+0x18>)
    32ca:	4798      	blx	r3
#endif
}
    32cc:	bd10      	pop	{r4, pc}
    32ce:	46c0      	nop			; (mov r8, r8)
    32d0:	40002800 	.word	0x40002800
    32d4:	00000181 	.word	0x00000181

000032d8 <HAL_TCXOPowerOff>:
		port_base->OUTCLR.reg = pin_mask;
    32d8:	2280      	movs	r2, #128	; 0x80
    32da:	0092      	lsls	r2, r2, #2
    32dc:	4b01      	ldr	r3, [pc, #4]	; (32e4 <HAL_TCXOPowerOff+0xc>)
    32de:	615a      	str	r2, [r3, #20]
void HAL_TCXOPowerOff(void)
{
#ifdef TCXO_ENABLE
	port_pin_set_output_level(TCXO_PWR_PIN, TCXO_PWR_INACTIVE);
#endif
}
    32e0:	4770      	bx	lr
    32e2:	46c0      	nop			; (mov r8, r8)
    32e4:	40002800 	.word	0x40002800

000032e8 <HAL_Sleep>:
 *
 * \param[in] mode - sleep mode
 */
void HAL_Sleep(HAL_SleepMode_t mode)
{
	switch (mode)
    32e8:	2801      	cmp	r0, #1
    32ea:	d002      	beq.n	32f2 <HAL_Sleep+0xa>
    32ec:	2802      	cmp	r0, #2
    32ee:	d00c      	beq.n	330a <HAL_Sleep+0x22>
		{
			/* other sleep modes are not implemented currently */
			break;
		}
	}
}
    32f0:	4770      	bx	lr
	PM->SLEEPCFG.reg = sleep_mode;
    32f2:	2204      	movs	r2, #4
    32f4:	2380      	movs	r3, #128	; 0x80
    32f6:	05db      	lsls	r3, r3, #23
    32f8:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    32fa:	001a      	movs	r2, r3
    32fc:	7853      	ldrb	r3, [r2, #1]
    32fe:	2b04      	cmp	r3, #4
    3300:	d1fc      	bne.n	32fc <HAL_Sleep+0x14>
  __ASM volatile ("dsb");
    3302:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    3306:	bf30      	wfi
    3308:	e7f2      	b.n	32f0 <HAL_Sleep+0x8>
	PM->SLEEPCFG.reg = sleep_mode;
    330a:	2205      	movs	r2, #5
    330c:	2380      	movs	r3, #128	; 0x80
    330e:	05db      	lsls	r3, r3, #23
    3310:	705a      	strb	r2, [r3, #1]
	while(PM->SLEEPCFG.reg != sleep_mode) ;
    3312:	001a      	movs	r2, r3
    3314:	7853      	ldrb	r3, [r2, #1]
    3316:	2b05      	cmp	r3, #5
    3318:	d1fc      	bne.n	3314 <HAL_Sleep+0x2c>
  __ASM volatile ("dsb");
    331a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
    331e:	bf30      	wfi
    3320:	e7e6      	b.n	32f0 <HAL_Sleep+0x8>
	...

00003324 <SleepTimerInit>:
/************************************** IMPLEMENTATION************************/
/**
* \brief Initializes the sleep timer module
*/
void SleepTimerInit(void)
{
    3324:	b510      	push	{r4, lr}
    3326:	b084      	sub	sp, #16
	/* Sanity check argument */
	Assert(config);

	/* Set default into configuration structure */
	config->prescaler           = RTC_COUNT_PRESCALER_DIV_1024;
	config->mode                = RTC_COUNT_MODE_32BIT;
    3328:	2201      	movs	r2, #1
    332a:	466b      	mov	r3, sp
    332c:	709a      	strb	r2, [r3, #2]
	config->clear_on_match      = false;
    332e:	2300      	movs	r3, #0
    3330:	4669      	mov	r1, sp
    3332:	70cb      	strb	r3, [r1, #3]

#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
#endif
#if (SAML21XXXB) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30) || (SAMR34) || (SAMR35)
	config->enable_read_sync    = true;
    3334:	710a      	strb	r2, [r1, #4]
	struct rtc_count_config rtc_config;
	rtc_count_get_config_defaults(&rtc_config);
	
	rtc_config.prescaler = RTC_COUNT_PRESCALER_OFF;
    3336:	466a      	mov	r2, sp
    3338:	800b      	strh	r3, [r1, #0]
	rtc_config.enable_read_sync = true;
	rtc_config.compare_values[0] = COMPARE_COUNT_MAX_VALUE;
    333a:	3b01      	subs	r3, #1
    333c:	9302      	str	r3, [sp, #8]
	rtc_config.compare_values[1] = COMPARE_COUNT_MAX_VALUE;
    333e:	9303      	str	r3, [sp, #12]
	rtc_count_init(&rtc, RTC, &rtc_config);
    3340:	4c04      	ldr	r4, [pc, #16]	; (3354 <SleepTimerInit+0x30>)
    3342:	4905      	ldr	r1, [pc, #20]	; (3358 <SleepTimerInit+0x34>)
    3344:	0020      	movs	r0, r4
    3346:	4b05      	ldr	r3, [pc, #20]	; (335c <SleepTimerInit+0x38>)
    3348:	4798      	blx	r3
	rtc_count_enable(&rtc);
    334a:	0020      	movs	r0, r4
    334c:	4b04      	ldr	r3, [pc, #16]	; (3360 <SleepTimerInit+0x3c>)
    334e:	4798      	blx	r3
}
    3350:	b004      	add	sp, #16
    3352:	bd10      	pop	{r4, pc}
    3354:	2000116c 	.word	0x2000116c
    3358:	40002000 	.word	0x40002000
    335c:	00000bfd 	.word	0x00000bfd
    3360:	00000a7d 	.word	0x00000a7d

00003364 <SleepTimerGetElapsedTime>:
/**
* \brief Calculate the Elapsed Time from the previous call of this function
* \retval Elapsed time in ticks
*/
uint32_t SleepTimerGetElapsedTime(void)
{
    3364:	b510      	push	{r4, lr}
	return rtc_count_get_count(&rtc);
    3366:	4802      	ldr	r0, [pc, #8]	; (3370 <SleepTimerGetElapsedTime+0xc>)
    3368:	4b02      	ldr	r3, [pc, #8]	; (3374 <SleepTimerGetElapsedTime+0x10>)
    336a:	4798      	blx	r3
}
    336c:	bd10      	pop	{r4, pc}
    336e:	46c0      	nop			; (mov r8, r8)
    3370:	2000116c 	.word	0x2000116c
    3374:	00000b6d 	.word	0x00000b6d

00003378 <SleepTimerStart>:

/**
* \brief Initializes the sleep timer
*/
void SleepTimerStart(uint32_t sleepTicks, void (*cb)(void))
{
    3378:	b570      	push	{r4, r5, r6, lr}
    337a:	0005      	movs	r5, r0
    337c:	000e      	movs	r6, r1
	rtc_count_set_count(&rtc, 0);
    337e:	4c0a      	ldr	r4, [pc, #40]	; (33a8 <SleepTimerStart+0x30>)
    3380:	2100      	movs	r1, #0
    3382:	0020      	movs	r0, r4
    3384:	4b09      	ldr	r3, [pc, #36]	; (33ac <SleepTimerStart+0x34>)
    3386:	4798      	blx	r3
	rtc_count_register_callback(&rtc, cb, RTC_COUNT_CALLBACK_COMPARE_0);
    3388:	2208      	movs	r2, #8
    338a:	0031      	movs	r1, r6
    338c:	0020      	movs	r0, r4
    338e:	4b08      	ldr	r3, [pc, #32]	; (33b0 <SleepTimerStart+0x38>)
    3390:	4798      	blx	r3
	rtc_count_set_compare(&rtc, sleepTicks, RTC_COUNT_COMPARE_0);
    3392:	2200      	movs	r2, #0
    3394:	0029      	movs	r1, r5
    3396:	0020      	movs	r0, r4
    3398:	4b06      	ldr	r3, [pc, #24]	; (33b4 <SleepTimerStart+0x3c>)
    339a:	4798      	blx	r3
	rtc_count_enable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    339c:	2108      	movs	r1, #8
    339e:	0020      	movs	r0, r4
    33a0:	4b05      	ldr	r3, [pc, #20]	; (33b8 <SleepTimerStart+0x40>)
    33a2:	4798      	blx	r3
}
    33a4:	bd70      	pop	{r4, r5, r6, pc}
    33a6:	46c0      	nop			; (mov r8, r8)
    33a8:	2000116c 	.word	0x2000116c
    33ac:	00000b29 	.word	0x00000b29
    33b0:	00000c99 	.word	0x00000c99
    33b4:	00000b99 	.word	0x00000b99
    33b8:	00000cd5 	.word	0x00000cd5

000033bc <SleepTimerStop>:

/**
* \brief Stop the sleep timer
*/
void SleepTimerStop(void)
{
    33bc:	b510      	push	{r4, lr}
	rtc_count_disable_callback(&rtc, RTC_COUNT_CALLBACK_COMPARE_0);
    33be:	2108      	movs	r1, #8
    33c0:	4801      	ldr	r0, [pc, #4]	; (33c8 <SleepTimerStop+0xc>)
    33c2:	4b02      	ldr	r3, [pc, #8]	; (33cc <SleepTimerStop+0x10>)
    33c4:	4798      	blx	r3
}
    33c6:	bd10      	pop	{r4, pc}
    33c8:	2000116c 	.word	0x2000116c
    33cc:	00000d19 	.word	0x00000d19

000033d0 <SystemBlockingWaitMs>:
 * waiting with the MCU in sleep.
 * Find out how long it takes the MCU to go to and wake up from sleep to see if
 * it makes sense to go to sleep at all 
 */
void SystemBlockingWaitMs(uint32_t ms)
{
    33d0:	b510      	push	{r4, lr}
#ifndef UT
    delay_ms(ms);
    33d2:	2800      	cmp	r0, #0
    33d4:	d103      	bne.n	33de <SystemBlockingWaitMs+0xe>
    33d6:	2001      	movs	r0, #1
    33d8:	4b02      	ldr	r3, [pc, #8]	; (33e4 <SystemBlockingWaitMs+0x14>)
    33da:	4798      	blx	r3
#endif
}
    33dc:	bd10      	pop	{r4, pc}
    delay_ms(ms);
    33de:	4b02      	ldr	r3, [pc, #8]	; (33e8 <SystemBlockingWaitMs+0x18>)
    33e0:	4798      	blx	r3
    33e2:	e7fb      	b.n	33dc <SystemBlockingWaitMs+0xc>
    33e4:	00000155 	.word	0x00000155
    33e8:	00000181 	.word	0x00000181

000033ec <system_enter_critical_section>:
{

}

void system_enter_critical_section(void)
{
    33ec:	b510      	push	{r4, lr}
	cpu_irq_enter_critical();
    33ee:	4b01      	ldr	r3, [pc, #4]	; (33f4 <system_enter_critical_section+0x8>)
    33f0:	4798      	blx	r3
#ifndef UT
	system_interrupt_enter_critical_section();
#endif
}
    33f2:	bd10      	pop	{r4, pc}
    33f4:	000001ad 	.word	0x000001ad

000033f8 <system_leave_critical_section>:

void system_leave_critical_section(void)
{
    33f8:	b510      	push	{r4, lr}
	cpu_irq_leave_critical();
    33fa:	4b01      	ldr	r3, [pc, #4]	; (3400 <system_leave_critical_section+0x8>)
    33fc:	4798      	blx	r3
#ifndef UT
	system_interrupt_leave_critical_section();
#endif
}
    33fe:	bd10      	pop	{r4, pc}
    3400:	000001ed 	.word	0x000001ed

00003404 <PMM_Wakeup>:

/**
* \brief Wakeup from sleep
*/
void PMM_Wakeup(void)
{
    3404:	b570      	push	{r4, r5, r6, lr}
    uint64_t sleptTimeUs = 0;

    if (PMM_STATE_SLEEP == pmmState)
    3406:	4b16      	ldr	r3, [pc, #88]	; (3460 <PMM_Wakeup+0x5c>)
    3408:	781b      	ldrb	r3, [r3, #0]
    340a:	2b01      	cmp	r3, #1
    340c:	d000      	beq.n	3410 <PMM_Wakeup+0xc>
        {
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
            sleepReq = NULL;
        }
    }
}
    340e:	bd70      	pop	{r4, r5, r6, pc}
		pmmState = PMM_STATE_ACTIVE;
    3410:	2200      	movs	r2, #0
    3412:	4b13      	ldr	r3, [pc, #76]	; (3460 <PMM_Wakeup+0x5c>)
    3414:	701a      	strb	r2, [r3, #0]
        sleptTimeUs = SLEEP_TICKS_TO_US(SleepTimerGetElapsedTime());
    3416:	4b13      	ldr	r3, [pc, #76]	; (3464 <PMM_Wakeup+0x60>)
    3418:	4798      	blx	r3
    341a:	4b13      	ldr	r3, [pc, #76]	; (3468 <PMM_Wakeup+0x64>)
    341c:	4798      	blx	r3
    341e:	4913      	ldr	r1, [pc, #76]	; (346c <PMM_Wakeup+0x68>)
    3420:	4b13      	ldr	r3, [pc, #76]	; (3470 <PMM_Wakeup+0x6c>)
    3422:	4798      	blx	r3
    3424:	4b13      	ldr	r3, [pc, #76]	; (3474 <PMM_Wakeup+0x70>)
    3426:	4798      	blx	r3
    3428:	0004      	movs	r4, r0
    342a:	000d      	movs	r5, r1
        SleepTimerStop();
    342c:	4b12      	ldr	r3, [pc, #72]	; (3478 <PMM_Wakeup+0x74>)
    342e:	4798      	blx	r3
        SystemTimerSync(sleptTimeUs);
    3430:	0020      	movs	r0, r4
    3432:	0029      	movs	r1, r5
    3434:	4b11      	ldr	r3, [pc, #68]	; (347c <PMM_Wakeup+0x78>)
    3436:	4798      	blx	r3
        if (sleepReq && sleepReq->pmmWakeupCallback)
    3438:	4b11      	ldr	r3, [pc, #68]	; (3480 <PMM_Wakeup+0x7c>)
    343a:	681b      	ldr	r3, [r3, #0]
    343c:	2b00      	cmp	r3, #0
    343e:	d0e6      	beq.n	340e <PMM_Wakeup+0xa>
    3440:	689e      	ldr	r6, [r3, #8]
    3442:	2e00      	cmp	r6, #0
    3444:	d0e3      	beq.n	340e <PMM_Wakeup+0xa>
            sleepReq->pmmWakeupCallback(US_TO_MS(sleptTimeUs));
    3446:	22fa      	movs	r2, #250	; 0xfa
    3448:	0092      	lsls	r2, r2, #2
    344a:	2300      	movs	r3, #0
    344c:	0020      	movs	r0, r4
    344e:	0029      	movs	r1, r5
    3450:	4c0c      	ldr	r4, [pc, #48]	; (3484 <PMM_Wakeup+0x80>)
    3452:	47a0      	blx	r4
    3454:	47b0      	blx	r6
            sleepReq = NULL;
    3456:	2200      	movs	r2, #0
    3458:	4b09      	ldr	r3, [pc, #36]	; (3480 <PMM_Wakeup+0x7c>)
    345a:	601a      	str	r2, [r3, #0]
}
    345c:	e7d7      	b.n	340e <PMM_Wakeup+0xa>
    345e:	46c0      	nop			; (mov r8, r8)
    3460:	20000bac 	.word	0x20000bac
    3464:	00003365 	.word	0x00003365
    3468:	00011f45 	.word	0x00011f45
    346c:	41f423d7 	.word	0x41f423d7
    3470:	000118ed 	.word	0x000118ed
    3474:	00011029 	.word	0x00011029
    3478:	000033bd 	.word	0x000033bd
    347c:	0000939d 	.word	0x0000939d
    3480:	20000bb0 	.word	0x20000bb0
    3484:	00010f65 	.word	0x00010f65

00003488 <PMM_Sleep>:
{
    3488:	b570      	push	{r4, r5, r6, lr}
    348a:	1e05      	subs	r5, r0, #0
    if ( req )
    348c:	d04e      	beq.n	352c <PMM_Sleep+0xa4>
        canSleep = SYSTEM_ReadyToSleep();
    348e:	4b2c      	ldr	r3, [pc, #176]	; (3540 <PMM_Sleep+0xb8>)
    3490:	4798      	blx	r3
    3492:	1e04      	subs	r4, r0, #0
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    3494:	d04c      	beq.n	3530 <PMM_Sleep+0xa8>
        (PMM_SLEEPTIME_MAX_MS >= durationMs) && \
    3496:	682b      	ldr	r3, [r5, #0]
    3498:	4a2a      	ldr	r2, [pc, #168]	; (3544 <PMM_Sleep+0xbc>)
    349a:	4694      	mov	ip, r2
    349c:	4463      	add	r3, ip
        canSleep = canSleep && validateSleepDuration( req->sleepTimeMs );
    349e:	2400      	movs	r4, #0
    34a0:	4a29      	ldr	r2, [pc, #164]	; (3548 <PMM_Sleep+0xc0>)
    34a2:	429a      	cmp	r2, r3
    34a4:	4164      	adcs	r4, r4
    34a6:	b2e4      	uxtb	r4, r4
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    34a8:	792a      	ldrb	r2, [r5, #4]
    34aa:	2a02      	cmp	r2, #2
    34ac:	d01e      	beq.n	34ec <PMM_Sleep+0x64>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    34ae:	2a01      	cmp	r2, #1
    34b0:	d029      	beq.n	3506 <PMM_Sleep+0x7e>
    uint32_t sysSleepTime = ~0u; /* 0xffFFffFF is invalid */
    34b2:	2601      	movs	r6, #1
    34b4:	4276      	negs	r6, r6
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    34b6:	2000      	movs	r0, #0
        if ( canSleep )
    34b8:	2c00      	cmp	r4, #0
    34ba:	d016      	beq.n	34ea <PMM_Sleep+0x62>
            SystemTimerSuspend();
    34bc:	4b23      	ldr	r3, [pc, #140]	; (354c <PMM_Sleep+0xc4>)
    34be:	4798      	blx	r3
            SleepTimerStart( MS_TO_SLEEP_TICKS( sysSleepTime - PMM_WAKEUPTIME_MS ), PMM_Wakeup );
    34c0:	0030      	movs	r0, r6
    34c2:	380a      	subs	r0, #10
    34c4:	4b22      	ldr	r3, [pc, #136]	; (3550 <PMM_Sleep+0xc8>)
    34c6:	4798      	blx	r3
    34c8:	4922      	ldr	r1, [pc, #136]	; (3554 <PMM_Sleep+0xcc>)
    34ca:	4b23      	ldr	r3, [pc, #140]	; (3558 <PMM_Sleep+0xd0>)
    34cc:	4798      	blx	r3
    34ce:	4b23      	ldr	r3, [pc, #140]	; (355c <PMM_Sleep+0xd4>)
    34d0:	4798      	blx	r3
    34d2:	4923      	ldr	r1, [pc, #140]	; (3560 <PMM_Sleep+0xd8>)
    34d4:	4b23      	ldr	r3, [pc, #140]	; (3564 <PMM_Sleep+0xdc>)
    34d6:	4798      	blx	r3
            pmmState = PMM_STATE_SLEEP;
    34d8:	2201      	movs	r2, #1
    34da:	4b23      	ldr	r3, [pc, #140]	; (3568 <PMM_Sleep+0xe0>)
    34dc:	701a      	strb	r2, [r3, #0]
            sleepReq = req;            
    34de:	4b23      	ldr	r3, [pc, #140]	; (356c <PMM_Sleep+0xe4>)
    34e0:	601d      	str	r5, [r3, #0]
            HAL_Sleep(req->sleep_mode);
    34e2:	7928      	ldrb	r0, [r5, #4]
    34e4:	4b22      	ldr	r3, [pc, #136]	; (3570 <PMM_Sleep+0xe8>)
    34e6:	4798      	blx	r3
            status = PMM_SLEEP_REQ_PROCESSED;
    34e8:	2001      	movs	r0, #1
}
    34ea:	bd70      	pop	{r4, r5, r6, pc}
            canSleep = canSleep && ( SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration() );
    34ec:	4a16      	ldr	r2, [pc, #88]	; (3548 <PMM_Sleep+0xc0>)
    34ee:	2400      	movs	r4, #0
    34f0:	4293      	cmp	r3, r2
    34f2:	d806      	bhi.n	3502 <PMM_Sleep+0x7a>
    34f4:	4b1f      	ldr	r3, [pc, #124]	; (3574 <PMM_Sleep+0xec>)
    34f6:	4798      	blx	r3
    34f8:	3001      	adds	r0, #1
    34fa:	4244      	negs	r4, r0
    34fc:	4144      	adcs	r4, r0
    34fe:	e000      	b.n	3502 <PMM_Sleep+0x7a>
    3500:	2400      	movs	r4, #0
            sysSleepTime = req->sleepTimeMs;
    3502:	682e      	ldr	r6, [r5, #0]
    3504:	e7d7      	b.n	34b6 <PMM_Sleep+0x2e>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration()) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    3506:	4b1b      	ldr	r3, [pc, #108]	; (3574 <PMM_Sleep+0xec>)
    3508:	4798      	blx	r3
    350a:	1c43      	adds	r3, r0, #1
    350c:	d003      	beq.n	3516 <PMM_Sleep+0x8e>
            canSleep = canSleep && validateSleepDuration( sysSleepTime );            
    350e:	2c00      	cmp	r4, #0
    3510:	d106      	bne.n	3520 <PMM_Sleep+0x98>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration()) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    3512:	4e19      	ldr	r6, [pc, #100]	; (3578 <PMM_Sleep+0xf0>)
    3514:	e7cf      	b.n	34b6 <PMM_Sleep+0x2e>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    3516:	2000      	movs	r0, #0
            canSleep = canSleep && validateSleepDuration( sysSleepTime );            
    3518:	2c00      	cmp	r4, #0
    351a:	d0e6      	beq.n	34ea <PMM_Sleep+0x62>
            sysSleepTime = (SWTIMER_INVALID_TIMEOUT == SwTimerNextExpiryDuration()) ? PMM_SLEEPTIME_MAX_MS : US_TO_MS( sysSleepTime );
    351c:	4b17      	ldr	r3, [pc, #92]	; (357c <PMM_Sleep+0xf4>)
    351e:	e000      	b.n	3522 <PMM_Sleep+0x9a>
    3520:	4b15      	ldr	r3, [pc, #84]	; (3578 <PMM_Sleep+0xf0>)
    3522:	682e      	ldr	r6, [r5, #0]
    3524:	429e      	cmp	r6, r3
    3526:	d9c9      	bls.n	34bc <PMM_Sleep+0x34>
    3528:	001e      	movs	r6, r3
    352a:	e7c7      	b.n	34bc <PMM_Sleep+0x34>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    352c:	2000      	movs	r0, #0
    352e:	e7dc      	b.n	34ea <PMM_Sleep+0x62>
        if ( SLEEP_MODE_BACKUP == req->sleep_mode )
    3530:	792b      	ldrb	r3, [r5, #4]
    3532:	2b02      	cmp	r3, #2
    3534:	d0e4      	beq.n	3500 <PMM_Sleep+0x78>
        else if ( SLEEP_MODE_STANDBY == req->sleep_mode )
    3536:	2b01      	cmp	r3, #1
    3538:	d0e5      	beq.n	3506 <PMM_Sleep+0x7e>
    PMM_Status_t status = PMM_SLEEP_REQ_DENIED;
    353a:	2000      	movs	r0, #0
    return status;
    353c:	e7d5      	b.n	34ea <PMM_Sleep+0x62>
    353e:	46c0      	nop			; (mov r8, r8)
    3540:	00009505 	.word	0x00009505
    3544:	fffffc18 	.word	0xfffffc18
    3548:	07cebbc8 	.word	0x07cebbc8
    354c:	00009369 	.word	0x00009369
    3550:	00011f45 	.word	0x00011f45
    3554:	42031375 	.word	0x42031375
    3558:	000118ed 	.word	0x000118ed
    355c:	00010ff9 	.word	0x00010ff9
    3560:	00003405 	.word	0x00003405
    3564:	00003379 	.word	0x00003379
    3568:	20000bac 	.word	0x20000bac
    356c:	20000bb0 	.word	0x20000bb0
    3570:	000032e9 	.word	0x000032e9
    3574:	000090a5 	.word	0x000090a5
    3578:	00418937 	.word	0x00418937
    357c:	07cebfb0 	.word	0x07cebfb0

00003580 <LorawanReg_AS_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AS_Pds_Cb(void)
{
	; // nothing to do
}
    3580:	4770      	bx	lr
	...

00003584 <LORAReg_InitAS>:
{
    3584:	b530      	push	{r4, r5, lr}
    3586:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AS;
    3588:	4b76      	ldr	r3, [pc, #472]	; (3764 <LORAReg_InitAS+0x1e0>)
    358a:	2203      	movs	r2, #3
    358c:	779a      	strb	r2, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_AS;
    358e:	2110      	movs	r1, #16
    3590:	321f      	adds	r2, #31
    3592:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_AS;
    3594:	3a21      	subs	r2, #33	; 0x21
    3596:	2421      	movs	r4, #33	; 0x21
    3598:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AS;
    359a:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    359c:	001a      	movs	r2, r3
    359e:	326c      	adds	r2, #108	; 0x6c
    35a0:	711a      	strb	r2, [r3, #4]
    35a2:	0a14      	lsrs	r4, r2, #8
    35a4:	715c      	strb	r4, [r3, #5]
    35a6:	0c14      	lsrs	r4, r2, #16
    35a8:	719c      	strb	r4, [r3, #6]
    35aa:	0e12      	lsrs	r2, r2, #24
    35ac:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    35ae:	001a      	movs	r2, r3
    35b0:	322c      	adds	r2, #44	; 0x2c
    35b2:	701a      	strb	r2, [r3, #0]
    35b4:	0a14      	lsrs	r4, r2, #8
    35b6:	705c      	strb	r4, [r3, #1]
    35b8:	0c14      	lsrs	r4, r2, #16
    35ba:	709c      	strb	r4, [r3, #2]
    35bc:	0e12      	lsrs	r2, r2, #24
    35be:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    35c0:	001a      	movs	r2, r3
    35c2:	328c      	adds	r2, #140	; 0x8c
    35c4:	721a      	strb	r2, [r3, #8]
    35c6:	0a14      	lsrs	r4, r2, #8
    35c8:	725c      	strb	r4, [r3, #9]
    35ca:	0c14      	lsrs	r4, r2, #16
    35cc:	729c      	strb	r4, [r3, #10]
    35ce:	0e12      	lsrs	r2, r2, #24
    35d0:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    35d2:	001a      	movs	r2, r3
    35d4:	324d      	adds	r2, #77	; 0x4d
    35d6:	32ff      	adds	r2, #255	; 0xff
    35d8:	741a      	strb	r2, [r3, #16]
    35da:	0a14      	lsrs	r4, r2, #8
    35dc:	745c      	strb	r4, [r3, #17]
    35de:	0c14      	lsrs	r4, r2, #16
    35e0:	749c      	strb	r4, [r3, #18]
    35e2:	0e12      	lsrs	r2, r2, #24
    35e4:	74da      	strb	r2, [r3, #19]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    35e6:	001a      	movs	r2, r3
    35e8:	32ad      	adds	r2, #173	; 0xad
    35ea:	32ff      	adds	r2, #255	; 0xff
    35ec:	731a      	strb	r2, [r3, #12]
    35ee:	0a14      	lsrs	r4, r2, #8
    35f0:	735c      	strb	r4, [r3, #13]
    35f2:	0c14      	lsrs	r4, r2, #16
    35f4:	739c      	strb	r4, [r3, #14]
    35f6:	0e12      	lsrs	r2, r2, #24
    35f8:	73da      	strb	r2, [r3, #15]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AS;
    35fa:	2202      	movs	r2, #2
    35fc:	769a      	strb	r2, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AS;
    35fe:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AS;	
    3600:	2400      	movs	r4, #0
    3602:	751c      	strb	r4, [r3, #20]
    3604:	3c16      	subs	r4, #22
    3606:	755c      	strb	r4, [r3, #21]
    3608:	341c      	adds	r4, #28
    360a:	759c      	strb	r4, [r3, #22]
    360c:	3431      	adds	r4, #49	; 0x31
    360e:	75dc      	strb	r4, [r3, #23]
	RegParams.MinNewChIndex = NEW_CHANNEL_INDEX_AS;
    3610:	765a      	strb	r2, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AS;
    3612:	3c25      	subs	r4, #37	; 0x25
    3614:	761c      	strb	r4, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_AS;
    3616:	3c0b      	subs	r4, #11
    3618:	771c      	strb	r4, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AS;
    361a:	2500      	movs	r5, #0
    361c:	775d      	strb	r5, [r3, #29]
	RegParams.Rx1DrOffset = 7;
    361e:	3524      	adds	r5, #36	; 0x24
    3620:	555c      	strb	r4, [r3, r5]
	RegParams.maxTxPwrIndx = MAX_TX_PWR_INDEX_AS;
    3622:	3501      	adds	r5, #1
    3624:	555c      	strb	r4, [r3, r5]
	RegParams.maxTxPwr = 16;
    3626:	3419      	adds	r4, #25
    3628:	5519      	strb	r1, [r3, r4]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    362a:	21aa      	movs	r1, #170	; 0xaa
    362c:	31ff      	adds	r1, #255	; 0xff
    362e:	545a      	strb	r2, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    3630:	4a4d      	ldr	r2, [pc, #308]	; (3768 <LORAReg_InitAS+0x1e4>)
    3632:	7811      	ldrb	r1, [r2, #0]
    3634:	22a8      	movs	r2, #168	; 0xa8
    3636:	0052      	lsls	r2, r2, #1
    3638:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    363a:	3a2b      	subs	r2, #43	; 0x2b
    363c:	3aff      	subs	r2, #255	; 0xff
    363e:	5498      	strb	r0, [r3, r2]
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    3640:	3806      	subs	r0, #6
		result =  LORAWAN_INVALID_PARAMETER;
    3642:	3c16      	subs	r4, #22
	if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    3644:	2808      	cmp	r0, #8
    3646:	d91c      	bls.n	3682 <LORAReg_InitAS+0xfe>
	if(!initialized)
    3648:	4b48      	ldr	r3, [pc, #288]	; (376c <LORAReg_InitAS+0x1e8>)
    364a:	781b      	ldrb	r3, [r3, #0]
    364c:	2b00      	cmp	r3, #0
    364e:	d102      	bne.n	3656 <LORAReg_InitAS+0xd2>
		initialized = true;
    3650:	2201      	movs	r2, #1
    3652:	4b46      	ldr	r3, [pc, #280]	; (376c <LORAReg_InitAS+0x1e8>)
    3654:	701a      	strb	r2, [r3, #0]
    LORAREG_InitGetAttrFnPtrsAS();	
    3656:	4b46      	ldr	r3, [pc, #280]	; (3770 <LORAReg_InitAS+0x1ec>)
    3658:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAS();
    365a:	4b46      	ldr	r3, [pc, #280]	; (3774 <LORAReg_InitAS+0x1f0>)
    365c:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAS();
    365e:	4b46      	ldr	r3, [pc, #280]	; (3778 <LORAReg_InitAS+0x1f4>)
    3660:	4798      	blx	r3
	PDS_STORE(RegParams.regParamItems.band_item_id);
    3662:	4b40      	ldr	r3, [pc, #256]	; (3764 <LORAReg_InitAS+0x1e0>)
    3664:	22fc      	movs	r2, #252	; 0xfc
    3666:	32ff      	adds	r2, #255	; 0xff
    3668:	5c9a      	ldrb	r2, [r3, r2]
    366a:	21fe      	movs	r1, #254	; 0xfe
    366c:	0049      	lsls	r1, r1, #1
    366e:	5c58      	ldrb	r0, [r3, r1]
    3670:	0200      	lsls	r0, r0, #8
    3672:	4310      	orrs	r0, r2
    3674:	b2c1      	uxtb	r1, r0
    3676:	0a00      	lsrs	r0, r0, #8
    3678:	4b40      	ldr	r3, [pc, #256]	; (377c <LORAReg_InitAS+0x1f8>)
    367a:	4798      	blx	r3
}
    367c:	0020      	movs	r0, r4
    367e:	b007      	add	sp, #28
    3680:	bd30      	pop	{r4, r5, pc}
	memcpy (RegParams.pChParams, DefaultChannels923, sizeof(DefaultChannels923));
    3682:	001c      	movs	r4, r3
    3684:	0018      	movs	r0, r3
    3686:	306c      	adds	r0, #108	; 0x6c
    3688:	3a22      	subs	r2, #34	; 0x22
    368a:	493d      	ldr	r1, [pc, #244]	; (3780 <LORAReg_InitAS+0x1fc>)
    368c:	4d3d      	ldr	r5, [pc, #244]	; (3784 <LORAReg_InitAS+0x200>)
    368e:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923, sizeof(AdvChannels923));
    3690:	0020      	movs	r0, r4
    3692:	308c      	adds	r0, #140	; 0x8c
    3694:	2218      	movs	r2, #24
    3696:	493c      	ldr	r1, [pc, #240]	; (3788 <LORAReg_InitAS+0x204>)
    3698:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams923, sizeof(SubBandParams923) );
    369a:	0020      	movs	r0, r4
    369c:	30ad      	adds	r0, #173	; 0xad
    369e:	30ff      	adds	r0, #255	; 0xff
    36a0:	220c      	movs	r2, #12
    36a2:	493a      	ldr	r1, [pc, #232]	; (378c <LORAReg_InitAS+0x208>)
    36a4:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle923,sizeof(SubBandDutyCycle923));
    36a6:	0020      	movs	r0, r4
    36a8:	3097      	adds	r0, #151	; 0x97
    36aa:	30ff      	adds	r0, #255	; 0xff
    36ac:	2202      	movs	r2, #2
    36ae:	4938      	ldr	r1, [pc, #224]	; (3790 <LORAReg_InitAS+0x20c>)
    36b0:	47a8      	blx	r5
    36b2:	2302      	movs	r3, #2
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    36b4:	482b      	ldr	r0, [pc, #172]	; (3764 <LORAReg_InitAS+0x1e0>)
    36b6:	25ff      	movs	r5, #255	; 0xff
	for (i = 2; i < RegParams.maxChannels; i++)
    36b8:	2422      	movs	r4, #34	; 0x22
		RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    36ba:	7902      	ldrb	r2, [r0, #4]
    36bc:	7941      	ldrb	r1, [r0, #5]
    36be:	0209      	lsls	r1, r1, #8
    36c0:	4311      	orrs	r1, r2
    36c2:	7982      	ldrb	r2, [r0, #6]
    36c4:	0412      	lsls	r2, r2, #16
    36c6:	4311      	orrs	r1, r2
    36c8:	79c2      	ldrb	r2, [r0, #7]
    36ca:	0612      	lsls	r2, r2, #24
    36cc:	430a      	orrs	r2, r1
    36ce:	0059      	lsls	r1, r3, #1
    36d0:	188a      	adds	r2, r1, r2
    36d2:	7055      	strb	r5, [r2, #1]
	for (i = 2; i < RegParams.maxChannels; i++)
    36d4:	3301      	adds	r3, #1
    36d6:	b2db      	uxtb	r3, r3
    36d8:	5702      	ldrsb	r2, [r0, r4]
    36da:	4293      	cmp	r3, r2
    36dc:	dbed      	blt.n	36ba <LORAReg_InitAS+0x136>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_AS;
    36de:	4c21      	ldr	r4, [pc, #132]	; (3764 <LORAReg_InitAS+0x1e0>)
    36e0:	2210      	movs	r2, #16
    36e2:	23d5      	movs	r3, #213	; 0xd5
    36e4:	005b      	lsls	r3, r3, #1
    36e6:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsAS, sizeof(DefaultDrParamsAS) );
    36e8:	7820      	ldrb	r0, [r4, #0]
    36ea:	7863      	ldrb	r3, [r4, #1]
    36ec:	021b      	lsls	r3, r3, #8
    36ee:	4303      	orrs	r3, r0
    36f0:	78a0      	ldrb	r0, [r4, #2]
    36f2:	0400      	lsls	r0, r0, #16
    36f4:	4303      	orrs	r3, r0
    36f6:	78e0      	ldrb	r0, [r4, #3]
    36f8:	0600      	lsls	r0, r0, #24
    36fa:	4318      	orrs	r0, r3
    36fc:	3230      	adds	r2, #48	; 0x30
    36fe:	4925      	ldr	r1, [pc, #148]	; (3794 <LORAReg_InitAS+0x210>)
    3700:	4b20      	ldr	r3, [pc, #128]	; (3784 <LORAReg_InitAS+0x200>)
    3702:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_AS_05_IDX;
    3704:	2304      	movs	r3, #4
    3706:	2104      	movs	r1, #4
    3708:	22fa      	movs	r2, #250	; 0xfa
    370a:	0052      	lsls	r2, r2, #1
    370c:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    370e:	2100      	movs	r1, #0
    3710:	22f6      	movs	r2, #246	; 0xf6
    3712:	32ff      	adds	r2, #255	; 0xff
    3714:	54a1      	strb	r1, [r4, r2]
    3716:	0022      	movs	r2, r4
    3718:	32f6      	adds	r2, #246	; 0xf6
    371a:	32ff      	adds	r2, #255	; 0xff
    371c:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AS_CH_PARAM_1;
    371e:	22f8      	movs	r2, #248	; 0xf8
    3720:	32ff      	adds	r2, #255	; 0xff
    3722:	54a1      	strb	r1, [r4, r2]
    3724:	0022      	movs	r2, r4
    3726:	32f8      	adds	r2, #248	; 0xf8
    3728:	32ff      	adds	r2, #255	; 0xff
    372a:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_AS_CH_PARAM_2;
    372c:	3101      	adds	r1, #1
    372e:	22fa      	movs	r2, #250	; 0xfa
    3730:	32ff      	adds	r2, #255	; 0xff
    3732:	54a1      	strb	r1, [r4, r2]
    3734:	0022      	movs	r2, r4
    3736:	32fa      	adds	r2, #250	; 0xfa
    3738:	32ff      	adds	r2, #255	; 0xff
    373a:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = PDS_REG_AS_BAND;
    373c:	3101      	adds	r1, #1
    373e:	22fc      	movs	r2, #252	; 0xfc
    3740:	32ff      	adds	r2, #255	; 0xff
    3742:	54a1      	strb	r1, [r4, r2]
    3744:	18a4      	adds	r4, r4, r2
    3746:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegAsPdsOps;
    3748:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_AS_MAX_VALUE & 0x00FF);
    374a:	3af9      	subs	r2, #249	; 0xf9
    374c:	3aff      	subs	r2, #255	; 0xff
    374e:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_AS_Pds_Cb;
    3750:	4a11      	ldr	r2, [pc, #68]	; (3798 <LORAReg_InitAS+0x214>)
		PDS_RegFile(PDS_FILE_REG_AS_05_IDX,filemarks);
    3752:	9200      	str	r2, [sp, #0]
    3754:	4911      	ldr	r1, [pc, #68]	; (379c <LORAReg_InitAS+0x218>)
    3756:	9a03      	ldr	r2, [sp, #12]
    3758:	4b11      	ldr	r3, [pc, #68]	; (37a0 <LORAReg_InitAS+0x21c>)
    375a:	2004      	movs	r0, #4
    375c:	4c11      	ldr	r4, [pc, #68]	; (37a4 <LORAReg_InitAS+0x220>)
    375e:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    3760:	2408      	movs	r4, #8
    3762:	e771      	b.n	3648 <LORAReg_InitAS+0xc4>
    3764:	200013c8 	.word	0x200013c8
    3768:	200013c4 	.word	0x200013c4
    376c:	20000bb4 	.word	0x20000bb4
    3770:	00007265 	.word	0x00007265
    3774:	00007951 	.word	0x00007951
    3778:	00007bc9 	.word	0x00007bc9
    377c:	00007ff9 	.word	0x00007ff9
    3780:	0001a8b8 	.word	0x0001a8b8
    3784:	00013dad 	.word	0x00013dad
    3788:	0001a8a0 	.word	0x0001a8a0
    378c:	0001a900 	.word	0x0001a900
    3790:	0001a8fc 	.word	0x0001a8fc
    3794:	0001a8bc 	.word	0x0001a8bc
    3798:	00003581 	.word	0x00003581
    379c:	200011a4 	.word	0x200011a4
    37a0:	0001a90c 	.word	0x0001a90c
    37a4:	00008165 	.word	0x00008165

000037a8 <LorawanReg_AU_Pds_Cb>:
}
#if (ENABLE_PDS == 1)
void LorawanReg_AU_Pds_Cb(void)
{
	
}
    37a8:	4770      	bx	lr
	...

000037ac <LORAReg_InitAU>:
{
    37ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    37ae:	46de      	mov	lr, fp
    37b0:	4657      	mov	r7, sl
    37b2:	464e      	mov	r6, r9
    37b4:	4645      	mov	r5, r8
    37b6:	b5e0      	push	{r5, r6, r7, lr}
    37b8:	b087      	sub	sp, #28
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_AU;
    37ba:	4c65      	ldr	r4, [pc, #404]	; (3950 <LORAReg_InitAU+0x1a4>)
    37bc:	2303      	movs	r3, #3
    37be:	77a3      	strb	r3, [r4, #30]
	RegParams.maxChannels = MAX_CHANNELS_AU;
    37c0:	2248      	movs	r2, #72	; 0x48
    37c2:	331f      	adds	r3, #31
    37c4:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_AU;
    37c6:	3b1b      	subs	r3, #27
    37c8:	77e3      	strb	r3, [r4, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    37ca:	0023      	movs	r3, r4
    37cc:	339c      	adds	r3, #156	; 0x9c
    37ce:	2200      	movs	r2, #0
    37d0:	4690      	mov	r8, r2
    37d2:	7123      	strb	r3, [r4, #4]
    37d4:	0a1a      	lsrs	r2, r3, #8
    37d6:	7162      	strb	r2, [r4, #5]
    37d8:	0c1a      	lsrs	r2, r3, #16
    37da:	71a2      	strb	r2, [r4, #6]
    37dc:	0e1a      	lsrs	r2, r3, #24
    37de:	71e2      	strb	r2, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    37e0:	0026      	movs	r6, r4
    37e2:	362c      	adds	r6, #44	; 0x2c
    37e4:	7026      	strb	r6, [r4, #0]
    37e6:	0a32      	lsrs	r2, r6, #8
    37e8:	7062      	strb	r2, [r4, #1]
    37ea:	0c32      	lsrs	r2, r6, #16
    37ec:	70a2      	strb	r2, [r4, #2]
    37ee:	0e32      	lsrs	r2, r6, #24
    37f0:	70e2      	strb	r2, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    37f2:	22ff      	movs	r2, #255	; 0xff
    37f4:	7662      	strb	r2, [r4, #25]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_AU;
    37f6:	2508      	movs	r5, #8
    37f8:	2708      	movs	r7, #8
    37fa:	76a5      	strb	r5, [r4, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_AU;
    37fc:	76e5      	strb	r5, [r4, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_AU;
    37fe:	3a60      	subs	r2, #96	; 0x60
    3800:	3aff      	subs	r2, #255	; 0xff
    3802:	4692      	mov	sl, r2
    3804:	7522      	strb	r2, [r4, #20]
    3806:	2270      	movs	r2, #112	; 0x70
    3808:	7562      	strb	r2, [r4, #21]
    380a:	75a7      	strb	r7, [r4, #22]
    380c:	3a39      	subs	r2, #57	; 0x39
    380e:	75e2      	strb	r2, [r4, #23]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_AU;
    3810:	3a1f      	subs	r2, #31
    3812:	7622      	strb	r2, [r4, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_AU;
    3814:	3a12      	subs	r2, #18
    3816:	4693      	mov	fp, r2
    3818:	7722      	strb	r2, [r4, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_AU;
    381a:	4641      	mov	r1, r8
    381c:	7761      	strb	r1, [r4, #29]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_AU;
    381e:	2140      	movs	r1, #64	; 0x40
    3820:	4689      	mov	r9, r1
    3822:	31fc      	adds	r1, #252	; 0xfc
    3824:	464a      	mov	r2, r9
    3826:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_AU;
    3828:	223e      	movs	r2, #62	; 0x3e
    382a:	32ff      	adds	r2, #255	; 0xff
    382c:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    382e:	3a05      	subs	r2, #5
    3830:	4641      	mov	r1, r8
    3832:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.maxTxDR = DR6;
    3834:	223a      	movs	r2, #58	; 0x3a
    3836:	32ff      	adds	r2, #255	; 0xff
    3838:	4659      	mov	r1, fp
    383a:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    383c:	3201      	adds	r2, #1
    383e:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    3840:	3a2e      	subs	r2, #46	; 0x2e
    3842:	3aff      	subs	r2, #255	; 0xff
    3844:	4694      	mov	ip, r2
    3846:	223c      	movs	r2, #60	; 0x3c
    3848:	32ff      	adds	r2, #255	; 0xff
    384a:	4661      	mov	r1, ip
    384c:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 8;
    384e:	3203      	adds	r2, #3
    3850:	54a5      	strb	r5, [r4, r2]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_AU;
    3852:	2200      	movs	r2, #0
    3854:	4694      	mov	ip, r2
    3856:	322d      	adds	r2, #45	; 0x2d
    3858:	32ff      	adds	r2, #255	; 0xff
    385a:	4661      	mov	r1, ip
    385c:	54a1      	strb	r1, [r4, r2]
    385e:	0022      	movs	r2, r4
    3860:	322d      	adds	r2, #45	; 0x2d
    3862:	32ff      	adds	r2, #255	; 0xff
    3864:	2128      	movs	r1, #40	; 0x28
    3866:	4249      	negs	r1, r1
    3868:	7051      	strb	r1, [r2, #1]
    386a:	2174      	movs	r1, #116	; 0x74
    386c:	4249      	negs	r1, r1
    386e:	7091      	strb	r1, [r2, #2]
    3870:	2136      	movs	r1, #54	; 0x36
    3872:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_AU;
    3874:	2260      	movs	r2, #96	; 0x60
    3876:	4694      	mov	ip, r2
    3878:	32d0      	adds	r2, #208	; 0xd0
    387a:	4661      	mov	r1, ip
    387c:	54a1      	strb	r1, [r4, r2]
    387e:	0022      	movs	r2, r4
    3880:	3231      	adds	r2, #49	; 0x31
    3882:	32ff      	adds	r2, #255	; 0xff
    3884:	217a      	movs	r1, #122	; 0x7a
    3886:	4249      	negs	r1, r1
    3888:	7051      	strb	r1, [r2, #1]
    388a:	2169      	movs	r1, #105	; 0x69
    388c:	4249      	negs	r1, r1
    388e:	7091      	strb	r1, [r2, #2]
    3890:	2136      	movs	r1, #54	; 0x36
    3892:	70d1      	strb	r1, [r2, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_AU;
    3894:	229a      	movs	r2, #154	; 0x9a
    3896:	0052      	lsls	r2, r2, #1
    3898:	4651      	mov	r1, sl
    389a:	54a1      	strb	r1, [r4, r2]
    389c:	0022      	movs	r2, r4
    389e:	3235      	adds	r2, #53	; 0x35
    38a0:	32ff      	adds	r2, #255	; 0xff
    38a2:	2170      	movs	r1, #112	; 0x70
    38a4:	7051      	strb	r1, [r2, #1]
    38a6:	7097      	strb	r7, [r2, #2]
    38a8:	2137      	movs	r1, #55	; 0x37
    38aa:	70d1      	strb	r1, [r2, #3]
	RegParams.Rx1DrOffset = 5;
    38ac:	2105      	movs	r1, #5
    38ae:	2224      	movs	r2, #36	; 0x24
    38b0:	54a1      	strb	r1, [r4, r2]
	RegParams.maxTxPwrIndx = 10;
    38b2:	3105      	adds	r1, #5
    38b4:	3201      	adds	r2, #1
    38b6:	54a1      	strb	r1, [r4, r2]
	RegParams.maxTxPwr = 30;
    38b8:	3114      	adds	r1, #20
    38ba:	3a05      	subs	r2, #5
    38bc:	54a1      	strb	r1, [r4, r2]
	RegParams.band = ismBand;
    38be:	3206      	adds	r2, #6
    38c0:	54a0      	strb	r0, [r4, r2]
	memcpy (RegParams.pChParams, DefaultChannels915AU, sizeof(DefaultChannels915AU) );
    38c2:	326a      	adds	r2, #106	; 0x6a
    38c4:	4923      	ldr	r1, [pc, #140]	; (3954 <LORAReg_InitAU+0x1a8>)
    38c6:	0018      	movs	r0, r3
    38c8:	4b23      	ldr	r3, [pc, #140]	; (3958 <LORAReg_InitAU+0x1ac>)
    38ca:	4699      	mov	r9, r3
    38cc:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsAU, sizeof(DefaultDrParamsAU) );
    38ce:	2270      	movs	r2, #112	; 0x70
    38d0:	4922      	ldr	r1, [pc, #136]	; (395c <LORAReg_InitAU+0x1b0>)
    38d2:	0030      	movs	r0, r6
    38d4:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    38d6:	2340      	movs	r3, #64	; 0x40
    38d8:	33ff      	adds	r3, #255	; 0xff
    38da:	4642      	mov	r2, r8
    38dc:	54e2      	strb	r2, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_AU_09_IDX;
    38de:	33b5      	adds	r3, #181	; 0xb5
    38e0:	54e5      	strb	r5, [r4, r3]
	RegParams.regParamItems.alt_ch_item_id = PDS_REG_AU_ALT_CH;
    38e2:	2200      	movs	r2, #0
    38e4:	23f6      	movs	r3, #246	; 0xf6
    38e6:	33ff      	adds	r3, #255	; 0xff
    38e8:	54e2      	strb	r2, [r4, r3]
    38ea:	0023      	movs	r3, r4
    38ec:	33f6      	adds	r3, #246	; 0xf6
    38ee:	33ff      	adds	r3, #255	; 0xff
    38f0:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_AU_CH_PARAM;
    38f2:	3201      	adds	r2, #1
    38f4:	23f8      	movs	r3, #248	; 0xf8
    38f6:	33ff      	adds	r3, #255	; 0xff
    38f8:	54e2      	strb	r2, [r4, r3]
    38fa:	0023      	movs	r3, r4
    38fc:	33f8      	adds	r3, #248	; 0xf8
    38fe:	33ff      	adds	r3, #255	; 0xff
    3900:	705f      	strb	r7, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    3902:	2200      	movs	r2, #0
    3904:	23fa      	movs	r3, #250	; 0xfa
    3906:	33ff      	adds	r3, #255	; 0xff
    3908:	54e2      	strb	r2, [r4, r3]
    390a:	0023      	movs	r3, r4
    390c:	33fa      	adds	r3, #250	; 0xfa
    390e:	33ff      	adds	r3, #255	; 0xff
    3910:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    3912:	23fc      	movs	r3, #252	; 0xfc
    3914:	33ff      	adds	r3, #255	; 0xff
    3916:	54e2      	strb	r2, [r4, r3]
    3918:	18e4      	adds	r4, r4, r3
    391a:	2300      	movs	r3, #0
    391c:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegAuPdsOps;
    391e:	ab02      	add	r3, sp, #8
	filemarks.numItems =  (uint8_t)(PDS_REG_AU_MAX_VALUE & 0x00FF);
    3920:	3202      	adds	r2, #2
    3922:	711a      	strb	r2, [r3, #4]
	filemarks.fIDcb = LorawanReg_AU_Pds_Cb;
    3924:	4a0e      	ldr	r2, [pc, #56]	; (3960 <LORAReg_InitAU+0x1b4>)
	PDS_RegFile(PDS_FILE_REG_AU_09_IDX,filemarks);
    3926:	9200      	str	r2, [sp, #0]
    3928:	490e      	ldr	r1, [pc, #56]	; (3964 <LORAReg_InitAU+0x1b8>)
    392a:	9a03      	ldr	r2, [sp, #12]
    392c:	4b0e      	ldr	r3, [pc, #56]	; (3968 <LORAReg_InitAU+0x1bc>)
    392e:	2008      	movs	r0, #8
    3930:	4c0e      	ldr	r4, [pc, #56]	; (396c <LORAReg_InitAU+0x1c0>)
    3932:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsAU();
    3934:	4b0e      	ldr	r3, [pc, #56]	; (3970 <LORAReg_InitAU+0x1c4>)
    3936:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsAU();
    3938:	4b0e      	ldr	r3, [pc, #56]	; (3974 <LORAReg_InitAU+0x1c8>)
    393a:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsAU();
    393c:	4b0e      	ldr	r3, [pc, #56]	; (3978 <LORAReg_InitAU+0x1cc>)
    393e:	4798      	blx	r3
}
    3940:	2008      	movs	r0, #8
    3942:	b007      	add	sp, #28
    3944:	bc3c      	pop	{r2, r3, r4, r5}
    3946:	4690      	mov	r8, r2
    3948:	4699      	mov	r9, r3
    394a:	46a2      	mov	sl, r4
    394c:	46ab      	mov	fp, r5
    394e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3950:	200013c8 	.word	0x200013c8
    3954:	0001a924 	.word	0x0001a924
    3958:	00013dad 	.word	0x00013dad
    395c:	0001a9b4 	.word	0x0001a9b4
    3960:	000037a9 	.word	0x000037a9
    3964:	200011a8 	.word	0x200011a8
    3968:	0001aa24 	.word	0x0001aa24
    396c:	00008165 	.word	0x00008165
    3970:	000073a1 	.word	0x000073a1
    3974:	000079bd 	.word	0x000079bd
    3978:	00007c15 	.word	0x00007c15

0000397c <LorawanReg_EU868_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_EU868_Pds_Cb(void)
{
	
}
    397c:	4770      	bx	lr
	...

00003980 <LORAReg_InitEU>:
{
    3980:	b570      	push	{r4, r5, r6, lr}
    3982:	b08a      	sub	sp, #40	; 0x28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_EU;
    3984:	4b8d      	ldr	r3, [pc, #564]	; (3bbc <LORAReg_InitEU+0x23c>)
    3986:	2103      	movs	r1, #3
    3988:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_T2;
    398a:	2410      	movs	r4, #16
    398c:	2222      	movs	r2, #34	; 0x22
    398e:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_EU;
    3990:	2506      	movs	r5, #6
    3992:	3a01      	subs	r2, #1
    3994:	549d      	strb	r5, [r3, r2]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_EU;
    3996:	3a20      	subs	r2, #32
    3998:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    399a:	001a      	movs	r2, r3
    399c:	326c      	adds	r2, #108	; 0x6c
    399e:	711a      	strb	r2, [r3, #4]
    39a0:	0a15      	lsrs	r5, r2, #8
    39a2:	715d      	strb	r5, [r3, #5]
    39a4:	0c15      	lsrs	r5, r2, #16
    39a6:	719d      	strb	r5, [r3, #6]
    39a8:	0e12      	lsrs	r2, r2, #24
    39aa:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    39ac:	001a      	movs	r2, r3
    39ae:	322c      	adds	r2, #44	; 0x2c
    39b0:	701a      	strb	r2, [r3, #0]
    39b2:	0a15      	lsrs	r5, r2, #8
    39b4:	705d      	strb	r5, [r3, #1]
    39b6:	0c15      	lsrs	r5, r2, #16
    39b8:	709d      	strb	r5, [r3, #2]
    39ba:	0e12      	lsrs	r2, r2, #24
    39bc:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    39be:	001a      	movs	r2, r3
    39c0:	32ad      	adds	r2, #173	; 0xad
    39c2:	32ff      	adds	r2, #255	; 0xff
    39c4:	731a      	strb	r2, [r3, #12]
    39c6:	0a15      	lsrs	r5, r2, #8
    39c8:	735d      	strb	r5, [r3, #13]
    39ca:	0c15      	lsrs	r5, r2, #16
    39cc:	739d      	strb	r5, [r3, #14]
    39ce:	0e12      	lsrs	r2, r2, #24
    39d0:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    39d2:	001a      	movs	r2, r3
    39d4:	328c      	adds	r2, #140	; 0x8c
    39d6:	721a      	strb	r2, [r3, #8]
    39d8:	0a15      	lsrs	r5, r2, #8
    39da:	725d      	strb	r5, [r3, #9]
    39dc:	0c15      	lsrs	r5, r2, #16
    39de:	729d      	strb	r5, [r3, #10]
    39e0:	0e12      	lsrs	r2, r2, #24
    39e2:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    39e4:	001a      	movs	r2, r3
    39e6:	324d      	adds	r2, #77	; 0x4d
    39e8:	32ff      	adds	r2, #255	; 0xff
    39ea:	741a      	strb	r2, [r3, #16]
    39ec:	0a15      	lsrs	r5, r2, #8
    39ee:	745d      	strb	r5, [r3, #17]
    39f0:	0c15      	lsrs	r5, r2, #16
    39f2:	749d      	strb	r5, [r3, #18]
    39f4:	0e12      	lsrs	r2, r2, #24
    39f6:	74da      	strb	r2, [r3, #19]
	RegParams.MinNewChIndex = 3;
    39f8:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_EU;
    39fa:	2202      	movs	r2, #2
    39fc:	761a      	strb	r2, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_EU;
    39fe:	3205      	adds	r2, #5
    3a00:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_EU;
    3a02:	2500      	movs	r5, #0
    3a04:	775d      	strb	r5, [r3, #29]
	RegParams.Rx1DrOffset = 5;
    3a06:	2605      	movs	r6, #5
    3a08:	3524      	adds	r5, #36	; 0x24
    3a0a:	555e      	strb	r6, [r3, r5]
	RegParams.maxTxPwrIndx = 7;
    3a0c:	3501      	adds	r5, #1
    3a0e:	555a      	strb	r2, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    3a10:	22aa      	movs	r2, #170	; 0xaa
    3a12:	32ff      	adds	r2, #255	; 0xff
    3a14:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 16;
    3a16:	3a8a      	subs	r2, #138	; 0x8a
    3a18:	3aff      	subs	r2, #255	; 0xff
    3a1a:	549c      	strb	r4, [r3, r2]
	RegParams.pDutyCycleTimer->timerId = regTimerId[0];
    3a1c:	4a68      	ldr	r2, [pc, #416]	; (3bc0 <LORAReg_InitEU+0x240>)
    3a1e:	7811      	ldrb	r1, [r2, #0]
    3a20:	22a8      	movs	r2, #168	; 0xa8
    3a22:	0052      	lsls	r2, r2, #1
    3a24:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    3a26:	3a2b      	subs	r2, #43	; 0x2b
    3a28:	3aff      	subs	r2, #255	; 0xff
    3a2a:	5498      	strb	r0, [r3, r2]
	if(ismBand == ISM_EU868)
    3a2c:	2800      	cmp	r0, #0
    3a2e:	d006      	beq.n	3a3e <LORAReg_InitEU+0xbe>
		return UNSUPPORTED_BAND;
    3a30:	23c8      	movs	r3, #200	; 0xc8
	else if(ismBand == ISM_EU433)
    3a32:	2801      	cmp	r0, #1
    3a34:	d100      	bne.n	3a38 <LORAReg_InitEU+0xb8>
    3a36:	e08a      	b.n	3b4e <LORAReg_InitEU+0x1ce>
}
    3a38:	0018      	movs	r0, r3
    3a3a:	b00a      	add	sp, #40	; 0x28
    3a3c:	bd70      	pop	{r4, r5, r6, pc}
    memcpy (RegParams.pChParams, DefaultChannels868, sizeof(DefaultChannels868) );
    3a3e:	001c      	movs	r4, r3
    3a40:	0018      	movs	r0, r3
    3a42:	306c      	adds	r0, #108	; 0x6c
    3a44:	3a20      	subs	r2, #32
    3a46:	495f      	ldr	r1, [pc, #380]	; (3bc4 <LORAReg_InitEU+0x244>)
    3a48:	4d5f      	ldr	r5, [pc, #380]	; (3bc8 <LORAReg_InitEU+0x248>)
    3a4a:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels868, sizeof(AdvChannels868) );	
    3a4c:	0020      	movs	r0, r4
    3a4e:	308c      	adds	r0, #140	; 0x8c
    3a50:	2224      	movs	r2, #36	; 0x24
    3a52:	495e      	ldr	r1, [pc, #376]	; (3bcc <LORAReg_InitEU+0x24c>)
    3a54:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams868, sizeof(SubBandParams868) );
    3a56:	0020      	movs	r0, r4
    3a58:	30ad      	adds	r0, #173	; 0xad
    3a5a:	30ff      	adds	r0, #255	; 0xff
    3a5c:	2248      	movs	r2, #72	; 0x48
    3a5e:	495c      	ldr	r1, [pc, #368]	; (3bd0 <LORAReg_InitEU+0x250>)
    3a60:	47a8      	blx	r5
	memcpy(RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycle868,sizeof(SubBandDutyCycle868));
    3a62:	0020      	movs	r0, r4
    3a64:	3097      	adds	r0, #151	; 0x97
    3a66:	30ff      	adds	r0, #255	; 0xff
    3a68:	220c      	movs	r2, #12
    3a6a:	495a      	ldr	r1, [pc, #360]	; (3bd4 <LORAReg_InitEU+0x254>)
    3a6c:	47a8      	blx	r5
    3a6e:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    3a70:	4852      	ldr	r0, [pc, #328]	; (3bbc <LORAReg_InitEU+0x23c>)
    3a72:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    3a74:	2422      	movs	r4, #34	; 0x22
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;		
    3a76:	7902      	ldrb	r2, [r0, #4]
    3a78:	7941      	ldrb	r1, [r0, #5]
    3a7a:	0209      	lsls	r1, r1, #8
    3a7c:	4311      	orrs	r1, r2
    3a7e:	7982      	ldrb	r2, [r0, #6]
    3a80:	0412      	lsls	r2, r2, #16
    3a82:	4311      	orrs	r1, r2
    3a84:	79c2      	ldrb	r2, [r0, #7]
    3a86:	0612      	lsls	r2, r2, #24
    3a88:	430a      	orrs	r2, r1
    3a8a:	0059      	lsls	r1, r3, #1
    3a8c:	188a      	adds	r2, r1, r2
    3a8e:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    3a90:	3301      	adds	r3, #1
    3a92:	b2db      	uxtb	r3, r3
    3a94:	5702      	ldrsb	r2, [r0, r4]
    3a96:	4293      	cmp	r3, r2
    3a98:	dbed      	blt.n	3a76 <LORAReg_InitEU+0xf6>
		RegParams.DefRx1DataRate = MAC_868_RX1_WINDOW_DATARATE;
    3a9a:	4b48      	ldr	r3, [pc, #288]	; (3bbc <LORAReg_InitEU+0x23c>)
    3a9c:	2200      	movs	r2, #0
    3a9e:	769a      	strb	r2, [r3, #26]
		RegParams.DefRx2DataRate = MAC_868_RX2_WINDOW_DATARATE;
    3aa0:	76da      	strb	r2, [r3, #27]
		RegParams.DefRx2Freq = MAC_868_RX2_WINDOW_FREQ;
    3aa2:	3208      	adds	r2, #8
    3aa4:	751a      	strb	r2, [r3, #20]
    3aa6:	3a22      	subs	r2, #34	; 0x22
    3aa8:	755a      	strb	r2, [r3, #21]
    3aaa:	3a13      	subs	r2, #19
    3aac:	759a      	strb	r2, [r3, #22]
    3aae:	3260      	adds	r2, #96	; 0x60
    3ab0:	75da      	strb	r2, [r3, #23]
		RegParams.regParamItems.fileid = PDS_FILE_REG_EU868_04_IDX;
    3ab2:	2103      	movs	r1, #3
    3ab4:	32c2      	adds	r2, #194	; 0xc2
    3ab6:	32ff      	adds	r2, #255	; 0xff
    3ab8:	5499      	strb	r1, [r3, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    3aba:	2100      	movs	r1, #0
    3abc:	22f6      	movs	r2, #246	; 0xf6
    3abe:	32ff      	adds	r2, #255	; 0xff
    3ac0:	5499      	strb	r1, [r3, r2]
    3ac2:	001a      	movs	r2, r3
    3ac4:	32f6      	adds	r2, #246	; 0xf6
    3ac6:	32ff      	adds	r2, #255	; 0xff
    3ac8:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_EU868_CH_PARAM_1;
    3aca:	22f8      	movs	r2, #248	; 0xf8
    3acc:	32ff      	adds	r2, #255	; 0xff
    3ace:	5499      	strb	r1, [r3, r2]
    3ad0:	001a      	movs	r2, r3
    3ad2:	32f8      	adds	r2, #248	; 0xf8
    3ad4:	32ff      	adds	r2, #255	; 0xff
    3ad6:	2103      	movs	r1, #3
    3ad8:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_EU868_CH_PARAM_2;
    3ada:	2100      	movs	r1, #0
    3adc:	22fa      	movs	r2, #250	; 0xfa
    3ade:	32ff      	adds	r2, #255	; 0xff
    3ae0:	5499      	strb	r1, [r3, r2]
    3ae2:	001a      	movs	r2, r3
    3ae4:	32fa      	adds	r2, #250	; 0xfa
    3ae6:	32ff      	adds	r2, #255	; 0xff
    3ae8:	310b      	adds	r1, #11
    3aea:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    3aec:	2100      	movs	r1, #0
    3aee:	22fc      	movs	r2, #252	; 0xfc
    3af0:	32ff      	adds	r2, #255	; 0xff
    3af2:	5499      	strb	r1, [r3, r2]
    3af4:	189b      	adds	r3, r3, r2
    3af6:	2200      	movs	r2, #0
    3af8:	705a      	strb	r2, [r3, #1]
		filemarks_fid1.fileMarkListAddr = aRegEu868Fid1PdsOps;
    3afa:	ab02      	add	r3, sp, #8
		filemarks_fid1.numItems =  (uint8_t)(PDS_REG_EU868_FID1_MAX_VALUE & 0x00FF);
    3afc:	2601      	movs	r6, #1
    3afe:	711e      	strb	r6, [r3, #4]
		filemarks_fid1.fIDcb = LorawanReg_EU868_Pds_Cb;
    3b00:	4d35      	ldr	r5, [pc, #212]	; (3bd8 <LORAReg_InitEU+0x258>)
		PDS_RegFile(PDS_FILE_REG_EU868_04_IDX,filemarks_fid1);
    3b02:	9500      	str	r5, [sp, #0]
    3b04:	4935      	ldr	r1, [pc, #212]	; (3bdc <LORAReg_InitEU+0x25c>)
    3b06:	9a03      	ldr	r2, [sp, #12]
    3b08:	4b35      	ldr	r3, [pc, #212]	; (3be0 <LORAReg_InitEU+0x260>)
    3b0a:	2003      	movs	r0, #3
    3b0c:	4c35      	ldr	r4, [pc, #212]	; (3be4 <LORAReg_InitEU+0x264>)
    3b0e:	47a0      	blx	r4
		filemarks_fid2.fileMarkListAddr = aRegEu868Fid2PdsOps;
    3b10:	ab06      	add	r3, sp, #24
		filemarks_fid2.numItems =  (uint8_t)(PDS_REG_EU868_FID2_MAX_VALUE & 0x00FF);
    3b12:	711e      	strb	r6, [r3, #4]
		PDS_RegFile(PDS_FILE_REG_EU868_12_IDX,filemarks_fid2);
    3b14:	9500      	str	r5, [sp, #0]
    3b16:	4934      	ldr	r1, [pc, #208]	; (3be8 <LORAReg_InitEU+0x268>)
    3b18:	9a07      	ldr	r2, [sp, #28]
    3b1a:	4b34      	ldr	r3, [pc, #208]	; (3bec <LORAReg_InitEU+0x26c>)
    3b1c:	200b      	movs	r0, #11
    3b1e:	47a0      	blx	r4
	memcpy (RegParams.pDrParams, DefaultDrparamsEU, sizeof(DefaultDrparamsEU) );
    3b20:	4a26      	ldr	r2, [pc, #152]	; (3bbc <LORAReg_InitEU+0x23c>)
    3b22:	7810      	ldrb	r0, [r2, #0]
    3b24:	7853      	ldrb	r3, [r2, #1]
    3b26:	021b      	lsls	r3, r3, #8
    3b28:	4303      	orrs	r3, r0
    3b2a:	7890      	ldrb	r0, [r2, #2]
    3b2c:	0400      	lsls	r0, r0, #16
    3b2e:	4303      	orrs	r3, r0
    3b30:	78d0      	ldrb	r0, [r2, #3]
    3b32:	0600      	lsls	r0, r0, #24
    3b34:	4318      	orrs	r0, r3
    3b36:	2240      	movs	r2, #64	; 0x40
    3b38:	492d      	ldr	r1, [pc, #180]	; (3bf0 <LORAReg_InitEU+0x270>)
    3b3a:	4b23      	ldr	r3, [pc, #140]	; (3bc8 <LORAReg_InitEU+0x248>)
    3b3c:	4798      	blx	r3
    LORAREG_InitGetAttrFnPtrsEU();
    3b3e:	4b2d      	ldr	r3, [pc, #180]	; (3bf4 <LORAReg_InitEU+0x274>)
    3b40:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsEU();
    3b42:	4b2d      	ldr	r3, [pc, #180]	; (3bf8 <LORAReg_InitEU+0x278>)
    3b44:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsEU();
    3b46:	4b2d      	ldr	r3, [pc, #180]	; (3bfc <LORAReg_InitEU+0x27c>)
    3b48:	4798      	blx	r3
	return status;
    3b4a:	2308      	movs	r3, #8
    3b4c:	e774      	b.n	3a38 <LORAReg_InitEU+0xb8>
    memcpy (RegParams.pChParams, DefaultChannels433, sizeof(DefaultChannels433) );
    3b4e:	4c1b      	ldr	r4, [pc, #108]	; (3bbc <LORAReg_InitEU+0x23c>)
    3b50:	0020      	movs	r0, r4
    3b52:	306c      	adds	r0, #108	; 0x6c
    3b54:	2206      	movs	r2, #6
    3b56:	492a      	ldr	r1, [pc, #168]	; (3c00 <LORAReg_InitEU+0x280>)
    3b58:	4d1b      	ldr	r5, [pc, #108]	; (3bc8 <LORAReg_InitEU+0x248>)
    3b5a:	47a8      	blx	r5
    memcpy (RegParams.pOtherChParams, AdvChannels433, sizeof(AdvChannels433) );
    3b5c:	0020      	movs	r0, r4
    3b5e:	308c      	adds	r0, #140	; 0x8c
    3b60:	2224      	movs	r2, #36	; 0x24
    3b62:	4928      	ldr	r1, [pc, #160]	; (3c04 <LORAReg_InitEU+0x284>)
    3b64:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParams433, sizeof(SubBandParams433) );	
    3b66:	0020      	movs	r0, r4
    3b68:	30ad      	adds	r0, #173	; 0xad
    3b6a:	30ff      	adds	r0, #255	; 0xff
    3b6c:	220c      	movs	r2, #12
    3b6e:	4926      	ldr	r1, [pc, #152]	; (3c08 <LORAReg_InitEU+0x288>)
    3b70:	47a8      	blx	r5
    3b72:	2303      	movs	r3, #3
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3b74:	4811      	ldr	r0, [pc, #68]	; (3bbc <LORAReg_InitEU+0x23c>)
    3b76:	25ff      	movs	r5, #255	; 0xff
    for (i = 3; i < RegParams.maxChannels; i++)
    3b78:	2422      	movs	r4, #34	; 0x22
        RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3b7a:	7902      	ldrb	r2, [r0, #4]
    3b7c:	7941      	ldrb	r1, [r0, #5]
    3b7e:	0209      	lsls	r1, r1, #8
    3b80:	4311      	orrs	r1, r2
    3b82:	7982      	ldrb	r2, [r0, #6]
    3b84:	0412      	lsls	r2, r2, #16
    3b86:	4311      	orrs	r1, r2
    3b88:	79c2      	ldrb	r2, [r0, #7]
    3b8a:	0612      	lsls	r2, r2, #24
    3b8c:	430a      	orrs	r2, r1
    3b8e:	0059      	lsls	r1, r3, #1
    3b90:	188a      	adds	r2, r1, r2
    3b92:	7055      	strb	r5, [r2, #1]
    for (i = 3; i < RegParams.maxChannels; i++)
    3b94:	3301      	adds	r3, #1
    3b96:	b2db      	uxtb	r3, r3
    3b98:	5702      	ldrsb	r2, [r0, r4]
    3b9a:	4293      	cmp	r3, r2
    3b9c:	dbed      	blt.n	3b7a <LORAReg_InitEU+0x1fa>
		RegParams.DefRx1DataRate = MAC_433_RX1_WINDOW_DATARATE;
    3b9e:	4b07      	ldr	r3, [pc, #28]	; (3bbc <LORAReg_InitEU+0x23c>)
    3ba0:	2205      	movs	r2, #5
    3ba2:	769a      	strb	r2, [r3, #26]
		RegParams.DefRx2DataRate = MAC_433_RX2_WINDOW_DATARATE;
    3ba4:	2200      	movs	r2, #0
    3ba6:	76da      	strb	r2, [r3, #27]
		RegParams.DefRx2Freq = MAC_433_RX2_WINDOW_FREQ;
    3ba8:	3a70      	subs	r2, #112	; 0x70
    3baa:	751a      	strb	r2, [r3, #20]
    3bac:	3241      	adds	r2, #65	; 0x41
    3bae:	755a      	strb	r2, [r3, #21]
    3bb0:	3a02      	subs	r2, #2
    3bb2:	759a      	strb	r2, [r3, #22]
    3bb4:	324a      	adds	r2, #74	; 0x4a
    3bb6:	75da      	strb	r2, [r3, #23]
    3bb8:	e7b2      	b.n	3b20 <LORAReg_InitEU+0x1a0>
    3bba:	46c0      	nop			; (mov r8, r8)
    3bbc:	200013c8 	.word	0x200013c8
    3bc0:	200013c4 	.word	0x200013c4
    3bc4:	0001aa84 	.word	0x0001aa84
    3bc8:	00013dad 	.word	0x00013dad
    3bcc:	0001aa58 	.word	0x0001aa58
    3bd0:	0001aae4 	.word	0x0001aae4
    3bd4:	0001aacc 	.word	0x0001aacc
    3bd8:	0000397d 	.word	0x0000397d
    3bdc:	200011ac 	.word	0x200011ac
    3be0:	0001ab2c 	.word	0x0001ab2c
    3be4:	00008165 	.word	0x00008165
    3be8:	200011b0 	.word	0x200011b0
    3bec:	0001ab34 	.word	0x0001ab34
    3bf0:	0001aa8c 	.word	0x0001aa8c
    3bf4:	00007129 	.word	0x00007129
    3bf8:	000078e9 	.word	0x000078e9
    3bfc:	00007b85 	.word	0x00007b85
    3c00:	0001aa7c 	.word	0x0001aa7c
    3c04:	0001aa34 	.word	0x0001aa34
    3c08:	0001aad8 	.word	0x0001aad8

00003c0c <LorawanReg_IND_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_IND_Pds_Cb(void)
{
	
}
    3c0c:	4770      	bx	lr
	...

00003c10 <LORAReg_InitIN>:
{
    3c10:	b570      	push	{r4, r5, r6, lr}
    3c12:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_IN;
    3c14:	4b5d      	ldr	r3, [pc, #372]	; (3d8c <LORAReg_InitIN+0x17c>)
    3c16:	2103      	movs	r1, #3
    3c18:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_IN;
    3c1a:	2510      	movs	r5, #16
    3c1c:	2222      	movs	r2, #34	; 0x22
    3c1e:	549d      	strb	r5, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_IN;
    3c20:	3a21      	subs	r2, #33	; 0x21
    3c22:	2421      	movs	r4, #33	; 0x21
    3c24:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_IN;
    3c26:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    3c28:	001a      	movs	r2, r3
    3c2a:	326c      	adds	r2, #108	; 0x6c
    3c2c:	2400      	movs	r4, #0
    3c2e:	711a      	strb	r2, [r3, #4]
    3c30:	0a16      	lsrs	r6, r2, #8
    3c32:	715e      	strb	r6, [r3, #5]
    3c34:	0c16      	lsrs	r6, r2, #16
    3c36:	719e      	strb	r6, [r3, #6]
    3c38:	0e12      	lsrs	r2, r2, #24
    3c3a:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    3c3c:	001a      	movs	r2, r3
    3c3e:	322c      	adds	r2, #44	; 0x2c
    3c40:	701a      	strb	r2, [r3, #0]
    3c42:	0a16      	lsrs	r6, r2, #8
    3c44:	705e      	strb	r6, [r3, #1]
    3c46:	0c16      	lsrs	r6, r2, #16
    3c48:	709e      	strb	r6, [r3, #2]
    3c4a:	0e12      	lsrs	r2, r2, #24
    3c4c:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    3c4e:	001a      	movs	r2, r3
    3c50:	328c      	adds	r2, #140	; 0x8c
    3c52:	721a      	strb	r2, [r3, #8]
    3c54:	0a16      	lsrs	r6, r2, #8
    3c56:	725e      	strb	r6, [r3, #9]
    3c58:	0c16      	lsrs	r6, r2, #16
    3c5a:	729e      	strb	r6, [r3, #10]
    3c5c:	0e12      	lsrs	r2, r2, #24
    3c5e:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    3c60:	001a      	movs	r2, r3
    3c62:	324d      	adds	r2, #77	; 0x4d
    3c64:	32ff      	adds	r2, #255	; 0xff
    3c66:	741a      	strb	r2, [r3, #16]
    3c68:	0a16      	lsrs	r6, r2, #8
    3c6a:	745e      	strb	r6, [r3, #17]
    3c6c:	0c16      	lsrs	r6, r2, #16
    3c6e:	749e      	strb	r6, [r3, #18]
    3c70:	0e12      	lsrs	r2, r2, #24
    3c72:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_IN;
    3c74:	769c      	strb	r4, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_IN;
    3c76:	2202      	movs	r2, #2
    3c78:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_IN;	
    3c7a:	3a12      	subs	r2, #18
    3c7c:	751a      	strb	r2, [r3, #20]
    3c7e:	3a70      	subs	r2, #112	; 0x70
    3c80:	755a      	strb	r2, [r3, #21]
    3c82:	3226      	adds	r2, #38	; 0x26
    3c84:	759a      	strb	r2, [r3, #22]
    3c86:	328d      	adds	r2, #141	; 0x8d
    3c88:	75da      	strb	r2, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_IN;
    3c8a:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_IN;
    3c8c:	761d      	strb	r5, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_IN;
    3c8e:	3a2c      	subs	r2, #44	; 0x2c
    3c90:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_IN;
    3c92:	775c      	strb	r4, [r3, #29]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    3c94:	24aa      	movs	r4, #170	; 0xaa
    3c96:	34ff      	adds	r4, #255	; 0xff
    3c98:	5519      	strb	r1, [r3, r4]
	RegParams.Rx1DrOffset = 7;
    3c9a:	3121      	adds	r1, #33	; 0x21
    3c9c:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 10;
    3c9e:	391a      	subs	r1, #26
    3ca0:	321e      	adds	r2, #30
    3ca2:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 30;
    3ca4:	3114      	adds	r1, #20
    3ca6:	3a05      	subs	r2, #5
    3ca8:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    3caa:	3206      	adds	r2, #6
    3cac:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    3cae:	3ca0      	subs	r4, #160	; 0xa0
    3cb0:	3cff      	subs	r4, #255	; 0xff
	if(ismBand == ISM_IND865)
    3cb2:	280f      	cmp	r0, #15
    3cb4:	d008      	beq.n	3cc8 <LORAReg_InitIN+0xb8>
    LORAREG_InitGetAttrFnPtrsIN();
    3cb6:	4b36      	ldr	r3, [pc, #216]	; (3d90 <LORAReg_InitIN+0x180>)
    3cb8:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsIN();
    3cba:	4b36      	ldr	r3, [pc, #216]	; (3d94 <LORAReg_InitIN+0x184>)
    3cbc:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsIN();
    3cbe:	4b36      	ldr	r3, [pc, #216]	; (3d98 <LORAReg_InitIN+0x188>)
    3cc0:	4798      	blx	r3
}
    3cc2:	0020      	movs	r0, r4
    3cc4:	b006      	add	sp, #24
    3cc6:	bd70      	pop	{r4, r5, r6, pc}
    memcpy (RegParams.pChParams, DefaultChannels865, sizeof(DefaultChannels865) );
    3cc8:	001c      	movs	r4, r3
    3cca:	0018      	movs	r0, r3
    3ccc:	306c      	adds	r0, #108	; 0x6c
    3cce:	3a20      	subs	r2, #32
    3cd0:	4932      	ldr	r1, [pc, #200]	; (3d9c <LORAReg_InitIN+0x18c>)
    3cd2:	4d33      	ldr	r5, [pc, #204]	; (3da0 <LORAReg_InitIN+0x190>)
    3cd4:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels865, sizeof(AdvChannels865) );
    3cd6:	0020      	movs	r0, r4
    3cd8:	308c      	adds	r0, #140	; 0x8c
    3cda:	2224      	movs	r2, #36	; 0x24
    3cdc:	4931      	ldr	r1, [pc, #196]	; (3da4 <LORAReg_InitIN+0x194>)
    3cde:	47a8      	blx	r5
    3ce0:	2006      	movs	r0, #6
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3ce2:	492a      	ldr	r1, [pc, #168]	; (3d8c <LORAReg_InitIN+0x17c>)
    3ce4:	24ff      	movs	r4, #255	; 0xff
    3ce6:	790b      	ldrb	r3, [r1, #4]
    3ce8:	794a      	ldrb	r2, [r1, #5]
    3cea:	0212      	lsls	r2, r2, #8
    3cec:	431a      	orrs	r2, r3
    3cee:	798b      	ldrb	r3, [r1, #6]
    3cf0:	041b      	lsls	r3, r3, #16
    3cf2:	431a      	orrs	r2, r3
    3cf4:	79cb      	ldrb	r3, [r1, #7]
    3cf6:	061b      	lsls	r3, r3, #24
    3cf8:	4313      	orrs	r3, r2
    3cfa:	181b      	adds	r3, r3, r0
    3cfc:	705c      	strb	r4, [r3, #1]
    3cfe:	3002      	adds	r0, #2
    for (i = MIN_CHANNEL_INDEX_IN; i < MAX_CHANNELS_IN; i++)
    3d00:	2820      	cmp	r0, #32
    3d02:	d1f0      	bne.n	3ce6 <LORAReg_InitIN+0xd6>
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = MAX_EIRP_IN;
    3d04:	4c21      	ldr	r4, [pc, #132]	; (3d8c <LORAReg_InitIN+0x17c>)
    3d06:	221e      	movs	r2, #30
    3d08:	23d5      	movs	r3, #213	; 0xd5
    3d0a:	005b      	lsls	r3, r3, #1
    3d0c:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsIN, sizeof(DefaultDrParamsIN) );
    3d0e:	7820      	ldrb	r0, [r4, #0]
    3d10:	7863      	ldrb	r3, [r4, #1]
    3d12:	021b      	lsls	r3, r3, #8
    3d14:	4303      	orrs	r3, r0
    3d16:	78a0      	ldrb	r0, [r4, #2]
    3d18:	0400      	lsls	r0, r0, #16
    3d1a:	4303      	orrs	r3, r0
    3d1c:	78e0      	ldrb	r0, [r4, #3]
    3d1e:	0600      	lsls	r0, r0, #24
    3d20:	4318      	orrs	r0, r3
    3d22:	3222      	adds	r2, #34	; 0x22
    3d24:	4920      	ldr	r1, [pc, #128]	; (3da8 <LORAReg_InitIN+0x198>)
    3d26:	4b1e      	ldr	r3, [pc, #120]	; (3da0 <LORAReg_InitIN+0x190>)
    3d28:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_IND_07_IDX;
    3d2a:	2306      	movs	r3, #6
    3d2c:	2106      	movs	r1, #6
    3d2e:	22fa      	movs	r2, #250	; 0xfa
    3d30:	0052      	lsls	r2, r2, #1
    3d32:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    3d34:	2100      	movs	r1, #0
    3d36:	22f6      	movs	r2, #246	; 0xf6
    3d38:	32ff      	adds	r2, #255	; 0xff
    3d3a:	54a1      	strb	r1, [r4, r2]
    3d3c:	0022      	movs	r2, r4
    3d3e:	32f6      	adds	r2, #246	; 0xf6
    3d40:	32ff      	adds	r2, #255	; 0xff
    3d42:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_IND_CH_PARAM_1;
    3d44:	22f8      	movs	r2, #248	; 0xf8
    3d46:	32ff      	adds	r2, #255	; 0xff
    3d48:	54a1      	strb	r1, [r4, r2]
    3d4a:	0022      	movs	r2, r4
    3d4c:	32f8      	adds	r2, #248	; 0xf8
    3d4e:	32ff      	adds	r2, #255	; 0xff
    3d50:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_IND_CH_PARAM_2;
    3d52:	3101      	adds	r1, #1
    3d54:	22fa      	movs	r2, #250	; 0xfa
    3d56:	32ff      	adds	r2, #255	; 0xff
    3d58:	54a1      	strb	r1, [r4, r2]
    3d5a:	0022      	movs	r2, r4
    3d5c:	32fa      	adds	r2, #250	; 0xfa
    3d5e:	32ff      	adds	r2, #255	; 0xff
    3d60:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    3d62:	2200      	movs	r2, #0
    3d64:	23fc      	movs	r3, #252	; 0xfc
    3d66:	33ff      	adds	r3, #255	; 0xff
    3d68:	54e2      	strb	r2, [r4, r3]
    3d6a:	18e4      	adds	r4, r4, r3
    3d6c:	2300      	movs	r3, #0
    3d6e:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegIndPdsOps;
    3d70:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_IND_MAX_VALUE & 0x00FF);
    3d72:	3202      	adds	r2, #2
    3d74:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_IND_Pds_Cb;
    3d76:	4a0d      	ldr	r2, [pc, #52]	; (3dac <LORAReg_InitIN+0x19c>)
		PDS_RegFile(PDS_FILE_REG_IND_07_IDX,filemarks);
    3d78:	9200      	str	r2, [sp, #0]
    3d7a:	490d      	ldr	r1, [pc, #52]	; (3db0 <LORAReg_InitIN+0x1a0>)
    3d7c:	9a03      	ldr	r2, [sp, #12]
    3d7e:	4b0d      	ldr	r3, [pc, #52]	; (3db4 <LORAReg_InitIN+0x1a4>)
    3d80:	2006      	movs	r0, #6
    3d82:	4c0d      	ldr	r4, [pc, #52]	; (3db8 <LORAReg_InitIN+0x1a8>)
    3d84:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    3d86:	2408      	movs	r4, #8
    3d88:	e795      	b.n	3cb6 <LORAReg_InitIN+0xa6>
    3d8a:	46c0      	nop			; (mov r8, r8)
    3d8c:	200013c8 	.word	0x200013c8
    3d90:	000074d1 	.word	0x000074d1
    3d94:	00007a29 	.word	0x00007a29
    3d98:	00007c35 	.word	0x00007c35
    3d9c:	0001ab60 	.word	0x0001ab60
    3da0:	00013dad 	.word	0x00013dad
    3da4:	0001ab3c 	.word	0x0001ab3c
    3da8:	0001ab68 	.word	0x0001ab68
    3dac:	00003c0d 	.word	0x00003c0d
    3db0:	200011b4 	.word	0x200011b4
    3db4:	0001aba8 	.word	0x0001aba8
    3db8:	00008165 	.word	0x00008165

00003dbc <LorawanReg_JPN_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback function */
void LorawanReg_JPN_Pds_Cb(void)
{

}
    3dbc:	4770      	bx	lr
	...

00003dc0 <LORAReg_InitJP>:
{
    3dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dc2:	b087      	sub	sp, #28
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_JP;
    3dc4:	4b7a      	ldr	r3, [pc, #488]	; (3fb0 <LORAReg_InitJP+0x1f0>)
    3dc6:	2203      	movs	r2, #3
    3dc8:	779a      	strb	r2, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_JP;
    3dca:	2110      	movs	r1, #16
    3dcc:	321f      	adds	r2, #31
    3dce:	5499      	strb	r1, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_JP;
    3dd0:	3a21      	subs	r2, #33	; 0x21
    3dd2:	2421      	movs	r4, #33	; 0x21
    3dd4:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_JP;
    3dd6:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    3dd8:	001a      	movs	r2, r3
    3dda:	326c      	adds	r2, #108	; 0x6c
    3ddc:	711a      	strb	r2, [r3, #4]
    3dde:	0a14      	lsrs	r4, r2, #8
    3de0:	715c      	strb	r4, [r3, #5]
    3de2:	0c14      	lsrs	r4, r2, #16
    3de4:	719c      	strb	r4, [r3, #6]
    3de6:	0e12      	lsrs	r2, r2, #24
    3de8:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    3dea:	001a      	movs	r2, r3
    3dec:	322c      	adds	r2, #44	; 0x2c
    3dee:	701a      	strb	r2, [r3, #0]
    3df0:	0a14      	lsrs	r4, r2, #8
    3df2:	705c      	strb	r4, [r3, #1]
    3df4:	0c14      	lsrs	r4, r2, #16
    3df6:	709c      	strb	r4, [r3, #2]
    3df8:	0e12      	lsrs	r2, r2, #24
    3dfa:	70da      	strb	r2, [r3, #3]
	RegParams.pSubBandParams = &RegParams.cmnParams.paramsType2.SubBands[0];
    3dfc:	001a      	movs	r2, r3
    3dfe:	32ad      	adds	r2, #173	; 0xad
    3e00:	32ff      	adds	r2, #255	; 0xff
    3e02:	731a      	strb	r2, [r3, #12]
    3e04:	0a14      	lsrs	r4, r2, #8
    3e06:	735c      	strb	r4, [r3, #13]
    3e08:	0c14      	lsrs	r4, r2, #16
    3e0a:	739c      	strb	r4, [r3, #14]
    3e0c:	0e12      	lsrs	r2, r2, #24
    3e0e:	73da      	strb	r2, [r3, #15]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    3e10:	001a      	movs	r2, r3
    3e12:	328c      	adds	r2, #140	; 0x8c
    3e14:	721a      	strb	r2, [r3, #8]
    3e16:	0a14      	lsrs	r4, r2, #8
    3e18:	725c      	strb	r4, [r3, #9]
    3e1a:	0c14      	lsrs	r4, r2, #16
    3e1c:	729c      	strb	r4, [r3, #10]
    3e1e:	0e12      	lsrs	r2, r2, #24
    3e20:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    3e22:	001a      	movs	r2, r3
    3e24:	324d      	adds	r2, #77	; 0x4d
    3e26:	32ff      	adds	r2, #255	; 0xff
    3e28:	741a      	strb	r2, [r3, #16]
    3e2a:	0a14      	lsrs	r4, r2, #8
    3e2c:	745c      	strb	r4, [r3, #17]
    3e2e:	0c14      	lsrs	r4, r2, #16
    3e30:	749c      	strb	r4, [r3, #18]
    3e32:	0e12      	lsrs	r2, r2, #24
    3e34:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_JP;
    3e36:	2202      	movs	r2, #2
    3e38:	769a      	strb	r2, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_JP;
    3e3a:	76da      	strb	r2, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_JP;	
    3e3c:	2400      	movs	r4, #0
    3e3e:	751c      	strb	r4, [r3, #20]
    3e40:	3c16      	subs	r4, #22
    3e42:	755c      	strb	r4, [r3, #21]
    3e44:	341c      	adds	r4, #28
    3e46:	759c      	strb	r4, [r3, #22]
    3e48:	3431      	adds	r4, #49	; 0x31
    3e4a:	75dc      	strb	r4, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_JP;
    3e4c:	765a      	strb	r2, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_JP;
    3e4e:	3c23      	subs	r4, #35	; 0x23
    3e50:	761c      	strb	r4, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_JP;
    3e52:	3c0d      	subs	r4, #13
    3e54:	771c      	strb	r4, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_JP;
    3e56:	2500      	movs	r5, #0
    3e58:	775d      	strb	r5, [r3, #29]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_JP;
    3e5a:	260a      	movs	r6, #10
    3e5c:	35a7      	adds	r5, #167	; 0xa7
    3e5e:	35ff      	adds	r5, #255	; 0xff
    3e60:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_JP;
    3e62:	36a6      	adds	r6, #166	; 0xa6
    3e64:	25a8      	movs	r5, #168	; 0xa8
    3e66:	35ff      	adds	r5, #255	; 0xff
    3e68:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_JP;
    3e6a:	3eab      	subs	r6, #171	; 0xab
    3e6c:	3501      	adds	r5, #1
    3e6e:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 2;
    3e70:	25aa      	movs	r5, #170	; 0xaa
    3e72:	35ff      	adds	r5, #255	; 0xff
    3e74:	555a      	strb	r2, [r3, r5]
	RegParams.Rx1DrOffset = 7;
    3e76:	3222      	adds	r2, #34	; 0x22
    3e78:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwrIndx = 7;
    3e7a:	3201      	adds	r2, #1
    3e7c:	549c      	strb	r4, [r3, r2]
	RegParams.maxTxPwr = 16;
    3e7e:	3a05      	subs	r2, #5
    3e80:	5499      	strb	r1, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    3e82:	4a4c      	ldr	r2, [pc, #304]	; (3fb4 <LORAReg_InitJP+0x1f4>)
    3e84:	7814      	ldrb	r4, [r2, #0]
    3e86:	2196      	movs	r1, #150	; 0x96
    3e88:	31ff      	adds	r1, #255	; 0xff
    3e8a:	545c      	strb	r4, [r3, r1]
	RegParams.pDutyCycleTimer->timerId = regTimerId[1];
    3e8c:	7851      	ldrb	r1, [r2, #1]
    3e8e:	22a8      	movs	r2, #168	; 0xa8
    3e90:	0052      	lsls	r2, r2, #1
    3e92:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    3e94:	3a2b      	subs	r2, #43	; 0x2b
    3e96:	3aff      	subs	r2, #255	; 0xff
    3e98:	5498      	strb	r0, [r3, r2]
		result = LORAWAN_INVALID_PARAMETER;
    3e9a:	240a      	movs	r4, #10
	if(ismBand == ISM_JPN923)
    3e9c:	2805      	cmp	r0, #5
    3e9e:	d008      	beq.n	3eb2 <LORAReg_InitJP+0xf2>
    LORAREG_InitGetAttrFnPtrsJP();
    3ea0:	4b45      	ldr	r3, [pc, #276]	; (3fb8 <LORAReg_InitJP+0x1f8>)
    3ea2:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsJP();
    3ea4:	4b45      	ldr	r3, [pc, #276]	; (3fbc <LORAReg_InitJP+0x1fc>)
    3ea6:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsJP();
    3ea8:	4b45      	ldr	r3, [pc, #276]	; (3fc0 <LORAReg_InitJP+0x200>)
    3eaa:	4798      	blx	r3
}
    3eac:	0020      	movs	r0, r4
    3eae:	b007      	add	sp, #28
    3eb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels923JP, sizeof(DefaultChannels923JP) );
    3eb2:	001c      	movs	r4, r3
    3eb4:	0018      	movs	r0, r3
    3eb6:	306c      	adds	r0, #108	; 0x6c
    3eb8:	3a22      	subs	r2, #34	; 0x22
    3eba:	4942      	ldr	r1, [pc, #264]	; (3fc4 <LORAReg_InitJP+0x204>)
    3ebc:	4d42      	ldr	r5, [pc, #264]	; (3fc8 <LORAReg_InitJP+0x208>)
    3ebe:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels923JP, sizeof(AdvChannels923JP) );
    3ec0:	0020      	movs	r0, r4
    3ec2:	308c      	adds	r0, #140	; 0x8c
    3ec4:	2218      	movs	r2, #24
    3ec6:	4941      	ldr	r1, [pc, #260]	; (3fcc <LORAReg_InitJP+0x20c>)
    3ec8:	47a8      	blx	r5
	memcpy (RegParams.pSubBandParams, SubBandParamsJP923, sizeof(SubBandParamsJP923) );
    3eca:	0020      	movs	r0, r4
    3ecc:	30ad      	adds	r0, #173	; 0xad
    3ece:	30ff      	adds	r0, #255	; 0xff
    3ed0:	220c      	movs	r2, #12
    3ed2:	493f      	ldr	r1, [pc, #252]	; (3fd0 <LORAReg_InitJP+0x210>)
    3ed4:	47a8      	blx	r5
	memcpy (RegParams.cmnParams.paramsType2.subBandDutyCycle,SubBandDutyCycleJP923,sizeof(SubBandDutyCycleJP923));
    3ed6:	0020      	movs	r0, r4
    3ed8:	3097      	adds	r0, #151	; 0x97
    3eda:	30ff      	adds	r0, #255	; 0xff
    3edc:	2202      	movs	r2, #2
    3ede:	493d      	ldr	r1, [pc, #244]	; (3fd4 <LORAReg_InitJP+0x214>)
    3ee0:	47a8      	blx	r5
    3ee2:	2302      	movs	r3, #2
    3ee4:	2202      	movs	r2, #2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3ee6:	4932      	ldr	r1, [pc, #200]	; (3fb0 <LORAReg_InitJP+0x1f0>)
    3ee8:	27ff      	movs	r7, #255	; 0xff
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    3eea:	2500      	movs	r5, #0
    for (i = 2; i < RegParams.maxChannels; i++)
    3eec:	361d      	adds	r6, #29
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    3eee:	7908      	ldrb	r0, [r1, #4]
    3ef0:	794c      	ldrb	r4, [r1, #5]
    3ef2:	0224      	lsls	r4, r4, #8
    3ef4:	4304      	orrs	r4, r0
    3ef6:	7988      	ldrb	r0, [r1, #6]
    3ef8:	0400      	lsls	r0, r0, #16
    3efa:	4304      	orrs	r4, r0
    3efc:	79c8      	ldrb	r0, [r1, #7]
    3efe:	0600      	lsls	r0, r0, #24
    3f00:	4320      	orrs	r0, r4
    3f02:	0054      	lsls	r4, r2, #1
    3f04:	1820      	adds	r0, r4, r0
    3f06:	7047      	strb	r7, [r0, #1]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    3f08:	3352      	adds	r3, #82	; 0x52
    3f0a:	009b      	lsls	r3, r3, #2
    3f0c:	18cb      	adds	r3, r1, r3
    3f0e:	725d      	strb	r5, [r3, #9]
    3f10:	729d      	strb	r5, [r3, #10]
    3f12:	72dd      	strb	r5, [r3, #11]
    3f14:	731d      	strb	r5, [r3, #12]
    for (i = 2; i < RegParams.maxChannels; i++)
    3f16:	3201      	adds	r2, #1
    3f18:	b2d2      	uxtb	r2, r2
    3f1a:	0013      	movs	r3, r2
    3f1c:	5788      	ldrsb	r0, [r1, r6]
    3f1e:	4282      	cmp	r2, r0
    3f20:	dbe5      	blt.n	3eee <LORAReg_InitJP+0x12e>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    3f22:	4c23      	ldr	r4, [pc, #140]	; (3fb0 <LORAReg_InitJP+0x1f0>)
    3f24:	22ff      	movs	r2, #255	; 0xff
    3f26:	2327      	movs	r3, #39	; 0x27
    3f28:	54e2      	strb	r2, [r4, r3]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = DEFAULT_EIRP_JP;//MAX_EIRP_JP;
    3f2a:	3aef      	subs	r2, #239	; 0xef
    3f2c:	3384      	adds	r3, #132	; 0x84
    3f2e:	33ff      	adds	r3, #255	; 0xff
    3f30:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsJP, sizeof(DefaultDrParamsJP) );
    3f32:	7820      	ldrb	r0, [r4, #0]
    3f34:	7863      	ldrb	r3, [r4, #1]
    3f36:	021b      	lsls	r3, r3, #8
    3f38:	4303      	orrs	r3, r0
    3f3a:	78a0      	ldrb	r0, [r4, #2]
    3f3c:	0400      	lsls	r0, r0, #16
    3f3e:	4303      	orrs	r3, r0
    3f40:	78e0      	ldrb	r0, [r4, #3]
    3f42:	0600      	lsls	r0, r0, #24
    3f44:	4318      	orrs	r0, r3
    3f46:	3230      	adds	r2, #48	; 0x30
    3f48:	4923      	ldr	r1, [pc, #140]	; (3fd8 <LORAReg_InitJP+0x218>)
    3f4a:	4b1f      	ldr	r3, [pc, #124]	; (3fc8 <LORAReg_InitJP+0x208>)
    3f4c:	4798      	blx	r3
		RegParams.regParamItems.fileid = PDS_FILE_REG_JPN_08_IDX;
    3f4e:	2307      	movs	r3, #7
    3f50:	2107      	movs	r1, #7
    3f52:	22fa      	movs	r2, #250	; 0xfa
    3f54:	0052      	lsls	r2, r2, #1
    3f56:	54a1      	strb	r1, [r4, r2]
		RegParams.regParamItems.alt_ch_item_id = 0;
    3f58:	2100      	movs	r1, #0
    3f5a:	22f6      	movs	r2, #246	; 0xf6
    3f5c:	32ff      	adds	r2, #255	; 0xff
    3f5e:	54a1      	strb	r1, [r4, r2]
    3f60:	0022      	movs	r2, r4
    3f62:	32f6      	adds	r2, #246	; 0xf6
    3f64:	32ff      	adds	r2, #255	; 0xff
    3f66:	7051      	strb	r1, [r2, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_JPN_CH_PARAM_1;
    3f68:	22f8      	movs	r2, #248	; 0xf8
    3f6a:	32ff      	adds	r2, #255	; 0xff
    3f6c:	54a1      	strb	r1, [r4, r2]
    3f6e:	0022      	movs	r2, r4
    3f70:	32f8      	adds	r2, #248	; 0xf8
    3f72:	32ff      	adds	r2, #255	; 0xff
    3f74:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_JPN_CH_PARAM_2;
    3f76:	3101      	adds	r1, #1
    3f78:	22fa      	movs	r2, #250	; 0xfa
    3f7a:	32ff      	adds	r2, #255	; 0xff
    3f7c:	54a1      	strb	r1, [r4, r2]
    3f7e:	0022      	movs	r2, r4
    3f80:	32fa      	adds	r2, #250	; 0xfa
    3f82:	32ff      	adds	r2, #255	; 0xff
    3f84:	7053      	strb	r3, [r2, #1]
		RegParams.regParamItems.band_item_id = 0;
    3f86:	2200      	movs	r2, #0
    3f88:	23fc      	movs	r3, #252	; 0xfc
    3f8a:	33ff      	adds	r3, #255	; 0xff
    3f8c:	54e2      	strb	r2, [r4, r3]
    3f8e:	18e4      	adds	r4, r4, r3
    3f90:	2300      	movs	r3, #0
    3f92:	7063      	strb	r3, [r4, #1]
		filemarks.fileMarkListAddr = aRegJpnFid1PdsOps;
    3f94:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_JPN_FID1_MAX_VALUE & 0x00FF);
    3f96:	3202      	adds	r2, #2
    3f98:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_JPN_Pds_Cb;
    3f9a:	4a10      	ldr	r2, [pc, #64]	; (3fdc <LORAReg_InitJP+0x21c>)
		PDS_RegFile(PDS_FILE_REG_JPN_08_IDX,filemarks);
    3f9c:	9200      	str	r2, [sp, #0]
    3f9e:	4910      	ldr	r1, [pc, #64]	; (3fe0 <LORAReg_InitJP+0x220>)
    3fa0:	9a03      	ldr	r2, [sp, #12]
    3fa2:	4b10      	ldr	r3, [pc, #64]	; (3fe4 <LORAReg_InitJP+0x224>)
    3fa4:	2007      	movs	r0, #7
    3fa6:	4c10      	ldr	r4, [pc, #64]	; (3fe8 <LORAReg_InitJP+0x228>)
    3fa8:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    3faa:	2408      	movs	r4, #8
    3fac:	e778      	b.n	3ea0 <LORAReg_InitJP+0xe0>
    3fae:	46c0      	nop			; (mov r8, r8)
    3fb0:	200013c8 	.word	0x200013c8
    3fb4:	200013c4 	.word	0x200013c4
    3fb8:	000075fd 	.word	0x000075fd
    3fbc:	00007a91 	.word	0x00007a91
    3fc0:	00007c71 	.word	0x00007c71
    3fc4:	0001abd0 	.word	0x0001abd0
    3fc8:	00013dad 	.word	0x00013dad
    3fcc:	0001abb8 	.word	0x0001abb8
    3fd0:	0001ac18 	.word	0x0001ac18
    3fd4:	0001ac14 	.word	0x0001ac14
    3fd8:	0001abd4 	.word	0x0001abd4
    3fdc:	00003dbd 	.word	0x00003dbd
    3fe0:	200011b8 	.word	0x200011b8
    3fe4:	0001ac24 	.word	0x0001ac24
    3fe8:	00008165 	.word	0x00008165

00003fec <LorawanReg_KR_Pds_Cb>:
#if (ENABLE_PDS == 1)
/* PDS Callback */
void LorawanReg_KR_Pds_Cb(void)
{

}
    3fec:	4770      	bx	lr
	...

00003ff0 <LORAReg_InitKR>:
{
    3ff0:	b5f0      	push	{r4, r5, r6, r7, lr}
    3ff2:	46d6      	mov	lr, sl
    3ff4:	464f      	mov	r7, r9
    3ff6:	4646      	mov	r6, r8
    3ff8:	b5c0      	push	{r6, r7, lr}
    3ffa:	b086      	sub	sp, #24
	RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_KR;
    3ffc:	4b90      	ldr	r3, [pc, #576]	; (4240 <LORAReg_InitKR+0x250>)
    3ffe:	2103      	movs	r1, #3
    4000:	7799      	strb	r1, [r3, #30]
	RegParams.maxChannels = MAX_CHANNELS_KR;
    4002:	2410      	movs	r4, #16
    4004:	2222      	movs	r2, #34	; 0x22
    4006:	549c      	strb	r4, [r3, r2]
	RegParams.maxSubBands = MAX_NUM_SUBBANDS_KR;
    4008:	3a21      	subs	r2, #33	; 0x21
    400a:	3411      	adds	r4, #17
    400c:	551a      	strb	r2, [r3, r4]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_KR;
    400e:	77da      	strb	r2, [r3, #31]
	RegParams.pChParams = &RegParams.cmnParams.paramsType2.chParams[0];
    4010:	001a      	movs	r2, r3
    4012:	326c      	adds	r2, #108	; 0x6c
    4014:	2400      	movs	r4, #0
    4016:	711a      	strb	r2, [r3, #4]
    4018:	0a15      	lsrs	r5, r2, #8
    401a:	715d      	strb	r5, [r3, #5]
    401c:	0c15      	lsrs	r5, r2, #16
    401e:	719d      	strb	r5, [r3, #6]
    4020:	0e12      	lsrs	r2, r2, #24
    4022:	71da      	strb	r2, [r3, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType2.DRParams[0];
    4024:	001a      	movs	r2, r3
    4026:	322c      	adds	r2, #44	; 0x2c
    4028:	701a      	strb	r2, [r3, #0]
    402a:	0a15      	lsrs	r5, r2, #8
    402c:	705d      	strb	r5, [r3, #1]
    402e:	0c15      	lsrs	r5, r2, #16
    4030:	709d      	strb	r5, [r3, #2]
    4032:	0e12      	lsrs	r2, r2, #24
    4034:	70da      	strb	r2, [r3, #3]
	RegParams.pOtherChParams = &RegParams.cmnParams.paramsType2.othChParams[0];
    4036:	001a      	movs	r2, r3
    4038:	328c      	adds	r2, #140	; 0x8c
    403a:	721a      	strb	r2, [r3, #8]
    403c:	0a15      	lsrs	r5, r2, #8
    403e:	725d      	strb	r5, [r3, #9]
    4040:	0c15      	lsrs	r5, r2, #16
    4042:	729d      	strb	r5, [r3, #10]
    4044:	0e12      	lsrs	r2, r2, #24
    4046:	72da      	strb	r2, [r3, #11]
	RegParams.pDutyCycleTimer = &RegParams.cmnParams.paramsType2.DutyCycleTimer;
    4048:	001a      	movs	r2, r3
    404a:	324d      	adds	r2, #77	; 0x4d
    404c:	32ff      	adds	r2, #255	; 0xff
    404e:	741a      	strb	r2, [r3, #16]
    4050:	0a15      	lsrs	r5, r2, #8
    4052:	745d      	strb	r5, [r3, #17]
    4054:	0c15      	lsrs	r5, r2, #16
    4056:	749d      	strb	r5, [r3, #18]
    4058:	0e12      	lsrs	r2, r2, #24
    405a:	74da      	strb	r2, [r3, #19]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_KR;
    405c:	769c      	strb	r4, [r3, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_KR;
    405e:	76dc      	strb	r4, [r3, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_KR;	
    4060:	2220      	movs	r2, #32
    4062:	4252      	negs	r2, r2
    4064:	751a      	strb	r2, [r3, #20]
    4066:	3233      	adds	r2, #51	; 0x33
    4068:	755a      	strb	r2, [r3, #21]
    406a:	3a20      	subs	r2, #32
    406c:	759a      	strb	r2, [r3, #22]
    406e:	3243      	adds	r2, #67	; 0x43
    4070:	75da      	strb	r2, [r3, #23]
	RegParams.MinNewChIndex = MIN_CHANNEL_INDEX_KR;
    4072:	7659      	strb	r1, [r3, #25]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_KR;
    4074:	3a22      	subs	r2, #34	; 0x22
    4076:	761a      	strb	r2, [r3, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_KR;
    4078:	3a0f      	subs	r2, #15
    407a:	771a      	strb	r2, [r3, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_KR;
    407c:	775c      	strb	r4, [r3, #29]
	RegParams.cmnParams.paramsType2.LBTScanPeriod = LBT_SCAN_PERIOD_KR;
    407e:	340a      	adds	r4, #10
    4080:	25d3      	movs	r5, #211	; 0xd3
    4082:	006d      	lsls	r5, r5, #1
    4084:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.LBTSignalThreshold = LBT_SIGNAL_THRESHOLD_KR;
    4086:	26bf      	movs	r6, #191	; 0xbf
    4088:	25a8      	movs	r5, #168	; 0xa8
    408a:	35ff      	adds	r5, #255	; 0xff
    408c:	555e      	strb	r6, [r3, r5]
	RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount = LBT_RSSI_SAMPLES_COUNT_KR;
    408e:	3501      	adds	r5, #1
    4090:	555c      	strb	r4, [r3, r5]
	RegParams.cmnParams.paramsType2.minNonDefChId = 3;
    4092:	24aa      	movs	r4, #170	; 0xaa
    4094:	34ff      	adds	r4, #255	; 0xff
    4096:	5519      	strb	r1, [r3, r4]
	RegParams.Rx1DrOffset = 5;
    4098:	3121      	adds	r1, #33	; 0x21
    409a:	545a      	strb	r2, [r3, r1]
	RegParams.maxTxPwrIndx = 7;
    409c:	391d      	subs	r1, #29
    409e:	3220      	adds	r2, #32
    40a0:	5499      	strb	r1, [r3, r2]
	RegParams.maxTxPwr = 14;
    40a2:	3107      	adds	r1, #7
    40a4:	3a05      	subs	r2, #5
    40a6:	5499      	strb	r1, [r3, r2]
	RegParams.cmnParams.paramsType2.LBTTimer.timerId = regTimerId[0];
    40a8:	4a66      	ldr	r2, [pc, #408]	; (4244 <LORAReg_InitKR+0x254>)
    40aa:	7811      	ldrb	r1, [r2, #0]
    40ac:	2296      	movs	r2, #150	; 0x96
    40ae:	32ff      	adds	r2, #255	; 0xff
    40b0:	5499      	strb	r1, [r3, r2]
	RegParams.band = ismBand;
    40b2:	3a70      	subs	r2, #112	; 0x70
    40b4:	3aff      	subs	r2, #255	; 0xff
    40b6:	5498      	strb	r0, [r3, r2]
		result = UNSUPPORTED_BAND;
    40b8:	3ce1      	subs	r4, #225	; 0xe1
	if(ismBand == ISM_KR920)
    40ba:	2804      	cmp	r0, #4
    40bc:	d00c      	beq.n	40d8 <LORAReg_InitKR+0xe8>
    LORAREG_InitGetAttrFnPtrsKR();
    40be:	4b62      	ldr	r3, [pc, #392]	; (4248 <LORAReg_InitKR+0x258>)
    40c0:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsKR();
    40c2:	4b62      	ldr	r3, [pc, #392]	; (424c <LORAReg_InitKR+0x25c>)
    40c4:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsKR();
    40c6:	4b62      	ldr	r3, [pc, #392]	; (4250 <LORAReg_InitKR+0x260>)
    40c8:	4798      	blx	r3
}
    40ca:	0020      	movs	r0, r4
    40cc:	b006      	add	sp, #24
    40ce:	bc1c      	pop	{r2, r3, r4}
    40d0:	4690      	mov	r8, r2
    40d2:	4699      	mov	r9, r3
    40d4:	46a2      	mov	sl, r4
    40d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    memcpy (RegParams.pChParams, DefaultChannels920KR, sizeof(DefaultChannels920KR) );
    40d8:	001c      	movs	r4, r3
    40da:	0018      	movs	r0, r3
    40dc:	306c      	adds	r0, #108	; 0x6c
    40de:	3a20      	subs	r2, #32
    40e0:	495c      	ldr	r1, [pc, #368]	; (4254 <LORAReg_InitKR+0x264>)
    40e2:	4d5d      	ldr	r5, [pc, #372]	; (4258 <LORAReg_InitKR+0x268>)
    40e4:	47a8      	blx	r5
	memcpy (RegParams.pOtherChParams, AdvChannels920KR, sizeof(AdvChannels920KR) );
    40e6:	0020      	movs	r0, r4
    40e8:	308c      	adds	r0, #140	; 0x8c
    40ea:	2224      	movs	r2, #36	; 0x24
    40ec:	495b      	ldr	r1, [pc, #364]	; (425c <LORAReg_InitKR+0x26c>)
    40ee:	47a8      	blx	r5
    40f0:	2103      	movs	r1, #3
    40f2:	2003      	movs	r0, #3
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    40f4:	4b52      	ldr	r3, [pc, #328]	; (4240 <LORAReg_InitKR+0x250>)
    40f6:	3640      	adds	r6, #64	; 0x40
		RegParams.pChParams[i].status = DISABLED;
    40f8:	2500      	movs	r5, #0
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    40fa:	22d5      	movs	r2, #213	; 0xd5
    40fc:	0052      	lsls	r2, r2, #1
    40fe:	4690      	mov	r8, r2
    4100:	46b4      	mov	ip, r6
    for (i = 3; i < RegParams.maxChannels; i++)
    4102:	3a89      	subs	r2, #137	; 0x89
    4104:	3aff      	subs	r2, #255	; 0xff
    4106:	4692      	mov	sl, r2
	    RegParams.pChParams[i].dataRange.value = UINT8_MAX;
    4108:	0042      	lsls	r2, r0, #1
    410a:	791c      	ldrb	r4, [r3, #4]
    410c:	46a1      	mov	r9, r4
    410e:	795c      	ldrb	r4, [r3, #5]
    4110:	0224      	lsls	r4, r4, #8
    4112:	464f      	mov	r7, r9
    4114:	4327      	orrs	r7, r4
    4116:	799c      	ldrb	r4, [r3, #6]
    4118:	0424      	lsls	r4, r4, #16
    411a:	4327      	orrs	r7, r4
    411c:	79dc      	ldrb	r4, [r3, #7]
    411e:	0624      	lsls	r4, r4, #24
    4120:	433c      	orrs	r4, r7
    4122:	18a4      	adds	r4, r4, r2
    4124:	7066      	strb	r6, [r4, #1]
		RegParams.pChParams[i].status = DISABLED;
    4126:	791c      	ldrb	r4, [r3, #4]
    4128:	46a1      	mov	r9, r4
    412a:	795c      	ldrb	r4, [r3, #5]
    412c:	0224      	lsls	r4, r4, #8
    412e:	464f      	mov	r7, r9
    4130:	4327      	orrs	r7, r4
    4132:	799c      	ldrb	r4, [r3, #6]
    4134:	0424      	lsls	r4, r4, #16
    4136:	4327      	orrs	r7, r4
    4138:	79dc      	ldrb	r4, [r3, #7]
    413a:	0624      	lsls	r4, r4, #24
    413c:	433c      	orrs	r4, r7
    413e:	54a5      	strb	r5, [r4, r2]
		RegParams.pOtherChParams[i].joinRequestChannel = DISABLED;
    4140:	7a1c      	ldrb	r4, [r3, #8]
    4142:	46a1      	mov	r9, r4
    4144:	7a5c      	ldrb	r4, [r3, #9]
    4146:	0224      	lsls	r4, r4, #8
    4148:	464f      	mov	r7, r9
    414a:	4327      	orrs	r7, r4
    414c:	7a9c      	ldrb	r4, [r3, #10]
    414e:	0424      	lsls	r4, r4, #16
    4150:	4327      	orrs	r7, r4
    4152:	7adc      	ldrb	r4, [r3, #11]
    4154:	0624      	lsls	r4, r4, #24
    4156:	433c      	orrs	r4, r7
    4158:	1812      	adds	r2, r2, r0
    415a:	0092      	lsls	r2, r2, #2
    415c:	1912      	adds	r2, r2, r4
    415e:	7255      	strb	r5, [r2, #9]
		RegParams.cmnParams.paramsType2.txParams.maxEIRP = UINT8_MAX;
    4160:	4642      	mov	r2, r8
    4162:	4664      	mov	r4, ip
    4164:	549c      	strb	r4, [r3, r2]
		RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    4166:	3152      	adds	r1, #82	; 0x52
    4168:	0089      	lsls	r1, r1, #2
    416a:	1859      	adds	r1, r3, r1
    416c:	724d      	strb	r5, [r1, #9]
    416e:	728d      	strb	r5, [r1, #10]
    4170:	72cd      	strb	r5, [r1, #11]
    4172:	730d      	strb	r5, [r1, #12]
    for (i = 3; i < RegParams.maxChannels; i++)
    4174:	3001      	adds	r0, #1
    4176:	b2c0      	uxtb	r0, r0
    4178:	0001      	movs	r1, r0
    417a:	4652      	mov	r2, sl
    417c:	569a      	ldrsb	r2, [r3, r2]
    417e:	4290      	cmp	r0, r2
    4180:	dbc2      	blt.n	4108 <LORAReg_InitKR+0x118>
	RegParams.lastUsedChannelIndex = UINT8_MAX;
    4182:	4c2f      	ldr	r4, [pc, #188]	; (4240 <LORAReg_InitKR+0x250>)
    4184:	22ff      	movs	r2, #255	; 0xff
    4186:	2327      	movs	r3, #39	; 0x27
    4188:	54e2      	strb	r2, [r4, r3]
		memcpy (RegParams.pDrParams, DefaultDrParamsKR, sizeof(DefaultDrParamsKR) );
    418a:	7820      	ldrb	r0, [r4, #0]
    418c:	7863      	ldrb	r3, [r4, #1]
    418e:	021b      	lsls	r3, r3, #8
    4190:	4303      	orrs	r3, r0
    4192:	78a0      	ldrb	r0, [r4, #2]
    4194:	0400      	lsls	r0, r0, #16
    4196:	4303      	orrs	r3, r0
    4198:	78e0      	ldrb	r0, [r4, #3]
    419a:	0600      	lsls	r0, r0, #24
    419c:	4318      	orrs	r0, r3
    419e:	3acf      	subs	r2, #207	; 0xcf
    41a0:	492f      	ldr	r1, [pc, #188]	; (4260 <LORAReg_InitKR+0x270>)
    41a2:	4b2d      	ldr	r3, [pc, #180]	; (4258 <LORAReg_InitKR+0x268>)
    41a4:	4798      	blx	r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    41a6:	7f63      	ldrb	r3, [r4, #29]
    41a8:	2b00      	cmp	r3, #0
    41aa:	dd17      	ble.n	41dc <LORAReg_InitKR+0x1ec>
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    41ac:	4a24      	ldr	r2, [pc, #144]	; (4240 <LORAReg_InitKR+0x250>)
    41ae:	7811      	ldrb	r1, [r2, #0]
    41b0:	7853      	ldrb	r3, [r2, #1]
    41b2:	021b      	lsls	r3, r3, #8
    41b4:	430b      	orrs	r3, r1
    41b6:	7891      	ldrb	r1, [r2, #2]
    41b8:	0409      	lsls	r1, r1, #16
    41ba:	430b      	orrs	r3, r1
    41bc:	78d1      	ldrb	r1, [r2, #3]
    41be:	0609      	lsls	r1, r1, #24
    41c0:	4319      	orrs	r1, r3
    41c2:	2300      	movs	r3, #0
    41c4:	2501      	movs	r5, #1
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    41c6:	2407      	movs	r4, #7
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    41c8:	0010      	movs	r0, r2
			RegParams.pDrParams[dataRate].modulation = MODULATION_LORA;
    41ca:	00da      	lsls	r2, r3, #3
    41cc:	188a      	adds	r2, r1, r2
    41ce:	71d5      	strb	r5, [r2, #7]
			RegParams.pDrParams[dataRate].bandwidth = BW_125KHZ;
    41d0:	7194      	strb	r4, [r2, #6]
    41d2:	3301      	adds	r3, #1
    41d4:	b25b      	sxtb	r3, r3
		for(int8_t dataRate = 0; dataRate < RegParams.maxDataRate; dataRate++)
    41d6:	7f42      	ldrb	r2, [r0, #29]
    41d8:	4293      	cmp	r3, r2
    41da:	dbf6      	blt.n	41ca <LORAReg_InitKR+0x1da>
		RegParams.regParamItems.fileid = PDS_FILE_REG_KR_06_IDX;
    41dc:	4b18      	ldr	r3, [pc, #96]	; (4240 <LORAReg_InitKR+0x250>)
    41de:	2205      	movs	r2, #5
    41e0:	2005      	movs	r0, #5
    41e2:	21fa      	movs	r1, #250	; 0xfa
    41e4:	0049      	lsls	r1, r1, #1
    41e6:	5458      	strb	r0, [r3, r1]
		RegParams.regParamItems.alt_ch_item_id = 0;
    41e8:	2000      	movs	r0, #0
    41ea:	21f6      	movs	r1, #246	; 0xf6
    41ec:	31ff      	adds	r1, #255	; 0xff
    41ee:	5458      	strb	r0, [r3, r1]
    41f0:	0019      	movs	r1, r3
    41f2:	31f6      	adds	r1, #246	; 0xf6
    41f4:	31ff      	adds	r1, #255	; 0xff
    41f6:	7048      	strb	r0, [r1, #1]
		RegParams.regParamItems.ch_param_1_item_id = PDS_REG_KR_CH_PARAM_1;
    41f8:	21f8      	movs	r1, #248	; 0xf8
    41fa:	31ff      	adds	r1, #255	; 0xff
    41fc:	5458      	strb	r0, [r3, r1]
    41fe:	0019      	movs	r1, r3
    4200:	31f8      	adds	r1, #248	; 0xf8
    4202:	31ff      	adds	r1, #255	; 0xff
    4204:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.ch_param_2_item_id = PDS_REG_KR_CH_PARAM_2;
    4206:	3001      	adds	r0, #1
    4208:	21fa      	movs	r1, #250	; 0xfa
    420a:	31ff      	adds	r1, #255	; 0xff
    420c:	5458      	strb	r0, [r3, r1]
    420e:	0019      	movs	r1, r3
    4210:	31fa      	adds	r1, #250	; 0xfa
    4212:	31ff      	adds	r1, #255	; 0xff
    4214:	704a      	strb	r2, [r1, #1]
		RegParams.regParamItems.band_item_id = 0;
    4216:	2100      	movs	r1, #0
    4218:	22fc      	movs	r2, #252	; 0xfc
    421a:	32ff      	adds	r2, #255	; 0xff
    421c:	5499      	strb	r1, [r3, r2]
    421e:	189b      	adds	r3, r3, r2
    4220:	2200      	movs	r2, #0
    4222:	705a      	strb	r2, [r3, #1]
		filemarks.fileMarkListAddr = aRegKrFid1PdsOps;
    4224:	ab02      	add	r3, sp, #8
		filemarks.numItems =  (uint8_t)(PDS_REG_KR_FID1_MAX_VALUE & 0x00FF);
    4226:	3202      	adds	r2, #2
    4228:	711a      	strb	r2, [r3, #4]
		filemarks.fIDcb = LorawanReg_KR_Pds_Cb;
    422a:	4a0e      	ldr	r2, [pc, #56]	; (4264 <LORAReg_InitKR+0x274>)
		PDS_RegFile(PDS_FILE_REG_KR_06_IDX,filemarks);
    422c:	9200      	str	r2, [sp, #0]
    422e:	490e      	ldr	r1, [pc, #56]	; (4268 <LORAReg_InitKR+0x278>)
    4230:	9a03      	ldr	r2, [sp, #12]
    4232:	4b0e      	ldr	r3, [pc, #56]	; (426c <LORAReg_InitKR+0x27c>)
    4234:	3004      	adds	r0, #4
    4236:	4c0e      	ldr	r4, [pc, #56]	; (4270 <LORAReg_InitKR+0x280>)
    4238:	47a0      	blx	r4
	StackRetStatus_t result = LORAWAN_SUCCESS;
    423a:	2408      	movs	r4, #8
    423c:	e73f      	b.n	40be <LORAReg_InitKR+0xce>
    423e:	46c0      	nop			; (mov r8, r8)
    4240:	200013c8 	.word	0x200013c8
    4244:	200013c4 	.word	0x200013c4
    4248:	0000773d 	.word	0x0000773d
    424c:	00007afd 	.word	0x00007afd
    4250:	00007cbd 	.word	0x00007cbd
    4254:	0001ac58 	.word	0x0001ac58
    4258:	00013dad 	.word	0x00013dad
    425c:	0001ac34 	.word	0x0001ac34
    4260:	0001ac60 	.word	0x0001ac60
    4264:	00003fed 	.word	0x00003fed
    4268:	200011bc 	.word	0x200011bc
    426c:	0001ac90 	.word	0x0001ac90
    4270:	00008165 	.word	0x00008165

00004274 <LorawanReg_NA_Pds_Cb>:

#if (ENABLE_PDS == 1)
void LorawanReg_NA_Pds_Cb(void)
{
	
}
    4274:	4770      	bx	lr
	...

00004278 <LORAReg_InitNA>:
{
    4278:	b5f0      	push	{r4, r5, r6, r7, lr}
    427a:	46de      	mov	lr, fp
    427c:	4657      	mov	r7, sl
    427e:	464e      	mov	r6, r9
    4280:	4645      	mov	r5, r8
    4282:	b5e0      	push	{r5, r6, r7, lr}
    4284:	b089      	sub	sp, #36	; 0x24
    4286:	9003      	str	r0, [sp, #12]
    RegParams.TxCurDataRate = MAC_DEF_TX_CURRENT_DATARATE_NA;
    4288:	4c64      	ldr	r4, [pc, #400]	; (441c <LORAReg_InitNA+0x1a4>)
    428a:	2602      	movs	r6, #2
    428c:	2302      	movs	r3, #2
    428e:	4698      	mov	r8, r3
    4290:	77a6      	strb	r6, [r4, #30]
	RegParams.maxChannels = MAX_CHANNELS_T1;
    4292:	2248      	movs	r2, #72	; 0x48
    4294:	2322      	movs	r3, #34	; 0x22
    4296:	54e2      	strb	r2, [r4, r3]
	RegParams.MacTxPower = MAC_DEF_TX_POWER_NA;
    4298:	3b1b      	subs	r3, #27
    429a:	77e3      	strb	r3, [r4, #31]
	RegParams.maxTxPwr = MAX_TX_PWR_NA;
    429c:	3a2a      	subs	r2, #42	; 0x2a
    429e:	3319      	adds	r3, #25
    42a0:	54e2      	strb	r2, [r4, r3]
	RegParams.pChParams = &RegParams.cmnParams.paramsType1.chParams[0];
    42a2:	0023      	movs	r3, r4
    42a4:	339c      	adds	r3, #156	; 0x9c
    42a6:	2700      	movs	r7, #0
    42a8:	7123      	strb	r3, [r4, #4]
    42aa:	0a1a      	lsrs	r2, r3, #8
    42ac:	7162      	strb	r2, [r4, #5]
    42ae:	0c1a      	lsrs	r2, r3, #16
    42b0:	71a2      	strb	r2, [r4, #6]
    42b2:	0e1a      	lsrs	r2, r3, #24
    42b4:	71e2      	strb	r2, [r4, #7]
	RegParams.pDrParams = &RegParams.cmnParams.paramsType1.DRParams[0];
    42b6:	0025      	movs	r5, r4
    42b8:	352c      	adds	r5, #44	; 0x2c
    42ba:	7025      	strb	r5, [r4, #0]
    42bc:	0a2a      	lsrs	r2, r5, #8
    42be:	7062      	strb	r2, [r4, #1]
    42c0:	0c2a      	lsrs	r2, r5, #16
    42c2:	70a2      	strb	r2, [r4, #2]
    42c4:	0e2a      	lsrs	r2, r5, #24
    42c6:	70e2      	strb	r2, [r4, #3]
	RegParams.MinNewChIndex = 0xFF;
    42c8:	22ff      	movs	r2, #255	; 0xff
    42ca:	7662      	strb	r2, [r4, #25]
	RegParams.DefRx1DataRate = MAC_RX1_WINDOW_DATARATE_NA;
    42cc:	3af5      	subs	r2, #245	; 0xf5
    42ce:	76a2      	strb	r2, [r4, #26]
	RegParams.DefRx2DataRate = MAC_RX2_WINDOW_DATARATE_NA;
    42d0:	2008      	movs	r0, #8
    42d2:	2208      	movs	r2, #8
    42d4:	76e2      	strb	r2, [r4, #27]
	RegParams.DefRx2Freq = MAC_RX2_WINDOW_FREQ_NA;
    42d6:	2260      	movs	r2, #96	; 0x60
    42d8:	4252      	negs	r2, r2
    42da:	4694      	mov	ip, r2
    42dc:	7522      	strb	r2, [r4, #20]
    42de:	2270      	movs	r2, #112	; 0x70
    42e0:	7562      	strb	r2, [r4, #21]
    42e2:	75a0      	strb	r0, [r4, #22]
    42e4:	2237      	movs	r2, #55	; 0x37
    42e6:	75e2      	strb	r2, [r4, #23]
	RegParams.FeaturesSupport = FEATURES_SUPPORTED_NA;
    42e8:	2218      	movs	r2, #24
    42ea:	7622      	strb	r2, [r4, #24]
	RegParams.minDataRate = MAC_DATARATE_MIN_NA;
    42ec:	2204      	movs	r2, #4
    42ee:	4691      	mov	r9, r2
    42f0:	7722      	strb	r2, [r4, #28]
	RegParams.maxDataRate = MAC_DATARATE_MAX_NA;
    42f2:	7767      	strb	r7, [r4, #29]
	RegParams.cmnParams.paramsType1.Max_125khzChan = MAX_CHANNELS_BANDWIDTH_125_NA;
    42f4:	2240      	movs	r2, #64	; 0x40
    42f6:	4692      	mov	sl, r2
    42f8:	32fc      	adds	r2, #252	; 0xfc
    42fa:	4651      	mov	r1, sl
    42fc:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.Max_500khzChan = MAX_CHANNELS_BANDWIDTH_500_NA;
    42fe:	223e      	movs	r2, #62	; 0x3e
    4300:	32ff      	adds	r2, #255	; 0xff
    4302:	2108      	movs	r1, #8
    4304:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minTxDR = DR0;
    4306:	3a05      	subs	r2, #5
    4308:	54a7      	strb	r7, [r4, r2]
	RegParams.cmnParams.paramsType1.maxTxDR = DR4;
    430a:	223a      	movs	r2, #58	; 0x3a
    430c:	32ff      	adds	r2, #255	; 0xff
    430e:	4649      	mov	r1, r9
    4310:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.minRxDR = DR8;
    4312:	3201      	adds	r2, #1
    4314:	2108      	movs	r1, #8
    4316:	54a1      	strb	r1, [r4, r2]
	RegParams.cmnParams.paramsType1.maxRxDR = DR13;
    4318:	3a2e      	subs	r2, #46	; 0x2e
    431a:	3aff      	subs	r2, #255	; 0xff
    431c:	213c      	movs	r1, #60	; 0x3c
    431e:	31ff      	adds	r1, #255	; 0xff
    4320:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.RxParamWindowOffset1 = 10;
    4322:	3103      	adds	r1, #3
    4324:	220a      	movs	r2, #10
    4326:	5462      	strb	r2, [r4, r1]
	RegParams.cmnParams.paramsType1.UpStreamCh0Freq = UPSTREAM_CH0_NA;
    4328:	2260      	movs	r2, #96	; 0x60
    432a:	3912      	subs	r1, #18
    432c:	5462      	strb	r2, [r4, r1]
    432e:	0021      	movs	r1, r4
    4330:	312d      	adds	r1, #45	; 0x2d
    4332:	31ff      	adds	r1, #255	; 0xff
    4334:	2201      	movs	r2, #1
    4336:	704a      	strb	r2, [r1, #1]
    4338:	2238      	movs	r2, #56	; 0x38
    433a:	4252      	negs	r2, r2
    433c:	708a      	strb	r2, [r1, #2]
    433e:	2235      	movs	r2, #53	; 0x35
    4340:	70ca      	strb	r2, [r1, #3]
	RegParams.cmnParams.paramsType1.UpStreamCh64Freq = UPSTREAM_CH64_NA;
    4342:	2240      	movs	r2, #64	; 0x40
    4344:	4252      	negs	r2, r2
    4346:	2198      	movs	r1, #152	; 0x98
    4348:	0049      	lsls	r1, r1, #1
    434a:	5462      	strb	r2, [r4, r1]
    434c:	0021      	movs	r1, r4
    434e:	3131      	adds	r1, #49	; 0x31
    4350:	31ff      	adds	r1, #255	; 0xff
    4352:	2251      	movs	r2, #81	; 0x51
    4354:	4252      	negs	r2, r2
    4356:	704a      	strb	r2, [r1, #1]
    4358:	222e      	movs	r2, #46	; 0x2e
    435a:	4252      	negs	r2, r2
    435c:	708a      	strb	r2, [r1, #2]
    435e:	2235      	movs	r2, #53	; 0x35
    4360:	70ca      	strb	r2, [r1, #3]
	RegParams.cmnParams.paramsType1.DownStreamCh0Freq = DOWNSTREAM_CH0_NA;
    4362:	219a      	movs	r1, #154	; 0x9a
    4364:	0049      	lsls	r1, r1, #1
    4366:	4662      	mov	r2, ip
    4368:	5462      	strb	r2, [r4, r1]
    436a:	0021      	movs	r1, r4
    436c:	3135      	adds	r1, #53	; 0x35
    436e:	31ff      	adds	r1, #255	; 0xff
    4370:	2270      	movs	r2, #112	; 0x70
    4372:	704a      	strb	r2, [r1, #1]
    4374:	7088      	strb	r0, [r1, #2]
    4376:	2037      	movs	r0, #55	; 0x37
    4378:	70c8      	strb	r0, [r1, #3]
	RegParams.Rx1DrOffset = 3;
    437a:	2003      	movs	r0, #3
    437c:	2124      	movs	r1, #36	; 0x24
    437e:	5460      	strb	r0, [r4, r1]
	RegParams.maxTxPwrIndx = 10;
    4380:	3101      	adds	r1, #1
    4382:	220a      	movs	r2, #10
    4384:	5462      	strb	r2, [r4, r1]
	RegParams.band = ismBand;
    4386:	2226      	movs	r2, #38	; 0x26
    4388:	4669      	mov	r1, sp
    438a:	7b09      	ldrb	r1, [r1, #12]
    438c:	54a1      	strb	r1, [r4, r2]
	memcpy (RegParams.pChParams, DefaultChannels915, sizeof(DefaultChannels915) );
    438e:	326a      	adds	r2, #106	; 0x6a
    4390:	4923      	ldr	r1, [pc, #140]	; (4420 <LORAReg_InitNA+0x1a8>)
    4392:	0018      	movs	r0, r3
    4394:	4b23      	ldr	r3, [pc, #140]	; (4424 <LORAReg_InitNA+0x1ac>)
    4396:	4699      	mov	r9, r3
    4398:	4798      	blx	r3
	memcpy (RegParams.pDrParams, DefaultDrParamsNA, sizeof(DefaultDrParamsNA) );
    439a:	2270      	movs	r2, #112	; 0x70
    439c:	4922      	ldr	r1, [pc, #136]	; (4428 <LORAReg_InitNA+0x1b0>)
    439e:	0028      	movs	r0, r5
    43a0:	47c8      	blx	r9
	RegParams.cmnParams.paramsType1.alternativeChannel = 0;
    43a2:	2340      	movs	r3, #64	; 0x40
    43a4:	33ff      	adds	r3, #255	; 0xff
    43a6:	54e7      	strb	r7, [r4, r3]
	RegParams.regParamItems.fileid = PDS_FILE_REG_NA_03_IDX;
    43a8:	33b5      	adds	r3, #181	; 0xb5
    43aa:	54e6      	strb	r6, [r4, r3]
	RegParams.regParamItems.alt_ch_item_id = PDS_REG_NA_ALT_CH;
    43ac:	2200      	movs	r2, #0
    43ae:	23f6      	movs	r3, #246	; 0xf6
    43b0:	33ff      	adds	r3, #255	; 0xff
    43b2:	54e2      	strb	r2, [r4, r3]
    43b4:	0023      	movs	r3, r4
    43b6:	33f6      	adds	r3, #246	; 0xf6
    43b8:	33ff      	adds	r3, #255	; 0xff
    43ba:	4642      	mov	r2, r8
    43bc:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_1_item_id = PDS_REG_NA_CH_PARAM;
    43be:	23f8      	movs	r3, #248	; 0xf8
    43c0:	33ff      	adds	r3, #255	; 0xff
    43c2:	2201      	movs	r2, #1
    43c4:	54e2      	strb	r2, [r4, r3]
    43c6:	0023      	movs	r3, r4
    43c8:	33f8      	adds	r3, #248	; 0xf8
    43ca:	33ff      	adds	r3, #255	; 0xff
    43cc:	4642      	mov	r2, r8
    43ce:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.ch_param_2_item_id = 0;
    43d0:	2200      	movs	r2, #0
    43d2:	23fa      	movs	r3, #250	; 0xfa
    43d4:	33ff      	adds	r3, #255	; 0xff
    43d6:	54e2      	strb	r2, [r4, r3]
    43d8:	0023      	movs	r3, r4
    43da:	33fa      	adds	r3, #250	; 0xfa
    43dc:	33ff      	adds	r3, #255	; 0xff
    43de:	705a      	strb	r2, [r3, #1]
	RegParams.regParamItems.band_item_id = 0;
    43e0:	23fc      	movs	r3, #252	; 0xfc
    43e2:	33ff      	adds	r3, #255	; 0xff
    43e4:	54e2      	strb	r2, [r4, r3]
    43e6:	18e4      	adds	r4, r4, r3
    43e8:	2300      	movs	r3, #0
    43ea:	7063      	strb	r3, [r4, #1]
	filemarks.fileMarkListAddr = aRegNaPdsOps;
    43ec:	ab04      	add	r3, sp, #16
	filemarks.numItems =  (uint8_t)(PDS_REG_NA_MAX_VALUE & 0x00FF);
    43ee:	711e      	strb	r6, [r3, #4]
	filemarks.fIDcb = LorawanReg_NA_Pds_Cb;
    43f0:	4a0e      	ldr	r2, [pc, #56]	; (442c <LORAReg_InitNA+0x1b4>)
	PDS_RegFile(PDS_FILE_REG_NA_03_IDX,filemarks);
    43f2:	9200      	str	r2, [sp, #0]
    43f4:	490e      	ldr	r1, [pc, #56]	; (4430 <LORAReg_InitNA+0x1b8>)
    43f6:	9a05      	ldr	r2, [sp, #20]
    43f8:	4b0e      	ldr	r3, [pc, #56]	; (4434 <LORAReg_InitNA+0x1bc>)
    43fa:	2002      	movs	r0, #2
    43fc:	4c0e      	ldr	r4, [pc, #56]	; (4438 <LORAReg_InitNA+0x1c0>)
    43fe:	47a0      	blx	r4
    LORAREG_InitGetAttrFnPtrsNA();
    4400:	4b0e      	ldr	r3, [pc, #56]	; (443c <LORAReg_InitNA+0x1c4>)
    4402:	4798      	blx	r3
	LORAREG_InitValidateAttrFnPtrsNA();
    4404:	4b0e      	ldr	r3, [pc, #56]	; (4440 <LORAReg_InitNA+0x1c8>)
    4406:	4798      	blx	r3
	LORAREG_InitSetAttrFnPtrsNA();
    4408:	4b0e      	ldr	r3, [pc, #56]	; (4444 <LORAReg_InitNA+0x1cc>)
    440a:	4798      	blx	r3
}
    440c:	2008      	movs	r0, #8
    440e:	b009      	add	sp, #36	; 0x24
    4410:	bc3c      	pop	{r2, r3, r4, r5}
    4412:	4690      	mov	r8, r2
    4414:	4699      	mov	r9, r3
    4416:	46a2      	mov	sl, r4
    4418:	46ab      	mov	fp, r5
    441a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    441c:	200013c8 	.word	0x200013c8
    4420:	0001aca0 	.word	0x0001aca0
    4424:	00013dad 	.word	0x00013dad
    4428:	0001ad30 	.word	0x0001ad30
    442c:	00004275 	.word	0x00004275
    4430:	200011c0 	.word	0x200011c0
    4434:	0001ada0 	.word	0x0001ada0
    4438:	00008165 	.word	0x00008165
    443c:	00006ff5 	.word	0x00006ff5
    4440:	0000787d 	.word	0x0000787d
    4444:	00007b65 	.word	0x00007b65

00004448 <InValidGetAttr>:
/****************************** FUNCTIONS *************************************/

StackRetStatus_t InValidGetAttr(LorawanRegionalAttributes_t attr, void * attrInput, void * attrOutput)
{
	return LORAWAN_INVALID_REQUEST;
}
    4448:	2015      	movs	r0, #21
    444a:	4770      	bx	lr

0000444c <InValidAttr>:

StackRetStatus_t InValidAttr(LorawanRegionalAttributes_t attr, void * attrInput)
{
	return LORAWAN_INVALID_REQUEST;
}
    444c:	2015      	movs	r0, #21
    444e:	4770      	bx	lr

00004450 <LORAREG_GetAttr_MaxChannel>:
#endif


static StackRetStatus_t LORAREG_GetAttr_MaxChannel(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.maxChannels;
    4450:	2322      	movs	r3, #34	; 0x22
    4452:	4902      	ldr	r1, [pc, #8]	; (445c <LORAREG_GetAttr_MaxChannel+0xc>)
    4454:	5ccb      	ldrb	r3, [r1, r3]
    4456:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4458:	2008      	movs	r0, #8
    445a:	4770      	bx	lr
    445c:	200013c8 	.word	0x200013c8

00004460 <LORAREG_GetAttr_MinNewChIndex>:


static StackRetStatus_t LORAREG_GetAttr_MinNewChIndex(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	*(uint8_t *)attrOutput = (uint8_t)RegParams.MinNewChIndex;
    4460:	4b04      	ldr	r3, [pc, #16]	; (4474 <LORAREG_GetAttr_MinNewChIndex+0x14>)
    4462:	7e59      	ldrb	r1, [r3, #25]
    4464:	7011      	strb	r1, [r2, #0]
	if(RegParams.MinNewChIndex == 0xFF)
    4466:	7e5b      	ldrb	r3, [r3, #25]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4468:	2008      	movs	r0, #8
	if(RegParams.MinNewChIndex == 0xFF)
    446a:	2bff      	cmp	r3, #255	; 0xff
    446c:	d000      	beq.n	4470 <LORAREG_GetAttr_MinNewChIndex+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	
	return result;
}
    446e:	4770      	bx	lr
		result = LORAWAN_INVALID_PARAMETER;
    4470:	3002      	adds	r0, #2
    4472:	e7fc      	b.n	446e <LORAREG_GetAttr_MinNewChIndex+0xe>
    4474:	200013c8 	.word	0x200013c8

00004478 <LORAREG_GetAttr_DefRx1DataRate>:
}
#endif

static StackRetStatus_t LORAREG_GetAttr_DefRx1DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx1DataRate;
    4478:	4b02      	ldr	r3, [pc, #8]	; (4484 <LORAREG_GetAttr_DefRx1DataRate+0xc>)
    447a:	7e9b      	ldrb	r3, [r3, #26]
    447c:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    447e:	2008      	movs	r0, #8
    4480:	4770      	bx	lr
    4482:	46c0      	nop			; (mov r8, r8)
    4484:	200013c8 	.word	0x200013c8

00004488 <LORAREG_GetAttr_DefRx2DataRate>:

static StackRetStatus_t LORAREG_GetAttr_DefRx2DataRate(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.DefRx2DataRate;
    4488:	4b02      	ldr	r3, [pc, #8]	; (4494 <LORAREG_GetAttr_DefRx2DataRate+0xc>)
    448a:	7edb      	ldrb	r3, [r3, #27]
    448c:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    448e:	2008      	movs	r0, #8
    4490:	4770      	bx	lr
    4492:	46c0      	nop			; (mov r8, r8)
    4494:	200013c8 	.word	0x200013c8

00004498 <LORAREG_GetAttr_RegFeatures>:
	return LORAWAN_SUCCESS;
}

static StackRetStatus_t LORAREG_GetAttr_RegFeatures(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = RegParams.FeaturesSupport;
    4498:	4b02      	ldr	r3, [pc, #8]	; (44a4 <LORAREG_GetAttr_RegFeatures+0xc>)
    449a:	7e1b      	ldrb	r3, [r3, #24]
    449c:	6013      	str	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    449e:	2008      	movs	r0, #8
    44a0:	4770      	bx	lr
    44a2:	46c0      	nop			; (mov r8, r8)
    44a4:	200013c8 	.word	0x200013c8

000044a8 <LORAREG_GetAttr_DataRange>:

static StackRetStatus_t LORAREG_GetAttr_DataRange(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    44a8:	b530      	push	{r4, r5, lr}
    44aa:	b083      	sub	sp, #12
    44ac:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t  channelId;
	ValChId_t valChid;
	valChid.channelIndex = *(uint8_t *)attrInput;
    44ae:	780c      	ldrb	r4, [r1, #0]
    44b0:	a901      	add	r1, sp, #4
    44b2:	700c      	strb	r4, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    44b4:	2301      	movs	r3, #1
    44b6:	704b      	strb	r3, [r1, #1]
	channelId = *(uint8_t *)attrInput;
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    44b8:	4b0d      	ldr	r3, [pc, #52]	; (44f0 <LORAREG_GetAttr_DataRange+0x48>)
    44ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    44bc:	2015      	movs	r0, #21
    44be:	4798      	blx	r3
    44c0:	2808      	cmp	r0, #8
    44c2:	d004      	beq.n	44ce <LORAREG_GetAttr_DataRange+0x26>
	{
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
	}
	else
	{
		*(uint8_t *)attrOutput = 0xFF;
    44c4:	23ff      	movs	r3, #255	; 0xff
    44c6:	702b      	strb	r3, [r5, #0]
	    result = LORAWAN_INVALID_PARAMETER;
    44c8:	200a      	movs	r0, #10
	}
	return result;
}
    44ca:	b003      	add	sp, #12
    44cc:	bd30      	pop	{r4, r5, pc}
	    *(uint8_t *)attrOutput = RegParams.pChParams[channelId].dataRange.value;
    44ce:	4909      	ldr	r1, [pc, #36]	; (44f4 <LORAREG_GetAttr_DataRange+0x4c>)
    44d0:	790b      	ldrb	r3, [r1, #4]
    44d2:	794a      	ldrb	r2, [r1, #5]
    44d4:	0212      	lsls	r2, r2, #8
    44d6:	4313      	orrs	r3, r2
    44d8:	798a      	ldrb	r2, [r1, #6]
    44da:	0412      	lsls	r2, r2, #16
    44dc:	431a      	orrs	r2, r3
    44de:	79cb      	ldrb	r3, [r1, #7]
    44e0:	061b      	lsls	r3, r3, #24
    44e2:	431a      	orrs	r2, r3
    44e4:	0063      	lsls	r3, r4, #1
    44e6:	189b      	adds	r3, r3, r2
    44e8:	785b      	ldrb	r3, [r3, #1]
    44ea:	702b      	strb	r3, [r5, #0]
    44ec:	e7ed      	b.n	44ca <LORAREG_GetAttr_DataRange+0x22>
    44ee:	46c0      	nop			; (mov r8, r8)
    44f0:	20000d70 	.word	0x20000d70
    44f4:	200013c8 	.word	0x200013c8

000044f8 <LORAREG_GetAttr_ChIdStatus>:
}
#endif


static StackRetStatus_t LORAREG_GetAttr_ChIdStatus(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
    44f8:	b530      	push	{r4, r5, lr}
    44fa:	b083      	sub	sp, #12
    44fc:	0015      	movs	r5, r2
	StackRetStatus_t result = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	uint8_t  channelId;
	channelId = *(uint8_t *)attrInput;
    44fe:	780c      	ldrb	r4, [r1, #0]
	val_chid.channelIndex = *(uint8_t *)attrInput;
    4500:	a901      	add	r1, sp, #4
    4502:	700c      	strb	r4, [r1, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    4504:	2301      	movs	r3, #1
    4506:	704b      	strb	r3, [r1, #1]
	
	if (pValidateAttr[CHANNEL_ID](CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    4508:	4b0c      	ldr	r3, [pc, #48]	; (453c <LORAREG_GetAttr_ChIdStatus+0x44>)
    450a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    450c:	2015      	movs	r0, #21
    450e:	4798      	blx	r3
    4510:	2808      	cmp	r0, #8
    4512:	d004      	beq.n	451e <LORAREG_GetAttr_ChIdStatus+0x26>
	{
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
	}
	else
	{
		*(uint8_t *)attrOutput = DISABLED;
    4514:	2300      	movs	r3, #0
    4516:	702b      	strb	r3, [r5, #0]
		result = LORAWAN_INVALID_PARAMETER;
    4518:	200a      	movs	r0, #10
	}
	return result;
}
    451a:	b003      	add	sp, #12
    451c:	bd30      	pop	{r4, r5, pc}
		*(uint8_t *)attrOutput = RegParams.pChParams[channelId].status;
    451e:	4908      	ldr	r1, [pc, #32]	; (4540 <LORAREG_GetAttr_ChIdStatus+0x48>)
    4520:	790a      	ldrb	r2, [r1, #4]
    4522:	794b      	ldrb	r3, [r1, #5]
    4524:	021b      	lsls	r3, r3, #8
    4526:	4313      	orrs	r3, r2
    4528:	798a      	ldrb	r2, [r1, #6]
    452a:	0412      	lsls	r2, r2, #16
    452c:	4313      	orrs	r3, r2
    452e:	79ca      	ldrb	r2, [r1, #7]
    4530:	0612      	lsls	r2, r2, #24
    4532:	431a      	orrs	r2, r3
    4534:	0064      	lsls	r4, r4, #1
    4536:	5ca3      	ldrb	r3, [r4, r2]
    4538:	702b      	strb	r3, [r5, #0]
    453a:	e7ee      	b.n	451a <LORAREG_GetAttr_ChIdStatus+0x22>
    453c:	20000d70 	.word	0x20000d70
    4540:	200013c8 	.word	0x200013c8

00004544 <LORAREG_GetAttr_DutyCycleT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_DutyCycleT1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = UINT16_MAX;
    4544:	2301      	movs	r3, #1
    4546:	425b      	negs	r3, r3
    4548:	8013      	strh	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    454a:	200a      	movs	r0, #10
    454c:	4770      	bx	lr

0000454e <LORAREG_GetAttr_MinDutyCycleTimer>:
#endif

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t LORAREG_GetAttr_MinDutyCycleTimer(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint32_t *)attrOutput = UINT32_MAX;
    454e:	2301      	movs	r3, #1
    4550:	425b      	negs	r3, r3
    4552:	6013      	str	r3, [r2, #0]
	return LORAWAN_INVALID_PARAMETER;
}
    4554:	200a      	movs	r0, #10
    4556:	4770      	bx	lr

00004558 <LORAREG_GetAttr_MacRecvDelay1>:
#endif

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY1;
    4558:	23fa      	movs	r3, #250	; 0xfa
    455a:	009b      	lsls	r3, r3, #2
    455c:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    455e:	2008      	movs	r0, #8
    4560:	4770      	bx	lr

00004562 <LORAREG_GetAttr_MacRecvDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacRecvDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = RECEIVE_DELAY2;
    4562:	23fa      	movs	r3, #250	; 0xfa
    4564:	00db      	lsls	r3, r3, #3
    4566:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4568:	2008      	movs	r0, #8
    456a:	4770      	bx	lr

0000456c <LORAREG_GetAttr_MacJoinAcptDelay1>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay1(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY1;
    456c:	4b01      	ldr	r3, [pc, #4]	; (4574 <LORAREG_GetAttr_MacJoinAcptDelay1+0x8>)
    456e:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4570:	2008      	movs	r0, #8
    4572:	4770      	bx	lr
    4574:	00001388 	.word	0x00001388

00004578 <LORAREG_GetAttr_MacJoinAcptDelay2>:

static StackRetStatus_t LORAREG_GetAttr_MacJoinAcptDelay2(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = JOIN_ACCEPT_DELAY2;
    4578:	4b01      	ldr	r3, [pc, #4]	; (4580 <LORAREG_GetAttr_MacJoinAcptDelay2+0x8>)
    457a:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    457c:	2008      	movs	r0, #8
    457e:	4770      	bx	lr
    4580:	00001770 	.word	0x00001770

00004584 <LORAREG_GetAttr_MacAckTimeout>:

static StackRetStatus_t LORAREG_GetAttr_MacAckTimeout(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = ACK_TIMEOUT;
    4584:	23fa      	movs	r3, #250	; 0xfa
    4586:	00db      	lsls	r3, r3, #3
    4588:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    458a:	2008      	movs	r0, #8
    458c:	4770      	bx	lr

0000458e <LORAREG_GetAttr_MacAdrAckDelay>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckDelay(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_DELAY;
    458e:	2320      	movs	r3, #32
    4590:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    4592:	2008      	movs	r0, #8
    4594:	4770      	bx	lr

00004596 <LORAREG_GetAttr_MacAdrAckLimit>:

static StackRetStatus_t LORAREG_GetAttr_MacAdrAckLimit(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = ADR_ACK_LIMIT;
    4596:	2340      	movs	r3, #64	; 0x40
    4598:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    459a:	2008      	movs	r0, #8
    459c:	4770      	bx	lr

0000459e <LORAREG_GetAttr_MacMaxFcntGap>:

static StackRetStatus_t LORAREG_GetAttr_MacMaxFcntGap(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint16_t *)attrOutput = MAX_FCNT_GAP;
    459e:	2380      	movs	r3, #128	; 0x80
    45a0:	01db      	lsls	r3, r3, #7
    45a2:	8013      	strh	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    45a4:	2008      	movs	r0, #8
    45a6:	4770      	bx	lr

000045a8 <LORAREG_GetAttr_RegDefTxPwr>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxPwr(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.MacTxPower;
    45a8:	4b02      	ldr	r3, [pc, #8]	; (45b4 <LORAREG_GetAttr_RegDefTxPwr+0xc>)
    45aa:	7fdb      	ldrb	r3, [r3, #31]
    45ac:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    45ae:	2008      	movs	r0, #8
    45b0:	4770      	bx	lr
    45b2:	46c0      	nop			; (mov r8, r8)
    45b4:	200013c8 	.word	0x200013c8

000045b8 <LORAREG_GetAttr_RegDefTxDR>:

static StackRetStatus_t LORAREG_GetAttr_RegDefTxDR(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.TxCurDataRate;
    45b8:	4b02      	ldr	r3, [pc, #8]	; (45c4 <LORAREG_GetAttr_RegDefTxDR+0xc>)
    45ba:	7f9b      	ldrb	r3, [r3, #30]
    45bc:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    45be:	2008      	movs	r0, #8
    45c0:	4770      	bx	lr
    45c2:	46c0      	nop			; (mov r8, r8)
    45c4:	200013c8 	.word	0x200013c8

000045c8 <LORAREG_GetAttr_CurChIndx>:

static StackRetStatus_t LORAREG_GetAttr_CurChIndx(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	*(uint8_t *)attrOutput = RegParams.lastUsedChannelIndex;
    45c8:	2327      	movs	r3, #39	; 0x27
    45ca:	4902      	ldr	r1, [pc, #8]	; (45d4 <LORAREG_GetAttr_CurChIndx+0xc>)
    45cc:	5ccb      	ldrb	r3, [r1, r3]
    45ce:	7013      	strb	r3, [r2, #0]
	return LORAWAN_SUCCESS;
}
    45d0:	2008      	movs	r0, #8
    45d2:	4770      	bx	lr
    45d4:	200013c8 	.word	0x200013c8

000045d8 <LORAREG_GetAttr_DefLBTParams>:
static StackRetStatus_t LORAREG_GetAttr_DefLBTParams(LorawanRegionalAttributes_t attr, void *attrInput, void *attrOutput)
{
	LorawanLBTParams_t* lorawanLBTParams;
	lorawanLBTParams = (LorawanLBTParams_t *)attrOutput;
			
	lorawanLBTParams->lbtNumOfSamples	= RegParams.cmnParams.paramsType2.LBT_RSSISamplesCount;
    45d8:	4b09      	ldr	r3, [pc, #36]	; (4600 <LORAREG_GetAttr_DefLBTParams+0x28>)
    45da:	21d4      	movs	r1, #212	; 0xd4
    45dc:	0049      	lsls	r1, r1, #1
    45de:	5c59      	ldrb	r1, [r3, r1]
    45e0:	7191      	strb	r1, [r2, #6]
	lorawanLBTParams->lbtScanPeriod		= RegParams.cmnParams.paramsType2.LBTScanPeriod;
    45e2:	21d3      	movs	r1, #211	; 0xd3
    45e4:	0049      	lsls	r1, r1, #1
    45e6:	5c59      	ldrb	r1, [r3, r1]
    45e8:	8011      	strh	r1, [r2, #0]
	lorawanLBTParams->lbtThreshold		= RegParams.cmnParams.paramsType2.LBTSignalThreshold;
    45ea:	21a8      	movs	r1, #168	; 0xa8
    45ec:	31ff      	adds	r1, #255	; 0xff
    45ee:	565b      	ldrsb	r3, [r3, r1]
    45f0:	8053      	strh	r3, [r2, #2]
	lorawanLBTParams->lbtTransmitOn		= LBT_ENABLE;
    45f2:	2301      	movs	r3, #1
    45f4:	71d3      	strb	r3, [r2, #7]
	lorawanLBTParams->maxRetryChannels	= LBT_MAX_RETRY_CHANNELS;
    45f6:	3304      	adds	r3, #4
    45f8:	8093      	strh	r3, [r2, #4]
	return 0;
}
    45fa:	2000      	movs	r0, #0
    45fc:	4770      	bx	lr
    45fe:	46c0      	nop			; (mov r8, r8)
    4600:	200013c8 	.word	0x200013c8

00004604 <LORAREG_GetAttr_FreqT1>:
{
    4604:	b530      	push	{r4, r5, lr}
	channelId = *(uint8_t *)attrInput;
    4606:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    4608:	2122      	movs	r1, #34	; 0x22
    460a:	4820      	ldr	r0, [pc, #128]	; (468c <LORAREG_GetAttr_FreqT1+0x88>)
    460c:	5641      	ldrsb	r1, [r0, r1]
		return LORAWAN_INVALID_PARAMETER;
    460e:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    4610:	428b      	cmp	r3, r1
    4612:	dc3a      	bgt.n	468a <LORAREG_GetAttr_FreqT1+0x86>
	if (channelId < RegParams.cmnParams.paramsType1.Max_125khzChan)
    4614:	3033      	adds	r0, #51	; 0x33
    4616:	30ff      	adds	r0, #255	; 0xff
    4618:	4c1c      	ldr	r4, [pc, #112]	; (468c <LORAREG_GetAttr_FreqT1+0x88>)
    461a:	5c24      	ldrb	r4, [r4, r0]
    461c:	42a3      	cmp	r3, r4
    461e:	d31c      	bcc.n	465a <LORAREG_GetAttr_FreqT1+0x56>
		result = LORAWAN_INVALID_PARAMETER;
    4620:	200a      	movs	r0, #10
	else if ( (channelId < RegParams.maxChannels) && (channelId >= RegParams.cmnParams.paramsType1.Max_125khzChan) )
    4622:	428b      	cmp	r3, r1
    4624:	da31      	bge.n	468a <LORAREG_GetAttr_FreqT1+0x86>
static uint32_t GenerateFrequency2 (uint8_t channelIndex)
{
    uint32_t channelFrequency;

    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    4626:	1b1b      	subs	r3, r3, r4
    4628:	4919      	ldr	r1, [pc, #100]	; (4690 <LORAREG_GetAttr_FreqT1+0x8c>)
    462a:	434b      	muls	r3, r1
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    462c:	4c17      	ldr	r4, [pc, #92]	; (468c <LORAREG_GetAttr_FreqT1+0x88>)
    462e:	2198      	movs	r1, #152	; 0x98
    4630:	0049      	lsls	r1, r1, #1
    4632:	5c61      	ldrb	r1, [r4, r1]
    4634:	2032      	movs	r0, #50	; 0x32
    4636:	30ff      	adds	r0, #255	; 0xff
    4638:	5c20      	ldrb	r0, [r4, r0]
    463a:	0200      	lsls	r0, r0, #8
    463c:	4301      	orrs	r1, r0
    463e:	2099      	movs	r0, #153	; 0x99
    4640:	0040      	lsls	r0, r0, #1
    4642:	5c20      	ldrb	r0, [r4, r0]
    4644:	0400      	lsls	r0, r0, #16
    4646:	4308      	orrs	r0, r1
    4648:	2134      	movs	r1, #52	; 0x34
    464a:	31ff      	adds	r1, #255	; 0xff
    464c:	5c61      	ldrb	r1, [r4, r1]
    464e:	0609      	lsls	r1, r1, #24
    4650:	4301      	orrs	r1, r0
    4652:	1859      	adds	r1, r3, r1
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    4654:	6011      	str	r1, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4656:	2008      	movs	r0, #8
		*(uint32_t *)attrOutput = GenerateFrequency2 (channelId);
    4658:	e017      	b.n	468a <LORAREG_GetAttr_FreqT1+0x86>
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    465a:	4c0c      	ldr	r4, [pc, #48]	; (468c <LORAREG_GetAttr_FreqT1+0x88>)
    465c:	2196      	movs	r1, #150	; 0x96
    465e:	0049      	lsls	r1, r1, #1
    4660:	5c61      	ldrb	r1, [r4, r1]
    4662:	202e      	movs	r0, #46	; 0x2e
    4664:	30ff      	adds	r0, #255	; 0xff
    4666:	5c20      	ldrb	r0, [r4, r0]
    4668:	0200      	lsls	r0, r0, #8
    466a:	4308      	orrs	r0, r1
    466c:	2197      	movs	r1, #151	; 0x97
    466e:	0049      	lsls	r1, r1, #1
    4670:	5c61      	ldrb	r1, [r4, r1]
    4672:	0409      	lsls	r1, r1, #16
    4674:	4308      	orrs	r0, r1
    4676:	2130      	movs	r1, #48	; 0x30
    4678:	31ff      	adds	r1, #255	; 0xff
    467a:	5c61      	ldrb	r1, [r4, r1]
    467c:	0609      	lsls	r1, r1, #24
    467e:	4301      	orrs	r1, r0
    4680:	4804      	ldr	r0, [pc, #16]	; (4694 <LORAREG_GetAttr_FreqT1+0x90>)
    4682:	4343      	muls	r3, r0
    4684:	18cb      	adds	r3, r1, r3
		*(uint32_t *)attrOutput = GenerateFrequency1 (channelId);
    4686:	6013      	str	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4688:	2008      	movs	r0, #8
}
    468a:	bd30      	pop	{r4, r5, pc}
    468c:	200013c8 	.word	0x200013c8
    4690:	00186a00 	.word	0x00186a00
    4694:	00030d40 	.word	0x00030d40

00004698 <ValidateDataRateTxT1>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    4698:	780a      	ldrb	r2, [r1, #0]
    469a:	233a      	movs	r3, #58	; 0x3a
    469c:	33ff      	adds	r3, #255	; 0xff
    469e:	4903      	ldr	r1, [pc, #12]	; (46ac <ValidateDataRateTxT1+0x14>)
    46a0:	5ccb      	ldrb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    46a2:	2008      	movs	r0, #8
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    46a4:	429a      	cmp	r2, r3
    46a6:	d900      	bls.n	46aa <ValidateDataRateTxT1+0x12>
	{
		result = LORAWAN_INVALID_PARAMETER;
    46a8:	3002      	adds	r0, #2
	}
	
	return result;
}
    46aa:	4770      	bx	lr
    46ac:	200013c8 	.word	0x200013c8

000046b0 <ValidateDataRateTxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateTxT2(LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    46b0:	780b      	ldrb	r3, [r1, #0]
	
	if(dataRate > RegParams.minDataRate ||
    46b2:	4a08      	ldr	r2, [pc, #32]	; (46d4 <ValidateDataRateTxT2+0x24>)
    46b4:	7f12      	ldrb	r2, [r2, #28]
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    46b6:	200a      	movs	r0, #10
	if(dataRate > RegParams.minDataRate ||
    46b8:	429a      	cmp	r2, r3
    46ba:	d30a      	bcc.n	46d2 <ValidateDataRateTxT2+0x22>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    46bc:	22ac      	movs	r2, #172	; 0xac
    46be:	32ff      	adds	r2, #255	; 0xff
    46c0:	4904      	ldr	r1, [pc, #16]	; (46d4 <ValidateDataRateTxT2+0x24>)
    46c2:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    46c4:	3802      	subs	r0, #2
	if(dataRate > RegParams.minDataRate ||
    46c6:	07d2      	lsls	r2, r2, #31
    46c8:	d503      	bpl.n	46d2 <ValidateDataRateTxT2+0x22>
	(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    46ca:	7e8a      	ldrb	r2, [r1, #26]
    46cc:	429a      	cmp	r2, r3
    46ce:	d900      	bls.n	46d2 <ValidateDataRateTxT2+0x22>
		result = LORAWAN_INVALID_PARAMETER;
    46d0:	3002      	adds	r0, #2
	}
	
	return result;
}
    46d2:	4770      	bx	lr
    46d4:	200013c8 	.word	0x200013c8

000046d8 <ValidateDataRateRxT1>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    46d8:	780b      	ldrb	r3, [r1, #0]

	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    46da:	223c      	movs	r2, #60	; 0x3c
    46dc:	32ff      	adds	r2, #255	; 0xff
    46de:	4906      	ldr	r1, [pc, #24]	; (46f8 <ValidateDataRateRxT1+0x20>)
    46e0:	5c8a      	ldrb	r2, [r1, r2]
	{
		result = LORAWAN_INVALID_PARAMETER;
    46e2:	200a      	movs	r0, #10
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    46e4:	429a      	cmp	r2, r3
    46e6:	d306      	bcc.n	46f6 <ValidateDataRateRxT1+0x1e>
    46e8:	229d      	movs	r2, #157	; 0x9d
    46ea:	0052      	lsls	r2, r2, #1
    46ec:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    46ee:	3802      	subs	r0, #2
	if((dataRate > RegParams.cmnParams.paramsType1.maxRxDR) || (dataRate < RegParams.cmnParams.paramsType1.minRxDR) )
    46f0:	429a      	cmp	r2, r3
    46f2:	d900      	bls.n	46f6 <ValidateDataRateRxT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    46f4:	3002      	adds	r0, #2
	}
	return result;
}
    46f6:	4770      	bx	lr
    46f8:	200013c8 	.word	0x200013c8

000046fc <ValidateDataRateRxT2>:
#if (AS_BAND == 1 || JPN_BAND == 1)
static StackRetStatus_t ValidateDataRateRxT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;
    46fc:	780b      	ldrb	r3, [r1, #0]

    if(dataRate > RegParams.minDataRate || (
    46fe:	4a08      	ldr	r2, [pc, #32]	; (4720 <ValidateDataRateRxT2+0x24>)
    4700:	7f12      	ldrb	r2, [r2, #28]
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
	{
		result = LORAWAN_INVALID_PARAMETER;
    4702:	200a      	movs	r0, #10
    if(dataRate > RegParams.minDataRate || (
    4704:	429a      	cmp	r2, r3
    4706:	d30a      	bcc.n	471e <ValidateDataRateRxT2+0x22>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4708:	22ac      	movs	r2, #172	; 0xac
    470a:	32ff      	adds	r2, #255	; 0xff
    470c:	4904      	ldr	r1, [pc, #16]	; (4720 <ValidateDataRateRxT2+0x24>)
    470e:	5c8a      	ldrb	r2, [r1, r2]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4710:	3802      	subs	r0, #2
    if(dataRate > RegParams.minDataRate || (
    4712:	0792      	lsls	r2, r2, #30
    4714:	d503      	bpl.n	471e <ValidateDataRateRxT2+0x22>
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1 && dataRate < RegParams.DefRx1DataRate))
    4716:	7e8a      	ldrb	r2, [r1, #26]
    4718:	429a      	cmp	r2, r3
    471a:	d900      	bls.n	471e <ValidateDataRateRxT2+0x22>
		result = LORAWAN_INVALID_PARAMETER;
    471c:	3002      	adds	r0, #2
	}

	return result;
}
    471e:	4770      	bx	lr
    4720:	200013c8 	.word	0x200013c8

00004724 <ValidateChannelId>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
    uint8_t channelId = *(uint8_t *)attrInput;
	
    if (channelId >= RegParams.maxChannels)
    4724:	780a      	ldrb	r2, [r1, #0]
    4726:	2322      	movs	r3, #34	; 0x22
    4728:	4903      	ldr	r1, [pc, #12]	; (4738 <ValidateChannelId+0x14>)
    472a:	56cb      	ldrsb	r3, [r1, r3]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    472c:	2008      	movs	r0, #8
    if (channelId >= RegParams.maxChannels)
    472e:	429a      	cmp	r2, r3
    4730:	db00      	blt.n	4734 <ValidateChannelId+0x10>
    {
        result = LORAWAN_INVALID_PARAMETER ;
    4732:	3002      	adds	r0, #2
    }
	
    return result;
}
    4734:	4770      	bx	lr
    4736:	46c0      	nop			; (mov r8, r8)
    4738:	200013c8 	.word	0x200013c8

0000473c <ValidateChannelIdT2>:
static StackRetStatus_t ValidateChannelIdT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	ValChId_t val_chid;
	
	memcpy(&val_chid,attrInput,sizeof(ValChId_t));
    473c:	780b      	ldrb	r3, [r1, #0]
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    473e:	2222      	movs	r2, #34	; 0x22
    4740:	4808      	ldr	r0, [pc, #32]	; (4764 <ValidateChannelIdT2+0x28>)
    4742:	5682      	ldrsb	r2, [r0, r2]
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
	 {
		 retVal = LORAWAN_INVALID_PARAMETER;
    4744:	200a      	movs	r0, #10
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4746:	4293      	cmp	r3, r2
    4748:	da0a      	bge.n	4760 <ValidateChannelIdT2+0x24>
    474a:	784a      	ldrb	r2, [r1, #1]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    474c:	3802      	subs	r0, #2
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    474e:	2a00      	cmp	r2, #0
    4750:	d106      	bne.n	4760 <ValidateChannelIdT2+0x24>
	 val_chid.channelIndex < RegParams.cmnParams.paramsType2.minNonDefChId))
    4752:	22aa      	movs	r2, #170	; 0xaa
    4754:	32ff      	adds	r2, #255	; 0xff
	if((val_chid.channelIndex >= RegParams.maxChannels) || (val_chid.allowedForDefaultChannels == WITHOUT_DEFAULT_CHANNELS &&
    4756:	4903      	ldr	r1, [pc, #12]	; (4764 <ValidateChannelIdT2+0x28>)
    4758:	5c8a      	ldrb	r2, [r1, r2]
    475a:	429a      	cmp	r2, r3
    475c:	d900      	bls.n	4760 <ValidateChannelIdT2+0x24>
		 retVal = LORAWAN_INVALID_PARAMETER;
    475e:	3002      	adds	r0, #2
	 }
	 return retVal;
}
    4760:	4770      	bx	lr
    4762:	46c0      	nop			; (mov r8, r8)
    4764:	200013c8 	.word	0x200013c8

00004768 <LORAREG_GetAttr_DutyCycleT2>:
{
    4768:	b530      	push	{r4, r5, lr}
    476a:	b083      	sub	sp, #12
    476c:	0014      	movs	r4, r2
	valChid.channelIndex = *(uint8_t *)attrInput;
    476e:	780d      	ldrb	r5, [r1, #0]
    4770:	a901      	add	r1, sp, #4
    4772:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    4774:	2301      	movs	r3, #1
    4776:	704b      	strb	r3, [r1, #1]
    if (ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4778:	2015      	movs	r0, #21
    477a:	4b0b      	ldr	r3, [pc, #44]	; (47a8 <LORAREG_GetAttr_DutyCycleT2+0x40>)
    477c:	4798      	blx	r3
    477e:	2808      	cmp	r0, #8
    4780:	d002      	beq.n	4788 <LORAREG_GetAttr_DutyCycleT2+0x20>
	    result = LORAWAN_INVALID_PARAMETER;
    4782:	200a      	movs	r0, #10
}
    4784:	b003      	add	sp, #12
    4786:	bd30      	pop	{r4, r5, pc}
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4788:	4a08      	ldr	r2, [pc, #32]	; (47ac <LORAREG_GetAttr_DutyCycleT2+0x44>)
	    subBandId = RegParams.cmnParams.paramsType2.othChParams[channelId].subBandId;
    478a:	006b      	lsls	r3, r5, #1
    478c:	195b      	adds	r3, r3, r5
    478e:	009b      	lsls	r3, r3, #2
    4790:	18d3      	adds	r3, r2, r3
    4792:	3394      	adds	r3, #148	; 0x94
	    *(uint16_t *)attrOutput = RegParams.cmnParams.paramsType2.subBandDutyCycle[subBandId];
    4794:	781b      	ldrb	r3, [r3, #0]
    4796:	33c8      	adds	r3, #200	; 0xc8
    4798:	005b      	lsls	r3, r3, #1
    479a:	18d2      	adds	r2, r2, r3
    479c:	7991      	ldrb	r1, [r2, #6]
    479e:	79d3      	ldrb	r3, [r2, #7]
    47a0:	021b      	lsls	r3, r3, #8
    47a2:	430b      	orrs	r3, r1
    47a4:	8023      	strh	r3, [r4, #0]
    47a6:	e7ed      	b.n	4784 <LORAREG_GetAttr_DutyCycleT2+0x1c>
    47a8:	0000473d 	.word	0x0000473d
    47ac:	200013c8 	.word	0x200013c8

000047b0 <LORAREG_GetAttr_MinMaxDr>:
{
    47b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    47b2:	4694      	mov	ip, r2
{
	uint8_t i;
	
	// after updating the data range of a channel we need to check if the minimum dataRange has changed or not.
	// The user cannot set the current data rate outside the range of the data range
	uint8_t minDataRate = RegParams.minDataRate;
    47b4:	4b1a      	ldr	r3, [pc, #104]	; (4820 <LORAREG_GetAttr_MinMaxDr+0x70>)
    47b6:	7f1c      	ldrb	r4, [r3, #28]
	uint8_t maxDataRate = RegParams.maxDataRate;
    47b8:	7f5f      	ldrb	r7, [r3, #29]

	for (i = 0; i < RegParams.maxChannels; i++)
    47ba:	2122      	movs	r1, #34	; 0x22
    47bc:	565e      	ldrsb	r6, [r3, r1]
    47be:	2e00      	cmp	r6, #0
    47c0:	dd28      	ble.n	4814 <LORAREG_GetAttr_MinMaxDr+0x64>
	{
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    47c2:	0019      	movs	r1, r3
    47c4:	791d      	ldrb	r5, [r3, #4]
    47c6:	795b      	ldrb	r3, [r3, #5]
    47c8:	021b      	lsls	r3, r3, #8
    47ca:	432b      	orrs	r3, r5
    47cc:	798d      	ldrb	r5, [r1, #6]
    47ce:	042d      	lsls	r5, r5, #16
    47d0:	432b      	orrs	r3, r5
    47d2:	79cd      	ldrb	r5, [r1, #7]
    47d4:	062d      	lsls	r5, r5, #24
    47d6:	431d      	orrs	r5, r3
    47d8:	2100      	movs	r1, #0
    47da:	e00b      	b.n	47f4 <LORAREG_GetAttr_MinMaxDr+0x44>
		{
			minDataRate = RegParams.pChParams[i].dataRange.min;
		}
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    47dc:	7843      	ldrb	r3, [r0, #1]
    47de:	091b      	lsrs	r3, r3, #4
    47e0:	42bb      	cmp	r3, r7
    47e2:	dd03      	ble.n	47ec <LORAREG_GetAttr_MinMaxDr+0x3c>
    47e4:	7800      	ldrb	r0, [r0, #0]
    47e6:	2800      	cmp	r0, #0
    47e8:	d000      	beq.n	47ec <LORAREG_GetAttr_MinMaxDr+0x3c>
		{
			maxDataRate = RegParams.pChParams[i].dataRange.max;
    47ea:	001f      	movs	r7, r3
	for (i = 0; i < RegParams.maxChannels; i++)
    47ec:	3101      	adds	r1, #1
    47ee:	b2c9      	uxtb	r1, r1
    47f0:	42b1      	cmp	r1, r6
    47f2:	da0f      	bge.n	4814 <LORAREG_GetAttr_MinMaxDr+0x64>
		if ( (RegParams.pChParams[i].dataRange.min < minDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    47f4:	0048      	lsls	r0, r1, #1
    47f6:	1828      	adds	r0, r5, r0
    47f8:	7843      	ldrb	r3, [r0, #1]
    47fa:	071b      	lsls	r3, r3, #28
    47fc:	0f1b      	lsrs	r3, r3, #28
    47fe:	42a3      	cmp	r3, r4
    4800:	daec      	bge.n	47dc <LORAREG_GetAttr_MinMaxDr+0x2c>
    4802:	7802      	ldrb	r2, [r0, #0]
    4804:	2a00      	cmp	r2, #0
    4806:	d0f1      	beq.n	47ec <LORAREG_GetAttr_MinMaxDr+0x3c>
			minDataRate = RegParams.pChParams[i].dataRange.min;
    4808:	001c      	movs	r4, r3
		if ( (RegParams.pChParams[i].dataRange.max > maxDataRate) && (RegParams.pChParams[i].status == ENABLED) )
    480a:	7843      	ldrb	r3, [r0, #1]
    480c:	091b      	lsrs	r3, r3, #4
    480e:	42bb      	cmp	r3, r7
    4810:	dceb      	bgt.n	47ea <LORAREG_GetAttr_MinMaxDr+0x3a>
    4812:	e7eb      	b.n	47ec <LORAREG_GetAttr_MinMaxDr+0x3c>
	memcpy(attrOutput,&minmaxDr,sizeof(MinMaxDr_t));
    4814:	4663      	mov	r3, ip
    4816:	701c      	strb	r4, [r3, #0]
    4818:	705f      	strb	r7, [r3, #1]
}
    481a:	2008      	movs	r0, #8
    481c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    481e:	46c0      	nop			; (mov r8, r8)
    4820:	200013c8 	.word	0x200013c8

00004824 <ValidateChannelMaskCntl>:
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntl (LorawanRegionalAttributes_t attr, void *attrInput)
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t channelMaskCntl = *(uint8_t *)attrInput;
    4824:	780b      	ldrb	r3, [r1, #0]

    // 5 is RFU for channel mask for US
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    4826:	2b05      	cmp	r3, #5
    4828:	d004      	beq.n	4834 <ValidateChannelMaskCntl+0x10>
    StackRetStatus_t result = LORAWAN_SUCCESS;
    482a:	2008      	movs	r0, #8
    if ((channelMaskCntl == 5) || (channelMaskCntl > 7))
    482c:	2b07      	cmp	r3, #7
    482e:	d900      	bls.n	4832 <ValidateChannelMaskCntl+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    4830:	3002      	adds	r0, #2
    }

    return result;
}
    4832:	4770      	bx	lr
        result = LORAWAN_INVALID_PARAMETER;
    4834:	200a      	movs	r0, #10
    4836:	e7fc      	b.n	4832 <ValidateChannelMaskCntl+0xe>

00004838 <ValidateTxPower>:
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint8_t txPowerNew = *(uint8_t *)attrInput;
	
	//if ((txPowerNew < 5) || (txPowerNew > 10) || (txPowerNew == 6))
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4838:	780a      	ldrb	r2, [r1, #0]
    483a:	2325      	movs	r3, #37	; 0x25
    483c:	4903      	ldr	r1, [pc, #12]	; (484c <ValidateTxPower+0x14>)
    483e:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4840:	2008      	movs	r0, #8
	if (txPowerNew > RegParams.maxTxPwrIndx)
    4842:	429a      	cmp	r2, r3
    4844:	dd00      	ble.n	4848 <ValidateTxPower+0x10>
	{
		result = LORAWAN_INVALID_PARAMETER;
    4846:	3002      	adds	r0, #2
	}

	return result;
}
    4848:	4770      	bx	lr
    484a:	46c0      	nop			; (mov r8, r8)
    484c:	200013c8 	.word	0x200013c8

00004850 <ValidateChannelMask>:
 */
#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateChannelMask (LorawanRegionalAttributes_t attr, void *attrInput)
{
	return LORAWAN_SUCCESS;	
}
    4850:	2008      	movs	r0, #8
    4852:	4770      	bx	lr

00004854 <ValidateChannelMaskT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4854:	b530      	push	{r4, r5, lr}
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
	
	uint16_t channelMask = * (uint16_t *)attrInput;
    4856:	8809      	ldrh	r1, [r1, #0]
	
	if(channelMask != 0x0000U)
    4858:	2900      	cmp	r1, #0
    485a:	d020      	beq.n	489e <ValidateChannelMaskT2+0x4a>
	{
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    485c:	2322      	movs	r3, #34	; 0x22
    485e:	4a11      	ldr	r2, [pc, #68]	; (48a4 <ValidateChannelMaskT2+0x50>)
    4860:	56d0      	ldrsb	r0, [r2, r3]
    4862:	2800      	cmp	r0, #0
    4864:	dd1b      	ble.n	489e <ValidateChannelMaskT2+0x4a>
		{
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    4866:	7a14      	ldrb	r4, [r2, #8]
    4868:	7a53      	ldrb	r3, [r2, #9]
    486a:	021b      	lsls	r3, r3, #8
    486c:	4323      	orrs	r3, r4
    486e:	7a94      	ldrb	r4, [r2, #10]
    4870:	0424      	lsls	r4, r4, #16
    4872:	4323      	orrs	r3, r4
    4874:	7ad4      	ldrb	r4, [r2, #11]
    4876:	0624      	lsls	r4, r4, #24
    4878:	431c      	orrs	r4, r3
    487a:	2300      	movs	r3, #0
    487c:	2503      	movs	r5, #3
    487e:	e004      	b.n	488a <ValidateChannelMaskT2+0x36>
				retVal = LORAWAN_INVALID_PARAMETER;
				break;
			}
			else
			{
				channelMask = channelMask >> SHIFT1;
    4880:	0849      	lsrs	r1, r1, #1
		for(uint8_t i = 0; i< RegParams.maxChannels;i++)
    4882:	3301      	adds	r3, #1
    4884:	b2db      	uxtb	r3, r3
    4886:	4283      	cmp	r3, r0
    4888:	da09      	bge.n	489e <ValidateChannelMaskT2+0x4a>
			if(((channelMask && BIT0) == BIT0) && ((RegParams.pOtherChParams[i].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) != (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)))
    488a:	2900      	cmp	r1, #0
    488c:	d0f8      	beq.n	4880 <ValidateChannelMaskT2+0x2c>
    488e:	005a      	lsls	r2, r3, #1
    4890:	18d2      	adds	r2, r2, r3
    4892:	0092      	lsls	r2, r2, #2
    4894:	18a2      	adds	r2, r4, r2
    4896:	7ad2      	ldrb	r2, [r2, #11]
    4898:	402a      	ands	r2, r5
    489a:	2a03      	cmp	r2, #3
    489c:	d0f0      	beq.n	4880 <ValidateChannelMaskT2+0x2c>
	else
	{
		////ChMask can be set to 0 if ChMaskCtrl is set to 6
		return retVal = LORAWAN_SUCCESS;
	}
}
    489e:	2008      	movs	r0, #8
    48a0:	bd30      	pop	{r4, r5, pc}
    48a2:	46c0      	nop			; (mov r8, r8)
    48a4:	200013c8 	.word	0x200013c8

000048a8 <ValidateChannelMaskCntlT2>:
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t ValidateChannelMaskCntlT2 (LorawanRegionalAttributes_t attr, void *attrInput)
{
	uint8_t channelMaskCntl = * (uint16_t *)attrInput;
    48a8:	780b      	ldrb	r3, [r1, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    48aa:	2008      	movs	r0, #8
	
    if ( (channelMaskCntl != 0) && (channelMaskCntl != 6) )
    48ac:	2b00      	cmp	r3, #0
    48ae:	d002      	beq.n	48b6 <ValidateChannelMaskCntlT2+0xe>
    48b0:	2b06      	cmp	r3, #6
    48b2:	d001      	beq.n	48b8 <ValidateChannelMaskCntlT2+0x10>
    {
	    result = LORAWAN_INVALID_PARAMETER;
    48b4:	3002      	adds	r0, #2
    }
	return result;
}
    48b6:	4770      	bx	lr
	StackRetStatus_t result = LORAWAN_SUCCESS;
    48b8:	2008      	movs	r0, #8
    48ba:	e7fc      	b.n	48b6 <ValidateChannelMaskCntlT2+0xe>

000048bc <ValidateChMaskChCntlT2>:
{
    48bc:	b510      	push	{r4, lr}
    48be:	b082      	sub	sp, #8
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    48c0:	ac01      	add	r4, sp, #4
    48c2:	2204      	movs	r2, #4
    48c4:	0020      	movs	r0, r4
    48c6:	4b0f      	ldr	r3, [pc, #60]	; (4904 <ValidateChMaskChCntlT2+0x48>)
    48c8:	4798      	blx	r3
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    48ca:	8863      	ldrh	r3, [r4, #2]
    48cc:	2b00      	cmp	r3, #0
    48ce:	d104      	bne.n	48da <ValidateChMaskChCntlT2+0x1e>
    48d0:	ab01      	add	r3, sp, #4
    48d2:	781a      	ldrb	r2, [r3, #0]
		return LORAWAN_INVALID_PARAMETER;
    48d4:	230a      	movs	r3, #10
    if ( chMaskchCntl.chnlMask || chMaskchCntl.chnlMaskCntl )
    48d6:	2a00      	cmp	r2, #0
    48d8:	d007      	beq.n	48ea <ValidateChMaskChCntlT2+0x2e>
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    48da:	466b      	mov	r3, sp
    48dc:	1d99      	adds	r1, r3, #6
    48de:	201a      	movs	r0, #26
    48e0:	4b09      	ldr	r3, [pc, #36]	; (4908 <ValidateChMaskChCntlT2+0x4c>)
    48e2:	4798      	blx	r3
			return LORAWAN_INVALID_PARAMETER;
    48e4:	230a      	movs	r3, #10
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    48e6:	2808      	cmp	r0, #8
    48e8:	d002      	beq.n	48f0 <ValidateChMaskChCntlT2+0x34>
}
    48ea:	0018      	movs	r0, r3
    48ec:	b002      	add	sp, #8
    48ee:	bd10      	pop	{r4, pc}
		if(((ValidateChannelMaskT2(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) == LORAWAN_SUCCESS) && (ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, (void *)&chMaskchCntl.chnlMaskCntl)) == LORAWAN_SUCCESS)
    48f0:	a901      	add	r1, sp, #4
    48f2:	3013      	adds	r0, #19
    48f4:	4b05      	ldr	r3, [pc, #20]	; (490c <ValidateChMaskChCntlT2+0x50>)
    48f6:	4798      	blx	r3
    48f8:	0003      	movs	r3, r0
    48fa:	2808      	cmp	r0, #8
    48fc:	d0f5      	beq.n	48ea <ValidateChMaskChCntlT2+0x2e>
			return LORAWAN_INVALID_PARAMETER;
    48fe:	230a      	movs	r3, #10
    4900:	e7f3      	b.n	48ea <ValidateChMaskChCntlT2+0x2e>
    4902:	46c0      	nop			; (mov r8, r8)
    4904:	00013dad 	.word	0x00013dad
    4908:	00004855 	.word	0x00004855
    490c:	000048a9 	.word	0x000048a9

00004910 <ValidateDataRate>:
{
    StackRetStatus_t result = LORAWAN_SUCCESS;
	
	uint8_t dataRate = *(uint8_t *)attrInput;

    if ( dataRate > RegParams.minDataRate )
    4910:	780a      	ldrb	r2, [r1, #0]
    4912:	4b03      	ldr	r3, [pc, #12]	; (4920 <ValidateDataRate+0x10>)
    4914:	7f1b      	ldrb	r3, [r3, #28]
    StackRetStatus_t result = LORAWAN_SUCCESS;
    4916:	2008      	movs	r0, #8
    if ( dataRate > RegParams.minDataRate )
    4918:	429a      	cmp	r2, r3
    491a:	d900      	bls.n	491e <ValidateDataRate+0xe>
    {
        result = LORAWAN_INVALID_PARAMETER;
    491c:	3002      	adds	r0, #2
    }

    return result;
}
    491e:	4770      	bx	lr
    4920:	200013c8 	.word	0x200013c8

00004924 <ValidateSupportedDr>:
#endif

static StackRetStatus_t ValidateSupportedDr (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4924:	b570      	push	{r4, r5, r6, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	uint8_t  dataRate;
	dataRate = *(uint8_t *)attrInput;
    4926:	780d      	ldrb	r5, [r1, #0]
	
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    4928:	2322      	movs	r3, #34	; 0x22
    492a:	4a14      	ldr	r2, [pc, #80]	; (497c <ValidateSupportedDr+0x58>)
    492c:	56d4      	ldrsb	r4, [r2, r3]
    492e:	2c00      	cmp	r4, #0
    4930:	dd22      	ble.n	4978 <ValidateSupportedDr+0x54>
	{
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4932:	7910      	ldrb	r0, [r2, #4]
    4934:	7953      	ldrb	r3, [r2, #5]
    4936:	021b      	lsls	r3, r3, #8
    4938:	4303      	orrs	r3, r0
    493a:	7990      	ldrb	r0, [r2, #6]
    493c:	0400      	lsls	r0, r0, #16
    493e:	4303      	orrs	r3, r0
    4940:	79d0      	ldrb	r0, [r2, #7]
    4942:	0600      	lsls	r0, r0, #24
    4944:	4318      	orrs	r0, r3
    4946:	2300      	movs	r3, #0
    4948:	002e      	movs	r6, r5
    494a:	e003      	b.n	4954 <ValidateSupportedDr+0x30>
	for(uint8_t i = 0; i <RegParams.maxChannels; i++)
    494c:	3301      	adds	r3, #1
    494e:	b2db      	uxtb	r3, r3
    4950:	42a3      	cmp	r3, r4
    4952:	da0f      	bge.n	4974 <ValidateSupportedDr+0x50>
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    4954:	005a      	lsls	r2, r3, #1
    4956:	1882      	adds	r2, r0, r2
    4958:	7811      	ldrb	r1, [r2, #0]
    495a:	2900      	cmp	r1, #0
    495c:	d0f6      	beq.n	494c <ValidateSupportedDr+0x28>
    495e:	7851      	ldrb	r1, [r2, #1]
    4960:	0709      	lsls	r1, r1, #28
    4962:	0f09      	lsrs	r1, r1, #28
    4964:	428d      	cmp	r5, r1
    4966:	dbf1      	blt.n	494c <ValidateSupportedDr+0x28>
		   dataRate <= RegParams.pChParams[i].dataRange.max)
    4968:	7852      	ldrb	r2, [r2, #1]
    496a:	0912      	lsrs	r2, r2, #4
		if(RegParams.pChParams[i].status == ENABLED && dataRate >= RegParams.pChParams[i].dataRange.min &&
    496c:	4296      	cmp	r6, r2
    496e:	dced      	bgt.n	494c <ValidateSupportedDr+0x28>
		{
			result = LORAWAN_SUCCESS;
    4970:	2008      	movs	r0, #8
    4972:	e000      	b.n	4976 <ValidateSupportedDr+0x52>
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4974:	200a      	movs	r0, #10
			break;
		}
	}
	return result;	
}
    4976:	bd70      	pop	{r4, r5, r6, pc}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    4978:	200a      	movs	r0, #10
    497a:	e7fc      	b.n	4976 <ValidateSupportedDr+0x52>
    497c:	200013c8 	.word	0x200013c8

00004980 <ValidateRxFreqT1>:

#if (NA_BAND == 1 || AU_BAND == 1)
static StackRetStatus_t ValidateRxFreqT1 (LorawanRegionalAttributes_t attr, void *attrInput)
{
    4980:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t FreqNew = *(uint32_t *)attrInput;
	
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    4982:	6808      	ldr	r0, [r1, #0]
    4984:	4b07      	ldr	r3, [pc, #28]	; (49a4 <ValidateRxFreqT1+0x24>)
    4986:	469c      	mov	ip, r3
    4988:	4460      	add	r0, ip
    498a:	4a07      	ldr	r2, [pc, #28]	; (49a8 <ValidateRxFreqT1+0x28>)
	{
		result = LORAWAN_INVALID_PARAMETER;
    498c:	230a      	movs	r3, #10
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    498e:	4290      	cmp	r0, r2
    4990:	d806      	bhi.n	49a0 <ValidateRxFreqT1+0x20>
    4992:	4906      	ldr	r1, [pc, #24]	; (49ac <ValidateRxFreqT1+0x2c>)
    4994:	4b06      	ldr	r3, [pc, #24]	; (49b0 <ValidateRxFreqT1+0x30>)
    4996:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4998:	2308      	movs	r3, #8
	if(FreqNew < FREQ_923300KHZ || FreqNew > FREQ_927500KHZ || (FreqNew - FREQ_923300KHZ) % FREQ_600KHZ != 0)
    499a:	2900      	cmp	r1, #0
    499c:	d000      	beq.n	49a0 <ValidateRxFreqT1+0x20>
		result = LORAWAN_INVALID_PARAMETER;
    499e:	3302      	adds	r3, #2
	}
	return result;
}
    49a0:	0018      	movs	r0, r3
    49a2:	bd10      	pop	{r4, pc}
    49a4:	c8f78f60 	.word	0xc8f78f60
    49a8:	00401640 	.word	0x00401640
    49ac:	000927c0 	.word	0x000927c0
    49b0:	00010d11 	.word	0x00010d11

000049b4 <ValidateRx1DataRateOffset>:
{
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
	
	uint8_t rx1DrOffset = *(uint8_t *)attrInput;
	
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    49b4:	780a      	ldrb	r2, [r1, #0]
    49b6:	2324      	movs	r3, #36	; 0x24
    49b8:	4903      	ldr	r1, [pc, #12]	; (49c8 <ValidateRx1DataRateOffset+0x14>)
    49ba:	56cb      	ldrsb	r3, [r1, r3]
	StackRetStatus_t retVal = LORAWAN_INVALID_PARAMETER;
    49bc:	200a      	movs	r0, #10
	if(rx1DrOffset <= RegParams.Rx1DrOffset)
    49be:	429a      	cmp	r2, r3
    49c0:	dc00      	bgt.n	49c4 <ValidateRx1DataRateOffset+0x10>
	{
		retVal = LORAWAN_SUCCESS;
    49c2:	3802      	subs	r0, #2
	}
	
	return retVal;
}
    49c4:	4770      	bx	lr
    49c6:	46c0      	nop			; (mov r8, r8)
    49c8:	200013c8 	.word	0x200013c8

000049cc <getSubBandId>:
}
#endif

#if (EU_BAND == 1 || AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static uint8_t getSubBandId(uint32_t frequency)
{
    49cc:	b530      	push	{r4, r5, lr}
    49ce:	0004      	movs	r4, r0
	uint8_t subBandId = 0xFF;
#if (EU_BAND == 1)	
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    49d0:	2321      	movs	r3, #33	; 0x21
    49d2:	4a19      	ldr	r2, [pc, #100]	; (4a38 <getSubBandId+0x6c>)
    49d4:	5cd5      	ldrb	r5, [r2, r3]
    49d6:	2d00      	cmp	r5, #0
    49d8:	d02c      	beq.n	4a34 <getSubBandId+0x68>
	{
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    49da:	0011      	movs	r1, r2
    49dc:	7b13      	ldrb	r3, [r2, #12]
    49de:	7b52      	ldrb	r2, [r2, #13]
    49e0:	0212      	lsls	r2, r2, #8
    49e2:	431a      	orrs	r2, r3
    49e4:	7b8b      	ldrb	r3, [r1, #14]
    49e6:	041b      	lsls	r3, r3, #16
    49e8:	431a      	orrs	r2, r3
    49ea:	7bcb      	ldrb	r3, [r1, #15]
    49ec:	061b      	lsls	r3, r3, #24
    49ee:	4313      	orrs	r3, r2
    49f0:	2000      	movs	r0, #0
    49f2:	e004      	b.n	49fe <getSubBandId+0x32>
	for(uint8_t i = 0; i < RegParams.maxSubBands; i++)
    49f4:	3001      	adds	r0, #1
    49f6:	b2c0      	uxtb	r0, r0
    49f8:	330c      	adds	r3, #12
    49fa:	42a8      	cmp	r0, r5
    49fc:	d018      	beq.n	4a30 <getSubBandId+0x64>
		if(frequency >= RegParams.pSubBandParams[i].freqMin && frequency <= RegParams.pSubBandParams[i].freqMax)
    49fe:	781a      	ldrb	r2, [r3, #0]
    4a00:	7859      	ldrb	r1, [r3, #1]
    4a02:	0209      	lsls	r1, r1, #8
    4a04:	4311      	orrs	r1, r2
    4a06:	789a      	ldrb	r2, [r3, #2]
    4a08:	0412      	lsls	r2, r2, #16
    4a0a:	4311      	orrs	r1, r2
    4a0c:	78da      	ldrb	r2, [r3, #3]
    4a0e:	0612      	lsls	r2, r2, #24
    4a10:	430a      	orrs	r2, r1
    4a12:	42a2      	cmp	r2, r4
    4a14:	d8ee      	bhi.n	49f4 <getSubBandId+0x28>
    4a16:	791a      	ldrb	r2, [r3, #4]
    4a18:	7959      	ldrb	r1, [r3, #5]
    4a1a:	0209      	lsls	r1, r1, #8
    4a1c:	4311      	orrs	r1, r2
    4a1e:	799a      	ldrb	r2, [r3, #6]
    4a20:	0412      	lsls	r2, r2, #16
    4a22:	4311      	orrs	r1, r2
    4a24:	79da      	ldrb	r2, [r3, #7]
    4a26:	0612      	lsls	r2, r2, #24
    4a28:	430a      	orrs	r2, r1
    4a2a:	4294      	cmp	r4, r2
    4a2c:	d8e2      	bhi.n	49f4 <getSubBandId+0x28>
    4a2e:	e000      	b.n	4a32 <getSubBandId+0x66>
	uint8_t subBandId = 0xFF;
    4a30:	20ff      	movs	r0, #255	; 0xff
#elif (AS_BAND == 1)
	// whole ASIA 923 spectrum is one band
	subBandId = 0;
#endif
	return subBandId;
}
    4a32:	bd30      	pop	{r4, r5, pc}
	uint8_t subBandId = 0xFF;
    4a34:	20ff      	movs	r0, #255	; 0xff
    4a36:	e7fc      	b.n	4a32 <getSubBandId+0x66>
    4a38:	200013c8 	.word	0x200013c8

00004a3c <ValidateFreq>:
{
    4a3c:	b510      	push	{r4, lr}
    if(getSubBandId(frequencyNew) == 0xFF)
    4a3e:	6808      	ldr	r0, [r1, #0]
    4a40:	4b04      	ldr	r3, [pc, #16]	; (4a54 <ValidateFreq+0x18>)
    4a42:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    4a44:	2308      	movs	r3, #8
    if(getSubBandId(frequencyNew) == 0xFF)
    4a46:	28ff      	cmp	r0, #255	; 0xff
    4a48:	d001      	beq.n	4a4e <ValidateFreq+0x12>
}
    4a4a:	0018      	movs	r0, r3
    4a4c:	bd10      	pop	{r4, pc}
		retVal = LORAWAN_INVALID_PARAMETER;
    4a4e:	3302      	adds	r3, #2
    4a50:	e7fb      	b.n	4a4a <ValidateFreq+0xe>
    4a52:	46c0      	nop			; (mov r8, r8)
    4a54:	000049cd 	.word	0x000049cd

00004a58 <ValidateFrequencyAS>:
 */
#if(AS_BAND == 1)
static StackRetStatus_t ValidateFrequencyAS (LorawanRegionalAttributes_t attr, void *attrInput)
{
	StackRetStatus_t result = LORAWAN_SUCCESS;
	uint32_t frequencyNew = * (uint32_t *)attrInput;
    4a58:	680b      	ldr	r3, [r1, #0]

    /*Bands Supporting Freq 923-925MHz*/
    if(RegParams.band == ISM_BRN923 || RegParams.band == ISM_CMB923 || RegParams.band == ISM_INS923 || RegParams.band == ISM_LAOS923)
    4a5a:	2226      	movs	r2, #38	; 0x26
    4a5c:	4919      	ldr	r1, [pc, #100]	; (4ac4 <ValidateFrequencyAS+0x6c>)
    4a5e:	5c8a      	ldrb	r2, [r1, r2]
    4a60:	1f91      	subs	r1, r2, #6
    4a62:	2903      	cmp	r1, #3
    4a64:	d808      	bhi.n	4a78 <ValidateFrequencyAS+0x20>
	{
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4a66:	4a18      	ldr	r2, [pc, #96]	; (4ac8 <ValidateFrequencyAS+0x70>)
    4a68:	4694      	mov	ip, r2
    4a6a:	4463      	add	r3, ip
    4a6c:	4a17      	ldr	r2, [pc, #92]	; (4acc <ValidateFrequencyAS+0x74>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4a6e:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_923000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4a70:	4293      	cmp	r3, r2
    4a72:	d900      	bls.n	4a76 <ValidateFrequencyAS+0x1e>
		{
			result = LORAWAN_INVALID_PARAMETER;
    4a74:	3002      	adds	r0, #2
	else
	{
		result = LORAWAN_INVALID_PARAMETER;
	}
	return result;
}
    4a76:	4770      	bx	lr
	else if(RegParams.band == ISM_NZ923)
    4a78:	2a0a      	cmp	r2, #10
    4a7a:	d011      	beq.n	4aa0 <ValidateFrequencyAS+0x48>
	else if(RegParams.band == ISM_SP923 || RegParams.band == ISM_THAI923 || RegParams.band == ISM_VTM923)
    4a7c:	2a0b      	cmp	r2, #11
    4a7e:	d018      	beq.n	4ab2 <ValidateFrequencyAS+0x5a>
    4a80:	0011      	movs	r1, r2
    4a82:	390d      	subs	r1, #13
    4a84:	2901      	cmp	r1, #1
    4a86:	d914      	bls.n	4ab2 <ValidateFrequencyAS+0x5a>
		result = LORAWAN_INVALID_PARAMETER;
    4a88:	200a      	movs	r0, #10
	else if(RegParams.band == ISM_TWN923)
    4a8a:	2a0c      	cmp	r2, #12
    4a8c:	d1f3      	bne.n	4a76 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4a8e:	4a10      	ldr	r2, [pc, #64]	; (4ad0 <ValidateFrequencyAS+0x78>)
    4a90:	4694      	mov	ip, r2
    4a92:	4463      	add	r3, ip
    4a94:	4a0f      	ldr	r2, [pc, #60]	; (4ad4 <ValidateFrequencyAS+0x7c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4a96:	3802      	subs	r0, #2
		if ( (frequencyNew < FREQ_922000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4a98:	4293      	cmp	r3, r2
    4a9a:	d9ec      	bls.n	4a76 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4a9c:	3002      	adds	r0, #2
    4a9e:	e7ea      	b.n	4a76 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4aa0:	4a0d      	ldr	r2, [pc, #52]	; (4ad8 <ValidateFrequencyAS+0x80>)
    4aa2:	4694      	mov	ip, r2
    4aa4:	4463      	add	r3, ip
    4aa6:	4a0d      	ldr	r2, [pc, #52]	; (4adc <ValidateFrequencyAS+0x84>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4aa8:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_915000KHZ) || (frequencyNew > FREQ_928000KHZ) )
    4aaa:	4293      	cmp	r3, r2
    4aac:	d9e3      	bls.n	4a76 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4aae:	3002      	adds	r0, #2
    4ab0:	e7e1      	b.n	4a76 <ValidateFrequencyAS+0x1e>
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4ab2:	4a0b      	ldr	r2, [pc, #44]	; (4ae0 <ValidateFrequencyAS+0x88>)
    4ab4:	4694      	mov	ip, r2
    4ab6:	4463      	add	r3, ip
    4ab8:	4a0a      	ldr	r2, [pc, #40]	; (4ae4 <ValidateFrequencyAS+0x8c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4aba:	2008      	movs	r0, #8
		if ( (frequencyNew < FREQ_920000KHZ) || (frequencyNew > FREQ_925000KHZ) )
    4abc:	4293      	cmp	r3, r2
    4abe:	d9da      	bls.n	4a76 <ValidateFrequencyAS+0x1e>
			result = LORAWAN_INVALID_PARAMETER;
    4ac0:	3002      	adds	r0, #2
    4ac2:	e7d8      	b.n	4a76 <ValidateFrequencyAS+0x1e>
    4ac4:	200013c8 	.word	0x200013c8
    4ac8:	c8fc2340 	.word	0xc8fc2340
    4acc:	001e8480 	.word	0x001e8480
    4ad0:	c90b6580 	.word	0xc90b6580
    4ad4:	005b8d80 	.word	0x005b8d80
    4ad8:	c9763540 	.word	0xc9763540
    4adc:	00c65d40 	.word	0x00c65d40
    4ae0:	c929ea00 	.word	0xc929ea00
    4ae4:	004c4b40 	.word	0x004c4b40

00004ae8 <setTxParams>:
}
#endif

#if ( AS_BAND == 1 || IND_BAND == 1 || JPN_BAND == 1 || KR_BAND == 1)
static StackRetStatus_t setTxParams(LorawanRegionalAttributes_t attr, void *attrInput)
{
    4ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
	TxParams_t updateTxParams;

	memcpy(&updateTxParams,attrInput,sizeof(TxParams_t));
    4aea:	780d      	ldrb	r5, [r1, #0]
    4aec:	7849      	ldrb	r1, [r1, #1]
    4aee:	084a      	lsrs	r2, r1, #1
	
	RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime = updateTxParams.uplinkDwellTime;
    4af0:	4809      	ldr	r0, [pc, #36]	; (4b18 <setTxParams+0x30>)
    4af2:	24ac      	movs	r4, #172	; 0xac
    4af4:	34ff      	adds	r4, #255	; 0xff
    4af6:	2601      	movs	r6, #1
    4af8:	4031      	ands	r1, r6
    4afa:	5d03      	ldrb	r3, [r0, r4]
    4afc:	2701      	movs	r7, #1
    4afe:	43bb      	bics	r3, r7
	RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime = updateTxParams.downlinkDwellTime;
    4b00:	4032      	ands	r2, r6
    4b02:	0052      	lsls	r2, r2, #1
    4b04:	430b      	orrs	r3, r1
    4b06:	2102      	movs	r1, #2
    4b08:	438b      	bics	r3, r1
    4b0a:	4313      	orrs	r3, r2
    4b0c:	5503      	strb	r3, [r0, r4]
	RegParams.maxTxPwr = updateTxParams.maxEIRP;
    4b0e:	2320      	movs	r3, #32
    4b10:	54c5      	strb	r5, [r0, r3]
	
	return LORAWAN_SUCCESS;
}
    4b12:	2008      	movs	r0, #8
    4b14:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4b16:	46c0      	nop			; (mov r8, r8)
    4b18:	200013c8 	.word	0x200013c8

00004b1c <SearchAvailableChannel1>:
{
    4b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    4b1e:	46de      	mov	lr, fp
    4b20:	464f      	mov	r7, r9
    4b22:	4646      	mov	r6, r8
    4b24:	b5c0      	push	{r6, r7, lr}
    4b26:	b082      	sub	sp, #8
    4b28:	9001      	str	r0, [sp, #4]
    4b2a:	0015      	movs	r5, r2
    4b2c:	4698      	mov	r8, r3
	uint8_t startingIndex = 0;
    4b2e:	2300      	movs	r3, #0
    4b30:	4699      	mov	r9, r3
	if (maxChannels == 8)
    4b32:	0003      	movs	r3, r0
    4b34:	2808      	cmp	r0, #8
    4b36:	d01d      	beq.n	4b74 <SearchAvailableChannel1+0x58>
	randomNumber =  (rand () % maxChannels) + 1; //this is a guard so that randomNumber is not 0 and the search will happen
    4b38:	4b2d      	ldr	r3, [pc, #180]	; (4bf0 <SearchAvailableChannel1+0xd4>)
    4b3a:	4798      	blx	r3
    4b3c:	9901      	ldr	r1, [sp, #4]
    4b3e:	000f      	movs	r7, r1
    4b40:	4b2c      	ldr	r3, [pc, #176]	; (4bf4 <SearchAvailableChannel1+0xd8>)
    4b42:	4798      	blx	r3
    4b44:	3101      	adds	r1, #1
    4b46:	b2cb      	uxtb	r3, r1
    4b48:	469b      	mov	fp, r3
	while (randomNumber)
    4b4a:	2b00      	cmp	r3, #0
    4b4c:	d04e      	beq.n	4bec <SearchAvailableChannel1+0xd0>
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    4b4e:	492a      	ldr	r1, [pc, #168]	; (4bf8 <SearchAvailableChannel1+0xdc>)
    4b50:	790a      	ldrb	r2, [r1, #4]
    4b52:	794b      	ldrb	r3, [r1, #5]
    4b54:	021b      	lsls	r3, r3, #8
    4b56:	431a      	orrs	r2, r3
    4b58:	798b      	ldrb	r3, [r1, #6]
    4b5a:	041b      	lsls	r3, r3, #16
    4b5c:	4313      	orrs	r3, r2
    4b5e:	79ca      	ldrb	r2, [r1, #7]
    4b60:	0612      	lsls	r2, r2, #24
    4b62:	431a      	orrs	r2, r3
    4b64:	0016      	movs	r6, r2
    4b66:	465c      	mov	r4, fp
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4b68:	0038      	movs	r0, r7
    4b6a:	4448      	add	r0, r9
    4b6c:	464b      	mov	r3, r9
    4b6e:	9300      	str	r3, [sp, #0]
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    4b70:	002f      	movs	r7, r5
    4b72:	e021      	b.n	4bb8 <SearchAvailableChannel1+0x9c>
		startingIndex = RegParams.cmnParams.paramsType1.Max_125khzChan;
    4b74:	3335      	adds	r3, #53	; 0x35
    4b76:	33ff      	adds	r3, #255	; 0xff
    4b78:	4a1f      	ldr	r2, [pc, #124]	; (4bf8 <SearchAvailableChannel1+0xdc>)
    4b7a:	5cd3      	ldrb	r3, [r2, r3]
    4b7c:	4699      	mov	r9, r3
    4b7e:	e7db      	b.n	4b38 <SearchAvailableChannel1+0x1c>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4b80:	3301      	adds	r3, #1
    4b82:	b2db      	uxtb	r3, r3
    4b84:	4283      	cmp	r3, r0
    4b86:	da13      	bge.n	4bb0 <SearchAvailableChannel1+0x94>
    4b88:	2c00      	cmp	r4, #0
    4b8a:	d01c      	beq.n	4bc6 <SearchAvailableChannel1+0xaa>
			if ( (currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && 
    4b8c:	0059      	lsls	r1, r3, #1
    4b8e:	1871      	adds	r1, r6, r1
    4b90:	784a      	ldrb	r2, [r1, #1]
    4b92:	0712      	lsls	r2, r2, #28
    4b94:	0f12      	lsrs	r2, r2, #28
    4b96:	4295      	cmp	r5, r2
    4b98:	dbf2      	blt.n	4b80 <SearchAvailableChannel1+0x64>
    4b9a:	784a      	ldrb	r2, [r1, #1]
    4b9c:	0912      	lsrs	r2, r2, #4
    4b9e:	4297      	cmp	r7, r2
    4ba0:	dcee      	bgt.n	4b80 <SearchAvailableChannel1+0x64>
    4ba2:	780a      	ldrb	r2, [r1, #0]
    4ba4:	2a00      	cmp	r2, #0
    4ba6:	d0eb      	beq.n	4b80 <SearchAvailableChannel1+0x64>
				randomNumber --;
    4ba8:	3c01      	subs	r4, #1
    4baa:	b2e4      	uxtb	r4, r4
    4bac:	e7e8      	b.n	4b80 <SearchAvailableChannel1+0x64>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4bae:	9b00      	ldr	r3, [sp, #0]
		if ( randomNumber == randomNumberCopy )
    4bb0:	45a3      	cmp	fp, r4
    4bb2:	d00a      	beq.n	4bca <SearchAvailableChannel1+0xae>
	while (randomNumber)
    4bb4:	2c00      	cmp	r4, #0
    4bb6:	d006      	beq.n	4bc6 <SearchAvailableChannel1+0xaa>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4bb8:	4581      	cmp	r9, r0
    4bba:	daf8      	bge.n	4bae <SearchAvailableChannel1+0x92>
    4bbc:	2c00      	cmp	r4, #0
    4bbe:	d001      	beq.n	4bc4 <SearchAvailableChannel1+0xa8>
    4bc0:	9b00      	ldr	r3, [sp, #0]
    4bc2:	e7e3      	b.n	4b8c <SearchAvailableChannel1+0x70>
    4bc4:	464b      	mov	r3, r9
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4bc6:	2008      	movs	r0, #8
    4bc8:	e000      	b.n	4bcc <SearchAvailableChannel1+0xb0>
			result = LORAWAN_NO_CHANNELS_FOUND;
    4bca:	2010      	movs	r0, #16
	if (i != 0)
    4bcc:	2b00      	cmp	r3, #0
    4bce:	d109      	bne.n	4be4 <SearchAvailableChannel1+0xc8>
		*channelIndex = maxChannels - 1;
    4bd0:	9c01      	ldr	r4, [sp, #4]
    4bd2:	3c01      	subs	r4, #1
    4bd4:	4643      	mov	r3, r8
    4bd6:	701c      	strb	r4, [r3, #0]
}
    4bd8:	b002      	add	sp, #8
    4bda:	bc1c      	pop	{r2, r3, r4}
    4bdc:	4690      	mov	r8, r2
    4bde:	4699      	mov	r9, r3
    4be0:	46a3      	mov	fp, r4
    4be2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		*channelIndex = i - 1;
    4be4:	3b01      	subs	r3, #1
    4be6:	4642      	mov	r2, r8
    4be8:	7013      	strb	r3, [r2, #0]
    4bea:	e7f5      	b.n	4bd8 <SearchAvailableChannel1+0xbc>
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4bec:	2008      	movs	r0, #8
    4bee:	e7ef      	b.n	4bd0 <SearchAvailableChannel1+0xb4>
    4bf0:	00013fb1 	.word	0x00013fb1
    4bf4:	00010ee5 	.word	0x00010ee5
    4bf8:	200013c8 	.word	0x200013c8

00004bfc <LORAREG_GetAttr_FreeChannel1>:
{
    4bfc:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    4bfe:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    4c00:	2022      	movs	r0, #34	; 0x22
    4c02:	4d07      	ldr	r5, [pc, #28]	; (4c20 <LORAREG_GetAttr_FreeChannel1+0x24>)
    4c04:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    4c06:	3818      	subs	r0, #24
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    4c08:	42ac      	cmp	r4, r5
    4c0a:	dd00      	ble.n	4c0e <LORAREG_GetAttr_FreeChannel1+0x12>
}
    4c0c:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel1(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    4c0e:	7888      	ldrb	r0, [r1, #2]
    4c10:	7809      	ldrb	r1, [r1, #0]
    4c12:	0013      	movs	r3, r2
    4c14:	0002      	movs	r2, r0
    4c16:	0020      	movs	r0, r4
    4c18:	4c02      	ldr	r4, [pc, #8]	; (4c24 <LORAREG_GetAttr_FreeChannel1+0x28>)
    4c1a:	47a0      	blx	r4
	return result;
    4c1c:	e7f6      	b.n	4c0c <LORAREG_GetAttr_FreeChannel1+0x10>
    4c1e:	46c0      	nop			; (mov r8, r8)
    4c20:	200013c8 	.word	0x200013c8
    4c24:	00004b1d 	.word	0x00004b1d

00004c28 <SearchAvailableChannel2>:
{
    4c28:	b5f0      	push	{r4, r5, r6, r7, lr}
    4c2a:	46de      	mov	lr, fp
    4c2c:	4657      	mov	r7, sl
    4c2e:	464e      	mov	r6, r9
    4c30:	4645      	mov	r5, r8
    4c32:	b5e0      	push	{r5, r6, r7, lr}
    4c34:	b087      	sub	sp, #28
    4c36:	9003      	str	r0, [sp, #12]
    4c38:	9102      	str	r1, [sp, #8]
    4c3a:	0015      	movs	r5, r2
    4c3c:	9304      	str	r3, [sp, #16]
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    4c3e:	4958      	ldr	r1, [pc, #352]	; (4da0 <SearchAvailableChannel2+0x178>)
    4c40:	23d1      	movs	r3, #209	; 0xd1
    4c42:	005b      	lsls	r3, r3, #1
    4c44:	5ccb      	ldrb	r3, [r1, r3]
    4c46:	22a4      	movs	r2, #164	; 0xa4
    4c48:	32ff      	adds	r2, #255	; 0xff
    4c4a:	5c8a      	ldrb	r2, [r1, r2]
    4c4c:	0212      	lsls	r2, r2, #8
    4c4e:	431a      	orrs	r2, r3
    4c50:	23d2      	movs	r3, #210	; 0xd2
    4c52:	005b      	lsls	r3, r3, #1
    4c54:	5ccb      	ldrb	r3, [r1, r3]
    4c56:	041b      	lsls	r3, r3, #16
    4c58:	431a      	orrs	r2, r3
    4c5a:	23a6      	movs	r3, #166	; 0xa6
    4c5c:	33ff      	adds	r3, #255	; 0xff
    4c5e:	5ccb      	ldrb	r3, [r1, r3]
    4c60:	061b      	lsls	r3, r3, #24
    4c62:	4313      	orrs	r3, r2
		return LORAWAN_NO_CHANNELS_FOUND;
    4c64:	2010      	movs	r0, #16
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout)
    4c66:	2b00      	cmp	r3, #0
    4c68:	d006      	beq.n	4c78 <SearchAvailableChannel2+0x50>
}
    4c6a:	b007      	add	sp, #28
    4c6c:	bc3c      	pop	{r2, r3, r4, r5}
    4c6e:	4690      	mov	r8, r2
    4c70:	4699      	mov	r9, r3
    4c72:	46a2      	mov	sl, r4
    4c74:	46ab      	mov	fp, r5
    4c76:	bdf0      	pop	{r4, r5, r6, r7, pc}
	randomNumber = (rand () % maxChannels) + 1; //this is a guard so that randomNumber is not 0 and the search will happen
    4c78:	4b4a      	ldr	r3, [pc, #296]	; (4da4 <SearchAvailableChannel2+0x17c>)
    4c7a:	4798      	blx	r3
    4c7c:	9903      	ldr	r1, [sp, #12]
    4c7e:	000c      	movs	r4, r1
    4c80:	4b49      	ldr	r3, [pc, #292]	; (4da8 <SearchAvailableChannel2+0x180>)
    4c82:	4798      	blx	r3
    4c84:	3101      	adds	r1, #1
    4c86:	b2cb      	uxtb	r3, r1
    4c88:	1e18      	subs	r0, r3, #0
    4c8a:	9305      	str	r3, [sp, #20]
	while (randomNumber)
    4c8c:	d100      	bne.n	4c90 <SearchAvailableChannel2+0x68>
    4c8e:	e085      	b.n	4d9c <SearchAvailableChannel2+0x174>
			if ((currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && \
    4c90:	4b43      	ldr	r3, [pc, #268]	; (4da0 <SearchAvailableChannel2+0x178>)
    4c92:	791e      	ldrb	r6, [r3, #4]
    4c94:	795a      	ldrb	r2, [r3, #5]
    4c96:	0212      	lsls	r2, r2, #8
    4c98:	4332      	orrs	r2, r6
    4c9a:	799e      	ldrb	r6, [r3, #6]
    4c9c:	0436      	lsls	r6, r6, #16
    4c9e:	4332      	orrs	r2, r6
    4ca0:	79de      	ldrb	r6, [r3, #7]
    4ca2:	0636      	lsls	r6, r6, #24
    4ca4:	4316      	orrs	r6, r2
			bool bandWithoutDutyCycle = (((1 << RegParams.band) & (ISM_EUBAND | ISM_ASBAND | (1 << ISM_JPN923))) == 0);
    4ca6:	2226      	movs	r2, #38	; 0x26
    4ca8:	5c99      	ldrb	r1, [r3, r2]
    4caa:	4a40      	ldr	r2, [pc, #256]	; (4dac <SearchAvailableChannel2+0x184>)
    4cac:	410a      	asrs	r2, r1
    4cae:	2101      	movs	r1, #1
    4cb0:	4011      	ands	r1, r2
    4cb2:	468a      	mov	sl, r1
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    4cb4:	7b19      	ldrb	r1, [r3, #12]
    4cb6:	7b5a      	ldrb	r2, [r3, #13]
    4cb8:	0212      	lsls	r2, r2, #8
    4cba:	4311      	orrs	r1, r2
    4cbc:	7b9a      	ldrb	r2, [r3, #14]
    4cbe:	0412      	lsls	r2, r2, #16
    4cc0:	430a      	orrs	r2, r1
    4cc2:	7bd9      	ldrb	r1, [r3, #15]
    4cc4:	0609      	lsls	r1, r1, #24
    4cc6:	4311      	orrs	r1, r2
    4cc8:	4689      	mov	r9, r1
    4cca:	7a19      	ldrb	r1, [r3, #8]
    4ccc:	7a5a      	ldrb	r2, [r3, #9]
    4cce:	0212      	lsls	r2, r2, #8
    4cd0:	4311      	orrs	r1, r2
    4cd2:	7a9a      	ldrb	r2, [r3, #10]
    4cd4:	0412      	lsls	r2, r2, #16
    4cd6:	430a      	orrs	r2, r1
    4cd8:	7adb      	ldrb	r3, [r3, #11]
    4cda:	061b      	lsls	r3, r3, #24
    4cdc:	4313      	orrs	r3, r2
    4cde:	469b      	mov	fp, r3
    4ce0:	0001      	movs	r1, r0
    4ce2:	46a8      	mov	r8, r5
    4ce4:	e045      	b.n	4d72 <SearchAvailableChannel2+0x14a>
				    randomNumber --;					
    4ce6:	3901      	subs	r1, #1
    4ce8:	b2c9      	uxtb	r1, r1
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4cea:	3301      	adds	r3, #1
    4cec:	b2db      	uxtb	r3, r3
    4cee:	429c      	cmp	r4, r3
    4cf0:	dd3a      	ble.n	4d68 <SearchAvailableChannel2+0x140>
    4cf2:	2900      	cmp	r1, #0
    4cf4:	d044      	beq.n	4d80 <SearchAvailableChannel2+0x158>
			if ((currDr >= RegParams.pChParams[i].dataRange.min) && (currDr <= RegParams.pChParams[i].dataRange.max) && \
    4cf6:	001f      	movs	r7, r3
    4cf8:	0058      	lsls	r0, r3, #1
    4cfa:	1830      	adds	r0, r6, r0
    4cfc:	7842      	ldrb	r2, [r0, #1]
    4cfe:	0712      	lsls	r2, r2, #28
    4d00:	0f12      	lsrs	r2, r2, #28
    4d02:	4295      	cmp	r5, r2
    4d04:	dbf1      	blt.n	4cea <SearchAvailableChannel2+0xc2>
    4d06:	7842      	ldrb	r2, [r0, #1]
    4d08:	0912      	lsrs	r2, r2, #4
    4d0a:	4590      	cmp	r8, r2
    4d0c:	dced      	bgt.n	4cea <SearchAvailableChannel2+0xc2>
    4d0e:	7802      	ldrb	r2, [r0, #0]
    4d10:	2a00      	cmp	r2, #0
    4d12:	d0ea      	beq.n	4cea <SearchAvailableChannel2+0xc2>
				(RegParams.pChParams[i].status == ENABLED) && \
    4d14:	4652      	mov	r2, sl
    4d16:	2a00      	cmp	r2, #0
    4d18:	d018      	beq.n	4d4c <SearchAvailableChannel2+0x124>
				(bandWithoutDutyCycle || RegParams.pSubBandParams[RegParams.pOtherChParams[i].subBandId].subBandTimeout == 0))
    4d1a:	005a      	lsls	r2, r3, #1
    4d1c:	18d2      	adds	r2, r2, r3
    4d1e:	0092      	lsls	r2, r2, #2
    4d20:	445a      	add	r2, fp
    4d22:	7a10      	ldrb	r0, [r2, #8]
    4d24:	0042      	lsls	r2, r0, #1
    4d26:	1812      	adds	r2, r2, r0
    4d28:	0092      	lsls	r2, r2, #2
    4d2a:	444a      	add	r2, r9
    4d2c:	7a10      	ldrb	r0, [r2, #8]
    4d2e:	4684      	mov	ip, r0
    4d30:	9201      	str	r2, [sp, #4]
    4d32:	7a50      	ldrb	r0, [r2, #9]
    4d34:	0200      	lsls	r0, r0, #8
    4d36:	4662      	mov	r2, ip
    4d38:	4310      	orrs	r0, r2
    4d3a:	9a01      	ldr	r2, [sp, #4]
    4d3c:	7a92      	ldrb	r2, [r2, #10]
    4d3e:	0412      	lsls	r2, r2, #16
    4d40:	4310      	orrs	r0, r2
    4d42:	9a01      	ldr	r2, [sp, #4]
    4d44:	7ad2      	ldrb	r2, [r2, #11]
    4d46:	0612      	lsls	r2, r2, #24
    4d48:	4302      	orrs	r2, r0
    4d4a:	d1ce      	bne.n	4cea <SearchAvailableChannel2+0xc2>
				if(transmissionType == 0  && RegParams.pOtherChParams[i].joinRequestChannel == 1)
    4d4c:	9a02      	ldr	r2, [sp, #8]
    4d4e:	2a00      	cmp	r2, #0
    4d50:	d1c9      	bne.n	4ce6 <SearchAvailableChannel2+0xbe>
    4d52:	007a      	lsls	r2, r7, #1
    4d54:	19d7      	adds	r7, r2, r7
    4d56:	00bf      	lsls	r7, r7, #2
    4d58:	445f      	add	r7, fp
    4d5a:	7a7a      	ldrb	r2, [r7, #9]
    4d5c:	2a00      	cmp	r2, #0
    4d5e:	d0c4      	beq.n	4cea <SearchAvailableChannel2+0xc2>
					randomNumber --;
    4d60:	3901      	subs	r1, #1
    4d62:	b2c9      	uxtb	r1, r1
    4d64:	e7c1      	b.n	4cea <SearchAvailableChannel2+0xc2>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4d66:	2300      	movs	r3, #0
		if ( randomNumber == randomNumberCopy )
    4d68:	9a05      	ldr	r2, [sp, #20]
    4d6a:	428a      	cmp	r2, r1
    4d6c:	d00a      	beq.n	4d84 <SearchAvailableChannel2+0x15c>
	while (randomNumber)
    4d6e:	2900      	cmp	r1, #0
    4d70:	d006      	beq.n	4d80 <SearchAvailableChannel2+0x158>
		for (i = startingIndex; (i < (startingIndex + maxChannels)) && (randomNumber != 0) ; i++)
    4d72:	2c00      	cmp	r4, #0
    4d74:	ddf7      	ble.n	4d66 <SearchAvailableChannel2+0x13e>
    4d76:	2900      	cmp	r1, #0
    4d78:	d001      	beq.n	4d7e <SearchAvailableChannel2+0x156>
    4d7a:	2300      	movs	r3, #0
    4d7c:	e7bb      	b.n	4cf6 <SearchAvailableChannel2+0xce>
    4d7e:	000b      	movs	r3, r1
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4d80:	2008      	movs	r0, #8
    4d82:	e000      	b.n	4d86 <SearchAvailableChannel2+0x15e>
			result = LORAWAN_NO_CHANNELS_FOUND;
    4d84:	2010      	movs	r0, #16
	if (i != 0)
    4d86:	2b00      	cmp	r3, #0
    4d88:	d104      	bne.n	4d94 <SearchAvailableChannel2+0x16c>
		*channelIndex = maxChannels - 1;
    4d8a:	9b03      	ldr	r3, [sp, #12]
    4d8c:	3b01      	subs	r3, #1
    4d8e:	9a04      	ldr	r2, [sp, #16]
    4d90:	7013      	strb	r3, [r2, #0]
    4d92:	e76a      	b.n	4c6a <SearchAvailableChannel2+0x42>
		*channelIndex = i - 1;
    4d94:	3b01      	subs	r3, #1
    4d96:	9a04      	ldr	r2, [sp, #16]
    4d98:	7013      	strb	r3, [r2, #0]
    4d9a:	e766      	b.n	4c6a <SearchAvailableChannel2+0x42>
	StackRetStatus_t result = LORAWAN_SUCCESS;
    4d9c:	2008      	movs	r0, #8
    4d9e:	e7f4      	b.n	4d8a <SearchAvailableChannel2+0x162>
    4da0:	200013c8 	.word	0x200013c8
    4da4:	00013fb1 	.word	0x00013fb1
    4da8:	00010ee5 	.word	0x00010ee5
    4dac:	00007fe3 	.word	0x00007fe3

00004db0 <LORAREG_GetAttr_FreeChannel2>:
{
    4db0:	b570      	push	{r4, r5, r6, lr}
	memcpy(&newFreeChannelReq,(NewFreeChannelReq_t *)attrInput,sizeof(NewFreeChannelReq_t));
    4db2:	784c      	ldrb	r4, [r1, #1]
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    4db4:	2022      	movs	r0, #34	; 0x22
    4db6:	4d07      	ldr	r5, [pc, #28]	; (4dd4 <LORAREG_GetAttr_FreeChannel2+0x24>)
    4db8:	562d      	ldrsb	r5, [r5, r0]
		return LORAWAN_INVALID_PARAMETER;
    4dba:	3818      	subs	r0, #24
	if(newFreeChannelReq.maxChannels > RegParams.maxChannels)
    4dbc:	42ac      	cmp	r4, r5
    4dbe:	dd00      	ble.n	4dc2 <LORAREG_GetAttr_FreeChannel2+0x12>
}
    4dc0:	bd70      	pop	{r4, r5, r6, pc}
		result = SearchAvailableChannel2(newFreeChannelReq.maxChannels,newFreeChannelReq.transmissionType,newFreeChannelReq.currDr,(uint8_t*)attrOutput);
    4dc2:	7888      	ldrb	r0, [r1, #2]
    4dc4:	7809      	ldrb	r1, [r1, #0]
    4dc6:	0013      	movs	r3, r2
    4dc8:	0002      	movs	r2, r0
    4dca:	0020      	movs	r0, r4
    4dcc:	4c02      	ldr	r4, [pc, #8]	; (4dd8 <LORAREG_GetAttr_FreeChannel2+0x28>)
    4dce:	47a0      	blx	r4
	return result;
    4dd0:	e7f6      	b.n	4dc0 <LORAREG_GetAttr_FreeChannel2+0x10>
    4dd2:	46c0      	nop			; (mov r8, r8)
    4dd4:	200013c8 	.word	0x200013c8
    4dd8:	00004c29 	.word	0x00004c29

00004ddc <UpdateChannelIdStatus>:
{
    4ddc:	b510      	push	{r4, lr}
	if(chid < RegParams.maxChannels || ((((1 << RegParams.band) & (ISM_NAAUBAND)) == 0) && chid >= RegParams.cmnParams.paramsType2.minNonDefChId))
    4dde:	2322      	movs	r3, #34	; 0x22
    4de0:	4a14      	ldr	r2, [pc, #80]	; (4e34 <UpdateChannelIdStatus+0x58>)
    4de2:	56d3      	ldrsb	r3, [r2, r3]
    4de4:	4298      	cmp	r0, r3
    4de6:	db0b      	blt.n	4e00 <UpdateChannelIdStatus+0x24>
    4de8:	2326      	movs	r3, #38	; 0x26
    4dea:	5cd2      	ldrb	r2, [r2, r3]
    4dec:	3b1a      	subs	r3, #26
    4dee:	4113      	asrs	r3, r2
    4df0:	07db      	lsls	r3, r3, #31
    4df2:	d41e      	bmi.n	4e32 <UpdateChannelIdStatus+0x56>
    4df4:	23aa      	movs	r3, #170	; 0xaa
    4df6:	33ff      	adds	r3, #255	; 0xff
    4df8:	4a0e      	ldr	r2, [pc, #56]	; (4e34 <UpdateChannelIdStatus+0x58>)
    4dfa:	5cd3      	ldrb	r3, [r2, r3]
    4dfc:	4283      	cmp	r3, r0
    4dfe:	d818      	bhi.n	4e32 <UpdateChannelIdStatus+0x56>
		RegParams.pChParams[chid].status = statusNew;
    4e00:	4b0c      	ldr	r3, [pc, #48]	; (4e34 <UpdateChannelIdStatus+0x58>)
    4e02:	791a      	ldrb	r2, [r3, #4]
    4e04:	795c      	ldrb	r4, [r3, #5]
    4e06:	0224      	lsls	r4, r4, #8
    4e08:	4314      	orrs	r4, r2
    4e0a:	799a      	ldrb	r2, [r3, #6]
    4e0c:	0412      	lsls	r2, r2, #16
    4e0e:	4314      	orrs	r4, r2
    4e10:	79da      	ldrb	r2, [r3, #7]
    4e12:	0612      	lsls	r2, r2, #24
    4e14:	4322      	orrs	r2, r4
    4e16:	0040      	lsls	r0, r0, #1
    4e18:	5481      	strb	r1, [r0, r2]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    4e1a:	22f8      	movs	r2, #248	; 0xf8
    4e1c:	32ff      	adds	r2, #255	; 0xff
    4e1e:	5c9a      	ldrb	r2, [r3, r2]
    4e20:	21fc      	movs	r1, #252	; 0xfc
    4e22:	0049      	lsls	r1, r1, #1
    4e24:	5c58      	ldrb	r0, [r3, r1]
    4e26:	0200      	lsls	r0, r0, #8
    4e28:	4310      	orrs	r0, r2
    4e2a:	b2c1      	uxtb	r1, r0
    4e2c:	0a00      	lsrs	r0, r0, #8
    4e2e:	4b02      	ldr	r3, [pc, #8]	; (4e38 <UpdateChannelIdStatus+0x5c>)
    4e30:	4798      	blx	r3
}
    4e32:	bd10      	pop	{r4, pc}
    4e34:	200013c8 	.word	0x200013c8
    4e38:	00007ff9 	.word	0x00007ff9

00004e3c <EnableChannels2>:
{
    4e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    4e3e:	46ce      	mov	lr, r9
    4e40:	4647      	mov	r7, r8
    4e42:	b580      	push	{r7, lr}
    4e44:	0004      	movs	r4, r0
    4e46:	000f      	movs	r7, r1
    4e48:	0015      	movs	r5, r2
	for(i = startIndx; i <= endIndx; i++)
    4e4a:	4288      	cmp	r0, r1
    4e4c:	d812      	bhi.n	4e74 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    4e4e:	2601      	movs	r6, #1
			UpdateChannelIdStatus(i, ENABLED);
    4e50:	4b0a      	ldr	r3, [pc, #40]	; (4e7c <EnableChannels2+0x40>)
    4e52:	4699      	mov	r9, r3
			UpdateChannelIdStatus(i, DISABLED);
    4e54:	4698      	mov	r8, r3
    4e56:	e007      	b.n	4e68 <EnableChannels2+0x2c>
    4e58:	2100      	movs	r1, #0
    4e5a:	0020      	movs	r0, r4
    4e5c:	47c0      	blx	r8
		chMask = chMask >> SHIFT1;
    4e5e:	086d      	lsrs	r5, r5, #1
	for(i = startIndx; i <= endIndx; i++)
    4e60:	3401      	adds	r4, #1
    4e62:	b2e4      	uxtb	r4, r4
    4e64:	42a7      	cmp	r7, r4
    4e66:	d305      	bcc.n	4e74 <EnableChannels2+0x38>
		if((chMask & (0x0001)) == 0x0001)
    4e68:	422e      	tst	r6, r5
    4e6a:	d0f5      	beq.n	4e58 <EnableChannels2+0x1c>
			UpdateChannelIdStatus(i, ENABLED);
    4e6c:	0031      	movs	r1, r6
    4e6e:	0020      	movs	r0, r4
    4e70:	47c8      	blx	r9
    4e72:	e7f4      	b.n	4e5e <EnableChannels2+0x22>
}
    4e74:	bc0c      	pop	{r2, r3}
    4e76:	4690      	mov	r8, r2
    4e78:	4699      	mov	r9, r3
    4e7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4e7c:	00004ddd 	.word	0x00004ddd

00004e80 <UpdateChannelIdStatusT2>:
{
    4e80:	b570      	push	{r4, r5, r6, lr}
    4e82:	000c      	movs	r4, r1
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    4e84:	2322      	movs	r3, #34	; 0x22
    4e86:	4a40      	ldr	r2, [pc, #256]	; (4f88 <UpdateChannelIdStatusT2+0x108>)
    4e88:	56d3      	ldrsb	r3, [r2, r3]
    4e8a:	4298      	cmp	r0, r3
    4e8c:	da17      	bge.n	4ebe <UpdateChannelIdStatusT2+0x3e>
    4e8e:	23aa      	movs	r3, #170	; 0xaa
    4e90:	33ff      	adds	r3, #255	; 0xff
    4e92:	5cd3      	ldrb	r3, [r2, r3]
    4e94:	4283      	cmp	r3, r0
    4e96:	d812      	bhi.n	4ebe <UpdateChannelIdStatusT2+0x3e>
	   (RegParams.pOtherChParams[chid].parametersDefined & (FREQUENCY_DEFINED | DATA_RANGE_DEFINED)) == (FREQUENCY_DEFINED | DATA_RANGE_DEFINED))
    4e98:	0045      	lsls	r5, r0, #1
    4e9a:	182d      	adds	r5, r5, r0
    4e9c:	00ad      	lsls	r5, r5, #2
    4e9e:	0011      	movs	r1, r2
    4ea0:	7a13      	ldrb	r3, [r2, #8]
    4ea2:	7a52      	ldrb	r2, [r2, #9]
    4ea4:	0212      	lsls	r2, r2, #8
    4ea6:	431a      	orrs	r2, r3
    4ea8:	7a8b      	ldrb	r3, [r1, #10]
    4eaa:	041b      	lsls	r3, r3, #16
    4eac:	431a      	orrs	r2, r3
    4eae:	7acb      	ldrb	r3, [r1, #11]
    4eb0:	061b      	lsls	r3, r3, #24
    4eb2:	4313      	orrs	r3, r2
    4eb4:	195b      	adds	r3, r3, r5
	if(chid < RegParams.maxChannels && chid >= RegParams.cmnParams.paramsType2.minNonDefChId &&
    4eb6:	7adb      	ldrb	r3, [r3, #11]
    4eb8:	43db      	mvns	r3, r3
    4eba:	079b      	lsls	r3, r3, #30
    4ebc:	d000      	beq.n	4ec0 <UpdateChannelIdStatusT2+0x40>
}
    4ebe:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pChParams[chid].status = statusNew;
    4ec0:	000e      	movs	r6, r1
    4ec2:	790b      	ldrb	r3, [r1, #4]
    4ec4:	794a      	ldrb	r2, [r1, #5]
    4ec6:	0212      	lsls	r2, r2, #8
    4ec8:	431a      	orrs	r2, r3
    4eca:	798b      	ldrb	r3, [r1, #6]
    4ecc:	041b      	lsls	r3, r3, #16
    4ece:	431a      	orrs	r2, r3
    4ed0:	79cb      	ldrb	r3, [r1, #7]
    4ed2:	061b      	lsls	r3, r3, #24
    4ed4:	4313      	orrs	r3, r2
    4ed6:	0040      	lsls	r0, r0, #1
    4ed8:	54c4      	strb	r4, [r0, r3]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    4eda:	23f8      	movs	r3, #248	; 0xf8
    4edc:	33ff      	adds	r3, #255	; 0xff
    4ede:	5ccb      	ldrb	r3, [r1, r3]
    4ee0:	22fc      	movs	r2, #252	; 0xfc
    4ee2:	0052      	lsls	r2, r2, #1
    4ee4:	5c88      	ldrb	r0, [r1, r2]
    4ee6:	0200      	lsls	r0, r0, #8
    4ee8:	4318      	orrs	r0, r3
    4eea:	b2c1      	uxtb	r1, r0
    4eec:	0a00      	lsrs	r0, r0, #8
    4eee:	4b27      	ldr	r3, [pc, #156]	; (4f8c <UpdateChannelIdStatusT2+0x10c>)
    4ef0:	4798      	blx	r3
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0 && statusNew == DISABLED)
    4ef2:	2326      	movs	r3, #38	; 0x26
    4ef4:	5cf2      	ldrb	r2, [r6, r3]
    4ef6:	3b23      	subs	r3, #35	; 0x23
    4ef8:	4113      	asrs	r3, r2
    4efa:	07db      	lsls	r3, r3, #31
    4efc:	d5df      	bpl.n	4ebe <UpdateChannelIdStatusT2+0x3e>
    4efe:	2c00      	cmp	r4, #0
    4f00:	d1dd      	bne.n	4ebe <UpdateChannelIdStatusT2+0x3e>
			subBandId = RegParams.pOtherChParams[chid].subBandId;
    4f02:	4b21      	ldr	r3, [pc, #132]	; (4f88 <UpdateChannelIdStatusT2+0x108>)
    4f04:	7a18      	ldrb	r0, [r3, #8]
    4f06:	7a5a      	ldrb	r2, [r3, #9]
    4f08:	0212      	lsls	r2, r2, #8
    4f0a:	4302      	orrs	r2, r0
    4f0c:	7a98      	ldrb	r0, [r3, #10]
    4f0e:	0400      	lsls	r0, r0, #16
    4f10:	4302      	orrs	r2, r0
    4f12:	7ad8      	ldrb	r0, [r3, #11]
    4f14:	0600      	lsls	r0, r0, #24
    4f16:	4310      	orrs	r0, r2
    4f18:	1945      	adds	r5, r0, r5
    4f1a:	7a2d      	ldrb	r5, [r5, #8]
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    4f1c:	2222      	movs	r2, #34	; 0x22
    4f1e:	569c      	ldrsb	r4, [r3, r2]
    4f20:	2c00      	cmp	r4, #0
    4f22:	dd1c      	ble.n	4f5e <UpdateChannelIdStatusT2+0xde>
				if(RegParams.pChParams[i].status == ENABLED &&
    4f24:	001a      	movs	r2, r3
    4f26:	7919      	ldrb	r1, [r3, #4]
    4f28:	795b      	ldrb	r3, [r3, #5]
    4f2a:	021b      	lsls	r3, r3, #8
    4f2c:	430b      	orrs	r3, r1
    4f2e:	7991      	ldrb	r1, [r2, #6]
    4f30:	0409      	lsls	r1, r1, #16
    4f32:	430b      	orrs	r3, r1
    4f34:	79d1      	ldrb	r1, [r2, #7]
    4f36:	0609      	lsls	r1, r1, #24
    4f38:	4319      	orrs	r1, r3
    4f3a:	2300      	movs	r3, #0
    4f3c:	e003      	b.n	4f46 <UpdateChannelIdStatusT2+0xc6>
			for(uint8_t i = 0; i < RegParams.maxChannels; i++)
    4f3e:	3301      	adds	r3, #1
    4f40:	b2db      	uxtb	r3, r3
    4f42:	42a3      	cmp	r3, r4
    4f44:	da0b      	bge.n	4f5e <UpdateChannelIdStatusT2+0xde>
				if(RegParams.pChParams[i].status == ENABLED &&
    4f46:	005a      	lsls	r2, r3, #1
    4f48:	5c52      	ldrb	r2, [r2, r1]
    4f4a:	2a00      	cmp	r2, #0
    4f4c:	d0f7      	beq.n	4f3e <UpdateChannelIdStatusT2+0xbe>
				 subBandId == RegParams.pOtherChParams[i].subBandId)
    4f4e:	005a      	lsls	r2, r3, #1
    4f50:	18d2      	adds	r2, r2, r3
    4f52:	0092      	lsls	r2, r2, #2
    4f54:	1882      	adds	r2, r0, r2
				if(RegParams.pChParams[i].status == ENABLED &&
    4f56:	7a12      	ldrb	r2, [r2, #8]
    4f58:	42aa      	cmp	r2, r5
    4f5a:	d1f0      	bne.n	4f3e <UpdateChannelIdStatusT2+0xbe>
    4f5c:	e7af      	b.n	4ebe <UpdateChannelIdStatusT2+0x3e>
			RegParams.pSubBandParams[subBandId].subBandTimeout = 0;
    4f5e:	490a      	ldr	r1, [pc, #40]	; (4f88 <UpdateChannelIdStatusT2+0x108>)
    4f60:	7b0a      	ldrb	r2, [r1, #12]
    4f62:	7b4b      	ldrb	r3, [r1, #13]
    4f64:	021b      	lsls	r3, r3, #8
    4f66:	4313      	orrs	r3, r2
    4f68:	7b8a      	ldrb	r2, [r1, #14]
    4f6a:	0412      	lsls	r2, r2, #16
    4f6c:	4313      	orrs	r3, r2
    4f6e:	7bca      	ldrb	r2, [r1, #15]
    4f70:	0612      	lsls	r2, r2, #24
    4f72:	431a      	orrs	r2, r3
    4f74:	006b      	lsls	r3, r5, #1
    4f76:	195d      	adds	r5, r3, r5
    4f78:	00ad      	lsls	r5, r5, #2
    4f7a:	18ad      	adds	r5, r5, r2
    4f7c:	2300      	movs	r3, #0
    4f7e:	722b      	strb	r3, [r5, #8]
    4f80:	726b      	strb	r3, [r5, #9]
    4f82:	72ab      	strb	r3, [r5, #10]
    4f84:	72eb      	strb	r3, [r5, #11]
    4f86:	e79a      	b.n	4ebe <UpdateChannelIdStatusT2+0x3e>
    4f88:	200013c8 	.word	0x200013c8
    4f8c:	00007ff9 	.word	0x00007ff9

00004f90 <setChannelIdStatusT2>:
{
    4f90:	b570      	push	{r4, r5, r6, lr}
    4f92:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    4f94:	780d      	ldrb	r5, [r1, #0]
    4f96:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    4f98:	a901      	add	r1, sp, #4
    4f9a:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    4f9c:	2300      	movs	r3, #0
    4f9e:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    4fa0:	2015      	movs	r0, #21
    4fa2:	4b0c      	ldr	r3, [pc, #48]	; (4fd4 <setChannelIdStatusT2+0x44>)
    4fa4:	4798      	blx	r3
    4fa6:	0004      	movs	r4, r0
    4fa8:	2808      	cmp	r0, #8
    4faa:	d003      	beq.n	4fb4 <setChannelIdStatusT2+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    4fac:	240a      	movs	r4, #10
}
    4fae:	0020      	movs	r0, r4
    4fb0:	b002      	add	sp, #8
    4fb2:	bd70      	pop	{r4, r5, r6, pc}
		if(RegParams.band ==  ISM_IND865)
    4fb4:	2326      	movs	r3, #38	; 0x26
    4fb6:	4a08      	ldr	r2, [pc, #32]	; (4fd8 <setChannelIdStatusT2+0x48>)
    4fb8:	5cd3      	ldrb	r3, [r2, r3]
    4fba:	2b0f      	cmp	r3, #15
    4fbc:	d004      	beq.n	4fc8 <setChannelIdStatusT2+0x38>
		    UpdateChannelIdStatusT2(updateChid.channelIndex,updateChid.statusNew);
    4fbe:	0031      	movs	r1, r6
    4fc0:	0028      	movs	r0, r5
    4fc2:	4b06      	ldr	r3, [pc, #24]	; (4fdc <setChannelIdStatusT2+0x4c>)
    4fc4:	4798      	blx	r3
    4fc6:	e7f2      	b.n	4fae <setChannelIdStatusT2+0x1e>
			UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    4fc8:	0031      	movs	r1, r6
    4fca:	0028      	movs	r0, r5
    4fcc:	4b04      	ldr	r3, [pc, #16]	; (4fe0 <setChannelIdStatusT2+0x50>)
    4fce:	4798      	blx	r3
    4fd0:	e7ed      	b.n	4fae <setChannelIdStatusT2+0x1e>
    4fd2:	46c0      	nop			; (mov r8, r8)
    4fd4:	0000473d 	.word	0x0000473d
    4fd8:	200013c8 	.word	0x200013c8
    4fdc:	00004e81 	.word	0x00004e81
    4fe0:	00004ddd 	.word	0x00004ddd

00004fe4 <UpdateChannelIdStatusT4>:
{
    4fe4:	b570      	push	{r4, r5, r6, lr}
    4fe6:	0004      	movs	r4, r0
    4fe8:	000d      	movs	r5, r1
	RegParams.pChParams[chid].status = statusNew;
    4fea:	4925      	ldr	r1, [pc, #148]	; (5080 <UpdateChannelIdStatusT4+0x9c>)
    4fec:	790b      	ldrb	r3, [r1, #4]
    4fee:	794a      	ldrb	r2, [r1, #5]
    4ff0:	0212      	lsls	r2, r2, #8
    4ff2:	431a      	orrs	r2, r3
    4ff4:	798b      	ldrb	r3, [r1, #6]
    4ff6:	041b      	lsls	r3, r3, #16
    4ff8:	431a      	orrs	r2, r3
    4ffa:	79cb      	ldrb	r3, [r1, #7]
    4ffc:	061b      	lsls	r3, r3, #24
    4ffe:	4313      	orrs	r3, r2
    5000:	0042      	lsls	r2, r0, #1
    5002:	54d5      	strb	r5, [r2, r3]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    5004:	23f8      	movs	r3, #248	; 0xf8
    5006:	33ff      	adds	r3, #255	; 0xff
    5008:	5ccb      	ldrb	r3, [r1, r3]
    500a:	22fc      	movs	r2, #252	; 0xfc
    500c:	0052      	lsls	r2, r2, #1
    500e:	5c88      	ldrb	r0, [r1, r2]
    5010:	0200      	lsls	r0, r0, #8
    5012:	4318      	orrs	r0, r3
    5014:	b2c1      	uxtb	r1, r0
    5016:	0a00      	lsrs	r0, r0, #8
    5018:	4b1a      	ldr	r3, [pc, #104]	; (5084 <UpdateChannelIdStatusT4+0xa0>)
    501a:	4798      	blx	r3
	if(statusNew == ENABLED)
    501c:	2d00      	cmp	r5, #0
    501e:	d02a      	beq.n	5076 <UpdateChannelIdStatusT4+0x92>
		if(RegParams.pOtherChParams[chid].ulfrequency < FREQ_922100KHZ)
    5020:	4a17      	ldr	r2, [pc, #92]	; (5080 <UpdateChannelIdStatusT4+0x9c>)
    5022:	7a10      	ldrb	r0, [r2, #8]
    5024:	7a53      	ldrb	r3, [r2, #9]
    5026:	021b      	lsls	r3, r3, #8
    5028:	4303      	orrs	r3, r0
    502a:	7a90      	ldrb	r0, [r2, #10]
    502c:	0400      	lsls	r0, r0, #16
    502e:	4303      	orrs	r3, r0
    5030:	7ad0      	ldrb	r0, [r2, #11]
    5032:	0600      	lsls	r0, r0, #24
    5034:	4318      	orrs	r0, r3
    5036:	0063      	lsls	r3, r4, #1
    5038:	191c      	adds	r4, r3, r4
    503a:	00a4      	lsls	r4, r4, #2
    503c:	1900      	adds	r0, r0, r4
    503e:	7803      	ldrb	r3, [r0, #0]
    5040:	7842      	ldrb	r2, [r0, #1]
    5042:	0212      	lsls	r2, r2, #8
    5044:	431a      	orrs	r2, r3
    5046:	7883      	ldrb	r3, [r0, #2]
    5048:	041b      	lsls	r3, r3, #16
    504a:	431a      	orrs	r2, r3
    504c:	78c3      	ldrb	r3, [r0, #3]
    504e:	061b      	lsls	r3, r3, #24
    5050:	4313      	orrs	r3, r2
    5052:	4a0d      	ldr	r2, [pc, #52]	; (5088 <UpdateChannelIdStatusT4+0xa4>)
    5054:	4293      	cmp	r3, r2
    5056:	d80f      	bhi.n	5078 <UpdateChannelIdStatusT4+0x94>
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_LF;
    5058:	230a      	movs	r3, #10
    505a:	7283      	strb	r3, [r0, #10]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    505c:	4b08      	ldr	r3, [pc, #32]	; (5080 <UpdateChannelIdStatusT4+0x9c>)
    505e:	22fa      	movs	r2, #250	; 0xfa
    5060:	32ff      	adds	r2, #255	; 0xff
    5062:	5c9a      	ldrb	r2, [r3, r2]
    5064:	21fd      	movs	r1, #253	; 0xfd
    5066:	0049      	lsls	r1, r1, #1
    5068:	5c58      	ldrb	r0, [r3, r1]
    506a:	0200      	lsls	r0, r0, #8
    506c:	4310      	orrs	r0, r2
    506e:	b2c1      	uxtb	r1, r0
    5070:	0a00      	lsrs	r0, r0, #8
    5072:	4b04      	ldr	r3, [pc, #16]	; (5084 <UpdateChannelIdStatusT4+0xa0>)
    5074:	4798      	blx	r3
}
    5076:	bd70      	pop	{r4, r5, r6, pc}
			RegParams.pOtherChParams[chid].maxEIRP = DEFAULT_EIRP_HF;
    5078:	230e      	movs	r3, #14
    507a:	7283      	strb	r3, [r0, #10]
    507c:	e7ee      	b.n	505c <UpdateChannelIdStatusT4+0x78>
    507e:	46c0      	nop			; (mov r8, r8)
    5080:	200013c8 	.word	0x200013c8
    5084:	00007ff9 	.word	0x00007ff9
    5088:	36f6211f 	.word	0x36f6211f

0000508c <UpdateChannelIdStatusT3>:
{
    508c:	b570      	push	{r4, r5, r6, lr}
    508e:	0005      	movs	r5, r0
	RegParams.pChParams[chid].status = statusNew;
    5090:	0046      	lsls	r6, r0, #1
    5092:	4c2a      	ldr	r4, [pc, #168]	; (513c <UpdateChannelIdStatusT3+0xb0>)
    5094:	7923      	ldrb	r3, [r4, #4]
    5096:	7962      	ldrb	r2, [r4, #5]
    5098:	0212      	lsls	r2, r2, #8
    509a:	431a      	orrs	r2, r3
    509c:	79a3      	ldrb	r3, [r4, #6]
    509e:	041b      	lsls	r3, r3, #16
    50a0:	431a      	orrs	r2, r3
    50a2:	79e3      	ldrb	r3, [r4, #7]
    50a4:	061b      	lsls	r3, r3, #24
    50a6:	4313      	orrs	r3, r2
    50a8:	5599      	strb	r1, [r3, r6]
	PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    50aa:	23f8      	movs	r3, #248	; 0xf8
    50ac:	33ff      	adds	r3, #255	; 0xff
    50ae:	5ce3      	ldrb	r3, [r4, r3]
    50b0:	22fc      	movs	r2, #252	; 0xfc
    50b2:	0052      	lsls	r2, r2, #1
    50b4:	5ca0      	ldrb	r0, [r4, r2]
    50b6:	0200      	lsls	r0, r0, #8
    50b8:	4318      	orrs	r0, r3
    50ba:	b2c1      	uxtb	r1, r0
    50bc:	0a00      	lsrs	r0, r0, #8
    50be:	4b20      	ldr	r3, [pc, #128]	; (5140 <UpdateChannelIdStatusT3+0xb4>)
    50c0:	4798      	blx	r3
	if(RegParams.pChParams[chid].status == DISABLED)
    50c2:	7923      	ldrb	r3, [r4, #4]
    50c4:	7962      	ldrb	r2, [r4, #5]
    50c6:	0212      	lsls	r2, r2, #8
    50c8:	431a      	orrs	r2, r3
    50ca:	79a3      	ldrb	r3, [r4, #6]
    50cc:	041b      	lsls	r3, r3, #16
    50ce:	431a      	orrs	r2, r3
    50d0:	79e3      	ldrb	r3, [r4, #7]
    50d2:	061b      	lsls	r3, r3, #24
    50d4:	4313      	orrs	r3, r2
    50d6:	5d9b      	ldrb	r3, [r3, r6]
    50d8:	2b00      	cmp	r3, #0
    50da:	d000      	beq.n	50de <UpdateChannelIdStatusT3+0x52>
}
    50dc:	bd70      	pop	{r4, r5, r6, pc}
		RegParams.pOtherChParams[chid].ulfrequency = 0;
    50de:	4c17      	ldr	r4, [pc, #92]	; (513c <UpdateChannelIdStatusT3+0xb0>)
    50e0:	7a23      	ldrb	r3, [r4, #8]
    50e2:	7a62      	ldrb	r2, [r4, #9]
    50e4:	0212      	lsls	r2, r2, #8
    50e6:	4313      	orrs	r3, r2
    50e8:	7aa2      	ldrb	r2, [r4, #10]
    50ea:	0412      	lsls	r2, r2, #16
    50ec:	431a      	orrs	r2, r3
    50ee:	7ae3      	ldrb	r3, [r4, #11]
    50f0:	061b      	lsls	r3, r3, #24
    50f2:	431a      	orrs	r2, r3
    50f4:	1973      	adds	r3, r6, r5
    50f6:	009b      	lsls	r3, r3, #2
    50f8:	2100      	movs	r1, #0
    50fa:	5499      	strb	r1, [r3, r2]
    50fc:	189b      	adds	r3, r3, r2
    50fe:	2200      	movs	r2, #0
    5100:	705a      	strb	r2, [r3, #1]
    5102:	709a      	strb	r2, [r3, #2]
    5104:	70da      	strb	r2, [r3, #3]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    5106:	23fa      	movs	r3, #250	; 0xfa
    5108:	33ff      	adds	r3, #255	; 0xff
    510a:	5ce3      	ldrb	r3, [r4, r3]
    510c:	32fb      	adds	r2, #251	; 0xfb
    510e:	32ff      	adds	r2, #255	; 0xff
    5110:	5ca0      	ldrb	r0, [r4, r2]
    5112:	0200      	lsls	r0, r0, #8
    5114:	4318      	orrs	r0, r3
    5116:	b2c1      	uxtb	r1, r0
    5118:	0a00      	lsrs	r0, r0, #8
    511a:	4b09      	ldr	r3, [pc, #36]	; (5140 <UpdateChannelIdStatusT3+0xb4>)
    511c:	4798      	blx	r3
		if( RegParams.band == ISM_JPN923)
    511e:	2326      	movs	r3, #38	; 0x26
    5120:	5ce3      	ldrb	r3, [r4, r3]
    5122:	2b05      	cmp	r3, #5
    5124:	d1da      	bne.n	50dc <UpdateChannelIdStatusT3+0x50>
			RegParams.cmnParams.paramsType2.channelTimer[chid] = 0;
    5126:	3552      	adds	r5, #82	; 0x52
    5128:	00ad      	lsls	r5, r5, #2
    512a:	4b04      	ldr	r3, [pc, #16]	; (513c <UpdateChannelIdStatusT3+0xb0>)
    512c:	195d      	adds	r5, r3, r5
    512e:	2200      	movs	r2, #0
    5130:	726a      	strb	r2, [r5, #9]
    5132:	72aa      	strb	r2, [r5, #10]
    5134:	72ea      	strb	r2, [r5, #11]
    5136:	732a      	strb	r2, [r5, #12]
}
    5138:	e7d0      	b.n	50dc <UpdateChannelIdStatusT3+0x50>
    513a:	46c0      	nop			; (mov r8, r8)
    513c:	200013c8 	.word	0x200013c8
    5140:	00007ff9 	.word	0x00007ff9

00005144 <setChannelIdStatusT3>:
{
    5144:	b570      	push	{r4, r5, r6, lr}
    5146:	b082      	sub	sp, #8
	memcpy(&updateChid,attrInput,sizeof(UpdateChId_t));
    5148:	780d      	ldrb	r5, [r1, #0]
    514a:	784e      	ldrb	r6, [r1, #1]
	valChid.channelIndex = updateChid.channelIndex;
    514c:	a901      	add	r1, sp, #4
    514e:	700d      	strb	r5, [r1, #0]
	valChid.allowedForDefaultChannels = ALL_CHANNELS;
    5150:	2301      	movs	r3, #1
    5152:	704b      	strb	r3, [r1, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &valChid) == LORAWAN_SUCCESS)
    5154:	2015      	movs	r0, #21
    5156:	4b0c      	ldr	r3, [pc, #48]	; (5188 <setChannelIdStatusT3+0x44>)
    5158:	4798      	blx	r3
    515a:	0004      	movs	r4, r0
    515c:	2808      	cmp	r0, #8
    515e:	d003      	beq.n	5168 <setChannelIdStatusT3+0x24>
		retVal = LORAWAN_INVALID_PARAMETER;
    5160:	240a      	movs	r4, #10
}
    5162:	0020      	movs	r0, r4
    5164:	b002      	add	sp, #8
    5166:	bd70      	pop	{r4, r5, r6, pc}
		if( RegParams.band == ISM_KR920)
    5168:	2326      	movs	r3, #38	; 0x26
    516a:	4a08      	ldr	r2, [pc, #32]	; (518c <setChannelIdStatusT3+0x48>)
    516c:	5cd3      	ldrb	r3, [r2, r3]
    516e:	2b04      	cmp	r3, #4
    5170:	d004      	beq.n	517c <setChannelIdStatusT3+0x38>
		    UpdateChannelIdStatusT3(updateChid.channelIndex,updateChid.statusNew);
    5172:	0031      	movs	r1, r6
    5174:	0028      	movs	r0, r5
    5176:	4b06      	ldr	r3, [pc, #24]	; (5190 <setChannelIdStatusT3+0x4c>)
    5178:	4798      	blx	r3
    517a:	e7f2      	b.n	5162 <setChannelIdStatusT3+0x1e>
			UpdateChannelIdStatusT4(updateChid.channelIndex,updateChid.statusNew);
    517c:	0031      	movs	r1, r6
    517e:	0028      	movs	r0, r5
    5180:	4b04      	ldr	r3, [pc, #16]	; (5194 <setChannelIdStatusT3+0x50>)
    5182:	4798      	blx	r3
    5184:	e7ed      	b.n	5162 <setChannelIdStatusT3+0x1e>
    5186:	46c0      	nop			; (mov r8, r8)
    5188:	0000473d 	.word	0x0000473d
    518c:	200013c8 	.word	0x200013c8
    5190:	0000508d 	.word	0x0000508d
    5194:	00004fe5 	.word	0x00004fe5

00005198 <LORAREG_GetAttr_Rx1WindowparamsType1>:
{
    5198:	b510      	push	{r4, lr}
    519a:	b082      	sub	sp, #8
    519c:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    519e:	784c      	ldrb	r4, [r1, #1]
    51a0:	788b      	ldrb	r3, [r1, #2]
	if(rx1WindowParamReq->joining)
    51a2:	780a      	ldrb	r2, [r1, #0]
    51a4:	2a00      	cmp	r2, #0
    51a6:	d009      	beq.n	51bc <LORAREG_GetAttr_Rx1WindowparamsType1+0x24>
		if (RegParams.cmnParams.paramsType1.alternativeChannel == 1) 
    51a8:	2340      	movs	r3, #64	; 0x40
    51aa:	33ff      	adds	r3, #255	; 0xff
    51ac:	4a23      	ldr	r2, [pc, #140]	; (523c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    51ae:	5cd3      	ldrb	r3, [r2, r3]
    51b0:	2b01      	cmp	r3, #1
    51b2:	d01a      	beq.n	51ea <LORAREG_GetAttr_Rx1WindowparamsType1+0x52>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.maxTxDR;
    51b4:	233a      	movs	r3, #58	; 0x3a
    51b6:	33ff      	adds	r3, #255	; 0xff
    51b8:	4a20      	ldr	r2, [pc, #128]	; (523c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    51ba:	5cd3      	ldrb	r3, [r2, r3]
		            RegParams.cmnParams.paramsType1.RxParamWindowOffset1 - rx1WindowParamReq->drOffset;
    51bc:	491f      	ldr	r1, [pc, #124]	; (523c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    51be:	229f      	movs	r2, #159	; 0x9f
    51c0:	0052      	lsls	r2, r2, #1
    51c2:	5c8a      	ldrb	r2, [r1, r2]
    51c4:	1b12      	subs	r2, r2, r4
    51c6:	189b      	adds	r3, r3, r2
    51c8:	b2db      	uxtb	r3, r3
	rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr + 
    51ca:	466a      	mov	r2, sp
    51cc:	7113      	strb	r3, [r2, #4]
	if(rx1WindowParams->rx1Dr > RegParams.cmnParams.paramsType1.maxRxDR)
    51ce:	223c      	movs	r2, #60	; 0x3c
    51d0:	32ff      	adds	r2, #255	; 0xff
    51d2:	5c8a      	ldrb	r2, [r1, r2]
    51d4:	4293      	cmp	r3, r2
    51d6:	d80c      	bhi.n	51f2 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5a>
	else if(rx1WindowParams->rx1Dr < RegParams.cmnParams.paramsType1.minRxDR)
    51d8:	229d      	movs	r2, #157	; 0x9d
    51da:	0052      	lsls	r2, r2, #1
    51dc:	4917      	ldr	r1, [pc, #92]	; (523c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    51de:	5c8a      	ldrb	r2, [r1, r2]
    51e0:	4293      	cmp	r3, r2
    51e2:	d208      	bcs.n	51f6 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5e>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.minRxDR;
    51e4:	466b      	mov	r3, sp
    51e6:	711a      	strb	r2, [r3, #4]
    51e8:	e005      	b.n	51f6 <LORAREG_GetAttr_Rx1WindowparamsType1+0x5e>
			rx1WindowParamReq->currDr = RegParams.cmnParams.paramsType1.minTxDR;
    51ea:	3338      	adds	r3, #56	; 0x38
    51ec:	33ff      	adds	r3, #255	; 0xff
    51ee:	5cd3      	ldrb	r3, [r2, r3]
    51f0:	e7e4      	b.n	51bc <LORAREG_GetAttr_Rx1WindowparamsType1+0x24>
		rx1WindowParams->rx1Dr = RegParams.cmnParams.paramsType1.maxRxDR;
    51f2:	466b      	mov	r3, sp
    51f4:	711a      	strb	r2, [r3, #4]
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    51f6:	4911      	ldr	r1, [pc, #68]	; (523c <LORAREG_GetAttr_Rx1WindowparamsType1+0xa4>)
    51f8:	2327      	movs	r3, #39	; 0x27
    51fa:	5ccc      	ldrb	r4, [r1, r3]
	channelFrequency = RegParams.cmnParams.paramsType1.DownStreamCh0Freq + FREQ_600KHZ * channelIndex;
    51fc:	3b20      	subs	r3, #32
    51fe:	4023      	ands	r3, r4
    5200:	4c0f      	ldr	r4, [pc, #60]	; (5240 <LORAREG_GetAttr_Rx1WindowparamsType1+0xa8>)
    5202:	435c      	muls	r4, r3
    5204:	239a      	movs	r3, #154	; 0x9a
    5206:	005b      	lsls	r3, r3, #1
    5208:	5ccb      	ldrb	r3, [r1, r3]
    520a:	2236      	movs	r2, #54	; 0x36
    520c:	32ff      	adds	r2, #255	; 0xff
    520e:	5c8a      	ldrb	r2, [r1, r2]
    5210:	0212      	lsls	r2, r2, #8
    5212:	4313      	orrs	r3, r2
    5214:	229b      	movs	r2, #155	; 0x9b
    5216:	0052      	lsls	r2, r2, #1
    5218:	5c8a      	ldrb	r2, [r1, r2]
    521a:	0412      	lsls	r2, r2, #16
    521c:	431a      	orrs	r2, r3
    521e:	2338      	movs	r3, #56	; 0x38
    5220:	33ff      	adds	r3, #255	; 0xff
    5222:	5ccb      	ldrb	r3, [r1, r3]
    5224:	061b      	lsls	r3, r3, #24
    5226:	4313      	orrs	r3, r2
    5228:	18e3      	adds	r3, r4, r3
	rx1WindowParams->rx1Freq = GenerateFrequencyReception(RegParams.lastUsedChannelIndex % 8);
    522a:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    522c:	2208      	movs	r2, #8
    522e:	4669      	mov	r1, sp
    5230:	4b04      	ldr	r3, [pc, #16]	; (5244 <LORAREG_GetAttr_Rx1WindowparamsType1+0xac>)
    5232:	4798      	blx	r3
}
    5234:	2008      	movs	r0, #8
    5236:	b002      	add	sp, #8
    5238:	bd10      	pop	{r4, pc}
    523a:	46c0      	nop			; (mov r8, r8)
    523c:	200013c8 	.word	0x200013c8
    5240:	000927c0 	.word	0x000927c0
    5244:	00013dad 	.word	0x00013dad

00005248 <LORAREG_GetAttr_DRangeChBandT1>:
{
    5248:	b5f0      	push	{r4, r5, r6, r7, lr}
    524a:	46c6      	mov	lr, r8
    524c:	b500      	push	{lr}
    524e:	b084      	sub	sp, #16
    5250:	9201      	str	r2, [sp, #4]
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    5252:	2204      	movs	r2, #4
    5254:	a803      	add	r0, sp, #12
    5256:	4b43      	ldr	r3, [pc, #268]	; (5364 <LORAREG_GetAttr_DRangeChBandT1+0x11c>)
    5258:	4798      	blx	r3
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, (void *)&bandDrReq.chnlMaskCntl)	!= LORAWAN_SUCCESS)
    525a:	a903      	add	r1, sp, #12
    525c:	201b      	movs	r0, #27
    525e:	4b42      	ldr	r3, [pc, #264]	; (5368 <LORAREG_GetAttr_DRangeChBandT1+0x120>)
    5260:	4798      	blx	r3
    5262:	2808      	cmp	r0, #8
    5264:	d004      	beq.n	5270 <LORAREG_GetAttr_DRangeChBandT1+0x28>
		result = LORAWAN_INVALID_PARAMETER;
    5266:	200a      	movs	r0, #10
}
    5268:	b004      	add	sp, #16
    526a:	bc04      	pop	{r2}
    526c:	4690      	mov	r8, r2
    526e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		chBandDr = getChBandDrT1(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    5270:	aa03      	add	r2, sp, #12
    5272:	7813      	ldrb	r3, [r2, #0]
    5274:	8857      	ldrh	r7, [r2, #2]
	if( RegParams.band == ISM_AU915)
    5276:	2226      	movs	r2, #38	; 0x26
    5278:	493c      	ldr	r1, [pc, #240]	; (536c <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    527a:	5c89      	ldrb	r1, [r1, r2]
		auxMinDataRate = DR6;
    527c:	3903      	subs	r1, #3
    527e:	1e4a      	subs	r2, r1, #1
    5280:	4191      	sbcs	r1, r2
    5282:	3106      	adds	r1, #6
	switch (chMaskCntl)
    5284:	2b07      	cmp	r3, #7
    5286:	d869      	bhi.n	535c <LORAREG_GetAttr_DRangeChBandT1+0x114>
    5288:	009a      	lsls	r2, r3, #2
    528a:	4d39      	ldr	r5, [pc, #228]	; (5370 <LORAREG_GetAttr_DRangeChBandT1+0x128>)
    528c:	58aa      	ldr	r2, [r5, r2]
    528e:	4697      	mov	pc, r2
			startingIndex = chMaskCntl << SHIFT4;
    5290:	011b      	lsls	r3, r3, #4
    5292:	b2db      	uxtb	r3, r3
			endingIndex = startingIndex + 16;
    5294:	001a      	movs	r2, r3
    5296:	3210      	adds	r2, #16
    5298:	b2d2      	uxtb	r2, r2
    529a:	4690      	mov	r8, r2
			for (i = startingIndex; i < endingIndex; i++)
    529c:	4293      	cmp	r3, r2
    529e:	d25f      	bcs.n	5360 <LORAREG_GetAttr_DRangeChBandT1+0x118>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    52a0:	4e32      	ldr	r6, [pc, #200]	; (536c <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    52a2:	7935      	ldrb	r5, [r6, #4]
    52a4:	7972      	ldrb	r2, [r6, #5]
    52a6:	0212      	lsls	r2, r2, #8
    52a8:	4315      	orrs	r5, r2
    52aa:	79b2      	ldrb	r2, [r6, #6]
    52ac:	0412      	lsls	r2, r2, #16
    52ae:	432a      	orrs	r2, r5
    52b0:	79f5      	ldrb	r5, [r6, #7]
    52b2:	062d      	lsls	r5, r5, #24
    52b4:	4315      	orrs	r5, r2
    52b6:	46ac      	mov	ip, r5
    52b8:	2500      	movs	r5, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    52ba:	2401      	movs	r4, #1
    52bc:	e00c      	b.n	52d8 <LORAREG_GetAttr_DRangeChBandT1+0x90>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    52be:	0011      	movs	r1, r2
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    52c0:	7872      	ldrb	r2, [r6, #1]
    52c2:	0912      	lsrs	r2, r2, #4
    52c4:	42aa      	cmp	r2, r5
    52c6:	dd02      	ble.n	52ce <LORAREG_GetAttr_DRangeChBandT1+0x86>
    52c8:	423c      	tst	r4, r7
    52ca:	d011      	beq.n	52f0 <LORAREG_GetAttr_DRangeChBandT1+0xa8>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    52cc:	0015      	movs	r5, r2
				auxChannelMask = auxChannelMask >> SHIFT1;
    52ce:	087f      	lsrs	r7, r7, #1
			for (i = startingIndex; i < endingIndex; i++)
    52d0:	3301      	adds	r3, #1
    52d2:	b2db      	uxtb	r3, r3
    52d4:	4598      	cmp	r8, r3
    52d6:	d013      	beq.n	5300 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    52d8:	005e      	lsls	r6, r3, #1
    52da:	4466      	add	r6, ip
    52dc:	7872      	ldrb	r2, [r6, #1]
    52de:	0712      	lsls	r2, r2, #28
    52e0:	0f12      	lsrs	r2, r2, #28
    52e2:	428a      	cmp	r2, r1
    52e4:	daec      	bge.n	52c0 <LORAREG_GetAttr_DRangeChBandT1+0x78>
    52e6:	423c      	tst	r4, r7
    52e8:	d1e9      	bne.n	52be <LORAREG_GetAttr_DRangeChBandT1+0x76>
    52ea:	2f00      	cmp	r7, #0
    52ec:	d1ef      	bne.n	52ce <LORAREG_GetAttr_DRangeChBandT1+0x86>
    52ee:	e7e6      	b.n	52be <LORAREG_GetAttr_DRangeChBandT1+0x76>
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && (((auxChannelMask & 0x0001) == 0x0001) || (auxChannelMask == 0)))
    52f0:	2f00      	cmp	r7, #0
    52f2:	d0eb      	beq.n	52cc <LORAREG_GetAttr_DRangeChBandT1+0x84>
    52f4:	e7eb      	b.n	52ce <LORAREG_GetAttr_DRangeChBandT1+0x86>
			auxMinDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    52f6:	233a      	movs	r3, #58	; 0x3a
    52f8:	33ff      	adds	r3, #255	; 0xff
    52fa:	4a1c      	ldr	r2, [pc, #112]	; (536c <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    52fc:	5cd1      	ldrb	r1, [r2, r3]
			auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    52fe:	000d      	movs	r5, r1
    5300:	012d      	lsls	r5, r5, #4
    5302:	230f      	movs	r3, #15
    5304:	4019      	ands	r1, r3
    5306:	430d      	orrs	r5, r1
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    5308:	9b01      	ldr	r3, [sp, #4]
    530a:	701d      	strb	r5, [r3, #0]
    530c:	e7ac      	b.n	5268 <LORAREG_GetAttr_DRangeChBandT1+0x20>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    530e:	4d17      	ldr	r5, [pc, #92]	; (536c <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    5310:	792b      	ldrb	r3, [r5, #4]
    5312:	796a      	ldrb	r2, [r5, #5]
    5314:	0212      	lsls	r2, r2, #8
    5316:	431a      	orrs	r2, r3
    5318:	79ab      	ldrb	r3, [r5, #6]
    531a:	041b      	lsls	r3, r3, #16
    531c:	431a      	orrs	r2, r3
    531e:	79eb      	ldrb	r3, [r5, #7]
    5320:	061b      	lsls	r3, r3, #24
    5322:	4313      	orrs	r3, r2
    5324:	001a      	movs	r2, r3
    5326:	3380      	adds	r3, #128	; 0x80
    5328:	001c      	movs	r4, r3
    532a:	2500      	movs	r5, #0
    532c:	e002      	b.n	5334 <LORAREG_GetAttr_DRangeChBandT1+0xec>
    532e:	3202      	adds	r2, #2
			for (i = 0; i < 64; i++)
    5330:	42a2      	cmp	r2, r4
    5332:	d00c      	beq.n	534e <LORAREG_GetAttr_DRangeChBandT1+0x106>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    5334:	0016      	movs	r6, r2
    5336:	7853      	ldrb	r3, [r2, #1]
    5338:	071b      	lsls	r3, r3, #28
    533a:	0f1b      	lsrs	r3, r3, #28
    533c:	428b      	cmp	r3, r1
    533e:	da00      	bge.n	5342 <LORAREG_GetAttr_DRangeChBandT1+0xfa>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    5340:	0019      	movs	r1, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    5342:	7873      	ldrb	r3, [r6, #1]
    5344:	091b      	lsrs	r3, r3, #4
    5346:	42ab      	cmp	r3, r5
    5348:	ddf1      	ble.n	532e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    534a:	001d      	movs	r5, r3
    534c:	e7ef      	b.n	532e <LORAREG_GetAttr_DRangeChBandT1+0xe6>
			if (channelMask != 0)    // if there is at least one channel enabled with DR4
    534e:	2f00      	cmp	r7, #0
    5350:	d0d6      	beq.n	5300 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
				auxMaxDataRate = RegParams.cmnParams.paramsType1.maxTxDR;
    5352:	233a      	movs	r3, #58	; 0x3a
    5354:	33ff      	adds	r3, #255	; 0xff
    5356:	4a05      	ldr	r2, [pc, #20]	; (536c <LORAREG_GetAttr_DRangeChBandT1+0x124>)
    5358:	5cd5      	ldrb	r5, [r2, r3]
    535a:	e7d1      	b.n	5300 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
	uint8_t auxMinDataRate = DR7, auxMaxDataRate = DR0, i;
    535c:	2500      	movs	r5, #0
    535e:	e7cf      	b.n	5300 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    5360:	2500      	movs	r5, #0
    5362:	e7cd      	b.n	5300 <LORAREG_GetAttr_DRangeChBandT1+0xb8>
    5364:	00013dad 	.word	0x00013dad
    5368:	00004825 	.word	0x00004825
    536c:	200013c8 	.word	0x200013c8
    5370:	0001adb0 	.word	0x0001adb0

00005374 <LORAREG_GetAttr_DefRx2Freq>:
{
    5374:	b510      	push	{r4, lr}
    5376:	0010      	movs	r0, r2
	memcpy(attrOutput,&RegParams.DefRx2Freq,sizeof(uint32_t));
    5378:	2204      	movs	r2, #4
    537a:	4902      	ldr	r1, [pc, #8]	; (5384 <LORAREG_GetAttr_DefRx2Freq+0x10>)
    537c:	4b02      	ldr	r3, [pc, #8]	; (5388 <LORAREG_GetAttr_DefRx2Freq+0x14>)
    537e:	4798      	blx	r3
}
    5380:	2008      	movs	r0, #8
    5382:	bd10      	pop	{r4, pc}
    5384:	200013dc 	.word	0x200013dc
    5388:	00013dad 	.word	0x00013dad

0000538c <LORAREG_GetAttr_DlFrequency>:
{
    538c:	b510      	push	{r4, lr}
    538e:	0013      	movs	r3, r2
	channelId = *(uint8_t *)attrInput;
    5390:	780a      	ldrb	r2, [r1, #0]
	if (channelId > RegParams.maxChannels)
    5392:	2122      	movs	r1, #34	; 0x22
    5394:	480d      	ldr	r0, [pc, #52]	; (53cc <LORAREG_GetAttr_DlFrequency+0x40>)
    5396:	5641      	ldrsb	r1, [r0, r1]
		result = LORAWAN_INVALID_PARAMETER;
    5398:	200a      	movs	r0, #10
	if (channelId > RegParams.maxChannels)
    539a:	428a      	cmp	r2, r1
    539c:	dd00      	ble.n	53a0 <LORAREG_GetAttr_DlFrequency+0x14>
}
    539e:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,&(RegParams.pOtherChParams[channelId].rx1Frequency),sizeof(uint32_t));
    53a0:	4c0a      	ldr	r4, [pc, #40]	; (53cc <LORAREG_GetAttr_DlFrequency+0x40>)
    53a2:	7a21      	ldrb	r1, [r4, #8]
    53a4:	7a60      	ldrb	r0, [r4, #9]
    53a6:	0200      	lsls	r0, r0, #8
    53a8:	4308      	orrs	r0, r1
    53aa:	7aa1      	ldrb	r1, [r4, #10]
    53ac:	0409      	lsls	r1, r1, #16
    53ae:	4308      	orrs	r0, r1
    53b0:	7ae1      	ldrb	r1, [r4, #11]
    53b2:	0609      	lsls	r1, r1, #24
    53b4:	4301      	orrs	r1, r0
    53b6:	0050      	lsls	r0, r2, #1
    53b8:	1882      	adds	r2, r0, r2
    53ba:	0092      	lsls	r2, r2, #2
    53bc:	1889      	adds	r1, r1, r2
    53be:	3104      	adds	r1, #4
    53c0:	2204      	movs	r2, #4
    53c2:	0018      	movs	r0, r3
    53c4:	4b02      	ldr	r3, [pc, #8]	; (53d0 <LORAREG_GetAttr_DlFrequency+0x44>)
    53c6:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    53c8:	2008      	movs	r0, #8
    53ca:	e7e8      	b.n	539e <LORAREG_GetAttr_DlFrequency+0x12>
    53cc:	200013c8 	.word	0x200013c8
    53d0:	00013dad 	.word	0x00013dad

000053d4 <LORAREG_GetAttr_Rx1WindowparamsType2>:
{
    53d4:	b500      	push	{lr}
    53d6:	b083      	sub	sp, #12
    53d8:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    53da:	784a      	ldrb	r2, [r1, #1]
    53dc:	788b      	ldrb	r3, [r1, #2]
    if (rx1WindowParamReq->currDr >= rx1WindowParamReq->drOffset)
    53de:	429a      	cmp	r2, r3
    53e0:	d925      	bls.n	542e <LORAREG_GetAttr_Rx1WindowparamsType2+0x5a>
        rx1WindowParams->rx1Dr = DR0;
    53e2:	2300      	movs	r3, #0
    53e4:	466a      	mov	r2, sp
    53e6:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    53e8:	4913      	ldr	r1, [pc, #76]	; (5438 <LORAREG_GetAttr_Rx1WindowparamsType2+0x64>)
    53ea:	7a0b      	ldrb	r3, [r1, #8]
    53ec:	7a4a      	ldrb	r2, [r1, #9]
    53ee:	0212      	lsls	r2, r2, #8
    53f0:	4313      	orrs	r3, r2
    53f2:	7a8a      	ldrb	r2, [r1, #10]
    53f4:	0412      	lsls	r2, r2, #16
    53f6:	431a      	orrs	r2, r3
    53f8:	7acb      	ldrb	r3, [r1, #11]
    53fa:	061b      	lsls	r3, r3, #24
    53fc:	431a      	orrs	r2, r3
    53fe:	2327      	movs	r3, #39	; 0x27
    5400:	5cc9      	ldrb	r1, [r1, r3]
    5402:	004b      	lsls	r3, r1, #1
    5404:	185b      	adds	r3, r3, r1
    5406:	009b      	lsls	r3, r3, #2
    5408:	189b      	adds	r3, r3, r2
    540a:	7919      	ldrb	r1, [r3, #4]
    540c:	795a      	ldrb	r2, [r3, #5]
    540e:	0212      	lsls	r2, r2, #8
    5410:	4311      	orrs	r1, r2
    5412:	799a      	ldrb	r2, [r3, #6]
    5414:	0412      	lsls	r2, r2, #16
    5416:	430a      	orrs	r2, r1
    5418:	79db      	ldrb	r3, [r3, #7]
    541a:	061b      	lsls	r3, r3, #24
    541c:	4313      	orrs	r3, r2
    541e:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    5420:	2208      	movs	r2, #8
    5422:	4669      	mov	r1, sp
    5424:	4b05      	ldr	r3, [pc, #20]	; (543c <LORAREG_GetAttr_Rx1WindowparamsType2+0x68>)
    5426:	4798      	blx	r3
}
    5428:	2008      	movs	r0, #8
    542a:	b003      	add	sp, #12
    542c:	bd00      	pop	{pc}
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - rx1WindowParamReq->drOffset;
    542e:	1a9b      	subs	r3, r3, r2
    5430:	466a      	mov	r2, sp
    5432:	7113      	strb	r3, [r2, #4]
    5434:	e7d8      	b.n	53e8 <LORAREG_GetAttr_Rx1WindowparamsType2+0x14>
    5436:	46c0      	nop			; (mov r8, r8)
    5438:	200013c8 	.word	0x200013c8
    543c:	00013dad 	.word	0x00013dad

00005440 <LORAREG_GetAttr_DRangeChBandT2>:
{
    5440:	b5f0      	push	{r4, r5, r6, r7, lr}
    5442:	46c6      	mov	lr, r8
    5444:	b500      	push	{lr}
    5446:	b082      	sub	sp, #8
    5448:	4690      	mov	r8, r2
	memcpy(&bandDrReq,(BandDrReq_t *)attrInput,sizeof(BandDrReq_t));
    544a:	ad01      	add	r5, sp, #4
    544c:	2204      	movs	r2, #4
    544e:	0028      	movs	r0, r5
    5450:	4b38      	ldr	r3, [pc, #224]	; (5534 <LORAREG_GetAttr_DRangeChBandT2+0xf4>)
    5452:	4798      	blx	r3
	switch (chMaskCntl)
    5454:	782b      	ldrb	r3, [r5, #0]
    5456:	2b00      	cmp	r3, #0
    5458:	d017      	beq.n	548a <LORAREG_GetAttr_DRangeChBandT2+0x4a>
    545a:	2b06      	cmp	r3, #6
    545c:	d159      	bne.n	5512 <LORAREG_GetAttr_DRangeChBandT2+0xd2>
			for (i = 0; i < RegParams.maxChannels; i++)
    545e:	331c      	adds	r3, #28
    5460:	4a35      	ldr	r2, [pc, #212]	; (5538 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    5462:	56d7      	ldrsb	r7, [r2, r3]
    5464:	2000      	movs	r0, #0
    5466:	2507      	movs	r5, #7
    5468:	2f00      	cmp	r7, #0
    546a:	dd54      	ble.n	5516 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    546c:	4a32      	ldr	r2, [pc, #200]	; (5538 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    546e:	7916      	ldrb	r6, [r2, #4]
    5470:	7953      	ldrb	r3, [r2, #5]
    5472:	021b      	lsls	r3, r3, #8
    5474:	4333      	orrs	r3, r6
    5476:	7996      	ldrb	r6, [r2, #6]
    5478:	0436      	lsls	r6, r6, #16
    547a:	4333      	orrs	r3, r6
    547c:	79d6      	ldrb	r6, [r2, #7]
    547e:	0636      	lsls	r6, r6, #24
    5480:	431e      	orrs	r6, r3
    5482:	2000      	movs	r0, #0
    5484:	2507      	movs	r5, #7
    5486:	2200      	movs	r2, #0
    5488:	e035      	b.n	54f6 <LORAREG_GetAttr_DRangeChBandT2+0xb6>
			for (i = 0; i < RegParams.maxChannels; i++)
    548a:	2322      	movs	r3, #34	; 0x22
    548c:	4a2a      	ldr	r2, [pc, #168]	; (5538 <LORAREG_GetAttr_DRangeChBandT2+0xf8>)
    548e:	56d3      	ldrsb	r3, [r2, r3]
    5490:	469c      	mov	ip, r3
    5492:	2b00      	cmp	r3, #0
    5494:	dd4a      	ble.n	552c <LORAREG_GetAttr_DRangeChBandT2+0xec>
		chBandDr = getChBandDrT2(bandDrReq.chnlMaskCntl,bandDrReq.chnlMask);
    5496:	ab01      	add	r3, sp, #4
    5498:	885e      	ldrh	r6, [r3, #2]
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    549a:	7917      	ldrb	r7, [r2, #4]
    549c:	7953      	ldrb	r3, [r2, #5]
    549e:	021b      	lsls	r3, r3, #8
    54a0:	433b      	orrs	r3, r7
    54a2:	7997      	ldrb	r7, [r2, #6]
    54a4:	043f      	lsls	r7, r7, #16
    54a6:	433b      	orrs	r3, r7
    54a8:	79d7      	ldrb	r7, [r2, #7]
    54aa:	063f      	lsls	r7, r7, #24
    54ac:	431f      	orrs	r7, r3
    54ae:	2000      	movs	r0, #0
    54b0:	2507      	movs	r5, #7
    54b2:	2200      	movs	r2, #0
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    54b4:	2401      	movs	r4, #1
    54b6:	e00b      	b.n	54d0 <LORAREG_GetAttr_DRangeChBandT2+0x90>
    54b8:	784b      	ldrb	r3, [r1, #1]
    54ba:	091b      	lsrs	r3, r3, #4
    54bc:	4283      	cmp	r3, r0
    54be:	dd02      	ble.n	54c6 <LORAREG_GetAttr_DRangeChBandT2+0x86>
    54c0:	4234      	tst	r4, r6
    54c2:	d000      	beq.n	54c6 <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    54c4:	0018      	movs	r0, r3
				auxChannelMask = auxChannelMask >> SHIFT1;
    54c6:	0876      	lsrs	r6, r6, #1
			for (i = 0; i < RegParams.maxChannels; i++)
    54c8:	3201      	adds	r2, #1
    54ca:	b2d2      	uxtb	r2, r2
    54cc:	4562      	cmp	r2, ip
    54ce:	da22      	bge.n	5516 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if ((RegParams.pChParams[i].dataRange.min < auxMinDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    54d0:	0051      	lsls	r1, r2, #1
    54d2:	1879      	adds	r1, r7, r1
    54d4:	784b      	ldrb	r3, [r1, #1]
    54d6:	071b      	lsls	r3, r3, #28
    54d8:	0f1b      	lsrs	r3, r3, #28
    54da:	42ab      	cmp	r3, r5
    54dc:	daec      	bge.n	54b8 <LORAREG_GetAttr_DRangeChBandT2+0x78>
    54de:	4234      	tst	r4, r6
    54e0:	d0f1      	beq.n	54c6 <LORAREG_GetAttr_DRangeChBandT2+0x86>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    54e2:	001d      	movs	r5, r3
				if ((RegParams.pChParams[i].dataRange.max > auxMaxDataRate) && ((auxChannelMask & 0x0001) == 0x0001))
    54e4:	784b      	ldrb	r3, [r1, #1]
    54e6:	091b      	lsrs	r3, r3, #4
    54e8:	4298      	cmp	r0, r3
    54ea:	dbeb      	blt.n	54c4 <LORAREG_GetAttr_DRangeChBandT2+0x84>
    54ec:	e7eb      	b.n	54c6 <LORAREG_GetAttr_DRangeChBandT2+0x86>
			for (i = 0; i < RegParams.maxChannels; i++)
    54ee:	3201      	adds	r2, #1
    54f0:	b2d2      	uxtb	r2, r2
    54f2:	42ba      	cmp	r2, r7
    54f4:	da0f      	bge.n	5516 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
				if (RegParams.pChParams[i].dataRange.min < auxMinDataRate)
    54f6:	0051      	lsls	r1, r2, #1
    54f8:	1871      	adds	r1, r6, r1
    54fa:	784b      	ldrb	r3, [r1, #1]
    54fc:	071b      	lsls	r3, r3, #28
    54fe:	0f1b      	lsrs	r3, r3, #28
    5500:	42ab      	cmp	r3, r5
    5502:	da00      	bge.n	5506 <LORAREG_GetAttr_DRangeChBandT2+0xc6>
					auxMinDataRate = RegParams.pChParams[i].dataRange.min;
    5504:	001d      	movs	r5, r3
				if (RegParams.pChParams[i].dataRange.max > auxMaxDataRate)
    5506:	784b      	ldrb	r3, [r1, #1]
    5508:	091b      	lsrs	r3, r3, #4
    550a:	4283      	cmp	r3, r0
    550c:	ddef      	ble.n	54ee <LORAREG_GetAttr_DRangeChBandT2+0xae>
					auxMaxDataRate = RegParams.pChParams[i].dataRange.max;
    550e:	0018      	movs	r0, r3
    5510:	e7ed      	b.n	54ee <LORAREG_GetAttr_DRangeChBandT2+0xae>
			auxMaxDataRate = 0xFF;
    5512:	20ff      	movs	r0, #255	; 0xff
			auxMinDataRate = 0xFF;
    5514:	25ff      	movs	r5, #255	; 0xff
    5516:	0100      	lsls	r0, r0, #4
    5518:	230f      	movs	r3, #15
    551a:	401d      	ands	r5, r3
    551c:	4328      	orrs	r0, r5
		memcpy(attrOutput,&chBandDr,sizeof(DataRange_t));
    551e:	4643      	mov	r3, r8
    5520:	7018      	strb	r0, [r3, #0]
}
    5522:	2008      	movs	r0, #8
    5524:	b002      	add	sp, #8
    5526:	bc04      	pop	{r2}
    5528:	4690      	mov	r8, r2
    552a:	bdf0      	pop	{r4, r5, r6, r7, pc}
			for (i = 0; i < RegParams.maxChannels; i++)
    552c:	2000      	movs	r0, #0
    552e:	2507      	movs	r5, #7
    5530:	e7f1      	b.n	5516 <LORAREG_GetAttr_DRangeChBandT2+0xd6>
    5532:	46c0      	nop			; (mov r8, r8)
    5534:	00013dad 	.word	0x00013dad
    5538:	200013c8 	.word	0x200013c8

0000553c <LORAREG_GetAttr_FreqT2>:
{
    553c:	b510      	push	{r4, lr}
    553e:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    5540:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels)
    5542:	2222      	movs	r2, #34	; 0x22
    5544:	490d      	ldr	r1, [pc, #52]	; (557c <LORAREG_GetAttr_FreqT2+0x40>)
    5546:	568a      	ldrsb	r2, [r1, r2]
		return LORAWAN_INVALID_PARAMETER;
    5548:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels)
    554a:	4293      	cmp	r3, r2
    554c:	dd00      	ble.n	5550 <LORAREG_GetAttr_FreqT2+0x14>
}
    554e:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    5550:	0008      	movs	r0, r1
    5552:	7a09      	ldrb	r1, [r1, #8]
    5554:	7a42      	ldrb	r2, [r0, #9]
    5556:	0212      	lsls	r2, r2, #8
    5558:	430a      	orrs	r2, r1
    555a:	7a81      	ldrb	r1, [r0, #10]
    555c:	0409      	lsls	r1, r1, #16
    555e:	430a      	orrs	r2, r1
    5560:	7ac1      	ldrb	r1, [r0, #11]
    5562:	0609      	lsls	r1, r1, #24
    5564:	4311      	orrs	r1, r2
    5566:	005a      	lsls	r2, r3, #1
    5568:	18d3      	adds	r3, r2, r3
    556a:	009b      	lsls	r3, r3, #2
    556c:	18c9      	adds	r1, r1, r3
    556e:	2204      	movs	r2, #4
    5570:	0020      	movs	r0, r4
    5572:	4b03      	ldr	r3, [pc, #12]	; (5580 <LORAREG_GetAttr_FreqT2+0x44>)
    5574:	4798      	blx	r3
	return result;
    5576:	2008      	movs	r0, #8
    5578:	e7e9      	b.n	554e <LORAREG_GetAttr_FreqT2+0x12>
    557a:	46c0      	nop			; (mov r8, r8)
    557c:	200013c8 	.word	0x200013c8
    5580:	00013dad 	.word	0x00013dad

00005584 <LORAREG_GetAttr_Rx1WindowparamsType4>:
{
    5584:	b510      	push	{r4, lr}
    5586:	b082      	sub	sp, #8
    5588:	0010      	movs	r0, r2
	if((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923)) != 0) &&  rx1WindowParamReq->joining)
    558a:	2326      	movs	r3, #38	; 0x26
    558c:	4a37      	ldr	r2, [pc, #220]	; (566c <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    558e:	5cd2      	ldrb	r2, [r2, r3]
    5590:	4b37      	ldr	r3, [pc, #220]	; (5670 <LORAREG_GetAttr_Rx1WindowparamsType4+0xec>)
    5592:	4113      	asrs	r3, r2
    5594:	07db      	lsls	r3, r3, #31
    5596:	d502      	bpl.n	559e <LORAREG_GetAttr_Rx1WindowparamsType4+0x1a>
    5598:	780b      	ldrb	r3, [r1, #0]
    559a:	2b00      	cmp	r3, #0
    559c:	d116      	bne.n	55cc <LORAREG_GetAttr_Rx1WindowparamsType4+0x48>
	if(RegParams.cmnParams.paramsType2.txParams.downlinkDwellTime == 1)
    559e:	23ac      	movs	r3, #172	; 0xac
    55a0:	33ff      	adds	r3, #255	; 0xff
    55a2:	4a32      	ldr	r2, [pc, #200]	; (566c <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    55a4:	5cd4      	ldrb	r4, [r2, r3]
		minDR = DR2;
    55a6:	3baa      	subs	r3, #170	; 0xaa
    55a8:	3bff      	subs	r3, #255	; 0xff
    55aa:	401c      	ands	r4, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    55ac:	784b      	ldrb	r3, [r1, #1]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    55ae:	2b05      	cmp	r3, #5
    55b0:	d92c      	bls.n	560c <LORAREG_GetAttr_Rx1WindowparamsType4+0x88>
    55b2:	2205      	movs	r2, #5
    55b4:	1ad3      	subs	r3, r2, r3
    55b6:	b25b      	sxtb	r3, r3
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    55b8:	788a      	ldrb	r2, [r1, #2]
	if (rx1WindowParamReq->currDr >= effectiveDROffset)
    55ba:	429a      	cmp	r2, r3
    55bc:	db31      	blt.n	5622 <LORAREG_GetAttr_Rx1WindowparamsType4+0x9e>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    55be:	1ad3      	subs	r3, r2, r3
    55c0:	b2db      	uxtb	r3, r3
		if(rx1WindowParams->rx1Dr < minDR)
    55c2:	42a3      	cmp	r3, r4
    55c4:	d224      	bcs.n	5610 <LORAREG_GetAttr_Rx1WindowparamsType4+0x8c>
			rx1WindowParams->rx1Dr = minDR;
    55c6:	466b      	mov	r3, sp
    55c8:	711c      	strb	r4, [r3, #4]
    55ca:	e02c      	b.n	5626 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = DR2;
    55cc:	2302      	movs	r3, #2
    55ce:	466a      	mov	r2, sp
    55d0:	7113      	strb	r3, [r2, #4]
		rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    55d2:	4926      	ldr	r1, [pc, #152]	; (566c <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    55d4:	7a0b      	ldrb	r3, [r1, #8]
    55d6:	7a4a      	ldrb	r2, [r1, #9]
    55d8:	0212      	lsls	r2, r2, #8
    55da:	4313      	orrs	r3, r2
    55dc:	7a8a      	ldrb	r2, [r1, #10]
    55de:	0412      	lsls	r2, r2, #16
    55e0:	431a      	orrs	r2, r3
    55e2:	7acb      	ldrb	r3, [r1, #11]
    55e4:	061b      	lsls	r3, r3, #24
    55e6:	431a      	orrs	r2, r3
    55e8:	2327      	movs	r3, #39	; 0x27
    55ea:	5cc9      	ldrb	r1, [r1, r3]
    55ec:	004b      	lsls	r3, r1, #1
    55ee:	185b      	adds	r3, r3, r1
    55f0:	009b      	lsls	r3, r3, #2
    55f2:	189b      	adds	r3, r3, r2
    55f4:	7919      	ldrb	r1, [r3, #4]
    55f6:	795a      	ldrb	r2, [r3, #5]
    55f8:	0212      	lsls	r2, r2, #8
    55fa:	4311      	orrs	r1, r2
    55fc:	799a      	ldrb	r2, [r3, #6]
    55fe:	0412      	lsls	r2, r2, #16
    5600:	430a      	orrs	r2, r1
    5602:	79db      	ldrb	r3, [r3, #7]
    5604:	061b      	lsls	r3, r3, #24
    5606:	4313      	orrs	r3, r2
    5608:	9300      	str	r3, [sp, #0]
    560a:	e028      	b.n	565e <LORAREG_GetAttr_Rx1WindowparamsType4+0xda>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    560c:	b25b      	sxtb	r3, r3
    560e:	e7d3      	b.n	55b8 <LORAREG_GetAttr_Rx1WindowparamsType4+0x34>
		else if(rx1WindowParams->rx1Dr > maxDR)
    5610:	2b05      	cmp	r3, #5
    5612:	d802      	bhi.n	561a <LORAREG_GetAttr_Rx1WindowparamsType4+0x96>
		rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    5614:	466a      	mov	r2, sp
    5616:	7113      	strb	r3, [r2, #4]
    5618:	e005      	b.n	5626 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
			rx1WindowParams->rx1Dr = maxDR;
    561a:	2305      	movs	r3, #5
    561c:	466a      	mov	r2, sp
    561e:	7113      	strb	r3, [r2, #4]
    5620:	e001      	b.n	5626 <LORAREG_GetAttr_Rx1WindowparamsType4+0xa2>
		rx1WindowParams->rx1Dr = minDR;
    5622:	466b      	mov	r3, sp
    5624:	711c      	strb	r4, [r3, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;
    5626:	4911      	ldr	r1, [pc, #68]	; (566c <LORAREG_GetAttr_Rx1WindowparamsType4+0xe8>)
    5628:	7a0b      	ldrb	r3, [r1, #8]
    562a:	7a4a      	ldrb	r2, [r1, #9]
    562c:	0212      	lsls	r2, r2, #8
    562e:	4313      	orrs	r3, r2
    5630:	7a8a      	ldrb	r2, [r1, #10]
    5632:	0412      	lsls	r2, r2, #16
    5634:	431a      	orrs	r2, r3
    5636:	7acb      	ldrb	r3, [r1, #11]
    5638:	061b      	lsls	r3, r3, #24
    563a:	431a      	orrs	r2, r3
    563c:	2327      	movs	r3, #39	; 0x27
    563e:	5cc9      	ldrb	r1, [r1, r3]
    5640:	004b      	lsls	r3, r1, #1
    5642:	185b      	adds	r3, r3, r1
    5644:	009b      	lsls	r3, r3, #2
    5646:	189b      	adds	r3, r3, r2
    5648:	7919      	ldrb	r1, [r3, #4]
    564a:	795a      	ldrb	r2, [r3, #5]
    564c:	0212      	lsls	r2, r2, #8
    564e:	4311      	orrs	r1, r2
    5650:	799a      	ldrb	r2, [r3, #6]
    5652:	0412      	lsls	r2, r2, #16
    5654:	430a      	orrs	r2, r1
    5656:	79db      	ldrb	r3, [r3, #7]
    5658:	061b      	lsls	r3, r3, #24
    565a:	4313      	orrs	r3, r2
    565c:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    565e:	2208      	movs	r2, #8
    5660:	4669      	mov	r1, sp
    5662:	4b04      	ldr	r3, [pc, #16]	; (5674 <LORAREG_GetAttr_Rx1WindowparamsType4+0xf0>)
    5664:	4798      	blx	r3
}
    5666:	2008      	movs	r0, #8
    5668:	b002      	add	sp, #8
    566a:	bd10      	pop	{r4, pc}
    566c:	200013c8 	.word	0x200013c8
    5670:	00007fe0 	.word	0x00007fe0
    5674:	00013dad 	.word	0x00013dad

00005678 <LORAREG_GetAttr_FreqT3>:
{
    5678:	b510      	push	{r4, lr}
    567a:	0014      	movs	r4, r2
	channelId = *(uint8_t *)attrInput;
    567c:	780b      	ldrb	r3, [r1, #0]
	if(channelId > RegParams.maxChannels) 
    567e:	2222      	movs	r2, #34	; 0x22
    5680:	490d      	ldr	r1, [pc, #52]	; (56b8 <LORAREG_GetAttr_FreqT3+0x40>)
    5682:	568a      	ldrsb	r2, [r1, r2]
		result = LORAWAN_INVALID_PARAMETER;
    5684:	200a      	movs	r0, #10
	if(channelId > RegParams.maxChannels) 
    5686:	4293      	cmp	r3, r2
    5688:	dd00      	ble.n	568c <LORAREG_GetAttr_FreqT3+0x14>
}
    568a:	bd10      	pop	{r4, pc}
		memcpy(attrOutput,(&RegParams.pOtherChParams[channelId].ulfrequency),sizeof(uint32_t));
    568c:	0008      	movs	r0, r1
    568e:	7a09      	ldrb	r1, [r1, #8]
    5690:	7a42      	ldrb	r2, [r0, #9]
    5692:	0212      	lsls	r2, r2, #8
    5694:	430a      	orrs	r2, r1
    5696:	7a81      	ldrb	r1, [r0, #10]
    5698:	0409      	lsls	r1, r1, #16
    569a:	430a      	orrs	r2, r1
    569c:	7ac1      	ldrb	r1, [r0, #11]
    569e:	0609      	lsls	r1, r1, #24
    56a0:	4311      	orrs	r1, r2
    56a2:	005a      	lsls	r2, r3, #1
    56a4:	18d3      	adds	r3, r2, r3
    56a6:	009b      	lsls	r3, r3, #2
    56a8:	18c9      	adds	r1, r1, r3
    56aa:	2204      	movs	r2, #4
    56ac:	0020      	movs	r0, r4
    56ae:	4b03      	ldr	r3, [pc, #12]	; (56bc <LORAREG_GetAttr_FreqT3+0x44>)
    56b0:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    56b2:	2008      	movs	r0, #8
    56b4:	e7e9      	b.n	568a <LORAREG_GetAttr_FreqT3+0x12>
    56b6:	46c0      	nop			; (mov r8, r8)
    56b8:	200013c8 	.word	0x200013c8
    56bc:	00013dad 	.word	0x00013dad

000056c0 <LORAREG_GetAttr_Rx1WindowparamsType3>:
{
    56c0:	b500      	push	{lr}
    56c2:	b083      	sub	sp, #12
    56c4:	0010      	movs	r0, r2
	memcpy(&rx1WindowParamsReq,(Rx1WindowParamsReq_t *)attrInput,sizeof(Rx1WindowParamsReq_t));
    56c6:	784b      	ldrb	r3, [r1, #1]
    56c8:	788a      	ldrb	r2, [r1, #2]
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    56ca:	2b05      	cmp	r3, #5
    56cc:	d90b      	bls.n	56e6 <LORAREG_GetAttr_Rx1WindowparamsType3+0x26>
    56ce:	2105      	movs	r1, #5
    56d0:	1acb      	subs	r3, r1, r3
    56d2:	b25b      	sxtb	r3, r3
    if (rx1WindowParamReq->currDr >= effectiveDROffset)
    56d4:	429a      	cmp	r2, r3
    56d6:	db0c      	blt.n	56f2 <LORAREG_GetAttr_Rx1WindowparamsType3+0x32>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    56d8:	1ad3      	subs	r3, r2, r3
    56da:	b2db      	uxtb	r3, r3
		else if(rx1WindowParams->rx1Dr > maxDR)
    56dc:	2b05      	cmp	r3, #5
    56de:	d804      	bhi.n	56ea <LORAREG_GetAttr_Rx1WindowparamsType3+0x2a>
        rx1WindowParams->rx1Dr = rx1WindowParamReq->currDr - effectiveDROffset;
    56e0:	466a      	mov	r2, sp
    56e2:	7113      	strb	r3, [r2, #4]
    56e4:	e008      	b.n	56f8 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
	effectiveDROffset = (rx1WindowParamReq->drOffset > maxDR) ? (maxDR - rx1WindowParamReq->drOffset) : (rx1WindowParamReq->drOffset);
    56e6:	b25b      	sxtb	r3, r3
    56e8:	e7f4      	b.n	56d4 <LORAREG_GetAttr_Rx1WindowparamsType3+0x14>
			rx1WindowParams->rx1Dr = maxDR;
    56ea:	2305      	movs	r3, #5
    56ec:	466a      	mov	r2, sp
    56ee:	7113      	strb	r3, [r2, #4]
    56f0:	e002      	b.n	56f8 <LORAREG_GetAttr_Rx1WindowparamsType3+0x38>
        rx1WindowParams->rx1Dr = minDR;
    56f2:	2300      	movs	r3, #0
    56f4:	466a      	mov	r2, sp
    56f6:	7113      	strb	r3, [r2, #4]
	rx1WindowParams->rx1Freq = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].rx1Frequency;			
    56f8:	4911      	ldr	r1, [pc, #68]	; (5740 <LORAREG_GetAttr_Rx1WindowparamsType3+0x80>)
    56fa:	7a0b      	ldrb	r3, [r1, #8]
    56fc:	7a4a      	ldrb	r2, [r1, #9]
    56fe:	0212      	lsls	r2, r2, #8
    5700:	4313      	orrs	r3, r2
    5702:	7a8a      	ldrb	r2, [r1, #10]
    5704:	0412      	lsls	r2, r2, #16
    5706:	431a      	orrs	r2, r3
    5708:	7acb      	ldrb	r3, [r1, #11]
    570a:	061b      	lsls	r3, r3, #24
    570c:	431a      	orrs	r2, r3
    570e:	2327      	movs	r3, #39	; 0x27
    5710:	5cc9      	ldrb	r1, [r1, r3]
    5712:	004b      	lsls	r3, r1, #1
    5714:	185b      	adds	r3, r3, r1
    5716:	009b      	lsls	r3, r3, #2
    5718:	189b      	adds	r3, r3, r2
    571a:	7919      	ldrb	r1, [r3, #4]
    571c:	795a      	ldrb	r2, [r3, #5]
    571e:	0212      	lsls	r2, r2, #8
    5720:	4311      	orrs	r1, r2
    5722:	799a      	ldrb	r2, [r3, #6]
    5724:	0412      	lsls	r2, r2, #16
    5726:	430a      	orrs	r2, r1
    5728:	79db      	ldrb	r3, [r3, #7]
    572a:	061b      	lsls	r3, r3, #24
    572c:	4313      	orrs	r3, r2
    572e:	9300      	str	r3, [sp, #0]
	memcpy(attrOutput,&rx1WindowParamsResp,sizeof(Rx1WindowParams_t));
    5730:	2208      	movs	r2, #8
    5732:	4669      	mov	r1, sp
    5734:	4b03      	ldr	r3, [pc, #12]	; (5744 <LORAREG_GetAttr_Rx1WindowparamsType3+0x84>)
    5736:	4798      	blx	r3
}
    5738:	2008      	movs	r0, #8
    573a:	b003      	add	sp, #12
    573c:	bd00      	pop	{pc}
    573e:	46c0      	nop			; (mov r8, r8)
    5740:	200013c8 	.word	0x200013c8
    5744:	00013dad 	.word	0x00013dad

00005748 <LORAREG_GetAttr_minLBTChPauseTimer>:
{
    5748:	b5f0      	push	{r4, r5, r6, r7, lr}
    574a:	46de      	mov	lr, fp
    574c:	4657      	mov	r7, sl
    574e:	464e      	mov	r6, r9
    5750:	4645      	mov	r5, r8
    5752:	b5e0      	push	{r5, r6, r7, lr}
    5754:	b085      	sub	sp, #20
    5756:	9200      	str	r2, [sp, #0]
	uint32_t minim = UINT32_MAX;
    5758:	2301      	movs	r3, #1
    575a:	425b      	negs	r3, r3
    575c:	9303      	str	r3, [sp, #12]
	currentDataRate = *(uint8_t *)attrInput;
    575e:	780b      	ldrb	r3, [r1, #0]
    5760:	4699      	mov	r9, r3
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5762:	2322      	movs	r3, #34	; 0x22
    5764:	4a2a      	ldr	r2, [pc, #168]	; (5810 <LORAREG_GetAttr_minLBTChPauseTimer+0xc8>)
    5766:	56d7      	ldrsb	r7, [r2, r3]
    5768:	2f00      	cmp	r7, #0
    576a:	dd40      	ble.n	57ee <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    576c:	7916      	ldrb	r6, [r2, #4]
    576e:	7953      	ldrb	r3, [r2, #5]
    5770:	021b      	lsls	r3, r3, #8
    5772:	4333      	orrs	r3, r6
    5774:	7996      	ldrb	r6, [r2, #6]
    5776:	0436      	lsls	r6, r6, #16
    5778:	4333      	orrs	r3, r6
    577a:	79d6      	ldrb	r6, [r2, #7]
    577c:	0636      	lsls	r6, r6, #24
    577e:	431e      	orrs	r6, r3
    5780:	2300      	movs	r3, #0
    5782:	469a      	mov	sl, r3
    5784:	3b01      	subs	r3, #1
    5786:	4698      	mov	r8, r3
    5788:	2300      	movs	r3, #0
    578a:	2100      	movs	r1, #0
    578c:	4694      	mov	ip, r2
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    578e:	464a      	mov	r2, r9
    5790:	9201      	str	r2, [sp, #4]
    5792:	46c3      	mov	fp, r8
    5794:	e004      	b.n	57a0 <LORAREG_GetAttr_minLBTChPauseTimer+0x58>
	for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5796:	3101      	adds	r1, #1
    5798:	b2c9      	uxtb	r1, r1
    579a:	000b      	movs	r3, r1
    579c:	42b9      	cmp	r1, r7
    579e:	da23      	bge.n	57e8 <LORAREG_GetAttr_minLBTChPauseTimer+0xa0>
		if ( (RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) 
    57a0:	004a      	lsls	r2, r1, #1
    57a2:	18b2      	adds	r2, r6, r2
    57a4:	7814      	ldrb	r4, [r2, #0]
    57a6:	2c00      	cmp	r4, #0
    57a8:	d0f5      	beq.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    57aa:	3352      	adds	r3, #82	; 0x52
    57ac:	009b      	lsls	r3, r3, #2
    57ae:	4463      	add	r3, ip
    57b0:	7a58      	ldrb	r0, [r3, #9]
    57b2:	4680      	mov	r8, r0
    57b4:	7a98      	ldrb	r0, [r3, #10]
    57b6:	0200      	lsls	r0, r0, #8
    57b8:	4645      	mov	r5, r8
    57ba:	4305      	orrs	r5, r0
    57bc:	7ad8      	ldrb	r0, [r3, #11]
    57be:	0400      	lsls	r0, r0, #16
    57c0:	4328      	orrs	r0, r5
    57c2:	7b1b      	ldrb	r3, [r3, #12]
    57c4:	061b      	lsls	r3, r3, #24
    57c6:	4303      	orrs	r3, r0
    57c8:	d0e5      	beq.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
		     && (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) 
    57ca:	459b      	cmp	fp, r3
    57cc:	d3e3      	bcc.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate >= RegParams.pChParams[i].dataRange.min) 
    57ce:	7850      	ldrb	r0, [r2, #1]
    57d0:	0700      	lsls	r0, r0, #28
    57d2:	0f00      	lsrs	r0, r0, #28
    57d4:	4581      	cmp	r9, r0
    57d6:	dbde      	blt.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
			 && (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    57d8:	7852      	ldrb	r2, [r2, #1]
    57da:	0912      	lsrs	r2, r2, #4
    57dc:	9801      	ldr	r0, [sp, #4]
    57de:	4290      	cmp	r0, r2
    57e0:	dcd9      	bgt.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    57e2:	46a2      	mov	sl, r4
			minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    57e4:	469b      	mov	fp, r3
    57e6:	e7d6      	b.n	5796 <LORAREG_GetAttr_minLBTChPauseTimer+0x4e>
    57e8:	4653      	mov	r3, sl
    57ea:	2b00      	cmp	r3, #0
    57ec:	d10c      	bne.n	5808 <LORAREG_GetAttr_minLBTChPauseTimer+0xc0>
	memcpy(attrOutput,&minim,sizeof(uint32_t));
    57ee:	2204      	movs	r2, #4
    57f0:	a903      	add	r1, sp, #12
    57f2:	9800      	ldr	r0, [sp, #0]
    57f4:	4b07      	ldr	r3, [pc, #28]	; (5814 <LORAREG_GetAttr_minLBTChPauseTimer+0xcc>)
    57f6:	4798      	blx	r3
}
    57f8:	2008      	movs	r0, #8
    57fa:	b005      	add	sp, #20
    57fc:	bc3c      	pop	{r2, r3, r4, r5}
    57fe:	4690      	mov	r8, r2
    5800:	4699      	mov	r9, r3
    5802:	46a2      	mov	sl, r4
    5804:	46ab      	mov	fp, r5
    5806:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5808:	465b      	mov	r3, fp
    580a:	9303      	str	r3, [sp, #12]
    580c:	e7ef      	b.n	57ee <LORAREG_GetAttr_minLBTChPauseTimer+0xa6>
    580e:	46c0      	nop			; (mov r8, r8)
    5810:	200013c8 	.word	0x200013c8
    5814:	00013dad 	.word	0x00013dad

00005818 <ValidateTxFreqT2>:
{
    5818:	b500      	push	{lr}
    581a:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    581c:	2208      	movs	r2, #8
    581e:	4668      	mov	r0, sp
    5820:	4b04      	ldr	r3, [pc, #16]	; (5834 <ValidateTxFreqT2+0x1c>)
    5822:	4798      	blx	r3
	retVal = pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,(void *)&val_freqTx.frequencyNew);
    5824:	4b04      	ldr	r3, [pc, #16]	; (5838 <ValidateTxFreqT2+0x20>)
    5826:	685b      	ldr	r3, [r3, #4]
    5828:	4669      	mov	r1, sp
    582a:	2001      	movs	r0, #1
    582c:	4798      	blx	r3
}
    582e:	b003      	add	sp, #12
    5830:	bd00      	pop	{pc}
    5832:	46c0      	nop			; (mov r8, r8)
    5834:	00013dad 	.word	0x00013dad
    5838:	20000d70 	.word	0x20000d70

0000583c <ValidateFreqIN>:
{
    583c:	b500      	push	{lr}
    583e:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5840:	2204      	movs	r2, #4
    5842:	a801      	add	r0, sp, #4
    5844:	4b06      	ldr	r3, [pc, #24]	; (5860 <ValidateFreqIN+0x24>)
    5846:	4798      	blx	r3
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    5848:	9b01      	ldr	r3, [sp, #4]
    584a:	4a06      	ldr	r2, [pc, #24]	; (5864 <ValidateFreqIN+0x28>)
    584c:	4694      	mov	ip, r2
    584e:	4463      	add	r3, ip
    5850:	4a05      	ldr	r2, [pc, #20]	; (5868 <ValidateFreqIN+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5852:	2008      	movs	r0, #8
	if(newFreq > FREQ_867000KHZ || newFreq < FREQ_865000KHZ)
    5854:	4293      	cmp	r3, r2
    5856:	d900      	bls.n	585a <ValidateFreqIN+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5858:	3002      	adds	r0, #2
}
    585a:	b003      	add	sp, #12
    585c:	bd00      	pop	{pc}
    585e:	46c0      	nop			; (mov r8, r8)
    5860:	00013dad 	.word	0x00013dad
    5864:	cc7125c0 	.word	0xcc7125c0
    5868:	001e8480 	.word	0x001e8480

0000586c <ValidateFreqJP>:
{
    586c:	b500      	push	{lr}
    586e:	b083      	sub	sp, #12
	memcpy(&newFreq,attrInput,sizeof(uint32_t));
    5870:	2204      	movs	r2, #4
    5872:	a801      	add	r0, sp, #4
    5874:	4b06      	ldr	r3, [pc, #24]	; (5890 <ValidateFreqJP+0x24>)
    5876:	4798      	blx	r3
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5878:	9b01      	ldr	r3, [sp, #4]
    587a:	4a06      	ldr	r2, [pc, #24]	; (5894 <ValidateFreqJP+0x28>)
    587c:	4694      	mov	ip, r2
    587e:	4463      	add	r3, ip
    5880:	4a05      	ldr	r2, [pc, #20]	; (5898 <ValidateFreqJP+0x2c>)
	StackRetStatus_t result = LORAWAN_SUCCESS;
    5882:	2008      	movs	r0, #8
	if(newFreq > FREQ_928000KHZ || newFreq < FREQ_920000KHZ)
    5884:	4293      	cmp	r3, r2
    5886:	d900      	bls.n	588a <ValidateFreqJP+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    5888:	3002      	adds	r0, #2
}
    588a:	b003      	add	sp, #12
    588c:	bd00      	pop	{pc}
    588e:	46c0      	nop			; (mov r8, r8)
    5890:	00013dad 	.word	0x00013dad
    5894:	c929ea00 	.word	0xc929ea00
    5898:	007a1200 	.word	0x007a1200

0000589c <ValidateFreqKR>:
{
    589c:	b500      	push	{lr}
    589e:	b083      	sub	sp, #12
	memcpy(&freqNew,attrInput,sizeof(uint32_t));
    58a0:	2204      	movs	r2, #4
    58a2:	a801      	add	r0, sp, #4
    58a4:	4b0a      	ldr	r3, [pc, #40]	; (58d0 <ValidateFreqKR+0x34>)
    58a6:	4798      	blx	r3
		if(freq == freqNew)
    58a8:	9a01      	ldr	r2, [sp, #4]
    58aa:	4b0a      	ldr	r3, [pc, #40]	; (58d4 <ValidateFreqKR+0x38>)
    58ac:	429a      	cmp	r2, r3
    58ae:	d00b      	beq.n	58c8 <ValidateFreqKR+0x2c>
    58b0:	4b09      	ldr	r3, [pc, #36]	; (58d8 <ValidateFreqKR+0x3c>)
	for(freq = FREQ_920900KHZ; freq < FREQ_923300KHZ; freq += freqwidth)
    58b2:	490a      	ldr	r1, [pc, #40]	; (58dc <ValidateFreqKR+0x40>)
		if(freq == freqNew)
    58b4:	429a      	cmp	r2, r3
    58b6:	d009      	beq.n	58cc <ValidateFreqKR+0x30>
	for(freq = FREQ_920900KHZ; freq < FREQ_923300KHZ; freq += freqwidth)
    58b8:	4809      	ldr	r0, [pc, #36]	; (58e0 <ValidateFreqKR+0x44>)
    58ba:	4684      	mov	ip, r0
    58bc:	4463      	add	r3, ip
    58be:	428b      	cmp	r3, r1
    58c0:	d1f8      	bne.n	58b4 <ValidateFreqKR+0x18>
    StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    58c2:	200a      	movs	r0, #10
}
    58c4:	b003      	add	sp, #12
    58c6:	bd00      	pop	{pc}
			result = LORAWAN_SUCCESS;
    58c8:	2008      	movs	r0, #8
    58ca:	e7fb      	b.n	58c4 <ValidateFreqKR+0x28>
    58cc:	2008      	movs	r0, #8
    58ce:	e7f9      	b.n	58c4 <ValidateFreqKR+0x28>
    58d0:	00013dad 	.word	0x00013dad
    58d4:	36e3d1a0 	.word	0x36e3d1a0
    58d8:	36e6dee0 	.word	0x36e6dee0
    58dc:	370870a0 	.word	0x370870a0
    58e0:	00030d40 	.word	0x00030d40

000058e4 <setNewChannelsT1>:
{
    58e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    58e6:	b083      	sub	sp, #12
	memcpy(&updateNewCh,attrInput,sizeof(UpdateNewCh_t));
    58e8:	ac01      	add	r4, sp, #4
    58ea:	2204      	movs	r2, #4
    58ec:	0020      	movs	r0, r4
    58ee:	4b1f      	ldr	r3, [pc, #124]	; (596c <setNewChannelsT1+0x88>)
    58f0:	4798      	blx	r3
	chMask = updateNewCh.channelMask;
    58f2:	8827      	ldrh	r7, [r4, #0]
	chMaskCtrl = updateNewCh.channelMaskCntl;
    58f4:	78a6      	ldrb	r6, [r4, #2]
    58f6:	466b      	mov	r3, sp
    58f8:	1cd9      	adds	r1, r3, #3
    58fa:	700e      	strb	r6, [r1, #0]
	if(ValidateChannelMaskCntl(CHANNEL_MASK_CNTL, &chMaskCtrl) == LORAWAN_SUCCESS)
    58fc:	201b      	movs	r0, #27
    58fe:	4b1c      	ldr	r3, [pc, #112]	; (5970 <setNewChannelsT1+0x8c>)
    5900:	4798      	blx	r3
    5902:	0005      	movs	r5, r0
    5904:	2808      	cmp	r0, #8
    5906:	d003      	beq.n	5910 <setNewChannelsT1+0x2c>
		retVal = LORAWAN_INVALID_PARAMETER;
    5908:	250a      	movs	r5, #10
}
    590a:	0028      	movs	r0, r5
    590c:	b003      	add	sp, #12
    590e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(chMaskCtrl)
    5910:	2e06      	cmp	r6, #6
    5912:	d01c      	beq.n	594e <setNewChannelsT1+0x6a>
    5914:	d80a      	bhi.n	592c <setNewChannelsT1+0x48>
    5916:	2e04      	cmp	r6, #4
    5918:	d8f7      	bhi.n	590a <setNewChannelsT1+0x26>
		channel = chMaskCtrl << SHIFT4;
    591a:	0136      	lsls	r6, r6, #4
    591c:	b2f0      	uxtb	r0, r6
				EnableChannels2(channel, channel + 15, chMask);
    591e:	0001      	movs	r1, r0
    5920:	310f      	adds	r1, #15
    5922:	b2c9      	uxtb	r1, r1
    5924:	003a      	movs	r2, r7
    5926:	4b13      	ldr	r3, [pc, #76]	; (5974 <setNewChannelsT1+0x90>)
    5928:	4798      	blx	r3
				break;
    592a:	e7ee      	b.n	590a <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    592c:	2400      	movs	r4, #0
    592e:	2e07      	cmp	r6, #7
    5930:	d1eb      	bne.n	590a <setNewChannelsT1+0x26>
					UpdateChannelIdStatus(i, DISABLED);
    5932:	4e11      	ldr	r6, [pc, #68]	; (5978 <setNewChannelsT1+0x94>)
    5934:	2100      	movs	r1, #0
    5936:	0020      	movs	r0, r4
    5938:	47b0      	blx	r6
				for(i = 0; i< 63; i++)
    593a:	3401      	adds	r4, #1
    593c:	b2e4      	uxtb	r4, r4
    593e:	2c3f      	cmp	r4, #63	; 0x3f
    5940:	d1f8      	bne.n	5934 <setNewChannelsT1+0x50>
				EnableChannels2(64, 71, chMask);
    5942:	003a      	movs	r2, r7
    5944:	2147      	movs	r1, #71	; 0x47
    5946:	2040      	movs	r0, #64	; 0x40
    5948:	4b0a      	ldr	r3, [pc, #40]	; (5974 <setNewChannelsT1+0x90>)
    594a:	4798      	blx	r3
				break;
    594c:	e7dd      	b.n	590a <setNewChannelsT1+0x26>
		switch(chMaskCtrl)
    594e:	2400      	movs	r4, #0
					UpdateChannelIdStatus(i, ENABLED);
    5950:	4e09      	ldr	r6, [pc, #36]	; (5978 <setNewChannelsT1+0x94>)
    5952:	2101      	movs	r1, #1
    5954:	0020      	movs	r0, r4
    5956:	47b0      	blx	r6
				for(i = 0; i < 63; i++)
    5958:	3401      	adds	r4, #1
    595a:	b2e4      	uxtb	r4, r4
    595c:	2c3f      	cmp	r4, #63	; 0x3f
    595e:	d1f8      	bne.n	5952 <setNewChannelsT1+0x6e>
				EnableChannels2(64, 71, chMask);
    5960:	003a      	movs	r2, r7
    5962:	2147      	movs	r1, #71	; 0x47
    5964:	2040      	movs	r0, #64	; 0x40
    5966:	4b03      	ldr	r3, [pc, #12]	; (5974 <setNewChannelsT1+0x90>)
    5968:	4798      	blx	r3
			    break;
    596a:	e7ce      	b.n	590a <setNewChannelsT1+0x26>
    596c:	00013dad 	.word	0x00013dad
    5970:	00004825 	.word	0x00004825
    5974:	00004e3d 	.word	0x00004e3d
    5978:	00004ddd 	.word	0x00004ddd

0000597c <setDlFrequency>:
{
    597c:	b530      	push	{r4, r5, lr}
    597e:	b085      	sub	sp, #20
	memcpy(&updateDlFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    5980:	ac02      	add	r4, sp, #8
    5982:	2208      	movs	r2, #8
    5984:	0020      	movs	r0, r4
    5986:	4b20      	ldr	r3, [pc, #128]	; (5a08 <setDlFrequency+0x8c>)
    5988:	4798      	blx	r3
	Chid.channelIndex = updateDlFreq.channelIndex;
    598a:	ab01      	add	r3, sp, #4
    598c:	7922      	ldrb	r2, [r4, #4]
    598e:	701a      	strb	r2, [r3, #0]
		Chid.allowedForDefaultChannels = ALL_CHANNELS;
    5990:	2201      	movs	r2, #1
    5992:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    5994:	4b1d      	ldr	r3, [pc, #116]	; (5a0c <setDlFrequency+0x90>)
    5996:	685b      	ldr	r3, [r3, #4]
    5998:	0021      	movs	r1, r4
    599a:	2001      	movs	r0, #1
    599c:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    599e:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    59a0:	2808      	cmp	r0, #8
    59a2:	d002      	beq.n	59aa <setDlFrequency+0x2e>
}
    59a4:	0020      	movs	r0, r4
    59a6:	b005      	add	sp, #20
    59a8:	bd30      	pop	{r4, r5, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY, &updateDlFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &Chid) != LORAWAN_SUCCESS)
    59aa:	a901      	add	r1, sp, #4
    59ac:	300d      	adds	r0, #13
    59ae:	4b18      	ldr	r3, [pc, #96]	; (5a10 <setDlFrequency+0x94>)
    59b0:	4798      	blx	r3
    59b2:	0004      	movs	r4, r0
    59b4:	2808      	cmp	r0, #8
    59b6:	d001      	beq.n	59bc <setDlFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    59b8:	240a      	movs	r4, #10
    59ba:	e7f3      	b.n	59a4 <setDlFrequency+0x28>
		RegParams.pOtherChParams[updateDlFreq.channelIndex].rx1Frequency = updateDlFreq.frequencyNew;
    59bc:	4a15      	ldr	r2, [pc, #84]	; (5a14 <setDlFrequency+0x98>)
    59be:	7a13      	ldrb	r3, [r2, #8]
    59c0:	7a50      	ldrb	r0, [r2, #9]
    59c2:	0200      	lsls	r0, r0, #8
    59c4:	4303      	orrs	r3, r0
    59c6:	7a90      	ldrb	r0, [r2, #10]
    59c8:	0400      	lsls	r0, r0, #16
    59ca:	4318      	orrs	r0, r3
    59cc:	7ad3      	ldrb	r3, [r2, #11]
    59ce:	061b      	lsls	r3, r3, #24
    59d0:	4318      	orrs	r0, r3
    59d2:	a902      	add	r1, sp, #8
    59d4:	790d      	ldrb	r5, [r1, #4]
    59d6:	006b      	lsls	r3, r5, #1
    59d8:	195b      	adds	r3, r3, r5
    59da:	009b      	lsls	r3, r3, #2
    59dc:	181b      	adds	r3, r3, r0
    59de:	7808      	ldrb	r0, [r1, #0]
    59e0:	7118      	strb	r0, [r3, #4]
    59e2:	7848      	ldrb	r0, [r1, #1]
    59e4:	7158      	strb	r0, [r3, #5]
    59e6:	7888      	ldrb	r0, [r1, #2]
    59e8:	7198      	strb	r0, [r3, #6]
    59ea:	78c9      	ldrb	r1, [r1, #3]
    59ec:	71d9      	strb	r1, [r3, #7]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    59ee:	23fa      	movs	r3, #250	; 0xfa
    59f0:	33ff      	adds	r3, #255	; 0xff
    59f2:	5cd3      	ldrb	r3, [r2, r3]
    59f4:	21fd      	movs	r1, #253	; 0xfd
    59f6:	0049      	lsls	r1, r1, #1
    59f8:	5c50      	ldrb	r0, [r2, r1]
    59fa:	0200      	lsls	r0, r0, #8
    59fc:	4318      	orrs	r0, r3
    59fe:	b2c1      	uxtb	r1, r0
    5a00:	0a00      	lsrs	r0, r0, #8
    5a02:	4b05      	ldr	r3, [pc, #20]	; (5a18 <setDlFrequency+0x9c>)
    5a04:	4798      	blx	r3
    5a06:	e7cd      	b.n	59a4 <setDlFrequency+0x28>
    5a08:	00013dad 	.word	0x00013dad
    5a0c:	20000d70 	.word	0x20000d70
    5a10:	0000473d 	.word	0x0000473d
    5a14:	200013c8 	.word	0x200013c8
    5a18:	00007ff9 	.word	0x00007ff9

00005a1c <setNewChannel>:
{
    5a1c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5a1e:	46d6      	mov	lr, sl
    5a20:	464f      	mov	r7, r9
    5a22:	4646      	mov	r6, r8
    5a24:	b5c0      	push	{r6, r7, lr}
    5a26:	b082      	sub	sp, #8
	if(((ISM_ASBAND) & (1 << RegParams.band)) != 0 || ((ISM_JPN923) == RegParams.band))
    5a28:	2326      	movs	r3, #38	; 0x26
    5a2a:	4a31      	ldr	r2, [pc, #196]	; (5af0 <setNewChannel+0xd4>)
    5a2c:	5cd2      	ldrb	r2, [r2, r3]
    5a2e:	4b31      	ldr	r3, [pc, #196]	; (5af4 <setNewChannel+0xd8>)
    5a30:	4113      	asrs	r3, r2
    5a32:	07db      	lsls	r3, r3, #31
    5a34:	d407      	bmi.n	5a46 <setNewChannel+0x2a>
    5a36:	2a05      	cmp	r2, #5
    5a38:	d01f      	beq.n	5a7a <setNewChannel+0x5e>
	else if( ISM_KR920 == RegParams.band)
    5a3a:	2a04      	cmp	r2, #4
    5a3c:	d01f      	beq.n	5a7e <setNewChannel+0x62>
	else if( ISM_IND865 == RegParams.band)
    5a3e:	2a0f      	cmp	r2, #15
    5a40:	d01f      	beq.n	5a82 <setNewChannel+0x66>
		pUpdateChidStatus = UpdateChannelIdStatusT2;
    5a42:	4f2d      	ldr	r7, [pc, #180]	; (5af8 <setNewChannel+0xdc>)
    5a44:	e000      	b.n	5a48 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    5a46:	4f2d      	ldr	r7, [pc, #180]	; (5afc <setNewChannel+0xe0>)
	memcpy(&newCh, attrInput,sizeof(UpdateNewCh_t));
    5a48:	ac01      	add	r4, sp, #4
    5a4a:	2204      	movs	r2, #4
    5a4c:	0020      	movs	r0, r4
    5a4e:	4b2c      	ldr	r3, [pc, #176]	; (5b00 <setNewChannel+0xe4>)
    5a50:	4798      	blx	r3
	chMask = newCh.channelMask;
    5a52:	8825      	ldrh	r5, [r4, #0]
		result = LORAWAN_INVALID_PARAMETER;
    5a54:	260a      	movs	r6, #10
	if(/*ValidateChannelMaskT2(&chMask) != LORAWAN_SUCCESS*/ chMask == 0 || ValidateChannelMaskCntlT2(CHANNEL_MASK_CNTL, &newCh.channelMaskCntl) != LORAWAN_SUCCESS)
    5a56:	2d00      	cmp	r5, #0
    5a58:	d008      	beq.n	5a6c <setNewChannel+0x50>
    5a5a:	466b      	mov	r3, sp
    5a5c:	1d99      	adds	r1, r3, #6
    5a5e:	201b      	movs	r0, #27
    5a60:	4b28      	ldr	r3, [pc, #160]	; (5b04 <setNewChannel+0xe8>)
    5a62:	4798      	blx	r3
    5a64:	0006      	movs	r6, r0
    5a66:	2808      	cmp	r0, #8
    5a68:	d00d      	beq.n	5a86 <setNewChannel+0x6a>
		result = LORAWAN_INVALID_PARAMETER;
    5a6a:	260a      	movs	r6, #10
}
    5a6c:	0030      	movs	r0, r6
    5a6e:	b002      	add	sp, #8
    5a70:	bc1c      	pop	{r2, r3, r4}
    5a72:	4690      	mov	r8, r2
    5a74:	4699      	mov	r9, r3
    5a76:	46a2      	mov	sl, r4
    5a78:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pUpdateChidStatus = UpdateChannelIdStatusT3;
    5a7a:	4f20      	ldr	r7, [pc, #128]	; (5afc <setNewChannel+0xe0>)
    5a7c:	e7e4      	b.n	5a48 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatusT4;
    5a7e:	4f22      	ldr	r7, [pc, #136]	; (5b08 <setNewChannel+0xec>)
    5a80:	e7e2      	b.n	5a48 <setNewChannel+0x2c>
		pUpdateChidStatus = UpdateChannelIdStatus;
    5a82:	4f22      	ldr	r7, [pc, #136]	; (5b0c <setNewChannel+0xf0>)
    5a84:	e7e0      	b.n	5a48 <setNewChannel+0x2c>
		if(newCh.channelMaskCntl == 6)
    5a86:	ab01      	add	r3, sp, #4
    5a88:	789c      	ldrb	r4, [r3, #2]
    5a8a:	2c06      	cmp	r4, #6
    5a8c:	d00c      	beq.n	5aa8 <setNewChannel+0x8c>
		else if(newCh.channelMaskCntl == 0)
    5a8e:	2c00      	cmp	r4, #0
    5a90:	d1ec      	bne.n	5a6c <setNewChannel+0x50>
			for(i = 0; i < RegParams.maxChannels; i++)
    5a92:	2322      	movs	r3, #34	; 0x22
    5a94:	4a16      	ldr	r2, [pc, #88]	; (5af0 <setNewChannel+0xd4>)
    5a96:	56d3      	ldrsb	r3, [r2, r3]
    5a98:	2b00      	cmp	r3, #0
    5a9a:	dde7      	ble.n	5a6c <setNewChannel+0x50>
				if((chMask & BIT0) == BIT0)
    5a9c:	2301      	movs	r3, #1
    5a9e:	4698      	mov	r8, r3
			for(i = 0; i < RegParams.maxChannels; i++)
    5aa0:	4692      	mov	sl, r2
    5aa2:	2322      	movs	r3, #34	; 0x22
    5aa4:	4699      	mov	r9, r3
    5aa6:	e01c      	b.n	5ae2 <setNewChannel+0xc6>
			for(i = 0; i < RegParams.maxChannels; i++)
    5aa8:	2322      	movs	r3, #34	; 0x22
    5aaa:	4a11      	ldr	r2, [pc, #68]	; (5af0 <setNewChannel+0xd4>)
    5aac:	56d3      	ldrsb	r3, [r2, r3]
    5aae:	2b00      	cmp	r3, #0
    5ab0:	dddc      	ble.n	5a6c <setNewChannel+0x50>
    5ab2:	2400      	movs	r4, #0
    5ab4:	4690      	mov	r8, r2
    5ab6:	2522      	movs	r5, #34	; 0x22
				pUpdateChidStatus(i,ENABLED);
    5ab8:	2101      	movs	r1, #1
    5aba:	0020      	movs	r0, r4
    5abc:	47b8      	blx	r7
			for(i = 0; i < RegParams.maxChannels; i++)
    5abe:	3401      	adds	r4, #1
    5ac0:	b2e4      	uxtb	r4, r4
    5ac2:	4643      	mov	r3, r8
    5ac4:	575b      	ldrsb	r3, [r3, r5]
    5ac6:	429c      	cmp	r4, r3
    5ac8:	dbf6      	blt.n	5ab8 <setNewChannel+0x9c>
    5aca:	e7cf      	b.n	5a6c <setNewChannel+0x50>
					pUpdateChidStatus(i,DISABLED);
    5acc:	2100      	movs	r1, #0
    5ace:	0020      	movs	r0, r4
    5ad0:	47b8      	blx	r7
				chMask = chMask >> SHIFT1;
    5ad2:	086d      	lsrs	r5, r5, #1
			for(i = 0; i < RegParams.maxChannels; i++)
    5ad4:	3401      	adds	r4, #1
    5ad6:	b2e4      	uxtb	r4, r4
    5ad8:	4653      	mov	r3, sl
    5ada:	464a      	mov	r2, r9
    5adc:	569b      	ldrsb	r3, [r3, r2]
    5ade:	429c      	cmp	r4, r3
    5ae0:	dac4      	bge.n	5a6c <setNewChannel+0x50>
				if((chMask & BIT0) == BIT0)
    5ae2:	4643      	mov	r3, r8
    5ae4:	422b      	tst	r3, r5
    5ae6:	d0f1      	beq.n	5acc <setNewChannel+0xb0>
					pUpdateChidStatus(i, ENABLED);
    5ae8:	4641      	mov	r1, r8
    5aea:	0020      	movs	r0, r4
    5aec:	47b8      	blx	r7
    5aee:	e7f0      	b.n	5ad2 <setNewChannel+0xb6>
    5af0:	200013c8 	.word	0x200013c8
    5af4:	00007fc0 	.word	0x00007fc0
    5af8:	00004e81 	.word	0x00004e81
    5afc:	0000508d 	.word	0x0000508d
    5b00:	00013dad 	.word	0x00013dad
    5b04:	000048a9 	.word	0x000048a9
    5b08:	00004fe5 	.word	0x00004fe5
    5b0c:	00004ddd 	.word	0x00004ddd

00005b10 <setFrequency>:
{
    5b10:	b570      	push	{r4, r5, r6, lr}
    5b12:	b084      	sub	sp, #16
	memcpy(&updateTxFreq,attrInput,sizeof(ValUpdateFreqTx_t));
    5b14:	ac02      	add	r4, sp, #8
    5b16:	2208      	movs	r2, #8
    5b18:	0020      	movs	r0, r4
    5b1a:	4b3f      	ldr	r3, [pc, #252]	; (5c18 <setFrequency+0x108>)
    5b1c:	4798      	blx	r3
	valChid.channelIndex = updateTxFreq.channelIndex;
    5b1e:	ab01      	add	r3, sp, #4
    5b20:	7922      	ldrb	r2, [r4, #4]
    5b22:	701a      	strb	r2, [r3, #0]
	valChid.allowedForDefaultChannels = WITHOUT_DEFAULT_CHANNELS;
    5b24:	2200      	movs	r2, #0
    5b26:	705a      	strb	r2, [r3, #1]
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5b28:	4b3c      	ldr	r3, [pc, #240]	; (5c1c <setFrequency+0x10c>)
    5b2a:	685b      	ldr	r3, [r3, #4]
    5b2c:	0021      	movs	r1, r4
    5b2e:	2001      	movs	r0, #1
    5b30:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    5b32:	240a      	movs	r4, #10
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5b34:	2808      	cmp	r0, #8
    5b36:	d002      	beq.n	5b3e <setFrequency+0x2e>
}
    5b38:	0020      	movs	r0, r4
    5b3a:	b004      	add	sp, #16
    5b3c:	bd70      	pop	{r4, r5, r6, pc}
	if(pValidateAttr[RX_FREQUENCY](RX_FREQUENCY,&updateTxFreq.frequencyNew) != LORAWAN_SUCCESS || ValidateChannelIdT2(CHANNEL_ID, &valChid) != LORAWAN_SUCCESS)
    5b3e:	a901      	add	r1, sp, #4
    5b40:	300d      	adds	r0, #13
    5b42:	4b37      	ldr	r3, [pc, #220]	; (5c20 <setFrequency+0x110>)
    5b44:	4798      	blx	r3
    5b46:	0004      	movs	r4, r0
    5b48:	2808      	cmp	r0, #8
    5b4a:	d001      	beq.n	5b50 <setFrequency+0x40>
		result = LORAWAN_INVALID_PARAMETER;
    5b4c:	240a      	movs	r4, #10
    5b4e:	e7f3      	b.n	5b38 <setFrequency+0x28>
		uint8_t chIndx = updateTxFreq.channelIndex;
    5b50:	ab02      	add	r3, sp, #8
    5b52:	791d      	ldrb	r5, [r3, #4]
		if(((1 << RegParams.band) & (ISM_EUBAND)) != 0)
    5b54:	2326      	movs	r3, #38	; 0x26
    5b56:	4a33      	ldr	r2, [pc, #204]	; (5c24 <setFrequency+0x114>)
    5b58:	5cd2      	ldrb	r2, [r2, r3]
    5b5a:	3b23      	subs	r3, #35	; 0x23
    5b5c:	4113      	asrs	r3, r2
    5b5e:	07db      	lsls	r3, r3, #31
    5b60:	d446      	bmi.n	5bf0 <setFrequency+0xe0>
		RegParams.pOtherChParams[chIndx].ulfrequency = updateTxFreq.frequencyNew;
    5b62:	006a      	lsls	r2, r5, #1
    5b64:	1952      	adds	r2, r2, r5
    5b66:	0090      	lsls	r0, r2, #2
    5b68:	a902      	add	r1, sp, #8
    5b6a:	9d02      	ldr	r5, [sp, #8]
    5b6c:	4b2d      	ldr	r3, [pc, #180]	; (5c24 <setFrequency+0x114>)
    5b6e:	7a1a      	ldrb	r2, [r3, #8]
    5b70:	7a5e      	ldrb	r6, [r3, #9]
    5b72:	0236      	lsls	r6, r6, #8
    5b74:	4316      	orrs	r6, r2
    5b76:	7a9a      	ldrb	r2, [r3, #10]
    5b78:	0412      	lsls	r2, r2, #16
    5b7a:	4316      	orrs	r6, r2
    5b7c:	7ada      	ldrb	r2, [r3, #11]
    5b7e:	0612      	lsls	r2, r2, #24
    5b80:	4332      	orrs	r2, r6
    5b82:	5415      	strb	r5, [r2, r0]
    5b84:	0a2e      	lsrs	r6, r5, #8
    5b86:	1812      	adds	r2, r2, r0
    5b88:	7056      	strb	r6, [r2, #1]
    5b8a:	0c2e      	lsrs	r6, r5, #16
    5b8c:	7096      	strb	r6, [r2, #2]
    5b8e:	0e2d      	lsrs	r5, r5, #24
    5b90:	70d5      	strb	r5, [r2, #3]
		RegParams.pOtherChParams[chIndx].rx1Frequency = updateTxFreq.frequencyNew;
    5b92:	7a1a      	ldrb	r2, [r3, #8]
    5b94:	7a5d      	ldrb	r5, [r3, #9]
    5b96:	022d      	lsls	r5, r5, #8
    5b98:	4315      	orrs	r5, r2
    5b9a:	7a9a      	ldrb	r2, [r3, #10]
    5b9c:	0412      	lsls	r2, r2, #16
    5b9e:	4315      	orrs	r5, r2
    5ba0:	7ada      	ldrb	r2, [r3, #11]
    5ba2:	0612      	lsls	r2, r2, #24
    5ba4:	432a      	orrs	r2, r5
    5ba6:	1812      	adds	r2, r2, r0
    5ba8:	780d      	ldrb	r5, [r1, #0]
    5baa:	7115      	strb	r5, [r2, #4]
    5bac:	784d      	ldrb	r5, [r1, #1]
    5bae:	7155      	strb	r5, [r2, #5]
    5bb0:	788d      	ldrb	r5, [r1, #2]
    5bb2:	7195      	strb	r5, [r2, #6]
    5bb4:	78c9      	ldrb	r1, [r1, #3]
    5bb6:	71d1      	strb	r1, [r2, #7]
		RegParams.pOtherChParams[chIndx].parametersDefined |= FREQUENCY_DEFINED;
    5bb8:	7a1a      	ldrb	r2, [r3, #8]
    5bba:	7a59      	ldrb	r1, [r3, #9]
    5bbc:	0209      	lsls	r1, r1, #8
    5bbe:	4311      	orrs	r1, r2
    5bc0:	7a9a      	ldrb	r2, [r3, #10]
    5bc2:	0412      	lsls	r2, r2, #16
    5bc4:	4311      	orrs	r1, r2
    5bc6:	7ada      	ldrb	r2, [r3, #11]
    5bc8:	0612      	lsls	r2, r2, #24
    5bca:	430a      	orrs	r2, r1
    5bcc:	1812      	adds	r2, r2, r0
    5bce:	7ad1      	ldrb	r1, [r2, #11]
    5bd0:	2001      	movs	r0, #1
    5bd2:	4301      	orrs	r1, r0
    5bd4:	72d1      	strb	r1, [r2, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    5bd6:	22fa      	movs	r2, #250	; 0xfa
    5bd8:	32ff      	adds	r2, #255	; 0xff
    5bda:	5c9a      	ldrb	r2, [r3, r2]
    5bdc:	21fd      	movs	r1, #253	; 0xfd
    5bde:	0049      	lsls	r1, r1, #1
    5be0:	5c58      	ldrb	r0, [r3, r1]
    5be2:	0200      	lsls	r0, r0, #8
    5be4:	4310      	orrs	r0, r2
    5be6:	b2c1      	uxtb	r1, r0
    5be8:	0a00      	lsrs	r0, r0, #8
    5bea:	4b0f      	ldr	r3, [pc, #60]	; (5c28 <setFrequency+0x118>)
    5bec:	4798      	blx	r3
    5bee:	e7a3      	b.n	5b38 <setFrequency+0x28>
		    RegParams.pOtherChParams[chIndx].subBandId = getSubBandId(updateTxFreq.frequencyNew);
    5bf0:	4a0c      	ldr	r2, [pc, #48]	; (5c24 <setFrequency+0x114>)
    5bf2:	7a16      	ldrb	r6, [r2, #8]
    5bf4:	7a53      	ldrb	r3, [r2, #9]
    5bf6:	021b      	lsls	r3, r3, #8
    5bf8:	4333      	orrs	r3, r6
    5bfa:	7a96      	ldrb	r6, [r2, #10]
    5bfc:	0436      	lsls	r6, r6, #16
    5bfe:	4333      	orrs	r3, r6
    5c00:	7ad6      	ldrb	r6, [r2, #11]
    5c02:	0636      	lsls	r6, r6, #24
    5c04:	431e      	orrs	r6, r3
    5c06:	006b      	lsls	r3, r5, #1
    5c08:	195b      	adds	r3, r3, r5
    5c0a:	009b      	lsls	r3, r3, #2
    5c0c:	18f6      	adds	r6, r6, r3
    5c0e:	9802      	ldr	r0, [sp, #8]
    5c10:	4b06      	ldr	r3, [pc, #24]	; (5c2c <setFrequency+0x11c>)
    5c12:	4798      	blx	r3
    5c14:	7230      	strb	r0, [r6, #8]
    5c16:	e7a4      	b.n	5b62 <setFrequency+0x52>
    5c18:	00013dad 	.word	0x00013dad
    5c1c:	20000d70 	.word	0x20000d70
    5c20:	0000473d 	.word	0x0000473d
    5c24:	200013c8 	.word	0x200013c8
    5c28:	00007ff9 	.word	0x00007ff9
    5c2c:	000049cd 	.word	0x000049cd

00005c30 <setDutyCycle>:
{
    5c30:	b570      	push	{r4, r5, r6, lr}
    5c32:	b082      	sub	sp, #8
    memcpy(&updateDCycle,attrInput,sizeof(UpdateDutyCycle_t));
    5c34:	ac01      	add	r4, sp, #4
    5c36:	2204      	movs	r2, #4
    5c38:	0020      	movs	r0, r4
    5c3a:	4b2d      	ldr	r3, [pc, #180]	; (5cf0 <setDutyCycle+0xc0>)
    5c3c:	4798      	blx	r3
	val_chid.channelIndex = updateDCycle.channelIndex;
    5c3e:	78a5      	ldrb	r5, [r4, #2]
    5c40:	466b      	mov	r3, sp
    5c42:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    5c44:	2301      	movs	r3, #1
    5c46:	466a      	mov	r2, sp
    5c48:	7053      	strb	r3, [r2, #1]
	if(ValidateChannelIdT2(CHANNEL_ID, &val_chid) == LORAWAN_SUCCESS)
    5c4a:	4669      	mov	r1, sp
    5c4c:	2015      	movs	r0, #21
    5c4e:	4b29      	ldr	r3, [pc, #164]	; (5cf4 <setDutyCycle+0xc4>)
    5c50:	4798      	blx	r3
    5c52:	0004      	movs	r4, r0
    5c54:	2808      	cmp	r0, #8
    5c56:	d003      	beq.n	5c60 <setDutyCycle+0x30>
		result = LORAWAN_INVALID_PARAMETER;
    5c58:	240a      	movs	r4, #10
}
    5c5a:	0020      	movs	r0, r4
    5c5c:	b002      	add	sp, #8
    5c5e:	bd70      	pop	{r4, r5, r6, pc}
		bandId = RegParams.pOtherChParams[updateDCycle.channelIndex].subBandId;
    5c60:	0069      	lsls	r1, r5, #1
    5c62:	1949      	adds	r1, r1, r5
    5c64:	0089      	lsls	r1, r1, #2
    5c66:	4b24      	ldr	r3, [pc, #144]	; (5cf8 <setDutyCycle+0xc8>)
    5c68:	7a1a      	ldrb	r2, [r3, #8]
    5c6a:	7a58      	ldrb	r0, [r3, #9]
    5c6c:	0200      	lsls	r0, r0, #8
    5c6e:	4310      	orrs	r0, r2
    5c70:	7a9a      	ldrb	r2, [r3, #10]
    5c72:	0412      	lsls	r2, r2, #16
    5c74:	4310      	orrs	r0, r2
    5c76:	7ada      	ldrb	r2, [r3, #11]
    5c78:	0612      	lsls	r2, r2, #24
    5c7a:	4302      	orrs	r2, r0
    5c7c:	1852      	adds	r2, r2, r1
    5c7e:	7a15      	ldrb	r5, [r2, #8]
		RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] = updateDCycle.dutyCycleNew;
    5c80:	0028      	movs	r0, r5
    5c82:	30c8      	adds	r0, #200	; 0xc8
    5c84:	0040      	lsls	r0, r0, #1
    5c86:	aa01      	add	r2, sp, #4
    5c88:	1818      	adds	r0, r3, r0
    5c8a:	7816      	ldrb	r6, [r2, #0]
    5c8c:	7186      	strb	r6, [r0, #6]
    5c8e:	7852      	ldrb	r2, [r2, #1]
    5c90:	71c2      	strb	r2, [r0, #7]
		RegParams.pSubBandParams[bandId].subBandTimeout = 0;
    5c92:	7b18      	ldrb	r0, [r3, #12]
    5c94:	7b5a      	ldrb	r2, [r3, #13]
    5c96:	0212      	lsls	r2, r2, #8
    5c98:	4302      	orrs	r2, r0
    5c9a:	7b98      	ldrb	r0, [r3, #14]
    5c9c:	0400      	lsls	r0, r0, #16
    5c9e:	4302      	orrs	r2, r0
    5ca0:	7bd8      	ldrb	r0, [r3, #15]
    5ca2:	0600      	lsls	r0, r0, #24
    5ca4:	4310      	orrs	r0, r2
    5ca6:	006a      	lsls	r2, r5, #1
    5ca8:	1952      	adds	r2, r2, r5
    5caa:	0092      	lsls	r2, r2, #2
    5cac:	1812      	adds	r2, r2, r0
    5cae:	2000      	movs	r0, #0
    5cb0:	7210      	strb	r0, [r2, #8]
    5cb2:	7250      	strb	r0, [r2, #9]
    5cb4:	7290      	strb	r0, [r2, #10]
    5cb6:	72d0      	strb	r0, [r2, #11]
		RegParams.pOtherChParams[updateDCycle.channelIndex].parametersDefined |= DUTY_CYCLE_DEFINED;
    5cb8:	7a1d      	ldrb	r5, [r3, #8]
    5cba:	7a5a      	ldrb	r2, [r3, #9]
    5cbc:	0212      	lsls	r2, r2, #8
    5cbe:	432a      	orrs	r2, r5
    5cc0:	7a9d      	ldrb	r5, [r3, #10]
    5cc2:	042d      	lsls	r5, r5, #16
    5cc4:	432a      	orrs	r2, r5
    5cc6:	7add      	ldrb	r5, [r3, #11]
    5cc8:	062d      	lsls	r5, r5, #24
    5cca:	4315      	orrs	r5, r2
    5ccc:	186d      	adds	r5, r5, r1
    5cce:	7aea      	ldrb	r2, [r5, #11]
    5cd0:	2104      	movs	r1, #4
    5cd2:	430a      	orrs	r2, r1
    5cd4:	72ea      	strb	r2, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    5cd6:	22fa      	movs	r2, #250	; 0xfa
    5cd8:	32ff      	adds	r2, #255	; 0xff
    5cda:	5c9a      	ldrb	r2, [r3, r2]
    5cdc:	21fd      	movs	r1, #253	; 0xfd
    5cde:	0049      	lsls	r1, r1, #1
    5ce0:	5c58      	ldrb	r0, [r3, r1]
    5ce2:	0200      	lsls	r0, r0, #8
    5ce4:	4310      	orrs	r0, r2
    5ce6:	b2c1      	uxtb	r1, r0
    5ce8:	0a00      	lsrs	r0, r0, #8
    5cea:	4b04      	ldr	r3, [pc, #16]	; (5cfc <setDutyCycle+0xcc>)
    5cec:	4798      	blx	r3
    5cee:	e7b4      	b.n	5c5a <setDutyCycle+0x2a>
    5cf0:	00013dad 	.word	0x00013dad
    5cf4:	0000473d 	.word	0x0000473d
    5cf8:	200013c8 	.word	0x200013c8
    5cfc:	00007ff9 	.word	0x00007ff9

00005d00 <LORAREG_GetAttr_DutyCycleTimer>:
{
    5d00:	b5f0      	push	{r4, r5, r6, r7, lr}
    5d02:	46d6      	mov	lr, sl
    5d04:	464f      	mov	r7, r9
    5d06:	4646      	mov	r6, r8
    5d08:	b5c0      	push	{r6, r7, lr}
    5d0a:	b084      	sub	sp, #16
    5d0c:	9200      	str	r2, [sp, #0]
    currentDataRate = *(uint8_t *)attrInput;
    5d0e:	780b      	ldrb	r3, [r1, #0]
    5d10:	469c      	mov	ip, r3
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5d12:	2322      	movs	r3, #34	; 0x22
    5d14:	4a5b      	ldr	r2, [pc, #364]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5d16:	56d6      	ldrsb	r6, [r2, r3]
    5d18:	2e00      	cmp	r6, #0
    5d1a:	dd66      	ble.n	5dea <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    5d1c:	0013      	movs	r3, r2
    5d1e:	7910      	ldrb	r0, [r2, #4]
    5d20:	7952      	ldrb	r2, [r2, #5]
    5d22:	0212      	lsls	r2, r2, #8
    5d24:	4302      	orrs	r2, r0
    5d26:	7998      	ldrb	r0, [r3, #6]
    5d28:	0400      	lsls	r0, r0, #16
    5d2a:	4302      	orrs	r2, r0
    5d2c:	79d8      	ldrb	r0, [r3, #7]
    5d2e:	0600      	lsls	r0, r0, #24
    5d30:	4310      	orrs	r0, r2
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    5d32:	7b1f      	ldrb	r7, [r3, #12]
    5d34:	7b5a      	ldrb	r2, [r3, #13]
    5d36:	0212      	lsls	r2, r2, #8
    5d38:	433a      	orrs	r2, r7
    5d3a:	7b9f      	ldrb	r7, [r3, #14]
    5d3c:	043f      	lsls	r7, r7, #16
    5d3e:	433a      	orrs	r2, r7
    5d40:	7bdf      	ldrb	r7, [r3, #15]
    5d42:	063f      	lsls	r7, r7, #24
    5d44:	4317      	orrs	r7, r2
    5d46:	2500      	movs	r5, #0
    5d48:	2300      	movs	r3, #0
    5d4a:	2201      	movs	r2, #1
    5d4c:	4252      	negs	r2, r2
    5d4e:	4691      	mov	r9, r2
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    5d50:	4a4c      	ldr	r2, [pc, #304]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5d52:	4690      	mov	r8, r2
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    5d54:	4662      	mov	r2, ip
    5d56:	9201      	str	r2, [sp, #4]
    5d58:	e004      	b.n	5d64 <LORAREG_GetAttr_DutyCycleTimer+0x64>
    for (uint8_t i = 0; i < RegParams.maxChannels; i++)
    5d5a:	3301      	adds	r3, #1
    5d5c:	b2db      	uxtb	r3, r3
    5d5e:	001d      	movs	r5, r3
    5d60:	42b3      	cmp	r3, r6
    5d62:	da27      	bge.n	5db4 <LORAREG_GetAttr_DutyCycleTimer+0xb4>
	    if ( (RegParams.pChParams[i].status == ENABLED) )
    5d64:	0059      	lsls	r1, r3, #1
    5d66:	1841      	adds	r1, r0, r1
    5d68:	780a      	ldrb	r2, [r1, #0]
    5d6a:	2a00      	cmp	r2, #0
    5d6c:	d0f5      	beq.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
		    bandId = RegParams.cmnParams.paramsType2.othChParams[i].subBandId;
    5d6e:	006a      	lsls	r2, r5, #1
    5d70:	1952      	adds	r2, r2, r5
    5d72:	0092      	lsls	r2, r2, #2
    5d74:	4442      	add	r2, r8
    5d76:	3294      	adds	r2, #148	; 0x94
		    if((RegParams.pSubBandParams[bandId].subBandTimeout != 0) && 
    5d78:	7815      	ldrb	r5, [r2, #0]
    5d7a:	006a      	lsls	r2, r5, #1
    5d7c:	1952      	adds	r2, r2, r5
    5d7e:	0092      	lsls	r2, r2, #2
    5d80:	18ba      	adds	r2, r7, r2
    5d82:	7a15      	ldrb	r5, [r2, #8]
    5d84:	7a54      	ldrb	r4, [r2, #9]
    5d86:	0224      	lsls	r4, r4, #8
    5d88:	4325      	orrs	r5, r4
    5d8a:	7a94      	ldrb	r4, [r2, #10]
    5d8c:	0424      	lsls	r4, r4, #16
    5d8e:	4325      	orrs	r5, r4
    5d90:	7ad2      	ldrb	r2, [r2, #11]
    5d92:	0612      	lsls	r2, r2, #24
    5d94:	432a      	orrs	r2, r5
    5d96:	d0e0      	beq.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    5d98:	454a      	cmp	r2, r9
    5d9a:	d8de      	bhi.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    5d9c:	784d      	ldrb	r5, [r1, #1]
    5d9e:	072d      	lsls	r5, r5, #28
    5da0:	0f2d      	lsrs	r5, r5, #28
			   (RegParams.pSubBandParams[bandId].subBandTimeout <= minimSubBandTimer) && 
    5da2:	45ac      	cmp	ip, r5
    5da4:	dbd9      	blt.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			   (currentDataRate <= RegParams.pChParams[i].dataRange.max) )
    5da6:	7849      	ldrb	r1, [r1, #1]
    5da8:	0909      	lsrs	r1, r1, #4
			   (currentDataRate >= RegParams.pChParams[i].dataRange.min) && 
    5daa:	9c01      	ldr	r4, [sp, #4]
    5dac:	428c      	cmp	r4, r1
    5dae:	dcd4      	bgt.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
			    minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    5db0:	4691      	mov	r9, r2
    5db2:	e7d2      	b.n	5d5a <LORAREG_GetAttr_DutyCycleTimer+0x5a>
    if((UINT32_MAX != minimSubBandTimer) && (minimSubBandTimer >= RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout))
    5db4:	464b      	mov	r3, r9
    5db6:	3301      	adds	r3, #1
    5db8:	d017      	beq.n	5dea <LORAREG_GetAttr_DutyCycleTimer+0xea>
    5dba:	4932      	ldr	r1, [pc, #200]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5dbc:	23d1      	movs	r3, #209	; 0xd1
    5dbe:	005b      	lsls	r3, r3, #1
    5dc0:	5ccb      	ldrb	r3, [r1, r3]
    5dc2:	22a4      	movs	r2, #164	; 0xa4
    5dc4:	32ff      	adds	r2, #255	; 0xff
    5dc6:	5c8a      	ldrb	r2, [r1, r2]
    5dc8:	0212      	lsls	r2, r2, #8
    5dca:	431a      	orrs	r2, r3
    5dcc:	23d2      	movs	r3, #210	; 0xd2
    5dce:	005b      	lsls	r3, r3, #1
    5dd0:	5ccb      	ldrb	r3, [r1, r3]
    5dd2:	041b      	lsls	r3, r3, #16
    5dd4:	431a      	orrs	r2, r3
    5dd6:	23a6      	movs	r3, #166	; 0xa6
    5dd8:	33ff      	adds	r3, #255	; 0xff
    5dda:	5ccb      	ldrb	r3, [r1, r3]
    5ddc:	061b      	lsls	r3, r3, #24
    5dde:	4313      	orrs	r3, r2
    5de0:	4599      	cmp	r9, r3
    5de2:	d302      	bcc.n	5dea <LORAREG_GetAttr_DutyCycleTimer+0xea>
	    minDutyCycleTimer = minimSubBandTimer;
    5de4:	464b      	mov	r3, r9
    5de6:	9303      	str	r3, [sp, #12]
    5de8:	e013      	b.n	5e12 <LORAREG_GetAttr_DutyCycleTimer+0x112>
	    minDutyCycleTimer = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    5dea:	4926      	ldr	r1, [pc, #152]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5dec:	23d1      	movs	r3, #209	; 0xd1
    5dee:	005b      	lsls	r3, r3, #1
    5df0:	5ccb      	ldrb	r3, [r1, r3]
    5df2:	22a4      	movs	r2, #164	; 0xa4
    5df4:	32ff      	adds	r2, #255	; 0xff
    5df6:	5c8a      	ldrb	r2, [r1, r2]
    5df8:	0212      	lsls	r2, r2, #8
    5dfa:	431a      	orrs	r2, r3
    5dfc:	23d2      	movs	r3, #210	; 0xd2
    5dfe:	005b      	lsls	r3, r3, #1
    5e00:	5ccb      	ldrb	r3, [r1, r3]
    5e02:	041b      	lsls	r3, r3, #16
    5e04:	431a      	orrs	r2, r3
    5e06:	23a6      	movs	r3, #166	; 0xa6
    5e08:	33ff      	adds	r3, #255	; 0xff
    5e0a:	5ccb      	ldrb	r3, [r1, r3]
    5e0c:	061b      	lsls	r3, r3, #24
    5e0e:	4313      	orrs	r3, r2
    5e10:	9303      	str	r3, [sp, #12]
    ticks = SwTimerReadValue (RegParams.pDutyCycleTimer->timerId);
    5e12:	491c      	ldr	r1, [pc, #112]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5e14:	7c0b      	ldrb	r3, [r1, #16]
    5e16:	7c4a      	ldrb	r2, [r1, #17]
    5e18:	0212      	lsls	r2, r2, #8
    5e1a:	431a      	orrs	r2, r3
    5e1c:	7c8b      	ldrb	r3, [r1, #18]
    5e1e:	041b      	lsls	r3, r3, #16
    5e20:	431a      	orrs	r2, r3
    5e22:	7ccb      	ldrb	r3, [r1, #19]
    5e24:	061b      	lsls	r3, r3, #24
    5e26:	4313      	orrs	r3, r2
    5e28:	7918      	ldrb	r0, [r3, #4]
    5e2a:	4b17      	ldr	r3, [pc, #92]	; (5e88 <LORAREG_GetAttr_DutyCycleTimer+0x188>)
    5e2c:	4798      	blx	r3
	if( minDutyCycleTimer != 0)
    5e2e:	9e03      	ldr	r6, [sp, #12]
    5e30:	2e00      	cmp	r6, #0
    5e32:	d01b      	beq.n	5e6c <LORAREG_GetAttr_DutyCycleTimer+0x16c>
    delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    5e34:	4913      	ldr	r1, [pc, #76]	; (5e84 <LORAREG_GetAttr_DutyCycleTimer+0x184>)
    5e36:	7c0b      	ldrb	r3, [r1, #16]
    5e38:	7c4a      	ldrb	r2, [r1, #17]
    5e3a:	0212      	lsls	r2, r2, #8
    5e3c:	431a      	orrs	r2, r3
    5e3e:	7c8b      	ldrb	r3, [r1, #18]
    5e40:	041b      	lsls	r3, r3, #16
    5e42:	431a      	orrs	r2, r3
    5e44:	7ccb      	ldrb	r3, [r1, #19]
    5e46:	061b      	lsls	r3, r3, #24
    5e48:	4313      	orrs	r3, r2
    5e4a:	781d      	ldrb	r5, [r3, #0]
    5e4c:	785a      	ldrb	r2, [r3, #1]
    5e4e:	0212      	lsls	r2, r2, #8
    5e50:	432a      	orrs	r2, r5
    5e52:	789d      	ldrb	r5, [r3, #2]
    5e54:	042d      	lsls	r5, r5, #16
    5e56:	432a      	orrs	r2, r5
    5e58:	78dd      	ldrb	r5, [r3, #3]
    5e5a:	062d      	lsls	r5, r5, #24
    5e5c:	4315      	orrs	r5, r2
    5e5e:	21fa      	movs	r1, #250	; 0xfa
    5e60:	0089      	lsls	r1, r1, #2
    5e62:	4b0a      	ldr	r3, [pc, #40]	; (5e8c <LORAREG_GetAttr_DutyCycleTimer+0x18c>)
    5e64:	4798      	blx	r3
    5e66:	1a2d      	subs	r5, r5, r0
		minDutyCycleTimer = minDutyCycleTimer - delta; //Logically delta will not be greater than minDcTimer
    5e68:	1b75      	subs	r5, r6, r5
    5e6a:	9503      	str	r5, [sp, #12]
    memcpy(attrOutput,&minDutyCycleTimer,sizeof(uint32_t));
    5e6c:	2204      	movs	r2, #4
    5e6e:	a903      	add	r1, sp, #12
    5e70:	9800      	ldr	r0, [sp, #0]
    5e72:	4b07      	ldr	r3, [pc, #28]	; (5e90 <LORAREG_GetAttr_DutyCycleTimer+0x190>)
    5e74:	4798      	blx	r3
}
    5e76:	2008      	movs	r0, #8
    5e78:	b004      	add	sp, #16
    5e7a:	bc1c      	pop	{r2, r3, r4}
    5e7c:	4690      	mov	r8, r2
    5e7e:	4699      	mov	r9, r3
    5e80:	46a2      	mov	sl, r4
    5e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e84:	200013c8 	.word	0x200013c8
    5e88:	00009069 	.word	0x00009069
    5e8c:	00010c05 	.word	0x00010c05
    5e90:	00013dad 	.word	0x00013dad

00005e94 <setDutyCycleTimer>:
{
    5e94:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e96:	46de      	mov	lr, fp
    5e98:	4657      	mov	r7, sl
    5e9a:	464e      	mov	r6, r9
    5e9c:	4645      	mov	r5, r8
    5e9e:	b5e0      	push	{r5, r6, r7, lr}
    5ea0:	b087      	sub	sp, #28
	memcpy(&updateDCTimer,attrInput,sizeof(UpdateDutyCycleTimer_t));
    5ea2:	ac04      	add	r4, sp, #16
    5ea4:	2206      	movs	r2, #6
    5ea6:	0020      	movs	r0, r4
    5ea8:	4bbc      	ldr	r3, [pc, #752]	; (619c <setDutyCycleTimer+0x308>)
    5eaa:	4798      	blx	r3
	if(updateDCTimer.joining != 1)
    5eac:	7923      	ldrb	r3, [r4, #4]
    5eae:	2b00      	cmp	r3, #0
    5eb0:	d007      	beq.n	5ec2 <setDutyCycleTimer+0x2e>
}
    5eb2:	2008      	movs	r0, #8
    5eb4:	b007      	add	sp, #28
    5eb6:	bc3c      	pop	{r2, r3, r4, r5}
    5eb8:	4690      	mov	r8, r2
    5eba:	4699      	mov	r9, r3
    5ebc:	46a2      	mov	sl, r4
    5ebe:	46ab      	mov	fp, r5
    5ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bandId = RegParams.pOtherChParams[RegParams.lastUsedChannelIndex].subBandId;
    5ec2:	49b7      	ldr	r1, [pc, #732]	; (61a0 <setDutyCycleTimer+0x30c>)
    5ec4:	7a0b      	ldrb	r3, [r1, #8]
    5ec6:	7a4a      	ldrb	r2, [r1, #9]
    5ec8:	0212      	lsls	r2, r2, #8
    5eca:	4313      	orrs	r3, r2
    5ecc:	7a8a      	ldrb	r2, [r1, #10]
    5ece:	0412      	lsls	r2, r2, #16
    5ed0:	431a      	orrs	r2, r3
    5ed2:	7acb      	ldrb	r3, [r1, #11]
    5ed4:	061b      	lsls	r3, r3, #24
    5ed6:	431a      	orrs	r2, r3
    5ed8:	2327      	movs	r3, #39	; 0x27
    5eda:	5cc8      	ldrb	r0, [r1, r3]
    5edc:	0043      	lsls	r3, r0, #1
    5ede:	181b      	adds	r3, r3, r0
    5ee0:	009b      	lsls	r3, r3, #2
    5ee2:	189b      	adds	r3, r3, r2
    5ee4:	7a1f      	ldrb	r7, [r3, #8]
		RegParams.pSubBandParams[bandId].subBandTimeout = ((uint32_t)updateDCTimer.timeOnAir * ((uint32_t)RegParams.cmnParams.paramsType2.subBandDutyCycle[bandId] - 1));
    5ee6:	007c      	lsls	r4, r7, #1
    5ee8:	19e4      	adds	r4, r4, r7
    5eea:	00a4      	lsls	r4, r4, #2
    5eec:	aa04      	add	r2, sp, #16
    5eee:	8815      	ldrh	r5, [r2, #0]
    5ef0:	7b08      	ldrb	r0, [r1, #12]
    5ef2:	7b4b      	ldrb	r3, [r1, #13]
    5ef4:	021b      	lsls	r3, r3, #8
    5ef6:	4303      	orrs	r3, r0
    5ef8:	7b88      	ldrb	r0, [r1, #14]
    5efa:	0400      	lsls	r0, r0, #16
    5efc:	4303      	orrs	r3, r0
    5efe:	7bc8      	ldrb	r0, [r1, #15]
    5f00:	0600      	lsls	r0, r0, #24
    5f02:	4318      	orrs	r0, r3
    5f04:	003e      	movs	r6, r7
    5f06:	36c8      	adds	r6, #200	; 0xc8
    5f08:	0076      	lsls	r6, r6, #1
    5f0a:	198e      	adds	r6, r1, r6
    5f0c:	79b3      	ldrb	r3, [r6, #6]
    5f0e:	469c      	mov	ip, r3
    5f10:	79f3      	ldrb	r3, [r6, #7]
    5f12:	021b      	lsls	r3, r3, #8
    5f14:	4666      	mov	r6, ip
    5f16:	4333      	orrs	r3, r6
    5f18:	3b01      	subs	r3, #1
    5f1a:	436b      	muls	r3, r5
    5f1c:	1900      	adds	r0, r0, r4
    5f1e:	7203      	strb	r3, [r0, #8]
    5f20:	0a1e      	lsrs	r6, r3, #8
    5f22:	7246      	strb	r6, [r0, #9]
    5f24:	0c1e      	lsrs	r6, r3, #16
    5f26:	7286      	strb	r6, [r0, #10]
    5f28:	0e1b      	lsrs	r3, r3, #24
    5f2a:	72c3      	strb	r3, [r0, #11]
		RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = (uint32_t)updateDCTimer.timeOnAir * ((uint32_t) updateDCTimer.aggDutyCycle - 1);
    5f2c:	8853      	ldrh	r3, [r2, #2]
    5f2e:	3b01      	subs	r3, #1
    5f30:	436b      	muls	r3, r5
    5f32:	22d1      	movs	r2, #209	; 0xd1
    5f34:	0052      	lsls	r2, r2, #1
    5f36:	548b      	strb	r3, [r1, r2]
    5f38:	0a18      	lsrs	r0, r3, #8
    5f3a:	000a      	movs	r2, r1
    5f3c:	32a3      	adds	r2, #163	; 0xa3
    5f3e:	32ff      	adds	r2, #255	; 0xff
    5f40:	7050      	strb	r0, [r2, #1]
    5f42:	0c18      	lsrs	r0, r3, #16
    5f44:	7090      	strb	r0, [r2, #2]
    5f46:	0e1b      	lsrs	r3, r3, #24
    5f48:	70d3      	strb	r3, [r2, #3]
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5f4a:	7c0b      	ldrb	r3, [r1, #16]
    5f4c:	7c4a      	ldrb	r2, [r1, #17]
    5f4e:	0212      	lsls	r2, r2, #8
    5f50:	431a      	orrs	r2, r3
    5f52:	7c8b      	ldrb	r3, [r1, #18]
    5f54:	041b      	lsls	r3, r3, #16
    5f56:	431a      	orrs	r2, r3
    5f58:	7ccb      	ldrb	r3, [r1, #19]
    5f5a:	061b      	lsls	r3, r3, #24
    5f5c:	4313      	orrs	r3, r2
    5f5e:	7918      	ldrb	r0, [r3, #4]
    5f60:	4b90      	ldr	r3, [pc, #576]	; (61a4 <setDutyCycleTimer+0x310>)
    5f62:	4798      	blx	r3
    uint32_t delta = 0, minimSubBandTimer = UINT32_MAX, ticks,nextTimer;
    5f64:	2300      	movs	r3, #0
    5f66:	4699      	mov	r9, r3
	if(SwTimerIsRunning(RegParams.pDutyCycleTimer->timerId))
    5f68:	2800      	cmp	r0, #0
    5f6a:	d124      	bne.n	5fb6 <setDutyCycleTimer+0x122>
	minimSubBandTimer = RegParams.pSubBandParams[bandId].subBandTimeout;
    5f6c:	4a8c      	ldr	r2, [pc, #560]	; (61a0 <setDutyCycleTimer+0x30c>)
    5f6e:	7b13      	ldrb	r3, [r2, #12]
    5f70:	7b51      	ldrb	r1, [r2, #13]
    5f72:	0209      	lsls	r1, r1, #8
    5f74:	4319      	orrs	r1, r3
    5f76:	7b93      	ldrb	r3, [r2, #14]
    5f78:	041b      	lsls	r3, r3, #16
    5f7a:	4319      	orrs	r1, r3
    5f7c:	7bd3      	ldrb	r3, [r2, #15]
    5f7e:	061b      	lsls	r3, r3, #24
    5f80:	430b      	orrs	r3, r1
    5f82:	191c      	adds	r4, r3, r4
    5f84:	7a20      	ldrb	r0, [r4, #8]
    5f86:	7a63      	ldrb	r3, [r4, #9]
    5f88:	021b      	lsls	r3, r3, #8
    5f8a:	4303      	orrs	r3, r0
    5f8c:	7aa0      	ldrb	r0, [r4, #10]
    5f8e:	0400      	lsls	r0, r0, #16
    5f90:	4303      	orrs	r3, r0
    5f92:	7ae0      	ldrb	r0, [r4, #11]
    5f94:	0600      	lsls	r0, r0, #24
    5f96:	4318      	orrs	r0, r3
    5f98:	9003      	str	r0, [sp, #12]
	for(i = 0; i < RegParams.maxSubBands; i++)
    5f9a:	2321      	movs	r3, #33	; 0x21
    5f9c:	5cd3      	ldrb	r3, [r2, r3]
    5f9e:	2b00      	cmp	r3, #0
    5fa0:	d100      	bne.n	5fa4 <setDutyCycleTimer+0x110>
    5fa2:	e08d      	b.n	60c0 <setDutyCycleTimer+0x22c>
    5fa4:	2200      	movs	r2, #0
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    5fa6:	4d7e      	ldr	r5, [pc, #504]	; (61a0 <setDutyCycleTimer+0x30c>)
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    5fa8:	002e      	movs	r6, r5
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    5faa:	2300      	movs	r3, #0
    5fac:	469a      	mov	sl, r3
	for(i = 0; i < RegParams.maxSubBands; i++)
    5fae:	46a8      	mov	r8, r5
    5fb0:	2321      	movs	r3, #33	; 0x21
    5fb2:	469c      	mov	ip, r3
    5fb4:	e042      	b.n	603c <setDutyCycleTimer+0x1a8>
		SwTimerStop(RegParams.pDutyCycleTimer->timerId);
    5fb6:	4d7a      	ldr	r5, [pc, #488]	; (61a0 <setDutyCycleTimer+0x30c>)
    5fb8:	7c2b      	ldrb	r3, [r5, #16]
    5fba:	7c6a      	ldrb	r2, [r5, #17]
    5fbc:	0212      	lsls	r2, r2, #8
    5fbe:	431a      	orrs	r2, r3
    5fc0:	7cab      	ldrb	r3, [r5, #18]
    5fc2:	041b      	lsls	r3, r3, #16
    5fc4:	431a      	orrs	r2, r3
    5fc6:	7ceb      	ldrb	r3, [r5, #19]
    5fc8:	061b      	lsls	r3, r3, #24
    5fca:	4313      	orrs	r3, r2
    5fcc:	7918      	ldrb	r0, [r3, #4]
    5fce:	4b76      	ldr	r3, [pc, #472]	; (61a8 <setDutyCycleTimer+0x314>)
    5fd0:	4798      	blx	r3
		ticks = SwTimerReadValue(RegParams.pDutyCycleTimer->timerId);
    5fd2:	7c2b      	ldrb	r3, [r5, #16]
    5fd4:	7c6a      	ldrb	r2, [r5, #17]
    5fd6:	0212      	lsls	r2, r2, #8
    5fd8:	431a      	orrs	r2, r3
    5fda:	7cab      	ldrb	r3, [r5, #18]
    5fdc:	041b      	lsls	r3, r3, #16
    5fde:	431a      	orrs	r2, r3
    5fe0:	7ceb      	ldrb	r3, [r5, #19]
    5fe2:	061b      	lsls	r3, r3, #24
    5fe4:	4313      	orrs	r3, r2
    5fe6:	7918      	ldrb	r0, [r3, #4]
    5fe8:	4b70      	ldr	r3, [pc, #448]	; (61ac <setDutyCycleTimer+0x318>)
    5fea:	4798      	blx	r3
		delta = RegParams.pDutyCycleTimer->lastTimerValue - US_TO_MS(ticks);
    5fec:	7c2b      	ldrb	r3, [r5, #16]
    5fee:	7c6a      	ldrb	r2, [r5, #17]
    5ff0:	0212      	lsls	r2, r2, #8
    5ff2:	431a      	orrs	r2, r3
    5ff4:	7cab      	ldrb	r3, [r5, #18]
    5ff6:	041b      	lsls	r3, r3, #16
    5ff8:	431a      	orrs	r2, r3
    5ffa:	7ceb      	ldrb	r3, [r5, #19]
    5ffc:	061b      	lsls	r3, r3, #24
    5ffe:	4313      	orrs	r3, r2
    6000:	781d      	ldrb	r5, [r3, #0]
    6002:	785a      	ldrb	r2, [r3, #1]
    6004:	0212      	lsls	r2, r2, #8
    6006:	432a      	orrs	r2, r5
    6008:	789d      	ldrb	r5, [r3, #2]
    600a:	042d      	lsls	r5, r5, #16
    600c:	432a      	orrs	r2, r5
    600e:	78dd      	ldrb	r5, [r3, #3]
    6010:	062d      	lsls	r5, r5, #24
    6012:	4315      	orrs	r5, r2
    6014:	21fa      	movs	r1, #250	; 0xfa
    6016:	0089      	lsls	r1, r1, #2
    6018:	4b65      	ldr	r3, [pc, #404]	; (61b0 <setDutyCycleTimer+0x31c>)
    601a:	4798      	blx	r3
    601c:	1a2b      	subs	r3, r5, r0
    601e:	4699      	mov	r9, r3
    6020:	e7a4      	b.n	5f6c <setDutyCycleTimer+0xd8>
				RegParams.pSubBandParams[i].subBandTimeout = 0;
    6022:	4651      	mov	r1, sl
    6024:	7219      	strb	r1, [r3, #8]
    6026:	7259      	strb	r1, [r3, #9]
    6028:	7299      	strb	r1, [r3, #10]
    602a:	72d9      	strb	r1, [r3, #11]
    602c:	e02c      	b.n	6088 <setDutyCycleTimer+0x1f4>
	for(i = 0; i < RegParams.maxSubBands; i++)
    602e:	3201      	adds	r2, #1
    6030:	b2d2      	uxtb	r2, r2
    6032:	4643      	mov	r3, r8
    6034:	4661      	mov	r1, ip
    6036:	5c5b      	ldrb	r3, [r3, r1]
    6038:	4293      	cmp	r3, r2
    603a:	d941      	bls.n	60c0 <setDutyCycleTimer+0x22c>
		if((i != bandId) && (RegParams.pSubBandParams[i].subBandTimeout != 0))
    603c:	4297      	cmp	r7, r2
    603e:	d0f6      	beq.n	602e <setDutyCycleTimer+0x19a>
    6040:	0054      	lsls	r4, r2, #1
    6042:	18a4      	adds	r4, r4, r2
    6044:	00a4      	lsls	r4, r4, #2
    6046:	7b2b      	ldrb	r3, [r5, #12]
    6048:	7b69      	ldrb	r1, [r5, #13]
    604a:	0209      	lsls	r1, r1, #8
    604c:	4319      	orrs	r1, r3
    604e:	7bab      	ldrb	r3, [r5, #14]
    6050:	041b      	lsls	r3, r3, #16
    6052:	4319      	orrs	r1, r3
    6054:	7beb      	ldrb	r3, [r5, #15]
    6056:	061b      	lsls	r3, r3, #24
    6058:	430b      	orrs	r3, r1
    605a:	191b      	adds	r3, r3, r4
    605c:	7a18      	ldrb	r0, [r3, #8]
    605e:	7a59      	ldrb	r1, [r3, #9]
    6060:	0209      	lsls	r1, r1, #8
    6062:	4301      	orrs	r1, r0
    6064:	7a98      	ldrb	r0, [r3, #10]
    6066:	0400      	lsls	r0, r0, #16
    6068:	4308      	orrs	r0, r1
    606a:	7ad9      	ldrb	r1, [r3, #11]
    606c:	0609      	lsls	r1, r1, #24
    606e:	4301      	orrs	r1, r0
    6070:	d0dd      	beq.n	602e <setDutyCycleTimer+0x19a>
			if(RegParams.pSubBandParams[i].subBandTimeout > delta)
    6072:	4589      	cmp	r9, r1
    6074:	d2d5      	bcs.n	6022 <setDutyCycleTimer+0x18e>
				          RegParams.pSubBandParams[i].subBandTimeout - delta;
    6076:	4648      	mov	r0, r9
    6078:	1a09      	subs	r1, r1, r0
				RegParams.pSubBandParams[i].subBandTimeout = 
    607a:	7219      	strb	r1, [r3, #8]
    607c:	0a08      	lsrs	r0, r1, #8
    607e:	7258      	strb	r0, [r3, #9]
    6080:	0c08      	lsrs	r0, r1, #16
    6082:	7298      	strb	r0, [r3, #10]
    6084:	0e09      	lsrs	r1, r1, #24
    6086:	72d9      	strb	r1, [r3, #11]
			if(RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer && RegParams.pSubBandParams[i].subBandTimeout != 0)
    6088:	7b33      	ldrb	r3, [r6, #12]
    608a:	7b71      	ldrb	r1, [r6, #13]
    608c:	0209      	lsls	r1, r1, #8
    608e:	4319      	orrs	r1, r3
    6090:	7bb3      	ldrb	r3, [r6, #14]
    6092:	041b      	lsls	r3, r3, #16
    6094:	4319      	orrs	r1, r3
    6096:	7bf3      	ldrb	r3, [r6, #15]
    6098:	061b      	lsls	r3, r3, #24
    609a:	430b      	orrs	r3, r1
    609c:	191c      	adds	r4, r3, r4
    609e:	7a23      	ldrb	r3, [r4, #8]
    60a0:	7a61      	ldrb	r1, [r4, #9]
    60a2:	0209      	lsls	r1, r1, #8
    60a4:	4319      	orrs	r1, r3
    60a6:	7aa3      	ldrb	r3, [r4, #10]
    60a8:	041b      	lsls	r3, r3, #16
    60aa:	4319      	orrs	r1, r3
    60ac:	7ae3      	ldrb	r3, [r4, #11]
    60ae:	061b      	lsls	r3, r3, #24
    60b0:	430b      	orrs	r3, r1
    60b2:	9903      	ldr	r1, [sp, #12]
    60b4:	428b      	cmp	r3, r1
    60b6:	d8ba      	bhi.n	602e <setDutyCycleTimer+0x19a>
    60b8:	2b00      	cmp	r3, #0
    60ba:	d0b8      	beq.n	602e <setDutyCycleTimer+0x19a>
				minimSubBandTimer = RegParams.pSubBandParams[i].subBandTimeout;
    60bc:	9303      	str	r3, [sp, #12]
    60be:	e7b6      	b.n	602e <setDutyCycleTimer+0x19a>
	if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout != 0)
    60c0:	4937      	ldr	r1, [pc, #220]	; (61a0 <setDutyCycleTimer+0x30c>)
    60c2:	23d1      	movs	r3, #209	; 0xd1
    60c4:	005b      	lsls	r3, r3, #1
    60c6:	5ccb      	ldrb	r3, [r1, r3]
    60c8:	22a4      	movs	r2, #164	; 0xa4
    60ca:	32ff      	adds	r2, #255	; 0xff
    60cc:	5c8a      	ldrb	r2, [r1, r2]
    60ce:	0212      	lsls	r2, r2, #8
    60d0:	431a      	orrs	r2, r3
    60d2:	23d2      	movs	r3, #210	; 0xd2
    60d4:	005b      	lsls	r3, r3, #1
    60d6:	5ccb      	ldrb	r3, [r1, r3]
    60d8:	041b      	lsls	r3, r3, #16
    60da:	431a      	orrs	r2, r3
    60dc:	23a6      	movs	r3, #166	; 0xa6
    60de:	33ff      	adds	r3, #255	; 0xff
    60e0:	5ccb      	ldrb	r3, [r1, r3]
    60e2:	061b      	lsls	r3, r3, #24
    60e4:	4313      	orrs	r3, r2
    60e6:	d00f      	beq.n	6108 <setDutyCycleTimer+0x274>
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout > delta)
    60e8:	4599      	cmp	r9, r3
    60ea:	d24b      	bcs.n	6184 <setDutyCycleTimer+0x2f0>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout - delta;
    60ec:	000a      	movs	r2, r1
    60ee:	4649      	mov	r1, r9
    60f0:	1a5b      	subs	r3, r3, r1
    60f2:	21d1      	movs	r1, #209	; 0xd1
    60f4:	0049      	lsls	r1, r1, #1
    60f6:	5453      	strb	r3, [r2, r1]
    60f8:	0a19      	lsrs	r1, r3, #8
    60fa:	32a3      	adds	r2, #163	; 0xa3
    60fc:	32ff      	adds	r2, #255	; 0xff
    60fe:	7051      	strb	r1, [r2, #1]
    6100:	0c19      	lsrs	r1, r3, #16
    6102:	7091      	strb	r1, [r2, #2]
    6104:	0e1b      	lsrs	r3, r3, #24
    6106:	70d3      	strb	r3, [r2, #3]
		if(RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout >= minimSubBandTimer)
    6108:	4a25      	ldr	r2, [pc, #148]	; (61a0 <setDutyCycleTimer+0x30c>)
    610a:	23d1      	movs	r3, #209	; 0xd1
    610c:	005b      	lsls	r3, r3, #1
    610e:	5cd1      	ldrb	r1, [r2, r3]
    6110:	23a4      	movs	r3, #164	; 0xa4
    6112:	33ff      	adds	r3, #255	; 0xff
    6114:	5cd3      	ldrb	r3, [r2, r3]
    6116:	021b      	lsls	r3, r3, #8
    6118:	430b      	orrs	r3, r1
    611a:	21d2      	movs	r1, #210	; 0xd2
    611c:	0049      	lsls	r1, r1, #1
    611e:	5c51      	ldrb	r1, [r2, r1]
    6120:	0409      	lsls	r1, r1, #16
    6122:	430b      	orrs	r3, r1
    6124:	21a6      	movs	r1, #166	; 0xa6
    6126:	31ff      	adds	r1, #255	; 0xff
    6128:	5c51      	ldrb	r1, [r2, r1]
    612a:	0609      	lsls	r1, r1, #24
    612c:	4319      	orrs	r1, r3
    612e:	9a03      	ldr	r2, [sp, #12]
    6130:	4291      	cmp	r1, r2
    6132:	d200      	bcs.n	6136 <setDutyCycleTimer+0x2a2>
    6134:	0011      	movs	r1, r2
		RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    6136:	4b1a      	ldr	r3, [pc, #104]	; (61a0 <setDutyCycleTimer+0x30c>)
    6138:	7c1a      	ldrb	r2, [r3, #16]
    613a:	7c58      	ldrb	r0, [r3, #17]
    613c:	0200      	lsls	r0, r0, #8
    613e:	4310      	orrs	r0, r2
    6140:	7c9a      	ldrb	r2, [r3, #18]
    6142:	0412      	lsls	r2, r2, #16
    6144:	4310      	orrs	r0, r2
    6146:	7cda      	ldrb	r2, [r3, #19]
    6148:	0612      	lsls	r2, r2, #24
    614a:	4302      	orrs	r2, r0
    614c:	7011      	strb	r1, [r2, #0]
    614e:	0a08      	lsrs	r0, r1, #8
    6150:	7050      	strb	r0, [r2, #1]
    6152:	0c08      	lsrs	r0, r1, #16
    6154:	7090      	strb	r0, [r2, #2]
    6156:	0e08      	lsrs	r0, r1, #24
    6158:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    615a:	22fa      	movs	r2, #250	; 0xfa
    615c:	0092      	lsls	r2, r2, #2
    615e:	4351      	muls	r1, r2
    6160:	7c18      	ldrb	r0, [r3, #16]
    6162:	7c5a      	ldrb	r2, [r3, #17]
    6164:	0212      	lsls	r2, r2, #8
    6166:	4310      	orrs	r0, r2
    6168:	7c9a      	ldrb	r2, [r3, #18]
    616a:	0412      	lsls	r2, r2, #16
    616c:	4302      	orrs	r2, r0
    616e:	7cdb      	ldrb	r3, [r3, #19]
    6170:	061b      	lsls	r3, r3, #24
    6172:	4313      	orrs	r3, r2
    6174:	7918      	ldrb	r0, [r3, #4]
    6176:	2300      	movs	r3, #0
    6178:	9300      	str	r3, [sp, #0]
    617a:	4b0e      	ldr	r3, [pc, #56]	; (61b4 <setDutyCycleTimer+0x320>)
    617c:	2200      	movs	r2, #0
    617e:	4c0e      	ldr	r4, [pc, #56]	; (61b8 <setDutyCycleTimer+0x324>)
    6180:	47a0      	blx	r4
	return result;
    6182:	e696      	b.n	5eb2 <setDutyCycleTimer+0x1e>
			RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    6184:	4b06      	ldr	r3, [pc, #24]	; (61a0 <setDutyCycleTimer+0x30c>)
    6186:	2100      	movs	r1, #0
    6188:	22d1      	movs	r2, #209	; 0xd1
    618a:	0052      	lsls	r2, r2, #1
    618c:	5499      	strb	r1, [r3, r2]
    618e:	189b      	adds	r3, r3, r2
    6190:	2200      	movs	r2, #0
    6192:	705a      	strb	r2, [r3, #1]
    6194:	709a      	strb	r2, [r3, #2]
    6196:	70da      	strb	r2, [r3, #3]
    6198:	e7b6      	b.n	6108 <setDutyCycleTimer+0x274>
    619a:	46c0      	nop			; (mov r8, r8)
    619c:	00013dad 	.word	0x00013dad
    61a0:	200013c8 	.word	0x200013c8
    61a4:	00009055 	.word	0x00009055
    61a8:	000091c1 	.word	0x000091c1
    61ac:	00009069 	.word	0x00009069
    61b0:	00010c05 	.word	0x00010c05
    61b4:	000061bd 	.word	0x000061bd
    61b8:	00008ebd 	.word	0x00008ebd

000061bc <DutyCycleCallback>:
{
    61bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    61be:	46de      	mov	lr, fp
    61c0:	4657      	mov	r7, sl
    61c2:	464e      	mov	r6, r9
    61c4:	4645      	mov	r5, r8
    61c6:	b5e0      	push	{r5, r6, r7, lr}
    61c8:	b087      	sub	sp, #28
	uint32_t DutyCycleTimeout = RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout;
    61ca:	4980      	ldr	r1, [pc, #512]	; (63cc <DutyCycleCallback+0x210>)
    61cc:	23d1      	movs	r3, #209	; 0xd1
    61ce:	005b      	lsls	r3, r3, #1
    61d0:	5cca      	ldrb	r2, [r1, r3]
    61d2:	23a4      	movs	r3, #164	; 0xa4
    61d4:	33ff      	adds	r3, #255	; 0xff
    61d6:	5ccb      	ldrb	r3, [r1, r3]
    61d8:	021b      	lsls	r3, r3, #8
    61da:	431a      	orrs	r2, r3
    61dc:	23d2      	movs	r3, #210	; 0xd2
    61de:	005b      	lsls	r3, r3, #1
    61e0:	5ccb      	ldrb	r3, [r1, r3]
    61e2:	041b      	lsls	r3, r3, #16
    61e4:	4313      	orrs	r3, r2
    61e6:	22a6      	movs	r2, #166	; 0xa6
    61e8:	32ff      	adds	r2, #255	; 0xff
    61ea:	5c8a      	ldrb	r2, [r1, r2]
    61ec:	0612      	lsls	r2, r2, #24
    61ee:	431a      	orrs	r2, r3
    61f0:	9205      	str	r2, [sp, #20]
    for (i=0; i < RegParams.maxSubBands; i++)
    61f2:	2321      	movs	r3, #33	; 0x21
    61f4:	5ccb      	ldrb	r3, [r1, r3]
    61f6:	2b00      	cmp	r3, #0
    61f8:	d100      	bne.n	61fc <DutyCycleCallback+0x40>
    61fa:	e0df      	b.n	63bc <DutyCycleCallback+0x200>
    61fc:	2600      	movs	r6, #0
    61fe:	2300      	movs	r3, #0
    6200:	9304      	str	r3, [sp, #16]
    6202:	3b01      	subs	r3, #1
    6204:	9303      	str	r3, [sp, #12]
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    6206:	000f      	movs	r7, r1
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    6208:	4688      	mov	r8, r1
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    620a:	468c      	mov	ip, r1
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    620c:	2300      	movs	r3, #0
    620e:	469b      	mov	fp, r3
    for (i=0; i < RegParams.maxSubBands; i++)
    6210:	468a      	mov	sl, r1
    6212:	2321      	movs	r3, #33	; 0x21
    6214:	4699      	mov	r9, r3
    6216:	e00c      	b.n	6232 <DutyCycleCallback+0x76>
                RegParams.pSubBandParams[i].subBandTimeout = 0;
    6218:	465a      	mov	r2, fp
    621a:	721a      	strb	r2, [r3, #8]
    621c:	725a      	strb	r2, [r3, #9]
    621e:	729a      	strb	r2, [r3, #10]
    6220:	72da      	strb	r2, [r3, #11]
    6222:	e03f      	b.n	62a4 <DutyCycleCallback+0xe8>
    for (i=0; i < RegParams.maxSubBands; i++)
    6224:	3601      	adds	r6, #1
    6226:	b2f6      	uxtb	r6, r6
    6228:	4653      	mov	r3, sl
    622a:	464a      	mov	r2, r9
    622c:	5c9b      	ldrb	r3, [r3, r2]
    622e:	42b3      	cmp	r3, r6
    6230:	d95a      	bls.n	62e8 <DutyCycleCallback+0x12c>
        if (( RegParams.pSubBandParams[i].subBandTimeout != 0 ))
    6232:	0071      	lsls	r1, r6, #1
    6234:	1989      	adds	r1, r1, r6
    6236:	0089      	lsls	r1, r1, #2
    6238:	7b3b      	ldrb	r3, [r7, #12]
    623a:	7b7a      	ldrb	r2, [r7, #13]
    623c:	0212      	lsls	r2, r2, #8
    623e:	431a      	orrs	r2, r3
    6240:	7bbb      	ldrb	r3, [r7, #14]
    6242:	041b      	lsls	r3, r3, #16
    6244:	431a      	orrs	r2, r3
    6246:	7bfb      	ldrb	r3, [r7, #15]
    6248:	061b      	lsls	r3, r3, #24
    624a:	4313      	orrs	r3, r2
    624c:	185b      	adds	r3, r3, r1
    624e:	7a1a      	ldrb	r2, [r3, #8]
    6250:	7a58      	ldrb	r0, [r3, #9]
    6252:	0200      	lsls	r0, r0, #8
    6254:	4310      	orrs	r0, r2
    6256:	7a9a      	ldrb	r2, [r3, #10]
    6258:	0412      	lsls	r2, r2, #16
    625a:	4310      	orrs	r0, r2
    625c:	7ada      	ldrb	r2, [r3, #11]
    625e:	0612      	lsls	r2, r2, #24
    6260:	4302      	orrs	r2, r0
    6262:	d0df      	beq.n	6224 <DutyCycleCallback+0x68>
            if ( RegParams.pSubBandParams[i].subBandTimeout > RegParams.pDutyCycleTimer->lastTimerValue )
    6264:	4640      	mov	r0, r8
    6266:	7c05      	ldrb	r5, [r0, #16]
    6268:	7c44      	ldrb	r4, [r0, #17]
    626a:	0224      	lsls	r4, r4, #8
    626c:	4325      	orrs	r5, r4
    626e:	7c80      	ldrb	r0, [r0, #18]
    6270:	0400      	lsls	r0, r0, #16
    6272:	4305      	orrs	r5, r0
    6274:	4640      	mov	r0, r8
    6276:	7cc0      	ldrb	r0, [r0, #19]
    6278:	0600      	lsls	r0, r0, #24
    627a:	4328      	orrs	r0, r5
    627c:	7804      	ldrb	r4, [r0, #0]
    627e:	7845      	ldrb	r5, [r0, #1]
    6280:	022d      	lsls	r5, r5, #8
    6282:	4325      	orrs	r5, r4
    6284:	7884      	ldrb	r4, [r0, #2]
    6286:	0424      	lsls	r4, r4, #16
    6288:	4325      	orrs	r5, r4
    628a:	78c4      	ldrb	r4, [r0, #3]
    628c:	0624      	lsls	r4, r4, #24
    628e:	432c      	orrs	r4, r5
    6290:	42a2      	cmp	r2, r4
    6292:	d9c1      	bls.n	6218 <DutyCycleCallback+0x5c>
                RegParams.pSubBandParams[i].subBandTimeout = RegParams.pSubBandParams[i].subBandTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    6294:	1b12      	subs	r2, r2, r4
    6296:	721a      	strb	r2, [r3, #8]
    6298:	0a10      	lsrs	r0, r2, #8
    629a:	7258      	strb	r0, [r3, #9]
    629c:	0c10      	lsrs	r0, r2, #16
    629e:	7298      	strb	r0, [r3, #10]
    62a0:	0e12      	lsrs	r2, r2, #24
    62a2:	72da      	strb	r2, [r3, #11]
            if ( (RegParams.pSubBandParams[i].subBandTimeout <= minimSubBandTimer) && (RegParams.pSubBandParams[i].subBandTimeout != 0) )
    62a4:	4663      	mov	r3, ip
    62a6:	7b1b      	ldrb	r3, [r3, #12]
    62a8:	4662      	mov	r2, ip
    62aa:	7b52      	ldrb	r2, [r2, #13]
    62ac:	0212      	lsls	r2, r2, #8
    62ae:	431a      	orrs	r2, r3
    62b0:	4663      	mov	r3, ip
    62b2:	7b9b      	ldrb	r3, [r3, #14]
    62b4:	041b      	lsls	r3, r3, #16
    62b6:	431a      	orrs	r2, r3
    62b8:	4663      	mov	r3, ip
    62ba:	7bdb      	ldrb	r3, [r3, #15]
    62bc:	061b      	lsls	r3, r3, #24
    62be:	4313      	orrs	r3, r2
    62c0:	1859      	adds	r1, r3, r1
    62c2:	7a0b      	ldrb	r3, [r1, #8]
    62c4:	7a4a      	ldrb	r2, [r1, #9]
    62c6:	0212      	lsls	r2, r2, #8
    62c8:	431a      	orrs	r2, r3
    62ca:	7a8b      	ldrb	r3, [r1, #10]
    62cc:	041b      	lsls	r3, r3, #16
    62ce:	431a      	orrs	r2, r3
    62d0:	7acb      	ldrb	r3, [r1, #11]
    62d2:	061b      	lsls	r3, r3, #24
    62d4:	4313      	orrs	r3, r2
    62d6:	9a03      	ldr	r2, [sp, #12]
    62d8:	4293      	cmp	r3, r2
    62da:	d8a3      	bhi.n	6224 <DutyCycleCallback+0x68>
    62dc:	2b00      	cmp	r3, #0
    62de:	d0a1      	beq.n	6224 <DutyCycleCallback+0x68>
                minimSubBandTimer  = RegParams.pSubBandParams[i].subBandTimeout;
    62e0:	9303      	str	r3, [sp, #12]
                found = 1;
    62e2:	2301      	movs	r3, #1
    62e4:	9304      	str	r3, [sp, #16]
    62e6:	e79d      	b.n	6224 <DutyCycleCallback+0x68>
    if (( DutyCycleTimeout != 0 ))
    62e8:	9b05      	ldr	r3, [sp, #20]
    62ea:	2b00      	cmp	r3, #0
    62ec:	d031      	beq.n	6352 <DutyCycleCallback+0x196>
	    if (DutyCycleTimeout > RegParams.pDutyCycleTimer->lastTimerValue)
    62ee:	4937      	ldr	r1, [pc, #220]	; (63cc <DutyCycleCallback+0x210>)
    62f0:	7c0b      	ldrb	r3, [r1, #16]
    62f2:	7c4a      	ldrb	r2, [r1, #17]
    62f4:	0212      	lsls	r2, r2, #8
    62f6:	431a      	orrs	r2, r3
    62f8:	7c8b      	ldrb	r3, [r1, #18]
    62fa:	041b      	lsls	r3, r3, #16
    62fc:	431a      	orrs	r2, r3
    62fe:	7ccb      	ldrb	r3, [r1, #19]
    6300:	061b      	lsls	r3, r3, #24
    6302:	4313      	orrs	r3, r2
    6304:	7819      	ldrb	r1, [r3, #0]
    6306:	785a      	ldrb	r2, [r3, #1]
    6308:	0212      	lsls	r2, r2, #8
    630a:	430a      	orrs	r2, r1
    630c:	7899      	ldrb	r1, [r3, #2]
    630e:	0409      	lsls	r1, r1, #16
    6310:	430a      	orrs	r2, r1
    6312:	78d9      	ldrb	r1, [r3, #3]
    6314:	0609      	lsls	r1, r1, #24
    6316:	4311      	orrs	r1, r2
    6318:	9a05      	ldr	r2, [sp, #20]
    631a:	428a      	cmp	r2, r1
    631c:	d90f      	bls.n	633e <DutyCycleCallback+0x182>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = DutyCycleTimeout - RegParams.pDutyCycleTimer->lastTimerValue;
    631e:	1a51      	subs	r1, r2, r1
    6320:	4b2a      	ldr	r3, [pc, #168]	; (63cc <DutyCycleCallback+0x210>)
    6322:	22d1      	movs	r2, #209	; 0xd1
    6324:	0052      	lsls	r2, r2, #1
    6326:	5499      	strb	r1, [r3, r2]
    6328:	0a0a      	lsrs	r2, r1, #8
    632a:	33a3      	adds	r3, #163	; 0xa3
    632c:	33ff      	adds	r3, #255	; 0xff
    632e:	705a      	strb	r2, [r3, #1]
    6330:	0c0a      	lsrs	r2, r1, #16
    6332:	709a      	strb	r2, [r3, #2]
    6334:	0e0a      	lsrs	r2, r1, #24
    6336:	70da      	strb	r2, [r3, #3]
		if(DutyCycleTimeout)
    6338:	2900      	cmp	r1, #0
    633a:	d10e      	bne.n	635a <DutyCycleCallback+0x19e>
    633c:	e009      	b.n	6352 <DutyCycleCallback+0x196>
		    RegParams.cmnParams.paramsType2.aggregatedDutyCycleTimeout = 0;
    633e:	4b23      	ldr	r3, [pc, #140]	; (63cc <DutyCycleCallback+0x210>)
    6340:	2100      	movs	r1, #0
    6342:	22d1      	movs	r2, #209	; 0xd1
    6344:	0052      	lsls	r2, r2, #1
    6346:	5499      	strb	r1, [r3, r2]
    6348:	189b      	adds	r3, r3, r2
    634a:	2200      	movs	r2, #0
    634c:	705a      	strb	r2, [r3, #1]
    634e:	709a      	strb	r2, [r3, #2]
    6350:	70da      	strb	r2, [r3, #3]
    if ( found == 1 )
    6352:	9b04      	ldr	r3, [sp, #16]
    6354:	2b00      	cmp	r3, #0
    6356:	d02a      	beq.n	63ae <DutyCycleCallback+0x1f2>
    6358:	2100      	movs	r1, #0
    635a:	9a03      	ldr	r2, [sp, #12]
    635c:	4291      	cmp	r1, r2
    635e:	d200      	bcs.n	6362 <DutyCycleCallback+0x1a6>
    6360:	0011      	movs	r1, r2
        RegParams.pDutyCycleTimer->lastTimerValue = nextTimer;
    6362:	4b1a      	ldr	r3, [pc, #104]	; (63cc <DutyCycleCallback+0x210>)
    6364:	7c1a      	ldrb	r2, [r3, #16]
    6366:	7c58      	ldrb	r0, [r3, #17]
    6368:	0200      	lsls	r0, r0, #8
    636a:	4310      	orrs	r0, r2
    636c:	7c9a      	ldrb	r2, [r3, #18]
    636e:	0412      	lsls	r2, r2, #16
    6370:	4310      	orrs	r0, r2
    6372:	7cda      	ldrb	r2, [r3, #19]
    6374:	0612      	lsls	r2, r2, #24
    6376:	4302      	orrs	r2, r0
    6378:	7011      	strb	r1, [r2, #0]
    637a:	0a08      	lsrs	r0, r1, #8
    637c:	7050      	strb	r0, [r2, #1]
    637e:	0c08      	lsrs	r0, r1, #16
    6380:	7090      	strb	r0, [r2, #2]
    6382:	0e08      	lsrs	r0, r1, #24
    6384:	70d0      	strb	r0, [r2, #3]
		SwTimerStart (RegParams.pDutyCycleTimer->timerId, MS_TO_US(nextTimer), SW_TIMEOUT_RELATIVE, (void *)DutyCycleCallback, NULL);
    6386:	22fa      	movs	r2, #250	; 0xfa
    6388:	0092      	lsls	r2, r2, #2
    638a:	4351      	muls	r1, r2
    638c:	7c18      	ldrb	r0, [r3, #16]
    638e:	7c5a      	ldrb	r2, [r3, #17]
    6390:	0212      	lsls	r2, r2, #8
    6392:	4310      	orrs	r0, r2
    6394:	7c9a      	ldrb	r2, [r3, #18]
    6396:	0412      	lsls	r2, r2, #16
    6398:	4302      	orrs	r2, r0
    639a:	7cdb      	ldrb	r3, [r3, #19]
    639c:	061b      	lsls	r3, r3, #24
    639e:	4313      	orrs	r3, r2
    63a0:	7918      	ldrb	r0, [r3, #4]
    63a2:	2300      	movs	r3, #0
    63a4:	9300      	str	r3, [sp, #0]
    63a6:	4b0a      	ldr	r3, [pc, #40]	; (63d0 <DutyCycleCallback+0x214>)
    63a8:	2200      	movs	r2, #0
    63aa:	4c0a      	ldr	r4, [pc, #40]	; (63d4 <DutyCycleCallback+0x218>)
    63ac:	47a0      	blx	r4
}
    63ae:	b007      	add	sp, #28
    63b0:	bc3c      	pop	{r2, r3, r4, r5}
    63b2:	4690      	mov	r8, r2
    63b4:	4699      	mov	r9, r3
    63b6:	46a2      	mov	sl, r4
    63b8:	46ab      	mov	fp, r5
    63ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (( DutyCycleTimeout != 0 ))
    63bc:	9b05      	ldr	r3, [sp, #20]
    63be:	2b00      	cmp	r3, #0
    63c0:	d0f5      	beq.n	63ae <DutyCycleCallback+0x1f2>
    bool found = 0;
    63c2:	2300      	movs	r3, #0
    63c4:	9304      	str	r3, [sp, #16]
    uint32_t minimSubBandTimer = UINT32_MAX;
    63c6:	3b01      	subs	r3, #1
    63c8:	9303      	str	r3, [sp, #12]
    63ca:	e790      	b.n	62ee <DutyCycleCallback+0x132>
    63cc:	200013c8 	.word	0x200013c8
    63d0:	000061bd 	.word	0x000061bd
    63d4:	00008ebd 	.word	0x00008ebd

000063d8 <setLBTTimer>:
    }
}


static StackRetStatus_t setLBTTimer(LorawanRegionalAttributes_t attr, void *attrInput)
{
    63d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    63da:	46de      	mov	lr, fp
    63dc:	4657      	mov	r7, sl
    63de:	464e      	mov	r6, r9
    63e0:	4645      	mov	r5, r8
    63e2:	b5e0      	push	{r5, r6, r7, lr}
    63e4:	b085      	sub	sp, #20
    bool found = 0;
    uint8_t i;
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
	LBTTimer_t *pLBTTimer;

    i = RegParams.lastUsedChannelIndex;
    63e6:	4a71      	ldr	r2, [pc, #452]	; (65ac <setLBTTimer+0x1d4>)
    63e8:	2327      	movs	r3, #39	; 0x27
	pLBTTimer = &RegParams.cmnParams.paramsType2.LBTTimer;
	
	RegParams.cmnParams.paramsType2.channelTimer[i] = LBT_TRANSMIT_CHANNEL_PAUSE_DURATION;
    63ea:	5cd4      	ldrb	r4, [r2, r3]
    63ec:	0023      	movs	r3, r4
    63ee:	3352      	adds	r3, #82	; 0x52
    63f0:	009b      	lsls	r3, r3, #2
    63f2:	18d3      	adds	r3, r2, r3
    63f4:	0019      	movs	r1, r3
    63f6:	2032      	movs	r0, #50	; 0x32
    63f8:	7258      	strb	r0, [r3, #9]
    63fa:	2300      	movs	r3, #0
    63fc:	728b      	strb	r3, [r1, #10]
    63fe:	72cb      	strb	r3, [r1, #11]
    6400:	730b      	strb	r3, [r1, #12]
	
	if(SwTimerIsRunning(pLBTTimer->timerId))
    6402:	2396      	movs	r3, #150	; 0x96
    6404:	33ff      	adds	r3, #255	; 0xff
    6406:	5cd0      	ldrb	r0, [r2, r3]
    6408:	4b69      	ldr	r3, [pc, #420]	; (65b0 <setLBTTimer+0x1d8>)
    640a:	4798      	blx	r3
    640c:	2800      	cmp	r0, #0
    640e:	d12f      	bne.n	6470 <setLBTTimer+0x98>
		ticks = SwTimerReadValue(pLBTTimer->timerId);
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
	}
	else
	{
		minim = RegParams.cmnParams.paramsType2.channelTimer[i];
    6410:	4866      	ldr	r0, [pc, #408]	; (65ac <setLBTTimer+0x1d4>)
    6412:	0023      	movs	r3, r4
    6414:	3352      	adds	r3, #82	; 0x52
    6416:	009b      	lsls	r3, r3, #2
    6418:	18c3      	adds	r3, r0, r3
    641a:	7a59      	ldrb	r1, [r3, #9]
    641c:	7a9a      	ldrb	r2, [r3, #10]
    641e:	0212      	lsls	r2, r2, #8
    6420:	4311      	orrs	r1, r2
    6422:	7ada      	ldrb	r2, [r3, #11]
    6424:	0412      	lsls	r2, r2, #16
    6426:	430a      	orrs	r2, r1
    6428:	7b19      	ldrb	r1, [r3, #12]
    642a:	0609      	lsls	r1, r1, #24
    642c:	4311      	orrs	r1, r2
    642e:	4689      	mov	r9, r1
		found = 1;
	}
	
	for(i = 0; i < RegParams.maxChannels; i++)
    6430:	2322      	movs	r3, #34	; 0x22
    6432:	56c3      	ldrsb	r3, [r0, r3]
    6434:	4698      	mov	r8, r3
    6436:	2b00      	cmp	r3, #0
    6438:	dc00      	bgt.n	643c <setLBTTimer+0x64>
    643a:	e08d      	b.n	6558 <setLBTTimer+0x180>
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    643c:	2300      	movs	r3, #0
    643e:	469a      	mov	sl, r3
		found = 1;
    6440:	3301      	adds	r3, #1
    6442:	9303      	str	r3, [sp, #12]
	{
		if(i != RegParams.lastUsedChannelIndex)
    6444:	4a59      	ldr	r2, [pc, #356]	; (65ac <setLBTTimer+0x1d4>)
    6446:	2327      	movs	r3, #39	; 0x27
    6448:	5cd0      	ldrb	r0, [r2, r3]
		{
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    644a:	7911      	ldrb	r1, [r2, #4]
    644c:	7953      	ldrb	r3, [r2, #5]
    644e:	021b      	lsls	r3, r3, #8
    6450:	430b      	orrs	r3, r1
    6452:	7991      	ldrb	r1, [r2, #6]
    6454:	0409      	lsls	r1, r1, #16
    6456:	430b      	orrs	r3, r1
    6458:	79d1      	ldrb	r1, [r2, #7]
    645a:	0609      	lsls	r1, r1, #24
    645c:	4319      	orrs	r1, r3
    645e:	2600      	movs	r6, #0
    6460:	2200      	movs	r2, #0
				{
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
				}
				else
				{
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6462:	2300      	movs	r3, #0
    6464:	469c      	mov	ip, r3
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    6466:	4653      	mov	r3, sl
    6468:	9302      	str	r3, [sp, #8]
    646a:	468b      	mov	fp, r1
    646c:	4645      	mov	r5, r8
    646e:	e039      	b.n	64e4 <setLBTTimer+0x10c>
		SwTimerStop(pLBTTimer->timerId);
    6470:	4c4e      	ldr	r4, [pc, #312]	; (65ac <setLBTTimer+0x1d4>)
    6472:	2596      	movs	r5, #150	; 0x96
    6474:	35ff      	adds	r5, #255	; 0xff
    6476:	5d60      	ldrb	r0, [r4, r5]
    6478:	4b4e      	ldr	r3, [pc, #312]	; (65b4 <setLBTTimer+0x1dc>)
    647a:	4798      	blx	r3
		ticks = SwTimerReadValue(pLBTTimer->timerId);
    647c:	5d60      	ldrb	r0, [r4, r5]
    647e:	4b4e      	ldr	r3, [pc, #312]	; (65b8 <setLBTTimer+0x1e0>)
    6480:	4798      	blx	r3
	for(i = 0; i < RegParams.maxChannels; i++)
    6482:	2322      	movs	r3, #34	; 0x22
    6484:	56e3      	ldrsb	r3, [r4, r3]
    6486:	4698      	mov	r8, r3
    6488:	2b00      	cmp	r3, #0
    648a:	dd68      	ble.n	655e <setLBTTimer+0x186>
		delta = pLBTTimer->lastTimerValue - US_TO_MS(ticks);
    648c:	4a47      	ldr	r2, [pc, #284]	; (65ac <setLBTTimer+0x1d4>)
    648e:	2392      	movs	r3, #146	; 0x92
    6490:	33ff      	adds	r3, #255	; 0xff
    6492:	5cd4      	ldrb	r4, [r2, r3]
    6494:	3301      	adds	r3, #1
    6496:	5cd3      	ldrb	r3, [r2, r3]
    6498:	021b      	lsls	r3, r3, #8
    649a:	4323      	orrs	r3, r4
    649c:	2194      	movs	r1, #148	; 0x94
    649e:	31ff      	adds	r1, #255	; 0xff
    64a0:	5c54      	ldrb	r4, [r2, r1]
    64a2:	0424      	lsls	r4, r4, #16
    64a4:	4323      	orrs	r3, r4
    64a6:	3101      	adds	r1, #1
    64a8:	5c54      	ldrb	r4, [r2, r1]
    64aa:	0624      	lsls	r4, r4, #24
    64ac:	431c      	orrs	r4, r3
    64ae:	21fa      	movs	r1, #250	; 0xfa
    64b0:	0089      	lsls	r1, r1, #2
    64b2:	4b42      	ldr	r3, [pc, #264]	; (65bc <setLBTTimer+0x1e4>)
    64b4:	4798      	blx	r3
    64b6:	1a23      	subs	r3, r4, r0
    64b8:	469a      	mov	sl, r3
    uint32_t delta = 0, minim = UINT32_MAX, ticks;
    64ba:	2301      	movs	r3, #1
    64bc:	425b      	negs	r3, r3
    64be:	4699      	mov	r9, r3
    bool found = 0;
    64c0:	2300      	movs	r3, #0
    64c2:	9303      	str	r3, [sp, #12]
    64c4:	e7be      	b.n	6444 <setLBTTimer+0x6c>
					RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    64c6:	3652      	adds	r6, #82	; 0x52
    64c8:	00b6      	lsls	r6, r6, #2
    64ca:	4b38      	ldr	r3, [pc, #224]	; (65ac <setLBTTimer+0x1d4>)
    64cc:	4698      	mov	r8, r3
    64ce:	4446      	add	r6, r8
    64d0:	4661      	mov	r1, ip
    64d2:	7271      	strb	r1, [r6, #9]
    64d4:	72b1      	strb	r1, [r6, #10]
    64d6:	72f1      	strb	r1, [r6, #11]
    64d8:	7331      	strb	r1, [r6, #12]
	for(i = 0; i < RegParams.maxChannels; i++)
    64da:	3201      	adds	r2, #1
    64dc:	b2d2      	uxtb	r2, r2
    64de:	0016      	movs	r6, r2
    64e0:	42aa      	cmp	r2, r5
    64e2:	da36      	bge.n	6552 <setLBTTimer+0x17a>
		if(i != RegParams.lastUsedChannelIndex)
    64e4:	4290      	cmp	r0, r2
    64e6:	d0f8      	beq.n	64da <setLBTTimer+0x102>
			if((RegParams.pChParams[i].status == ENABLED) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    64e8:	0053      	lsls	r3, r2, #1
    64ea:	4659      	mov	r1, fp
    64ec:	5c5c      	ldrb	r4, [r3, r1]
    64ee:	2c00      	cmp	r4, #0
    64f0:	d0f3      	beq.n	64da <setLBTTimer+0x102>
    64f2:	0033      	movs	r3, r6
    64f4:	3352      	adds	r3, #82	; 0x52
    64f6:	009b      	lsls	r3, r3, #2
    64f8:	4f2c      	ldr	r7, [pc, #176]	; (65ac <setLBTTimer+0x1d4>)
    64fa:	46b8      	mov	r8, r7
    64fc:	4443      	add	r3, r8
    64fe:	7a5f      	ldrb	r7, [r3, #9]
    6500:	46ba      	mov	sl, r7
    6502:	7a9f      	ldrb	r7, [r3, #10]
    6504:	023f      	lsls	r7, r7, #8
    6506:	46b8      	mov	r8, r7
    6508:	4657      	mov	r7, sl
    650a:	4641      	mov	r1, r8
    650c:	430f      	orrs	r7, r1
    650e:	7ad9      	ldrb	r1, [r3, #11]
    6510:	0409      	lsls	r1, r1, #16
    6512:	430f      	orrs	r7, r1
    6514:	7b1b      	ldrb	r3, [r3, #12]
    6516:	061b      	lsls	r3, r3, #24
    6518:	433b      	orrs	r3, r7
    651a:	d0de      	beq.n	64da <setLBTTimer+0x102>
				if(RegParams.cmnParams.paramsType2.channelTimer[i] > delta)
    651c:	9f02      	ldr	r7, [sp, #8]
    651e:	42bb      	cmp	r3, r7
    6520:	d9d1      	bls.n	64c6 <setLBTTimer+0xee>
					RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - delta;
    6522:	1bdb      	subs	r3, r3, r7
    6524:	3652      	adds	r6, #82	; 0x52
    6526:	00b6      	lsls	r6, r6, #2
    6528:	4920      	ldr	r1, [pc, #128]	; (65ac <setLBTTimer+0x1d4>)
    652a:	4688      	mov	r8, r1
    652c:	4446      	add	r6, r8
    652e:	2109      	movs	r1, #9
    6530:	4688      	mov	r8, r1
    6532:	44b0      	add	r8, r6
    6534:	7273      	strb	r3, [r6, #9]
    6536:	0a1e      	lsrs	r6, r3, #8
    6538:	4641      	mov	r1, r8
    653a:	704e      	strb	r6, [r1, #1]
    653c:	0c1e      	lsrs	r6, r3, #16
    653e:	708e      	strb	r6, [r1, #2]
    6540:	0e1e      	lsrs	r6, r3, #24
    6542:	70ce      	strb	r6, [r1, #3]
				}
				if((RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0))
    6544:	454b      	cmp	r3, r9
    6546:	d8c8      	bhi.n	64da <setLBTTimer+0x102>
    6548:	2b00      	cmp	r3, #0
    654a:	d0c6      	beq.n	64da <setLBTTimer+0x102>
    654c:	4699      	mov	r9, r3
				{
					minim = RegParams.cmnParams.paramsType2.channelTimer[i];
					found = 1;
    654e:	9403      	str	r4, [sp, #12]
    6550:	e7c3      	b.n	64da <setLBTTimer+0x102>
				}
			}
		}
	}
	if((found == 1) && minim)
    6552:	9b03      	ldr	r3, [sp, #12]
    6554:	2b00      	cmp	r3, #0
    6556:	d002      	beq.n	655e <setLBTTimer+0x186>
    6558:	464b      	mov	r3, r9
    655a:	2b00      	cmp	r3, #0
    655c:	d107      	bne.n	656e <setLBTTimer+0x196>
	{
		pLBTTimer->lastTimerValue = minim;
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
	}
	return LORAWAN_SUCCESS;
}
    655e:	2008      	movs	r0, #8
    6560:	b005      	add	sp, #20
    6562:	bc3c      	pop	{r2, r3, r4, r5}
    6564:	4690      	mov	r8, r2
    6566:	4699      	mov	r9, r3
    6568:	46a2      	mov	sl, r4
    656a:	46ab      	mov	fp, r5
    656c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		pLBTTimer->lastTimerValue = minim;
    656e:	4b0f      	ldr	r3, [pc, #60]	; (65ac <setLBTTimer+0x1d4>)
    6570:	2292      	movs	r2, #146	; 0x92
    6572:	32ff      	adds	r2, #255	; 0xff
    6574:	4649      	mov	r1, r9
    6576:	5499      	strb	r1, [r3, r2]
    6578:	464a      	mov	r2, r9
    657a:	0a11      	lsrs	r1, r2, #8
    657c:	001a      	movs	r2, r3
    657e:	3292      	adds	r2, #146	; 0x92
    6580:	32ff      	adds	r2, #255	; 0xff
    6582:	7051      	strb	r1, [r2, #1]
    6584:	4649      	mov	r1, r9
    6586:	0c09      	lsrs	r1, r1, #16
    6588:	7091      	strb	r1, [r2, #2]
    658a:	4649      	mov	r1, r9
    658c:	0e09      	lsrs	r1, r1, #24
    658e:	70d1      	strb	r1, [r2, #3]
		SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    6590:	21fa      	movs	r1, #250	; 0xfa
    6592:	0089      	lsls	r1, r1, #2
    6594:	464a      	mov	r2, r9
    6596:	4351      	muls	r1, r2
    6598:	2296      	movs	r2, #150	; 0x96
    659a:	32ff      	adds	r2, #255	; 0xff
    659c:	5c98      	ldrb	r0, [r3, r2]
    659e:	2300      	movs	r3, #0
    65a0:	9300      	str	r3, [sp, #0]
    65a2:	4b07      	ldr	r3, [pc, #28]	; (65c0 <setLBTTimer+0x1e8>)
    65a4:	2200      	movs	r2, #0
    65a6:	4c07      	ldr	r4, [pc, #28]	; (65c4 <setLBTTimer+0x1ec>)
    65a8:	47a0      	blx	r4
    65aa:	e7d8      	b.n	655e <setLBTTimer+0x186>
    65ac:	200013c8 	.word	0x200013c8
    65b0:	00009055 	.word	0x00009055
    65b4:	000091c1 	.word	0x000091c1
    65b8:	00009069 	.word	0x00009069
    65bc:	00010c05 	.word	0x00010c05
    65c0:	000065c9 	.word	0x000065c9
    65c4:	00008ebd 	.word	0x00008ebd

000065c8 <LBTChannelPauseCallback>:
{
    65c8:	b5f0      	push	{r4, r5, r6, r7, lr}
    65ca:	46de      	mov	lr, fp
    65cc:	4657      	mov	r7, sl
    65ce:	464e      	mov	r6, r9
    65d0:	4645      	mov	r5, r8
    65d2:	b5e0      	push	{r5, r6, r7, lr}
    65d4:	b085      	sub	sp, #20
    for (i=0; i < RegParams.maxChannels; i++)
    65d6:	2322      	movs	r3, #34	; 0x22
    65d8:	4a4a      	ldr	r2, [pc, #296]	; (6704 <LBTChannelPauseCallback+0x13c>)
    65da:	56d6      	ldrsb	r6, [r2, r3]
    65dc:	2e00      	cmp	r6, #0
    65de:	dd6a      	ble.n	66b6 <LBTChannelPauseCallback+0xee>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    65e0:	0013      	movs	r3, r2
    65e2:	7915      	ldrb	r5, [r2, #4]
    65e4:	7952      	ldrb	r2, [r2, #5]
    65e6:	0212      	lsls	r2, r2, #8
    65e8:	432a      	orrs	r2, r5
    65ea:	799d      	ldrb	r5, [r3, #6]
    65ec:	042d      	lsls	r5, r5, #16
    65ee:	432a      	orrs	r2, r5
    65f0:	79dd      	ldrb	r5, [r3, #7]
    65f2:	062d      	lsls	r5, r5, #24
    65f4:	4315      	orrs	r5, r2
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    65f6:	2292      	movs	r2, #146	; 0x92
    65f8:	32ff      	adds	r2, #255	; 0xff
    65fa:	5c9f      	ldrb	r7, [r3, r2]
    65fc:	3201      	adds	r2, #1
    65fe:	5c9a      	ldrb	r2, [r3, r2]
    6600:	0212      	lsls	r2, r2, #8
    6602:	433a      	orrs	r2, r7
    6604:	2194      	movs	r1, #148	; 0x94
    6606:	31ff      	adds	r1, #255	; 0xff
    6608:	5c5f      	ldrb	r7, [r3, r1]
    660a:	043f      	lsls	r7, r7, #16
    660c:	433a      	orrs	r2, r7
    660e:	3101      	adds	r1, #1
    6610:	5c5f      	ldrb	r7, [r3, r1]
    6612:	063f      	lsls	r7, r7, #24
    6614:	4317      	orrs	r7, r2
    6616:	9703      	str	r7, [sp, #12]
    6618:	2000      	movs	r0, #0
    661a:	2300      	movs	r3, #0
    661c:	2200      	movs	r2, #0
    661e:	4691      	mov	r9, r2
    6620:	3a01      	subs	r2, #1
    6622:	4690      	mov	r8, r2
                RegParams.cmnParams.paramsType2.channelTimer[i] = 0;
    6624:	2200      	movs	r2, #0
    6626:	4694      	mov	ip, r2
    6628:	e00e      	b.n	6648 <LBTChannelPauseCallback+0x80>
    662a:	3052      	adds	r0, #82	; 0x52
    662c:	0080      	lsls	r0, r0, #2
    662e:	4a35      	ldr	r2, [pc, #212]	; (6704 <LBTChannelPauseCallback+0x13c>)
    6630:	4692      	mov	sl, r2
    6632:	4450      	add	r0, sl
    6634:	4661      	mov	r1, ip
    6636:	7241      	strb	r1, [r0, #9]
    6638:	7281      	strb	r1, [r0, #10]
    663a:	72c1      	strb	r1, [r0, #11]
    663c:	7301      	strb	r1, [r0, #12]
    for (i=0; i < RegParams.maxChannels; i++)
    663e:	3301      	adds	r3, #1
    6640:	b2db      	uxtb	r3, r3
    6642:	0018      	movs	r0, r3
    6644:	42b3      	cmp	r3, r6
    6646:	da33      	bge.n	66b0 <LBTChannelPauseCallback+0xe8>
        if ((RegParams.pChParams[i].status == ENABLED) && ( RegParams.cmnParams.paramsType2.channelTimer[i] != 0 ))
    6648:	005a      	lsls	r2, r3, #1
    664a:	5d54      	ldrb	r4, [r2, r5]
    664c:	2c00      	cmp	r4, #0
    664e:	d0f6      	beq.n	663e <LBTChannelPauseCallback+0x76>
    6650:	0002      	movs	r2, r0
    6652:	3252      	adds	r2, #82	; 0x52
    6654:	0092      	lsls	r2, r2, #2
    6656:	492b      	ldr	r1, [pc, #172]	; (6704 <LBTChannelPauseCallback+0x13c>)
    6658:	468a      	mov	sl, r1
    665a:	4452      	add	r2, sl
    665c:	7a57      	ldrb	r7, [r2, #9]
    665e:	46bb      	mov	fp, r7
    6660:	7a97      	ldrb	r7, [r2, #10]
    6662:	023f      	lsls	r7, r7, #8
    6664:	46ba      	mov	sl, r7
    6666:	465f      	mov	r7, fp
    6668:	4651      	mov	r1, sl
    666a:	430f      	orrs	r7, r1
    666c:	7ad1      	ldrb	r1, [r2, #11]
    666e:	0409      	lsls	r1, r1, #16
    6670:	430f      	orrs	r7, r1
    6672:	7b12      	ldrb	r2, [r2, #12]
    6674:	0612      	lsls	r2, r2, #24
    6676:	433a      	orrs	r2, r7
    6678:	d0e1      	beq.n	663e <LBTChannelPauseCallback+0x76>
            if ( RegParams.cmnParams.paramsType2.channelTimer[i] > pLBTTimer->lastTimerValue)
    667a:	9f03      	ldr	r7, [sp, #12]
    667c:	42ba      	cmp	r2, r7
    667e:	d9d4      	bls.n	662a <LBTChannelPauseCallback+0x62>
                RegParams.cmnParams.paramsType2.channelTimer[i] = RegParams.cmnParams.paramsType2.channelTimer[i] - pLBTTimer->lastTimerValue;
    6680:	1bd2      	subs	r2, r2, r7
    6682:	3052      	adds	r0, #82	; 0x52
    6684:	0080      	lsls	r0, r0, #2
    6686:	491f      	ldr	r1, [pc, #124]	; (6704 <LBTChannelPauseCallback+0x13c>)
    6688:	468a      	mov	sl, r1
    668a:	4450      	add	r0, sl
    668c:	2109      	movs	r1, #9
    668e:	468a      	mov	sl, r1
    6690:	4482      	add	sl, r0
    6692:	7242      	strb	r2, [r0, #9]
    6694:	0a10      	lsrs	r0, r2, #8
    6696:	4651      	mov	r1, sl
    6698:	7048      	strb	r0, [r1, #1]
    669a:	0c10      	lsrs	r0, r2, #16
    669c:	7088      	strb	r0, [r1, #2]
    669e:	0e10      	lsrs	r0, r2, #24
    66a0:	70c8      	strb	r0, [r1, #3]
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    66a2:	4542      	cmp	r2, r8
    66a4:	d8cb      	bhi.n	663e <LBTChannelPauseCallback+0x76>
    66a6:	2a00      	cmp	r2, #0
    66a8:	d0c9      	beq.n	663e <LBTChannelPauseCallback+0x76>
                found = 1;
    66aa:	46a1      	mov	r9, r4
            if ( (RegParams.cmnParams.paramsType2.channelTimer[i] <= minim) && (RegParams.cmnParams.paramsType2.channelTimer[i] != 0) )
    66ac:	4690      	mov	r8, r2
    66ae:	e7c6      	b.n	663e <LBTChannelPauseCallback+0x76>
    if ( found == 1 )
    66b0:	464b      	mov	r3, r9
    66b2:	2b00      	cmp	r3, #0
    66b4:	d106      	bne.n	66c4 <LBTChannelPauseCallback+0xfc>
}
    66b6:	b005      	add	sp, #20
    66b8:	bc3c      	pop	{r2, r3, r4, r5}
    66ba:	4690      	mov	r8, r2
    66bc:	4699      	mov	r9, r3
    66be:	46a2      	mov	sl, r4
    66c0:	46ab      	mov	fp, r5
    66c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
        pLBTTimer->lastTimerValue = minim;
    66c4:	4b0f      	ldr	r3, [pc, #60]	; (6704 <LBTChannelPauseCallback+0x13c>)
    66c6:	2292      	movs	r2, #146	; 0x92
    66c8:	32ff      	adds	r2, #255	; 0xff
    66ca:	4641      	mov	r1, r8
    66cc:	5499      	strb	r1, [r3, r2]
    66ce:	4642      	mov	r2, r8
    66d0:	0a11      	lsrs	r1, r2, #8
    66d2:	001a      	movs	r2, r3
    66d4:	3292      	adds	r2, #146	; 0x92
    66d6:	32ff      	adds	r2, #255	; 0xff
    66d8:	7051      	strb	r1, [r2, #1]
    66da:	4641      	mov	r1, r8
    66dc:	0c09      	lsrs	r1, r1, #16
    66de:	7091      	strb	r1, [r2, #2]
    66e0:	4641      	mov	r1, r8
    66e2:	0e09      	lsrs	r1, r1, #24
    66e4:	70d1      	strb	r1, [r2, #3]
        SwTimerStart (pLBTTimer->timerId, MS_TO_US(minim), SW_TIMEOUT_RELATIVE, (void *)LBTChannelPauseCallback, NULL);
    66e6:	21fa      	movs	r1, #250	; 0xfa
    66e8:	0089      	lsls	r1, r1, #2
    66ea:	4642      	mov	r2, r8
    66ec:	4351      	muls	r1, r2
    66ee:	2296      	movs	r2, #150	; 0x96
    66f0:	32ff      	adds	r2, #255	; 0xff
    66f2:	5c98      	ldrb	r0, [r3, r2]
    66f4:	2300      	movs	r3, #0
    66f6:	9300      	str	r3, [sp, #0]
    66f8:	4b03      	ldr	r3, [pc, #12]	; (6708 <LBTChannelPauseCallback+0x140>)
    66fa:	2200      	movs	r2, #0
    66fc:	4c03      	ldr	r4, [pc, #12]	; (670c <LBTChannelPauseCallback+0x144>)
    66fe:	47a0      	blx	r4
}
    6700:	e7d9      	b.n	66b6 <LBTChannelPauseCallback+0xee>
    6702:	46c0      	nop			; (mov r8, r8)
    6704:	200013c8 	.word	0x200013c8
    6708:	000065c9 	.word	0x000065c9
    670c:	00008ebd 	.word	0x00008ebd

00006710 <ValidateDataRangeT2>:
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6710:	784a      	ldrb	r2, [r1, #1]
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6712:	230f      	movs	r3, #15
    6714:	4013      	ands	r3, r2
    if ( dataRate > RegParams.minDataRate )
    6716:	4907      	ldr	r1, [pc, #28]	; (6734 <ValidateDataRangeT2+0x24>)
    6718:	7f09      	ldrb	r1, [r1, #28]
		retVal = LORAWAN_INVALID_PARAMETER;
    671a:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    671c:	428b      	cmp	r3, r1
    671e:	d900      	bls.n	6722 <ValidateDataRangeT2+0x12>
}
    6720:	4770      	bx	lr
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6722:	0912      	lsrs	r2, r2, #4
		retVal = LORAWAN_INVALID_PARAMETER;
    6724:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6726:	428a      	cmp	r2, r1
    6728:	d8fa      	bhi.n	6720 <ValidateDataRangeT2+0x10>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    672a:	3802      	subs	r0, #2
	   || (dataRateMax < dataRateMin) )
    672c:	4293      	cmp	r3, r2
    672e:	d9f7      	bls.n	6720 <ValidateDataRangeT2+0x10>
		retVal = LORAWAN_INVALID_PARAMETER;
    6730:	3002      	adds	r0, #2
	return retVal;
    6732:	e7f5      	b.n	6720 <ValidateDataRangeT2+0x10>
    6734:	200013c8 	.word	0x200013c8

00006738 <setDataRangeT2>:
{
    6738:	b5f0      	push	{r4, r5, r6, r7, lr}
    673a:	46c6      	mov	lr, r8
    673c:	b500      	push	{lr}
    673e:	b082      	sub	sp, #8
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6740:	780d      	ldrb	r5, [r1, #0]
    6742:	784e      	ldrb	r6, [r1, #1]
	val_chid.channelIndex = update_dr.channelIndex;
    6744:	ab01      	add	r3, sp, #4
    6746:	701d      	strb	r5, [r3, #0]
	val_chid.allowedForDefaultChannels = ALL_CHANNELS;
    6748:	2201      	movs	r2, #1
    674a:	705a      	strb	r2, [r3, #1]
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    674c:	2012      	movs	r0, #18
    674e:	4b25      	ldr	r3, [pc, #148]	; (67e4 <setDataRangeT2+0xac>)
    6750:	4798      	blx	r3
		retVal = LORAWAN_INVALID_PARAMETER;
    6752:	240a      	movs	r4, #10
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6754:	2808      	cmp	r0, #8
    6756:	d004      	beq.n	6762 <setDataRangeT2+0x2a>
}
    6758:	0020      	movs	r0, r4
    675a:	b002      	add	sp, #8
    675c:	bc04      	pop	{r2}
    675e:	4690      	mov	r8, r2
    6760:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if((ValidateDataRangeT2(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelIdT2(CHANNEL_ID, &val_chid) != LORAWAN_SUCCESS))
    6762:	a901      	add	r1, sp, #4
    6764:	300d      	adds	r0, #13
    6766:	4b20      	ldr	r3, [pc, #128]	; (67e8 <setDataRangeT2+0xb0>)
    6768:	4798      	blx	r3
    676a:	0004      	movs	r4, r0
    676c:	2808      	cmp	r0, #8
    676e:	d001      	beq.n	6774 <setDataRangeT2+0x3c>
		retVal = LORAWAN_INVALID_PARAMETER;
    6770:	240a      	movs	r4, #10
    6772:	e7f1      	b.n	6758 <setDataRangeT2+0x20>
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6774:	4f1d      	ldr	r7, [pc, #116]	; (67ec <setDataRangeT2+0xb4>)
    6776:	793b      	ldrb	r3, [r7, #4]
    6778:	797a      	ldrb	r2, [r7, #5]
    677a:	0212      	lsls	r2, r2, #8
    677c:	431a      	orrs	r2, r3
    677e:	79bb      	ldrb	r3, [r7, #6]
    6780:	041b      	lsls	r3, r3, #16
    6782:	431a      	orrs	r2, r3
    6784:	79fb      	ldrb	r3, [r7, #7]
    6786:	061b      	lsls	r3, r3, #24
    6788:	4313      	orrs	r3, r2
    678a:	006a      	lsls	r2, r5, #1
    678c:	4690      	mov	r8, r2
    678e:	4443      	add	r3, r8
    6790:	705e      	strb	r6, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6792:	23f8      	movs	r3, #248	; 0xf8
    6794:	33ff      	adds	r3, #255	; 0xff
    6796:	5cfb      	ldrb	r3, [r7, r3]
    6798:	22fc      	movs	r2, #252	; 0xfc
    679a:	0052      	lsls	r2, r2, #1
    679c:	5cb8      	ldrb	r0, [r7, r2]
    679e:	0200      	lsls	r0, r0, #8
    67a0:	4318      	orrs	r0, r3
    67a2:	b2c1      	uxtb	r1, r0
    67a4:	0a00      	lsrs	r0, r0, #8
    67a6:	4e12      	ldr	r6, [pc, #72]	; (67f0 <setDataRangeT2+0xb8>)
    67a8:	47b0      	blx	r6
		RegParams.pOtherChParams[update_dr.channelIndex].parametersDefined |= DATA_RANGE_DEFINED;
    67aa:	7a3b      	ldrb	r3, [r7, #8]
    67ac:	7a7a      	ldrb	r2, [r7, #9]
    67ae:	0212      	lsls	r2, r2, #8
    67b0:	431a      	orrs	r2, r3
    67b2:	7abb      	ldrb	r3, [r7, #10]
    67b4:	041b      	lsls	r3, r3, #16
    67b6:	431a      	orrs	r2, r3
    67b8:	7afb      	ldrb	r3, [r7, #11]
    67ba:	061b      	lsls	r3, r3, #24
    67bc:	4313      	orrs	r3, r2
    67be:	4445      	add	r5, r8
    67c0:	00ad      	lsls	r5, r5, #2
    67c2:	195d      	adds	r5, r3, r5
    67c4:	7aeb      	ldrb	r3, [r5, #11]
    67c6:	2202      	movs	r2, #2
    67c8:	4313      	orrs	r3, r2
    67ca:	72eb      	strb	r3, [r5, #11]
		PDS_STORE(RegParams.regParamItems.ch_param_2_item_id);
    67cc:	23fa      	movs	r3, #250	; 0xfa
    67ce:	33ff      	adds	r3, #255	; 0xff
    67d0:	5cfb      	ldrb	r3, [r7, r3]
    67d2:	22fd      	movs	r2, #253	; 0xfd
    67d4:	0052      	lsls	r2, r2, #1
    67d6:	5cb8      	ldrb	r0, [r7, r2]
    67d8:	0200      	lsls	r0, r0, #8
    67da:	4318      	orrs	r0, r3
    67dc:	b2c1      	uxtb	r1, r0
    67de:	0a00      	lsrs	r0, r0, #8
    67e0:	47b0      	blx	r6
    67e2:	e7b9      	b.n	6758 <setDataRangeT2+0x20>
    67e4:	00006711 	.word	0x00006711
    67e8:	0000473d 	.word	0x0000473d
    67ec:	200013c8 	.word	0x200013c8
    67f0:	00007ff9 	.word	0x00007ff9

000067f4 <LORAREG_GetAttr_MaxPayloadT3>:
{
    67f4:	b530      	push	{r4, r5, lr}
	dataRate = *(uint8_t *)attrInput;
    67f6:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    67f8:	4916      	ldr	r1, [pc, #88]	; (6854 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    67fa:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    67fc:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    67fe:	4299      	cmp	r1, r3
    6800:	d215      	bcs.n	682e <LORAREG_GetAttr_MaxPayloadT3+0x3a>
	if(RegParams.cmnParams.paramsType2.txParams.uplinkDwellTime == 1)
    6802:	21ac      	movs	r1, #172	; 0xac
    6804:	31ff      	adds	r1, #255	; 0xff
    6806:	4c13      	ldr	r4, [pc, #76]	; (6854 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    6808:	5c61      	ldrb	r1, [r4, r1]
    680a:	07c9      	lsls	r1, r1, #31
    680c:	d411      	bmi.n	6832 <LORAREG_GetAttr_MaxPayloadT3+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    680e:	4d11      	ldr	r5, [pc, #68]	; (6854 <LORAREG_GetAttr_MaxPayloadT3+0x60>)
    6810:	7829      	ldrb	r1, [r5, #0]
    6812:	786c      	ldrb	r4, [r5, #1]
    6814:	0224      	lsls	r4, r4, #8
    6816:	430c      	orrs	r4, r1
    6818:	78a9      	ldrb	r1, [r5, #2]
    681a:	0409      	lsls	r1, r1, #16
    681c:	430c      	orrs	r4, r1
    681e:	78e9      	ldrb	r1, [r5, #3]
    6820:	0609      	lsls	r1, r1, #24
    6822:	4321      	orrs	r1, r4
    6824:	00db      	lsls	r3, r3, #3
    6826:	185b      	adds	r3, r3, r1
    6828:	789b      	ldrb	r3, [r3, #2]
    682a:	7013      	strb	r3, [r2, #0]
}
    682c:	bd30      	pop	{r4, r5, pc}
	StackRetStatus_t result = LORAWAN_SUCCESS;
    682e:	3802      	subs	r0, #2
    6830:	e7e7      	b.n	6802 <LORAREG_GetAttr_MaxPayloadT3+0xe>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt1;
    6832:	0025      	movs	r5, r4
    6834:	7821      	ldrb	r1, [r4, #0]
    6836:	7864      	ldrb	r4, [r4, #1]
    6838:	0224      	lsls	r4, r4, #8
    683a:	430c      	orrs	r4, r1
    683c:	78a9      	ldrb	r1, [r5, #2]
    683e:	0409      	lsls	r1, r1, #16
    6840:	430c      	orrs	r4, r1
    6842:	78e9      	ldrb	r1, [r5, #3]
    6844:	0609      	lsls	r1, r1, #24
    6846:	4321      	orrs	r1, r4
    6848:	00db      	lsls	r3, r3, #3
    684a:	1859      	adds	r1, r3, r1
    684c:	78cb      	ldrb	r3, [r1, #3]
    684e:	7013      	strb	r3, [r2, #0]
    6850:	e7ec      	b.n	682c <LORAREG_GetAttr_MaxPayloadT3+0x38>
    6852:	46c0      	nop			; (mov r8, r8)
    6854:	200013c8 	.word	0x200013c8

00006858 <LORAREG_GetAttr_RxWindowSizeT2>:
{
    6858:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    685a:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    685c:	490c      	ldr	r1, [pc, #48]	; (6890 <LORAREG_GetAttr_RxWindowSizeT2+0x38>)
    685e:	7f09      	ldrb	r1, [r1, #28]
		return LORAWAN_INVALID_PARAMETER;
    6860:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6862:	4299      	cmp	r1, r3
    6864:	d200      	bcs.n	6868 <LORAREG_GetAttr_RxWindowSizeT2+0x10>
}
    6866:	bd10      	pop	{r4, pc}
		*(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;
    6868:	4c09      	ldr	r4, [pc, #36]	; (6890 <LORAREG_GetAttr_RxWindowSizeT2+0x38>)
    686a:	7821      	ldrb	r1, [r4, #0]
    686c:	7860      	ldrb	r0, [r4, #1]
    686e:	0200      	lsls	r0, r0, #8
    6870:	4308      	orrs	r0, r1
    6872:	78a1      	ldrb	r1, [r4, #2]
    6874:	0409      	lsls	r1, r1, #16
    6876:	4308      	orrs	r0, r1
    6878:	78e1      	ldrb	r1, [r4, #3]
    687a:	0609      	lsls	r1, r1, #24
    687c:	4301      	orrs	r1, r0
    687e:	00db      	lsls	r3, r3, #3
    6880:	5c58      	ldrb	r0, [r3, r1]
    6882:	185b      	adds	r3, r3, r1
    6884:	785b      	ldrb	r3, [r3, #1]
    6886:	021b      	lsls	r3, r3, #8
    6888:	4303      	orrs	r3, r0
    688a:	8013      	strh	r3, [r2, #0]
	return result;
    688c:	2008      	movs	r0, #8
    688e:	e7ea      	b.n	6866 <LORAREG_GetAttr_RxWindowSizeT2+0xe>
    6890:	200013c8 	.word	0x200013c8

00006894 <LORAREG_GetAttr_RxWindowOffsetT2>:
{
    6894:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6896:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6898:	490b      	ldr	r1, [pc, #44]	; (68c8 <LORAREG_GetAttr_RxWindowOffsetT2+0x34>)
    689a:	7f09      	ldrb	r1, [r1, #28]
		return LORAWAN_INVALID_PARAMETER;
    689c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    689e:	4299      	cmp	r1, r3
    68a0:	d200      	bcs.n	68a4 <LORAREG_GetAttr_RxWindowOffsetT2+0x10>
}
    68a2:	bd10      	pop	{r4, pc}
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    68a4:	4c08      	ldr	r4, [pc, #32]	; (68c8 <LORAREG_GetAttr_RxWindowOffsetT2+0x34>)
    68a6:	7821      	ldrb	r1, [r4, #0]
    68a8:	7860      	ldrb	r0, [r4, #1]
    68aa:	0200      	lsls	r0, r0, #8
    68ac:	4308      	orrs	r0, r1
    68ae:	78a1      	ldrb	r1, [r4, #2]
    68b0:	0409      	lsls	r1, r1, #16
    68b2:	4308      	orrs	r0, r1
    68b4:	78e1      	ldrb	r1, [r4, #3]
    68b6:	0609      	lsls	r1, r1, #24
    68b8:	4301      	orrs	r1, r0
    68ba:	00db      	lsls	r3, r3, #3
    68bc:	185b      	adds	r3, r3, r1
    68be:	791b      	ldrb	r3, [r3, #4]
    68c0:	b25b      	sxtb	r3, r3
    68c2:	7013      	strb	r3, [r2, #0]
	return result;
    68c4:	2008      	movs	r0, #8
    68c6:	e7ec      	b.n	68a2 <LORAREG_GetAttr_RxWindowOffsetT2+0xe>
    68c8:	200013c8 	.word	0x200013c8

000068cc <LORAREG_GetAttr_MaxPayloadT2>:
{
    68cc:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    68ce:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    68d0:	490b      	ldr	r1, [pc, #44]	; (6900 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    68d2:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    68d4:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    68d6:	4299      	cmp	r1, r3
    68d8:	d200      	bcs.n	68dc <LORAREG_GetAttr_MaxPayloadT2+0x10>
}
    68da:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    68dc:	4c08      	ldr	r4, [pc, #32]	; (6900 <LORAREG_GetAttr_MaxPayloadT2+0x34>)
    68de:	7821      	ldrb	r1, [r4, #0]
    68e0:	7860      	ldrb	r0, [r4, #1]
    68e2:	0200      	lsls	r0, r0, #8
    68e4:	4308      	orrs	r0, r1
    68e6:	78a1      	ldrb	r1, [r4, #2]
    68e8:	0409      	lsls	r1, r1, #16
    68ea:	4308      	orrs	r0, r1
    68ec:	78e1      	ldrb	r1, [r4, #3]
    68ee:	0609      	lsls	r1, r1, #24
    68f0:	4301      	orrs	r1, r0
    68f2:	00db      	lsls	r3, r3, #3
    68f4:	185b      	adds	r3, r3, r1
    68f6:	789b      	ldrb	r3, [r3, #2]
    68f8:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    68fa:	2008      	movs	r0, #8
	return result;
    68fc:	e7ed      	b.n	68da <LORAREG_GetAttr_MaxPayloadT2+0xe>
    68fe:	46c0      	nop			; (mov r8, r8)
    6900:	200013c8 	.word	0x200013c8

00006904 <LORAREG_GetAttr_ModulationAttrT2>:
{
    6904:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6906:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6908:	490b      	ldr	r1, [pc, #44]	; (6938 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    690a:	7f09      	ldrb	r1, [r1, #28]
		result = LORAWAN_INVALID_PARAMETER;
    690c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    690e:	4299      	cmp	r1, r3
    6910:	d200      	bcs.n	6914 <LORAREG_GetAttr_ModulationAttrT2+0x10>
}
    6912:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    6914:	4c08      	ldr	r4, [pc, #32]	; (6938 <LORAREG_GetAttr_ModulationAttrT2+0x34>)
    6916:	7821      	ldrb	r1, [r4, #0]
    6918:	7860      	ldrb	r0, [r4, #1]
    691a:	0200      	lsls	r0, r0, #8
    691c:	4308      	orrs	r0, r1
    691e:	78a1      	ldrb	r1, [r4, #2]
    6920:	0409      	lsls	r1, r1, #16
    6922:	4308      	orrs	r0, r1
    6924:	78e1      	ldrb	r1, [r4, #3]
    6926:	0609      	lsls	r1, r1, #24
    6928:	4301      	orrs	r1, r0
    692a:	00db      	lsls	r3, r3, #3
    692c:	185b      	adds	r3, r3, r1
    692e:	79db      	ldrb	r3, [r3, #7]
    6930:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6932:	2008      	movs	r0, #8
	return result;
    6934:	e7ed      	b.n	6912 <LORAREG_GetAttr_ModulationAttrT2+0xe>
    6936:	46c0      	nop			; (mov r8, r8)
    6938:	200013c8 	.word	0x200013c8

0000693c <LORAREG_GetAttr_BandwidthAttrT2>:
{
    693c:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    693e:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6940:	490b      	ldr	r1, [pc, #44]	; (6970 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    6942:	7f09      	ldrb	r1, [r1, #28]
		result = LORAWAN_INVALID_PARAMETER;
    6944:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    6946:	4299      	cmp	r1, r3
    6948:	d200      	bcs.n	694c <LORAREG_GetAttr_BandwidthAttrT2+0x10>
}
    694a:	bd10      	pop	{r4, pc}
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    694c:	4c08      	ldr	r4, [pc, #32]	; (6970 <LORAREG_GetAttr_BandwidthAttrT2+0x34>)
    694e:	7821      	ldrb	r1, [r4, #0]
    6950:	7860      	ldrb	r0, [r4, #1]
    6952:	0200      	lsls	r0, r0, #8
    6954:	4308      	orrs	r0, r1
    6956:	78a1      	ldrb	r1, [r4, #2]
    6958:	0409      	lsls	r1, r1, #16
    695a:	4308      	orrs	r0, r1
    695c:	78e1      	ldrb	r1, [r4, #3]
    695e:	0609      	lsls	r1, r1, #24
    6960:	4301      	orrs	r1, r0
    6962:	00db      	lsls	r3, r3, #3
    6964:	185b      	adds	r3, r3, r1
    6966:	799b      	ldrb	r3, [r3, #6]
    6968:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    696a:	2008      	movs	r0, #8
	return result;
    696c:	e7ed      	b.n	694a <LORAREG_GetAttr_BandwidthAttrT2+0xe>
    696e:	46c0      	nop			; (mov r8, r8)
    6970:	200013c8 	.word	0x200013c8

00006974 <LORAREG_GetAttr_SpreadFactorT2>:
{
    6974:	b510      	push	{r4, lr}
	dataRate = *(uint8_t *)attrInput;
    6976:	780b      	ldrb	r3, [r1, #0]
    if ( dataRate > RegParams.minDataRate )
    6978:	490b      	ldr	r1, [pc, #44]	; (69a8 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    697a:	7f09      	ldrb	r1, [r1, #28]
		result =  LORAWAN_INVALID_PARAMETER;
    697c:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    697e:	4299      	cmp	r1, r3
    6980:	d200      	bcs.n	6984 <LORAREG_GetAttr_SpreadFactorT2+0x10>
}
    6982:	bd10      	pop	{r4, pc}
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    6984:	4c08      	ldr	r4, [pc, #32]	; (69a8 <LORAREG_GetAttr_SpreadFactorT2+0x34>)
    6986:	7821      	ldrb	r1, [r4, #0]
    6988:	7860      	ldrb	r0, [r4, #1]
    698a:	0200      	lsls	r0, r0, #8
    698c:	4308      	orrs	r0, r1
    698e:	78a1      	ldrb	r1, [r4, #2]
    6990:	0409      	lsls	r1, r1, #16
    6992:	4308      	orrs	r0, r1
    6994:	78e1      	ldrb	r1, [r4, #3]
    6996:	0609      	lsls	r1, r1, #24
    6998:	4301      	orrs	r1, r0
    699a:	00db      	lsls	r3, r3, #3
    699c:	185b      	adds	r3, r3, r1
    699e:	795b      	ldrb	r3, [r3, #5]
    69a0:	7013      	strb	r3, [r2, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    69a2:	2008      	movs	r0, #8
	return result;
    69a4:	e7ed      	b.n	6982 <LORAREG_GetAttr_SpreadFactorT2+0xe>
    69a6:	46c0      	nop			; (mov r8, r8)
    69a8:	200013c8 	.word	0x200013c8

000069ac <ValidateChMaskChCntl>:
{
    69ac:	b500      	push	{lr}
    69ae:	b083      	sub	sp, #12
	ValChMaskCntl_t chMaskchCntl = * (ValChMaskCntl_t *)attrInput;
    69b0:	2204      	movs	r2, #4
    69b2:	a801      	add	r0, sp, #4
    69b4:	4b05      	ldr	r3, [pc, #20]	; (69cc <ValidateChMaskChCntl+0x20>)
    69b6:	4798      	blx	r3
	result = ((ValidateChannelMask(CHANNEL_MASK, (void *)&chMaskchCntl.chnlMask)) | (ValidateChannelMaskCntl(CHANNEL_MASK_CNTL,  (void *)&chMaskchCntl.chnlMaskCntl)));		
    69b8:	a901      	add	r1, sp, #4
    69ba:	201b      	movs	r0, #27
    69bc:	4b04      	ldr	r3, [pc, #16]	; (69d0 <ValidateChMaskChCntl+0x24>)
    69be:	4798      	blx	r3
    69c0:	2308      	movs	r3, #8
    69c2:	4318      	orrs	r0, r3
    return result;
    69c4:	b2c0      	uxtb	r0, r0
}
    69c6:	b003      	add	sp, #12
    69c8:	bd00      	pop	{pc}
    69ca:	46c0      	nop			; (mov r8, r8)
    69cc:	00013dad 	.word	0x00013dad
    69d0:	00004825 	.word	0x00004825

000069d4 <LORAREG_GetAttr_NewTxChConfigT2>:
{
    69d4:	b5f0      	push	{r4, r5, r6, r7, lr}
    69d6:	b083      	sub	sp, #12
    69d8:	0015      	movs	r5, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    69da:	788c      	ldrb	r4, [r1, #2]
    if ( dataRate > RegParams.minDataRate )
    69dc:	4b2e      	ldr	r3, [pc, #184]	; (6a98 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    69de:	7f1b      	ldrb	r3, [r3, #28]
		result = LORAWAN_INVALID_PARAMETER;
    69e0:	200a      	movs	r0, #10
    if ( dataRate > RegParams.minDataRate )
    69e2:	42a3      	cmp	r3, r4
    69e4:	d205      	bcs.n	69f2 <LORAREG_GetAttr_NewTxChConfigT2+0x1e>
}
    69e6:	b003      	add	sp, #12
    69e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    69ea:	2900      	cmp	r1, #0
    69ec:	d10f      	bne.n	6a0e <LORAREG_GetAttr_NewTxChConfigT2+0x3a>
		currDr = DR2;
    69ee:	2402      	movs	r4, #2
    69f0:	e00d      	b.n	6a0e <LORAREG_GetAttr_NewTxChConfigT2+0x3a>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    69f2:	784e      	ldrb	r6, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    69f4:	2325      	movs	r3, #37	; 0x25
    69f6:	4a28      	ldr	r2, [pc, #160]	; (6a98 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    69f8:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    69fa:	200a      	movs	r0, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    69fc:	429e      	cmp	r6, r3
    69fe:	dcf2      	bgt.n	69e6 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
		result = GetTxChannelConfig2(newTxChannelReq.transmissionType,newTxChannelReq.txPwr,newTxChannelReq.currDr,(radioConfig_t*)attrOutput);
    6a00:	7809      	ldrb	r1, [r1, #0]
	if(((((1 << RegParams.band) & (ISM_ASBAND)) || ((1 << RegParams.band) & (1 << ISM_JPN923))) != 0) && (transmissionType == 0))
    6a02:	2326      	movs	r3, #38	; 0x26
    6a04:	5cd2      	ldrb	r2, [r2, r3]
    6a06:	4b25      	ldr	r3, [pc, #148]	; (6a9c <LORAREG_GetAttr_NewTxChConfigT2+0xc8>)
    6a08:	4113      	asrs	r3, r2
    6a0a:	07db      	lsls	r3, r3, #31
    6a0c:	d4ed      	bmi.n	69ea <LORAREG_GetAttr_NewTxChConfigT2+0x16>
	result = SearchAvailableChannel2 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    6a0e:	2322      	movs	r3, #34	; 0x22
    6a10:	4a21      	ldr	r2, [pc, #132]	; (6a98 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6a12:	5cd0      	ldrb	r0, [r2, r3]
    6a14:	466b      	mov	r3, sp
    6a16:	3307      	adds	r3, #7
    6a18:	0022      	movs	r2, r4
    6a1a:	4f21      	ldr	r7, [pc, #132]	; (6aa0 <LORAREG_GetAttr_NewTxChConfigT2+0xcc>)
    6a1c:	47b8      	blx	r7
	if (result == LORAWAN_SUCCESS)
    6a1e:	2808      	cmp	r0, #8
    6a20:	d1e1      	bne.n	69e6 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
		RegParams.lastUsedChannelIndex = channelIndex;
    6a22:	466b      	mov	r3, sp
    6a24:	79df      	ldrb	r7, [r3, #7]
    6a26:	4b1c      	ldr	r3, [pc, #112]	; (6a98 <LORAREG_GetAttr_NewTxChConfigT2+0xc4>)
    6a28:	2227      	movs	r2, #39	; 0x27
    6a2a:	549f      	strb	r7, [r3, r2]
		radioConfig->frequency = RegParams.pOtherChParams[channelIndex].ulfrequency;
    6a2c:	7a19      	ldrb	r1, [r3, #8]
    6a2e:	7a5a      	ldrb	r2, [r3, #9]
    6a30:	0212      	lsls	r2, r2, #8
    6a32:	430a      	orrs	r2, r1
    6a34:	7a99      	ldrb	r1, [r3, #10]
    6a36:	0409      	lsls	r1, r1, #16
    6a38:	430a      	orrs	r2, r1
    6a3a:	7ad9      	ldrb	r1, [r3, #11]
    6a3c:	0609      	lsls	r1, r1, #24
    6a3e:	4311      	orrs	r1, r2
    6a40:	007a      	lsls	r2, r7, #1
    6a42:	19d2      	adds	r2, r2, r7
    6a44:	0092      	lsls	r2, r2, #2
    6a46:	5c57      	ldrb	r7, [r2, r1]
    6a48:	1852      	adds	r2, r2, r1
    6a4a:	7851      	ldrb	r1, [r2, #1]
    6a4c:	0209      	lsls	r1, r1, #8
    6a4e:	430f      	orrs	r7, r1
    6a50:	7891      	ldrb	r1, [r2, #2]
    6a52:	0409      	lsls	r1, r1, #16
    6a54:	4339      	orrs	r1, r7
    6a56:	78d2      	ldrb	r2, [r2, #3]
    6a58:	0612      	lsls	r2, r2, #24
    6a5a:	430a      	orrs	r2, r1
    6a5c:	602a      	str	r2, [r5, #0]
		radioConfig->txPower = RegParams.maxTxPwr - 2 *txPwrIndx;
    6a5e:	0076      	lsls	r6, r6, #1
    6a60:	2220      	movs	r2, #32
    6a62:	5c9a      	ldrb	r2, [r3, r2]
    6a64:	1b96      	subs	r6, r2, r6
    6a66:	722e      	strb	r6, [r5, #8]
		radioConfig->freq_hop_period = DISABLED ;
    6a68:	2200      	movs	r2, #0
    6a6a:	80aa      	strh	r2, [r5, #4]
		radioConfig->modulation = RegParams.pDrParams[currDr].modulation;
    6a6c:	7819      	ldrb	r1, [r3, #0]
    6a6e:	785a      	ldrb	r2, [r3, #1]
    6a70:	0212      	lsls	r2, r2, #8
    6a72:	4311      	orrs	r1, r2
    6a74:	789a      	ldrb	r2, [r3, #2]
    6a76:	0412      	lsls	r2, r2, #16
    6a78:	430a      	orrs	r2, r1
    6a7a:	78db      	ldrb	r3, [r3, #3]
    6a7c:	061b      	lsls	r3, r3, #24
    6a7e:	4313      	orrs	r3, r2
    6a80:	00e4      	lsls	r4, r4, #3
    6a82:	191c      	adds	r4, r3, r4
    6a84:	79e3      	ldrb	r3, [r4, #7]
    6a86:	726b      	strb	r3, [r5, #9]
		radioConfig->bandwidth = RegParams.pDrParams[currDr].bandwidth;
    6a88:	79a3      	ldrb	r3, [r4, #6]
    6a8a:	72ab      	strb	r3, [r5, #10]
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    6a8c:	7963      	ldrb	r3, [r4, #5]
    6a8e:	72eb      	strb	r3, [r5, #11]
		radioConfig->ecrConfig.override = false;
    6a90:	2300      	movs	r3, #0
    6a92:	71eb      	strb	r3, [r5, #7]
    6a94:	e7a7      	b.n	69e6 <LORAREG_GetAttr_NewTxChConfigT2+0x12>
    6a96:	46c0      	nop			; (mov r8, r8)
    6a98:	200013c8 	.word	0x200013c8
    6a9c:	00007fe0 	.word	0x00007fe0
    6aa0:	00004c29 	.word	0x00004c29

00006aa4 <setChannelIdStatus>:
{
    6aa4:	b510      	push	{r4, lr}
    uint8_t channelId = *(uint8_t *)attrInput;
    6aa6:	7808      	ldrb	r0, [r1, #0]
    if (channelId >= RegParams.maxChannels)
    6aa8:	2322      	movs	r3, #34	; 0x22
    6aaa:	4a05      	ldr	r2, [pc, #20]	; (6ac0 <setChannelIdStatus+0x1c>)
    6aac:	56d3      	ldrsb	r3, [r2, r3]
    6aae:	4298      	cmp	r0, r3
    6ab0:	db01      	blt.n	6ab6 <setChannelIdStatus+0x12>
		retVal = LORAWAN_INVALID_PARAMETER;
    6ab2:	200a      	movs	r0, #10
}
    6ab4:	bd10      	pop	{r4, pc}
		UpdateChannelIdStatus(updateChid.channelIndex,updateChid.statusNew);
    6ab6:	7849      	ldrb	r1, [r1, #1]
    6ab8:	4b02      	ldr	r3, [pc, #8]	; (6ac4 <setChannelIdStatus+0x20>)
    6aba:	4798      	blx	r3
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6abc:	2008      	movs	r0, #8
	return retVal;
    6abe:	e7f9      	b.n	6ab4 <setChannelIdStatus+0x10>
    6ac0:	200013c8 	.word	0x200013c8
    6ac4:	00004ddd 	.word	0x00004ddd

00006ac8 <ValidateDataRange>:
{
    6ac8:	b530      	push	{r4, r5, lr}
	uint8_t maxTxDR = RegParams.cmnParams.paramsType1.maxTxDR;
    6aca:	233a      	movs	r3, #58	; 0x3a
    6acc:	33ff      	adds	r3, #255	; 0xff
    6ace:	4a17      	ldr	r2, [pc, #92]	; (6b2c <ValidateDataRange+0x64>)
    6ad0:	5cd3      	ldrb	r3, [r2, r3]
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6ad2:	784a      	ldrb	r2, [r1, #1]
	dataRateMax = (val_drange.dataRangeNew & FIRST_NIBBLE) >> SHIFT4;
    6ad4:	0914      	lsrs	r4, r2, #4
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6ad6:	200a      	movs	r0, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6ad8:	42a3      	cmp	r3, r4
    6ada:	d213      	bcs.n	6b04 <ValidateDataRange+0x3c>
}
    6adc:	bd30      	pop	{r4, r5, pc}
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6ade:	2022      	movs	r0, #34	; 0x22
    6ae0:	4d12      	ldr	r5, [pc, #72]	; (6b2c <ValidateDataRange+0x64>)
    6ae2:	562d      	ldrsb	r5, [r5, r0]
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6ae4:	381a      	subs	r0, #26
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6ae6:	42a9      	cmp	r1, r5
    6ae8:	daf8      	bge.n	6adc <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6aea:	3002      	adds	r0, #2
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMin != maxTxDR)) ||
    6aec:	4293      	cmp	r3, r2
    6aee:	d1f5      	bne.n	6adc <ValidateDataRange+0x14>
	   ((chId >= RegParams.cmnParams.paramsType1.Max_125khzChan) && (chId < RegParams.maxChannels) && (dataRateMax != maxTxDR)))
    6af0:	42a3      	cmp	r3, r4
    6af2:	d005      	beq.n	6b00 <ValidateDataRange+0x38>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6af4:	200a      	movs	r0, #10
	return retVal;
    6af6:	e7f1      	b.n	6adc <ValidateDataRange+0x14>
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6af8:	200a      	movs	r0, #10
    6afa:	e7ef      	b.n	6adc <ValidateDataRange+0x14>
    6afc:	200a      	movs	r0, #10
    6afe:	e7ed      	b.n	6adc <ValidateDataRange+0x14>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6b00:	2008      	movs	r0, #8
    6b02:	e7eb      	b.n	6adc <ValidateDataRange+0x14>
	dataRateMin = val_drange.dataRangeNew & LAST_NIBBLE;
    6b04:	200f      	movs	r0, #15
    6b06:	4002      	ands	r2, r0
	    retVal = LORAWAN_INVALID_PARAMETER;	   
    6b08:	3805      	subs	r0, #5
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6b0a:	4293      	cmp	r3, r2
    6b0c:	d3e6      	bcc.n	6adc <ValidateDataRange+0x14>
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    6b0e:	42a2      	cmp	r2, r4
    6b10:	d8e4      	bhi.n	6adc <ValidateDataRange+0x14>
	memcpy(&val_drange,attrInput,sizeof(ValUpdateDrange_t));
    6b12:	7809      	ldrb	r1, [r1, #0]
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    6b14:	209e      	movs	r0, #158	; 0x9e
    6b16:	0040      	lsls	r0, r0, #1
	if((ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMax) != LORAWAN_SUCCESS ) || (ValidateDataRateTxT1(TX_DATARATE, (void *)&dataRateMin) != LORAWAN_SUCCESS ) || dataRateMax < dataRateMin || 
    6b18:	4d04      	ldr	r5, [pc, #16]	; (6b2c <ValidateDataRange+0x64>)
    6b1a:	5c28      	ldrb	r0, [r5, r0]
    6b1c:	4288      	cmp	r0, r1
    6b1e:	d9de      	bls.n	6ade <ValidateDataRange+0x16>
	   ((chId < RegParams.cmnParams.paramsType1.Max_125khzChan) && ((dataRateMin == maxTxDR) || (dataRateMax == maxTxDR))) || 
    6b20:	4293      	cmp	r3, r2
    6b22:	d0e9      	beq.n	6af8 <ValidateDataRange+0x30>
    6b24:	42a3      	cmp	r3, r4
    6b26:	d0e9      	beq.n	6afc <ValidateDataRange+0x34>
	StackRetStatus_t retVal = LORAWAN_SUCCESS;
    6b28:	2008      	movs	r0, #8
    6b2a:	e7d7      	b.n	6adc <ValidateDataRange+0x14>
    6b2c:	200013c8 	.word	0x200013c8

00006b30 <setDataRange>:
{
    6b30:	b570      	push	{r4, r5, r6, lr}
    6b32:	000d      	movs	r5, r1
	if((ValidateDataRange(DATA_RANGE, attrInput) != LORAWAN_SUCCESS) || (ValidateChannelId(CHANNEL_ID, &update_dr.channelIndex) != LORAWAN_SUCCESS))
    6b34:	2012      	movs	r0, #18
    6b36:	4b16      	ldr	r3, [pc, #88]	; (6b90 <setDataRange+0x60>)
    6b38:	4798      	blx	r3
    6b3a:	0004      	movs	r4, r0
    6b3c:	2808      	cmp	r0, #8
    6b3e:	d002      	beq.n	6b46 <setDataRange+0x16>
		retVal = LORAWAN_INVALID_PARAMETER;
    6b40:	240a      	movs	r4, #10
}
    6b42:	0020      	movs	r0, r4
    6b44:	bd70      	pop	{r4, r5, r6, pc}
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6b46:	782b      	ldrb	r3, [r5, #0]
    if (channelId >= RegParams.maxChannels)
    6b48:	2222      	movs	r2, #34	; 0x22
    6b4a:	4912      	ldr	r1, [pc, #72]	; (6b94 <setDataRange+0x64>)
    6b4c:	568a      	ldrsb	r2, [r1, r2]
    6b4e:	4293      	cmp	r3, r2
    6b50:	db01      	blt.n	6b56 <setDataRange+0x26>
		retVal = LORAWAN_INVALID_PARAMETER;
    6b52:	3402      	adds	r4, #2
    6b54:	e7f5      	b.n	6b42 <setDataRange+0x12>
	memcpy((void *)&update_dr,attrInput,sizeof(ValUpdateDrange_t));
    6b56:	786d      	ldrb	r5, [r5, #1]
		RegParams.pChParams[update_dr.channelIndex].dataRange.value = update_dr.dataRangeNew;
    6b58:	4a0e      	ldr	r2, [pc, #56]	; (6b94 <setDataRange+0x64>)
    6b5a:	7911      	ldrb	r1, [r2, #4]
    6b5c:	7950      	ldrb	r0, [r2, #5]
    6b5e:	0200      	lsls	r0, r0, #8
    6b60:	4308      	orrs	r0, r1
    6b62:	7991      	ldrb	r1, [r2, #6]
    6b64:	0409      	lsls	r1, r1, #16
    6b66:	4308      	orrs	r0, r1
    6b68:	79d1      	ldrb	r1, [r2, #7]
    6b6a:	0609      	lsls	r1, r1, #24
    6b6c:	4301      	orrs	r1, r0
    6b6e:	005b      	lsls	r3, r3, #1
    6b70:	185b      	adds	r3, r3, r1
    6b72:	705d      	strb	r5, [r3, #1]
		PDS_STORE(RegParams.regParamItems.ch_param_1_item_id);
    6b74:	23f8      	movs	r3, #248	; 0xf8
    6b76:	33ff      	adds	r3, #255	; 0xff
    6b78:	5cd3      	ldrb	r3, [r2, r3]
    6b7a:	21fc      	movs	r1, #252	; 0xfc
    6b7c:	0049      	lsls	r1, r1, #1
    6b7e:	5c50      	ldrb	r0, [r2, r1]
    6b80:	0200      	lsls	r0, r0, #8
    6b82:	4318      	orrs	r0, r3
    6b84:	b2c1      	uxtb	r1, r0
    6b86:	0a00      	lsrs	r0, r0, #8
    6b88:	4b03      	ldr	r3, [pc, #12]	; (6b98 <setDataRange+0x68>)
    6b8a:	4798      	blx	r3
	return retVal;
    6b8c:	e7d9      	b.n	6b42 <setDataRange+0x12>
    6b8e:	46c0      	nop			; (mov r8, r8)
    6b90:	00006ac9 	.word	0x00006ac9
    6b94:	200013c8 	.word	0x200013c8
    6b98:	00007ff9 	.word	0x00007ff9

00006b9c <LORAREG_GetAttr_RxWindowSizeT1>:
{
    6b9c:	b570      	push	{r4, r5, r6, lr}
    6b9e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6ba0:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6ba2:	233a      	movs	r3, #58	; 0x3a
    6ba4:	33ff      	adds	r3, #255	; 0xff
    6ba6:	4a0f      	ldr	r2, [pc, #60]	; (6be4 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    6ba8:	5cd3      	ldrb	r3, [r2, r3]
    6baa:	42a3      	cmp	r3, r4
    6bac:	d205      	bcs.n	6bba <LORAREG_GetAttr_RxWindowSizeT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6bae:	200f      	movs	r0, #15
    6bb0:	4b0d      	ldr	r3, [pc, #52]	; (6be8 <LORAREG_GetAttr_RxWindowSizeT1+0x4c>)
    6bb2:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    6bb4:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6bb6:	2808      	cmp	r0, #8
    6bb8:	d112      	bne.n	6be0 <LORAREG_GetAttr_RxWindowSizeT1+0x44>
	    *(uint16_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowSize;	
    6bba:	490a      	ldr	r1, [pc, #40]	; (6be4 <LORAREG_GetAttr_RxWindowSizeT1+0x48>)
    6bbc:	780b      	ldrb	r3, [r1, #0]
    6bbe:	784a      	ldrb	r2, [r1, #1]
    6bc0:	0212      	lsls	r2, r2, #8
    6bc2:	431a      	orrs	r2, r3
    6bc4:	788b      	ldrb	r3, [r1, #2]
    6bc6:	041b      	lsls	r3, r3, #16
    6bc8:	431a      	orrs	r2, r3
    6bca:	78cb      	ldrb	r3, [r1, #3]
    6bcc:	061b      	lsls	r3, r3, #24
    6bce:	4313      	orrs	r3, r2
    6bd0:	00e4      	lsls	r4, r4, #3
    6bd2:	5ce2      	ldrb	r2, [r4, r3]
    6bd4:	18e4      	adds	r4, r4, r3
    6bd6:	7863      	ldrb	r3, [r4, #1]
    6bd8:	021b      	lsls	r3, r3, #8
    6bda:	4313      	orrs	r3, r2
    6bdc:	802b      	strh	r3, [r5, #0]
	return result;
    6bde:	2308      	movs	r3, #8
}
    6be0:	0018      	movs	r0, r3
    6be2:	bd70      	pop	{r4, r5, r6, pc}
    6be4:	200013c8 	.word	0x200013c8
    6be8:	000046d9 	.word	0x000046d9

00006bec <LORAREG_GetAttr_RxWindowOffsetT1>:
{
    6bec:	b570      	push	{r4, r5, r6, lr}
    6bee:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6bf0:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6bf2:	233a      	movs	r3, #58	; 0x3a
    6bf4:	33ff      	adds	r3, #255	; 0xff
    6bf6:	4a0e      	ldr	r2, [pc, #56]	; (6c30 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    6bf8:	5cd3      	ldrb	r3, [r2, r3]
    6bfa:	42a3      	cmp	r3, r4
    6bfc:	d205      	bcs.n	6c0a <LORAREG_GetAttr_RxWindowOffsetT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6bfe:	200f      	movs	r0, #15
    6c00:	4b0c      	ldr	r3, [pc, #48]	; (6c34 <LORAREG_GetAttr_RxWindowOffsetT1+0x48>)
    6c02:	4798      	blx	r3
		return LORAWAN_INVALID_PARAMETER;
    6c04:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6c06:	2808      	cmp	r0, #8
    6c08:	d110      	bne.n	6c2c <LORAREG_GetAttr_RxWindowOffsetT1+0x40>
		*(int8_t *)attrOutput = RegParams.pDrParams[dataRate].rxWindowOffset;
    6c0a:	4909      	ldr	r1, [pc, #36]	; (6c30 <LORAREG_GetAttr_RxWindowOffsetT1+0x44>)
    6c0c:	780b      	ldrb	r3, [r1, #0]
    6c0e:	784a      	ldrb	r2, [r1, #1]
    6c10:	0212      	lsls	r2, r2, #8
    6c12:	431a      	orrs	r2, r3
    6c14:	788b      	ldrb	r3, [r1, #2]
    6c16:	041b      	lsls	r3, r3, #16
    6c18:	431a      	orrs	r2, r3
    6c1a:	78cb      	ldrb	r3, [r1, #3]
    6c1c:	061b      	lsls	r3, r3, #24
    6c1e:	4313      	orrs	r3, r2
    6c20:	00e4      	lsls	r4, r4, #3
    6c22:	18e3      	adds	r3, r4, r3
    6c24:	791b      	ldrb	r3, [r3, #4]
    6c26:	b25b      	sxtb	r3, r3
    6c28:	702b      	strb	r3, [r5, #0]
	return result;
    6c2a:	2308      	movs	r3, #8
}
    6c2c:	0018      	movs	r0, r3
    6c2e:	bd70      	pop	{r4, r5, r6, pc}
    6c30:	200013c8 	.word	0x200013c8
    6c34:	000046d9 	.word	0x000046d9

00006c38 <LORAREG_GetAttr_MaxPayloadT1>:
{
    6c38:	b570      	push	{r4, r5, r6, lr}
    6c3a:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6c3c:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6c3e:	233a      	movs	r3, #58	; 0x3a
    6c40:	33ff      	adds	r3, #255	; 0xff
    6c42:	4a0e      	ldr	r2, [pc, #56]	; (6c7c <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    6c44:	5cd3      	ldrb	r3, [r2, r3]
    6c46:	42a3      	cmp	r3, r4
    6c48:	d205      	bcs.n	6c56 <LORAREG_GetAttr_MaxPayloadT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6c4a:	200f      	movs	r0, #15
    6c4c:	4b0c      	ldr	r3, [pc, #48]	; (6c80 <LORAREG_GetAttr_MaxPayloadT1+0x48>)
    6c4e:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    6c50:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6c52:	2808      	cmp	r0, #8
    6c54:	d10f      	bne.n	6c76 <LORAREG_GetAttr_MaxPayloadT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].maxPayloadSizeDt0;
    6c56:	4909      	ldr	r1, [pc, #36]	; (6c7c <LORAREG_GetAttr_MaxPayloadT1+0x44>)
    6c58:	780b      	ldrb	r3, [r1, #0]
    6c5a:	784a      	ldrb	r2, [r1, #1]
    6c5c:	0212      	lsls	r2, r2, #8
    6c5e:	431a      	orrs	r2, r3
    6c60:	788b      	ldrb	r3, [r1, #2]
    6c62:	041b      	lsls	r3, r3, #16
    6c64:	431a      	orrs	r2, r3
    6c66:	78cb      	ldrb	r3, [r1, #3]
    6c68:	061b      	lsls	r3, r3, #24
    6c6a:	4313      	orrs	r3, r2
    6c6c:	00e4      	lsls	r4, r4, #3
    6c6e:	18e3      	adds	r3, r4, r3
    6c70:	789b      	ldrb	r3, [r3, #2]
    6c72:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6c74:	2308      	movs	r3, #8
}
    6c76:	0018      	movs	r0, r3
    6c78:	bd70      	pop	{r4, r5, r6, pc}
    6c7a:	46c0      	nop			; (mov r8, r8)
    6c7c:	200013c8 	.word	0x200013c8
    6c80:	000046d9 	.word	0x000046d9

00006c84 <LORAREG_GetAttr_ModulationAttrT1>:
{
    6c84:	b570      	push	{r4, r5, r6, lr}
    6c86:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6c88:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6c8a:	233a      	movs	r3, #58	; 0x3a
    6c8c:	33ff      	adds	r3, #255	; 0xff
    6c8e:	4a0e      	ldr	r2, [pc, #56]	; (6cc8 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    6c90:	5cd3      	ldrb	r3, [r2, r3]
    6c92:	42a3      	cmp	r3, r4
    6c94:	d205      	bcs.n	6ca2 <LORAREG_GetAttr_ModulationAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6c96:	200f      	movs	r0, #15
    6c98:	4b0c      	ldr	r3, [pc, #48]	; (6ccc <LORAREG_GetAttr_ModulationAttrT1+0x48>)
    6c9a:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    6c9c:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6c9e:	2808      	cmp	r0, #8
    6ca0:	d10f      	bne.n	6cc2 <LORAREG_GetAttr_ModulationAttrT1+0x3e>
	    *(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].modulation;
    6ca2:	4909      	ldr	r1, [pc, #36]	; (6cc8 <LORAREG_GetAttr_ModulationAttrT1+0x44>)
    6ca4:	780b      	ldrb	r3, [r1, #0]
    6ca6:	784a      	ldrb	r2, [r1, #1]
    6ca8:	0212      	lsls	r2, r2, #8
    6caa:	431a      	orrs	r2, r3
    6cac:	788b      	ldrb	r3, [r1, #2]
    6cae:	041b      	lsls	r3, r3, #16
    6cb0:	431a      	orrs	r2, r3
    6cb2:	78cb      	ldrb	r3, [r1, #3]
    6cb4:	061b      	lsls	r3, r3, #24
    6cb6:	4313      	orrs	r3, r2
    6cb8:	00e4      	lsls	r4, r4, #3
    6cba:	18e3      	adds	r3, r4, r3
    6cbc:	79db      	ldrb	r3, [r3, #7]
    6cbe:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6cc0:	2308      	movs	r3, #8
}
    6cc2:	0018      	movs	r0, r3
    6cc4:	bd70      	pop	{r4, r5, r6, pc}
    6cc6:	46c0      	nop			; (mov r8, r8)
    6cc8:	200013c8 	.word	0x200013c8
    6ccc:	000046d9 	.word	0x000046d9

00006cd0 <LORAREG_GetAttr_BandwidthAttrT1>:
{
    6cd0:	b570      	push	{r4, r5, r6, lr}
    6cd2:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6cd4:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6cd6:	233a      	movs	r3, #58	; 0x3a
    6cd8:	33ff      	adds	r3, #255	; 0xff
    6cda:	4a0e      	ldr	r2, [pc, #56]	; (6d14 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    6cdc:	5cd3      	ldrb	r3, [r2, r3]
    6cde:	42a3      	cmp	r3, r4
    6ce0:	d205      	bcs.n	6cee <LORAREG_GetAttr_BandwidthAttrT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6ce2:	200f      	movs	r0, #15
    6ce4:	4b0c      	ldr	r3, [pc, #48]	; (6d18 <LORAREG_GetAttr_BandwidthAttrT1+0x48>)
    6ce6:	4798      	blx	r3
		result = LORAWAN_INVALID_PARAMETER;
    6ce8:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6cea:	2808      	cmp	r0, #8
    6cec:	d10f      	bne.n	6d0e <LORAREG_GetAttr_BandwidthAttrT1+0x3e>
		*(uint8_t *)attrOutput = RegParams.pDrParams[dataRate].bandwidth;
    6cee:	4909      	ldr	r1, [pc, #36]	; (6d14 <LORAREG_GetAttr_BandwidthAttrT1+0x44>)
    6cf0:	780b      	ldrb	r3, [r1, #0]
    6cf2:	784a      	ldrb	r2, [r1, #1]
    6cf4:	0212      	lsls	r2, r2, #8
    6cf6:	431a      	orrs	r2, r3
    6cf8:	788b      	ldrb	r3, [r1, #2]
    6cfa:	041b      	lsls	r3, r3, #16
    6cfc:	431a      	orrs	r2, r3
    6cfe:	78cb      	ldrb	r3, [r1, #3]
    6d00:	061b      	lsls	r3, r3, #24
    6d02:	4313      	orrs	r3, r2
    6d04:	00e4      	lsls	r4, r4, #3
    6d06:	18e3      	adds	r3, r4, r3
    6d08:	799b      	ldrb	r3, [r3, #6]
    6d0a:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6d0c:	2308      	movs	r3, #8
}
    6d0e:	0018      	movs	r0, r3
    6d10:	bd70      	pop	{r4, r5, r6, pc}
    6d12:	46c0      	nop			; (mov r8, r8)
    6d14:	200013c8 	.word	0x200013c8
    6d18:	000046d9 	.word	0x000046d9

00006d1c <LORAREG_GetAttr_SpreadFactorT1>:
{
    6d1c:	b570      	push	{r4, r5, r6, lr}
    6d1e:	0015      	movs	r5, r2
	dataRate = *(uint8_t *)attrInput;
    6d20:	780c      	ldrb	r4, [r1, #0]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6d22:	233a      	movs	r3, #58	; 0x3a
    6d24:	33ff      	adds	r3, #255	; 0xff
    6d26:	4a0e      	ldr	r2, [pc, #56]	; (6d60 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    6d28:	5cd3      	ldrb	r3, [r2, r3]
    6d2a:	42a3      	cmp	r3, r4
    6d2c:	d205      	bcs.n	6d3a <LORAREG_GetAttr_SpreadFactorT1+0x1e>
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6d2e:	200f      	movs	r0, #15
    6d30:	4b0c      	ldr	r3, [pc, #48]	; (6d64 <LORAREG_GetAttr_SpreadFactorT1+0x48>)
    6d32:	4798      	blx	r3
		result =  LORAWAN_INVALID_PARAMETER;
    6d34:	230a      	movs	r3, #10
	if((ValidateDataRateTxT1(TX_DATARATE, attrInput) != LORAWAN_SUCCESS) && (ValidateDataRateRxT1(RX_DATARATE, attrInput) != LORAWAN_SUCCESS))
    6d36:	2808      	cmp	r0, #8
    6d38:	d10f      	bne.n	6d5a <LORAREG_GetAttr_SpreadFactorT1+0x3e>
		*(RadioDataRate_t *)attrOutput = RegParams.pDrParams[dataRate].spreadingFactor;
    6d3a:	4909      	ldr	r1, [pc, #36]	; (6d60 <LORAREG_GetAttr_SpreadFactorT1+0x44>)
    6d3c:	780b      	ldrb	r3, [r1, #0]
    6d3e:	784a      	ldrb	r2, [r1, #1]
    6d40:	0212      	lsls	r2, r2, #8
    6d42:	431a      	orrs	r2, r3
    6d44:	788b      	ldrb	r3, [r1, #2]
    6d46:	041b      	lsls	r3, r3, #16
    6d48:	431a      	orrs	r2, r3
    6d4a:	78cb      	ldrb	r3, [r1, #3]
    6d4c:	061b      	lsls	r3, r3, #24
    6d4e:	4313      	orrs	r3, r2
    6d50:	00e4      	lsls	r4, r4, #3
    6d52:	18e3      	adds	r3, r4, r3
    6d54:	795b      	ldrb	r3, [r3, #5]
    6d56:	702b      	strb	r3, [r5, #0]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6d58:	2308      	movs	r3, #8
}
    6d5a:	0018      	movs	r0, r3
    6d5c:	bd70      	pop	{r4, r5, r6, pc}
    6d5e:	46c0      	nop			; (mov r8, r8)
    6d60:	200013c8 	.word	0x200013c8
    6d64:	000046d9 	.word	0x000046d9

00006d68 <ValidateTxFreqT1>:
{
    6d68:	b530      	push	{r4, r5, lr}
    6d6a:	b083      	sub	sp, #12
	memcpy(&val_freqTx,attrInput,sizeof(ValUpdateFreqTx_t));
    6d6c:	2208      	movs	r2, #8
    6d6e:	4668      	mov	r0, sp
    6d70:	4b20      	ldr	r3, [pc, #128]	; (6df4 <ValidateTxFreqT1+0x8c>)
    6d72:	4798      	blx	r3
	if(ChIndex > RegParams.maxChannels)
    6d74:	466b      	mov	r3, sp
    6d76:	7919      	ldrb	r1, [r3, #4]
    6d78:	2322      	movs	r3, #34	; 0x22
    6d7a:	4a1f      	ldr	r2, [pc, #124]	; (6df8 <ValidateTxFreqT1+0x90>)
    6d7c:	56d3      	ldrsb	r3, [r2, r3]
	StackRetStatus_t result = LORAWAN_SUCCESS;
    6d7e:	2008      	movs	r0, #8
	if(ChIndex > RegParams.maxChannels)
    6d80:	4299      	cmp	r1, r3
    6d82:	dd00      	ble.n	6d86 <ValidateTxFreqT1+0x1e>
		result = LORAWAN_INVALID_PARAMETER;
    6d84:	3002      	adds	r0, #2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    6d86:	9c00      	ldr	r4, [sp, #0]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    6d88:	4d1b      	ldr	r5, [pc, #108]	; (6df8 <ValidateTxFreqT1+0x90>)
    6d8a:	2396      	movs	r3, #150	; 0x96
    6d8c:	005b      	lsls	r3, r3, #1
    6d8e:	5ceb      	ldrb	r3, [r5, r3]
    6d90:	222e      	movs	r2, #46	; 0x2e
    6d92:	32ff      	adds	r2, #255	; 0xff
    6d94:	5caa      	ldrb	r2, [r5, r2]
    6d96:	0212      	lsls	r2, r2, #8
    6d98:	431a      	orrs	r2, r3
    6d9a:	2397      	movs	r3, #151	; 0x97
    6d9c:	005b      	lsls	r3, r3, #1
    6d9e:	5ceb      	ldrb	r3, [r5, r3]
    6da0:	041b      	lsls	r3, r3, #16
    6da2:	431a      	orrs	r2, r3
    6da4:	2330      	movs	r3, #48	; 0x30
    6da6:	33ff      	adds	r3, #255	; 0xff
    6da8:	5ceb      	ldrb	r3, [r5, r3]
    6daa:	061b      	lsls	r3, r3, #24
    6dac:	4313      	orrs	r3, r2
    6dae:	4a13      	ldr	r2, [pc, #76]	; (6dfc <ValidateTxFreqT1+0x94>)
    6db0:	434a      	muls	r2, r1
    6db2:	189b      	adds	r3, r3, r2
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    6db4:	429c      	cmp	r4, r3
    6db6:	d01b      	beq.n	6df0 <ValidateTxFreqT1+0x88>
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    6db8:	239e      	movs	r3, #158	; 0x9e
    6dba:	005b      	lsls	r3, r3, #1
    6dbc:	5ceb      	ldrb	r3, [r5, r3]
    6dbe:	1ac9      	subs	r1, r1, r3
    6dc0:	4b0f      	ldr	r3, [pc, #60]	; (6e00 <ValidateTxFreqT1+0x98>)
    6dc2:	4359      	muls	r1, r3
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    6dc4:	2398      	movs	r3, #152	; 0x98
    6dc6:	005b      	lsls	r3, r3, #1
    6dc8:	5ceb      	ldrb	r3, [r5, r3]
    6dca:	2232      	movs	r2, #50	; 0x32
    6dcc:	32ff      	adds	r2, #255	; 0xff
    6dce:	5caa      	ldrb	r2, [r5, r2]
    6dd0:	0212      	lsls	r2, r2, #8
    6dd2:	4313      	orrs	r3, r2
    6dd4:	2299      	movs	r2, #153	; 0x99
    6dd6:	0052      	lsls	r2, r2, #1
    6dd8:	5caa      	ldrb	r2, [r5, r2]
    6dda:	0412      	lsls	r2, r2, #16
    6ddc:	431a      	orrs	r2, r3
    6dde:	2334      	movs	r3, #52	; 0x34
    6de0:	33ff      	adds	r3, #255	; 0xff
    6de2:	5ceb      	ldrb	r3, [r5, r3]
    6de4:	061b      	lsls	r3, r3, #24
    6de6:	4313      	orrs	r3, r2
    6de8:	18cb      	adds	r3, r1, r3
	if(val_freqTx.frequencyNew != GenerateFrequency1(ChIndex) && 
    6dea:	429c      	cmp	r4, r3
    6dec:	d000      	beq.n	6df0 <ValidateTxFreqT1+0x88>
		result = LORAWAN_INVALID_PARAMETER;
    6dee:	200a      	movs	r0, #10
}
    6df0:	b003      	add	sp, #12
    6df2:	bd30      	pop	{r4, r5, pc}
    6df4:	00013dad 	.word	0x00013dad
    6df8:	200013c8 	.word	0x200013c8
    6dfc:	00030d40 	.word	0x00030d40
    6e00:	00186a00 	.word	0x00186a00

00006e04 <LORAREG_GetAttr_NewTxChConfigT1>:
{
    6e04:	b5f0      	push	{r4, r5, r6, r7, lr}
    6e06:	46ce      	mov	lr, r9
    6e08:	4647      	mov	r7, r8
    6e0a:	b580      	push	{r7, lr}
    6e0c:	b083      	sub	sp, #12
    6e0e:	0016      	movs	r6, r2
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6e10:	788d      	ldrb	r5, [r1, #2]
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6e12:	233a      	movs	r3, #58	; 0x3a
    6e14:	33ff      	adds	r3, #255	; 0xff
    6e16:	4a72      	ldr	r2, [pc, #456]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6e18:	5cd3      	ldrb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6e1a:	240a      	movs	r4, #10
	if (dataRate > RegParams.cmnParams.paramsType1.maxTxDR)
    6e1c:	42ab      	cmp	r3, r5
    6e1e:	d26d      	bcs.n	6efc <LORAREG_GetAttr_NewTxChConfigT1+0xf8>
}
    6e20:	0020      	movs	r0, r4
    6e22:	b003      	add	sp, #12
    6e24:	bc0c      	pop	{r2, r3}
    6e26:	4690      	mov	r8, r2
    6e28:	4699      	mov	r9, r3
    6e2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		result = SearchAvailableChannel1 (RegParams.maxChannels, transmissionType,currDr, &channelIndex);
    6e2c:	4b6c      	ldr	r3, [pc, #432]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6e2e:	4699      	mov	r9, r3
    6e30:	2322      	movs	r3, #34	; 0x22
    6e32:	464a      	mov	r2, r9
    6e34:	5cd0      	ldrb	r0, [r2, r3]
    6e36:	466b      	mov	r3, sp
    6e38:	3307      	adds	r3, #7
    6e3a:	002a      	movs	r2, r5
    6e3c:	2101      	movs	r1, #1
    6e3e:	4c69      	ldr	r4, [pc, #420]	; (6fe4 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    6e40:	47a0      	blx	r4
    6e42:	0004      	movs	r4, r0
		radioConfig->sf = RegParams.pDrParams[currDr].spreadingFactor;
    6e44:	464b      	mov	r3, r9
    6e46:	781b      	ldrb	r3, [r3, #0]
    6e48:	464a      	mov	r2, r9
    6e4a:	7852      	ldrb	r2, [r2, #1]
    6e4c:	0212      	lsls	r2, r2, #8
    6e4e:	431a      	orrs	r2, r3
    6e50:	464b      	mov	r3, r9
    6e52:	789b      	ldrb	r3, [r3, #2]
    6e54:	041b      	lsls	r3, r3, #16
    6e56:	431a      	orrs	r2, r3
    6e58:	464b      	mov	r3, r9
    6e5a:	78db      	ldrb	r3, [r3, #3]
    6e5c:	061b      	lsls	r3, r3, #24
    6e5e:	4313      	orrs	r3, r2
    6e60:	00ed      	lsls	r5, r5, #3
    6e62:	18eb      	adds	r3, r5, r3
    6e64:	795b      	ldrb	r3, [r3, #5]
    6e66:	72f3      	strb	r3, [r6, #11]
    6e68:	e081      	b.n	6f6e <LORAREG_GetAttr_NewTxChConfigT1+0x16a>
			    radioConfig->sf = SF_10;				
    6e6a:	3308      	adds	r3, #8
    6e6c:	72f3      	strb	r3, [r6, #11]
    6e6e:	e05f      	b.n	6f30 <LORAREG_GetAttr_NewTxChConfigT1+0x12c>
			radioConfig->sf = SF_8;
    6e70:	2308      	movs	r3, #8
    6e72:	72f3      	strb	r3, [r6, #11]
			radioConfig->bandwidth = BW_500KHZ;
    6e74:	3301      	adds	r3, #1
    6e76:	72b3      	strb	r3, [r6, #10]
			if( RegParams.band == ISM_NA915)
    6e78:	331d      	adds	r3, #29
    6e7a:	4a59      	ldr	r2, [pc, #356]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6e7c:	5cd3      	ldrb	r3, [r2, r3]
			uint8_t dr = DR6;
    6e7e:	2206      	movs	r2, #6
			if( RegParams.band == ISM_NA915)
    6e80:	2b02      	cmp	r3, #2
    6e82:	d00a      	beq.n	6e9a <LORAREG_GetAttr_NewTxChConfigT1+0x96>
			result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_500khzChan, transmissionType,dr, &channelIndex);
    6e84:	233e      	movs	r3, #62	; 0x3e
    6e86:	33ff      	adds	r3, #255	; 0xff
    6e88:	4955      	ldr	r1, [pc, #340]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6e8a:	5cc8      	ldrb	r0, [r1, r3]
    6e8c:	466b      	mov	r3, sp
    6e8e:	3307      	adds	r3, #7
    6e90:	2100      	movs	r1, #0
    6e92:	4c54      	ldr	r4, [pc, #336]	; (6fe4 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    6e94:	47a0      	blx	r4
    6e96:	0004      	movs	r4, r0
    6e98:	e057      	b.n	6f4a <LORAREG_GetAttr_NewTxChConfigT1+0x146>
				dr = DR4;
    6e9a:	3a02      	subs	r2, #2
    6e9c:	e7f2      	b.n	6e84 <LORAREG_GetAttr_NewTxChConfigT1+0x80>
    			radioConfig->ecrConfig.override = true;
    6e9e:	3b01      	subs	r3, #1
    6ea0:	71f3      	strb	r3, [r6, #7]
			    radioConfig->ecrConfig.ecr = CR_4_5;	 
    6ea2:	71b3      	strb	r3, [r6, #6]
    6ea4:	e091      	b.n	6fca <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
			radioConfig->bandwidth = BW_500KHZ;
    6ea6:	2109      	movs	r1, #9
    6ea8:	72b1      	strb	r1, [r6, #10]
	                   FREQ_1600KHZ * (channelIndex - RegParams.cmnParams.paramsType1.Max_125khzChan);
    6eaa:	494d      	ldr	r1, [pc, #308]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6eac:	209e      	movs	r0, #158	; 0x9e
    6eae:	0040      	lsls	r0, r0, #1
    6eb0:	5c08      	ldrb	r0, [r1, r0]
    6eb2:	1a12      	subs	r2, r2, r0
    6eb4:	484c      	ldr	r0, [pc, #304]	; (6fe8 <LORAREG_GetAttr_NewTxChConfigT1+0x1e4>)
    6eb6:	4342      	muls	r2, r0
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh64Freq + 
    6eb8:	2098      	movs	r0, #152	; 0x98
    6eba:	0040      	lsls	r0, r0, #1
    6ebc:	5c08      	ldrb	r0, [r1, r0]
    6ebe:	2532      	movs	r5, #50	; 0x32
    6ec0:	35ff      	adds	r5, #255	; 0xff
    6ec2:	5d4d      	ldrb	r5, [r1, r5]
    6ec4:	022d      	lsls	r5, r5, #8
    6ec6:	4305      	orrs	r5, r0
    6ec8:	2099      	movs	r0, #153	; 0x99
    6eca:	0040      	lsls	r0, r0, #1
    6ecc:	5c08      	ldrb	r0, [r1, r0]
    6ece:	0400      	lsls	r0, r0, #16
    6ed0:	4305      	orrs	r5, r0
    6ed2:	2034      	movs	r0, #52	; 0x34
    6ed4:	30ff      	adds	r0, #255	; 0xff
    6ed6:	5c08      	ldrb	r0, [r1, r0]
    6ed8:	0600      	lsls	r0, r0, #24
    6eda:	4328      	orrs	r0, r5
    6edc:	1812      	adds	r2, r2, r0
			radioConfig->frequency = GenerateFrequency2 (channelIndex);
    6ede:	6032      	str	r2, [r6, #0]
			if( RegParams.band == ISM_NA915)
    6ee0:	2226      	movs	r2, #38	; 0x26
    6ee2:	5c8a      	ldrb	r2, [r1, r2]
    6ee4:	2a02      	cmp	r2, #2
    6ee6:	d003      	beq.n	6ef0 <LORAREG_GetAttr_NewTxChConfigT1+0xec>
			if (txPower <= 26)
    6ee8:	2b1a      	cmp	r3, #26
    6eea:	d804      	bhi.n	6ef6 <LORAREG_GetAttr_NewTxChConfigT1+0xf2>
				radioConfig->txPower = txPower;
    6eec:	7233      	strb	r3, [r6, #8]
    6eee:	e06c      	b.n	6fca <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
			    radioConfig->ecrConfig.override = false;
    6ef0:	2200      	movs	r2, #0
    6ef2:	71f2      	strb	r2, [r6, #7]
    6ef4:	e7f8      	b.n	6ee8 <LORAREG_GetAttr_NewTxChConfigT1+0xe4>
				radioConfig->txPower = 26;
    6ef6:	231a      	movs	r3, #26
    6ef8:	7233      	strb	r3, [r6, #8]
    6efa:	e066      	b.n	6fca <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
	memcpy(&newTxChannelReq,(NewTxChannelReq_t *)attrInput,sizeof(NewTxChannelReq_t));
    6efc:	784f      	ldrb	r7, [r1, #1]
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6efe:	2325      	movs	r3, #37	; 0x25
    6f00:	4a37      	ldr	r2, [pc, #220]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6f02:	56d3      	ldrsb	r3, [r2, r3]
		result = LORAWAN_INVALID_PARAMETER;
    6f04:	240a      	movs	r4, #10
	if (txPowerNew > RegParams.maxTxPwrIndx)
    6f06:	429f      	cmp	r7, r3
    6f08:	dd00      	ble.n	6f0c <LORAREG_GetAttr_NewTxChConfigT1+0x108>
    6f0a:	e789      	b.n	6e20 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    6f0c:	2320      	movs	r3, #32
    6f0e:	5cd3      	ldrb	r3, [r2, r3]
    6f10:	4698      	mov	r8, r3
	if (transmissionType == 1) // data message (not join request), it should search in all
    6f12:	780b      	ldrb	r3, [r1, #0]
    6f14:	2b00      	cmp	r3, #0
    6f16:	d189      	bne.n	6e2c <LORAREG_GetAttr_NewTxChConfigT1+0x28>
		if (RegParams.cmnParams.paramsType1.alternativeChannel == 0) //TOFO init in reginit
    6f18:	2340      	movs	r3, #64	; 0x40
    6f1a:	33ff      	adds	r3, #255	; 0xff
    6f1c:	4a30      	ldr	r2, [pc, #192]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6f1e:	5cd3      	ldrb	r3, [r2, r3]
    6f20:	2b00      	cmp	r3, #0
    6f22:	d1a5      	bne.n	6e70 <LORAREG_GetAttr_NewTxChConfigT1+0x6c>
            if( RegParams.band == ISM_NA915)
    6f24:	3326      	adds	r3, #38	; 0x26
    6f26:	5cd3      	ldrb	r3, [r2, r3]
    6f28:	2b02      	cmp	r3, #2
    6f2a:	d09e      	beq.n	6e6a <LORAREG_GetAttr_NewTxChConfigT1+0x66>
				radioConfig->sf = SF_12;
    6f2c:	230c      	movs	r3, #12
    6f2e:	72f3      	strb	r3, [r6, #11]
			radioConfig->bandwidth = BW_125KHZ;
    6f30:	2307      	movs	r3, #7
    6f32:	72b3      	strb	r3, [r6, #10]
			result = SearchAvailableChannel1 (RegParams.cmnParams.paramsType1.Max_125khzChan, transmissionType,DR0, &channelIndex);
    6f34:	3336      	adds	r3, #54	; 0x36
    6f36:	33ff      	adds	r3, #255	; 0xff
    6f38:	4a29      	ldr	r2, [pc, #164]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6f3a:	5cd0      	ldrb	r0, [r2, r3]
    6f3c:	466b      	mov	r3, sp
    6f3e:	3307      	adds	r3, #7
    6f40:	2200      	movs	r2, #0
    6f42:	2100      	movs	r1, #0
    6f44:	4c27      	ldr	r4, [pc, #156]	; (6fe4 <LORAREG_GetAttr_NewTxChConfigT1+0x1e0>)
    6f46:	47a0      	blx	r4
    6f48:	0004      	movs	r4, r0
		RegParams.cmnParams.paramsType1.alternativeChannel = !RegParams.cmnParams.paramsType1.alternativeChannel;
    6f4a:	4b25      	ldr	r3, [pc, #148]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6f4c:	2140      	movs	r1, #64	; 0x40
    6f4e:	31ff      	adds	r1, #255	; 0xff
    6f50:	5c5a      	ldrb	r2, [r3, r1]
    6f52:	4250      	negs	r0, r2
    6f54:	4142      	adcs	r2, r0
    6f56:	545a      	strb	r2, [r3, r1]
		PDS_STORE(RegParams.regParamItems.alt_ch_item_id);
    6f58:	22f6      	movs	r2, #246	; 0xf6
    6f5a:	32ff      	adds	r2, #255	; 0xff
    6f5c:	5c9a      	ldrb	r2, [r3, r2]
    6f5e:	31b7      	adds	r1, #183	; 0xb7
    6f60:	5c58      	ldrb	r0, [r3, r1]
    6f62:	0200      	lsls	r0, r0, #8
    6f64:	4310      	orrs	r0, r2
    6f66:	b2c1      	uxtb	r1, r0
    6f68:	0a00      	lsrs	r0, r0, #8
    6f6a:	4b20      	ldr	r3, [pc, #128]	; (6fec <LORAREG_GetAttr_NewTxChConfigT1+0x1e8>)
    6f6c:	4798      	blx	r3
	if (result == LORAWAN_SUCCESS)
    6f6e:	2c08      	cmp	r4, #8
    6f70:	d000      	beq.n	6f74 <LORAREG_GetAttr_NewTxChConfigT1+0x170>
    6f72:	e755      	b.n	6e20 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
	uint8_t txPower = RegParams.maxTxPwr - 2 * txPwrIndx;
    6f74:	007f      	lsls	r7, r7, #1
    6f76:	4643      	mov	r3, r8
    6f78:	1bdb      	subs	r3, r3, r7
    6f7a:	b2db      	uxtb	r3, r3
		if (channelIndex < RegParams.cmnParams.paramsType1.Max_125khzChan)
    6f7c:	466a      	mov	r2, sp
    6f7e:	3207      	adds	r2, #7
    6f80:	7812      	ldrb	r2, [r2, #0]
    6f82:	219e      	movs	r1, #158	; 0x9e
    6f84:	0049      	lsls	r1, r1, #1
    6f86:	4816      	ldr	r0, [pc, #88]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6f88:	5c41      	ldrb	r1, [r0, r1]
    6f8a:	4291      	cmp	r1, r2
    6f8c:	d98b      	bls.n	6ea6 <LORAREG_GetAttr_NewTxChConfigT1+0xa2>
			radioConfig->bandwidth = BW_125KHZ;
    6f8e:	2107      	movs	r1, #7
    6f90:	72b1      	strb	r1, [r6, #10]
    channelFrequency = RegParams.cmnParams.paramsType1.UpStreamCh0Freq + FREQ_200KHZ * channelIndex;
    6f92:	3126      	adds	r1, #38	; 0x26
    6f94:	31ff      	adds	r1, #255	; 0xff
    6f96:	5c41      	ldrb	r1, [r0, r1]
    6f98:	252e      	movs	r5, #46	; 0x2e
    6f9a:	35ff      	adds	r5, #255	; 0xff
    6f9c:	5d45      	ldrb	r5, [r0, r5]
    6f9e:	022d      	lsls	r5, r5, #8
    6fa0:	430d      	orrs	r5, r1
    6fa2:	2197      	movs	r1, #151	; 0x97
    6fa4:	0049      	lsls	r1, r1, #1
    6fa6:	5c41      	ldrb	r1, [r0, r1]
    6fa8:	0409      	lsls	r1, r1, #16
    6faa:	430d      	orrs	r5, r1
    6fac:	2130      	movs	r1, #48	; 0x30
    6fae:	31ff      	adds	r1, #255	; 0xff
    6fb0:	5c41      	ldrb	r1, [r0, r1]
    6fb2:	0609      	lsls	r1, r1, #24
    6fb4:	4329      	orrs	r1, r5
    6fb6:	4d0e      	ldr	r5, [pc, #56]	; (6ff0 <LORAREG_GetAttr_NewTxChConfigT1+0x1ec>)
    6fb8:	436a      	muls	r2, r5
    6fba:	188a      	adds	r2, r1, r2
			radioConfig->frequency = GenerateFrequency1 (channelIndex);
    6fbc:	6032      	str	r2, [r6, #0]
			radioConfig->txPower = txPower;
    6fbe:	7233      	strb	r3, [r6, #8]
			if(RegParams.band == ISM_NA915)
    6fc0:	2326      	movs	r3, #38	; 0x26
    6fc2:	5cc3      	ldrb	r3, [r0, r3]
    6fc4:	2b02      	cmp	r3, #2
    6fc6:	d100      	bne.n	6fca <LORAREG_GetAttr_NewTxChConfigT1+0x1c6>
    6fc8:	e769      	b.n	6e9e <LORAREG_GetAttr_NewTxChConfigT1+0x9a>
		radioConfig->freq_hop_period = DISABLED;
    6fca:	2300      	movs	r3, #0
    6fcc:	80b3      	strh	r3, [r6, #4]
		radioConfig->modulation = MODULATION_LORA;
    6fce:	3301      	adds	r3, #1
    6fd0:	7273      	strb	r3, [r6, #9]
		RegParams.lastUsedChannelIndex = channelIndex;
    6fd2:	466b      	mov	r3, sp
    6fd4:	79d9      	ldrb	r1, [r3, #7]
    6fd6:	2327      	movs	r3, #39	; 0x27
    6fd8:	4a01      	ldr	r2, [pc, #4]	; (6fe0 <LORAREG_GetAttr_NewTxChConfigT1+0x1dc>)
    6fda:	54d1      	strb	r1, [r2, r3]
    6fdc:	e720      	b.n	6e20 <LORAREG_GetAttr_NewTxChConfigT1+0x1c>
    6fde:	46c0      	nop			; (mov r8, r8)
    6fe0:	200013c8 	.word	0x200013c8
    6fe4:	00004b1d 	.word	0x00004b1d
    6fe8:	00186a00 	.word	0x00186a00
    6fec:	00007ff9 	.word	0x00007ff9
    6ff0:	00030d40 	.word	0x00030d40

00006ff4 <LORAREG_InitGetAttrFnPtrsNA>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    6ff4:	4b2a      	ldr	r3, [pc, #168]	; (70a0 <LORAREG_InitGetAttrFnPtrsNA+0xac>)
    6ff6:	4a2b      	ldr	r2, [pc, #172]	; (70a4 <LORAREG_InitGetAttrFnPtrsNA+0xb0>)
    6ff8:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    6ffa:	4a2b      	ldr	r2, [pc, #172]	; (70a8 <LORAREG_InitGetAttrFnPtrsNA+0xb4>)
    6ffc:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    6ffe:	4a2b      	ldr	r2, [pc, #172]	; (70ac <LORAREG_InitGetAttrFnPtrsNA+0xb8>)
    7000:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    7002:	4a2b      	ldr	r2, [pc, #172]	; (70b0 <LORAREG_InitGetAttrFnPtrsNA+0xbc>)
    7004:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7006:	4a2b      	ldr	r2, [pc, #172]	; (70b4 <LORAREG_InitGetAttrFnPtrsNA+0xc0>)
    7008:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    700a:	4a2b      	ldr	r2, [pc, #172]	; (70b8 <LORAREG_InitGetAttrFnPtrsNA+0xc4>)
    700c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    700e:	4a2b      	ldr	r2, [pc, #172]	; (70bc <LORAREG_InitGetAttrFnPtrsNA+0xc8>)
    7010:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7012:	4a2b      	ldr	r2, [pc, #172]	; (70c0 <LORAREG_InitGetAttrFnPtrsNA+0xcc>)
    7014:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7016:	4a2b      	ldr	r2, [pc, #172]	; (70c4 <LORAREG_InitGetAttrFnPtrsNA+0xd0>)
    7018:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    701a:	4a2b      	ldr	r2, [pc, #172]	; (70c8 <LORAREG_InitGetAttrFnPtrsNA+0xd4>)
    701c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    701e:	4a2b      	ldr	r2, [pc, #172]	; (70cc <LORAREG_InitGetAttrFnPtrsNA+0xd8>)
    7020:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    7022:	4a2b      	ldr	r2, [pc, #172]	; (70d0 <LORAREG_InitGetAttrFnPtrsNA+0xdc>)
    7024:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7026:	4a2b      	ldr	r2, [pc, #172]	; (70d4 <LORAREG_InitGetAttrFnPtrsNA+0xe0>)
    7028:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    702a:	4a2b      	ldr	r2, [pc, #172]	; (70d8 <LORAREG_InitGetAttrFnPtrsNA+0xe4>)
    702c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    702e:	4a2b      	ldr	r2, [pc, #172]	; (70dc <LORAREG_InitGetAttrFnPtrsNA+0xe8>)
    7030:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    7032:	4a2b      	ldr	r2, [pc, #172]	; (70e0 <LORAREG_InitGetAttrFnPtrsNA+0xec>)
    7034:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    7036:	492b      	ldr	r1, [pc, #172]	; (70e4 <LORAREG_InitGetAttrFnPtrsNA+0xf0>)
    7038:	2284      	movs	r2, #132	; 0x84
    703a:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    703c:	492a      	ldr	r1, [pc, #168]	; (70e8 <LORAREG_InitGetAttrFnPtrsNA+0xf4>)
    703e:	3204      	adds	r2, #4
    7040:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    7042:	492a      	ldr	r1, [pc, #168]	; (70ec <LORAREG_InitGetAttrFnPtrsNA+0xf8>)
    7044:	3204      	adds	r2, #4
    7046:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    7048:	4929      	ldr	r1, [pc, #164]	; (70f0 <LORAREG_InitGetAttrFnPtrsNA+0xfc>)
    704a:	3204      	adds	r2, #4
    704c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    704e:	4929      	ldr	r1, [pc, #164]	; (70f4 <LORAREG_InitGetAttrFnPtrsNA+0x100>)
    7050:	3204      	adds	r2, #4
    7052:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7054:	4928      	ldr	r1, [pc, #160]	; (70f8 <LORAREG_InitGetAttrFnPtrsNA+0x104>)
    7056:	3204      	adds	r2, #4
    7058:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    705a:	4928      	ldr	r1, [pc, #160]	; (70fc <LORAREG_InitGetAttrFnPtrsNA+0x108>)
    705c:	3204      	adds	r2, #4
    705e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7060:	4927      	ldr	r1, [pc, #156]	; (7100 <LORAREG_InitGetAttrFnPtrsNA+0x10c>)
    7062:	3204      	adds	r2, #4
    7064:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7066:	4927      	ldr	r1, [pc, #156]	; (7104 <LORAREG_InitGetAttrFnPtrsNA+0x110>)
    7068:	3204      	adds	r2, #4
    706a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    706c:	4926      	ldr	r1, [pc, #152]	; (7108 <LORAREG_InitGetAttrFnPtrsNA+0x114>)
    706e:	3204      	adds	r2, #4
    7070:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7072:	4926      	ldr	r1, [pc, #152]	; (710c <LORAREG_InitGetAttrFnPtrsNA+0x118>)
    7074:	3204      	adds	r2, #4
    7076:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7078:	4925      	ldr	r1, [pc, #148]	; (7110 <LORAREG_InitGetAttrFnPtrsNA+0x11c>)
    707a:	3204      	adds	r2, #4
    707c:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    707e:	4925      	ldr	r1, [pc, #148]	; (7114 <LORAREG_InitGetAttrFnPtrsNA+0x120>)
    7080:	3204      	adds	r2, #4
    7082:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    7084:	4924      	ldr	r1, [pc, #144]	; (7118 <LORAREG_InitGetAttrFnPtrsNA+0x124>)
    7086:	3204      	adds	r2, #4
    7088:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    708a:	4924      	ldr	r1, [pc, #144]	; (711c <LORAREG_InitGetAttrFnPtrsNA+0x128>)
    708c:	3204      	adds	r2, #4
    708e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    7090:	4923      	ldr	r1, [pc, #140]	; (7120 <LORAREG_InitGetAttrFnPtrsNA+0x12c>)
    7092:	3214      	adds	r2, #20
    7094:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7096:	4923      	ldr	r1, [pc, #140]	; (7124 <LORAREG_InitGetAttrFnPtrsNA+0x130>)
    7098:	3204      	adds	r2, #4
    709a:	5099      	str	r1, [r3, r2]
}
    709c:	4770      	bx	lr
    709e:	46c0      	nop			; (mov r8, r8)
    70a0:	20000bb8 	.word	0x20000bb8
    70a4:	00004605 	.word	0x00004605
    70a8:	00006b9d 	.word	0x00006b9d
    70ac:	00006bed 	.word	0x00006bed
    70b0:	00006c39 	.word	0x00006c39
    70b4:	00004451 	.word	0x00004451
    70b8:	00004461 	.word	0x00004461
    70bc:	00004479 	.word	0x00004479
    70c0:	00004489 	.word	0x00004489
    70c4:	00005375 	.word	0x00005375
    70c8:	00004499 	.word	0x00004499
    70cc:	000044a9 	.word	0x000044a9
    70d0:	00005249 	.word	0x00005249
    70d4:	000047b1 	.word	0x000047b1
    70d8:	000044f9 	.word	0x000044f9
    70dc:	00005199 	.word	0x00005199
    70e0:	00004545 	.word	0x00004545
    70e4:	00006c85 	.word	0x00006c85
    70e8:	00006cd1 	.word	0x00006cd1
    70ec:	00006d1d 	.word	0x00006d1d
    70f0:	0000454f 	.word	0x0000454f
    70f4:	00004559 	.word	0x00004559
    70f8:	00004563 	.word	0x00004563
    70fc:	0000456d 	.word	0x0000456d
    7100:	00004579 	.word	0x00004579
    7104:	00004585 	.word	0x00004585
    7108:	0000458f 	.word	0x0000458f
    710c:	00004597 	.word	0x00004597
    7110:	0000459f 	.word	0x0000459f
    7114:	00006e05 	.word	0x00006e05
    7118:	00004bfd 	.word	0x00004bfd
    711c:	000045c9 	.word	0x000045c9
    7120:	000045a9 	.word	0x000045a9
    7124:	000045b9 	.word	0x000045b9

00007128 <LORAREG_InitGetAttrFnPtrsEU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    7128:	4b2b      	ldr	r3, [pc, #172]	; (71d8 <LORAREG_InitGetAttrFnPtrsEU+0xb0>)
    712a:	4a2c      	ldr	r2, [pc, #176]	; (71dc <LORAREG_InitGetAttrFnPtrsEU+0xb4>)
    712c:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    712e:	4a2c      	ldr	r2, [pc, #176]	; (71e0 <LORAREG_InitGetAttrFnPtrsEU+0xb8>)
    7130:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7132:	4a2c      	ldr	r2, [pc, #176]	; (71e4 <LORAREG_InitGetAttrFnPtrsEU+0xbc>)
    7134:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    7136:	4a2c      	ldr	r2, [pc, #176]	; (71e8 <LORAREG_InitGetAttrFnPtrsEU+0xc0>)
    7138:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    713a:	4a2c      	ldr	r2, [pc, #176]	; (71ec <LORAREG_InitGetAttrFnPtrsEU+0xc4>)
    713c:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    713e:	4a2c      	ldr	r2, [pc, #176]	; (71f0 <LORAREG_InitGetAttrFnPtrsEU+0xc8>)
    7140:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    7142:	4a2c      	ldr	r2, [pc, #176]	; (71f4 <LORAREG_InitGetAttrFnPtrsEU+0xcc>)
    7144:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7146:	4a2c      	ldr	r2, [pc, #176]	; (71f8 <LORAREG_InitGetAttrFnPtrsEU+0xd0>)
    7148:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    714a:	4a2c      	ldr	r2, [pc, #176]	; (71fc <LORAREG_InitGetAttrFnPtrsEU+0xd4>)
    714c:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    714e:	4a2c      	ldr	r2, [pc, #176]	; (7200 <LORAREG_InitGetAttrFnPtrsEU+0xd8>)
    7150:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    7152:	4a2c      	ldr	r2, [pc, #176]	; (7204 <LORAREG_InitGetAttrFnPtrsEU+0xdc>)
    7154:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    7156:	4a2c      	ldr	r2, [pc, #176]	; (7208 <LORAREG_InitGetAttrFnPtrsEU+0xe0>)
    7158:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    715a:	4a2c      	ldr	r2, [pc, #176]	; (720c <LORAREG_InitGetAttrFnPtrsEU+0xe4>)
    715c:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    715e:	4a2c      	ldr	r2, [pc, #176]	; (7210 <LORAREG_InitGetAttrFnPtrsEU+0xe8>)
    7160:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    7162:	4a2c      	ldr	r2, [pc, #176]	; (7214 <LORAREG_InitGetAttrFnPtrsEU+0xec>)
    7164:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    7166:	4a2c      	ldr	r2, [pc, #176]	; (7218 <LORAREG_InitGetAttrFnPtrsEU+0xf0>)
    7168:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    716a:	492c      	ldr	r1, [pc, #176]	; (721c <LORAREG_InitGetAttrFnPtrsEU+0xf4>)
    716c:	2284      	movs	r2, #132	; 0x84
    716e:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7170:	492b      	ldr	r1, [pc, #172]	; (7220 <LORAREG_InitGetAttrFnPtrsEU+0xf8>)
    7172:	3204      	adds	r2, #4
    7174:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    7176:	492b      	ldr	r1, [pc, #172]	; (7224 <LORAREG_InitGetAttrFnPtrsEU+0xfc>)
    7178:	3204      	adds	r2, #4
    717a:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    717c:	492a      	ldr	r1, [pc, #168]	; (7228 <LORAREG_InitGetAttrFnPtrsEU+0x100>)
    717e:	3204      	adds	r2, #4
    7180:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7182:	492a      	ldr	r1, [pc, #168]	; (722c <LORAREG_InitGetAttrFnPtrsEU+0x104>)
    7184:	3204      	adds	r2, #4
    7186:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7188:	4929      	ldr	r1, [pc, #164]	; (7230 <LORAREG_InitGetAttrFnPtrsEU+0x108>)
    718a:	3204      	adds	r2, #4
    718c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    718e:	4929      	ldr	r1, [pc, #164]	; (7234 <LORAREG_InitGetAttrFnPtrsEU+0x10c>)
    7190:	3204      	adds	r2, #4
    7192:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7194:	4928      	ldr	r1, [pc, #160]	; (7238 <LORAREG_InitGetAttrFnPtrsEU+0x110>)
    7196:	3204      	adds	r2, #4
    7198:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    719a:	4928      	ldr	r1, [pc, #160]	; (723c <LORAREG_InitGetAttrFnPtrsEU+0x114>)
    719c:	3204      	adds	r2, #4
    719e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    71a0:	4927      	ldr	r1, [pc, #156]	; (7240 <LORAREG_InitGetAttrFnPtrsEU+0x118>)
    71a2:	3204      	adds	r2, #4
    71a4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    71a6:	4927      	ldr	r1, [pc, #156]	; (7244 <LORAREG_InitGetAttrFnPtrsEU+0x11c>)
    71a8:	3204      	adds	r2, #4
    71aa:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    71ac:	4926      	ldr	r1, [pc, #152]	; (7248 <LORAREG_InitGetAttrFnPtrsEU+0x120>)
    71ae:	3204      	adds	r2, #4
    71b0:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    71b2:	4926      	ldr	r1, [pc, #152]	; (724c <LORAREG_InitGetAttrFnPtrsEU+0x124>)
    71b4:	3204      	adds	r2, #4
    71b6:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    71b8:	4925      	ldr	r1, [pc, #148]	; (7250 <LORAREG_InitGetAttrFnPtrsEU+0x128>)
    71ba:	3204      	adds	r2, #4
    71bc:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    71be:	4925      	ldr	r1, [pc, #148]	; (7254 <LORAREG_InitGetAttrFnPtrsEU+0x12c>)
    71c0:	3204      	adds	r2, #4
    71c2:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    71c4:	4924      	ldr	r1, [pc, #144]	; (7258 <LORAREG_InitGetAttrFnPtrsEU+0x130>)
    71c6:	320c      	adds	r2, #12
    71c8:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    71ca:	4924      	ldr	r1, [pc, #144]	; (725c <LORAREG_InitGetAttrFnPtrsEU+0x134>)
    71cc:	3208      	adds	r2, #8
    71ce:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    71d0:	4923      	ldr	r1, [pc, #140]	; (7260 <LORAREG_InitGetAttrFnPtrsEU+0x138>)
    71d2:	3204      	adds	r2, #4
    71d4:	5099      	str	r1, [r3, r2]
}
    71d6:	4770      	bx	lr
    71d8:	20000bb8 	.word	0x20000bb8
    71dc:	0000553d 	.word	0x0000553d
    71e0:	00006859 	.word	0x00006859
    71e4:	00006895 	.word	0x00006895
    71e8:	000068cd 	.word	0x000068cd
    71ec:	00004451 	.word	0x00004451
    71f0:	00004461 	.word	0x00004461
    71f4:	00004479 	.word	0x00004479
    71f8:	00004489 	.word	0x00004489
    71fc:	00005375 	.word	0x00005375
    7200:	00004499 	.word	0x00004499
    7204:	000044a9 	.word	0x000044a9
    7208:	00005441 	.word	0x00005441
    720c:	000047b1 	.word	0x000047b1
    7210:	000044f9 	.word	0x000044f9
    7214:	000053d5 	.word	0x000053d5
    7218:	00004769 	.word	0x00004769
    721c:	00006905 	.word	0x00006905
    7220:	0000693d 	.word	0x0000693d
    7224:	00006975 	.word	0x00006975
    7228:	00005d01 	.word	0x00005d01
    722c:	00004559 	.word	0x00004559
    7230:	00004563 	.word	0x00004563
    7234:	0000456d 	.word	0x0000456d
    7238:	00004579 	.word	0x00004579
    723c:	00004585 	.word	0x00004585
    7240:	0000458f 	.word	0x0000458f
    7244:	00004597 	.word	0x00004597
    7248:	0000459f 	.word	0x0000459f
    724c:	000069d5 	.word	0x000069d5
    7250:	00004db1 	.word	0x00004db1
    7254:	000045c9 	.word	0x000045c9
    7258:	0000538d 	.word	0x0000538d
    725c:	000045a9 	.word	0x000045a9
    7260:	000045b9 	.word	0x000045b9

00007264 <LORAREG_InitGetAttrFnPtrsAS>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    7264:	4b2b      	ldr	r3, [pc, #172]	; (7314 <LORAREG_InitGetAttrFnPtrsAS+0xb0>)
    7266:	4a2c      	ldr	r2, [pc, #176]	; (7318 <LORAREG_InitGetAttrFnPtrsAS+0xb4>)
    7268:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    726a:	4a2c      	ldr	r2, [pc, #176]	; (731c <LORAREG_InitGetAttrFnPtrsAS+0xb8>)
    726c:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    726e:	4a2c      	ldr	r2, [pc, #176]	; (7320 <LORAREG_InitGetAttrFnPtrsAS+0xbc>)
    7270:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    7272:	4a2c      	ldr	r2, [pc, #176]	; (7324 <LORAREG_InitGetAttrFnPtrsAS+0xc0>)
    7274:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    7276:	4a2c      	ldr	r2, [pc, #176]	; (7328 <LORAREG_InitGetAttrFnPtrsAS+0xc4>)
    7278:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    727a:	4a2c      	ldr	r2, [pc, #176]	; (732c <LORAREG_InitGetAttrFnPtrsAS+0xc8>)
    727c:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    727e:	4a2c      	ldr	r2, [pc, #176]	; (7330 <LORAREG_InitGetAttrFnPtrsAS+0xcc>)
    7280:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    7282:	4a2c      	ldr	r2, [pc, #176]	; (7334 <LORAREG_InitGetAttrFnPtrsAS+0xd0>)
    7284:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    7286:	4a2c      	ldr	r2, [pc, #176]	; (7338 <LORAREG_InitGetAttrFnPtrsAS+0xd4>)
    7288:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    728a:	4a2c      	ldr	r2, [pc, #176]	; (733c <LORAREG_InitGetAttrFnPtrsAS+0xd8>)
    728c:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    728e:	4a2c      	ldr	r2, [pc, #176]	; (7340 <LORAREG_InitGetAttrFnPtrsAS+0xdc>)
    7290:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    7292:	4a2c      	ldr	r2, [pc, #176]	; (7344 <LORAREG_InitGetAttrFnPtrsAS+0xe0>)
    7294:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7296:	4a2c      	ldr	r2, [pc, #176]	; (7348 <LORAREG_InitGetAttrFnPtrsAS+0xe4>)
    7298:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    729a:	4a2c      	ldr	r2, [pc, #176]	; (734c <LORAREG_InitGetAttrFnPtrsAS+0xe8>)
    729c:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    729e:	4a2c      	ldr	r2, [pc, #176]	; (7350 <LORAREG_InitGetAttrFnPtrsAS+0xec>)
    72a0:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    72a2:	492c      	ldr	r1, [pc, #176]	; (7354 <LORAREG_InitGetAttrFnPtrsAS+0xf0>)
    72a4:	2284      	movs	r2, #132	; 0x84
    72a6:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    72a8:	492b      	ldr	r1, [pc, #172]	; (7358 <LORAREG_InitGetAttrFnPtrsAS+0xf4>)
    72aa:	3204      	adds	r2, #4
    72ac:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    72ae:	492b      	ldr	r1, [pc, #172]	; (735c <LORAREG_InitGetAttrFnPtrsAS+0xf8>)
    72b0:	3204      	adds	r2, #4
    72b2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    72b4:	492a      	ldr	r1, [pc, #168]	; (7360 <LORAREG_InitGetAttrFnPtrsAS+0xfc>)
    72b6:	3208      	adds	r2, #8
    72b8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    72ba:	492a      	ldr	r1, [pc, #168]	; (7364 <LORAREG_InitGetAttrFnPtrsAS+0x100>)
    72bc:	3204      	adds	r2, #4
    72be:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    72c0:	4929      	ldr	r1, [pc, #164]	; (7368 <LORAREG_InitGetAttrFnPtrsAS+0x104>)
    72c2:	3204      	adds	r2, #4
    72c4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    72c6:	4929      	ldr	r1, [pc, #164]	; (736c <LORAREG_InitGetAttrFnPtrsAS+0x108>)
    72c8:	3204      	adds	r2, #4
    72ca:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    72cc:	4928      	ldr	r1, [pc, #160]	; (7370 <LORAREG_InitGetAttrFnPtrsAS+0x10c>)
    72ce:	3204      	adds	r2, #4
    72d0:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    72d2:	4928      	ldr	r1, [pc, #160]	; (7374 <LORAREG_InitGetAttrFnPtrsAS+0x110>)
    72d4:	3204      	adds	r2, #4
    72d6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    72d8:	4927      	ldr	r1, [pc, #156]	; (7378 <LORAREG_InitGetAttrFnPtrsAS+0x114>)
    72da:	3204      	adds	r2, #4
    72dc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    72de:	4927      	ldr	r1, [pc, #156]	; (737c <LORAREG_InitGetAttrFnPtrsAS+0x118>)
    72e0:	3204      	adds	r2, #4
    72e2:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    72e4:	4926      	ldr	r1, [pc, #152]	; (7380 <LORAREG_InitGetAttrFnPtrsAS+0x11c>)
    72e6:	3204      	adds	r2, #4
    72e8:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    72ea:	4926      	ldr	r1, [pc, #152]	; (7384 <LORAREG_InitGetAttrFnPtrsAS+0x120>)
    72ec:	3204      	adds	r2, #4
    72ee:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    72f0:	4925      	ldr	r1, [pc, #148]	; (7388 <LORAREG_InitGetAttrFnPtrsAS+0x124>)
    72f2:	3204      	adds	r2, #4
    72f4:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    72f6:	4925      	ldr	r1, [pc, #148]	; (738c <LORAREG_InitGetAttrFnPtrsAS+0x128>)
    72f8:	320c      	adds	r2, #12
    72fa:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    72fc:	4924      	ldr	r1, [pc, #144]	; (7390 <LORAREG_InitGetAttrFnPtrsAS+0x12c>)
    72fe:	3208      	adds	r2, #8
    7300:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7302:	4924      	ldr	r1, [pc, #144]	; (7394 <LORAREG_InitGetAttrFnPtrsAS+0x130>)
    7304:	3204      	adds	r2, #4
    7306:	5099      	str	r1, [r3, r2]
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT2;
    7308:	4a23      	ldr	r2, [pc, #140]	; (7398 <LORAREG_InitGetAttrFnPtrsAS+0x134>)
    730a:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[MIN_DUTY_CYCLE_TIMER] = LORAREG_GetAttr_DutyCycleTimer;
    730c:	4923      	ldr	r1, [pc, #140]	; (739c <LORAREG_InitGetAttrFnPtrsAS+0x138>)
    730e:	2290      	movs	r2, #144	; 0x90
    7310:	5099      	str	r1, [r3, r2]
}
    7312:	4770      	bx	lr
    7314:	20000bb8 	.word	0x20000bb8
    7318:	00005679 	.word	0x00005679
    731c:	00006859 	.word	0x00006859
    7320:	00006895 	.word	0x00006895
    7324:	000067f5 	.word	0x000067f5
    7328:	00004451 	.word	0x00004451
    732c:	00004461 	.word	0x00004461
    7330:	00004479 	.word	0x00004479
    7334:	00004489 	.word	0x00004489
    7338:	00005375 	.word	0x00005375
    733c:	00004499 	.word	0x00004499
    7340:	000044a9 	.word	0x000044a9
    7344:	00005441 	.word	0x00005441
    7348:	000047b1 	.word	0x000047b1
    734c:	000044f9 	.word	0x000044f9
    7350:	00005585 	.word	0x00005585
    7354:	00006905 	.word	0x00006905
    7358:	0000693d 	.word	0x0000693d
    735c:	00006975 	.word	0x00006975
    7360:	00004559 	.word	0x00004559
    7364:	00004563 	.word	0x00004563
    7368:	0000456d 	.word	0x0000456d
    736c:	00004579 	.word	0x00004579
    7370:	00004585 	.word	0x00004585
    7374:	0000458f 	.word	0x0000458f
    7378:	00004597 	.word	0x00004597
    737c:	0000459f 	.word	0x0000459f
    7380:	000069d5 	.word	0x000069d5
    7384:	00004db1 	.word	0x00004db1
    7388:	000045c9 	.word	0x000045c9
    738c:	0000538d 	.word	0x0000538d
    7390:	000045a9 	.word	0x000045a9
    7394:	000045b9 	.word	0x000045b9
    7398:	00004769 	.word	0x00004769
    739c:	00005d01 	.word	0x00005d01

000073a0 <LORAREG_InitGetAttrFnPtrsAU>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT1;
    73a0:	4b29      	ldr	r3, [pc, #164]	; (7448 <LORAREG_InitGetAttrFnPtrsAU+0xa8>)
    73a2:	4a2a      	ldr	r2, [pc, #168]	; (744c <LORAREG_InitGetAttrFnPtrsAU+0xac>)
    73a4:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT1;
    73a6:	4a2a      	ldr	r2, [pc, #168]	; (7450 <LORAREG_InitGetAttrFnPtrsAU+0xb0>)
    73a8:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT1;
    73aa:	4a2a      	ldr	r2, [pc, #168]	; (7454 <LORAREG_InitGetAttrFnPtrsAU+0xb4>)
    73ac:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT1;
    73ae:	4a2a      	ldr	r2, [pc, #168]	; (7458 <LORAREG_InitGetAttrFnPtrsAU+0xb8>)
    73b0:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    73b2:	4a2a      	ldr	r2, [pc, #168]	; (745c <LORAREG_InitGetAttrFnPtrsAU+0xbc>)
    73b4:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    73b6:	4a2a      	ldr	r2, [pc, #168]	; (7460 <LORAREG_InitGetAttrFnPtrsAU+0xc0>)
    73b8:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    73ba:	4a2a      	ldr	r2, [pc, #168]	; (7464 <LORAREG_InitGetAttrFnPtrsAU+0xc4>)
    73bc:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    73be:	4a2a      	ldr	r2, [pc, #168]	; (7468 <LORAREG_InitGetAttrFnPtrsAU+0xc8>)
    73c0:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    73c2:	4a2a      	ldr	r2, [pc, #168]	; (746c <LORAREG_InitGetAttrFnPtrsAU+0xcc>)
    73c4:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    73c6:	4a2a      	ldr	r2, [pc, #168]	; (7470 <LORAREG_InitGetAttrFnPtrsAU+0xd0>)
    73c8:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    73ca:	4a2a      	ldr	r2, [pc, #168]	; (7474 <LORAREG_InitGetAttrFnPtrsAU+0xd4>)
    73cc:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT1;
    73ce:	4a2a      	ldr	r2, [pc, #168]	; (7478 <LORAREG_InitGetAttrFnPtrsAU+0xd8>)
    73d0:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    73d2:	4a2a      	ldr	r2, [pc, #168]	; (747c <LORAREG_InitGetAttrFnPtrsAU+0xdc>)
    73d4:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    73d6:	4a2a      	ldr	r2, [pc, #168]	; (7480 <LORAREG_InitGetAttrFnPtrsAU+0xe0>)
    73d8:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType1;
    73da:	4a2a      	ldr	r2, [pc, #168]	; (7484 <LORAREG_InitGetAttrFnPtrsAU+0xe4>)
    73dc:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[DUTY_CYCLE] = LORAREG_GetAttr_DutyCycleT1;
    73de:	4a2a      	ldr	r2, [pc, #168]	; (7488 <LORAREG_InitGetAttrFnPtrsAU+0xe8>)
    73e0:	679a      	str	r2, [r3, #120]	; 0x78
    pGetAttr[DUTY_CYCLE_TIMER] = LORAREG_GetAttr_MinDutyCycleTimer;
    73e2:	4a2a      	ldr	r2, [pc, #168]	; (748c <LORAREG_InitGetAttrFnPtrsAU+0xec>)
    73e4:	67da      	str	r2, [r3, #124]	; 0x7c
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT1;
    73e6:	492a      	ldr	r1, [pc, #168]	; (7490 <LORAREG_InitGetAttrFnPtrsAU+0xf0>)
    73e8:	2284      	movs	r2, #132	; 0x84
    73ea:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT1;
    73ec:	4929      	ldr	r1, [pc, #164]	; (7494 <LORAREG_InitGetAttrFnPtrsAU+0xf4>)
    73ee:	3204      	adds	r2, #4
    73f0:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT1;
    73f2:	4929      	ldr	r1, [pc, #164]	; (7498 <LORAREG_InitGetAttrFnPtrsAU+0xf8>)
    73f4:	3204      	adds	r2, #4
    73f6:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    73f8:	4928      	ldr	r1, [pc, #160]	; (749c <LORAREG_InitGetAttrFnPtrsAU+0xfc>)
    73fa:	3208      	adds	r2, #8
    73fc:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    73fe:	4928      	ldr	r1, [pc, #160]	; (74a0 <LORAREG_InitGetAttrFnPtrsAU+0x100>)
    7400:	3204      	adds	r2, #4
    7402:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7404:	4927      	ldr	r1, [pc, #156]	; (74a4 <LORAREG_InitGetAttrFnPtrsAU+0x104>)
    7406:	3204      	adds	r2, #4
    7408:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    740a:	4927      	ldr	r1, [pc, #156]	; (74a8 <LORAREG_InitGetAttrFnPtrsAU+0x108>)
    740c:	3204      	adds	r2, #4
    740e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7410:	4926      	ldr	r1, [pc, #152]	; (74ac <LORAREG_InitGetAttrFnPtrsAU+0x10c>)
    7412:	3204      	adds	r2, #4
    7414:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    7416:	4926      	ldr	r1, [pc, #152]	; (74b0 <LORAREG_InitGetAttrFnPtrsAU+0x110>)
    7418:	3204      	adds	r2, #4
    741a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    741c:	4925      	ldr	r1, [pc, #148]	; (74b4 <LORAREG_InitGetAttrFnPtrsAU+0x114>)
    741e:	3204      	adds	r2, #4
    7420:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7422:	4925      	ldr	r1, [pc, #148]	; (74b8 <LORAREG_InitGetAttrFnPtrsAU+0x118>)
    7424:	3204      	adds	r2, #4
    7426:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT1;
    7428:	4924      	ldr	r1, [pc, #144]	; (74bc <LORAREG_InitGetAttrFnPtrsAU+0x11c>)
    742a:	3204      	adds	r2, #4
    742c:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel1;
    742e:	4924      	ldr	r1, [pc, #144]	; (74c0 <LORAREG_InitGetAttrFnPtrsAU+0x120>)
    7430:	3204      	adds	r2, #4
    7432:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7434:	4923      	ldr	r1, [pc, #140]	; (74c4 <LORAREG_InitGetAttrFnPtrsAU+0x124>)
    7436:	3204      	adds	r2, #4
    7438:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    743a:	4923      	ldr	r1, [pc, #140]	; (74c8 <LORAREG_InitGetAttrFnPtrsAU+0x128>)
    743c:	3214      	adds	r2, #20
    743e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    7440:	4922      	ldr	r1, [pc, #136]	; (74cc <LORAREG_InitGetAttrFnPtrsAU+0x12c>)
    7442:	3204      	adds	r2, #4
    7444:	5099      	str	r1, [r3, r2]
}
    7446:	4770      	bx	lr
    7448:	20000bb8 	.word	0x20000bb8
    744c:	00004605 	.word	0x00004605
    7450:	00006b9d 	.word	0x00006b9d
    7454:	00006bed 	.word	0x00006bed
    7458:	00006c39 	.word	0x00006c39
    745c:	00004451 	.word	0x00004451
    7460:	00004461 	.word	0x00004461
    7464:	00004479 	.word	0x00004479
    7468:	00004489 	.word	0x00004489
    746c:	00005375 	.word	0x00005375
    7470:	00004499 	.word	0x00004499
    7474:	000044a9 	.word	0x000044a9
    7478:	00005249 	.word	0x00005249
    747c:	000047b1 	.word	0x000047b1
    7480:	000044f9 	.word	0x000044f9
    7484:	00005199 	.word	0x00005199
    7488:	00004545 	.word	0x00004545
    748c:	0000454f 	.word	0x0000454f
    7490:	00006c85 	.word	0x00006c85
    7494:	00006cd1 	.word	0x00006cd1
    7498:	00006d1d 	.word	0x00006d1d
    749c:	00004559 	.word	0x00004559
    74a0:	00004563 	.word	0x00004563
    74a4:	0000456d 	.word	0x0000456d
    74a8:	00004579 	.word	0x00004579
    74ac:	00004585 	.word	0x00004585
    74b0:	0000458f 	.word	0x0000458f
    74b4:	00004597 	.word	0x00004597
    74b8:	0000459f 	.word	0x0000459f
    74bc:	00006e05 	.word	0x00006e05
    74c0:	00004bfd 	.word	0x00004bfd
    74c4:	000045c9 	.word	0x000045c9
    74c8:	000045a9 	.word	0x000045a9
    74cc:	000045b9 	.word	0x000045b9

000074d0 <LORAREG_InitGetAttrFnPtrsIN>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    74d0:	4b29      	ldr	r3, [pc, #164]	; (7578 <LORAREG_InitGetAttrFnPtrsIN+0xa8>)
    74d2:	4a2a      	ldr	r2, [pc, #168]	; (757c <LORAREG_InitGetAttrFnPtrsIN+0xac>)
    74d4:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    74d6:	4a2a      	ldr	r2, [pc, #168]	; (7580 <LORAREG_InitGetAttrFnPtrsIN+0xb0>)
    74d8:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    74da:	4a2a      	ldr	r2, [pc, #168]	; (7584 <LORAREG_InitGetAttrFnPtrsIN+0xb4>)
    74dc:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    74de:	4a2a      	ldr	r2, [pc, #168]	; (7588 <LORAREG_InitGetAttrFnPtrsIN+0xb8>)
    74e0:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    74e2:	4a2a      	ldr	r2, [pc, #168]	; (758c <LORAREG_InitGetAttrFnPtrsIN+0xbc>)
    74e4:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    74e6:	4a2a      	ldr	r2, [pc, #168]	; (7590 <LORAREG_InitGetAttrFnPtrsIN+0xc0>)
    74e8:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    74ea:	4a2a      	ldr	r2, [pc, #168]	; (7594 <LORAREG_InitGetAttrFnPtrsIN+0xc4>)
    74ec:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    74ee:	4a2a      	ldr	r2, [pc, #168]	; (7598 <LORAREG_InitGetAttrFnPtrsIN+0xc8>)
    74f0:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    74f2:	4a2a      	ldr	r2, [pc, #168]	; (759c <LORAREG_InitGetAttrFnPtrsIN+0xcc>)
    74f4:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    74f6:	4a2a      	ldr	r2, [pc, #168]	; (75a0 <LORAREG_InitGetAttrFnPtrsIN+0xd0>)
    74f8:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    74fa:	4a2a      	ldr	r2, [pc, #168]	; (75a4 <LORAREG_InitGetAttrFnPtrsIN+0xd4>)
    74fc:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    74fe:	4a2a      	ldr	r2, [pc, #168]	; (75a8 <LORAREG_InitGetAttrFnPtrsIN+0xd8>)
    7500:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    7502:	4a2a      	ldr	r2, [pc, #168]	; (75ac <LORAREG_InitGetAttrFnPtrsIN+0xdc>)
    7504:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7506:	4a2a      	ldr	r2, [pc, #168]	; (75b0 <LORAREG_InitGetAttrFnPtrsIN+0xe0>)
    7508:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType3;
    750a:	4a2a      	ldr	r2, [pc, #168]	; (75b4 <LORAREG_InitGetAttrFnPtrsIN+0xe4>)
    750c:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    750e:	492a      	ldr	r1, [pc, #168]	; (75b8 <LORAREG_InitGetAttrFnPtrsIN+0xe8>)
    7510:	2284      	movs	r2, #132	; 0x84
    7512:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7514:	4929      	ldr	r1, [pc, #164]	; (75bc <LORAREG_InitGetAttrFnPtrsIN+0xec>)
    7516:	3204      	adds	r2, #4
    7518:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    751a:	4929      	ldr	r1, [pc, #164]	; (75c0 <LORAREG_InitGetAttrFnPtrsIN+0xf0>)
    751c:	3204      	adds	r2, #4
    751e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    7520:	4928      	ldr	r1, [pc, #160]	; (75c4 <LORAREG_InitGetAttrFnPtrsIN+0xf4>)
    7522:	3208      	adds	r2, #8
    7524:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7526:	4928      	ldr	r1, [pc, #160]	; (75c8 <LORAREG_InitGetAttrFnPtrsIN+0xf8>)
    7528:	3204      	adds	r2, #4
    752a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    752c:	4927      	ldr	r1, [pc, #156]	; (75cc <LORAREG_InitGetAttrFnPtrsIN+0xfc>)
    752e:	3204      	adds	r2, #4
    7530:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    7532:	4927      	ldr	r1, [pc, #156]	; (75d0 <LORAREG_InitGetAttrFnPtrsIN+0x100>)
    7534:	3204      	adds	r2, #4
    7536:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7538:	4926      	ldr	r1, [pc, #152]	; (75d4 <LORAREG_InitGetAttrFnPtrsIN+0x104>)
    753a:	3204      	adds	r2, #4
    753c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    753e:	4926      	ldr	r1, [pc, #152]	; (75d8 <LORAREG_InitGetAttrFnPtrsIN+0x108>)
    7540:	3204      	adds	r2, #4
    7542:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7544:	4925      	ldr	r1, [pc, #148]	; (75dc <LORAREG_InitGetAttrFnPtrsIN+0x10c>)
    7546:	3204      	adds	r2, #4
    7548:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    754a:	4925      	ldr	r1, [pc, #148]	; (75e0 <LORAREG_InitGetAttrFnPtrsIN+0x110>)
    754c:	3204      	adds	r2, #4
    754e:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    7550:	4924      	ldr	r1, [pc, #144]	; (75e4 <LORAREG_InitGetAttrFnPtrsIN+0x114>)
    7552:	3204      	adds	r2, #4
    7554:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    7556:	4924      	ldr	r1, [pc, #144]	; (75e8 <LORAREG_InitGetAttrFnPtrsIN+0x118>)
    7558:	3204      	adds	r2, #4
    755a:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    755c:	4923      	ldr	r1, [pc, #140]	; (75ec <LORAREG_InitGetAttrFnPtrsIN+0x11c>)
    755e:	3204      	adds	r2, #4
    7560:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    7562:	4923      	ldr	r1, [pc, #140]	; (75f0 <LORAREG_InitGetAttrFnPtrsIN+0x120>)
    7564:	320c      	adds	r2, #12
    7566:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    7568:	4922      	ldr	r1, [pc, #136]	; (75f4 <LORAREG_InitGetAttrFnPtrsIN+0x124>)
    756a:	3208      	adds	r2, #8
    756c:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    756e:	4922      	ldr	r1, [pc, #136]	; (75f8 <LORAREG_InitGetAttrFnPtrsIN+0x128>)
    7570:	3204      	adds	r2, #4
    7572:	5099      	str	r1, [r3, r2]
}
    7574:	4770      	bx	lr
    7576:	46c0      	nop			; (mov r8, r8)
    7578:	20000bb8 	.word	0x20000bb8
    757c:	0000553d 	.word	0x0000553d
    7580:	00006859 	.word	0x00006859
    7584:	00006895 	.word	0x00006895
    7588:	000068cd 	.word	0x000068cd
    758c:	00004451 	.word	0x00004451
    7590:	00004461 	.word	0x00004461
    7594:	00004479 	.word	0x00004479
    7598:	00004489 	.word	0x00004489
    759c:	00005375 	.word	0x00005375
    75a0:	00004499 	.word	0x00004499
    75a4:	000044a9 	.word	0x000044a9
    75a8:	00005441 	.word	0x00005441
    75ac:	000047b1 	.word	0x000047b1
    75b0:	000044f9 	.word	0x000044f9
    75b4:	000056c1 	.word	0x000056c1
    75b8:	00006905 	.word	0x00006905
    75bc:	0000693d 	.word	0x0000693d
    75c0:	00006975 	.word	0x00006975
    75c4:	00004559 	.word	0x00004559
    75c8:	00004563 	.word	0x00004563
    75cc:	0000456d 	.word	0x0000456d
    75d0:	00004579 	.word	0x00004579
    75d4:	00004585 	.word	0x00004585
    75d8:	0000458f 	.word	0x0000458f
    75dc:	00004597 	.word	0x00004597
    75e0:	0000459f 	.word	0x0000459f
    75e4:	000069d5 	.word	0x000069d5
    75e8:	00004db1 	.word	0x00004db1
    75ec:	000045c9 	.word	0x000045c9
    75f0:	0000538d 	.word	0x0000538d
    75f4:	000045a9 	.word	0x000045a9
    75f8:	000045b9 	.word	0x000045b9

000075fc <LORAREG_InitGetAttrFnPtrsJP>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT3;
    75fc:	4b2c      	ldr	r3, [pc, #176]	; (76b0 <LORAREG_InitGetAttrFnPtrsJP+0xb4>)
    75fe:	4a2d      	ldr	r2, [pc, #180]	; (76b4 <LORAREG_InitGetAttrFnPtrsJP+0xb8>)
    7600:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    7602:	4a2d      	ldr	r2, [pc, #180]	; (76b8 <LORAREG_InitGetAttrFnPtrsJP+0xbc>)
    7604:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7606:	4a2d      	ldr	r2, [pc, #180]	; (76bc <LORAREG_InitGetAttrFnPtrsJP+0xc0>)
    7608:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT3;
    760a:	4a2d      	ldr	r2, [pc, #180]	; (76c0 <LORAREG_InitGetAttrFnPtrsJP+0xc4>)
    760c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    760e:	4a2d      	ldr	r2, [pc, #180]	; (76c4 <LORAREG_InitGetAttrFnPtrsJP+0xc8>)
    7610:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7612:	4a2d      	ldr	r2, [pc, #180]	; (76c8 <LORAREG_InitGetAttrFnPtrsJP+0xcc>)
    7614:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    7616:	4a2d      	ldr	r2, [pc, #180]	; (76cc <LORAREG_InitGetAttrFnPtrsJP+0xd0>)
    7618:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    761a:	4a2d      	ldr	r2, [pc, #180]	; (76d0 <LORAREG_InitGetAttrFnPtrsJP+0xd4>)
    761c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    761e:	4a2d      	ldr	r2, [pc, #180]	; (76d4 <LORAREG_InitGetAttrFnPtrsJP+0xd8>)
    7620:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7622:	4a2d      	ldr	r2, [pc, #180]	; (76d8 <LORAREG_InitGetAttrFnPtrsJP+0xdc>)
    7624:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    7626:	4a2d      	ldr	r2, [pc, #180]	; (76dc <LORAREG_InitGetAttrFnPtrsJP+0xe0>)
    7628:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    762a:	4a2d      	ldr	r2, [pc, #180]	; (76e0 <LORAREG_InitGetAttrFnPtrsJP+0xe4>)
    762c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    762e:	4a2d      	ldr	r2, [pc, #180]	; (76e4 <LORAREG_InitGetAttrFnPtrsJP+0xe8>)
    7630:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7632:	4a2d      	ldr	r2, [pc, #180]	; (76e8 <LORAREG_InitGetAttrFnPtrsJP+0xec>)
    7634:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType4;
    7636:	4a2d      	ldr	r2, [pc, #180]	; (76ec <LORAREG_InitGetAttrFnPtrsJP+0xf0>)
    7638:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    763a:	492d      	ldr	r1, [pc, #180]	; (76f0 <LORAREG_InitGetAttrFnPtrsJP+0xf4>)
    763c:	2284      	movs	r2, #132	; 0x84
    763e:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7640:	492c      	ldr	r1, [pc, #176]	; (76f4 <LORAREG_InitGetAttrFnPtrsJP+0xf8>)
    7642:	3204      	adds	r2, #4
    7644:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    7646:	492c      	ldr	r1, [pc, #176]	; (76f8 <LORAREG_InitGetAttrFnPtrsJP+0xfc>)
    7648:	3204      	adds	r2, #4
    764a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    764c:	492b      	ldr	r1, [pc, #172]	; (76fc <LORAREG_InitGetAttrFnPtrsJP+0x100>)
    764e:	3208      	adds	r2, #8
    7650:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7652:	492b      	ldr	r1, [pc, #172]	; (7700 <LORAREG_InitGetAttrFnPtrsJP+0x104>)
    7654:	3204      	adds	r2, #4
    7656:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7658:	492a      	ldr	r1, [pc, #168]	; (7704 <LORAREG_InitGetAttrFnPtrsJP+0x108>)
    765a:	3204      	adds	r2, #4
    765c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    765e:	492a      	ldr	r1, [pc, #168]	; (7708 <LORAREG_InitGetAttrFnPtrsJP+0x10c>)
    7660:	3204      	adds	r2, #4
    7662:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    7664:	4929      	ldr	r1, [pc, #164]	; (770c <LORAREG_InitGetAttrFnPtrsJP+0x110>)
    7666:	3204      	adds	r2, #4
    7668:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    766a:	4929      	ldr	r1, [pc, #164]	; (7710 <LORAREG_InitGetAttrFnPtrsJP+0x114>)
    766c:	3204      	adds	r2, #4
    766e:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    7670:	4928      	ldr	r1, [pc, #160]	; (7714 <LORAREG_InitGetAttrFnPtrsJP+0x118>)
    7672:	3204      	adds	r2, #4
    7674:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    7676:	4928      	ldr	r1, [pc, #160]	; (7718 <LORAREG_InitGetAttrFnPtrsJP+0x11c>)
    7678:	3204      	adds	r2, #4
    767a:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    767c:	4927      	ldr	r1, [pc, #156]	; (771c <LORAREG_InitGetAttrFnPtrsJP+0x120>)
    767e:	3204      	adds	r2, #4
    7680:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    7682:	4927      	ldr	r1, [pc, #156]	; (7720 <LORAREG_InitGetAttrFnPtrsJP+0x124>)
    7684:	3204      	adds	r2, #4
    7686:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    7688:	4926      	ldr	r1, [pc, #152]	; (7724 <LORAREG_InitGetAttrFnPtrsJP+0x128>)
    768a:	3204      	adds	r2, #4
    768c:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    768e:	4926      	ldr	r1, [pc, #152]	; (7728 <LORAREG_InitGetAttrFnPtrsJP+0x12c>)
    7690:	3204      	adds	r2, #4
    7692:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    7694:	4925      	ldr	r1, [pc, #148]	; (772c <LORAREG_InitGetAttrFnPtrsJP+0x130>)
    7696:	3204      	adds	r2, #4
    7698:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    769a:	4925      	ldr	r1, [pc, #148]	; (7730 <LORAREG_InitGetAttrFnPtrsJP+0x134>)
    769c:	3204      	adds	r2, #4
    769e:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    76a0:	4924      	ldr	r1, [pc, #144]	; (7734 <LORAREG_InitGetAttrFnPtrsJP+0x138>)
    76a2:	3208      	adds	r2, #8
    76a4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    76a6:	4924      	ldr	r1, [pc, #144]	; (7738 <LORAREG_InitGetAttrFnPtrsJP+0x13c>)
    76a8:	3204      	adds	r2, #4
    76aa:	5099      	str	r1, [r3, r2]
}
    76ac:	4770      	bx	lr
    76ae:	46c0      	nop			; (mov r8, r8)
    76b0:	20000bb8 	.word	0x20000bb8
    76b4:	00005679 	.word	0x00005679
    76b8:	00006859 	.word	0x00006859
    76bc:	00006895 	.word	0x00006895
    76c0:	000067f5 	.word	0x000067f5
    76c4:	00004451 	.word	0x00004451
    76c8:	00004461 	.word	0x00004461
    76cc:	00004479 	.word	0x00004479
    76d0:	00004489 	.word	0x00004489
    76d4:	00005375 	.word	0x00005375
    76d8:	00004499 	.word	0x00004499
    76dc:	000044a9 	.word	0x000044a9
    76e0:	00005441 	.word	0x00005441
    76e4:	000047b1 	.word	0x000047b1
    76e8:	000044f9 	.word	0x000044f9
    76ec:	00005585 	.word	0x00005585
    76f0:	00006905 	.word	0x00006905
    76f4:	0000693d 	.word	0x0000693d
    76f8:	00006975 	.word	0x00006975
    76fc:	00004559 	.word	0x00004559
    7700:	00004563 	.word	0x00004563
    7704:	0000456d 	.word	0x0000456d
    7708:	00004579 	.word	0x00004579
    770c:	00004585 	.word	0x00004585
    7710:	0000458f 	.word	0x0000458f
    7714:	00004597 	.word	0x00004597
    7718:	0000459f 	.word	0x0000459f
    771c:	000069d5 	.word	0x000069d5
    7720:	00004db1 	.word	0x00004db1
    7724:	000045c9 	.word	0x000045c9
    7728:	000045d9 	.word	0x000045d9
    772c:	00005749 	.word	0x00005749
    7730:	0000538d 	.word	0x0000538d
    7734:	000045a9 	.word	0x000045a9
    7738:	000045b9 	.word	0x000045b9

0000773c <LORAREG_InitGetAttrFnPtrsKR>:
    pGetAttr[FREQUENCY] = LORAREG_GetAttr_FreqT2;
    773c:	4b2c      	ldr	r3, [pc, #176]	; (77f0 <LORAREG_InitGetAttrFnPtrsKR+0xb4>)
    773e:	4a2d      	ldr	r2, [pc, #180]	; (77f4 <LORAREG_InitGetAttrFnPtrsKR+0xb8>)
    7740:	601a      	str	r2, [r3, #0]
    pGetAttr[RX_WINDOW_SIZE] = LORAREG_GetAttr_RxWindowSizeT2;
    7742:	4a2d      	ldr	r2, [pc, #180]	; (77f8 <LORAREG_InitGetAttrFnPtrsKR+0xbc>)
    7744:	60da      	str	r2, [r3, #12]
    pGetAttr[RX_WINDOW_OFFSET] = LORAREG_GetAttr_RxWindowOffsetT2;
    7746:	4a2d      	ldr	r2, [pc, #180]	; (77fc <LORAREG_InitGetAttrFnPtrsKR+0xc0>)
    7748:	611a      	str	r2, [r3, #16]
    pGetAttr[MAX_PAYLOAD_SIZE] = LORAREG_GetAttr_MaxPayloadT2;
    774a:	4a2d      	ldr	r2, [pc, #180]	; (7800 <LORAREG_InitGetAttrFnPtrsKR+0xc4>)
    774c:	615a      	str	r2, [r3, #20]
    pGetAttr[MAX_CHANNELS] = LORAREG_GetAttr_MaxChannel;
    774e:	4a2d      	ldr	r2, [pc, #180]	; (7804 <LORAREG_InitGetAttrFnPtrsKR+0xc8>)
    7750:	619a      	str	r2, [r3, #24]
    pGetAttr[MIN_NEW_CH_INDEX] = LORAREG_GetAttr_MinNewChIndex;
    7752:	4a2d      	ldr	r2, [pc, #180]	; (7808 <LORAREG_InitGetAttrFnPtrsKR+0xcc>)
    7754:	61da      	str	r2, [r3, #28]
    pGetAttr[DEFAULT_RX1_DATA_RATE] = LORAREG_GetAttr_DefRx1DataRate;
    7756:	4a2d      	ldr	r2, [pc, #180]	; (780c <LORAREG_InitGetAttrFnPtrsKR+0xd0>)
    7758:	621a      	str	r2, [r3, #32]
    pGetAttr[DEFAULT_RX2_DATA_RATE] = LORAREG_GetAttr_DefRx2DataRate;
    775a:	4a2d      	ldr	r2, [pc, #180]	; (7810 <LORAREG_InitGetAttrFnPtrsKR+0xd4>)
    775c:	625a      	str	r2, [r3, #36]	; 0x24
    pGetAttr[DEFAULT_RX2_FREQUENCY] = LORAREG_GetAttr_DefRx2Freq;
    775e:	4a2d      	ldr	r2, [pc, #180]	; (7814 <LORAREG_InitGetAttrFnPtrsKR+0xd8>)
    7760:	629a      	str	r2, [r3, #40]	; 0x28
    pGetAttr[SUPPORTED_REGIONAL_FEATURES] = LORAREG_GetAttr_RegFeatures;
    7762:	4a2d      	ldr	r2, [pc, #180]	; (7818 <LORAREG_InitGetAttrFnPtrsKR+0xdc>)
    7764:	639a      	str	r2, [r3, #56]	; 0x38
    pGetAttr[DATA_RANGE] = LORAREG_GetAttr_DataRange;
    7766:	4a2d      	ldr	r2, [pc, #180]	; (781c <LORAREG_InitGetAttrFnPtrsKR+0xe0>)
    7768:	649a      	str	r2, [r3, #72]	; 0x48
    pGetAttr[DATA_RANGE_CH_BAND] = LORAREG_GetAttr_DRangeChBandT2;
    776a:	4a2d      	ldr	r2, [pc, #180]	; (7820 <LORAREG_InitGetAttrFnPtrsKR+0xe4>)
    776c:	64da      	str	r2, [r3, #76]	; 0x4c
    pGetAttr[MIN_MAX_DR] = LORAREG_GetAttr_MinMaxDr;
    776e:	4a2d      	ldr	r2, [pc, #180]	; (7824 <LORAREG_InitGetAttrFnPtrsKR+0xe8>)
    7770:	651a      	str	r2, [r3, #80]	; 0x50
    pGetAttr[CHANNEL_ID_STATUS] = LORAREG_GetAttr_ChIdStatus;
    7772:	4a2d      	ldr	r2, [pc, #180]	; (7828 <LORAREG_InitGetAttrFnPtrsKR+0xec>)
    7774:	659a      	str	r2, [r3, #88]	; 0x58
    pGetAttr[RX1_WINDOW_PARAMS] = LORAREG_GetAttr_Rx1WindowparamsType2;
    7776:	4a2d      	ldr	r2, [pc, #180]	; (782c <LORAREG_InitGetAttrFnPtrsKR+0xf0>)
    7778:	665a      	str	r2, [r3, #100]	; 0x64
    pGetAttr[MODULATION_ATTR] = LORAREG_GetAttr_ModulationAttrT2;
    777a:	492d      	ldr	r1, [pc, #180]	; (7830 <LORAREG_InitGetAttrFnPtrsKR+0xf4>)
    777c:	2284      	movs	r2, #132	; 0x84
    777e:	5099      	str	r1, [r3, r2]
    pGetAttr[BANDWIDTH_ATTR] = LORAREG_GetAttr_BandwidthAttrT2;
    7780:	492c      	ldr	r1, [pc, #176]	; (7834 <LORAREG_InitGetAttrFnPtrsKR+0xf8>)
    7782:	3204      	adds	r2, #4
    7784:	5099      	str	r1, [r3, r2]
    pGetAttr[SPREADING_FACTOR_ATTR] = LORAREG_GetAttr_SpreadFactorT2;
    7786:	492c      	ldr	r1, [pc, #176]	; (7838 <LORAREG_InitGetAttrFnPtrsKR+0xfc>)
    7788:	3204      	adds	r2, #4
    778a:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY1] = LORAREG_GetAttr_MacRecvDelay1;
    778c:	492b      	ldr	r1, [pc, #172]	; (783c <LORAREG_InitGetAttrFnPtrsKR+0x100>)
    778e:	3208      	adds	r2, #8
    7790:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_RECEIVE_DELAY2] = LORAREG_GetAttr_MacRecvDelay2;
    7792:	492b      	ldr	r1, [pc, #172]	; (7840 <LORAREG_InitGetAttrFnPtrsKR+0x104>)
    7794:	3204      	adds	r2, #4
    7796:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY1] = LORAREG_GetAttr_MacJoinAcptDelay1;
    7798:	492a      	ldr	r1, [pc, #168]	; (7844 <LORAREG_InitGetAttrFnPtrsKR+0x108>)
    779a:	3204      	adds	r2, #4
    779c:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_JOIN_ACCEPT_DELAY2] = LORAREG_GetAttr_MacJoinAcptDelay2;
    779e:	492a      	ldr	r1, [pc, #168]	; (7848 <LORAREG_InitGetAttrFnPtrsKR+0x10c>)
    77a0:	3204      	adds	r2, #4
    77a2:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ACK_TIMEOUT] = LORAREG_GetAttr_MacAckTimeout;
    77a4:	4929      	ldr	r1, [pc, #164]	; (784c <LORAREG_InitGetAttrFnPtrsKR+0x110>)
    77a6:	3204      	adds	r2, #4
    77a8:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_DELAY] = LORAREG_GetAttr_MacAdrAckDelay;
    77aa:	4929      	ldr	r1, [pc, #164]	; (7850 <LORAREG_InitGetAttrFnPtrsKR+0x114>)
    77ac:	3204      	adds	r2, #4
    77ae:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_ADR_ACK_LIMIT] = LORAREG_GetAttr_MacAdrAckLimit;
    77b0:	4928      	ldr	r1, [pc, #160]	; (7854 <LORAREG_InitGetAttrFnPtrsKR+0x118>)
    77b2:	3204      	adds	r2, #4
    77b4:	5099      	str	r1, [r3, r2]
    pGetAttr[MAC_MAX_FCNT_GAP] = LORAREG_GetAttr_MacMaxFcntGap;
    77b6:	4928      	ldr	r1, [pc, #160]	; (7858 <LORAREG_InitGetAttrFnPtrsKR+0x11c>)
    77b8:	3204      	adds	r2, #4
    77ba:	5099      	str	r1, [r3, r2]
    pGetAttr[NEW_TX_CHANNEL_CONFIG] = LORAREG_GetAttr_NewTxChConfigT2;
    77bc:	4927      	ldr	r1, [pc, #156]	; (785c <LORAREG_InitGetAttrFnPtrsKR+0x120>)
    77be:	3204      	adds	r2, #4
    77c0:	5099      	str	r1, [r3, r2]
    pGetAttr[FREE_CHANNEL] = LORAREG_GetAttr_FreeChannel2;
    77c2:	4927      	ldr	r1, [pc, #156]	; (7860 <LORAREG_InitGetAttrFnPtrsKR+0x124>)
    77c4:	3204      	adds	r2, #4
    77c6:	5099      	str	r1, [r3, r2]
    pGetAttr[CURRENT_CHANNEL_INDEX] = LORAREG_GetAttr_CurChIndx;
    77c8:	4926      	ldr	r1, [pc, #152]	; (7864 <LORAREG_InitGetAttrFnPtrsKR+0x128>)
    77ca:	3204      	adds	r2, #4
    77cc:	5099      	str	r1, [r3, r2]
    pGetAttr[DEFAULT_LBT_PARAMS] = LORAREG_GetAttr_DefLBTParams;
    77ce:	4926      	ldr	r1, [pc, #152]	; (7868 <LORAREG_InitGetAttrFnPtrsKR+0x12c>)
    77d0:	3204      	adds	r2, #4
    77d2:	5099      	str	r1, [r3, r2]
    pGetAttr[MIN_LBT_CHANNEL_PAUSE_TIMER] = LORAREG_GetAttr_minLBTChPauseTimer;
    77d4:	4925      	ldr	r1, [pc, #148]	; (786c <LORAREG_InitGetAttrFnPtrsKR+0x130>)
    77d6:	3204      	adds	r2, #4
    77d8:	5099      	str	r1, [r3, r2]
    pGetAttr[DL_FREQUENCY] = LORAREG_GetAttr_DlFrequency;
    77da:	4925      	ldr	r1, [pc, #148]	; (7870 <LORAREG_InitGetAttrFnPtrsKR+0x134>)
    77dc:	3204      	adds	r2, #4
    77de:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_POWER] = LORAREG_GetAttr_RegDefTxPwr;
    77e0:	4924      	ldr	r1, [pc, #144]	; (7874 <LORAREG_InitGetAttrFnPtrsKR+0x138>)
    77e2:	3208      	adds	r2, #8
    77e4:	5099      	str	r1, [r3, r2]
    pGetAttr[REG_DEF_TX_DATARATE] = LORAREG_GetAttr_RegDefTxDR;
    77e6:	4924      	ldr	r1, [pc, #144]	; (7878 <LORAREG_InitGetAttrFnPtrsKR+0x13c>)
    77e8:	3204      	adds	r2, #4
    77ea:	5099      	str	r1, [r3, r2]
}
    77ec:	4770      	bx	lr
    77ee:	46c0      	nop			; (mov r8, r8)
    77f0:	20000bb8 	.word	0x20000bb8
    77f4:	0000553d 	.word	0x0000553d
    77f8:	00006859 	.word	0x00006859
    77fc:	00006895 	.word	0x00006895
    7800:	000068cd 	.word	0x000068cd
    7804:	00004451 	.word	0x00004451
    7808:	00004461 	.word	0x00004461
    780c:	00004479 	.word	0x00004479
    7810:	00004489 	.word	0x00004489
    7814:	00005375 	.word	0x00005375
    7818:	00004499 	.word	0x00004499
    781c:	000044a9 	.word	0x000044a9
    7820:	00005441 	.word	0x00005441
    7824:	000047b1 	.word	0x000047b1
    7828:	000044f9 	.word	0x000044f9
    782c:	000053d5 	.word	0x000053d5
    7830:	00006905 	.word	0x00006905
    7834:	0000693d 	.word	0x0000693d
    7838:	00006975 	.word	0x00006975
    783c:	00004559 	.word	0x00004559
    7840:	00004563 	.word	0x00004563
    7844:	0000456d 	.word	0x0000456d
    7848:	00004579 	.word	0x00004579
    784c:	00004585 	.word	0x00004585
    7850:	0000458f 	.word	0x0000458f
    7854:	00004597 	.word	0x00004597
    7858:	0000459f 	.word	0x0000459f
    785c:	000069d5 	.word	0x000069d5
    7860:	00004db1 	.word	0x00004db1
    7864:	000045c9 	.word	0x000045c9
    7868:	000045d9 	.word	0x000045d9
    786c:	00005749 	.word	0x00005749
    7870:	0000538d 	.word	0x0000538d
    7874:	000045a9 	.word	0x000045a9
    7878:	000045b9 	.word	0x000045b9

0000787c <LORAREG_InitValidateAttrFnPtrsNA>:
    pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    787c:	4b0d      	ldr	r3, [pc, #52]	; (78b4 <LORAREG_InitValidateAttrFnPtrsNA+0x38>)
    787e:	4a0e      	ldr	r2, [pc, #56]	; (78b8 <LORAREG_InitValidateAttrFnPtrsNA+0x3c>)
    7880:	605a      	str	r2, [r3, #4]
    pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    7882:	4a0e      	ldr	r2, [pc, #56]	; (78bc <LORAREG_InitValidateAttrFnPtrsNA+0x40>)
    7884:	609a      	str	r2, [r3, #8]
    pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    7886:	4a0e      	ldr	r2, [pc, #56]	; (78c0 <LORAREG_InitValidateAttrFnPtrsNA+0x44>)
    7888:	63da      	str	r2, [r3, #60]	; 0x3c
    pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    788a:	490e      	ldr	r1, [pc, #56]	; (78c4 <LORAREG_InitValidateAttrFnPtrsNA+0x48>)
    788c:	6419      	str	r1, [r3, #64]	; 0x40
    pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    788e:	490e      	ldr	r1, [pc, #56]	; (78c8 <LORAREG_InitValidateAttrFnPtrsNA+0x4c>)
    7890:	6459      	str	r1, [r3, #68]	; 0x44
    pValidateAttr[DATA_RANGE] = ValidateDataRange;
    7892:	490e      	ldr	r1, [pc, #56]	; (78cc <LORAREG_InitValidateAttrFnPtrsNA+0x50>)
    7894:	6499      	str	r1, [r3, #72]	; 0x48
    pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    7896:	490e      	ldr	r1, [pc, #56]	; (78d0 <LORAREG_InitValidateAttrFnPtrsNA+0x54>)
    7898:	6559      	str	r1, [r3, #84]	; 0x54
    pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    789a:	65da      	str	r2, [r3, #92]	; 0x5c
    pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    789c:	4a0d      	ldr	r2, [pc, #52]	; (78d4 <LORAREG_InitValidateAttrFnPtrsNA+0x58>)
    789e:	661a      	str	r2, [r3, #96]	; 0x60
    pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    78a0:	4a0d      	ldr	r2, [pc, #52]	; (78d8 <LORAREG_InitValidateAttrFnPtrsNA+0x5c>)
    78a2:	669a      	str	r2, [r3, #104]	; 0x68
    pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    78a4:	4a0d      	ldr	r2, [pc, #52]	; (78dc <LORAREG_InitValidateAttrFnPtrsNA+0x60>)
    78a6:	66da      	str	r2, [r3, #108]	; 0x6c
    pValidateAttr[TX_PWR] = ValidateTxPower;
    78a8:	4a0d      	ldr	r2, [pc, #52]	; (78e0 <LORAREG_InitValidateAttrFnPtrsNA+0x64>)
    78aa:	675a      	str	r2, [r3, #116]	; 0x74
    pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    78ac:	490d      	ldr	r1, [pc, #52]	; (78e4 <LORAREG_InitValidateAttrFnPtrsNA+0x68>)
    78ae:	22d8      	movs	r2, #216	; 0xd8
    78b0:	5099      	str	r1, [r3, r2]
}
    78b2:	4770      	bx	lr
    78b4:	20000d70 	.word	0x20000d70
    78b8:	00004981 	.word	0x00004981
    78bc:	00006d69 	.word	0x00006d69
    78c0:	000046d9 	.word	0x000046d9
    78c4:	00004699 	.word	0x00004699
    78c8:	00004925 	.word	0x00004925
    78cc:	00006ac9 	.word	0x00006ac9
    78d0:	00004725 	.word	0x00004725
    78d4:	000049b5 	.word	0x000049b5
    78d8:	00004851 	.word	0x00004851
    78dc:	00004825 	.word	0x00004825
    78e0:	00004839 	.word	0x00004839
    78e4:	000069ad 	.word	0x000069ad

000078e8 <LORAREG_InitValidateAttrFnPtrsEU>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreq;
    78e8:	4b0d      	ldr	r3, [pc, #52]	; (7920 <LORAREG_InitValidateAttrFnPtrsEU+0x38>)
    78ea:	4a0e      	ldr	r2, [pc, #56]	; (7924 <LORAREG_InitValidateAttrFnPtrsEU+0x3c>)
    78ec:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    78ee:	4a0e      	ldr	r2, [pc, #56]	; (7928 <LORAREG_InitValidateAttrFnPtrsEU+0x40>)
    78f0:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    78f2:	4a0e      	ldr	r2, [pc, #56]	; (792c <LORAREG_InitValidateAttrFnPtrsEU+0x44>)
    78f4:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    78f6:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    78f8:	490d      	ldr	r1, [pc, #52]	; (7930 <LORAREG_InitValidateAttrFnPtrsEU+0x48>)
    78fa:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    78fc:	490d      	ldr	r1, [pc, #52]	; (7934 <LORAREG_InitValidateAttrFnPtrsEU+0x4c>)
    78fe:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7900:	490d      	ldr	r1, [pc, #52]	; (7938 <LORAREG_InitValidateAttrFnPtrsEU+0x50>)
    7902:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7904:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7906:	4a0d      	ldr	r2, [pc, #52]	; (793c <LORAREG_InitValidateAttrFnPtrsEU+0x54>)
    7908:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    790a:	4a0d      	ldr	r2, [pc, #52]	; (7940 <LORAREG_InitValidateAttrFnPtrsEU+0x58>)
    790c:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    790e:	4a0d      	ldr	r2, [pc, #52]	; (7944 <LORAREG_InitValidateAttrFnPtrsEU+0x5c>)
    7910:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7912:	4a0d      	ldr	r2, [pc, #52]	; (7948 <LORAREG_InitValidateAttrFnPtrsEU+0x60>)
    7914:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7916:	490d      	ldr	r1, [pc, #52]	; (794c <LORAREG_InitValidateAttrFnPtrsEU+0x64>)
    7918:	22d8      	movs	r2, #216	; 0xd8
    791a:	5099      	str	r1, [r3, r2]
}
    791c:	4770      	bx	lr
    791e:	46c0      	nop			; (mov r8, r8)
    7920:	20000d70 	.word	0x20000d70
    7924:	00004a3d 	.word	0x00004a3d
    7928:	00005819 	.word	0x00005819
    792c:	00004911 	.word	0x00004911
    7930:	00004925 	.word	0x00004925
    7934:	00006711 	.word	0x00006711
    7938:	0000473d 	.word	0x0000473d
    793c:	000049b5 	.word	0x000049b5
    7940:	00004855 	.word	0x00004855
    7944:	000048a9 	.word	0x000048a9
    7948:	00004839 	.word	0x00004839
    794c:	000048bd 	.word	0x000048bd

00007950 <LORAREG_InitValidateAttrFnPtrsAS>:
	pValidateAttr[RX_FREQUENCY] = ValidateFrequencyAS;
    7950:	4b0d      	ldr	r3, [pc, #52]	; (7988 <LORAREG_InitValidateAttrFnPtrsAS+0x38>)
    7952:	4a0e      	ldr	r2, [pc, #56]	; (798c <LORAREG_InitValidateAttrFnPtrsAS+0x3c>)
    7954:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7956:	4a0e      	ldr	r2, [pc, #56]	; (7990 <LORAREG_InitValidateAttrFnPtrsAS+0x40>)
    7958:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    795a:	4a0e      	ldr	r2, [pc, #56]	; (7994 <LORAREG_InitValidateAttrFnPtrsAS+0x44>)
    795c:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    795e:	490e      	ldr	r1, [pc, #56]	; (7998 <LORAREG_InitValidateAttrFnPtrsAS+0x48>)
    7960:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7962:	490e      	ldr	r1, [pc, #56]	; (799c <LORAREG_InitValidateAttrFnPtrsAS+0x4c>)
    7964:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7966:	490e      	ldr	r1, [pc, #56]	; (79a0 <LORAREG_InitValidateAttrFnPtrsAS+0x50>)
    7968:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    796a:	490e      	ldr	r1, [pc, #56]	; (79a4 <LORAREG_InitValidateAttrFnPtrsAS+0x54>)
    796c:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    796e:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7970:	4a0d      	ldr	r2, [pc, #52]	; (79a8 <LORAREG_InitValidateAttrFnPtrsAS+0x58>)
    7972:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7974:	4a0d      	ldr	r2, [pc, #52]	; (79ac <LORAREG_InitValidateAttrFnPtrsAS+0x5c>)
    7976:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7978:	4a0d      	ldr	r2, [pc, #52]	; (79b0 <LORAREG_InitValidateAttrFnPtrsAS+0x60>)
    797a:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    797c:	4a0d      	ldr	r2, [pc, #52]	; (79b4 <LORAREG_InitValidateAttrFnPtrsAS+0x64>)
    797e:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7980:	490d      	ldr	r1, [pc, #52]	; (79b8 <LORAREG_InitValidateAttrFnPtrsAS+0x68>)
    7982:	22d8      	movs	r2, #216	; 0xd8
    7984:	5099      	str	r1, [r3, r2]
}
    7986:	4770      	bx	lr
    7988:	20000d70 	.word	0x20000d70
    798c:	00004a59 	.word	0x00004a59
    7990:	00005819 	.word	0x00005819
    7994:	000046fd 	.word	0x000046fd
    7998:	000046b1 	.word	0x000046b1
    799c:	00004925 	.word	0x00004925
    79a0:	00006711 	.word	0x00006711
    79a4:	0000473d 	.word	0x0000473d
    79a8:	000049b5 	.word	0x000049b5
    79ac:	00004855 	.word	0x00004855
    79b0:	000048a9 	.word	0x000048a9
    79b4:	00004839 	.word	0x00004839
    79b8:	000048bd 	.word	0x000048bd

000079bc <LORAREG_InitValidateAttrFnPtrsAU>:
	pValidateAttr[RX_FREQUENCY] = ValidateRxFreqT1;
    79bc:	4b0d      	ldr	r3, [pc, #52]	; (79f4 <LORAREG_InitValidateAttrFnPtrsAU+0x38>)
    79be:	4a0e      	ldr	r2, [pc, #56]	; (79f8 <LORAREG_InitValidateAttrFnPtrsAU+0x3c>)
    79c0:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT1;
    79c2:	4a0e      	ldr	r2, [pc, #56]	; (79fc <LORAREG_InitValidateAttrFnPtrsAU+0x40>)
    79c4:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT1;
    79c6:	4a0e      	ldr	r2, [pc, #56]	; (7a00 <LORAREG_InitValidateAttrFnPtrsAU+0x44>)
    79c8:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT1;
    79ca:	490e      	ldr	r1, [pc, #56]	; (7a04 <LORAREG_InitValidateAttrFnPtrsAU+0x48>)
    79cc:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    79ce:	490e      	ldr	r1, [pc, #56]	; (7a08 <LORAREG_InitValidateAttrFnPtrsAU+0x4c>)
    79d0:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRange;
    79d2:	490e      	ldr	r1, [pc, #56]	; (7a0c <LORAREG_InitValidateAttrFnPtrsAU+0x50>)
    79d4:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelId;
    79d6:	490e      	ldr	r1, [pc, #56]	; (7a10 <LORAREG_InitValidateAttrFnPtrsAU+0x54>)
    79d8:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT1;
    79da:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    79dc:	4a0d      	ldr	r2, [pc, #52]	; (7a14 <LORAREG_InitValidateAttrFnPtrsAU+0x58>)
    79de:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMask;
    79e0:	4a0d      	ldr	r2, [pc, #52]	; (7a18 <LORAREG_InitValidateAttrFnPtrsAU+0x5c>)
    79e2:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntl;
    79e4:	4a0d      	ldr	r2, [pc, #52]	; (7a1c <LORAREG_InitValidateAttrFnPtrsAU+0x60>)
    79e6:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    79e8:	4a0d      	ldr	r2, [pc, #52]	; (7a20 <LORAREG_InitValidateAttrFnPtrsAU+0x64>)
    79ea:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntl;
    79ec:	490d      	ldr	r1, [pc, #52]	; (7a24 <LORAREG_InitValidateAttrFnPtrsAU+0x68>)
    79ee:	22d8      	movs	r2, #216	; 0xd8
    79f0:	5099      	str	r1, [r3, r2]
}
    79f2:	4770      	bx	lr
    79f4:	20000d70 	.word	0x20000d70
    79f8:	00004981 	.word	0x00004981
    79fc:	00006d69 	.word	0x00006d69
    7a00:	000046d9 	.word	0x000046d9
    7a04:	00004699 	.word	0x00004699
    7a08:	00004925 	.word	0x00004925
    7a0c:	00006ac9 	.word	0x00006ac9
    7a10:	00004725 	.word	0x00004725
    7a14:	000049b5 	.word	0x000049b5
    7a18:	00004851 	.word	0x00004851
    7a1c:	00004825 	.word	0x00004825
    7a20:	00004839 	.word	0x00004839
    7a24:	000069ad 	.word	0x000069ad

00007a28 <LORAREG_InitValidateAttrFnPtrsIN>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqIN;
    7a28:	4b0d      	ldr	r3, [pc, #52]	; (7a60 <LORAREG_InitValidateAttrFnPtrsIN+0x38>)
    7a2a:	4a0e      	ldr	r2, [pc, #56]	; (7a64 <LORAREG_InitValidateAttrFnPtrsIN+0x3c>)
    7a2c:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7a2e:	4a0e      	ldr	r2, [pc, #56]	; (7a68 <LORAREG_InitValidateAttrFnPtrsIN+0x40>)
    7a30:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    7a32:	4a0e      	ldr	r2, [pc, #56]	; (7a6c <LORAREG_InitValidateAttrFnPtrsIN+0x44>)
    7a34:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    7a36:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7a38:	490d      	ldr	r1, [pc, #52]	; (7a70 <LORAREG_InitValidateAttrFnPtrsIN+0x48>)
    7a3a:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7a3c:	490d      	ldr	r1, [pc, #52]	; (7a74 <LORAREG_InitValidateAttrFnPtrsIN+0x4c>)
    7a3e:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7a40:	490d      	ldr	r1, [pc, #52]	; (7a78 <LORAREG_InitValidateAttrFnPtrsIN+0x50>)
    7a42:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7a44:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7a46:	4a0d      	ldr	r2, [pc, #52]	; (7a7c <LORAREG_InitValidateAttrFnPtrsIN+0x54>)
    7a48:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7a4a:	4a0d      	ldr	r2, [pc, #52]	; (7a80 <LORAREG_InitValidateAttrFnPtrsIN+0x58>)
    7a4c:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7a4e:	4a0d      	ldr	r2, [pc, #52]	; (7a84 <LORAREG_InitValidateAttrFnPtrsIN+0x5c>)
    7a50:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7a52:	4a0d      	ldr	r2, [pc, #52]	; (7a88 <LORAREG_InitValidateAttrFnPtrsIN+0x60>)
    7a54:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7a56:	490d      	ldr	r1, [pc, #52]	; (7a8c <LORAREG_InitValidateAttrFnPtrsIN+0x64>)
    7a58:	22d8      	movs	r2, #216	; 0xd8
    7a5a:	5099      	str	r1, [r3, r2]
}
    7a5c:	4770      	bx	lr
    7a5e:	46c0      	nop			; (mov r8, r8)
    7a60:	20000d70 	.word	0x20000d70
    7a64:	0000583d 	.word	0x0000583d
    7a68:	00005819 	.word	0x00005819
    7a6c:	00004911 	.word	0x00004911
    7a70:	00004925 	.word	0x00004925
    7a74:	00006711 	.word	0x00006711
    7a78:	0000473d 	.word	0x0000473d
    7a7c:	000049b5 	.word	0x000049b5
    7a80:	00004855 	.word	0x00004855
    7a84:	000048a9 	.word	0x000048a9
    7a88:	00004839 	.word	0x00004839
    7a8c:	000048bd 	.word	0x000048bd

00007a90 <LORAREG_InitValidateAttrFnPtrsJP>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqJP;
    7a90:	4b0d      	ldr	r3, [pc, #52]	; (7ac8 <LORAREG_InitValidateAttrFnPtrsJP+0x38>)
    7a92:	4a0e      	ldr	r2, [pc, #56]	; (7acc <LORAREG_InitValidateAttrFnPtrsJP+0x3c>)
    7a94:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7a96:	4a0e      	ldr	r2, [pc, #56]	; (7ad0 <LORAREG_InitValidateAttrFnPtrsJP+0x40>)
    7a98:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRateRxT2;
    7a9a:	4a0e      	ldr	r2, [pc, #56]	; (7ad4 <LORAREG_InitValidateAttrFnPtrsJP+0x44>)
    7a9c:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRateTxT2;
    7a9e:	490e      	ldr	r1, [pc, #56]	; (7ad8 <LORAREG_InitValidateAttrFnPtrsJP+0x48>)
    7aa0:	6419      	str	r1, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7aa2:	490e      	ldr	r1, [pc, #56]	; (7adc <LORAREG_InitValidateAttrFnPtrsJP+0x4c>)
    7aa4:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7aa6:	490e      	ldr	r1, [pc, #56]	; (7ae0 <LORAREG_InitValidateAttrFnPtrsJP+0x50>)
    7aa8:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7aaa:	490e      	ldr	r1, [pc, #56]	; (7ae4 <LORAREG_InitValidateAttrFnPtrsJP+0x54>)
    7aac:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRateRxT2;
    7aae:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7ab0:	4a0d      	ldr	r2, [pc, #52]	; (7ae8 <LORAREG_InitValidateAttrFnPtrsJP+0x58>)
    7ab2:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7ab4:	4a0d      	ldr	r2, [pc, #52]	; (7aec <LORAREG_InitValidateAttrFnPtrsJP+0x5c>)
    7ab6:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7ab8:	4a0d      	ldr	r2, [pc, #52]	; (7af0 <LORAREG_InitValidateAttrFnPtrsJP+0x60>)
    7aba:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7abc:	4a0d      	ldr	r2, [pc, #52]	; (7af4 <LORAREG_InitValidateAttrFnPtrsJP+0x64>)
    7abe:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7ac0:	490d      	ldr	r1, [pc, #52]	; (7af8 <LORAREG_InitValidateAttrFnPtrsJP+0x68>)
    7ac2:	22d8      	movs	r2, #216	; 0xd8
    7ac4:	5099      	str	r1, [r3, r2]
}
    7ac6:	4770      	bx	lr
    7ac8:	20000d70 	.word	0x20000d70
    7acc:	0000586d 	.word	0x0000586d
    7ad0:	00005819 	.word	0x00005819
    7ad4:	000046fd 	.word	0x000046fd
    7ad8:	000046b1 	.word	0x000046b1
    7adc:	00004925 	.word	0x00004925
    7ae0:	00006711 	.word	0x00006711
    7ae4:	0000473d 	.word	0x0000473d
    7ae8:	000049b5 	.word	0x000049b5
    7aec:	00004855 	.word	0x00004855
    7af0:	000048a9 	.word	0x000048a9
    7af4:	00004839 	.word	0x00004839
    7af8:	000048bd 	.word	0x000048bd

00007afc <LORAREG_InitValidateAttrFnPtrsKR>:
	pValidateAttr[RX_FREQUENCY] = ValidateFreqKR;
    7afc:	4b0d      	ldr	r3, [pc, #52]	; (7b34 <LORAREG_InitValidateAttrFnPtrsKR+0x38>)
    7afe:	4a0e      	ldr	r2, [pc, #56]	; (7b38 <LORAREG_InitValidateAttrFnPtrsKR+0x3c>)
    7b00:	605a      	str	r2, [r3, #4]
	pValidateAttr[TX_FREQUENCY] = ValidateTxFreqT2;
    7b02:	4a0e      	ldr	r2, [pc, #56]	; (7b3c <LORAREG_InitValidateAttrFnPtrsKR+0x40>)
    7b04:	609a      	str	r2, [r3, #8]
	pValidateAttr[RX_DATARATE] = ValidateDataRate;
    7b06:	4a0e      	ldr	r2, [pc, #56]	; (7b40 <LORAREG_InitValidateAttrFnPtrsKR+0x44>)
    7b08:	63da      	str	r2, [r3, #60]	; 0x3c
	pValidateAttr[TX_DATARATE] = ValidateDataRate;
    7b0a:	641a      	str	r2, [r3, #64]	; 0x40
	pValidateAttr[SUPPORTED_DR] = ValidateSupportedDr;
    7b0c:	490d      	ldr	r1, [pc, #52]	; (7b44 <LORAREG_InitValidateAttrFnPtrsKR+0x48>)
    7b0e:	6459      	str	r1, [r3, #68]	; 0x44
	pValidateAttr[DATA_RANGE] = ValidateDataRangeT2;
    7b10:	490d      	ldr	r1, [pc, #52]	; (7b48 <LORAREG_InitValidateAttrFnPtrsKR+0x4c>)
    7b12:	6499      	str	r1, [r3, #72]	; 0x48
	pValidateAttr[CHANNEL_ID] = ValidateChannelIdT2;
    7b14:	490d      	ldr	r1, [pc, #52]	; (7b4c <LORAREG_InitValidateAttrFnPtrsKR+0x50>)
    7b16:	6559      	str	r1, [r3, #84]	; 0x54
	pValidateAttr[RX2_DATARATE] = ValidateDataRate;
    7b18:	65da      	str	r2, [r3, #92]	; 0x5c
	pValidateAttr[RX1_DATARATE_OFFSET] = ValidateRx1DataRateOffset;
    7b1a:	4a0d      	ldr	r2, [pc, #52]	; (7b50 <LORAREG_InitValidateAttrFnPtrsKR+0x54>)
    7b1c:	661a      	str	r2, [r3, #96]	; 0x60
	pValidateAttr[CHANNEL_MASK] = ValidateChannelMaskT2;
    7b1e:	4a0d      	ldr	r2, [pc, #52]	; (7b54 <LORAREG_InitValidateAttrFnPtrsKR+0x58>)
    7b20:	669a      	str	r2, [r3, #104]	; 0x68
	pValidateAttr[CHANNEL_MASK_CNTL] = ValidateChannelMaskCntlT2;
    7b22:	4a0d      	ldr	r2, [pc, #52]	; (7b58 <LORAREG_InitValidateAttrFnPtrsKR+0x5c>)
    7b24:	66da      	str	r2, [r3, #108]	; 0x6c
	pValidateAttr[TX_PWR] = ValidateTxPower;
    7b26:	4a0d      	ldr	r2, [pc, #52]	; (7b5c <LORAREG_InitValidateAttrFnPtrsKR+0x60>)
    7b28:	675a      	str	r2, [r3, #116]	; 0x74
	pValidateAttr[CHMASK_CHCNTL] = ValidateChMaskChCntlT2;
    7b2a:	490d      	ldr	r1, [pc, #52]	; (7b60 <LORAREG_InitValidateAttrFnPtrsKR+0x64>)
    7b2c:	22d8      	movs	r2, #216	; 0xd8
    7b2e:	5099      	str	r1, [r3, r2]
}
    7b30:	4770      	bx	lr
    7b32:	46c0      	nop			; (mov r8, r8)
    7b34:	20000d70 	.word	0x20000d70
    7b38:	0000589d 	.word	0x0000589d
    7b3c:	00005819 	.word	0x00005819
    7b40:	00004911 	.word	0x00004911
    7b44:	00004925 	.word	0x00004925
    7b48:	00006711 	.word	0x00006711
    7b4c:	0000473d 	.word	0x0000473d
    7b50:	000049b5 	.word	0x000049b5
    7b54:	00004855 	.word	0x00004855
    7b58:	000048a9 	.word	0x000048a9
    7b5c:	00004839 	.word	0x00004839
    7b60:	000048bd 	.word	0x000048bd

00007b64 <LORAREG_InitSetAttrFnPtrsNA>:
	pSetAttr[DATA_RANGE] = setDataRange;
    7b64:	4b03      	ldr	r3, [pc, #12]	; (7b74 <LORAREG_InitSetAttrFnPtrsNA+0x10>)
    7b66:	4a04      	ldr	r2, [pc, #16]	; (7b78 <LORAREG_InitSetAttrFnPtrsNA+0x14>)
    7b68:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    7b6a:	4a04      	ldr	r2, [pc, #16]	; (7b7c <LORAREG_InitSetAttrFnPtrsNA+0x18>)
    7b6c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    7b6e:	4a04      	ldr	r2, [pc, #16]	; (7b80 <LORAREG_InitSetAttrFnPtrsNA+0x1c>)
    7b70:	671a      	str	r2, [r3, #112]	; 0x70
}
    7b72:	4770      	bx	lr
    7b74:	20000c94 	.word	0x20000c94
    7b78:	00006b31 	.word	0x00006b31
    7b7c:	00006aa5 	.word	0x00006aa5
    7b80:	000058e5 	.word	0x000058e5

00007b84 <LORAREG_InitSetAttrFnPtrsEU>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7b84:	4b08      	ldr	r3, [pc, #32]	; (7ba8 <LORAREG_InitSetAttrFnPtrsEU+0x24>)
    7b86:	4a09      	ldr	r2, [pc, #36]	; (7bac <LORAREG_InitSetAttrFnPtrsEU+0x28>)
    7b88:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    7b8a:	4a09      	ldr	r2, [pc, #36]	; (7bb0 <LORAREG_InitSetAttrFnPtrsEU+0x2c>)
    7b8c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    7b8e:	4a09      	ldr	r2, [pc, #36]	; (7bb4 <LORAREG_InitSetAttrFnPtrsEU+0x30>)
    7b90:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    7b92:	4a09      	ldr	r2, [pc, #36]	; (7bb8 <LORAREG_InitSetAttrFnPtrsEU+0x34>)
    7b94:	67da      	str	r2, [r3, #124]	; 0x7c
	pSetAttr[FREQUENCY] = setFrequency;
    7b96:	4a09      	ldr	r2, [pc, #36]	; (7bbc <LORAREG_InitSetAttrFnPtrsEU+0x38>)
    7b98:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    7b9a:	4a09      	ldr	r2, [pc, #36]	; (7bc0 <LORAREG_InitSetAttrFnPtrsEU+0x3c>)
    7b9c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7b9e:	4909      	ldr	r1, [pc, #36]	; (7bc4 <LORAREG_InitSetAttrFnPtrsEU+0x40>)
    7ba0:	22c8      	movs	r2, #200	; 0xc8
    7ba2:	5099      	str	r1, [r3, r2]
}
    7ba4:	4770      	bx	lr
    7ba6:	46c0      	nop			; (mov r8, r8)
    7ba8:	20000c94 	.word	0x20000c94
    7bac:	00006739 	.word	0x00006739
    7bb0:	00004f91 	.word	0x00004f91
    7bb4:	00005c31 	.word	0x00005c31
    7bb8:	00005e95 	.word	0x00005e95
    7bbc:	00005b11 	.word	0x00005b11
    7bc0:	00005a1d 	.word	0x00005a1d
    7bc4:	0000597d 	.word	0x0000597d

00007bc8 <LORAREG_InitSetAttrFnPtrsAS>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7bc8:	4b09      	ldr	r3, [pc, #36]	; (7bf0 <LORAREG_InitSetAttrFnPtrsAS+0x28>)
    7bca:	4a0a      	ldr	r2, [pc, #40]	; (7bf4 <LORAREG_InitSetAttrFnPtrsAS+0x2c>)
    7bcc:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    7bce:	4a0a      	ldr	r2, [pc, #40]	; (7bf8 <LORAREG_InitSetAttrFnPtrsAS+0x30>)
    7bd0:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    7bd2:	4a0a      	ldr	r2, [pc, #40]	; (7bfc <LORAREG_InitSetAttrFnPtrsAS+0x34>)
    7bd4:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7bd6:	490a      	ldr	r1, [pc, #40]	; (7c00 <LORAREG_InitSetAttrFnPtrsAS+0x38>)
    7bd8:	22c8      	movs	r2, #200	; 0xc8
    7bda:	5099      	str	r1, [r3, r2]
    pSetAttr[NEW_CHANNELS] = setNewChannel;
    7bdc:	4a09      	ldr	r2, [pc, #36]	; (7c04 <LORAREG_InitSetAttrFnPtrsAS+0x3c>)
    7bde:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    7be0:	4909      	ldr	r1, [pc, #36]	; (7c08 <LORAREG_InitSetAttrFnPtrsAS+0x40>)
    7be2:	22cc      	movs	r2, #204	; 0xcc
    7be4:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = setDutyCycle;
    7be6:	4a09      	ldr	r2, [pc, #36]	; (7c0c <LORAREG_InitSetAttrFnPtrsAS+0x44>)
    7be8:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = setDutyCycleTimer;
    7bea:	4a09      	ldr	r2, [pc, #36]	; (7c10 <LORAREG_InitSetAttrFnPtrsAS+0x48>)
    7bec:	67da      	str	r2, [r3, #124]	; 0x7c
}
    7bee:	4770      	bx	lr
    7bf0:	20000c94 	.word	0x20000c94
    7bf4:	00006739 	.word	0x00006739
    7bf8:	00005145 	.word	0x00005145
    7bfc:	00005b11 	.word	0x00005b11
    7c00:	0000597d 	.word	0x0000597d
    7c04:	00005a1d 	.word	0x00005a1d
    7c08:	00004ae9 	.word	0x00004ae9
    7c0c:	00005c31 	.word	0x00005c31
    7c10:	00005e95 	.word	0x00005e95

00007c14 <LORAREG_InitSetAttrFnPtrsAU>:
	pSetAttr[DATA_RANGE] = setDataRange;
    7c14:	4b03      	ldr	r3, [pc, #12]	; (7c24 <LORAREG_InitSetAttrFnPtrsAU+0x10>)
    7c16:	4a04      	ldr	r2, [pc, #16]	; (7c28 <LORAREG_InitSetAttrFnPtrsAU+0x14>)
    7c18:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatus;
    7c1a:	4a04      	ldr	r2, [pc, #16]	; (7c2c <LORAREG_InitSetAttrFnPtrsAU+0x18>)
    7c1c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[NEW_CHANNELS] = setNewChannelsT1;
    7c1e:	4a04      	ldr	r2, [pc, #16]	; (7c30 <LORAREG_InitSetAttrFnPtrsAU+0x1c>)
    7c20:	671a      	str	r2, [r3, #112]	; 0x70
}
    7c22:	4770      	bx	lr
    7c24:	20000c94 	.word	0x20000c94
    7c28:	00006b31 	.word	0x00006b31
    7c2c:	00006aa5 	.word	0x00006aa5
    7c30:	000058e5 	.word	0x000058e5

00007c34 <LORAREG_InitSetAttrFnPtrsIN>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7c34:	4b07      	ldr	r3, [pc, #28]	; (7c54 <LORAREG_InitSetAttrFnPtrsIN+0x20>)
    7c36:	4a08      	ldr	r2, [pc, #32]	; (7c58 <LORAREG_InitSetAttrFnPtrsIN+0x24>)
    7c38:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT2;
    7c3a:	4a08      	ldr	r2, [pc, #32]	; (7c5c <LORAREG_InitSetAttrFnPtrsIN+0x28>)
    7c3c:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[FREQUENCY] = setFrequency;
    7c3e:	4a08      	ldr	r2, [pc, #32]	; (7c60 <LORAREG_InitSetAttrFnPtrsIN+0x2c>)
    7c40:	601a      	str	r2, [r3, #0]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    7c42:	4a08      	ldr	r2, [pc, #32]	; (7c64 <LORAREG_InitSetAttrFnPtrsIN+0x30>)
    7c44:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7c46:	4908      	ldr	r1, [pc, #32]	; (7c68 <LORAREG_InitSetAttrFnPtrsIN+0x34>)
    7c48:	22c8      	movs	r2, #200	; 0xc8
    7c4a:	5099      	str	r1, [r3, r2]
	pSetAttr[TX_PARAMS] = setTxParams;
    7c4c:	4907      	ldr	r1, [pc, #28]	; (7c6c <LORAREG_InitSetAttrFnPtrsIN+0x38>)
    7c4e:	3204      	adds	r2, #4
    7c50:	5099      	str	r1, [r3, r2]
}
    7c52:	4770      	bx	lr
    7c54:	20000c94 	.word	0x20000c94
    7c58:	00006739 	.word	0x00006739
    7c5c:	00004f91 	.word	0x00004f91
    7c60:	00005b11 	.word	0x00005b11
    7c64:	00005a1d 	.word	0x00005a1d
    7c68:	0000597d 	.word	0x0000597d
    7c6c:	00004ae9 	.word	0x00004ae9

00007c70 <LORAREG_InitSetAttrFnPtrsJP>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7c70:	4b0a      	ldr	r3, [pc, #40]	; (7c9c <LORAREG_InitSetAttrFnPtrsJP+0x2c>)
    7c72:	4a0b      	ldr	r2, [pc, #44]	; (7ca0 <LORAREG_InitSetAttrFnPtrsJP+0x30>)
    7c74:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    7c76:	4a0b      	ldr	r2, [pc, #44]	; (7ca4 <LORAREG_InitSetAttrFnPtrsJP+0x34>)
    7c78:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    7c7a:	490b      	ldr	r1, [pc, #44]	; (7ca8 <LORAREG_InitSetAttrFnPtrsJP+0x38>)
    7c7c:	2280      	movs	r2, #128	; 0x80
    7c7e:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    7c80:	4a0a      	ldr	r2, [pc, #40]	; (7cac <LORAREG_InitSetAttrFnPtrsJP+0x3c>)
    7c82:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7c84:	490a      	ldr	r1, [pc, #40]	; (7cb0 <LORAREG_InitSetAttrFnPtrsJP+0x40>)
    7c86:	22c8      	movs	r2, #200	; 0xc8
    7c88:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    7c8a:	4a0a      	ldr	r2, [pc, #40]	; (7cb4 <LORAREG_InitSetAttrFnPtrsJP+0x44>)
    7c8c:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    7c8e:	490a      	ldr	r1, [pc, #40]	; (7cb8 <LORAREG_InitSetAttrFnPtrsJP+0x48>)
    7c90:	22cc      	movs	r2, #204	; 0xcc
    7c92:	5099      	str	r1, [r3, r2]
	pSetAttr[DUTY_CYCLE] = NULL;
    7c94:	2200      	movs	r2, #0
    7c96:	679a      	str	r2, [r3, #120]	; 0x78
	pSetAttr[DUTY_CYCLE_TIMER] = NULL;
    7c98:	67da      	str	r2, [r3, #124]	; 0x7c
}
    7c9a:	4770      	bx	lr
    7c9c:	20000c94 	.word	0x20000c94
    7ca0:	00006739 	.word	0x00006739
    7ca4:	00005145 	.word	0x00005145
    7ca8:	000063d9 	.word	0x000063d9
    7cac:	00005b11 	.word	0x00005b11
    7cb0:	0000597d 	.word	0x0000597d
    7cb4:	00005a1d 	.word	0x00005a1d
    7cb8:	00004ae9 	.word	0x00004ae9

00007cbc <LORAREG_InitSetAttrFnPtrsKR>:
	pSetAttr[DATA_RANGE] = setDataRangeT2;
    7cbc:	4b09      	ldr	r3, [pc, #36]	; (7ce4 <LORAREG_InitSetAttrFnPtrsKR+0x28>)
    7cbe:	4a0a      	ldr	r2, [pc, #40]	; (7ce8 <LORAREG_InitSetAttrFnPtrsKR+0x2c>)
    7cc0:	649a      	str	r2, [r3, #72]	; 0x48
	pSetAttr[CHANNEL_ID_STATUS] = setChannelIdStatusT3;
    7cc2:	4a0a      	ldr	r2, [pc, #40]	; (7cec <LORAREG_InitSetAttrFnPtrsKR+0x30>)
    7cc4:	659a      	str	r2, [r3, #88]	; 0x58
	pSetAttr[LBT_TIMER] = setLBTTimer;
    7cc6:	490a      	ldr	r1, [pc, #40]	; (7cf0 <LORAREG_InitSetAttrFnPtrsKR+0x34>)
    7cc8:	2280      	movs	r2, #128	; 0x80
    7cca:	5099      	str	r1, [r3, r2]
	pSetAttr[FREQUENCY] = setFrequency;
    7ccc:	4a09      	ldr	r2, [pc, #36]	; (7cf4 <LORAREG_InitSetAttrFnPtrsKR+0x38>)
    7cce:	601a      	str	r2, [r3, #0]
	pSetAttr[DL_FREQUENCY] = setDlFrequency;
    7cd0:	4909      	ldr	r1, [pc, #36]	; (7cf8 <LORAREG_InitSetAttrFnPtrsKR+0x3c>)
    7cd2:	22c8      	movs	r2, #200	; 0xc8
    7cd4:	5099      	str	r1, [r3, r2]
	pSetAttr[NEW_CHANNELS] = setNewChannel;
    7cd6:	4a09      	ldr	r2, [pc, #36]	; (7cfc <LORAREG_InitSetAttrFnPtrsKR+0x40>)
    7cd8:	671a      	str	r2, [r3, #112]	; 0x70
	pSetAttr[TX_PARAMS] = setTxParams;
    7cda:	4909      	ldr	r1, [pc, #36]	; (7d00 <LORAREG_InitSetAttrFnPtrsKR+0x44>)
    7cdc:	22cc      	movs	r2, #204	; 0xcc
    7cde:	5099      	str	r1, [r3, r2]
}
    7ce0:	4770      	bx	lr
    7ce2:	46c0      	nop			; (mov r8, r8)
    7ce4:	20000c94 	.word	0x20000c94
    7ce8:	00006739 	.word	0x00006739
    7cec:	00005145 	.word	0x00005145
    7cf0:	000063d9 	.word	0x000063d9
    7cf4:	00005b11 	.word	0x00005b11
    7cf8:	0000597d 	.word	0x0000597d
    7cfc:	00005a1d 	.word	0x00005a1d
    7d00:	00004ae9 	.word	0x00004ae9

00007d04 <LORAREG_GetAttr>:
{
    7d04:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7d06:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    7d08:	2836      	cmp	r0, #54	; 0x36
    7d0a:	d901      	bls.n	7d10 <LORAREG_GetAttr+0xc>
}
    7d0c:	0018      	movs	r0, r3
    7d0e:	bd10      	pop	{r4, pc}
	    result = pGetAttr[attrType](attrType, attrInput,attrOutput);	
    7d10:	0084      	lsls	r4, r0, #2
    7d12:	4b02      	ldr	r3, [pc, #8]	; (7d1c <LORAREG_GetAttr+0x18>)
    7d14:	58e3      	ldr	r3, [r4, r3]
    7d16:	4798      	blx	r3
    7d18:	0003      	movs	r3, r0
    7d1a:	e7f7      	b.n	7d0c <LORAREG_GetAttr+0x8>
    7d1c:	20000bb8 	.word	0x20000bb8

00007d20 <LORAREG_ValidateAttr>:
{
    7d20:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7d22:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    7d24:	2836      	cmp	r0, #54	; 0x36
    7d26:	d901      	bls.n	7d2c <LORAREG_ValidateAttr+0xc>
}
    7d28:	0018      	movs	r0, r3
    7d2a:	bd10      	pop	{r4, pc}
	    result = pValidateAttr[attrType](attrType, attrInput);		
    7d2c:	0082      	lsls	r2, r0, #2
    7d2e:	4b02      	ldr	r3, [pc, #8]	; (7d38 <LORAREG_ValidateAttr+0x18>)
    7d30:	58d3      	ldr	r3, [r2, r3]
    7d32:	4798      	blx	r3
    7d34:	0003      	movs	r3, r0
    7d36:	e7f7      	b.n	7d28 <LORAREG_ValidateAttr+0x8>
    7d38:	20000d70 	.word	0x20000d70

00007d3c <LORAREG_SetAttr>:
{
    7d3c:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
    7d3e:	230a      	movs	r3, #10
	if(attrType < REG_NUM_ATTRIBUTES)
    7d40:	2836      	cmp	r0, #54	; 0x36
    7d42:	d901      	bls.n	7d48 <LORAREG_SetAttr+0xc>
}
    7d44:	0018      	movs	r0, r3
    7d46:	bd10      	pop	{r4, pc}
	    result = pSetAttr[attrType](attrType, attrInput);		
    7d48:	0082      	lsls	r2, r0, #2
    7d4a:	4b02      	ldr	r3, [pc, #8]	; (7d54 <LORAREG_SetAttr+0x18>)
    7d4c:	58d3      	ldr	r3, [r2, r3]
    7d4e:	4798      	blx	r3
    7d50:	0003      	movs	r3, r0
    7d52:	e7f7      	b.n	7d44 <LORAREG_SetAttr+0x8>
    7d54:	20000c94 	.word	0x20000c94

00007d58 <CreateAllRegSoftwareTimers>:
{
    7d58:	b510      	push	{r4, lr}
    StackRetStatus_t status = SwTimerCreate(&regTimerId[0]);    
    7d5a:	4805      	ldr	r0, [pc, #20]	; (7d70 <CreateAllRegSoftwareTimers+0x18>)
    7d5c:	4b05      	ldr	r3, [pc, #20]	; (7d74 <CreateAllRegSoftwareTimers+0x1c>)
    7d5e:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    7d60:	2808      	cmp	r0, #8
    7d62:	d000      	beq.n	7d66 <CreateAllRegSoftwareTimers+0xe>
}
    7d64:	bd10      	pop	{r4, pc}
        status = SwTimerCreate(&regTimerId[1]);
    7d66:	4804      	ldr	r0, [pc, #16]	; (7d78 <CreateAllRegSoftwareTimers+0x20>)
    7d68:	4b02      	ldr	r3, [pc, #8]	; (7d74 <CreateAllRegSoftwareTimers+0x1c>)
    7d6a:	4798      	blx	r3
    7d6c:	e7fa      	b.n	7d64 <CreateAllRegSoftwareTimers+0xc>
    7d6e:	46c0      	nop			; (mov r8, r8)
    7d70:	200013c4 	.word	0x200013c4
    7d74:	00008e89 	.word	0x00008e89
    7d78:	200013c5 	.word	0x200013c5

00007d7c <StopAllRegSoftwareTimers>:
{
    7d7c:	b570      	push	{r4, r5, r6, lr}
	SwTimerStop(regTimerId[0]);
    7d7e:	4d03      	ldr	r5, [pc, #12]	; (7d8c <StopAllRegSoftwareTimers+0x10>)
    7d80:	7828      	ldrb	r0, [r5, #0]
    7d82:	4c03      	ldr	r4, [pc, #12]	; (7d90 <StopAllRegSoftwareTimers+0x14>)
    7d84:	47a0      	blx	r4
	SwTimerStop(regTimerId[1]);
    7d86:	7868      	ldrb	r0, [r5, #1]
    7d88:	47a0      	blx	r4
}
    7d8a:	bd70      	pop	{r4, r5, r6, pc}
    7d8c:	200013c4 	.word	0x200013c4
    7d90:	000091c1 	.word	0x000091c1

00007d94 <LORAREG_Init>:
{	
    7d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d96:	0007      	movs	r7, r0
	if(!initialized)
    7d98:	4b24      	ldr	r3, [pc, #144]	; (7e2c <LORAREG_Init+0x98>)
    7d9a:	781b      	ldrb	r3, [r3, #0]
    7d9c:	2b00      	cmp	r3, #0
    7d9e:	d109      	bne.n	7db4 <LORAREG_Init+0x20>
		if (LORAWAN_SUCCESS == CreateAllRegSoftwareTimers())
    7da0:	4b23      	ldr	r3, [pc, #140]	; (7e30 <LORAREG_Init+0x9c>)
    7da2:	4798      	blx	r3
    7da4:	2808      	cmp	r0, #8
    7da6:	d001      	beq.n	7dac <LORAREG_Init+0x18>
			result = LORAWAN_RESOURCE_UNAVAILABLE;
    7da8:	2014      	movs	r0, #20
    7daa:	e006      	b.n	7dba <LORAREG_Init+0x26>
			initialized = true;
    7dac:	2201      	movs	r2, #1
    7dae:	4b1f      	ldr	r3, [pc, #124]	; (7e2c <LORAREG_Init+0x98>)
    7db0:	701a      	strb	r2, [r3, #0]
    7db2:	e002      	b.n	7dba <LORAREG_Init+0x26>
		StopAllRegSoftwareTimers();	
    7db4:	4b1f      	ldr	r3, [pc, #124]	; (7e34 <LORAREG_Init+0xa0>)
    7db6:	4798      	blx	r3
	StackRetStatus_t result = LORAWAN_SUCCESS;
    7db8:	2008      	movs	r0, #8
    7dba:	2300      	movs	r3, #0
		pGetAttr[i] = InValidGetAttr;
    7dbc:	4e1e      	ldr	r6, [pc, #120]	; (7e38 <LORAREG_Init+0xa4>)
    7dbe:	4d1f      	ldr	r5, [pc, #124]	; (7e3c <LORAREG_Init+0xa8>)
		pValidateAttr[i] = InValidAttr;
    7dc0:	4c1f      	ldr	r4, [pc, #124]	; (7e40 <LORAREG_Init+0xac>)
    7dc2:	4a20      	ldr	r2, [pc, #128]	; (7e44 <LORAREG_Init+0xb0>)
		pSetAttr[i] = InValidAttr;
    7dc4:	4920      	ldr	r1, [pc, #128]	; (7e48 <LORAREG_Init+0xb4>)
		pGetAttr[i] = InValidGetAttr;
    7dc6:	519d      	str	r5, [r3, r6]
		pValidateAttr[i] = InValidAttr;
    7dc8:	511a      	str	r2, [r3, r4]
		pSetAttr[i] = InValidAttr;
    7dca:	505a      	str	r2, [r3, r1]
    7dcc:	3304      	adds	r3, #4
	for(int i = 0; i < REG_NUM_ATTRIBUTES; i++)
    7dce:	2bdc      	cmp	r3, #220	; 0xdc
    7dd0:	d1f9      	bne.n	7dc6 <LORAREG_Init+0x32>
	if(ismBand == ISM_NA915)
    7dd2:	2f02      	cmp	r7, #2
    7dd4:	d00d      	beq.n	7df2 <LORAREG_Init+0x5e>
	else if(ismBand == ISM_EU868 || ismBand == ISM_EU433)
    7dd6:	2f01      	cmp	r7, #1
    7dd8:	d90f      	bls.n	7dfa <LORAREG_Init+0x66>
	else if(ismBand >= ISM_BRN923 && ismBand <= ISM_VTM923)
    7dda:	1fbb      	subs	r3, r7, #6
    7ddc:	2b08      	cmp	r3, #8
    7dde:	d910      	bls.n	7e02 <LORAREG_Init+0x6e>
	else if(ismBand == ISM_AU915)
    7de0:	2f03      	cmp	r7, #3
    7de2:	d012      	beq.n	7e0a <LORAREG_Init+0x76>
	else if(ismBand == ISM_IND865)
    7de4:	2f0f      	cmp	r7, #15
    7de6:	d014      	beq.n	7e12 <LORAREG_Init+0x7e>
	else if(ismBand == ISM_JPN923)
    7de8:	2f05      	cmp	r7, #5
    7dea:	d016      	beq.n	7e1a <LORAREG_Init+0x86>
	else if(ismBand == ISM_KR920)
    7dec:	2f04      	cmp	r7, #4
    7dee:	d018      	beq.n	7e22 <LORAREG_Init+0x8e>
}
    7df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	    result = LORAReg_InitNA(ismBand);
    7df2:	2002      	movs	r0, #2
    7df4:	4b15      	ldr	r3, [pc, #84]	; (7e4c <LORAREG_Init+0xb8>)
    7df6:	4798      	blx	r3
    7df8:	e7fa      	b.n	7df0 <LORAREG_Init+0x5c>
	    result = LORAReg_InitEU(ismBand);		
    7dfa:	0038      	movs	r0, r7
    7dfc:	4b14      	ldr	r3, [pc, #80]	; (7e50 <LORAREG_Init+0xbc>)
    7dfe:	4798      	blx	r3
    7e00:	e7f6      	b.n	7df0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAS(ismBand);
    7e02:	0038      	movs	r0, r7
    7e04:	4b13      	ldr	r3, [pc, #76]	; (7e54 <LORAREG_Init+0xc0>)
    7e06:	4798      	blx	r3
    7e08:	e7f2      	b.n	7df0 <LORAREG_Init+0x5c>
		result = LORAReg_InitAU(ismBand);
    7e0a:	2003      	movs	r0, #3
    7e0c:	4b12      	ldr	r3, [pc, #72]	; (7e58 <LORAREG_Init+0xc4>)
    7e0e:	4798      	blx	r3
    7e10:	e7ee      	b.n	7df0 <LORAREG_Init+0x5c>
		result = LORAReg_InitIN(ismBand);
    7e12:	200f      	movs	r0, #15
    7e14:	4b11      	ldr	r3, [pc, #68]	; (7e5c <LORAREG_Init+0xc8>)
    7e16:	4798      	blx	r3
    7e18:	e7ea      	b.n	7df0 <LORAREG_Init+0x5c>
		result = LORAReg_InitJP(ismBand);
    7e1a:	2005      	movs	r0, #5
    7e1c:	4b10      	ldr	r3, [pc, #64]	; (7e60 <LORAREG_Init+0xcc>)
    7e1e:	4798      	blx	r3
    7e20:	e7e6      	b.n	7df0 <LORAREG_Init+0x5c>
		result = LORAReg_InitKR(ismBand);
    7e22:	2004      	movs	r0, #4
    7e24:	4b0f      	ldr	r3, [pc, #60]	; (7e64 <LORAREG_Init+0xd0>)
    7e26:	4798      	blx	r3
    7e28:	e7e2      	b.n	7df0 <LORAREG_Init+0x5c>
    7e2a:	46c0      	nop			; (mov r8, r8)
    7e2c:	20000bb5 	.word	0x20000bb5
    7e30:	00007d59 	.word	0x00007d59
    7e34:	00007d7d 	.word	0x00007d7d
    7e38:	20000bb8 	.word	0x20000bb8
    7e3c:	00004449 	.word	0x00004449
    7e40:	20000d70 	.word	0x20000d70
    7e44:	0000444d 	.word	0x0000444d
    7e48:	20000c94 	.word	0x20000c94
    7e4c:	00004279 	.word	0x00004279
    7e50:	00003981 	.word	0x00003981
    7e54:	00003585 	.word	0x00003585
    7e58:	000037ad 	.word	0x000037ad
    7e5c:	00003c11 	.word	0x00003c11
    7e60:	00003dc1 	.word	0x00003dc1
    7e64:	00003ff1 	.word	0x00003ff1

00007e68 <LORAREG_SupportedBands>:
	#endif
	#if (NA_BAND == 1)
	    (1 <<(ISM_NA915)) |
	#endif
	    0 ;
	*bands = value;
    7e68:	2301      	movs	r3, #1
    7e6a:	425b      	negs	r3, r3
    7e6c:	8003      	strh	r3, [r0, #0]
	
	return status;
}
    7e6e:	2008      	movs	r0, #8
    7e70:	4770      	bx	lr
	...

00007e74 <LORAREG_UnInit>:

StackRetStatus_t LORAREG_UnInit(void)
{
    7e74:	b510      	push	{r4, lr}
	StackRetStatus_t result = LORAWAN_INVALID_PARAMETER;
	
	StopAllRegSoftwareTimers();
    7e76:	4b0d      	ldr	r3, [pc, #52]	; (7eac <LORAREG_UnInit+0x38>)
    7e78:	4798      	blx	r3

#if (ENABLE_PDS == 1)
	/* Do not reset the mac fild id1 */
	if(RegParams.regParamItems.fileid)
    7e7a:	23fa      	movs	r3, #250	; 0xfa
    7e7c:	005b      	lsls	r3, r3, #1
    7e7e:	4a0c      	ldr	r2, [pc, #48]	; (7eb0 <LORAREG_UnInit+0x3c>)
    7e80:	5cd0      	ldrb	r0, [r2, r3]
    7e82:	2800      	cmp	r0, #0
    7e84:	d107      	bne.n	7e96 <LORAREG_UnInit+0x22>
		{
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
		}
	}
#endif	
	memset(&RegParams,0,sizeof(RegParams_t));
    7e86:	22fe      	movs	r2, #254	; 0xfe
    7e88:	32ff      	adds	r2, #255	; 0xff
    7e8a:	2100      	movs	r1, #0
    7e8c:	4808      	ldr	r0, [pc, #32]	; (7eb0 <LORAREG_UnInit+0x3c>)
    7e8e:	4b09      	ldr	r3, [pc, #36]	; (7eb4 <LORAREG_UnInit+0x40>)
    7e90:	4798      	blx	r3
	
	return result;
}
    7e92:	200a      	movs	r0, #10
    7e94:	bd10      	pop	{r4, pc}
	    PDS_UnRegFile(RegParams.regParamItems.fileid);
    7e96:	4b08      	ldr	r3, [pc, #32]	; (7eb8 <LORAREG_UnInit+0x44>)
    7e98:	4798      	blx	r3
		if(RegParams.band == ISM_EU868)
    7e9a:	2326      	movs	r3, #38	; 0x26
    7e9c:	4a04      	ldr	r2, [pc, #16]	; (7eb0 <LORAREG_UnInit+0x3c>)
    7e9e:	5cd3      	ldrb	r3, [r2, r3]
    7ea0:	2b00      	cmp	r3, #0
    7ea2:	d1f0      	bne.n	7e86 <LORAREG_UnInit+0x12>
			PDS_UnRegFile(PDS_FILE_REG_EU868_12_IDX);
    7ea4:	200b      	movs	r0, #11
    7ea6:	4b04      	ldr	r3, [pc, #16]	; (7eb8 <LORAREG_UnInit+0x44>)
    7ea8:	4798      	blx	r3
    7eaa:	e7ec      	b.n	7e86 <LORAREG_UnInit+0x12>
    7eac:	00007d7d 	.word	0x00007d7d
    7eb0:	200013c8 	.word	0x200013c8
    7eb4:	00013e31 	.word	0x00013e31
    7eb8:	000081a5 	.word	0x000081a5

00007ebc <AESEncode>:
 * \brief Encrypts the given block of data
 * \param[in,out] block Block of input data to be encrypted
 * \param[in] key Cryptographic key to be used in AES encryption
 */
void AESEncode(unsigned char* block, unsigned char* masterKey)
{
    7ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7ebe:	b083      	sub	sp, #12
    7ec0:	0004      	movs	r4, r0
    7ec2:	000e      	movs	r6, r1
#ifndef UT	
	
	/* Configure the AES. */
	g_aes_cfg.encrypt_mode = AES_ENCRYPTION;
    7ec4:	4a2b      	ldr	r2, [pc, #172]	; (7f74 <AESEncode+0xb8>)
    7ec6:	2101      	movs	r1, #1
    7ec8:	7011      	strb	r1, [r2, #0]
	g_aes_cfg.key_size = AES_KEY_SIZE_128;
    7eca:	2300      	movs	r3, #0
    7ecc:	7053      	strb	r3, [r2, #1]
	g_aes_cfg.start_mode = AES_AUTO_START;
    7ece:	7091      	strb	r1, [r2, #2]
	g_aes_cfg.opmode = AES_ECB_MODE;
    7ed0:	70d3      	strb	r3, [r2, #3]
	g_aes_cfg.cfb_size = AES_CFB_SIZE_128;
    7ed2:	7113      	strb	r3, [r2, #4]
	g_aes_cfg.lod = false;
    7ed4:	7213      	strb	r3, [r2, #8]
	aes_set_config(&aes_instance,AES, &g_aes_cfg);
    7ed6:	4928      	ldr	r1, [pc, #160]	; (7f78 <AESEncode+0xbc>)
    7ed8:	4828      	ldr	r0, [pc, #160]	; (7f7c <AESEncode+0xc0>)
    7eda:	4b29      	ldr	r3, [pc, #164]	; (7f80 <AESEncode+0xc4>)
    7edc:	4798      	blx	r3
    7ede:	2100      	movs	r1, #0
		uint8_t u8[4];
	}long_addr;
	uint8_t index;
	for (index = 0; index < 4; index++)
	{
		long_addr.u8[index] = *data++;
    7ee0:	ad01      	add	r5, sp, #4
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(masterKey+(i*(sizeof(uint32_t))));
    7ee2:	4f28      	ldr	r7, [pc, #160]	; (7f84 <AESEncode+0xc8>)
    7ee4:	1870      	adds	r0, r6, r1
    7ee6:	2300      	movs	r3, #0
    7ee8:	5cc2      	ldrb	r2, [r0, r3]
    7eea:	555a      	strb	r2, [r3, r5]
    7eec:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    7eee:	2b04      	cmp	r3, #4
    7ef0:	d1fa      	bne.n	7ee8 <AESEncode+0x2c>
    7ef2:	9b01      	ldr	r3, [sp, #4]
    7ef4:	51cb      	str	r3, [r1, r7]
    7ef6:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    7ef8:	2910      	cmp	r1, #16
    7efa:	d1f3      	bne.n	7ee4 <AESEncode+0x28>
	}
	
	/* Set the cryptographic key. */
	aes_write_key(&aes_instance, io_data);
    7efc:	4d1f      	ldr	r5, [pc, #124]	; (7f7c <AESEncode+0xc0>)
    7efe:	4921      	ldr	r1, [pc, #132]	; (7f84 <AESEncode+0xc8>)
    7f00:	0028      	movs	r0, r5
    7f02:	4b21      	ldr	r3, [pc, #132]	; (7f88 <AESEncode+0xcc>)
    7f04:	4798      	blx	r3
 */
static inline void aes_set_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg |= AES_CTRLB_NEWMSG;
    7f06:	682a      	ldr	r2, [r5, #0]
    7f08:	7913      	ldrb	r3, [r2, #4]
    7f0a:	2102      	movs	r1, #2
    7f0c:	430b      	orrs	r3, r1
    7f0e:	7113      	strb	r3, [r2, #4]
    7f10:	2100      	movs	r1, #0
		long_addr.u8[index] = *data++;
    7f12:	ad01      	add	r5, sp, #4
	
	aes_set_new_message(&aes_instance);
	
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
	{
		io_data[i] = convert_byte_array_to_32_bit(block+(i*(sizeof(uint32_t))));			
    7f14:	4e1b      	ldr	r6, [pc, #108]	; (7f84 <AESEncode+0xc8>)
    7f16:	1860      	adds	r0, r4, r1
    7f18:	2300      	movs	r3, #0
    7f1a:	5cc2      	ldrb	r2, [r0, r3]
    7f1c:	555a      	strb	r2, [r3, r5]
    7f1e:	3301      	adds	r3, #1
	for (index = 0; index < 4; index++)
    7f20:	2b04      	cmp	r3, #4
    7f22:	d1fa      	bne.n	7f1a <AESEncode+0x5e>
    7f24:	9b01      	ldr	r3, [sp, #4]
    7f26:	518b      	str	r3, [r1, r6]
    7f28:	3104      	adds	r1, #4
	for(uint8_t i=0;i<SUB_BLOCK_COUNT;i++)
    7f2a:	2910      	cmp	r1, #16
    7f2c:	d1f3      	bne.n	7f16 <AESEncode+0x5a>
	}
		
	/* Write the data to be ciphered to the input data registers. */
	aes_write_input_data(&aes_instance, io_data);
    7f2e:	4d13      	ldr	r5, [pc, #76]	; (7f7c <AESEncode+0xc0>)
    7f30:	4914      	ldr	r1, [pc, #80]	; (7f84 <AESEncode+0xc8>)
    7f32:	0028      	movs	r0, r5
    7f34:	4b15      	ldr	r3, [pc, #84]	; (7f8c <AESEncode+0xd0>)
    7f36:	4798      	blx	r3
 */
static inline void aes_clear_new_message(struct aes_module *const module)
{
	Assert(module);
	Assert(module->hw);
	module->hw->CTRLB.reg &= ~AES_CTRLB_NEWMSG;
    7f38:	682d      	ldr	r5, [r5, #0]
    7f3a:	792b      	ldrb	r3, [r5, #4]
    7f3c:	2202      	movs	r2, #2
    7f3e:	4393      	bics	r3, r2
    7f40:	712b      	strb	r3, [r5, #4]
	Assert(module->hw);

	uint32_t int_flags = module->hw->INTFLAG.reg;
	uint32_t status_flags = 0;

	if (int_flags & AES_INTFLAG_ENCCMP) {
    7f42:	2101      	movs	r1, #1
		status_flags |= AES_ENCRYPTION_COMPLETE;
	}

	if (int_flags & AES_INTFLAG_GFMCMP) {
    7f44:	2002      	movs	r0, #2
    7f46:	e001      	b.n	7f4c <AESEncode+0x90>
	aes_clear_new_message(&aes_instance);
	/* Wait for the end of the encryption process. */
	while (!(aes_get_status(&aes_instance) & AES_ENCRYPTION_COMPLETE)) {
    7f48:	4211      	tst	r1, r2
    7f4a:	d107      	bne.n	7f5c <AESEncode+0xa0>
	uint32_t int_flags = module->hw->INTFLAG.reg;
    7f4c:	79eb      	ldrb	r3, [r5, #7]
    7f4e:	b2db      	uxtb	r3, r3
	if (int_flags & AES_INTFLAG_ENCCMP) {
    7f50:	000a      	movs	r2, r1
    7f52:	401a      	ands	r2, r3
	if (int_flags & AES_INTFLAG_GFMCMP) {
    7f54:	4218      	tst	r0, r3
    7f56:	d0f7      	beq.n	7f48 <AESEncode+0x8c>
		status_flags |= AES_GF_MULTI_COMPLETE;
    7f58:	4302      	orrs	r2, r0
    7f5a:	e7f5      	b.n	7f48 <AESEncode+0x8c>
	}
	aes_read_output_data(&aes_instance,io_data);
    7f5c:	4d09      	ldr	r5, [pc, #36]	; (7f84 <AESEncode+0xc8>)
    7f5e:	0029      	movs	r1, r5
    7f60:	4806      	ldr	r0, [pc, #24]	; (7f7c <AESEncode+0xc0>)
    7f62:	4b0b      	ldr	r3, [pc, #44]	; (7f90 <AESEncode+0xd4>)
    7f64:	4798      	blx	r3
	
	memcpy(block,io_data,BLOCKSIZE);
    7f66:	2210      	movs	r2, #16
    7f68:	0029      	movs	r1, r5
    7f6a:	0020      	movs	r0, r4
    7f6c:	4b09      	ldr	r3, [pc, #36]	; (7f94 <AESEncode+0xd8>)
    7f6e:	4798      	blx	r3
#endif	
}
    7f70:	b003      	add	sp, #12
    7f72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7f74:	200015c8 	.word	0x200015c8
    7f78:	42003400 	.word	0x42003400
    7f7c:	200015d4 	.word	0x200015d4
    7f80:	00000389 	.word	0x00000389
    7f84:	20000e4c 	.word	0x20000e4c
    7f88:	0000041d 	.word	0x0000041d
    7f8c:	00000451 	.word	0x00000451
    7f90:	000004a1 	.word	0x000004a1
    7f94:	00013dad 	.word	0x00013dad

00007f98 <AESInit>:

/**
 * \brief Initializes the AES Engine.
 */
void AESInit(void)
{
    7f98:	b570      	push	{r4, r5, r6, lr}
#ifndef UT	
	//! [setup_config]
	aes_get_config_defaults(&g_aes_cfg);
    7f9a:	4d07      	ldr	r5, [pc, #28]	; (7fb8 <AESInit+0x20>)
    7f9c:	0028      	movs	r0, r5
    7f9e:	4b07      	ldr	r3, [pc, #28]	; (7fbc <AESInit+0x24>)
    7fa0:	4798      	blx	r3
	//! [setup_config]

	//! [setup_config_defaults]
	aes_init(&aes_instance,AES, &g_aes_cfg);
    7fa2:	4c07      	ldr	r4, [pc, #28]	; (7fc0 <AESInit+0x28>)
    7fa4:	002a      	movs	r2, r5
    7fa6:	4907      	ldr	r1, [pc, #28]	; (7fc4 <AESInit+0x2c>)
    7fa8:	0020      	movs	r0, r4
    7faa:	4b07      	ldr	r3, [pc, #28]	; (7fc8 <AESInit+0x30>)
    7fac:	4798      	blx	r3
	//! [setup_config_defaults]
	//! [module_enable]
	aes_enable(&aes_instance);
    7fae:	0020      	movs	r0, r4
    7fb0:	4b06      	ldr	r3, [pc, #24]	; (7fcc <AESInit+0x34>)
    7fb2:	4798      	blx	r3
#endif	
}
    7fb4:	bd70      	pop	{r4, r5, r6, pc}
    7fb6:	46c0      	nop			; (mov r8, r8)
    7fb8:	200015c8 	.word	0x200015c8
    7fbc:	0000034d 	.word	0x0000034d
    7fc0:	200015d4 	.word	0x200015d4
    7fc4:	42003400 	.word	0x42003400
    7fc8:	000003fd 	.word	0x000003fd
    7fcc:	00000367 	.word	0x00000367

00007fd0 <PDS_Init>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Init(void)
{
    7fd0:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)	
	PdsStatus_t status = pdsWlInit();
    7fd2:	4b03      	ldr	r3, [pc, #12]	; (7fe0 <PDS_Init+0x10>)
    7fd4:	4798      	blx	r3
	pdsUnInitFlag = false;
    7fd6:	2200      	movs	r2, #0
    7fd8:	4b02      	ldr	r3, [pc, #8]	; (7fe4 <PDS_Init+0x14>)
    7fda:	701a      	strb	r2, [r3, #0]
	return status;
#else
	return PDS_OK;
#endif
}
    7fdc:	bd10      	pop	{r4, pc}
    7fde:	46c0      	nop			; (mov r8, r8)
    7fe0:	000086a5 	.word	0x000086a5
    7fe4:	20000e5c 	.word	0x20000e5c

00007fe8 <PDS_UnInit>:
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnInit(void)
{
#if (ENABLE_PDS == 1)
	pdsUnInitFlag = true;
    7fe8:	2201      	movs	r2, #1
    7fea:	4b02      	ldr	r3, [pc, #8]	; (7ff4 <PDS_UnInit+0xc>)
    7fec:	701a      	strb	r2, [r3, #0]
#endif
	return PDS_OK;
}
    7fee:	2000      	movs	r0, #0
    7ff0:	4770      	bx	lr
    7ff2:	46c0      	nop			; (mov r8, r8)
    7ff4:	20000e5c 	.word	0x20000e5c

00007ff8 <PDS_Store>:
\param[in] pdsFileItemIdx - The file id to register file to PDS.
\param[in] item - The item id of the item in PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_Store(PdsFileItemIdx_t pdsFileItemIdx, uint8_t item)
{
    7ff8:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    7ffa:	4b14      	ldr	r3, [pc, #80]	; (804c <PDS_Store+0x54>)
    7ffc:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    7ffe:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    8000:	2a00      	cmp	r2, #0
    8002:	d106      	bne.n	8012 <PDS_Store+0x1a>
	{
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    8004:	0102      	lsls	r2, r0, #4
    8006:	4b12      	ldr	r3, [pc, #72]	; (8050 <PDS_Store+0x58>)
    8008:	189b      	adds	r3, r3, r2
    800a:	791a      	ldrb	r2, [r3, #4]
				status = PDS_INVLIAD_FILE_IDX;
			}
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    800c:	2305      	movs	r3, #5
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    800e:	2a00      	cmp	r2, #0
    8010:	d101      	bne.n	8016 <PDS_Store+0x1e>
		}
	}
#endif	
	return status; 
}
    8012:	0018      	movs	r0, r3
    8014:	bd10      	pop	{r4, pc}
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    8016:	0103      	lsls	r3, r0, #4
    8018:	4a0d      	ldr	r2, [pc, #52]	; (8050 <PDS_Store+0x58>)
    801a:	589c      	ldr	r4, [r3, r2]
		if ((0 != fileMarks[pdsFileItemIdx].numItems) && 				\
    801c:	2c00      	cmp	r4, #0
    801e:	d011      	beq.n	8044 <PDS_Store+0x4c>
				(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    8020:	001a      	movs	r2, r3
    8022:	4b0b      	ldr	r3, [pc, #44]	; (8050 <PDS_Store+0x58>)
    8024:	189b      	adds	r3, r3, r2
				(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    8026:	689b      	ldr	r3, [r3, #8]
    8028:	2b00      	cmp	r3, #0
    802a:	d00d      	beq.n	8048 <PDS_Store+0x50>
				status = PDS_INVLIAD_FILE_IDX;
    802c:	2305      	movs	r3, #5
			if (PDS_MAX_FILE_IDX > pdsFileItemIdx)
    802e:	280b      	cmp	r0, #11
    8030:	d8ef      	bhi.n	8012 <PDS_Store+0x1a>
				*((fileMarks[pdsFileItemIdx].fileMarkListAddr) + item) = PDS_OP_STORE;
    8032:	3b04      	subs	r3, #4
    8034:	5463      	strb	r3, [r4, r1]
				isFileSet[pdsFileItemIdx] = true;
    8036:	4a07      	ldr	r2, [pc, #28]	; (8054 <PDS_Store+0x5c>)
    8038:	5413      	strb	r3, [r2, r0]
				pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    803a:	2001      	movs	r0, #1
    803c:	4b06      	ldr	r3, [pc, #24]	; (8058 <PDS_Store+0x60>)
    803e:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    8040:	2300      	movs	r3, #0
    8042:	e7e6      	b.n	8012 <PDS_Store+0x1a>
			status = PDS_INVLIAD_FILE_IDX;
    8044:	2305      	movs	r3, #5
    8046:	e7e4      	b.n	8012 <PDS_Store+0x1a>
    8048:	2305      	movs	r3, #5
    804a:	e7e2      	b.n	8012 <PDS_Store+0x1a>
    804c:	20000e5c 	.word	0x20000e5c
    8050:	200015e8 	.word	0x200015e8
    8054:	200015dc 	.word	0x200015dc
    8058:	0000837d 	.word	0x0000837d

0000805c <PDS_DeleteAll>:
\brief This function will erase all the items stored in the PDS.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_DeleteAll(void)
{
    805c:	b510      	push	{r4, lr}
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    805e:	4b04      	ldr	r3, [pc, #16]	; (8070 <PDS_DeleteAll+0x14>)
    8060:	781b      	ldrb	r3, [r3, #0]
    8062:	2b00      	cmp	r3, #0
    8064:	d001      	beq.n	806a <PDS_DeleteAll+0xe>
	{
		pdsWlDeleteAll();
	}
#endif
	return PDS_OK;
}
    8066:	2000      	movs	r0, #0
    8068:	bd10      	pop	{r4, pc}
		pdsWlDeleteAll();
    806a:	4b02      	ldr	r3, [pc, #8]	; (8074 <PDS_DeleteAll+0x18>)
    806c:	4798      	blx	r3
    806e:	e7fa      	b.n	8066 <PDS_DeleteAll+0xa>
    8070:	20000e5c 	.word	0x20000e5c
    8074:	0000886d 	.word	0x0000886d

00008078 <PDS_RestoreAll>:
		from all registered files.

\param[out] status - The return status of the function's operation.
******************************************************************************/
PdsStatus_t PDS_RestoreAll(void)
{
    8078:	b5f0      	push	{r4, r5, r6, r7, lr}
    807a:	46ce      	mov	lr, r9
    807c:	4647      	mov	r7, r8
    807e:	b580      	push	{r7, lr}
    8080:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    8082:	4b32      	ldr	r3, [pc, #200]	; (814c <PDS_RestoreAll+0xd4>)
    8084:	781b      	ldrb	r3, [r3, #0]
	PdsStatus_t status = PDS_OK;
    8086:	2000      	movs	r0, #0
	if (false == pdsUnInitFlag)
    8088:	2b00      	cmp	r3, #0
    808a:	d159      	bne.n	8140 <PDS_RestoreAll+0xc8>
    808c:	4e30      	ldr	r6, [pc, #192]	; (8150 <PDS_RestoreAll+0xd8>)
    808e:	2700      	movs	r7, #0
					ptr += itemInfo.itemOffset;
					memcpy((void *)(&itemHeader), (void *)(ptr), sizeof(ItemHeader_t));
					ptr += sizeof(ItemHeader_t);
					if (false == itemHeader.delete)
					{
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    8090:	4b30      	ldr	r3, [pc, #192]	; (8154 <PDS_RestoreAll+0xdc>)
    8092:	4698      	mov	r8, r3
    8094:	e026      	b.n	80e4 <PDS_RestoreAll+0x6c>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    8096:	3401      	adds	r4, #1
    8098:	b2e4      	uxtb	r4, r4
    809a:	792b      	ldrb	r3, [r5, #4]
    809c:	42a3      	cmp	r3, r4
    809e:	d918      	bls.n	80d2 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    80a0:	00e1      	lsls	r1, r4, #3
    80a2:	68ab      	ldr	r3, [r5, #8]
    80a4:	469c      	mov	ip, r3
    80a6:	4461      	add	r1, ip
    80a8:	2208      	movs	r2, #8
    80aa:	a802      	add	r0, sp, #8
    80ac:	47c8      	blx	r9
					ptr += itemInfo.itemOffset;
    80ae:	ab02      	add	r3, sp, #8
    80b0:	79d9      	ldrb	r1, [r3, #7]
    80b2:	2315      	movs	r3, #21
    80b4:	aa02      	add	r2, sp, #8
    80b6:	4694      	mov	ip, r2
    80b8:	4463      	add	r3, ip
    80ba:	469c      	mov	ip, r3
    80bc:	4461      	add	r1, ip
					if (false == itemHeader.delete)
    80be:	790b      	ldrb	r3, [r1, #4]
    80c0:	2b00      	cmp	r3, #0
    80c2:	d1e8      	bne.n	8096 <PDS_RestoreAll+0x1e>
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    80c4:	9b02      	ldr	r3, [sp, #8]
    80c6:	9301      	str	r3, [sp, #4]
    80c8:	788a      	ldrb	r2, [r1, #2]
					ptr += sizeof(ItemHeader_t);
    80ca:	3105      	adds	r1, #5
						memcpy((void *)(itemInfo.ramAddress), (void *)(ptr), itemHeader.size);
    80cc:	0018      	movs	r0, r3
    80ce:	47c0      	blx	r8
    80d0:	e7e1      	b.n	8096 <PDS_RestoreAll+0x1e>
					}
				}
				if(fileMarks[pdsFileItemIdx].fIDcb != NULL)
    80d2:	68eb      	ldr	r3, [r5, #12]
    80d4:	2b00      	cmp	r3, #0
    80d6:	d000      	beq.n	80da <PDS_RestoreAll+0x62>
				{
					fileMarks[pdsFileItemIdx].fIDcb();
    80d8:	4798      	blx	r3
		for (uint8_t pdsFileItemIdx = 0; pdsFileItemIdx < PDS_MAX_FILE_IDX; pdsFileItemIdx++)
    80da:	3701      	adds	r7, #1
    80dc:	b2ff      	uxtb	r7, r7
    80de:	3610      	adds	r6, #16
    80e0:	2f0c      	cmp	r7, #12
    80e2:	d02c      	beq.n	813e <PDS_RestoreAll+0xc6>
    80e4:	0035      	movs	r5, r6
			if ((0 != fileMarks[pdsFileItemIdx].numItems) && 			\
    80e6:	7934      	ldrb	r4, [r6, #4]
    80e8:	2c00      	cmp	r4, #0
    80ea:	d0f6      	beq.n	80da <PDS_RestoreAll+0x62>
    80ec:	6833      	ldr	r3, [r6, #0]
    80ee:	2b00      	cmp	r3, #0
    80f0:	d0f3      	beq.n	80da <PDS_RestoreAll+0x62>
			(0 != fileMarks[pdsFileItemIdx].itemListAddr)			\
    80f2:	68b3      	ldr	r3, [r6, #8]
    80f4:	4699      	mov	r9, r3
			(0 != fileMarks[pdsFileItemIdx].fileMarkListAddr) &&	\
    80f6:	2b00      	cmp	r3, #0
    80f8:	d0ef      	beq.n	80da <PDS_RestoreAll+0x62>
				memset(&buffer, 0, sizeof(PdsMem_t));
    80fa:	2280      	movs	r2, #128	; 0x80
    80fc:	0052      	lsls	r2, r2, #1
    80fe:	2100      	movs	r1, #0
    8100:	a804      	add	r0, sp, #16
    8102:	4b15      	ldr	r3, [pc, #84]	; (8158 <PDS_RestoreAll+0xe0>)
    8104:	4798      	blx	r3
				memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    8106:	4b15      	ldr	r3, [pc, #84]	; (815c <PDS_RestoreAll+0xe4>)
    8108:	469c      	mov	ip, r3
    810a:	4464      	add	r4, ip
    810c:	00e4      	lsls	r4, r4, #3
    810e:	0021      	movs	r1, r4
    8110:	4449      	add	r1, r9
    8112:	2208      	movs	r2, #8
    8114:	a802      	add	r0, sp, #8
    8116:	4b0f      	ldr	r3, [pc, #60]	; (8154 <PDS_RestoreAll+0xdc>)
    8118:	4798      	blx	r3
				size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    811a:	ab02      	add	r3, sp, #8
    811c:	79da      	ldrb	r2, [r3, #7]
    811e:	799b      	ldrb	r3, [r3, #6]
    8120:	18d2      	adds	r2, r2, r3
				status = pdsWlRead(pdsFileItemIdx, &buffer, size);
    8122:	3205      	adds	r2, #5
    8124:	a904      	add	r1, sp, #16
    8126:	0038      	movs	r0, r7
    8128:	4b0d      	ldr	r3, [pc, #52]	; (8160 <PDS_RestoreAll+0xe8>)
    812a:	4798      	blx	r3
				if (status != PDS_OK)
    812c:	2800      	cmp	r0, #0
    812e:	d107      	bne.n	8140 <PDS_RestoreAll+0xc8>
				for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    8130:	7933      	ldrb	r3, [r6, #4]
    8132:	2400      	movs	r4, #0
    8134:	2b00      	cmp	r3, #0
    8136:	d0cc      	beq.n	80d2 <PDS_RestoreAll+0x5a>
					memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + itemIdx), sizeof(ItemMap_t));
    8138:	4b06      	ldr	r3, [pc, #24]	; (8154 <PDS_RestoreAll+0xdc>)
    813a:	4699      	mov	r9, r3
    813c:	e7b0      	b.n	80a0 <PDS_RestoreAll+0x28>
    813e:	2000      	movs	r0, #0
			}
		}
	}
#endif	
	return status;
}
    8140:	b045      	add	sp, #276	; 0x114
    8142:	bc0c      	pop	{r2, r3}
    8144:	4690      	mov	r8, r2
    8146:	4699      	mov	r9, r3
    8148:	bdf0      	pop	{r4, r5, r6, r7, pc}
    814a:	46c0      	nop			; (mov r8, r8)
    814c:	20000e5c 	.word	0x20000e5c
    8150:	200015e8 	.word	0x200015e8
    8154:	00013dad 	.word	0x00013dad
    8158:	00013e31 	.word	0x00013e31
    815c:	1fffffff 	.word	0x1fffffff
    8160:	00008841 	.word	0x00008841

00008164 <PDS_RegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_RegFile(PdsFileItemIdx_t argFileId, PdsFileMarks_t argFileMarks)
{
    8164:	b084      	sub	sp, #16
    8166:	b510      	push	{r4, lr}
    8168:	9103      	str	r1, [sp, #12]
    816a:	9204      	str	r2, [sp, #16]
    816c:	9305      	str	r3, [sp, #20]
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    816e:	4b0b      	ldr	r3, [pc, #44]	; (819c <PDS_RegFile+0x38>)
    8170:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    8172:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    8174:	2a00      	cmp	r2, #0
    8176:	d102      	bne.n	817e <PDS_RegFile+0x1a>
		{
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    8178:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    817a:	280b      	cmp	r0, #11
    817c:	d904      	bls.n	8188 <PDS_RegFile+0x24>
		}
	}
#endif	
	return status;
}
    817e:	0018      	movs	r0, r3
    8180:	bc10      	pop	{r4}
    8182:	bc08      	pop	{r3}
    8184:	b004      	add	sp, #16
    8186:	4718      	bx	r3
			memcpy(&fileMarks[argFileId], &argFileMarks, sizeof(PdsFileMarks_t));
    8188:	0100      	lsls	r0, r0, #4
    818a:	aa03      	add	r2, sp, #12
    818c:	4b04      	ldr	r3, [pc, #16]	; (81a0 <PDS_RegFile+0x3c>)
    818e:	1818      	adds	r0, r3, r0
    8190:	ca1a      	ldmia	r2!, {r1, r3, r4}
    8192:	c01a      	stmia	r0!, {r1, r3, r4}
    8194:	6813      	ldr	r3, [r2, #0]
    8196:	6003      	str	r3, [r0, #0]
	PdsStatus_t status = PDS_OK;
    8198:	2300      	movs	r3, #0
    819a:	e7f0      	b.n	817e <PDS_RegFile+0x1a>
    819c:	20000e5c 	.word	0x20000e5c
    81a0:	200015e8 	.word	0x200015e8

000081a4 <PDS_UnRegFile>:

\param[in] argFileId - The file id to register file to PDS.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t PDS_UnRegFile(PdsFileItemIdx_t argFileId)
{
    81a4:	b510      	push	{r4, lr}
	PdsStatus_t status = PDS_OK;
#if (ENABLE_PDS == 1)
	if (false == pdsUnInitFlag)
    81a6:	4b09      	ldr	r3, [pc, #36]	; (81cc <PDS_UnRegFile+0x28>)
    81a8:	781a      	ldrb	r2, [r3, #0]
	PdsStatus_t status = PDS_OK;
    81aa:	2300      	movs	r3, #0
	if (false == pdsUnInitFlag)
    81ac:	2a00      	cmp	r2, #0
    81ae:	d102      	bne.n	81b6 <PDS_UnRegFile+0x12>
		{
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
		}
		else
		{
			status = PDS_INVLIAD_FILE_IDX;
    81b0:	3305      	adds	r3, #5
		if (PDS_MAX_FILE_IDX > argFileId)
    81b2:	280b      	cmp	r0, #11
    81b4:	d901      	bls.n	81ba <PDS_UnRegFile+0x16>
		}
	}
#endif
	return status;
}
    81b6:	0018      	movs	r0, r3
    81b8:	bd10      	pop	{r4, pc}
			memset(&fileMarks[argFileId], 0, sizeof(PdsFileMarks_t));
    81ba:	0100      	lsls	r0, r0, #4
    81bc:	4b04      	ldr	r3, [pc, #16]	; (81d0 <PDS_UnRegFile+0x2c>)
    81be:	18c0      	adds	r0, r0, r3
    81c0:	3210      	adds	r2, #16
    81c2:	2100      	movs	r1, #0
    81c4:	4b03      	ldr	r3, [pc, #12]	; (81d4 <PDS_UnRegFile+0x30>)
    81c6:	4798      	blx	r3
	PdsStatus_t status = PDS_OK;
    81c8:	2300      	movs	r3, #0
    81ca:	e7f4      	b.n	81b6 <PDS_UnRegFile+0x12>
    81cc:	20000e5c 	.word	0x20000e5c
    81d0:	200015e8 	.word	0x200015e8
    81d4:	00013e31 	.word	0x00013e31

000081d8 <pdsNvmInit>:

\param[in] none
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmInit(void)
{
    81d8:	b500      	push	{lr}
    81da:	b085      	sub	sp, #20
	PdsStatus_t status = PDS_OK;
	status_code_t statusCode;
	struct nvm_parameters parameters;

	nvm_get_parameters(&parameters);
    81dc:	4668      	mov	r0, sp
    81de:	4b0b      	ldr	r3, [pc, #44]	; (820c <pdsNvmInit+0x34>)
    81e0:	4798      	blx	r3
	
	statusCode = nvm_init(INT_FLASH);
    81e2:	2000      	movs	r0, #0
    81e4:	4b0a      	ldr	r3, [pc, #40]	; (8210 <pdsNvmInit+0x38>)
    81e6:	4798      	blx	r3
	if (STATUS_OK != (status_code_genare_t) statusCode)
	{
		return PDS_ERROR;
    81e8:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    81ea:	2800      	cmp	r0, #0
    81ec:	d002      	beq.n	81f4 <pdsNvmInit+0x1c>
	{
		return PDS_NOT_ENOUGH_MEMORY;
	}
	
	return status;
}
    81ee:	0018      	movs	r0, r3
    81f0:	b005      	add	sp, #20
    81f2:	bd00      	pop	{pc}
	if (EEPROM_SIZE > ( (parameters.rww_eeprom_number_of_pages/NVMCTRL_ROW_PAGES) * NVMCTRL_ROW_SIZE) )
    81f4:	466b      	mov	r3, sp
    81f6:	899a      	ldrh	r2, [r3, #12]
    81f8:	0892      	lsrs	r2, r2, #2
    81fa:	0212      	lsls	r2, r2, #8
    81fc:	4905      	ldr	r1, [pc, #20]	; (8214 <pdsNvmInit+0x3c>)
	return status;
    81fe:	0fd3      	lsrs	r3, r2, #31
    8200:	17c8      	asrs	r0, r1, #31
    8202:	4291      	cmp	r1, r2
    8204:	4143      	adcs	r3, r0
    8206:	009b      	lsls	r3, r3, #2
    8208:	e7f1      	b.n	81ee <pdsNvmInit+0x16>
    820a:	46c0      	nop			; (mov r8, r8)
    820c:	000009ed 	.word	0x000009ed
    8210:	00009ac1 	.word	0x00009ac1
    8214:	00001fff 	.word	0x00001fff

00008218 <pdsNvmRead>:
\param[in] 	buffer - The buffer containing data to be read.
\param[in] 	size - The size of the data in the buffer.
\param[out] status - The return status of the function's operation of type PdsStatus_t.
******************************************************************************/
PdsStatus_t pdsNvmRead(uint16_t rowId, PdsMem_t *buffer, uint16_t size)
{
    8218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    821a:	000c      	movs	r4, r1
\param[out] uint16_t - The calculated 16 bit CRC.
******************************************************************************/
static uint32_t nvmLogicalRowToPhysicalAddr(uint16_t logicalRow)
{
	//return (NVMCTRL_RWW_EEPROM_ADDR + (NVMCTRL_ROW_SIZE * logicalRow)); // PRVN
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    821c:	2380      	movs	r3, #128	; 0x80
    821e:	01db      	lsls	r3, r3, #7
    8220:	469c      	mov	ip, r3
    8222:	4460      	add	r0, ip
    8224:	0205      	lsls	r5, r0, #8
	if (EEPROM_ROW_SIZE == size)
    8226:	2380      	movs	r3, #128	; 0x80
    8228:	005b      	lsls	r3, r3, #1
    822a:	429a      	cmp	r2, r3
    822c:	d00e      	beq.n	824c <pdsNvmRead+0x34>
		size += sizeof(PdsNvmHeader_t);
    822e:	3204      	adds	r2, #4
    8230:	b296      	uxth	r6, r2
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    8232:	4f1e      	ldr	r7, [pc, #120]	; (82ac <pdsNvmRead+0x94>)
    8234:	0033      	movs	r3, r6
    8236:	0022      	movs	r2, r4
    8238:	0029      	movs	r1, r5
    823a:	2000      	movs	r0, #0
    823c:	47b8      	blx	r7
    823e:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);		
    8240:	2b05      	cmp	r3, #5
    8242:	d0f7      	beq.n	8234 <pdsNvmRead+0x1c>
		return PDS_ERROR;
    8244:	2002      	movs	r0, #2
	if (STATUS_OK != statusCode)
    8246:	2b00      	cmp	r3, #0
    8248:	d00b      	beq.n	8262 <pdsNvmRead+0x4a>
}
    824a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			statusCode = nvm_read(INT_FLASH, addr, (uint8_t *const)buffer, size);
    824c:	001e      	movs	r6, r3
    824e:	4f17      	ldr	r7, [pc, #92]	; (82ac <pdsNvmRead+0x94>)
    8250:	0033      	movs	r3, r6
    8252:	0022      	movs	r2, r4
    8254:	0029      	movs	r1, r5
    8256:	2000      	movs	r0, #0
    8258:	47b8      	blx	r7
    825a:	b2c3      	uxtb	r3, r0
		} while (statusCode == STATUS_BUSY);
    825c:	2b05      	cmp	r3, #5
    825e:	d0f7      	beq.n	8250 <pdsNvmRead+0x38>
    8260:	e7f0      	b.n	8244 <pdsNvmRead+0x2c>
	crc = buffer->NVM_Struct.pdsNvmHeader.crc;
    8262:	7823      	ldrb	r3, [r4, #0]
    8264:	7860      	ldrb	r0, [r4, #1]
    8266:	0200      	lsls	r0, r0, #8
    8268:	4318      	orrs	r0, r3
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    826a:	78a6      	ldrb	r6, [r4, #2]
    826c:	3404      	adds	r4, #4
  for (uint16_t i = 0; i < length; i++)
    826e:	2e00      	cmp	r6, #0
    8270:	d017      	beq.n	82a2 <pdsNvmRead+0x8a>
    8272:	0025      	movs	r5, r4
    8274:	3e01      	subs	r6, #1
    8276:	b2b6      	uxth	r6, r6
    8278:	3601      	adds	r6, #1
    827a:	19a4      	adds	r4, r4, r6
    827c:	2600      	movs	r6, #0
  byte ^= initValue & 0xffU;
    827e:	782b      	ldrb	r3, [r5, #0]
    8280:	4073      	eors	r3, r6
    8282:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    8284:	010b      	lsls	r3, r1, #4
    8286:	404b      	eors	r3, r1
    8288:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    828a:	b29a      	uxth	r2, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    828c:	091b      	lsrs	r3, r3, #4
    828e:	00d1      	lsls	r1, r2, #3
    8290:	404b      	eors	r3, r1
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    8292:	0212      	lsls	r2, r2, #8
    8294:	0a36      	lsrs	r6, r6, #8
    8296:	4332      	orrs	r2, r6
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    8298:	4053      	eors	r3, r2
    829a:	b29e      	uxth	r6, r3
    829c:	3501      	adds	r5, #1
  for (uint16_t i = 0; i < length; i++)
    829e:	42a5      	cmp	r5, r4
    82a0:	d1ed      	bne.n	827e <pdsNvmRead+0x66>
	if (crc != calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)&(buffer->NVM_Struct.pdsNvmData))) 
    82a2:	1b80      	subs	r0, r0, r6
    82a4:	1e46      	subs	r6, r0, #1
    82a6:	41b0      	sbcs	r0, r6
		return PDS_ERROR;
    82a8:	b2c0      	uxtb	r0, r0
    82aa:	e7ce      	b.n	824a <pdsNvmRead+0x32>
    82ac:	00009951 	.word	0x00009951

000082b0 <pdsNvmWrite>:
{
    82b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    82b2:	46c6      	mov	lr, r8
    82b4:	b500      	push	{lr}
    82b6:	4680      	mov	r8, r0
    82b8:	000c      	movs	r4, r1
	buffer->NVM_Struct.pdsNvmHeader.version = PDS_NVM_VERSION;
    82ba:	2301      	movs	r3, #1
    82bc:	70cb      	strb	r3, [r1, #3]
	buffer->NVM_Struct.pdsNvmHeader.size = size;
    82be:	708a      	strb	r2, [r1, #2]
    82c0:	27ff      	movs	r7, #255	; 0xff
    82c2:	4017      	ands	r7, r2
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    82c4:	1d0e      	adds	r6, r1, #4
  for (uint16_t i = 0; i < length; i++)
    82c6:	2f00      	cmp	r7, #0
    82c8:	d017      	beq.n	82fa <pdsNvmWrite+0x4a>
    82ca:	0030      	movs	r0, r6
    82cc:	3f01      	subs	r7, #1
    82ce:	b2bf      	uxth	r7, r7
    82d0:	3701      	adds	r7, #1
    82d2:	19f6      	adds	r6, r6, r7
    82d4:	2700      	movs	r7, #0
  byte ^= initValue & 0xffU;
    82d6:	7803      	ldrb	r3, [r0, #0]
    82d8:	407b      	eors	r3, r7
    82da:	b2d9      	uxtb	r1, r3
  byte ^= byte << 4U;
    82dc:	010b      	lsls	r3, r1, #4
    82de:	404b      	eors	r3, r1
    82e0:	b2db      	uxtb	r3, r3
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    82e2:	b299      	uxth	r1, r3
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    82e4:	091b      	lsrs	r3, r3, #4
    82e6:	00cd      	lsls	r5, r1, #3
    82e8:	406b      	eors	r3, r5
  return ((((uint16_t)byte << 8) | ((initValue & 0xff00U) >> 8))
    82ea:	0209      	lsls	r1, r1, #8
    82ec:	0a3f      	lsrs	r7, r7, #8
    82ee:	4339      	orrs	r1, r7
          ^ (uint8_t)(byte >> 4) ^ ((uint16_t)byte << 3));
    82f0:	404b      	eors	r3, r1
    82f2:	b29f      	uxth	r7, r3
    82f4:	3001      	adds	r0, #1
  for (uint16_t i = 0; i < length; i++)
    82f6:	42b0      	cmp	r0, r6
    82f8:	d1ed      	bne.n	82d6 <pdsNvmWrite+0x26>
	buffer->NVM_Struct.pdsNvmHeader.crc = calculate_crc(buffer->NVM_Struct.pdsNvmHeader.size, (uint8_t *)(&(buffer->NVM_Struct.pdsNvmData)));
    82fa:	7027      	strb	r7, [r4, #0]
    82fc:	0a3f      	lsrs	r7, r7, #8
    82fe:	7067      	strb	r7, [r4, #1]
	size += sizeof(PdsNvmHeader_t);
    8300:	3204      	adds	r2, #4
    8302:	b296      	uxth	r6, r2
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    8304:	2180      	movs	r1, #128	; 0x80
    8306:	01c9      	lsls	r1, r1, #7
    8308:	4441      	add	r1, r8
    830a:	0209      	lsls	r1, r1, #8
	statusCode = nvm_write(INT_FLASH, addr, (uint8_t *const)buffer, size);
    830c:	0033      	movs	r3, r6
    830e:	0022      	movs	r2, r4
    8310:	2000      	movs	r0, #0
    8312:	4f08      	ldr	r7, [pc, #32]	; (8334 <pdsNvmWrite+0x84>)
    8314:	47b8      	blx	r7
		return PDS_ERROR;
    8316:	2302      	movs	r3, #2
	if (STATUS_OK != (status_code_genare_t) statusCode)
    8318:	2800      	cmp	r0, #0
    831a:	d003      	beq.n	8324 <pdsNvmWrite+0x74>
}
    831c:	0018      	movs	r0, r3
    831e:	bc04      	pop	{r2}
    8320:	4690      	mov	r8, r2
    8322:	bdf0      	pop	{r4, r5, r6, r7, pc}
	status = pdsNvmRead(rowId, (PdsMem_t *const)buffer, size);
    8324:	0032      	movs	r2, r6
    8326:	0021      	movs	r1, r4
    8328:	4640      	mov	r0, r8
    832a:	4b03      	ldr	r3, [pc, #12]	; (8338 <pdsNvmWrite+0x88>)
    832c:	4798      	blx	r3
    832e:	0003      	movs	r3, r0
	return status;
    8330:	e7f4      	b.n	831c <pdsNvmWrite+0x6c>
    8332:	46c0      	nop			; (mov r8, r8)
    8334:	000099ad 	.word	0x000099ad
    8338:	00008219 	.word	0x00008219

0000833c <pdsNvmErase>:
{
    833c:	b570      	push	{r4, r5, r6, lr}
	 return (PDS_FLASH_START_ADDRESS + (NVMCTRL_ROW_SIZE * logicalRow));
    833e:	2380      	movs	r3, #128	; 0x80
    8340:	01db      	lsls	r3, r3, #7
    8342:	18c4      	adds	r4, r0, r3
    8344:	0224      	lsls	r4, r4, #8
		statusCode = nvm_erase_row(addr);
    8346:	4d05      	ldr	r5, [pc, #20]	; (835c <pdsNvmErase+0x20>)
    8348:	0020      	movs	r0, r4
    834a:	47a8      	blx	r5
    834c:	b240      	sxtb	r0, r0
	} while (statusCode == ERR_BUSY);
    834e:	0003      	movs	r3, r0
    8350:	330a      	adds	r3, #10
    8352:	d0f9      	beq.n	8348 <pdsNvmErase+0xc>
	return status;
    8354:	1e43      	subs	r3, r0, #1
    8356:	4198      	sbcs	r0, r3
    8358:	0040      	lsls	r0, r0, #1
}
    835a:	bd70      	pop	{r4, r5, r6, pc}
    835c:	00000965 	.word	0x00000965

00008360 <pdsNvmEraseAll>:
{
    8360:	b570      	push	{r4, r5, r6, lr}
    8362:	2400      	movs	r4, #0
		statusCode = pdsNvmErase(row_idx);
    8364:	4d04      	ldr	r5, [pc, #16]	; (8378 <pdsNvmEraseAll+0x18>)
    8366:	b2a0      	uxth	r0, r4
    8368:	47a8      	blx	r5
		if (PDS_OK != statusCode)
    836a:	2800      	cmp	r0, #0
    836c:	d102      	bne.n	8374 <pdsNvmEraseAll+0x14>
    836e:	3401      	adds	r4, #1
	for(uint8_t row_idx = 0; row_idx< EEPROM_NUM_ROWS; row_idx++)
    8370:	2c20      	cmp	r4, #32
    8372:	d1f8      	bne.n	8366 <pdsNvmEraseAll+0x6>
}
    8374:	bd70      	pop	{r4, r5, r6, pc}
    8376:	46c0      	nop			; (mov r8, r8)
    8378:	0000833d 	.word	0x0000833d

0000837c <pdsPostTask>:
\brief Set task for PDS task manager.

\param[in] id - a single value from the type PdsTaskIds_t
******************************************************************************/
void pdsPostTask(PdsTaskIds_t id)
{
    837c:	b510      	push	{r4, lr}
    837e:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    8380:	4b05      	ldr	r3, [pc, #20]	; (8398 <pdsPostTask+0x1c>)
    8382:	4798      	blx	r3
    pdsTaskFlags |= id;
    8384:	4b05      	ldr	r3, [pc, #20]	; (839c <pdsPostTask+0x20>)
    8386:	7818      	ldrb	r0, [r3, #0]
    8388:	4320      	orrs	r0, r4
    838a:	7018      	strb	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    838c:	4b04      	ldr	r3, [pc, #16]	; (83a0 <pdsPostTask+0x24>)
    838e:	4798      	blx	r3

    /* Also post a PDS task to the system */
    SYSTEM_PostTask(PDS_TASK_ID);
    8390:	2008      	movs	r0, #8
    8392:	4b04      	ldr	r3, [pc, #16]	; (83a4 <pdsPostTask+0x28>)
    8394:	4798      	blx	r3
}
    8396:	bd10      	pop	{r4, pc}
    8398:	000033ed 	.word	0x000033ed
    839c:	20000e5d 	.word	0x20000e5d
    83a0:	000033f9 	.word	0x000033f9
    83a4:	000094e1 	.word	0x000094e1

000083a8 <pdsStoreDeleteHandler>:
		initiate store/delete operation.

\param[out] status - The return status of the function's operation.
******************************************************************************/
static SYSTEM_TaskStatus_t pdsStoreDeleteHandler(void)
{
    83a8:	b5f0      	push	{r4, r5, r6, r7, lr}
    83aa:	46de      	mov	lr, fp
    83ac:	4657      	mov	r7, sl
    83ae:	464e      	mov	r6, r9
    83b0:	4645      	mov	r5, r8
    83b2:	b5e0      	push	{r5, r6, r7, lr}
    83b4:	b0c5      	sub	sp, #276	; 0x114
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;

	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
	PdsMem_t buffer;

	memset(&buffer, 0, sizeof(PdsMem_t));
    83b6:	2280      	movs	r2, #128	; 0x80
    83b8:	0052      	lsls	r2, r2, #1
    83ba:	2100      	movs	r1, #0
    83bc:	a804      	add	r0, sp, #16
    83be:	4b54      	ldr	r3, [pc, #336]	; (8510 <pdsStoreDeleteHandler+0x168>)
    83c0:	4798      	blx	r3
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
	{
		if (true == isFileSet[fileId])
    83c2:	4b54      	ldr	r3, [pc, #336]	; (8514 <pdsStoreDeleteHandler+0x16c>)
    83c4:	781b      	ldrb	r3, [r3, #0]
    83c6:	2b00      	cmp	r3, #0
    83c8:	d112      	bne.n	83f0 <pdsStoreDeleteHandler+0x48>
    83ca:	2401      	movs	r4, #1
    83cc:	4a51      	ldr	r2, [pc, #324]	; (8514 <pdsStoreDeleteHandler+0x16c>)
    83ce:	9400      	str	r4, [sp, #0]
    83d0:	5d13      	ldrb	r3, [r2, r4]
    83d2:	2b00      	cmp	r3, #0
    83d4:	d10f      	bne.n	83f6 <pdsStoreDeleteHandler+0x4e>
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    83d6:	3401      	adds	r4, #1
    83d8:	b2e4      	uxtb	r4, r4
    83da:	2c0b      	cmp	r4, #11
    83dc:	d9f7      	bls.n	83ce <pdsStoreDeleteHandler+0x26>
	PdsStatus_t status = SYSTEM_TASK_SUCCESS;
    83de:	2500      	movs	r5, #0
			break;
		}
	}

	return status;
}
    83e0:	0028      	movs	r0, r5
    83e2:	b045      	add	sp, #276	; 0x114
    83e4:	bc3c      	pop	{r2, r3, r4, r5}
    83e6:	4690      	mov	r8, r2
    83e8:	4699      	mov	r9, r3
    83ea:	46a2      	mov	sl, r4
    83ec:	46ab      	mov	fp, r5
    83ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (true == isFileSet[fileId])
    83f0:	2300      	movs	r3, #0
    83f2:	9300      	str	r3, [sp, #0]
	PdsFileItemIdx_t fileId = PDS_FILE_MAC_01_IDX;
    83f4:	2400      	movs	r4, #0
	uint8_t *ptr;
	ItemMap_t itemInfo;
	ItemHeader_t itemHeader;
	uint16_t size;

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + (fileMarks[pdsFileItemIdx].numItems - 1)), sizeof(ItemMap_t));
    83f6:	9b00      	ldr	r3, [sp, #0]
    83f8:	011a      	lsls	r2, r3, #4
    83fa:	4b47      	ldr	r3, [pc, #284]	; (8518 <pdsStoreDeleteHandler+0x170>)
    83fc:	189b      	adds	r3, r3, r2
    83fe:	7919      	ldrb	r1, [r3, #4]
    8400:	4a46      	ldr	r2, [pc, #280]	; (851c <pdsStoreDeleteHandler+0x174>)
    8402:	4694      	mov	ip, r2
    8404:	4461      	add	r1, ip
    8406:	00c9      	lsls	r1, r1, #3
    8408:	689b      	ldr	r3, [r3, #8]
    840a:	1859      	adds	r1, r3, r1
    840c:	2208      	movs	r2, #8
    840e:	a802      	add	r0, sp, #8
    8410:	4b43      	ldr	r3, [pc, #268]	; (8520 <pdsStoreDeleteHandler+0x178>)
    8412:	4798      	blx	r3
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
    8414:	ab02      	add	r3, sp, #8
    8416:	79da      	ldrb	r2, [r3, #7]
    8418:	799b      	ldrb	r3, [r3, #6]
    841a:	18d2      	adds	r2, r2, r3
	status = pdsWlRead(pdsFileItemIdx, (PdsMem_t *)buffer, size);
    841c:	3205      	adds	r2, #5
    841e:	a904      	add	r1, sp, #16
    8420:	0020      	movs	r0, r4
    8422:	4b40      	ldr	r3, [pc, #256]	; (8524 <pdsStoreDeleteHandler+0x17c>)
    8424:	4798      	blx	r3
    8426:	1e05      	subs	r5, r0, #0

	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    8428:	d111      	bne.n	844e <pdsStoreDeleteHandler+0xa6>
	}

	itemHeader.magic = PDS_MAGIC;
	itemHeader.version = PDS_FILES_VERSION;

	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    842a:	9b00      	ldr	r3, [sp, #0]
    842c:	011a      	lsls	r2, r3, #4
    842e:	4b3a      	ldr	r3, [pc, #232]	; (8518 <pdsStoreDeleteHandler+0x170>)
    8430:	189b      	adds	r3, r3, r2
    8432:	791b      	ldrb	r3, [r3, #4]
    8434:	2500      	movs	r5, #0
    8436:	2b00      	cmp	r3, #0
    8438:	d04a      	beq.n	84d0 <pdsStoreDeleteHandler+0x128>
	{

		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    843a:	4b37      	ldr	r3, [pc, #220]	; (8518 <pdsStoreDeleteHandler+0x170>)
    843c:	4699      	mov	r9, r3
    843e:	9b00      	ldr	r3, [sp, #0]
    8440:	011e      	lsls	r6, r3, #4
    8442:	46b3      	mov	fp, r6
    8444:	44cb      	add	fp, r9
    8446:	4b36      	ldr	r3, [pc, #216]	; (8520 <pdsStoreDeleteHandler+0x178>)
    8448:	469a      	mov	sl, r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    844a:	465f      	mov	r7, fp
    844c:	e01b      	b.n	8486 <pdsStoreDeleteHandler+0xde>
	if ((PDS_OK != status) && (PDS_NOT_FOUND != status))
    844e:	2803      	cmp	r0, #3
    8450:	d144      	bne.n	84dc <pdsStoreDeleteHandler+0x134>
    8452:	e7ea      	b.n	842a <pdsStoreDeleteHandler+0x82>
		ptr = (uint8_t *)(&(((PdsMem_t *)(buffer))->NVM_Struct.pdsNvmData.WL_Struct.pdsWlData));
		ptr += itemInfo.itemOffset;

		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    8454:	2100      	movs	r1, #0
    8456:	7019      	strb	r1, [r3, #0]
			itemHeader.size = itemInfo.size;
    8458:	ab02      	add	r3, sp, #8
    845a:	799a      	ldrb	r2, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    845c:	795b      	ldrb	r3, [r3, #5]
    845e:	4698      	mov	r8, r3
			itemHeader.delete = false;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    8460:	23a5      	movs	r3, #165	; 0xa5
    8462:	7003      	strb	r3, [r0, #0]
    8464:	2301      	movs	r3, #1
    8466:	7043      	strb	r3, [r0, #1]
    8468:	7082      	strb	r2, [r0, #2]
    846a:	4643      	mov	r3, r8
    846c:	70c3      	strb	r3, [r0, #3]
    846e:	7101      	strb	r1, [r0, #4]
			ptr += sizeof(ItemHeader_t);
    8470:	3005      	adds	r0, #5
			memcpy((void *)(ptr), (void *)itemInfo.ramAddress, itemInfo.size);
    8472:	9b02      	ldr	r3, [sp, #8]
    8474:	9301      	str	r3, [sp, #4]
    8476:	0019      	movs	r1, r3
    8478:	4b29      	ldr	r3, [pc, #164]	; (8520 <pdsStoreDeleteHandler+0x178>)
    847a:	4798      	blx	r3
	for (uint8_t itemIdx = 0; itemIdx < fileMarks[pdsFileItemIdx].numItems; itemIdx++)
    847c:	3501      	adds	r5, #1
    847e:	b2ed      	uxtb	r5, r5
    8480:	793b      	ldrb	r3, [r7, #4]
    8482:	42ab      	cmp	r3, r5
    8484:	d924      	bls.n	84d0 <pdsStoreDeleteHandler+0x128>
		memcpy((void *)&itemInfo, (fileMarks[pdsFileItemIdx].itemListAddr) + itemIdx, sizeof(ItemMap_t));
    8486:	00e9      	lsls	r1, r5, #3
    8488:	465b      	mov	r3, fp
    848a:	689b      	ldr	r3, [r3, #8]
    848c:	469c      	mov	ip, r3
    848e:	4461      	add	r1, ip
    8490:	2208      	movs	r2, #8
    8492:	a802      	add	r0, sp, #8
    8494:	47d0      	blx	sl
		ptr += itemInfo.itemOffset;
    8496:	ab02      	add	r3, sp, #8
    8498:	79d8      	ldrb	r0, [r3, #7]
    849a:	2315      	movs	r3, #21
    849c:	aa02      	add	r2, sp, #8
    849e:	4694      	mov	ip, r2
    84a0:	4463      	add	r3, ip
    84a2:	469c      	mov	ip, r3
    84a4:	4460      	add	r0, ip
		if (PDS_OP_STORE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    84a6:	464b      	mov	r3, r9
    84a8:	58f3      	ldr	r3, [r6, r3]
    84aa:	195b      	adds	r3, r3, r5
    84ac:	781a      	ldrb	r2, [r3, #0]
    84ae:	2a01      	cmp	r2, #1
    84b0:	d0d0      	beq.n	8454 <pdsStoreDeleteHandler+0xac>
		}
		else if (PDS_OP_DELETE == *(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx))
    84b2:	2a02      	cmp	r2, #2
    84b4:	d1e2      	bne.n	847c <pdsStoreDeleteHandler+0xd4>
		{
			*(fileMarks[pdsFileItemIdx].fileMarkListAddr + itemIdx) = PDS_OP_NONE;
    84b6:	2200      	movs	r2, #0
    84b8:	701a      	strb	r2, [r3, #0]
			itemHeader.size = itemInfo.size;
    84ba:	ab02      	add	r3, sp, #8
    84bc:	7999      	ldrb	r1, [r3, #6]
			itemHeader.itemId = itemInfo.itemId;
    84be:	795a      	ldrb	r2, [r3, #5]
			itemHeader.delete = true;
			memcpy((void *)(ptr), (void *)&itemHeader, sizeof(ItemHeader_t));
    84c0:	23a5      	movs	r3, #165	; 0xa5
    84c2:	7003      	strb	r3, [r0, #0]
    84c4:	3ba4      	subs	r3, #164	; 0xa4
    84c6:	7043      	strb	r3, [r0, #1]
    84c8:	7081      	strb	r1, [r0, #2]
    84ca:	70c2      	strb	r2, [r0, #3]
    84cc:	7103      	strb	r3, [r0, #4]
    84ce:	e7d5      	b.n	847c <pdsStoreDeleteHandler+0xd4>
		}
	}

	memcpy((void *)&itemInfo, (void *)(fileMarks[pdsFileItemIdx].itemListAddr + fileMarks[pdsFileItemIdx].numItems), sizeof(ItemMap_t));
	size = itemInfo.itemOffset + itemInfo.size + sizeof(ItemHeader_t);
	status = pdsWlWrite(pdsFileItemIdx, (PdsMem_t *)buffer, PDS_WL_DATA_SIZE);
    84d0:	22f3      	movs	r2, #243	; 0xf3
    84d2:	a904      	add	r1, sp, #16
    84d4:	0020      	movs	r0, r4
    84d6:	4b14      	ldr	r3, [pc, #80]	; (8528 <pdsStoreDeleteHandler+0x180>)
    84d8:	4798      	blx	r3
    84da:	0005      	movs	r5, r0
			isFileSet[fileId] = false;
    84dc:	2200      	movs	r2, #0
    84de:	4b0d      	ldr	r3, [pc, #52]	; (8514 <pdsStoreDeleteHandler+0x16c>)
    84e0:	9900      	ldr	r1, [sp, #0]
    84e2:	545a      	strb	r2, [r3, r1]
			fileId++;
    84e4:	3401      	adds	r4, #1
    84e6:	b2e3      	uxtb	r3, r4
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    84e8:	2b0b      	cmp	r3, #11
    84ea:	d900      	bls.n	84ee <pdsStoreDeleteHandler+0x146>
    84ec:	e778      	b.n	83e0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    84ee:	4a09      	ldr	r2, [pc, #36]	; (8514 <pdsStoreDeleteHandler+0x16c>)
    84f0:	5cd2      	ldrb	r2, [r2, r3]
    84f2:	2a00      	cmp	r2, #0
    84f4:	d108      	bne.n	8508 <pdsStoreDeleteHandler+0x160>
    84f6:	4907      	ldr	r1, [pc, #28]	; (8514 <pdsStoreDeleteHandler+0x16c>)
	for (; fileId < PDS_MAX_FILE_IDX; fileId++)
    84f8:	3301      	adds	r3, #1
    84fa:	b2db      	uxtb	r3, r3
    84fc:	2b0b      	cmp	r3, #11
    84fe:	d900      	bls.n	8502 <pdsStoreDeleteHandler+0x15a>
    8500:	e76e      	b.n	83e0 <pdsStoreDeleteHandler+0x38>
		if (isFileSet[fileId])
    8502:	5cca      	ldrb	r2, [r1, r3]
    8504:	2a00      	cmp	r2, #0
    8506:	d0f7      	beq.n	84f8 <pdsStoreDeleteHandler+0x150>
			pdsPostTask(PDS_STORE_DELETE_TASK_ID);
    8508:	2001      	movs	r0, #1
    850a:	4b08      	ldr	r3, [pc, #32]	; (852c <pdsStoreDeleteHandler+0x184>)
    850c:	4798      	blx	r3
			break;
    850e:	e767      	b.n	83e0 <pdsStoreDeleteHandler+0x38>
    8510:	00013e31 	.word	0x00013e31
    8514:	200015dc 	.word	0x200015dc
    8518:	200015e8 	.word	0x200015e8
    851c:	1fffffff 	.word	0x1fffffff
    8520:	00013dad 	.word	0x00013dad
    8524:	00008841 	.word	0x00008841
    8528:	00008751 	.word	0x00008751
    852c:	0000837d 	.word	0x0000837d

00008530 <PDS_TaskHandler>:
{
    8530:	b510      	push	{r4, lr}
    if (pdsTaskFlags)
    8532:	4b0e      	ldr	r3, [pc, #56]	; (856c <PDS_TaskHandler+0x3c>)
    8534:	781b      	ldrb	r3, [r3, #0]
    8536:	2b00      	cmp	r3, #0
    8538:	d003      	beq.n	8542 <PDS_TaskHandler+0x12>
            if ((1 << taskId) & (pdsTaskFlags))
    853a:	4b0c      	ldr	r3, [pc, #48]	; (856c <PDS_TaskHandler+0x3c>)
    853c:	781b      	ldrb	r3, [r3, #0]
    853e:	07db      	lsls	r3, r3, #31
    8540:	d401      	bmi.n	8546 <PDS_TaskHandler+0x16>
}
    8542:	2000      	movs	r0, #0
    8544:	bd10      	pop	{r4, pc}
                ATOMIC_SECTION_ENTER
    8546:	4b0a      	ldr	r3, [pc, #40]	; (8570 <PDS_TaskHandler+0x40>)
    8548:	4798      	blx	r3
                pdsTaskFlags &= ~(1 << taskId);
    854a:	4c08      	ldr	r4, [pc, #32]	; (856c <PDS_TaskHandler+0x3c>)
    854c:	7823      	ldrb	r3, [r4, #0]
    854e:	2201      	movs	r2, #1
    8550:	4393      	bics	r3, r2
    8552:	7023      	strb	r3, [r4, #0]
                ATOMIC_SECTION_EXIT
    8554:	4b07      	ldr	r3, [pc, #28]	; (8574 <PDS_TaskHandler+0x44>)
    8556:	4798      	blx	r3
                pdsTaskHandlers[taskId]();
    8558:	4b07      	ldr	r3, [pc, #28]	; (8578 <PDS_TaskHandler+0x48>)
    855a:	4798      	blx	r3
				if (pdsTaskFlags)
    855c:	7823      	ldrb	r3, [r4, #0]
    855e:	2b00      	cmp	r3, #0
    8560:	d0ef      	beq.n	8542 <PDS_TaskHandler+0x12>
                    SYSTEM_PostTask(PDS_TASK_ID);
    8562:	2008      	movs	r0, #8
    8564:	4b05      	ldr	r3, [pc, #20]	; (857c <PDS_TaskHandler+0x4c>)
    8566:	4798      	blx	r3
    8568:	e7eb      	b.n	8542 <PDS_TaskHandler+0x12>
    856a:	46c0      	nop			; (mov r8, r8)
    856c:	20000e5d 	.word	0x20000e5d
    8570:	000033ed 	.word	0x000033ed
    8574:	000033f9 	.word	0x000033f9
    8578:	000083a9 	.word	0x000083a9
    857c:	000094e1 	.word	0x000094e1

00008580 <pdsUpdateRowMap>:
		in the row map.

\param[in] - return none
******************************************************************************/
static void pdsUpdateRowMap()
{
    8580:	b5f0      	push	{r4, r5, r6, r7, lr}
    8582:	4e12      	ldr	r6, [pc, #72]	; (85cc <pdsUpdateRowMap+0x4c>)
    8584:	0037      	movs	r7, r6
    8586:	3718      	adds	r7, #24
	uint16_t rowIdx = USHRT_MAX;
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    {
		
        // make all the previous indexes of the max_counter_row_idx invalid by writing 0xFF
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    8588:	4d11      	ldr	r5, [pc, #68]	; (85d0 <pdsUpdateRowMap+0x50>)
		{
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    858a:	4b12      	ldr	r3, [pc, #72]	; (85d4 <pdsUpdateRowMap+0x54>)
    858c:	469c      	mov	ip, r3
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    858e:	2101      	movs	r1, #1
    8590:	4249      	negs	r1, r1
			while(rowIdx != USHRT_MAX)
			{
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    8592:	0018      	movs	r0, r3
    8594:	e002      	b.n	859c <pdsUpdateRowMap+0x1c>
    8596:	3602      	adds	r6, #2
    for(uint16_t memId = 0, rowIdxLocal = 0 ; memId < PDS_MAX_FILE_IDX; memId++)
    8598:	42be      	cmp	r6, r7
    859a:	d015      	beq.n	85c8 <pdsUpdateRowMap+0x48>
		if(USHRT_MAX != fileMap[memId].maxCounterRowIdx)
    859c:	8833      	ldrh	r3, [r6, #0]
    859e:	42ab      	cmp	r3, r5
    85a0:	d0f9      	beq.n	8596 <pdsUpdateRowMap+0x16>
			rowIdx = rowMap[fileMap[memId].maxCounterRowIdx].previousIdx;
    85a2:	00db      	lsls	r3, r3, #3
    85a4:	4463      	add	r3, ip
    85a6:	001a      	movs	r2, r3
    85a8:	88db      	ldrh	r3, [r3, #6]
			rowMap[fileMap[memId].maxCounterRowIdx].previousIdx = USHRT_MAX;
    85aa:	80d1      	strh	r1, [r2, #6]
			while(rowIdx != USHRT_MAX)
    85ac:	42ab      	cmp	r3, r5
    85ae:	d0f2      	beq.n	8596 <pdsUpdateRowMap+0x16>
				rowIdxLocal = rowMap[rowIdx].previousIdx;
    85b0:	001a      	movs	r2, r3
    85b2:	00db      	lsls	r3, r3, #3
    85b4:	18c3      	adds	r3, r0, r3
    85b6:	88db      	ldrh	r3, [r3, #6]
				rowMap[rowIdx].previousIdx = USHRT_MAX;
    85b8:	00d2      	lsls	r2, r2, #3
    85ba:	1884      	adds	r4, r0, r2
    85bc:	80e1      	strh	r1, [r4, #6]
				rowMap[rowIdx].counter = UINT_MAX;
    85be:	5011      	str	r1, [r2, r0]
				rowMap[rowIdx].memId = USHRT_MAX;
    85c0:	80a1      	strh	r1, [r4, #4]
			while(rowIdx != USHRT_MAX)
    85c2:	42ab      	cmp	r3, r5
    85c4:	d1f4      	bne.n	85b0 <pdsUpdateRowMap+0x30>
    85c6:	e7e6      	b.n	8596 <pdsUpdateRowMap+0x16>
				rowIdx = rowIdxLocal;
			}
		}
    }
}
    85c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    85ca:	46c0      	nop			; (mov r8, r8)
    85cc:	20000e60 	.word	0x20000e60
    85d0:	0000ffff 	.word	0x0000ffff
    85d4:	20000e78 	.word	0x20000e78

000085d8 <pdsUpdateFileMap>:
\brief Updates the file map so that it points to the latest row index for a file id.

\param[out] - returns none
******************************************************************************/
static void pdsUpdateFileMap(UpdateFileMap_t *updateFileMap)
{
    85d8:	b5f0      	push	{r4, r5, r6, r7, lr}
    85da:	46c6      	mov	lr, r8
    85dc:	b500      	push	{lr}
    85de:	b082      	sub	sp, #8
    85e0:	4684      	mov	ip, r0
    uint16_t *presentRowIdx;
    uint16_t *previousRowIdx;
    uint16_t *lastRowIdx;
    uint16_t prevTemp;
    if(USHRT_MAX == fileMap[updateFileMap->memId].maxCounterRowIdx)
    85e2:	8881      	ldrh	r1, [r0, #4]
    85e4:	004a      	lsls	r2, r1, #1
    85e6:	4b2c      	ldr	r3, [pc, #176]	; (8698 <pdsUpdateFileMap+0xc0>)
    85e8:	5ad3      	ldrh	r3, [r2, r3]
    85ea:	4a2c      	ldr	r2, [pc, #176]	; (869c <pdsUpdateFileMap+0xc4>)
    85ec:	4293      	cmp	r3, r2
    85ee:	d02c      	beq.n	864a <pdsUpdateFileMap+0x72>
    {   
		/* If there is no entry in filemap update current rowidx as maxcounteridx*/
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
    else if(rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter < rowMap[updateFileMap->rowIdx].counter)
    85f0:	4a2b      	ldr	r2, [pc, #172]	; (86a0 <pdsUpdateFileMap+0xc8>)
    85f2:	00d8      	lsls	r0, r3, #3
    85f4:	5880      	ldr	r0, [r0, r2]
    85f6:	4664      	mov	r4, ip
    85f8:	88e4      	ldrh	r4, [r4, #6]
    85fa:	46a0      	mov	r8, r4
    85fc:	00e4      	lsls	r4, r4, #3
    85fe:	58a6      	ldr	r6, [r4, r2]
    8600:	42b0      	cmp	r0, r6
    8602:	d327      	bcc.n	8654 <pdsUpdateFileMap+0x7c>
		// update the max counter rowIdx of the memId as previous_idx in the present row
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;

    }
	else if (rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].counter == rowMap[updateFileMap->rowIdx].counter)
    8604:	d02f      	beq.n	8666 <pdsUpdateFileMap+0x8e>

		return;
	}
    else
    {
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    8606:	4a26      	ldr	r2, [pc, #152]	; (86a0 <pdsUpdateFileMap+0xc8>)
    8608:	00dd      	lsls	r5, r3, #3
    860a:	3506      	adds	r5, #6
    860c:	1950      	adds	r0, r2, r5
    860e:	9001      	str	r0, [sp, #4]
    8610:	00db      	lsls	r3, r3, #3
    8612:	18d3      	adds	r3, r2, r3
    8614:	88da      	ldrh	r2, [r3, #6]
        presentRowIdx = &updateFileMap->rowIdx;
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
		do
		{
			if (USHRT_MAX == *previousRowIdx)
    8616:	4b21      	ldr	r3, [pc, #132]	; (869c <pdsUpdateFileMap+0xc4>)
    8618:	429a      	cmp	r2, r3
    861a:	d028      	beq.n	866e <pdsUpdateFileMap+0x96>
			{
				*previousRowIdx = *presentRowIdx;
				break;
			}
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    861c:	0013      	movs	r3, r2
    861e:	00d0      	lsls	r0, r2, #3
    8620:	4c1f      	ldr	r4, [pc, #124]	; (86a0 <pdsUpdateFileMap+0xc8>)
    8622:	5900      	ldr	r0, [r0, r4]
    8624:	4286      	cmp	r6, r0
    8626:	d226      	bcs.n	8676 <pdsUpdateFileMap+0x9e>
			{
				lastRowIdx = previousRowIdx;
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    8628:	4c1d      	ldr	r4, [pc, #116]	; (86a0 <pdsUpdateFileMap+0xc8>)
			if (USHRT_MAX == *previousRowIdx)
    862a:	4f1c      	ldr	r7, [pc, #112]	; (869c <pdsUpdateFileMap+0xc4>)
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    862c:	0020      	movs	r0, r4
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    862e:	00db      	lsls	r3, r3, #3
    8630:	1d99      	adds	r1, r3, #6
    8632:	1861      	adds	r1, r4, r1
    8634:	18e3      	adds	r3, r4, r3
    8636:	88da      	ldrh	r2, [r3, #6]
			if (USHRT_MAX == *previousRowIdx)
    8638:	42ba      	cmp	r2, r7
    863a:	d019      	beq.n	8670 <pdsUpdateFileMap+0x98>
			if (rowMap[*previousRowIdx].counter > rowMap[*presentRowIdx].counter)
    863c:	0013      	movs	r3, r2
    863e:	00d5      	lsls	r5, r2, #3
    8640:	582d      	ldr	r5, [r5, r0]
    8642:	42ae      	cmp	r6, r5
    8644:	d21b      	bcs.n	867e <pdsUpdateFileMap+0xa6>
				previousRowIdx = &rowMap[*previousRowIdx].previousIdx;
    8646:	9101      	str	r1, [sp, #4]
    8648:	e7f1      	b.n	862e <pdsUpdateFileMap+0x56>
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    864a:	88c2      	ldrh	r2, [r0, #6]
    864c:	0049      	lsls	r1, r1, #1
    864e:	4b12      	ldr	r3, [pc, #72]	; (8698 <pdsUpdateFileMap+0xc0>)
    8650:	52ca      	strh	r2, [r1, r3]
    8652:	e008      	b.n	8666 <pdsUpdateFileMap+0x8e>
        rowMap[updateFileMap->rowIdx].previousIdx = fileMap[updateFileMap->memId].maxCounterRowIdx;
    8654:	4a12      	ldr	r2, [pc, #72]	; (86a0 <pdsUpdateFileMap+0xc8>)
    8656:	1912      	adds	r2, r2, r4
    8658:	80d3      	strh	r3, [r2, #6]
        fileMap[updateFileMap->memId].maxCounterRowIdx = updateFileMap->rowIdx;
    865a:	4663      	mov	r3, ip
    865c:	88d9      	ldrh	r1, [r3, #6]
    865e:	889b      	ldrh	r3, [r3, #4]
    8660:	005b      	lsls	r3, r3, #1
    8662:	4a0d      	ldr	r2, [pc, #52]	; (8698 <pdsUpdateFileMap+0xc0>)
    8664:	5299      	strh	r1, [r3, r2]
				break;
			}
		} while(true);

    }
}
    8666:	b002      	add	sp, #8
    8668:	bc04      	pop	{r2}
    866a:	4690      	mov	r8, r2
    866c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        previousRowIdx = &rowMap[fileMap[updateFileMap->memId].maxCounterRowIdx].previousIdx;
    866e:	9901      	ldr	r1, [sp, #4]
				*previousRowIdx = *presentRowIdx;
    8670:	4643      	mov	r3, r8
    8672:	800b      	strh	r3, [r1, #0]
				break;
    8674:	e7f7      	b.n	8666 <pdsUpdateFileMap+0x8e>
        lastRowIdx = &fileMap[updateFileMap->memId].maxCounterRowIdx;
    8676:	0049      	lsls	r1, r1, #1
    8678:	4d07      	ldr	r5, [pc, #28]	; (8698 <pdsUpdateFileMap+0xc0>)
    867a:	186b      	adds	r3, r5, r1
    867c:	9301      	str	r3, [sp, #4]
				rowMap[*lastRowIdx].previousIdx = *presentRowIdx;
    867e:	4908      	ldr	r1, [pc, #32]	; (86a0 <pdsUpdateFileMap+0xc8>)
    8680:	9b01      	ldr	r3, [sp, #4]
    8682:	881b      	ldrh	r3, [r3, #0]
    8684:	00db      	lsls	r3, r3, #3
    8686:	18cb      	adds	r3, r1, r3
    8688:	4640      	mov	r0, r8
    868a:	80d8      	strh	r0, [r3, #6]
				rowMap[*presentRowIdx].previousIdx = prevTemp;
    868c:	4663      	mov	r3, ip
    868e:	88db      	ldrh	r3, [r3, #6]
    8690:	00db      	lsls	r3, r3, #3
    8692:	18c9      	adds	r1, r1, r3
    8694:	80ca      	strh	r2, [r1, #6]
				break;
    8696:	e7e6      	b.n	8666 <pdsUpdateFileMap+0x8e>
    8698:	20000e60 	.word	0x20000e60
    869c:	0000ffff 	.word	0x0000ffff
    86a0:	20000e78 	.word	0x20000e78

000086a4 <pdsWlInit>:
{
    86a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    86a6:	46c6      	mov	lr, r8
    86a8:	b500      	push	{lr}
    86aa:	b0c4      	sub	sp, #272	; 0x110
	PdsStatus_t status = pdsNvmInit();
    86ac:	4b21      	ldr	r3, [pc, #132]	; (8734 <pdsWlInit+0x90>)
    86ae:	4798      	blx	r3
    86b0:	9001      	str	r0, [sp, #4]
	if (PDS_OK != status)
    86b2:	2800      	cmp	r0, #0
    86b4:	d004      	beq.n	86c0 <pdsWlInit+0x1c>
}
    86b6:	9801      	ldr	r0, [sp, #4]
    86b8:	b044      	add	sp, #272	; 0x110
    86ba:	bc04      	pop	{r2}
    86bc:	4690      	mov	r8, r2
    86be:	bdf0      	pop	{r4, r5, r6, r7, pc}
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    86c0:	2680      	movs	r6, #128	; 0x80
    86c2:	0076      	lsls	r6, r6, #1
    86c4:	4d1c      	ldr	r5, [pc, #112]	; (8738 <pdsWlInit+0x94>)
    86c6:	0032      	movs	r2, r6
    86c8:	21ff      	movs	r1, #255	; 0xff
    86ca:	0028      	movs	r0, r5
    86cc:	4c1b      	ldr	r4, [pc, #108]	; (873c <pdsWlInit+0x98>)
    86ce:	47a0      	blx	r4
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    86d0:	2218      	movs	r2, #24
    86d2:	21ff      	movs	r1, #255	; 0xff
    86d4:	481a      	ldr	r0, [pc, #104]	; (8740 <pdsWlInit+0x9c>)
    86d6:	47a0      	blx	r4
	memset(&buffer, 0, sizeof(PdsMem_t));
    86d8:	0032      	movs	r2, r6
    86da:	2100      	movs	r1, #0
    86dc:	a804      	add	r0, sp, #16
    86de:	47a0      	blx	r4
    86e0:	2400      	movs	r4, #0
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    86e2:	4e18      	ldr	r6, [pc, #96]	; (8744 <pdsWlInit+0xa0>)
            pdsUpdateFileMap(&updateFileMap);
    86e4:	4b18      	ldr	r3, [pc, #96]	; (8748 <pdsWlInit+0xa4>)
    86e6:	4698      	mov	r8, r3
    86e8:	e003      	b.n	86f2 <pdsWlInit+0x4e>
    86ea:	3401      	adds	r4, #1
    86ec:	3508      	adds	r5, #8
    for(uint8_t rowIdx = 0; rowIdx< EEPROM_NUM_ROWS; rowIdx++)
    86ee:	2c20      	cmp	r4, #32
    86f0:	d01d      	beq.n	872e <pdsWlInit+0x8a>
		status = pdsNvmRead(rowIdx, &buffer, EEPROM_ROW_SIZE);
    86f2:	b2a7      	uxth	r7, r4
    86f4:	2280      	movs	r2, #128	; 0x80
    86f6:	0052      	lsls	r2, r2, #1
    86f8:	a904      	add	r1, sp, #16
    86fa:	0038      	movs	r0, r7
    86fc:	47b0      	blx	r6
		if (PDS_OK == status)
    86fe:	2800      	cmp	r0, #0
    8700:	d1f3      	bne.n	86ea <pdsWlInit+0x46>
			rowMap[rowIdx].counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    8702:	a904      	add	r1, sp, #16
    8704:	9b06      	ldr	r3, [sp, #24]
    8706:	0a1b      	lsrs	r3, r3, #8
    8708:	7b0a      	ldrb	r2, [r1, #12]
    870a:	0612      	lsls	r2, r2, #24
    870c:	431a      	orrs	r2, r3
    870e:	602a      	str	r2, [r5, #0]
            rowMap[rowIdx].memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    8710:	79c8      	ldrb	r0, [r1, #7]
    8712:	7a0b      	ldrb	r3, [r1, #8]
    8714:	021b      	lsls	r3, r3, #8
    8716:	4303      	orrs	r3, r0
    8718:	80ab      	strh	r3, [r5, #4]
            rowMap[rowIdx].previousIdx = USHRT_MAX;
    871a:	2101      	movs	r1, #1
    871c:	4249      	negs	r1, r1
    871e:	80e9      	strh	r1, [r5, #6]
            updateFileMap.counter = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter;
    8720:	9202      	str	r2, [sp, #8]
            updateFileMap.memId = buffer.NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId;
    8722:	aa02      	add	r2, sp, #8
    8724:	8093      	strh	r3, [r2, #4]
            updateFileMap.rowIdx = rowIdx;
    8726:	80d7      	strh	r7, [r2, #6]
            pdsUpdateFileMap(&updateFileMap);
    8728:	0010      	movs	r0, r2
    872a:	47c0      	blx	r8
    872c:	e7dd      	b.n	86ea <pdsWlInit+0x46>
    pdsUpdateRowMap();
    872e:	4b07      	ldr	r3, [pc, #28]	; (874c <pdsWlInit+0xa8>)
    8730:	4798      	blx	r3
	return PDS_OK;
    8732:	e7c0      	b.n	86b6 <pdsWlInit+0x12>
    8734:	000081d9 	.word	0x000081d9
    8738:	20000e78 	.word	0x20000e78
    873c:	00013e31 	.word	0x00013e31
    8740:	20000e60 	.word	0x20000e60
    8744:	00008219 	.word	0x00008219
    8748:	000085d9 	.word	0x000085d9
    874c:	00008581 	.word	0x00008581

00008750 <pdsWlWrite>:
{
    8750:	b5f0      	push	{r4, r5, r6, r7, lr}
    8752:	46ce      	mov	lr, r9
    8754:	4647      	mov	r7, r8
    8756:	b580      	push	{r7, lr}
    8758:	b083      	sub	sp, #12
    875a:	0005      	movs	r5, r0
    875c:	000f      	movs	r7, r1
    875e:	4690      	mov	r8, r2
    8760:	4e32      	ldr	r6, [pc, #200]	; (882c <pdsWlWrite+0xdc>)
    8762:	0033      	movs	r3, r6
******************************************************************************/
static uint16_t pdsReturnFreeRowIdx(void)
{
    uint8_t rowIdx;
    bool found = 0;
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8764:	2400      	movs	r4, #0
    {
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8766:	4832      	ldr	r0, [pc, #200]	; (8830 <pdsWlWrite+0xe0>)
    8768:	e004      	b.n	8774 <pdsWlWrite+0x24>
    for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    876a:	3401      	adds	r4, #1
    876c:	b2e4      	uxtb	r4, r4
    876e:	3308      	adds	r3, #8
    8770:	2c20      	cmp	r4, #32
    8772:	d055      	beq.n	8820 <pdsWlWrite+0xd0>
        if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8774:	6819      	ldr	r1, [r3, #0]
    8776:	3101      	adds	r1, #1
    8778:	d1f7      	bne.n	876a <pdsWlWrite+0x1a>
    877a:	88d9      	ldrh	r1, [r3, #6]
    877c:	4281      	cmp	r1, r0
    877e:	d1f4      	bne.n	876a <pdsWlWrite+0x1a>
            (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    8780:	889a      	ldrh	r2, [r3, #4]
    8782:	4282      	cmp	r2, r0
    8784:	d1f1      	bne.n	876a <pdsWlWrite+0x1a>
            {
                break;
            }
        }
    }
	return rowIdx;
    8786:	b2a3      	uxth	r3, r4
    8788:	4699      	mov	r9, r3
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.counter++;
    878a:	7a7e      	ldrb	r6, [r7, #9]
    878c:	7abb      	ldrb	r3, [r7, #10]
    878e:	021b      	lsls	r3, r3, #8
    8790:	4333      	orrs	r3, r6
    8792:	7afe      	ldrb	r6, [r7, #11]
    8794:	0436      	lsls	r6, r6, #16
    8796:	4333      	orrs	r3, r6
    8798:	7b3e      	ldrb	r6, [r7, #12]
    879a:	0636      	lsls	r6, r6, #24
    879c:	431e      	orrs	r6, r3
    879e:	3601      	adds	r6, #1
    87a0:	727e      	strb	r6, [r7, #9]
    87a2:	0a32      	lsrs	r2, r6, #8
    87a4:	72ba      	strb	r2, [r7, #10]
    87a6:	0c32      	lsrs	r2, r6, #16
    87a8:	72fa      	strb	r2, [r7, #11]
    87aa:	0e32      	lsrs	r2, r6, #24
    87ac:	733a      	strb	r2, [r7, #12]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.memId = pdsFileItemIdx;
    87ae:	b2ad      	uxth	r5, r5
    87b0:	71fd      	strb	r5, [r7, #7]
    87b2:	2200      	movs	r2, #0
    87b4:	723a      	strb	r2, [r7, #8]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.magicNo = PDS_MAGIC;
    87b6:	23a5      	movs	r3, #165	; 0xa5
    87b8:	713b      	strb	r3, [r7, #4]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.version = PDS_WL_VERSION;
    87ba:	3ba4      	subs	r3, #164	; 0xa4
    87bc:	717b      	strb	r3, [r7, #5]
	buffer->NVM_Struct.pdsNvmData.WL_Struct.pdsWlHeader.size = size;
    87be:	4643      	mov	r3, r8
    87c0:	71bb      	strb	r3, [r7, #6]
	size += sizeof(PdsWlHeader_t);
    87c2:	4642      	mov	r2, r8
    87c4:	3209      	adds	r2, #9
	status = pdsNvmWrite(rowIdx, buffer, size);
    87c6:	b292      	uxth	r2, r2
    87c8:	0039      	movs	r1, r7
    87ca:	4648      	mov	r0, r9
    87cc:	4b19      	ldr	r3, [pc, #100]	; (8834 <pdsWlWrite+0xe4>)
    87ce:	4798      	blx	r3
    87d0:	1e07      	subs	r7, r0, #0
	if (PDS_OK == status)
    87d2:	d014      	beq.n	87fe <pdsWlWrite+0xae>
}
    87d4:	0038      	movs	r0, r7
    87d6:	b003      	add	sp, #12
    87d8:	bc0c      	pop	{r2, r3}
    87da:	4690      	mov	r8, r2
    87dc:	4699      	mov	r9, r3
    87de:	bdf0      	pop	{r4, r5, r6, r7, pc}
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    87e0:	3401      	adds	r4, #1
    87e2:	b2e4      	uxtb	r4, r4
    87e4:	3608      	adds	r6, #8
    87e6:	2c20      	cmp	r4, #32
    87e8:	d0cd      	beq.n	8786 <pdsWlWrite+0x36>
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    87ea:	6832      	ldr	r2, [r6, #0]
    87ec:	3201      	adds	r2, #1
    87ee:	d1f7      	bne.n	87e0 <pdsWlWrite+0x90>
    87f0:	88f2      	ldrh	r2, [r6, #6]
    87f2:	428a      	cmp	r2, r1
    87f4:	d1f4      	bne.n	87e0 <pdsWlWrite+0x90>
                (USHRT_MAX == rowMap[rowIdx].previousIdx) &&
    87f6:	88b3      	ldrh	r3, [r6, #4]
    87f8:	428b      	cmp	r3, r1
    87fa:	d1f1      	bne.n	87e0 <pdsWlWrite+0x90>
    87fc:	e7c3      	b.n	8786 <pdsWlWrite+0x36>
		rowMap[rowIdx].counter = counter;
    87fe:	4b0b      	ldr	r3, [pc, #44]	; (882c <pdsWlWrite+0xdc>)
    8800:	00e4      	lsls	r4, r4, #3
    8802:	50e6      	str	r6, [r4, r3]
		rowMap[rowIdx].memId = pdsFileItemIdx;
    8804:	191c      	adds	r4, r3, r4
    8806:	80a5      	strh	r5, [r4, #4]
		rowMap[rowIdx].previousIdx = USHRT_MAX;
    8808:	2301      	movs	r3, #1
    880a:	425b      	negs	r3, r3
    880c:	80e3      	strh	r3, [r4, #6]
		updateFileMap.counter = rowMap[rowIdx].counter;
    880e:	9600      	str	r6, [sp, #0]
		updateFileMap.memId = rowMap[rowIdx].memId;
    8810:	466b      	mov	r3, sp
    8812:	809d      	strh	r5, [r3, #4]
		updateFileMap.rowIdx = rowIdx;
    8814:	464a      	mov	r2, r9
    8816:	80da      	strh	r2, [r3, #6]
		pdsUpdateFileMap(&updateFileMap);
    8818:	4668      	mov	r0, sp
    881a:	4b07      	ldr	r3, [pc, #28]	; (8838 <pdsWlWrite+0xe8>)
    881c:	4798      	blx	r3
	return status;
    881e:	e7d9      	b.n	87d4 <pdsWlWrite+0x84>
        pdsUpdateRowMap();
    8820:	4b06      	ldr	r3, [pc, #24]	; (883c <pdsWlWrite+0xec>)
    8822:	4798      	blx	r3
        for(rowIdx = 0; rowIdx < EEPROM_NUM_ROWS; rowIdx++)
    8824:	2400      	movs	r4, #0
            if( (UINT_MAX == rowMap[rowIdx].counter) &&
    8826:	4902      	ldr	r1, [pc, #8]	; (8830 <pdsWlWrite+0xe0>)
    8828:	e7df      	b.n	87ea <pdsWlWrite+0x9a>
    882a:	46c0      	nop			; (mov r8, r8)
    882c:	20000e78 	.word	0x20000e78
    8830:	0000ffff 	.word	0x0000ffff
    8834:	000082b1 	.word	0x000082b1
    8838:	000085d9 	.word	0x000085d9
    883c:	00008581 	.word	0x00008581

00008840 <pdsWlRead>:
{
    8840:	b510      	push	{r4, lr}
	uint16_t rowIdx = fileMap[pdsFileItemIdx].maxCounterRowIdx;
    8842:	0040      	lsls	r0, r0, #1
    8844:	4b06      	ldr	r3, [pc, #24]	; (8860 <pdsWlRead+0x20>)
    8846:	5ac3      	ldrh	r3, [r0, r3]
	if (USHRT_MAX == rowIdx)
    8848:	4c06      	ldr	r4, [pc, #24]	; (8864 <pdsWlRead+0x24>)
		return PDS_NOT_FOUND;
    884a:	2003      	movs	r0, #3
	if (USHRT_MAX == rowIdx)
    884c:	42a3      	cmp	r3, r4
    884e:	d100      	bne.n	8852 <pdsWlRead+0x12>
}
    8850:	bd10      	pop	{r4, pc}
	size += sizeof(PdsWlHeader_t);
    8852:	3209      	adds	r2, #9
	status = pdsNvmRead(rowIdx, buffer, size);
    8854:	b292      	uxth	r2, r2
    8856:	0018      	movs	r0, r3
    8858:	4b03      	ldr	r3, [pc, #12]	; (8868 <pdsWlRead+0x28>)
    885a:	4798      	blx	r3
	return status;
    885c:	e7f8      	b.n	8850 <pdsWlRead+0x10>
    885e:	46c0      	nop			; (mov r8, r8)
    8860:	20000e60 	.word	0x20000e60
    8864:	0000ffff 	.word	0x0000ffff
    8868:	00008219 	.word	0x00008219

0000886c <pdsWlDeleteAll>:
		return true;
	}
}

void pdsWlDeleteAll(void)
{
    886c:	b510      	push	{r4, lr}
	/* Clear Filemap array */
	memset(&rowMap, UCHAR_MAX, EEPROM_NUM_ROWS * sizeof(RowMap_t));
    886e:	2280      	movs	r2, #128	; 0x80
    8870:	0052      	lsls	r2, r2, #1
    8872:	21ff      	movs	r1, #255	; 0xff
    8874:	4804      	ldr	r0, [pc, #16]	; (8888 <pdsWlDeleteAll+0x1c>)
    8876:	4c05      	ldr	r4, [pc, #20]	; (888c <pdsWlDeleteAll+0x20>)
    8878:	47a0      	blx	r4
	/* Clear Row Map Array */
    memset(&fileMap, UCHAR_MAX, PDS_MAX_FILE_IDX * sizeof(FileMap_t));
    887a:	2218      	movs	r2, #24
    887c:	21ff      	movs	r1, #255	; 0xff
    887e:	4804      	ldr	r0, [pc, #16]	; (8890 <pdsWlDeleteAll+0x24>)
    8880:	47a0      	blx	r4
	/* Call NVM Erase All */
	pdsNvmEraseAll();
    8882:	4b04      	ldr	r3, [pc, #16]	; (8894 <pdsWlDeleteAll+0x28>)
    8884:	4798      	blx	r3
}
    8886:	bd10      	pop	{r4, pc}
    8888:	20000e78 	.word	0x20000e78
    888c:	00013e31 	.word	0x00013e31
    8890:	20000e60 	.word	0x20000e60
    8894:	00008361 	.word	0x00008361

00008898 <set_LED_data>:

int32_t set_LED_data(const uint8_t resrc,const uint8_t * data)
{
    int8_t status = 0;
    int8_t ledPin = -1;
    uint8_t value = *data;
    8898:	780b      	ldrb	r3, [r1, #0]

#if (AMBER_LED == 1)
    if(resrc == LED_AMBER)
    889a:	2802      	cmp	r0, #2
    889c:	d020      	beq.n	88e0 <set_LED_data+0x48>
        ledPin = LED_0_PIN;
    }
    else
#endif
#if (GREEN_LED == 1)
    if(resrc == LED_GREEN)
    889e:	2803      	cmp	r0, #3
    88a0:	d010      	beq.n	88c4 <set_LED_data+0x2c>
            LED_Toggle(ledPin);
            break;
        }
        default:
        {
            status = UNSUPPORTED_RESOURCE;
    88a2:	2001      	movs	r0, #1
    88a4:	4240      	negs	r0, r0
            break;
        }
    }

    return status;
}
    88a6:	4770      	bx	lr
            LED_Off(ledPin);
    88a8:	2212      	movs	r2, #18
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    88aa:	2301      	movs	r3, #1
    88ac:	4093      	lsls	r3, r2
		port_base->OUTSET.reg = pin_mask;
    88ae:	4a15      	ldr	r2, [pc, #84]	; (8904 <set_LED_data+0x6c>)
    88b0:	6193      	str	r3, [r2, #24]
    int8_t status = 0;
    88b2:	2000      	movs	r0, #0
    88b4:	e7f7      	b.n	88a6 <set_LED_data+0xe>
            LED_Off(ledPin);
    88b6:	2213      	movs	r2, #19
    88b8:	e7f7      	b.n	88aa <set_LED_data+0x12>
            LED_On(ledPin);
    88ba:	2212      	movs	r2, #18
    88bc:	e013      	b.n	88e6 <set_LED_data+0x4e>
            status = UNSUPPORTED_RESOURCE;
    88be:	2001      	movs	r0, #1
    88c0:	4240      	negs	r0, r0
    88c2:	e7f0      	b.n	88a6 <set_LED_data+0xe>
    switch(value)
    88c4:	2b01      	cmp	r3, #1
    88c6:	d0f8      	beq.n	88ba <set_LED_data+0x22>
    88c8:	2b00      	cmp	r3, #0
    88ca:	d0ed      	beq.n	88a8 <set_LED_data+0x10>
        ledPin = LED_1_PIN;
    88cc:	2112      	movs	r1, #18
    switch(value)
    88ce:	2b02      	cmp	r3, #2
    88d0:	d1f5      	bne.n	88be <set_LED_data+0x26>
            LED_Toggle(ledPin);
    88d2:	b2c9      	uxtb	r1, r1
    88d4:	4b0b      	ldr	r3, [pc, #44]	; (8904 <set_LED_data+0x6c>)
 */
static inline void port_pin_toggle_output_level(
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    88d6:	2201      	movs	r2, #1
    88d8:	408a      	lsls	r2, r1

	/* Toggle pin output level */
	port_base->OUTTGL.reg = pin_mask;
    88da:	61da      	str	r2, [r3, #28]
    int8_t status = 0;
    88dc:	2000      	movs	r0, #0
    88de:	e7e2      	b.n	88a6 <set_LED_data+0xe>
            LED_On(ledPin);
    88e0:	2213      	movs	r2, #19
    switch(value)
    88e2:	2b01      	cmp	r3, #1
    88e4:	d105      	bne.n	88f2 <set_LED_data+0x5a>
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    88e6:	2301      	movs	r3, #1
    88e8:	4093      	lsls	r3, r2
		port_base->OUTCLR.reg = pin_mask;
    88ea:	4a06      	ldr	r2, [pc, #24]	; (8904 <set_LED_data+0x6c>)
    88ec:	6153      	str	r3, [r2, #20]
    int8_t status = 0;
    88ee:	2000      	movs	r0, #0
    88f0:	e7d9      	b.n	88a6 <set_LED_data+0xe>
    switch(value)
    88f2:	2b00      	cmp	r3, #0
    88f4:	d0df      	beq.n	88b6 <set_LED_data+0x1e>
        ledPin = LED_0_PIN;
    88f6:	2113      	movs	r1, #19
    switch(value)
    88f8:	2b02      	cmp	r3, #2
    88fa:	d0ea      	beq.n	88d2 <set_LED_data+0x3a>
            status = UNSUPPORTED_RESOURCE;
    88fc:	2001      	movs	r0, #1
    88fe:	4240      	negs	r0, r0
    return status;
    8900:	e7d1      	b.n	88a6 <set_LED_data+0xe>
    8902:	46c0      	nop			; (mov r8, r8)
    8904:	40002800 	.word	0x40002800

00008908 <get_resource_data>:
 \brief      Function to get different resource data
 \param[in]  resource - Type of resource (Motor, Light, Temperature)
 \param[out] *data    - Pointer to the data from different resource
*************************************************************************/
void get_resource_data(const resourceType_t resource,uint8_t * data)
{
    8908:	b510      	push	{r4, lr}

    switch(resource)
    890a:	2801      	cmp	r0, #1
    890c:	d002      	beq.n	8914 <get_resource_data+0xc>
            get_temp_sensor_data(data);
            break;
        }
        default:
        {
            *data = UNSUPPORTED_RESOURCE;
    890e:	23ff      	movs	r3, #255	; 0xff
    8910:	700b      	strb	r3, [r1, #0]
            break;
        }
    }
}
    8912:	bd10      	pop	{r4, pc}
            get_temp_sensor_data(data);
    8914:	0008      	movs	r0, r1
    8916:	4b01      	ldr	r3, [pc, #4]	; (891c <get_resource_data+0x14>)
    8918:	4798      	blx	r3
            break;
    891a:	e7fa      	b.n	8912 <get_resource_data+0xa>
    891c:	00008965 	.word	0x00008965

00008920 <convert_dec_to_frac>:
*               This function converts the decimal value into fractional
*               and return the fractional value for temperature calculation
* \param[out]   Fraction value of Decimal
*/
static float convert_dec_to_frac(uint8_t val)
{
    8920:	b510      	push	{r4, lr}
	if (val < 10)
    8922:	2809      	cmp	r0, #9
    8924:	d907      	bls.n	8936 <convert_dec_to_frac+0x16>
	{
		return ((float)val/10.0);
	}
	
	else if (val <100)
    8926:	2863      	cmp	r0, #99	; 0x63
    8928:	d90b      	bls.n	8942 <convert_dec_to_frac+0x22>
		return ((float)val/100.0);
	}
	
	else
	{
		return ((float)val/1000.0);
    892a:	4b09      	ldr	r3, [pc, #36]	; (8950 <convert_dec_to_frac+0x30>)
    892c:	4798      	blx	r3
    892e:	4909      	ldr	r1, [pc, #36]	; (8954 <convert_dec_to_frac+0x34>)
    8930:	4b09      	ldr	r3, [pc, #36]	; (8958 <convert_dec_to_frac+0x38>)
    8932:	4798      	blx	r3
    8934:	e004      	b.n	8940 <convert_dec_to_frac+0x20>
		return ((float)val/10.0);
    8936:	4b06      	ldr	r3, [pc, #24]	; (8950 <convert_dec_to_frac+0x30>)
    8938:	4798      	blx	r3
    893a:	4908      	ldr	r1, [pc, #32]	; (895c <convert_dec_to_frac+0x3c>)
    893c:	4b06      	ldr	r3, [pc, #24]	; (8958 <convert_dec_to_frac+0x38>)
    893e:	4798      	blx	r3
	}
}
    8940:	bd10      	pop	{r4, pc}
		return ((float)val/100.0);
    8942:	4b03      	ldr	r3, [pc, #12]	; (8950 <convert_dec_to_frac+0x30>)
    8944:	4798      	blx	r3
    8946:	4906      	ldr	r1, [pc, #24]	; (8960 <convert_dec_to_frac+0x40>)
    8948:	4b03      	ldr	r3, [pc, #12]	; (8958 <convert_dec_to_frac+0x38>)
    894a:	4798      	blx	r3
    894c:	e7f8      	b.n	8940 <convert_dec_to_frac+0x20>
    894e:	46c0      	nop			; (mov r8, r8)
    8950:	00011f45 	.word	0x00011f45
    8954:	447a0000 	.word	0x447a0000
    8958:	0001150d 	.word	0x0001150d
    895c:	41200000 	.word	0x41200000
    8960:	42c80000 	.word	0x42c80000

00008964 <get_temp_sensor_data>:
	
	return fine_temp;
}

void get_temp_sensor_data(uint8_t *data)
{
    8964:	b5f0      	push	{r4, r5, r6, r7, lr}
    8966:	46de      	mov	lr, fp
    8968:	4657      	mov	r7, sl
    896a:	464e      	mov	r6, r9
    896c:	4645      	mov	r5, r8
    896e:	b5e0      	push	{r5, r6, r7, lr}
    8970:	b08f      	sub	sp, #60	; 0x3c
    8972:	9008      	str	r0, [sp, #32]
	val1 = *temp_log_row_ptr;
    8974:	4b7a      	ldr	r3, [pc, #488]	; (8b60 <get_temp_sensor_data+0x1fc>)
    8976:	681b      	ldr	r3, [r3, #0]
    8978:	930b      	str	r3, [sp, #44]	; 0x2c
	val2 = *temp_log_row_ptr;
    897a:	4b7a      	ldr	r3, [pc, #488]	; (8b64 <get_temp_sensor_data+0x200>)
    897c:	681b      	ldr	r3, [r3, #0]
    897e:	930c      	str	r3, [sp, #48]	; 0x30
	room_temp_val_int = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_INT_Msk) >> FUSES_ROOM_TEMP_VAL_INT_Pos);
    8980:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    8982:	980b      	ldr	r0, [sp, #44]	; 0x2c
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    8984:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    8986:	4698      	mov	r8, r3
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    8988:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    898a:	4699      	mov	r9, r3
	room_int1v_val = (int8_t)((val1 & FUSES_ROOM_INT1V_VAL_Msk) >> FUSES_ROOM_INT1V_VAL_Pos);
    898c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
	hot_int1v_val = (int8_t)((val2 & FUSES_HOT_INT1V_VAL_Msk) >> FUSES_HOT_INT1V_VAL_Pos);
    898e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    8990:	9303      	str	r3, [sp, #12]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    8992:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8994:	9204      	str	r2, [sp, #16]
	ADCH = (uint16_t)((val2 & FUSES_HOT_ADC_VAL_Msk) >> FUSES_HOT_ADC_VAL_Pos);
    8996:	990c      	ldr	r1, [sp, #48]	; 0x30
    8998:	9105      	str	r1, [sp, #20]
	room_temp_val_dec = (uint8_t)((val1 & FUSES_ROOM_TEMP_VAL_DEC_Msk) >> FUSES_ROOM_TEMP_VAL_DEC_Pos);
    899a:	0a00      	lsrs	r0, r0, #8
    899c:	260f      	movs	r6, #15
	tempR = room_temp_val_int + convert_dec_to_frac(room_temp_val_dec);
    899e:	4030      	ands	r0, r6
    89a0:	4d71      	ldr	r5, [pc, #452]	; (8b68 <get_temp_sensor_data+0x204>)
    89a2:	46ab      	mov	fp, r5
    89a4:	47a8      	blx	r5
    89a6:	9001      	str	r0, [sp, #4]
    89a8:	25ff      	movs	r5, #255	; 0xff
    89aa:	402c      	ands	r4, r5
    89ac:	0020      	movs	r0, r4
    89ae:	4c6f      	ldr	r4, [pc, #444]	; (8b6c <get_temp_sensor_data+0x208>)
    89b0:	47a0      	blx	r4
    89b2:	4a6f      	ldr	r2, [pc, #444]	; (8b70 <get_temp_sensor_data+0x20c>)
    89b4:	4692      	mov	sl, r2
    89b6:	9901      	ldr	r1, [sp, #4]
    89b8:	4790      	blx	r2
    89ba:	9001      	str	r0, [sp, #4]
    89bc:	4b6d      	ldr	r3, [pc, #436]	; (8b74 <get_temp_sensor_data+0x210>)
    89be:	6018      	str	r0, [r3, #0]
	hot_temp_val_dec = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_DEC_Msk) >> FUSES_HOT_TEMP_VAL_DEC_Pos);
    89c0:	4648      	mov	r0, r9
    89c2:	0d00      	lsrs	r0, r0, #20
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    89c4:	4030      	ands	r0, r6
    89c6:	47d8      	blx	fp
    89c8:	1c06      	adds	r6, r0, #0
	hot_temp_val_int = (uint8_t)((val1 & FUSES_HOT_TEMP_VAL_INT_Msk) >> FUSES_HOT_TEMP_VAL_INT_Pos);
    89ca:	4640      	mov	r0, r8
    89cc:	0b00      	lsrs	r0, r0, #12
	tempH = hot_temp_val_int + convert_dec_to_frac(hot_temp_val_dec);
    89ce:	4028      	ands	r0, r5
    89d0:	47a0      	blx	r4
    89d2:	1c31      	adds	r1, r6, #0
    89d4:	47d0      	blx	sl
    89d6:	9006      	str	r0, [sp, #24]
    89d8:	4b67      	ldr	r3, [pc, #412]	; (8b78 <get_temp_sensor_data+0x214>)
    89da:	6018      	str	r0, [r3, #0]
	INT1VR = 1 - ((float)room_int1v_val/INT1V_DIVIDER_1000);
    89dc:	1638      	asrs	r0, r7, #24
    89de:	47a0      	blx	r4
    89e0:	4d66      	ldr	r5, [pc, #408]	; (8b7c <get_temp_sensor_data+0x218>)
    89e2:	46a9      	mov	r9, r5
    89e4:	47a8      	blx	r5
    89e6:	4d66      	ldr	r5, [pc, #408]	; (8b80 <get_temp_sensor_data+0x21c>)
    89e8:	2200      	movs	r2, #0
    89ea:	4b66      	ldr	r3, [pc, #408]	; (8b84 <get_temp_sensor_data+0x220>)
    89ec:	47a8      	blx	r5
    89ee:	0002      	movs	r2, r0
    89f0:	000b      	movs	r3, r1
    89f2:	4f65      	ldr	r7, [pc, #404]	; (8b88 <get_temp_sensor_data+0x224>)
    89f4:	2000      	movs	r0, #0
    89f6:	4965      	ldr	r1, [pc, #404]	; (8b8c <get_temp_sensor_data+0x228>)
    89f8:	47b8      	blx	r7
    89fa:	4e65      	ldr	r6, [pc, #404]	; (8b90 <get_temp_sensor_data+0x22c>)
    89fc:	47b0      	blx	r6
    89fe:	4b65      	ldr	r3, [pc, #404]	; (8b94 <get_temp_sensor_data+0x230>)
    8a00:	9002      	str	r0, [sp, #8]
    8a02:	6018      	str	r0, [r3, #0]
	INT1VH = 1 - ((float)hot_int1v_val/INT1V_DIVIDER_1000);
    8a04:	466b      	mov	r3, sp
    8a06:	200c      	movs	r0, #12
    8a08:	5618      	ldrsb	r0, [r3, r0]
    8a0a:	47a0      	blx	r4
    8a0c:	47c8      	blx	r9
    8a0e:	2200      	movs	r2, #0
    8a10:	4b5c      	ldr	r3, [pc, #368]	; (8b84 <get_temp_sensor_data+0x220>)
    8a12:	47a8      	blx	r5
    8a14:	0002      	movs	r2, r0
    8a16:	000b      	movs	r3, r1
    8a18:	2000      	movs	r0, #0
    8a1a:	495c      	ldr	r1, [pc, #368]	; (8b8c <get_temp_sensor_data+0x228>)
    8a1c:	47b8      	blx	r7
    8a1e:	47b0      	blx	r6
    8a20:	1c05      	adds	r5, r0, #0
    8a22:	9007      	str	r0, [sp, #28]
    8a24:	4b5c      	ldr	r3, [pc, #368]	; (8b98 <get_temp_sensor_data+0x234>)
    8a26:	6018      	str	r0, [r3, #0]
	ADCR = (uint16_t)((val2 & FUSES_ROOM_ADC_VAL_Msk) >> FUSES_ROOM_ADC_VAL_Pos);
    8a28:	9b04      	ldr	r3, [sp, #16]
    8a2a:	0318      	lsls	r0, r3, #12
	VADCR = ((float)ADCR * INT1VR)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8a2c:	0d00      	lsrs	r0, r0, #20
    8a2e:	4e5b      	ldr	r6, [pc, #364]	; (8b9c <get_temp_sensor_data+0x238>)
    8a30:	47b0      	blx	r6
    8a32:	4c5b      	ldr	r4, [pc, #364]	; (8ba0 <get_temp_sensor_data+0x23c>)
    8a34:	9902      	ldr	r1, [sp, #8]
    8a36:	47a0      	blx	r4
    8a38:	4f5a      	ldr	r7, [pc, #360]	; (8ba4 <get_temp_sensor_data+0x240>)
    8a3a:	495b      	ldr	r1, [pc, #364]	; (8ba8 <get_temp_sensor_data+0x244>)
    8a3c:	47b8      	blx	r7
    8a3e:	9003      	str	r0, [sp, #12]
    8a40:	4b5a      	ldr	r3, [pc, #360]	; (8bac <get_temp_sensor_data+0x248>)
    8a42:	6018      	str	r0, [r3, #0]
	VADCH = ((float)ADCH * INT1VH)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8a44:	9905      	ldr	r1, [sp, #20]
    8a46:	0d08      	lsrs	r0, r1, #20
    8a48:	47b0      	blx	r6
    8a4a:	1c29      	adds	r1, r5, #0
    8a4c:	47a0      	blx	r4
    8a4e:	4956      	ldr	r1, [pc, #344]	; (8ba8 <get_temp_sensor_data+0x244>)
    8a50:	47b8      	blx	r7
    8a52:	1c07      	adds	r7, r0, #0
    8a54:	4b56      	ldr	r3, [pc, #344]	; (8bb0 <get_temp_sensor_data+0x24c>)
    8a56:	6018      	str	r0, [r3, #0]
	Adc *const adc_module = module_inst->hw;
    8a58:	4b56      	ldr	r3, [pc, #344]	; (8bb4 <get_temp_sensor_data+0x250>)
    8a5a:	6818      	ldr	r0, [r3, #0]
    8a5c:	8c03      	ldrh	r3, [r0, #32]
    8a5e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    8a60:	2b00      	cmp	r3, #0
    8a62:	d1fb      	bne.n	8a5c <get_temp_sensor_data+0xf8>
	adc_module->SWTRIG.reg |= ADC_SWTRIG_START;
    8a64:	7e03      	ldrb	r3, [r0, #24]
    8a66:	2202      	movs	r2, #2
    8a68:	4313      	orrs	r3, r2
    8a6a:	7603      	strb	r3, [r0, #24]
    8a6c:	8c03      	ldrh	r3, [r0, #32]
    8a6e:	b29b      	uxth	r3, r3
	while (adc_is_syncing(module_inst)) {
    8a70:	2b00      	cmp	r3, #0
    8a72:	d1fb      	bne.n	8a6c <get_temp_sensor_data+0x108>
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8a74:	2101      	movs	r1, #1
	if (int_flags & ADC_INTFLAG_WINMON) {
    8a76:	2604      	movs	r6, #4
		status_flags |= ADC_STATUS_WINDOW;
    8a78:	2402      	movs	r4, #2
    8a7a:	e001      	b.n	8a80 <get_temp_sensor_data+0x11c>
	while((adc_get_status(&adc_instance) & ADC_STATUS_RESULT_READY) != 1);
    8a7c:	4211      	tst	r1, r2
    8a7e:	d10a      	bne.n	8a96 <get_temp_sensor_data+0x132>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    8a80:	7983      	ldrb	r3, [r0, #6]
    8a82:	b2db      	uxtb	r3, r3
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8a84:	000a      	movs	r2, r1
    8a86:	401a      	ands	r2, r3
	if (int_flags & ADC_INTFLAG_WINMON) {
    8a88:	421e      	tst	r6, r3
    8a8a:	d000      	beq.n	8a8e <get_temp_sensor_data+0x12a>
		status_flags |= ADC_STATUS_WINDOW;
    8a8c:	4322      	orrs	r2, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    8a8e:	421c      	tst	r4, r3
    8a90:	d0f4      	beq.n	8a7c <get_temp_sensor_data+0x118>
		status_flags |= ADC_STATUS_OVERRUN;
    8a92:	4332      	orrs	r2, r6
    8a94:	e7f2      	b.n	8a7c <get_temp_sensor_data+0x118>
	uint32_t int_flags = adc_module->INTFLAG.reg;
    8a96:	7982      	ldrb	r2, [r0, #6]
    8a98:	b2d2      	uxtb	r2, r2
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8a9a:	2301      	movs	r3, #1
    8a9c:	4013      	ands	r3, r2
	if (int_flags & ADC_INTFLAG_WINMON) {
    8a9e:	0751      	lsls	r1, r2, #29
    8aa0:	d501      	bpl.n	8aa6 <get_temp_sensor_data+0x142>
		status_flags |= ADC_STATUS_WINDOW;
    8aa2:	2102      	movs	r1, #2
    8aa4:	430b      	orrs	r3, r1
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    8aa6:	0792      	lsls	r2, r2, #30
    8aa8:	d501      	bpl.n	8aae <get_temp_sensor_data+0x14a>
		status_flags |= ADC_STATUS_OVERRUN;
    8aaa:	2204      	movs	r2, #4
    8aac:	4313      	orrs	r3, r2
	uint16_t adc_result = 0;
    8aae:	2200      	movs	r2, #0
	if (!(adc_get_status(module_inst) & ADC_STATUS_RESULT_READY)) {
    8ab0:	07db      	lsls	r3, r3, #31
    8ab2:	d441      	bmi.n	8b38 <get_temp_sensor_data+0x1d4>
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8ab4:	0010      	movs	r0, r2
    8ab6:	4b39      	ldr	r3, [pc, #228]	; (8b9c <get_temp_sensor_data+0x238>)
    8ab8:	4798      	blx	r3
    8aba:	9004      	str	r0, [sp, #16]
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    8abc:	4e3e      	ldr	r6, [pc, #248]	; (8bb8 <get_temp_sensor_data+0x254>)
    8abe:	9901      	ldr	r1, [sp, #4]
    8ac0:	9806      	ldr	r0, [sp, #24]
    8ac2:	47b0      	blx	r6
    8ac4:	9005      	str	r0, [sp, #20]
    8ac6:	9d03      	ldr	r5, [sp, #12]
    8ac8:	1c29      	adds	r1, r5, #0
    8aca:	1c38      	adds	r0, r7, #0
    8acc:	47b0      	blx	r6
    8ace:	1c01      	adds	r1, r0, #0
    8ad0:	4c34      	ldr	r4, [pc, #208]	; (8ba4 <get_temp_sensor_data+0x240>)
    8ad2:	9805      	ldr	r0, [sp, #20]
    8ad4:	47a0      	blx	r4
    8ad6:	9006      	str	r0, [sp, #24]
	VADC = ((float)raw_code * INT1V_VALUE_FLOAT)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8ad8:	4933      	ldr	r1, [pc, #204]	; (8ba8 <get_temp_sensor_data+0x244>)
    8ada:	9804      	ldr	r0, [sp, #16]
    8adc:	47a0      	blx	r4
	coarse_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADC - VADCR));
    8ade:	9503      	str	r5, [sp, #12]
    8ae0:	1c29      	adds	r1, r5, #0
    8ae2:	47b0      	blx	r6
    8ae4:	4f2e      	ldr	r7, [pc, #184]	; (8ba0 <get_temp_sensor_data+0x23c>)
    8ae6:	9906      	ldr	r1, [sp, #24]
    8ae8:	47b8      	blx	r7
    8aea:	4d21      	ldr	r5, [pc, #132]	; (8b70 <get_temp_sensor_data+0x20c>)
    8aec:	9901      	ldr	r1, [sp, #4]
    8aee:	47a8      	blx	r5
	INT1VM = INT1VR + (((INT1VH - INT1VR) * (coarse_temp - tempR))/(tempH - tempR));
    8af0:	9901      	ldr	r1, [sp, #4]
    8af2:	47b0      	blx	r6
    8af4:	9009      	str	r0, [sp, #36]	; 0x24
    8af6:	9902      	ldr	r1, [sp, #8]
    8af8:	9807      	ldr	r0, [sp, #28]
    8afa:	47b0      	blx	r6
    8afc:	1c01      	adds	r1, r0, #0
    8afe:	9809      	ldr	r0, [sp, #36]	; 0x24
    8b00:	47b8      	blx	r7
    8b02:	9905      	ldr	r1, [sp, #20]
    8b04:	47a0      	blx	r4
    8b06:	9902      	ldr	r1, [sp, #8]
    8b08:	47a8      	blx	r5
	VADCM = ((float)raw_code * INT1VM)/ADC_12BIT_FULL_SCALE_VALUE_FLOAT;
    8b0a:	9904      	ldr	r1, [sp, #16]
    8b0c:	47b8      	blx	r7
    8b0e:	4926      	ldr	r1, [pc, #152]	; (8ba8 <get_temp_sensor_data+0x244>)
    8b10:	47a0      	blx	r4
	fine_temp = tempR + (((tempH - tempR)/(VADCH - VADCR)) * (VADCM - VADCR));
    8b12:	9903      	ldr	r1, [sp, #12]
    8b14:	47b0      	blx	r6
    8b16:	9906      	ldr	r1, [sp, #24]
    8b18:	47b8      	blx	r7
    8b1a:	9901      	ldr	r1, [sp, #4]
    8b1c:	47a8      	blx	r5
	float local_temp = 0;
	local_temp = temp_sensor_value(0);
    8b1e:	900d      	str	r0, [sp, #52]	; 0x34
	memcpy(data,(uint8_t *)&local_temp,sizeof(local_temp));	
    8b20:	2204      	movs	r2, #4
    8b22:	a90d      	add	r1, sp, #52	; 0x34
    8b24:	9808      	ldr	r0, [sp, #32]
    8b26:	4b25      	ldr	r3, [pc, #148]	; (8bbc <get_temp_sensor_data+0x258>)
    8b28:	4798      	blx	r3
}
    8b2a:	b00f      	add	sp, #60	; 0x3c
    8b2c:	bc3c      	pop	{r2, r3, r4, r5}
    8b2e:	4690      	mov	r8, r2
    8b30:	4699      	mov	r9, r3
    8b32:	46a2      	mov	sl, r4
    8b34:	46ab      	mov	fp, r5
    8b36:	bdf0      	pop	{r4, r5, r6, r7, pc}
	*result = adc_module->RESULT.reg;
    8b38:	8c82      	ldrh	r2, [r0, #36]	; 0x24
    8b3a:	b292      	uxth	r2, r2
	adc_module->INTFLAG.reg = int_flags;
    8b3c:	2301      	movs	r3, #1
    8b3e:	7183      	strb	r3, [r0, #6]
	uint32_t int_flags = adc_module->INTFLAG.reg;
    8b40:	7981      	ldrb	r1, [r0, #6]
    8b42:	b2c9      	uxtb	r1, r1
	if (int_flags & ADC_INTFLAG_RESRDY) {
    8b44:	400b      	ands	r3, r1
	if (int_flags & ADC_INTFLAG_WINMON) {
    8b46:	074c      	lsls	r4, r1, #29
    8b48:	d501      	bpl.n	8b4e <get_temp_sensor_data+0x1ea>
		status_flags |= ADC_STATUS_WINDOW;
    8b4a:	2402      	movs	r4, #2
    8b4c:	4323      	orrs	r3, r4
	if (int_flags & ADC_INTFLAG_OVERRUN) {
    8b4e:	0789      	lsls	r1, r1, #30
    8b50:	d501      	bpl.n	8b56 <get_temp_sensor_data+0x1f2>
		status_flags |= ADC_STATUS_OVERRUN;
    8b52:	2104      	movs	r1, #4
    8b54:	430b      	orrs	r3, r1
	if (adc_get_status(module_inst) & ADC_STATUS_OVERRUN) {
    8b56:	075b      	lsls	r3, r3, #29
    8b58:	d5ac      	bpl.n	8ab4 <get_temp_sensor_data+0x150>
	adc_module->INTFLAG.reg = int_flags;
    8b5a:	2302      	movs	r3, #2
    8b5c:	7183      	strb	r3, [r0, #6]
    8b5e:	e7a9      	b.n	8ab4 <get_temp_sensor_data+0x150>
    8b60:	00806030 	.word	0x00806030
    8b64:	00806034 	.word	0x00806034
    8b68:	00008921 	.word	0x00008921
    8b6c:	00011ea5 	.word	0x00011ea5
    8b70:	000111e9 	.word	0x000111e9
    8b74:	20000f8c 	.word	0x20000f8c
    8b78:	20000f88 	.word	0x20000f88
    8b7c:	0001385d 	.word	0x0001385d
    8b80:	000125f1 	.word	0x000125f1
    8b84:	408f4000 	.word	0x408f4000
    8b88:	00013159 	.word	0x00013159
    8b8c:	3ff00000 	.word	0x3ff00000
    8b90:	00013901 	.word	0x00013901
    8b94:	20000f7c 	.word	0x20000f7c
    8b98:	20000f78 	.word	0x20000f78
    8b9c:	00011f45 	.word	0x00011f45
    8ba0:	000118ed 	.word	0x000118ed
    8ba4:	0001150d 	.word	0x0001150d
    8ba8:	457ff000 	.word	0x457ff000
    8bac:	20000f84 	.word	0x20000f84
    8bb0:	20000f80 	.word	0x20000f80
    8bb4:	200016a8 	.word	0x200016a8
    8bb8:	00011b2d 	.word	0x00011b2d
    8bbc:	00013dad 	.word	0x00013dad

00008bc0 <hwTimerExpiryCallback>:
    swtimerProcessOverflow();
}

/* ISR to handle CC0 interrupt from TC0 */
static void hwTimerExpiryCallback(void)
{
    8bc0:	b510      	push	{r4, lr}
    if (0 < runningTimers)
    8bc2:	4b06      	ldr	r3, [pc, #24]	; (8bdc <hwTimerExpiryCallback+0x1c>)
    8bc4:	781b      	ldrb	r3, [r3, #0]
    8bc6:	2b00      	cmp	r3, #0
    8bc8:	d100      	bne.n	8bcc <hwTimerExpiryCallback+0xc>
    {
        isTimerTriggered = true;
        SYSTEM_PostTask(TIMER_TASK_ID);
    }
}
    8bca:	bd10      	pop	{r4, pc}
        isTimerTriggered = true;
    8bcc:	2201      	movs	r2, #1
    8bce:	4b04      	ldr	r3, [pc, #16]	; (8be0 <hwTimerExpiryCallback+0x20>)
    8bd0:	701a      	strb	r2, [r3, #0]
        SYSTEM_PostTask(TIMER_TASK_ID);
    8bd2:	2001      	movs	r0, #1
    8bd4:	4b03      	ldr	r3, [pc, #12]	; (8be4 <hwTimerExpiryCallback+0x24>)
    8bd6:	4798      	blx	r3
}
    8bd8:	e7f7      	b.n	8bca <hwTimerExpiryCallback+0xa>
    8bda:	46c0      	nop			; (mov r8, r8)
    8bdc:	20000fa0 	.word	0x20000fa0
    8be0:	2000185a 	.word	0x2000185a
    8be4:	000094e1 	.word	0x000094e1

00008be8 <hwTimerOverflowCallback>:
{
    8be8:	b510      	push	{r4, lr}
    8bea:	b082      	sub	sp, #8
    uint16_t temp = sysTime;
    8bec:	4924      	ldr	r1, [pc, #144]	; (8c80 <hwTimerOverflowCallback+0x98>)
    8bee:	880a      	ldrh	r2, [r1, #0]
    8bf0:	b292      	uxth	r2, r2
    if (++sysTime < temp)
    8bf2:	880b      	ldrh	r3, [r1, #0]
    8bf4:	3301      	adds	r3, #1
    8bf6:	b29b      	uxth	r3, r3
    8bf8:	800b      	strh	r3, [r1, #0]
    8bfa:	429a      	cmp	r2, r3
    8bfc:	d903      	bls.n	8c06 <hwTimerOverflowCallback+0x1e>
        sysTimeOvf++;
    8bfe:	4a21      	ldr	r2, [pc, #132]	; (8c84 <hwTimerOverflowCallback+0x9c>)
    8c00:	6813      	ldr	r3, [r2, #0]
    8c02:	3301      	adds	r3, #1
    8c04:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8c06:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8c0a:	425a      	negs	r2, r3
    8c0c:	4153      	adcs	r3, r2
    8c0e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    8c10:	b672      	cpsid	i
  __ASM volatile ("dmb");
    8c12:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8c16:	2200      	movs	r2, #0
    8c18:	4b1b      	ldr	r3, [pc, #108]	; (8c88 <hwTimerOverflowCallback+0xa0>)
    8c1a:	701a      	strb	r2, [r3, #0]
	return flags;
    8c1c:	9c01      	ldr	r4, [sp, #4]
{
    uint32_t tmo32;
    uint16_t tmoHigh16, tmoLow16;
    uint8_t flags = cpu_irq_save();

    if (SWTIMER_INVALID != runningTimerQueueHead && !swTimers[runningTimerQueueHead].loaded)
    8c1e:	4b1b      	ldr	r3, [pc, #108]	; (8c8c <hwTimerOverflowCallback+0xa4>)
    8c20:	681b      	ldr	r3, [r3, #0]
    8c22:	2bff      	cmp	r3, #255	; 0xff
    8c24:	d00d      	beq.n	8c42 <hwTimerOverflowCallback+0x5a>
    8c26:	0119      	lsls	r1, r3, #4
    8c28:	4a19      	ldr	r2, [pc, #100]	; (8c90 <hwTimerOverflowCallback+0xa8>)
    8c2a:	1852      	adds	r2, r2, r1
    8c2c:	7b52      	ldrb	r2, [r2, #13]
    8c2e:	2a00      	cmp	r2, #0
    8c30:	d107      	bne.n	8c42 <hwTimerOverflowCallback+0x5a>
    {
        tmo32 = swTimers[runningTimerQueueHead].absoluteExpiryTime;
    8c32:	4a17      	ldr	r2, [pc, #92]	; (8c90 <hwTimerOverflowCallback+0xa8>)
    8c34:	5888      	ldr	r0, [r1, r2]
        tmoHigh16 = (uint16_t)(tmo32 >> SWTIMER_SYSTIME_SHIFTMASK);

        if (tmoHigh16 == sysTime)
    8c36:	4b12      	ldr	r3, [pc, #72]	; (8c80 <hwTimerOverflowCallback+0x98>)
    8c38:	881b      	ldrh	r3, [r3, #0]
    8c3a:	b29b      	uxth	r3, r3
    8c3c:	0c02      	lsrs	r2, r0, #16
    8c3e:	429a      	cmp	r2, r3
    8c40:	d00a      	beq.n	8c58 <hwTimerOverflowCallback+0x70>
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
    8c42:	23ff      	movs	r3, #255	; 0xff
    8c44:	4223      	tst	r3, r4
    8c46:	d005      	beq.n	8c54 <hwTimerOverflowCallback+0x6c>
		cpu_irq_enable();
    8c48:	2201      	movs	r2, #1
    8c4a:	4b0f      	ldr	r3, [pc, #60]	; (8c88 <hwTimerOverflowCallback+0xa0>)
    8c4c:	701a      	strb	r2, [r3, #0]
    8c4e:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    8c52:	b662      	cpsie	i
}
    8c54:	b002      	add	sp, #8
    8c56:	bd10      	pop	{r4, pc}
        {
            tmoLow16 = (uint16_t)(tmo32 & SWTIMER_HWTIME_MASK);
    8c58:	b280      	uxth	r0, r0
            if (SWTIMER_MIN_TIMEOUT < tmoLow16)
    8c5a:	28ff      	cmp	r0, #255	; 0xff
    8c5c:	d909      	bls.n	8c72 <hwTimerOverflowCallback+0x8a>
            {
                common_tc_delay(tmoLow16);
    8c5e:	4b0d      	ldr	r3, [pc, #52]	; (8c94 <hwTimerOverflowCallback+0xac>)
    8c60:	4798      	blx	r3
                swTimers[runningTimerQueueHead].loaded = true;
    8c62:	4b0a      	ldr	r3, [pc, #40]	; (8c8c <hwTimerOverflowCallback+0xa4>)
    8c64:	681a      	ldr	r2, [r3, #0]
    8c66:	0112      	lsls	r2, r2, #4
    8c68:	4b09      	ldr	r3, [pc, #36]	; (8c90 <hwTimerOverflowCallback+0xa8>)
    8c6a:	189b      	adds	r3, r3, r2
    8c6c:	2201      	movs	r2, #1
    8c6e:	735a      	strb	r2, [r3, #13]
    8c70:	e7e7      	b.n	8c42 <hwTimerOverflowCallback+0x5a>
            }
            else
            {
                isTimerTriggered = true;
    8c72:	2201      	movs	r2, #1
    8c74:	4b08      	ldr	r3, [pc, #32]	; (8c98 <hwTimerOverflowCallback+0xb0>)
    8c76:	701a      	strb	r2, [r3, #0]
                SYSTEM_PostTask(TIMER_TASK_ID);
    8c78:	2001      	movs	r0, #1
    8c7a:	4b08      	ldr	r3, [pc, #32]	; (8c9c <hwTimerOverflowCallback+0xb4>)
    8c7c:	4798      	blx	r3
    8c7e:	e7e0      	b.n	8c42 <hwTimerOverflowCallback+0x5a>
    8c80:	20001858 	.word	0x20001858
    8c84:	2000185c 	.word	0x2000185c
    8c88:	20000008 	.word	0x20000008
    8c8c:	20000f9c 	.word	0x20000f9c
    8c90:	200016c8 	.word	0x200016c8
    8c94:	0000aeb1 	.word	0x0000aeb1
    8c98:	2000185a 	.word	0x2000185a
    8c9c:	000094e1 	.word	0x000094e1

00008ca0 <loadHwTimer>:
{
    8ca0:	b570      	push	{r4, r5, r6, lr}
    8ca2:	0004      	movs	r4, r0
    if (SWTIMER_INVALID != timerId)
    8ca4:	28ff      	cmp	r0, #255	; 0xff
    8ca6:	d030      	beq.n	8d0a <loadHwTimer+0x6a>
    time |= ((uint64_t) sysTimeOvf) << 32;
    8ca8:	4b19      	ldr	r3, [pc, #100]	; (8d10 <loadHwTimer+0x70>)
    8caa:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    8cac:	4b19      	ldr	r3, [pc, #100]	; (8d14 <loadHwTimer+0x74>)
    8cae:	881d      	ldrh	r5, [r3, #0]
    8cb0:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    8cb2:	4b19      	ldr	r3, [pc, #100]	; (8d18 <loadHwTimer+0x78>)
    8cb4:	4798      	blx	r3
        uint32_t expiryTime = swTimers[timerId].absoluteExpiryTime;
    8cb6:	0123      	lsls	r3, r4, #4
    time |= (uint64_t) common_tc_read_count();
    8cb8:	4328      	orrs	r0, r5
    return ((t2 - t1) < INT32_MAX);
    8cba:	4a18      	ldr	r2, [pc, #96]	; (8d1c <loadHwTimer+0x7c>)
    8cbc:	589b      	ldr	r3, [r3, r2]
    8cbe:	1a18      	subs	r0, r3, r0
        if (swtimerCompareTime(now, expiryTime))
    8cc0:	4b17      	ldr	r3, [pc, #92]	; (8d20 <loadHwTimer+0x80>)
    8cc2:	4298      	cmp	r0, r3
    8cc4:	d81a      	bhi.n	8cfc <loadHwTimer+0x5c>
            if (!swTimers[timerId].loaded)
    8cc6:	0122      	lsls	r2, r4, #4
    8cc8:	4b14      	ldr	r3, [pc, #80]	; (8d1c <loadHwTimer+0x7c>)
    8cca:	189b      	adds	r3, r3, r2
    8ccc:	7b5b      	ldrb	r3, [r3, #13]
    8cce:	2b00      	cmp	r3, #0
    8cd0:	d11d      	bne.n	8d0e <loadHwTimer+0x6e>
                if (SWTIMER_MIN_TIMEOUT >= timeDiff)
    8cd2:	28ff      	cmp	r0, #255	; 0xff
    8cd4:	d90b      	bls.n	8cee <loadHwTimer+0x4e>
                else  if ((uint32_t)TIMER_PERIOD >= timeDiff)
    8cd6:	4b13      	ldr	r3, [pc, #76]	; (8d24 <loadHwTimer+0x84>)
    8cd8:	4298      	cmp	r0, r3
    8cda:	d818      	bhi.n	8d0e <loadHwTimer+0x6e>
                    common_tc_delay((uint16_t)timeDiff);
    8cdc:	b280      	uxth	r0, r0
    8cde:	4b12      	ldr	r3, [pc, #72]	; (8d28 <loadHwTimer+0x88>)
    8ce0:	4798      	blx	r3
                    swTimers[timerId].loaded = true;
    8ce2:	0124      	lsls	r4, r4, #4
    8ce4:	4b0d      	ldr	r3, [pc, #52]	; (8d1c <loadHwTimer+0x7c>)
    8ce6:	191c      	adds	r4, r3, r4
    8ce8:	2301      	movs	r3, #1
    8cea:	7363      	strb	r3, [r4, #13]
    8cec:	e00f      	b.n	8d0e <loadHwTimer+0x6e>
                    isTimerTriggered = true;
    8cee:	2201      	movs	r2, #1
    8cf0:	4b0e      	ldr	r3, [pc, #56]	; (8d2c <loadHwTimer+0x8c>)
    8cf2:	701a      	strb	r2, [r3, #0]
                    SYSTEM_PostTask(TIMER_TASK_ID);
    8cf4:	2001      	movs	r0, #1
    8cf6:	4b0e      	ldr	r3, [pc, #56]	; (8d30 <loadHwTimer+0x90>)
    8cf8:	4798      	blx	r3
    8cfa:	e008      	b.n	8d0e <loadHwTimer+0x6e>
            isTimerTriggered = true;
    8cfc:	2201      	movs	r2, #1
    8cfe:	4b0b      	ldr	r3, [pc, #44]	; (8d2c <loadHwTimer+0x8c>)
    8d00:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    8d02:	2001      	movs	r0, #1
    8d04:	4b0a      	ldr	r3, [pc, #40]	; (8d30 <loadHwTimer+0x90>)
    8d06:	4798      	blx	r3
    8d08:	e001      	b.n	8d0e <loadHwTimer+0x6e>
        common_tc_compare_stop();
    8d0a:	4b0a      	ldr	r3, [pc, #40]	; (8d34 <loadHwTimer+0x94>)
    8d0c:	4798      	blx	r3
}
    8d0e:	bd70      	pop	{r4, r5, r6, pc}
    8d10:	2000185c 	.word	0x2000185c
    8d14:	20001858 	.word	0x20001858
    8d18:	0000ae09 	.word	0x0000ae09
    8d1c:	200016c8 	.word	0x200016c8
    8d20:	7ffffffe 	.word	0x7ffffffe
    8d24:	0000ffff 	.word	0x0000ffff
    8d28:	0000aeb1 	.word	0x0000aeb1
    8d2c:	2000185a 	.word	0x2000185a
    8d30:	000094e1 	.word	0x000094e1
    8d34:	0000ae55 	.word	0x0000ae55

00008d38 <swtimerInternalHandler>:

/**************************************************************************//**
\brief Internal handler for the timer trigger
******************************************************************************/
static void swtimerInternalHandler(void)
{
    8d38:	b510      	push	{r4, lr}
    if (isTimerTriggered)
    8d3a:	4b1d      	ldr	r3, [pc, #116]	; (8db0 <swtimerInternalHandler+0x78>)
    8d3c:	781b      	ldrb	r3, [r3, #0]
    8d3e:	2b00      	cmp	r3, #0
    8d40:	d027      	beq.n	8d92 <swtimerInternalHandler+0x5a>
    {
        isTimerTriggered = false;
    8d42:	2200      	movs	r2, #0
    8d44:	4b1a      	ldr	r3, [pc, #104]	; (8db0 <swtimerInternalHandler+0x78>)
    8d46:	701a      	strb	r2, [r3, #0]

        if (0 < runningTimers)
    8d48:	4b1a      	ldr	r3, [pc, #104]	; (8db4 <swtimerInternalHandler+0x7c>)
    8d4a:	781b      	ldrb	r3, [r3, #0]
    8d4c:	2b00      	cmp	r3, #0
    8d4e:	d020      	beq.n	8d92 <swtimerInternalHandler+0x5a>
        { /* Holds the number of running timers */
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    8d50:	4b19      	ldr	r3, [pc, #100]	; (8db8 <swtimerInternalHandler+0x80>)
    8d52:	681b      	ldr	r3, [r3, #0]
    8d54:	2bff      	cmp	r3, #255	; 0xff
    8d56:	d01d      	beq.n	8d94 <swtimerInternalHandler+0x5c>
                expiredTimerQueueHead = runningTimerQueueHead;
                expiredTimerQueueTail = runningTimerQueueHead;
            }
            else
            { /* there were already some timers expired before this one */
                swTimers[expiredTimerQueueTail].nextTimer = runningTimerQueueHead;
    8d58:	4b18      	ldr	r3, [pc, #96]	; (8dbc <swtimerInternalHandler+0x84>)
    8d5a:	6818      	ldr	r0, [r3, #0]
    8d5c:	4918      	ldr	r1, [pc, #96]	; (8dc0 <swtimerInternalHandler+0x88>)
    8d5e:	680b      	ldr	r3, [r1, #0]
    8d60:	011a      	lsls	r2, r3, #4
    8d62:	4b18      	ldr	r3, [pc, #96]	; (8dc4 <swtimerInternalHandler+0x8c>)
    8d64:	189b      	adds	r3, r3, r2
    8d66:	7318      	strb	r0, [r3, #12]
                expiredTimerQueueTail = runningTimerQueueHead;
    8d68:	6008      	str	r0, [r1, #0]
            }

            runningTimerQueueHead = swTimers[runningTimerQueueHead].nextTimer;
    8d6a:	4a16      	ldr	r2, [pc, #88]	; (8dc4 <swtimerInternalHandler+0x8c>)
    8d6c:	4913      	ldr	r1, [pc, #76]	; (8dbc <swtimerInternalHandler+0x84>)
    8d6e:	680b      	ldr	r3, [r1, #0]
    8d70:	011b      	lsls	r3, r3, #4
    8d72:	18d3      	adds	r3, r2, r3
    8d74:	7b18      	ldrb	r0, [r3, #12]
    8d76:	6008      	str	r0, [r1, #0]

            swTimers[expiredTimerQueueTail].nextTimer = SWTIMER_INVALID;
    8d78:	4b11      	ldr	r3, [pc, #68]	; (8dc0 <swtimerInternalHandler+0x88>)
    8d7a:	681b      	ldr	r3, [r3, #0]
    8d7c:	011b      	lsls	r3, r3, #4
    8d7e:	18d2      	adds	r2, r2, r3
    8d80:	23ff      	movs	r3, #255	; 0xff
    8d82:	7313      	strb	r3, [r2, #12]

            if ((--runningTimers) > 0)
    8d84:	4a0b      	ldr	r2, [pc, #44]	; (8db4 <swtimerInternalHandler+0x7c>)
    8d86:	7813      	ldrb	r3, [r2, #0]
    8d88:	3b01      	subs	r3, #1
    8d8a:	b2db      	uxtb	r3, r3
    8d8c:	7013      	strb	r3, [r2, #0]
    8d8e:	2b00      	cmp	r3, #0
    8d90:	d10b      	bne.n	8daa <swtimerInternalHandler+0x72>
            { /* keep the ball rolling! load the next head timer from the queue */
                loadHwTimer(runningTimerQueueHead);
            }
        }
    }
}
    8d92:	bd10      	pop	{r4, pc}
                (expiredTimerQueueTail == SWTIMER_INVALID))
    8d94:	4b0a      	ldr	r3, [pc, #40]	; (8dc0 <swtimerInternalHandler+0x88>)
            if ((expiredTimerQueueHead == SWTIMER_INVALID) && \
    8d96:	681b      	ldr	r3, [r3, #0]
    8d98:	2bff      	cmp	r3, #255	; 0xff
    8d9a:	d1dd      	bne.n	8d58 <swtimerInternalHandler+0x20>
                expiredTimerQueueHead = runningTimerQueueHead;
    8d9c:	4b07      	ldr	r3, [pc, #28]	; (8dbc <swtimerInternalHandler+0x84>)
    8d9e:	681b      	ldr	r3, [r3, #0]
    8da0:	4a05      	ldr	r2, [pc, #20]	; (8db8 <swtimerInternalHandler+0x80>)
    8da2:	6013      	str	r3, [r2, #0]
                expiredTimerQueueTail = runningTimerQueueHead;
    8da4:	4a06      	ldr	r2, [pc, #24]	; (8dc0 <swtimerInternalHandler+0x88>)
    8da6:	6013      	str	r3, [r2, #0]
    8da8:	e7df      	b.n	8d6a <swtimerInternalHandler+0x32>
                loadHwTimer(runningTimerQueueHead);
    8daa:	4b07      	ldr	r3, [pc, #28]	; (8dc8 <swtimerInternalHandler+0x90>)
    8dac:	4798      	blx	r3
}
    8dae:	e7f0      	b.n	8d92 <swtimerInternalHandler+0x5a>
    8db0:	2000185a 	.word	0x2000185a
    8db4:	20000fa0 	.word	0x20000fa0
    8db8:	20000f94 	.word	0x20000f94
    8dbc:	20000f9c 	.word	0x20000f9c
    8dc0:	20000f98 	.word	0x20000f98
    8dc4:	200016c8 	.word	0x200016c8
    8dc8:	00008ca1 	.word	0x00008ca1

00008dcc <SwTimerReset>:
    /*
    * Initialize the timer resources like timer arrays queues, timer registers
    */
    uint8_t index;

    runningTimers = 0u;
    8dcc:	2300      	movs	r3, #0
    8dce:	4a0d      	ldr	r2, [pc, #52]	; (8e04 <SwTimerReset+0x38>)
    8dd0:	7013      	strb	r3, [r2, #0]
    isTimerTriggered = false;
    8dd2:	4a0d      	ldr	r2, [pc, #52]	; (8e08 <SwTimerReset+0x3c>)
    8dd4:	7013      	strb	r3, [r2, #0]

    runningTimerQueueHead = SWTIMER_INVALID;
    8dd6:	33ff      	adds	r3, #255	; 0xff
    8dd8:	4a0c      	ldr	r2, [pc, #48]	; (8e0c <SwTimerReset+0x40>)
    8dda:	6013      	str	r3, [r2, #0]
    expiredTimerQueueHead = SWTIMER_INVALID;
    8ddc:	4a0c      	ldr	r2, [pc, #48]	; (8e10 <SwTimerReset+0x44>)
    8dde:	6013      	str	r3, [r2, #0]
    expiredTimerQueueTail = SWTIMER_INVALID;
    8de0:	4a0c      	ldr	r2, [pc, #48]	; (8e14 <SwTimerReset+0x48>)
    8de2:	6013      	str	r3, [r2, #0]
    8de4:	4b0c      	ldr	r3, [pc, #48]	; (8e18 <SwTimerReset+0x4c>)
    8de6:	0018      	movs	r0, r3
    8de8:	3091      	adds	r0, #145	; 0x91
    8dea:	30ff      	adds	r0, #255	; 0xff

    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    {
        swTimers[index].nextTimer = SWTIMER_INVALID;
    8dec:	21ff      	movs	r1, #255	; 0xff
        swTimers[index].timerCb = NULL;
    8dee:	2200      	movs	r2, #0
        swTimers[index].nextTimer = SWTIMER_INVALID;
    8df0:	7219      	strb	r1, [r3, #8]
        swTimers[index].timerCb = NULL;
    8df2:	601a      	str	r2, [r3, #0]
    8df4:	3310      	adds	r3, #16
    for (index = 0; index < TOTAL_NUMBER_OF_SW_TIMERS; index++)
    8df6:	4283      	cmp	r3, r0
    8df8:	d1fa      	bne.n	8df0 <SwTimerReset+0x24>
    }

    allocatedTimerId = 0u;
    8dfa:	2200      	movs	r2, #0
    8dfc:	4b07      	ldr	r3, [pc, #28]	; (8e1c <SwTimerReset+0x50>)
    8dfe:	701a      	strb	r2, [r3, #0]
}
    8e00:	4770      	bx	lr
    8e02:	46c0      	nop			; (mov r8, r8)
    8e04:	20000fa0 	.word	0x20000fa0
    8e08:	2000185a 	.word	0x2000185a
    8e0c:	20000f9c 	.word	0x20000f9c
    8e10:	20000f94 	.word	0x20000f94
    8e14:	20000f98 	.word	0x20000f98
    8e18:	200016cc 	.word	0x200016cc
    8e1c:	20000f90 	.word	0x20000f90

00008e20 <SystemTimerInit>:

/**************************************************************************//**
\brief Initializes the Software Timer module
******************************************************************************/
void SystemTimerInit(void)
{
    8e20:	b510      	push	{r4, lr}
    SwTimerReset();
    8e22:	4b08      	ldr	r3, [pc, #32]	; (8e44 <SystemTimerInit+0x24>)
    8e24:	4798      	blx	r3

    /* initialize system time parameters */
    sysTimeOvf = sysTime = 0u;
    8e26:	2300      	movs	r3, #0
    8e28:	4a07      	ldr	r2, [pc, #28]	; (8e48 <SystemTimerInit+0x28>)
    8e2a:	8013      	strh	r3, [r2, #0]
    8e2c:	4a07      	ldr	r2, [pc, #28]	; (8e4c <SystemTimerInit+0x2c>)
    8e2e:	6013      	str	r3, [r2, #0]

    common_tc_init();
    8e30:	4b07      	ldr	r3, [pc, #28]	; (8e50 <SystemTimerInit+0x30>)
    8e32:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    8e34:	4807      	ldr	r0, [pc, #28]	; (8e54 <SystemTimerInit+0x34>)
    8e36:	4b08      	ldr	r3, [pc, #32]	; (8e58 <SystemTimerInit+0x38>)
    8e38:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    8e3a:	4808      	ldr	r0, [pc, #32]	; (8e5c <SystemTimerInit+0x3c>)
    8e3c:	4b08      	ldr	r3, [pc, #32]	; (8e60 <SystemTimerInit+0x40>)
    8e3e:	4798      	blx	r3
}
    8e40:	bd10      	pop	{r4, pc}
    8e42:	46c0      	nop			; (mov r8, r8)
    8e44:	00008dcd 	.word	0x00008dcd
    8e48:	20001858 	.word	0x20001858
    8e4c:	2000185c 	.word	0x2000185c
    8e50:	0000af1d 	.word	0x0000af1d
    8e54:	00008be9 	.word	0x00008be9
    8e58:	0000afa1 	.word	0x0000afa1
    8e5c:	00008bc1 	.word	0x00008bc1
    8e60:	0000afad 	.word	0x0000afad

00008e64 <SwTimerGetTime>:
/**************************************************************************//**
\brief Get current system time.
\return Returns current system time in microseconds
******************************************************************************/
uint64_t SwTimerGetTime(void)
{
    8e64:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8e66:	4b05      	ldr	r3, [pc, #20]	; (8e7c <SwTimerGetTime+0x18>)
    8e68:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    8e6a:	4b05      	ldr	r3, [pc, #20]	; (8e80 <SwTimerGetTime+0x1c>)
    8e6c:	881d      	ldrh	r5, [r3, #0]
    8e6e:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    8e70:	4b04      	ldr	r3, [pc, #16]	; (8e84 <SwTimerGetTime+0x20>)
    8e72:	4798      	blx	r3
    8e74:	4328      	orrs	r0, r5
    return gettime();
}
    8e76:	0021      	movs	r1, r4
    8e78:	bd70      	pop	{r4, r5, r6, pc}
    8e7a:	46c0      	nop			; (mov r8, r8)
    8e7c:	2000185c 	.word	0x2000185c
    8e80:	20001858 	.word	0x20001858
    8e84:	0000ae09 	.word	0x0000ae09

00008e88 <SwTimerCreate>:

\return LORAWAN_SUCCESS if new timerId is allocated
        LORAWAN_RESOURCE_UNAVAILABLE if there is no more timerId to allocate
******************************************************************************/
StackRetStatus_t SwTimerCreate(uint8_t *timerId)
{
    8e88:	b510      	push	{r4, lr}
    8e8a:	0004      	movs	r4, r0
    StackRetStatus_t retVal = LORAWAN_SUCCESS;

    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    8e8c:	4b08      	ldr	r3, [pc, #32]	; (8eb0 <SwTimerCreate+0x28>)
    8e8e:	781b      	ldrb	r3, [r3, #0]
        * If you reach this spot it means the TOTAL_NUMBER_OF_SW_TIMERS
        * is #defined to a lower value than the number of timers that have
        * been SwTimerCreate()
        */
        SYS_ASSERT_FATAL(ASSERT_HAL_TIMERID_EXHAUSTED);
        retVal = LORAWAN_RESOURCE_UNAVAILABLE;
    8e90:	2014      	movs	r0, #20
    if (allocatedTimerId < TOTAL_NUMBER_OF_SW_TIMERS)
    8e92:	2b18      	cmp	r3, #24
    8e94:	d900      	bls.n	8e98 <SwTimerCreate+0x10>
    }

    return retVal;
}
    8e96:	bd10      	pop	{r4, pc}
        ATOMIC_SECTION_ENTER
    8e98:	4b06      	ldr	r3, [pc, #24]	; (8eb4 <SwTimerCreate+0x2c>)
    8e9a:	4798      	blx	r3
        *timerId = allocatedTimerId;
    8e9c:	4a04      	ldr	r2, [pc, #16]	; (8eb0 <SwTimerCreate+0x28>)
    8e9e:	7813      	ldrb	r3, [r2, #0]
    8ea0:	7023      	strb	r3, [r4, #0]
        allocatedTimerId++;
    8ea2:	3301      	adds	r3, #1
    8ea4:	7013      	strb	r3, [r2, #0]
        ATOMIC_SECTION_EXIT
    8ea6:	4b04      	ldr	r3, [pc, #16]	; (8eb8 <SwTimerCreate+0x30>)
    8ea8:	4798      	blx	r3
    StackRetStatus_t retVal = LORAWAN_SUCCESS;
    8eaa:	2008      	movs	r0, #8
    8eac:	e7f3      	b.n	8e96 <SwTimerCreate+0xe>
    8eae:	46c0      	nop			; (mov r8, r8)
    8eb0:	20000f90 	.word	0x20000f90
    8eb4:	000033ed 	.word	0x000033ed
    8eb8:	000033f9 	.word	0x000033f9

00008ebc <SwTimerStart>:
        LORAWAN_INVALID_REQUEST if \timerId is already running
        LORAWAN_SUCCESS if \timerId is successfully queued for running
******************************************************************************/
StackRetStatus_t SwTimerStart(uint8_t timerId, uint32_t timerCount,
    SwTimeoutType_t timeoutType, void *timerCb, void *paramCb)
{
    8ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
    8ebe:	46d6      	mov	lr, sl
    8ec0:	464f      	mov	r7, r9
    8ec2:	4646      	mov	r6, r8
    8ec4:	b5c0      	push	{r6, r7, lr}
    8ec6:	b084      	sub	sp, #16
    8ec8:	0007      	movs	r7, r0
    8eca:	000d      	movs	r5, r1
    8ecc:	0016      	movs	r6, r2
    8ece:	001c      	movs	r4, r3
    uint32_t pointInTime;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    8ed0:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId || NULL == timerCb)
    8ed2:	2f18      	cmp	r7, #24
    8ed4:	d809      	bhi.n	8eea <SwTimerStart+0x2e>
    8ed6:	2b00      	cmp	r3, #0
    8ed8:	d100      	bne.n	8edc <SwTimerStart+0x20>
    8eda:	e08c      	b.n	8ff6 <SwTimerStart+0x13a>
    }

    if (NULL != swTimers[timerId].timerCb)
    8edc:	013a      	lsls	r2, r7, #4
    8ede:	4b52      	ldr	r3, [pc, #328]	; (9028 <SwTimerStart+0x16c>)
    8ee0:	189b      	adds	r3, r3, r2
    8ee2:	685b      	ldr	r3, [r3, #4]
        /*
        * Timer is already running if the callback function of the
        * corresponding timer index in the timer array is not NULL.
        */
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_START_FAILURE);
        return LORAWAN_INVALID_REQUEST;
    8ee4:	300b      	adds	r0, #11
    if (NULL != swTimers[timerId].timerCb)
    8ee6:	2b00      	cmp	r3, #0
    8ee8:	d005      	beq.n	8ef6 <SwTimerStart+0x3a>
        }
    }

    swtimerStartAbsoluteTimer(timerId, pointInTime, timerCb, paramCb);
    return LORAWAN_SUCCESS;
}
    8eea:	b004      	add	sp, #16
    8eec:	bc1c      	pop	{r2, r3, r4}
    8eee:	4690      	mov	r8, r2
    8ef0:	4699      	mov	r9, r3
    8ef2:	46a2      	mov	sl, r4
    8ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    time |= ((uint64_t) sysTimeOvf) << 32;
    8ef6:	4b4d      	ldr	r3, [pc, #308]	; (902c <SwTimerStart+0x170>)
    8ef8:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    8efa:	4b4d      	ldr	r3, [pc, #308]	; (9030 <SwTimerStart+0x174>)
    8efc:	8818      	ldrh	r0, [r3, #0]
    8efe:	0403      	lsls	r3, r0, #16
    8f00:	4698      	mov	r8, r3
    time |= (uint64_t) common_tc_read_count();
    8f02:	4b4c      	ldr	r3, [pc, #304]	; (9034 <SwTimerStart+0x178>)
    8f04:	4798      	blx	r3
    8f06:	4643      	mov	r3, r8
    8f08:	4303      	orrs	r3, r0
    switch (timeoutType)
    8f0a:	2e00      	cmp	r6, #0
    8f0c:	d003      	beq.n	8f16 <SwTimerStart+0x5a>
    8f0e:	2e01      	cmp	r6, #1
    8f10:	d038      	beq.n	8f84 <SwTimerStart+0xc8>
            return LORAWAN_INVALID_PARAMETER;
    8f12:	200a      	movs	r0, #10
    8f14:	e7e9      	b.n	8eea <SwTimerStart+0x2e>
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8f16:	4948      	ldr	r1, [pc, #288]	; (9038 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    8f18:	200a      	movs	r0, #10
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8f1a:	002a      	movs	r2, r5
    8f1c:	3aff      	subs	r2, #255	; 0xff
            pointInTime = ADD_TIME(timerCount, now);
    8f1e:	18ed      	adds	r5, r5, r3
            if ((timerCount > SWTIMER_MAX_TIMEOUT) || \
    8f20:	428a      	cmp	r2, r1
    8f22:	d8e2      	bhi.n	8eea <SwTimerStart+0x2e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    8f24:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    8f28:	425a      	negs	r2, r3
    8f2a:	4153      	adcs	r3, r2
    8f2c:	9303      	str	r3, [sp, #12]
  __ASM volatile ("cpsid i" : : : "memory");
    8f2e:	b672      	cpsid	i
    8f30:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    8f34:	2600      	movs	r6, #0
    8f36:	4b41      	ldr	r3, [pc, #260]	; (903c <SwTimerStart+0x180>)
    8f38:	701e      	strb	r6, [r3, #0]
	return flags;
    8f3a:	9b03      	ldr	r3, [sp, #12]
    8f3c:	4699      	mov	r9, r3
    swtimerInternalHandler();
    8f3e:	4b40      	ldr	r3, [pc, #256]	; (9040 <SwTimerStart+0x184>)
    8f40:	4798      	blx	r3
    swTimers[timerId].absoluteExpiryTime = pointInTime;
    8f42:	4b39      	ldr	r3, [pc, #228]	; (9028 <SwTimerStart+0x16c>)
    8f44:	013a      	lsls	r2, r7, #4
    8f46:	50d5      	str	r5, [r2, r3]
    swTimers[timerId].timerCb = (void (*)(void*))handlerCb;
    8f48:	189b      	adds	r3, r3, r2
    8f4a:	605c      	str	r4, [r3, #4]
    swTimers[timerId].paramCb = parameter;
    8f4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8f4e:	609a      	str	r2, [r3, #8]
    swTimers[timerId].loaded = false;
    8f50:	735e      	strb	r6, [r3, #13]
    runningTimers++;
    8f52:	4a3c      	ldr	r2, [pc, #240]	; (9044 <SwTimerStart+0x188>)
    8f54:	7813      	ldrb	r3, [r2, #0]
    8f56:	3301      	adds	r3, #1
    8f58:	b2db      	uxtb	r3, r3
    8f5a:	7013      	strb	r3, [r2, #0]
    if (SWTIMER_INVALID == runningTimerQueueHead)
    8f5c:	4b3a      	ldr	r3, [pc, #232]	; (9048 <SwTimerStart+0x18c>)
    8f5e:	681b      	ldr	r3, [r3, #0]
    8f60:	469a      	mov	sl, r3
    8f62:	2bff      	cmp	r3, #255	; 0xff
    8f64:	d016      	beq.n	8f94 <SwTimerStart+0xd8>
        uint8_t currIndex = runningTimerQueueHead;
    8f66:	466a      	mov	r2, sp
    8f68:	7013      	strb	r3, [r2, #0]
    8f6a:	7812      	ldrb	r2, [r2, #0]
        for (index = 0; index < runningTimers; index++)
    8f6c:	4b35      	ldr	r3, [pc, #212]	; (9044 <SwTimerStart+0x188>)
    8f6e:	781b      	ldrb	r3, [r3, #0]
    8f70:	2b00      	cmp	r3, #0
    8f72:	d042      	beq.n	8ffa <SwTimerStart+0x13e>
    8f74:	9200      	str	r2, [sp, #0]
    8f76:	2300      	movs	r3, #0
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8f78:	492b      	ldr	r1, [pc, #172]	; (9028 <SwTimerStart+0x16c>)
    8f7a:	4688      	mov	r8, r1
    8f7c:	4833      	ldr	r0, [pc, #204]	; (904c <SwTimerStart+0x190>)
                    currIndex = swTimers[currIndex].nextTimer;
    8f7e:	468c      	mov	ip, r1
        for (index = 0; index < runningTimers; index++)
    8f80:	4c30      	ldr	r4, [pc, #192]	; (9044 <SwTimerStart+0x188>)
    8f82:	e02a      	b.n	8fda <SwTimerStart+0x11e>
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    8f84:	0028      	movs	r0, r5
    8f86:	38ff      	subs	r0, #255	; 0xff
    8f88:	1ac3      	subs	r3, r0, r3
    8f8a:	4a2b      	ldr	r2, [pc, #172]	; (9038 <SwTimerStart+0x17c>)
                return LORAWAN_INVALID_PARAMETER;
    8f8c:	200a      	movs	r0, #10
            if ((timeout > SWTIMER_MAX_TIMEOUT) || \
    8f8e:	4293      	cmp	r3, r2
    8f90:	d9c8      	bls.n	8f24 <SwTimerStart+0x68>
    8f92:	e7aa      	b.n	8eea <SwTimerStart+0x2e>
        runningTimerQueueHead = timerId;
    8f94:	4b2c      	ldr	r3, [pc, #176]	; (9048 <SwTimerStart+0x18c>)
    8f96:	601f      	str	r7, [r3, #0]
        loadHwTimer(runningTimerQueueHead);
    8f98:	0038      	movs	r0, r7
    8f9a:	4b2d      	ldr	r3, [pc, #180]	; (9050 <SwTimerStart+0x194>)
    8f9c:	4798      	blx	r3
    8f9e:	e036      	b.n	900e <SwTimerStart+0x152>
                    swTimers[timerId].nextTimer = currIndex;
    8fa0:	4b21      	ldr	r3, [pc, #132]	; (9028 <SwTimerStart+0x16c>)
    8fa2:	013c      	lsls	r4, r7, #4
    8fa4:	191c      	adds	r4, r3, r4
    8fa6:	7322      	strb	r2, [r4, #12]
                    swTimers[currIndex].loaded = false;
    8fa8:	9901      	ldr	r1, [sp, #4]
    8faa:	0109      	lsls	r1, r1, #4
    8fac:	1859      	adds	r1, r3, r1
    8fae:	2300      	movs	r3, #0
    8fb0:	734b      	strb	r3, [r1, #13]
                    if (runningTimerQueueHead == currIndex)
    8fb2:	4592      	cmp	sl, r2
    8fb4:	d005      	beq.n	8fc2 <SwTimerStart+0x106>
                        swTimers[prevIndex].nextTimer = timerId;
    8fb6:	9b00      	ldr	r3, [sp, #0]
    8fb8:	0118      	lsls	r0, r3, #4
    8fba:	4b1b      	ldr	r3, [pc, #108]	; (9028 <SwTimerStart+0x16c>)
    8fbc:	1818      	adds	r0, r3, r0
    8fbe:	7307      	strb	r7, [r0, #12]
    8fc0:	e025      	b.n	900e <SwTimerStart+0x152>
                        runningTimerQueueHead = timerId;
    8fc2:	4b21      	ldr	r3, [pc, #132]	; (9048 <SwTimerStart+0x18c>)
    8fc4:	601f      	str	r7, [r3, #0]
                        loadHwTimer(runningTimerQueueHead);
    8fc6:	0038      	movs	r0, r7
    8fc8:	4b21      	ldr	r3, [pc, #132]	; (9050 <SwTimerStart+0x194>)
    8fca:	4798      	blx	r3
    8fcc:	e01f      	b.n	900e <SwTimerStart+0x152>
        for (index = 0; index < runningTimers; index++)
    8fce:	3301      	adds	r3, #1
    8fd0:	b2db      	uxtb	r3, r3
    8fd2:	7821      	ldrb	r1, [r4, #0]
    8fd4:	b2c9      	uxtb	r1, r1
    8fd6:	428b      	cmp	r3, r1
    8fd8:	d210      	bcs.n	8ffc <SwTimerStart+0x140>
            if (SWTIMER_INVALID != currIndex)
    8fda:	2aff      	cmp	r2, #255	; 0xff
    8fdc:	d0f7      	beq.n	8fce <SwTimerStart+0x112>
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8fde:	9201      	str	r2, [sp, #4]
    8fe0:	0111      	lsls	r1, r2, #4
    return ((t2 - t1) < INT32_MAX);
    8fe2:	4646      	mov	r6, r8
    8fe4:	5989      	ldr	r1, [r1, r6]
    8fe6:	1a69      	subs	r1, r5, r1
                if (swtimerCompareTime(swTimers[currIndex].absoluteExpiryTime,
    8fe8:	4281      	cmp	r1, r0
    8fea:	d8d9      	bhi.n	8fa0 <SwTimerStart+0xe4>
                    currIndex = swTimers[currIndex].nextTimer;
    8fec:	0111      	lsls	r1, r2, #4
    8fee:	4461      	add	r1, ip
    8ff0:	9200      	str	r2, [sp, #0]
    8ff2:	7b0a      	ldrb	r2, [r1, #12]
    8ff4:	e7eb      	b.n	8fce <SwTimerStart+0x112>
        return LORAWAN_INVALID_PARAMETER;
    8ff6:	200a      	movs	r0, #10
    8ff8:	e777      	b.n	8eea <SwTimerStart+0x2e>
        uint8_t prevIndex = runningTimerQueueHead;
    8ffa:	9200      	str	r2, [sp, #0]
            swTimers[prevIndex].nextTimer = timerId;
    8ffc:	4b0a      	ldr	r3, [pc, #40]	; (9028 <SwTimerStart+0x16c>)
    8ffe:	9a00      	ldr	r2, [sp, #0]
    9000:	0110      	lsls	r0, r2, #4
    9002:	1818      	adds	r0, r3, r0
    9004:	7307      	strb	r7, [r0, #12]
            swTimers[timerId].nextTimer = SWTIMER_INVALID;
    9006:	013f      	lsls	r7, r7, #4
    9008:	19df      	adds	r7, r3, r7
    900a:	23ff      	movs	r3, #255	; 0xff
    900c:	733b      	strb	r3, [r7, #12]
	if (cpu_irq_is_enabled_flags(flags))
    900e:	23ff      	movs	r3, #255	; 0xff
    return LORAWAN_SUCCESS;
    9010:	2008      	movs	r0, #8
    9012:	464a      	mov	r2, r9
    9014:	4213      	tst	r3, r2
    9016:	d100      	bne.n	901a <SwTimerStart+0x15e>
    9018:	e767      	b.n	8eea <SwTimerStart+0x2e>
		cpu_irq_enable();
    901a:	2201      	movs	r2, #1
    901c:	4b07      	ldr	r3, [pc, #28]	; (903c <SwTimerStart+0x180>)
    901e:	701a      	strb	r2, [r3, #0]
    9020:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    9024:	b662      	cpsie	i
    9026:	e760      	b.n	8eea <SwTimerStart+0x2e>
    9028:	200016c8 	.word	0x200016c8
    902c:	2000185c 	.word	0x2000185c
    9030:	20001858 	.word	0x20001858
    9034:	0000ae09 	.word	0x0000ae09
    9038:	7fffff00 	.word	0x7fffff00
    903c:	20000008 	.word	0x20000008
    9040:	00008d39 	.word	0x00008d39
    9044:	20000fa0 	.word	0x20000fa0
    9048:	20000f9c 	.word	0x20000f9c
    904c:	7ffffffe 	.word	0x7ffffffe
    9050:	00008ca1 	.word	0x00008ca1

00009054 <SwTimerIsRunning>:
\param[in] timerId Timer ID to be checked for running
\return True if the timer is running else False
******************************************************************************/
bool SwTimerIsRunning(uint8_t timerId)
{
    if (NULL == swTimers[timerId].timerCb)
    9054:	0103      	lsls	r3, r0, #4
    9056:	4803      	ldr	r0, [pc, #12]	; (9064 <SwTimerIsRunning+0x10>)
    9058:	18c0      	adds	r0, r0, r3
    905a:	6840      	ldr	r0, [r0, #4]
    905c:	1e43      	subs	r3, r0, #1
    905e:	4198      	sbcs	r0, r3
    9060:	b2c0      	uxtb	r0, r0
    {
        return false;
    }

    return true;
}
    9062:	4770      	bx	lr
    9064:	200016c8 	.word	0x200016c8

00009068 <SwTimerReadValue>:
\brief Returns the remaining timeout for the given timerId
\param[in] timerId Timer ID to get the remaining time
\return Remaining time until expiry in microseconds
******************************************************************************/
uint32_t SwTimerReadValue(uint8_t timerId)
{
    9068:	b570      	push	{r4, r5, r6, lr}
    906a:	0005      	movs	r5, r0
    time |= ((uint64_t) sysTimeOvf) << 32;
    906c:	4b09      	ldr	r3, [pc, #36]	; (9094 <SwTimerReadValue+0x2c>)
    906e:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    9070:	4b09      	ldr	r3, [pc, #36]	; (9098 <SwTimerReadValue+0x30>)
    9072:	881e      	ldrh	r6, [r3, #0]
    9074:	0436      	lsls	r6, r6, #16
    time |= (uint64_t) common_tc_read_count();
    9076:	4b09      	ldr	r3, [pc, #36]	; (909c <SwTimerReadValue+0x34>)
    9078:	4798      	blx	r3
    907a:	4306      	orrs	r6, r0
    uint32_t tv = 0u;
    uint64_t t1 = gettime();
    uint64_t t2 = (uint64_t)swTimers[timerId].absoluteExpiryTime;
    907c:	012d      	lsls	r5, r5, #4
    907e:	4b08      	ldr	r3, [pc, #32]	; (90a0 <SwTimerReadValue+0x38>)
    9080:	58e8      	ldr	r0, [r5, r3]
    9082:	0002      	movs	r2, r0

    if (t2 > t1)
    9084:	2c00      	cmp	r4, #0
    9086:	d102      	bne.n	908e <SwTimerReadValue+0x26>
    {
        tv = (uint32_t)(t2 - t1);
    9088:	1b80      	subs	r0, r0, r6
    if (t2 > t1)
    908a:	42b2      	cmp	r2, r6
    908c:	d800      	bhi.n	9090 <SwTimerReadValue+0x28>
    uint32_t tv = 0u;
    908e:	2000      	movs	r0, #0
    }

    return tv;
}
    9090:	bd70      	pop	{r4, r5, r6, pc}
    9092:	46c0      	nop			; (mov r8, r8)
    9094:	2000185c 	.word	0x2000185c
    9098:	20001858 	.word	0x20001858
    909c:	0000ae09 	.word	0x0000ae09
    90a0:	200016c8 	.word	0x200016c8

000090a4 <SwTimerNextExpiryDuration>:
/**************************************************************************//**
\brief Returns the duration until the next timer expiry
\return Returns the duration until the next timeout in microseconds
******************************************************************************/
uint32_t SwTimerNextExpiryDuration(void)
{
    90a4:	b510      	push	{r4, lr}
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;

    if (SWTIMER_INVALID != runningTimerQueueHead)
    90a6:	4b05      	ldr	r3, [pc, #20]	; (90bc <SwTimerNextExpiryDuration+0x18>)
    90a8:	6818      	ldr	r0, [r3, #0]
    90aa:	28ff      	cmp	r0, #255	; 0xff
    90ac:	d102      	bne.n	90b4 <SwTimerNextExpiryDuration+0x10>
    uint32_t duration = SWTIMER_INVALID_TIMEOUT;
    90ae:	2001      	movs	r0, #1
    90b0:	4240      	negs	r0, r0
    {
        duration = SwTimerReadValue(runningTimerQueueHead);
    }

    return duration;
}
    90b2:	bd10      	pop	{r4, pc}
        duration = SwTimerReadValue(runningTimerQueueHead);
    90b4:	b2c0      	uxtb	r0, r0
    90b6:	4b02      	ldr	r3, [pc, #8]	; (90c0 <SwTimerNextExpiryDuration+0x1c>)
    90b8:	4798      	blx	r3
    90ba:	e7fa      	b.n	90b2 <SwTimerNextExpiryDuration+0xe>
    90bc:	20000f9c 	.word	0x20000f9c
    90c0:	00009069 	.word	0x00009069

000090c4 <SwTimersExecute>:

/**************************************************************************//**
\brief Handles Queues and Callbacks for Expired Timers
******************************************************************************/
void SwTimersExecute(void)
{
    90c4:	b5f0      	push	{r4, r5, r6, r7, lr}
    90c6:	46de      	mov	lr, fp
    90c8:	4657      	mov	r7, sl
    90ca:	464e      	mov	r6, r9
    90cc:	4645      	mov	r5, r8
    90ce:	b5e0      	push	{r5, r6, r7, lr}
    90d0:	b083      	sub	sp, #12
    time |= ((uint64_t) sysTimeOvf) << 32;
    90d2:	4b2f      	ldr	r3, [pc, #188]	; (9190 <SwTimersExecute+0xcc>)
    90d4:	681b      	ldr	r3, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    90d6:	4b2f      	ldr	r3, [pc, #188]	; (9194 <SwTimersExecute+0xd0>)
    90d8:	881b      	ldrh	r3, [r3, #0]
    time |= (uint64_t) common_tc_read_count();
    90da:	4b2f      	ldr	r3, [pc, #188]	; (9198 <SwTimersExecute+0xd4>)
    90dc:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    90de:	f3ef 8210 	mrs	r2, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    90e2:	4253      	negs	r3, r2
    90e4:	4153      	adcs	r3, r2
    90e6:	9300      	str	r3, [sp, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    90e8:	b672      	cpsid	i
    90ea:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    90ee:	2200      	movs	r2, #0
    90f0:	4b2a      	ldr	r3, [pc, #168]	; (919c <SwTimersExecute+0xd8>)
    90f2:	701a      	strb	r2, [r3, #0]
	return flags;
    90f4:	9c00      	ldr	r4, [sp, #0]
    uint64_t now = gettime();

    uint8_t flags = cpu_irq_save();
    swtimerInternalHandler();
    90f6:	4b2a      	ldr	r3, [pc, #168]	; (91a0 <SwTimersExecute+0xdc>)
    90f8:	4798      	blx	r3
	if (cpu_irq_is_enabled_flags(flags))
    90fa:	23ff      	movs	r3, #255	; 0xff
    90fc:	4223      	tst	r3, r4
    90fe:	d005      	beq.n	910c <SwTimersExecute+0x48>
		cpu_irq_enable();
    9100:	2201      	movs	r2, #1
    9102:	4b26      	ldr	r3, [pc, #152]	; (919c <SwTimersExecute+0xd8>)
    9104:	701a      	strb	r2, [r3, #0]
    9106:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    910a:	b662      	cpsie	i
	cpu_irq_disable();
    910c:	4b23      	ldr	r3, [pc, #140]	; (919c <SwTimersExecute+0xd8>)
    910e:	469a      	mov	sl, r3
        /* Expired timer if any will be processed here */
        while (SWTIMER_INVALID != expiredTimerQueueHead)
        {
            flags = cpu_irq_save();

            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    9110:	4c24      	ldr	r4, [pc, #144]	; (91a4 <SwTimersExecute+0xe0>)
    9112:	4b25      	ldr	r3, [pc, #148]	; (91a8 <SwTimersExecute+0xe4>)
    9114:	4699      	mov	r9, r3
    9116:	2200      	movs	r2, #0

            /*
            * The expired timer's structure elements are updated
            * and the timer is taken out of expired timer queue
            */
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    9118:	20ff      	movs	r0, #255	; 0xff
            */
            expiredTimerQueueHead = nextExpiredTimer;

            if (SWTIMER_INVALID == expiredTimerQueueHead)
            {
                expiredTimerQueueTail = SWTIMER_INVALID;
    911a:	4b24      	ldr	r3, [pc, #144]	; (91ac <SwTimersExecute+0xe8>)
    911c:	4698      	mov	r8, r3
		cpu_irq_enable();
    911e:	4b1f      	ldr	r3, [pc, #124]	; (919c <SwTimersExecute+0xd8>)
    9120:	469c      	mov	ip, r3
    9122:	e004      	b.n	912e <SwTimersExecute+0x6a>
    9124:	4643      	mov	r3, r8
    9126:	6018      	str	r0, [r3, #0]
    9128:	e01e      	b.n	9168 <SwTimersExecute+0xa4>
            }

            cpu_irq_restore(flags);

            if (NULL != callback)
    912a:	2e00      	cmp	r6, #0
    912c:	d125      	bne.n	917a <SwTimersExecute+0xb6>
        while (SWTIMER_INVALID != expiredTimerQueueHead)
    912e:	4b1d      	ldr	r3, [pc, #116]	; (91a4 <SwTimersExecute+0xe0>)
    9130:	681b      	ldr	r3, [r3, #0]
    9132:	2bff      	cmp	r3, #255	; 0xff
    9134:	d024      	beq.n	9180 <SwTimersExecute+0xbc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    9136:	f3ef 8110 	mrs	r1, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    913a:	424b      	negs	r3, r1
    913c:	414b      	adcs	r3, r1
    913e:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    9140:	b672      	cpsid	i
    9142:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    9146:	4653      	mov	r3, sl
    9148:	701a      	strb	r2, [r3, #0]
	return flags;
    914a:	9f01      	ldr	r7, [sp, #4]
            nextExpiredTimer = swTimers[expiredTimerQueueHead].nextTimer;
    914c:	6823      	ldr	r3, [r4, #0]
    914e:	011b      	lsls	r3, r3, #4
    9150:	444b      	add	r3, r9
    9152:	7b19      	ldrb	r1, [r3, #12]
            callback = (SwTimerCallbackFunc_t)swTimers[expiredTimerQueueHead].timerCb;
    9154:	685e      	ldr	r6, [r3, #4]
            cbParam = swTimers[expiredTimerQueueHead].paramCb;
    9156:	689d      	ldr	r5, [r3, #8]
    9158:	46ab      	mov	fp, r5
            swTimers[expiredTimerQueueHead].nextTimer = SWTIMER_INVALID;
    915a:	7318      	strb	r0, [r3, #12]
            swTimers[expiredTimerQueueHead].timerCb = NULL;
    915c:	605a      	str	r2, [r3, #4]
            swTimers[expiredTimerQueueHead].paramCb = NULL;
    915e:	609a      	str	r2, [r3, #8]
            swTimers[expiredTimerQueueHead].loaded = false;
    9160:	735a      	strb	r2, [r3, #13]
            expiredTimerQueueHead = nextExpiredTimer;
    9162:	6021      	str	r1, [r4, #0]
            if (SWTIMER_INVALID == expiredTimerQueueHead)
    9164:	29ff      	cmp	r1, #255	; 0xff
    9166:	d0dd      	beq.n	9124 <SwTimersExecute+0x60>
	if (cpu_irq_is_enabled_flags(flags))
    9168:	4238      	tst	r0, r7
    916a:	d0de      	beq.n	912a <SwTimersExecute+0x66>
		cpu_irq_enable();
    916c:	2301      	movs	r3, #1
    916e:	4661      	mov	r1, ip
    9170:	700b      	strb	r3, [r1, #0]
    9172:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    9176:	b662      	cpsie	i
    9178:	e7d7      	b.n	912a <SwTimersExecute+0x66>
            {
                /* Callback function is called */
                callback(cbParam);
    917a:	4658      	mov	r0, fp
    917c:	47b0      	blx	r6
    917e:	e7ca      	b.n	9116 <SwTimersExecute+0x52>
                (void)now;
            }
        }
    }
}
    9180:	b003      	add	sp, #12
    9182:	bc3c      	pop	{r2, r3, r4, r5}
    9184:	4690      	mov	r8, r2
    9186:	4699      	mov	r9, r3
    9188:	46a2      	mov	sl, r4
    918a:	46ab      	mov	fp, r5
    918c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    918e:	46c0      	nop			; (mov r8, r8)
    9190:	2000185c 	.word	0x2000185c
    9194:	20001858 	.word	0x20001858
    9198:	0000ae09 	.word	0x0000ae09
    919c:	20000008 	.word	0x20000008
    91a0:	00008d39 	.word	0x00008d39
    91a4:	20000f94 	.word	0x20000f94
    91a8:	200016c8 	.word	0x200016c8
    91ac:	20000f98 	.word	0x20000f98

000091b0 <TIMER_TaskHandler>:
{
    91b0:	b510      	push	{r4, lr}
    SwTimersExecute();
    91b2:	4b02      	ldr	r3, [pc, #8]	; (91bc <TIMER_TaskHandler+0xc>)
    91b4:	4798      	blx	r3
}
    91b6:	2000      	movs	r0, #0
    91b8:	bd10      	pop	{r4, pc}
    91ba:	46c0      	nop			; (mov r8, r8)
    91bc:	000090c5 	.word	0x000090c5

000091c0 <SwTimerStop>:
        LORAWAN_INVALID_PARAMETER if timerId is not valid
        LORAWAN_INVALID_REQUEST if timerId was not started before
        LORAWAN_SUCCESS if it is successfully stopped
******************************************************************************/
StackRetStatus_t SwTimerStop(uint8_t timerId)
{
    91c0:	b570      	push	{r4, r5, r6, lr}
    91c2:	b082      	sub	sp, #8
    91c4:	0004      	movs	r4, r0
    uint8_t prevIndex;

    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    {
        SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
        return LORAWAN_INVALID_PARAMETER;
    91c6:	200a      	movs	r0, #10
    if (TOTAL_NUMBER_OF_SW_TIMERS <= timerId)
    91c8:	2c18      	cmp	r4, #24
    91ca:	d901      	bls.n	91d0 <SwTimerStop+0x10>
        return LORAWAN_SUCCESS;
    }

    SYS_ASSERT_INFO(ASSERT_HAL_TIMER_STOP_FAILURE);
    return LORAWAN_INVALID_REQUEST;
}
    91cc:	b002      	add	sp, #8
    91ce:	bd70      	pop	{r4, r5, r6, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    91d0:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    91d4:	425a      	negs	r2, r3
    91d6:	4153      	adcs	r3, r2
    91d8:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    91da:	b672      	cpsid	i
    91dc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    91e0:	2200      	movs	r2, #0
    91e2:	4b47      	ldr	r3, [pc, #284]	; (9300 <SwTimerStop+0x140>)
    91e4:	701a      	strb	r2, [r3, #0]
	return flags;
    91e6:	9d01      	ldr	r5, [sp, #4]
    swtimerInternalHandler();
    91e8:	4b46      	ldr	r3, [pc, #280]	; (9304 <SwTimerStop+0x144>)
    91ea:	4798      	blx	r3
    if (runningTimers > 0)
    91ec:	4b46      	ldr	r3, [pc, #280]	; (9308 <SwTimerStop+0x148>)
    91ee:	781b      	ldrb	r3, [r3, #0]
    91f0:	2b00      	cmp	r3, #0
    91f2:	d040      	beq.n	9276 <SwTimerStop+0xb6>
        uint8_t timer_count = runningTimers;
    91f4:	4b44      	ldr	r3, [pc, #272]	; (9308 <SwTimerStop+0x148>)
    91f6:	781b      	ldrb	r3, [r3, #0]
    91f8:	b2db      	uxtb	r3, r3
        prevIndex = currIndex = runningTimerQueueHead;
    91fa:	4a44      	ldr	r2, [pc, #272]	; (930c <SwTimerStop+0x14c>)
    91fc:	6816      	ldr	r6, [r2, #0]
    91fe:	b2f1      	uxtb	r1, r6
        while (timer_count > 0)
    9200:	2b00      	cmp	r3, #0
    9202:	d038      	beq.n	9276 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    9204:	428c      	cmp	r4, r1
    9206:	d00b      	beq.n	9220 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    9208:	4841      	ldr	r0, [pc, #260]	; (9310 <SwTimerStop+0x150>)
    920a:	010a      	lsls	r2, r1, #4
    920c:	1882      	adds	r2, r0, r2
    920e:	7b12      	ldrb	r2, [r2, #12]
            timer_count--;
    9210:	3b01      	subs	r3, #1
    9212:	b2db      	uxtb	r3, r3
        while (timer_count > 0)
    9214:	2b00      	cmp	r3, #0
    9216:	d02e      	beq.n	9276 <SwTimerStop+0xb6>
            if (timerId == currIndex)
    9218:	4294      	cmp	r4, r2
    921a:	d001      	beq.n	9220 <SwTimerStop+0x60>
                currIndex = swTimers[currIndex].nextTimer;
    921c:	0011      	movs	r1, r2
    921e:	e7f4      	b.n	920a <SwTimerStop+0x4a>
                if (timerId == runningTimerQueueHead)
    9220:	42a6      	cmp	r6, r4
    9222:	d01d      	beq.n	9260 <SwTimerStop+0xa0>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    9224:	4b3a      	ldr	r3, [pc, #232]	; (9310 <SwTimerStop+0x150>)
    9226:	0122      	lsls	r2, r4, #4
    9228:	189a      	adds	r2, r3, r2
    922a:	7b12      	ldrb	r2, [r2, #12]
    922c:	0109      	lsls	r1, r1, #4
    922e:	1859      	adds	r1, r3, r1
    9230:	730a      	strb	r2, [r1, #12]
                swTimers[timerId].nextTimer  = SWTIMER_INVALID;
    9232:	0122      	lsls	r2, r4, #4
    9234:	4b36      	ldr	r3, [pc, #216]	; (9310 <SwTimerStop+0x150>)
    9236:	189b      	adds	r3, r3, r2
    9238:	22ff      	movs	r2, #255	; 0xff
    923a:	731a      	strb	r2, [r3, #12]
            runningTimers--;
    923c:	4a32      	ldr	r2, [pc, #200]	; (9308 <SwTimerStop+0x148>)
    923e:	7813      	ldrb	r3, [r2, #0]
    9240:	3b01      	subs	r3, #1
    9242:	b2db      	uxtb	r3, r3
    9244:	7013      	strb	r3, [r2, #0]
        swTimers[timerId].timerCb = NULL;
    9246:	0124      	lsls	r4, r4, #4
    9248:	4b31      	ldr	r3, [pc, #196]	; (9310 <SwTimerStop+0x150>)
    924a:	191c      	adds	r4, r3, r4
    924c:	2300      	movs	r3, #0
    924e:	6063      	str	r3, [r4, #4]
        swTimers[timerId].paramCb = NULL;
    9250:	60a3      	str	r3, [r4, #8]
        swTimers[timerId].loaded = false;
    9252:	7363      	strb	r3, [r4, #13]
	if (cpu_irq_is_enabled_flags(flags))
    9254:	33ff      	adds	r3, #255	; 0xff
        return LORAWAN_SUCCESS;
    9256:	2008      	movs	r0, #8
    9258:	422b      	tst	r3, r5
    925a:	d0b7      	beq.n	91cc <SwTimerStop+0xc>
    925c:	2301      	movs	r3, #1
    925e:	e040      	b.n	92e2 <SwTimerStop+0x122>
                    common_tc_compare_stop();
    9260:	4b2c      	ldr	r3, [pc, #176]	; (9314 <SwTimerStop+0x154>)
    9262:	4798      	blx	r3
                    runningTimerQueueHead = swTimers[timerId].nextTimer;
    9264:	0122      	lsls	r2, r4, #4
    9266:	4b2a      	ldr	r3, [pc, #168]	; (9310 <SwTimerStop+0x150>)
    9268:	189b      	adds	r3, r3, r2
    926a:	7b18      	ldrb	r0, [r3, #12]
    926c:	4b27      	ldr	r3, [pc, #156]	; (930c <SwTimerStop+0x14c>)
    926e:	6018      	str	r0, [r3, #0]
                    loadHwTimer(runningTimerQueueHead);
    9270:	4b29      	ldr	r3, [pc, #164]	; (9318 <SwTimerStop+0x158>)
    9272:	4798      	blx	r3
    9274:	e7dd      	b.n	9232 <SwTimerStop+0x72>
        prevIndex = currIndex = expiredTimerQueueHead;
    9276:	4b29      	ldr	r3, [pc, #164]	; (931c <SwTimerStop+0x15c>)
    9278:	6818      	ldr	r0, [r3, #0]
    927a:	b2c2      	uxtb	r2, r0
        while (SWTIMER_INVALID != currIndex)
    927c:	2aff      	cmp	r2, #255	; 0xff
    927e:	d02c      	beq.n	92da <SwTimerStop+0x11a>
            if (timerId == currIndex)
    9280:	4294      	cmp	r4, r2
    9282:	d009      	beq.n	9298 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    9284:	4922      	ldr	r1, [pc, #136]	; (9310 <SwTimerStop+0x150>)
    9286:	0113      	lsls	r3, r2, #4
    9288:	18cb      	adds	r3, r1, r3
    928a:	7b1b      	ldrb	r3, [r3, #12]
        while (SWTIMER_INVALID != currIndex)
    928c:	2bff      	cmp	r3, #255	; 0xff
    928e:	d024      	beq.n	92da <SwTimerStop+0x11a>
            if (timerId == currIndex)
    9290:	429c      	cmp	r4, r3
    9292:	d001      	beq.n	9298 <SwTimerStop+0xd8>
                currIndex = swTimers[currIndex].nextTimer;
    9294:	001a      	movs	r2, r3
    9296:	e7f6      	b.n	9286 <SwTimerStop+0xc6>
                if (timerId == expiredTimerQueueHead)
    9298:	42a0      	cmp	r0, r4
    929a:	d00d      	beq.n	92b8 <SwTimerStop+0xf8>
                    swTimers[prevIndex].nextTimer = swTimers[timerId].nextTimer;
    929c:	4b1c      	ldr	r3, [pc, #112]	; (9310 <SwTimerStop+0x150>)
    929e:	0121      	lsls	r1, r4, #4
    92a0:	1859      	adds	r1, r3, r1
    92a2:	7b09      	ldrb	r1, [r1, #12]
    92a4:	0110      	lsls	r0, r2, #4
    92a6:	181b      	adds	r3, r3, r0
    92a8:	7319      	strb	r1, [r3, #12]
                    if (timerId == expiredTimerQueueTail)
    92aa:	4b1d      	ldr	r3, [pc, #116]	; (9320 <SwTimerStop+0x160>)
    92ac:	681b      	ldr	r3, [r3, #0]
    92ae:	429c      	cmp	r4, r3
    92b0:	d1c9      	bne.n	9246 <SwTimerStop+0x86>
                        expiredTimerQueueTail = prevIndex;
    92b2:	4b1b      	ldr	r3, [pc, #108]	; (9320 <SwTimerStop+0x160>)
    92b4:	601a      	str	r2, [r3, #0]
    92b6:	e7c6      	b.n	9246 <SwTimerStop+0x86>
                    if (expiredTimerQueueHead == expiredTimerQueueTail)
    92b8:	4b19      	ldr	r3, [pc, #100]	; (9320 <SwTimerStop+0x160>)
    92ba:	681b      	ldr	r3, [r3, #0]
    92bc:	4298      	cmp	r0, r3
    92be:	d006      	beq.n	92ce <SwTimerStop+0x10e>
                        expiredTimerQueueHead = swTimers[expiredTimerQueueHead].nextTimer;
    92c0:	0100      	lsls	r0, r0, #4
    92c2:	4b13      	ldr	r3, [pc, #76]	; (9310 <SwTimerStop+0x150>)
    92c4:	1818      	adds	r0, r3, r0
    92c6:	7b02      	ldrb	r2, [r0, #12]
    92c8:	4b14      	ldr	r3, [pc, #80]	; (931c <SwTimerStop+0x15c>)
    92ca:	601a      	str	r2, [r3, #0]
    92cc:	e7bb      	b.n	9246 <SwTimerStop+0x86>
                        expiredTimerQueueHead = expiredTimerQueueTail = SWTIMER_INVALID;
    92ce:	23ff      	movs	r3, #255	; 0xff
    92d0:	4a13      	ldr	r2, [pc, #76]	; (9320 <SwTimerStop+0x160>)
    92d2:	6013      	str	r3, [r2, #0]
    92d4:	4a11      	ldr	r2, [pc, #68]	; (931c <SwTimerStop+0x15c>)
    92d6:	6013      	str	r3, [r2, #0]
    92d8:	e7b5      	b.n	9246 <SwTimerStop+0x86>
    92da:	23ff      	movs	r3, #255	; 0xff
    92dc:	422b      	tst	r3, r5
    92de:	d00a      	beq.n	92f6 <SwTimerStop+0x136>
    92e0:	2300      	movs	r3, #0
		cpu_irq_enable();
    92e2:	2101      	movs	r1, #1
    92e4:	4a06      	ldr	r2, [pc, #24]	; (9300 <SwTimerStop+0x140>)
    92e6:	7011      	strb	r1, [r2, #0]
    92e8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    92ec:	b662      	cpsie	i
    if (timerStopReqStatus)
    92ee:	2b00      	cmp	r3, #0
    92f0:	d103      	bne.n	92fa <SwTimerStop+0x13a>
    return LORAWAN_INVALID_REQUEST;
    92f2:	2015      	movs	r0, #21
    92f4:	e76a      	b.n	91cc <SwTimerStop+0xc>
    92f6:	2015      	movs	r0, #21
    92f8:	e768      	b.n	91cc <SwTimerStop+0xc>
        return LORAWAN_SUCCESS;
    92fa:	2008      	movs	r0, #8
    92fc:	e766      	b.n	91cc <SwTimerStop+0xc>
    92fe:	46c0      	nop			; (mov r8, r8)
    9300:	20000008 	.word	0x20000008
    9304:	00008d39 	.word	0x00008d39
    9308:	20000fa0 	.word	0x20000fa0
    930c:	20000f9c 	.word	0x20000f9c
    9310:	200016c8 	.word	0x200016c8
    9314:	0000ae55 	.word	0x0000ae55
    9318:	00008ca1 	.word	0x00008ca1
    931c:	20000f94 	.word	0x20000f94
    9320:	20000f98 	.word	0x20000f98

00009324 <SwTimerRunRemainingTime>:
{
    9324:	b5f0      	push	{r4, r5, r6, r7, lr}
    9326:	b083      	sub	sp, #12
    9328:	0005      	movs	r5, r0
    void * timerCb = (void*)(swTimers[runningTimerQueueHead].timerCb);
    932a:	4b0b      	ldr	r3, [pc, #44]	; (9358 <SwTimerRunRemainingTime+0x34>)
    932c:	681c      	ldr	r4, [r3, #0]
    932e:	0122      	lsls	r2, r4, #4
    9330:	4b0a      	ldr	r3, [pc, #40]	; (935c <SwTimerRunRemainingTime+0x38>)
    9332:	189b      	adds	r3, r3, r2
    9334:	685e      	ldr	r6, [r3, #4]
    void *paramCb = swTimers[runningTimerQueueHead].paramCb;
    9336:	689f      	ldr	r7, [r3, #8]
    uint8_t timerId = runningTimerQueueHead;
    9338:	b2e4      	uxtb	r4, r4
    if (LORAWAN_SUCCESS == SwTimerStop(runningTimerQueueHead))
    933a:	0020      	movs	r0, r4
    933c:	4b08      	ldr	r3, [pc, #32]	; (9360 <SwTimerRunRemainingTime+0x3c>)
    933e:	4798      	blx	r3
    9340:	2808      	cmp	r0, #8
    9342:	d001      	beq.n	9348 <SwTimerRunRemainingTime+0x24>
}
    9344:	b003      	add	sp, #12
    9346:	bdf0      	pop	{r4, r5, r6, r7, pc}
        SwTimerStart(timerId, offset, SW_TIMEOUT_RELATIVE, timerCb, paramCb);
    9348:	9700      	str	r7, [sp, #0]
    934a:	0033      	movs	r3, r6
    934c:	2200      	movs	r2, #0
    934e:	0029      	movs	r1, r5
    9350:	0020      	movs	r0, r4
    9352:	4c04      	ldr	r4, [pc, #16]	; (9364 <SwTimerRunRemainingTime+0x40>)
    9354:	47a0      	blx	r4
}
    9356:	e7f5      	b.n	9344 <SwTimerRunRemainingTime+0x20>
    9358:	20000f9c 	.word	0x20000f9c
    935c:	200016c8 	.word	0x200016c8
    9360:	000091c1 	.word	0x000091c1
    9364:	00008ebd 	.word	0x00008ebd

00009368 <SystemTimerSuspend>:

/**************************************************************************//**
\brief Suspends the software timer
******************************************************************************/
void SystemTimerSuspend(void)
{
    9368:	b570      	push	{r4, r5, r6, lr}
    time |= ((uint64_t) sysTimeOvf) << 32;
    936a:	4b07      	ldr	r3, [pc, #28]	; (9388 <SystemTimerSuspend+0x20>)
    936c:	681c      	ldr	r4, [r3, #0]
    time |= ((uint64_t) sysTime) << 16;
    936e:	4b07      	ldr	r3, [pc, #28]	; (938c <SystemTimerSuspend+0x24>)
    9370:	881d      	ldrh	r5, [r3, #0]
    9372:	042d      	lsls	r5, r5, #16
    time |= (uint64_t) common_tc_read_count();
    9374:	4b06      	ldr	r3, [pc, #24]	; (9390 <SystemTimerSuspend+0x28>)
    9376:	4798      	blx	r3
    sysTimeLastKnown = gettime();
    9378:	4b06      	ldr	r3, [pc, #24]	; (9394 <SystemTimerSuspend+0x2c>)
    time |= (uint64_t) common_tc_read_count();
    937a:	4328      	orrs	r0, r5
    937c:	6018      	str	r0, [r3, #0]
    937e:	605c      	str	r4, [r3, #4]
    common_tc_stop();
    9380:	4b05      	ldr	r3, [pc, #20]	; (9398 <SystemTimerSuspend+0x30>)
    9382:	4798      	blx	r3
}
    9384:	bd70      	pop	{r4, r5, r6, pc}
    9386:	46c0      	nop			; (mov r8, r8)
    9388:	2000185c 	.word	0x2000185c
    938c:	20001858 	.word	0x20001858
    9390:	0000ae09 	.word	0x0000ae09
    9394:	20000fa8 	.word	0x20000fa8
    9398:	0000ae95 	.word	0x0000ae95

0000939c <SystemTimerSync>:
/**************************************************************************//**
\brief Resumes the software timer by offseting it with given time
\param[in] timeToSync Amount of duration to offset from known system time
******************************************************************************/
void SystemTimerSync(uint64_t timeToSync)
{
    939c:	b570      	push	{r4, r5, r6, lr}
    uint8_t timerId;
    uint16_t adjustOffset;

    sysTimeLastKnown += timeToSync;
    939e:	4b22      	ldr	r3, [pc, #136]	; (9428 <SystemTimerSync+0x8c>)
    93a0:	681c      	ldr	r4, [r3, #0]
    93a2:	685d      	ldr	r5, [r3, #4]
    93a4:	1900      	adds	r0, r0, r4
    93a6:	4169      	adcs	r1, r5
    93a8:	6018      	str	r0, [r3, #0]
    93aa:	6059      	str	r1, [r3, #4]

    /* 1. Update system time */
    sysTimeOvf = (uint32_t) (sysTimeLastKnown >> 32);
    93ac:	4b1f      	ldr	r3, [pc, #124]	; (942c <SystemTimerSync+0x90>)
    93ae:	6019      	str	r1, [r3, #0]
    sysTime = (uint16_t) ((sysTimeLastKnown >> SWTIMER_SYSTIME_SHIFTMASK) & 0xffff);
    93b0:	0c02      	lsrs	r2, r0, #16
    93b2:	4b1f      	ldr	r3, [pc, #124]	; (9430 <SystemTimerSync+0x94>)
    93b4:	801a      	strh	r2, [r3, #0]

    /* 2. Adjust expiration of running timers */
    adjustOffset = (uint16_t) sysTimeLastKnown;
    93b6:	b280      	uxth	r0, r0
    timerId = runningTimerQueueHead;
    93b8:	4b1e      	ldr	r3, [pc, #120]	; (9434 <SystemTimerSync+0x98>)
    93ba:	781b      	ldrb	r3, [r3, #0]
    for (uint8_t index = 0; index < runningTimers; index++)
    93bc:	4a1e      	ldr	r2, [pc, #120]	; (9438 <SystemTimerSync+0x9c>)
    93be:	7812      	ldrb	r2, [r2, #0]
    93c0:	2a00      	cmp	r2, #0
    93c2:	d012      	beq.n	93ea <SystemTimerSync+0x4e>
    93c4:	2200      	movs	r2, #0
    {
        if (SWTIMER_INVALID != timerId)
        {
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    93c6:	4c1d      	ldr	r4, [pc, #116]	; (943c <SystemTimerSync+0xa0>)
    for (uint8_t index = 0; index < runningTimers; index++)
    93c8:	4d1b      	ldr	r5, [pc, #108]	; (9438 <SystemTimerSync+0x9c>)
    93ca:	e005      	b.n	93d8 <SystemTimerSync+0x3c>
    93cc:	3201      	adds	r2, #1
    93ce:	b2d2      	uxtb	r2, r2
    93d0:	7829      	ldrb	r1, [r5, #0]
    93d2:	b2c9      	uxtb	r1, r1
    93d4:	4291      	cmp	r1, r2
    93d6:	d908      	bls.n	93ea <SystemTimerSync+0x4e>
        if (SWTIMER_INVALID != timerId)
    93d8:	2bff      	cmp	r3, #255	; 0xff
    93da:	d0f7      	beq.n	93cc <SystemTimerSync+0x30>
            swTimers[timerId].absoluteExpiryTime -= adjustOffset;
    93dc:	011b      	lsls	r3, r3, #4
    93de:	5919      	ldr	r1, [r3, r4]
    93e0:	1a09      	subs	r1, r1, r0
    93e2:	5119      	str	r1, [r3, r4]
            timerId = swTimers[timerId].nextTimer;
    93e4:	18e3      	adds	r3, r4, r3
    93e6:	7b1b      	ldrb	r3, [r3, #12]
    93e8:	e7f0      	b.n	93cc <SystemTimerSync+0x30>
        }
    }

    /* 3. Start hardware timer */
    common_tc_init();
    93ea:	4b15      	ldr	r3, [pc, #84]	; (9440 <SystemTimerSync+0xa4>)
    93ec:	4798      	blx	r3
    set_common_tc_overflow_callback(hwTimerOverflowCallback);
    93ee:	4815      	ldr	r0, [pc, #84]	; (9444 <SystemTimerSync+0xa8>)
    93f0:	4b15      	ldr	r3, [pc, #84]	; (9448 <SystemTimerSync+0xac>)
    93f2:	4798      	blx	r3
    set_common_tc_expiry_callback(hwTimerExpiryCallback);
    93f4:	4815      	ldr	r0, [pc, #84]	; (944c <SystemTimerSync+0xb0>)
    93f6:	4b16      	ldr	r3, [pc, #88]	; (9450 <SystemTimerSync+0xb4>)
    93f8:	4798      	blx	r3

    /* 4. Resume timer queue operations */
    if (runningTimers && (SWTIMER_INVALID != runningTimerQueueHead))
    93fa:	4b0f      	ldr	r3, [pc, #60]	; (9438 <SystemTimerSync+0x9c>)
    93fc:	781b      	ldrb	r3, [r3, #0]
    93fe:	2b00      	cmp	r3, #0
    9400:	d009      	beq.n	9416 <SystemTimerSync+0x7a>
    9402:	4b0c      	ldr	r3, [pc, #48]	; (9434 <SystemTimerSync+0x98>)
    9404:	681b      	ldr	r3, [r3, #0]
    9406:	2bff      	cmp	r3, #255	; 0xff
    9408:	d005      	beq.n	9416 <SystemTimerSync+0x7a>
    {
        uint32_t remainingTime = SwTimerNextExpiryDuration();
    940a:	4b12      	ldr	r3, [pc, #72]	; (9454 <SystemTimerSync+0xb8>)
    940c:	4798      	blx	r3

        if (SWTIMER_MIN_TIMEOUT > remainingTime)
    940e:	28fe      	cmp	r0, #254	; 0xfe
    9410:	d902      	bls.n	9418 <SystemTimerSync+0x7c>
        else
        {
            /*
            * There is some time left in head timer, so restart it.
            */
            SwTimerRunRemainingTime(remainingTime);
    9412:	4b11      	ldr	r3, [pc, #68]	; (9458 <SystemTimerSync+0xbc>)
    9414:	4798      	blx	r3
        }
    }
}
    9416:	bd70      	pop	{r4, r5, r6, pc}
            isTimerTriggered = true;
    9418:	2201      	movs	r2, #1
    941a:	4b10      	ldr	r3, [pc, #64]	; (945c <SystemTimerSync+0xc0>)
    941c:	701a      	strb	r2, [r3, #0]
            SYSTEM_PostTask(TIMER_TASK_ID);
    941e:	2001      	movs	r0, #1
    9420:	4b0f      	ldr	r3, [pc, #60]	; (9460 <SystemTimerSync+0xc4>)
    9422:	4798      	blx	r3
    9424:	e7f7      	b.n	9416 <SystemTimerSync+0x7a>
    9426:	46c0      	nop			; (mov r8, r8)
    9428:	20000fa8 	.word	0x20000fa8
    942c:	2000185c 	.word	0x2000185c
    9430:	20001858 	.word	0x20001858
    9434:	20000f9c 	.word	0x20000f9c
    9438:	20000fa0 	.word	0x20000fa0
    943c:	200016c8 	.word	0x200016c8
    9440:	0000af1d 	.word	0x0000af1d
    9444:	00008be9 	.word	0x00008be9
    9448:	0000afa1 	.word	0x0000afa1
    944c:	00008bc1 	.word	0x00008bc1
    9450:	0000afad 	.word	0x0000afad
    9454:	000090a5 	.word	0x000090a5
    9458:	00009325 	.word	0x00009325
    945c:	2000185a 	.word	0x2000185a
    9460:	000094e1 	.word	0x000094e1

00009464 <Stack_Init>:
/**************************************************************************//**
\brief Initializes the system. This is the first stack function to be called
       by the application in the main() function.
******************************************************************************/
void Stack_Init(void)
{
    9464:	b510      	push	{r4, lr}
	
	/* LORAWAN_Init() should have been called form here, 
	   but parser application has a round-about way to call it now */
 
	/* Post application task to initiate the execution from there */
	SYSTEM_PostTask(APP_TASK_ID);
    9466:	2010      	movs	r0, #16
    9468:	4b01      	ldr	r3, [pc, #4]	; (9470 <Stack_Init+0xc>)
    946a:	4798      	blx	r3
}
    946c:	bd10      	pop	{r4, pc}
    946e:	46c0      	nop			; (mov r8, r8)
    9470:	000094e1 	.word	0x000094e1

00009474 <SYSTEM_RunTasks>:
/************************************************************************/
/*********************************************************************//**
\brief System tasks execution entry point
*************************************************************************/
void SYSTEM_RunTasks(void)
{
    9474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if ((1 << SYSTEM_TASK_ID_COUNT) > sysTaskFlag)
    9476:	4b16      	ldr	r3, [pc, #88]	; (94d0 <SYSTEM_RunTasks+0x5c>)
    9478:	881b      	ldrh	r3, [r3, #0]
    947a:	b29b      	uxth	r3, r3
    947c:	2b1f      	cmp	r3, #31
    947e:	d922      	bls.n	94c6 <SYSTEM_RunTasks+0x52>
    9480:	e7fe      	b.n	9480 <SYSTEM_RunTasks+0xc>
    { /* Only valid task bits are set */
        while (sysTaskFlag)
        { /* One or more task are pending to execute */
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
            {
                if ((1 << taskId) & sysTaskFlag)
    9482:	2500      	movs	r5, #0
                    /*
                    * Reset the task bit since it is to be executed now.
                    * It is done inside atomic section to avoid any interrupt context
                    * corrupting the bits.
                    */
                    ATOMIC_SECTION_ENTER
    9484:	4b13      	ldr	r3, [pc, #76]	; (94d4 <SYSTEM_RunTasks+0x60>)
    9486:	4798      	blx	r3
                    sysTaskFlag &= ~(1 << taskId);
    9488:	4911      	ldr	r1, [pc, #68]	; (94d0 <SYSTEM_RunTasks+0x5c>)
    948a:	880b      	ldrh	r3, [r1, #0]
    948c:	2201      	movs	r2, #1
    948e:	40aa      	lsls	r2, r5
    9490:	4393      	bics	r3, r2
    9492:	800b      	strh	r3, [r1, #0]
                    ATOMIC_SECTION_EXIT
    9494:	4b10      	ldr	r3, [pc, #64]	; (94d8 <SYSTEM_RunTasks+0x64>)
    9496:	4798      	blx	r3

                    /* Return value is not used now, can be used later */
                    taskHandlers[taskId]();
    9498:	00ad      	lsls	r5, r5, #2
    949a:	4b10      	ldr	r3, [pc, #64]	; (94dc <SYSTEM_RunTasks+0x68>)
    949c:	58eb      	ldr	r3, [r5, r3]
    949e:	4798      	blx	r3
                if ((1 << taskId) & sysTaskFlag)
    94a0:	2101      	movs	r1, #1
        while (sysTaskFlag)
    94a2:	883b      	ldrh	r3, [r7, #0]
    94a4:	b29b      	uxth	r3, r3
    94a6:	2b00      	cmp	r3, #0
    94a8:	d011      	beq.n	94ce <SYSTEM_RunTasks+0x5a>
                if ((1 << taskId) & sysTaskFlag)
    94aa:	8823      	ldrh	r3, [r4, #0]
    94ac:	420b      	tst	r3, r1
    94ae:	d1e8      	bne.n	9482 <SYSTEM_RunTasks+0xe>
    94b0:	2201      	movs	r2, #1
    94b2:	8833      	ldrh	r3, [r6, #0]
    94b4:	b29b      	uxth	r3, r3
    94b6:	0015      	movs	r5, r2
    94b8:	4113      	asrs	r3, r2
    94ba:	4219      	tst	r1, r3
    94bc:	d1e2      	bne.n	9484 <SYSTEM_RunTasks+0x10>
    94be:	3201      	adds	r2, #1
            for (uint16_t taskId = 0; taskId < SYSTEM_TASK_ID_COUNT; taskId++)
    94c0:	2a05      	cmp	r2, #5
    94c2:	d1f6      	bne.n	94b2 <SYSTEM_RunTasks+0x3e>
    94c4:	e7ed      	b.n	94a2 <SYSTEM_RunTasks+0x2e>
        while (sysTaskFlag)
    94c6:	4f02      	ldr	r7, [pc, #8]	; (94d0 <SYSTEM_RunTasks+0x5c>)
                if ((1 << taskId) & sysTaskFlag)
    94c8:	003c      	movs	r4, r7
    94ca:	003e      	movs	r6, r7
    94cc:	e7e8      	b.n	94a0 <SYSTEM_RunTasks+0x2c>
        * Can happen only due to corruption, so halt
        * TODO : replace this with assert implementation
        */
        while(1);
    }
}
    94ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    94d0:	20000fb0 	.word	0x20000fb0
    94d4:	000033ed 	.word	0x000033ed
    94d8:	000033f9 	.word	0x000033f9
    94dc:	0001add0 	.word	0x0001add0

000094e0 <SYSTEM_PostTask>:

\param[in] task - ID of the posted task.
*************************************************************************/

void SYSTEM_PostTask(SYSTEM_Task_t task)
{
    94e0:	b510      	push	{r4, lr}
    94e2:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    94e4:	4b04      	ldr	r3, [pc, #16]	; (94f8 <SYSTEM_PostTask+0x18>)
    94e6:	4798      	blx	r3
    sysTaskFlag |= task;
    94e8:	4b04      	ldr	r3, [pc, #16]	; (94fc <SYSTEM_PostTask+0x1c>)
    94ea:	8818      	ldrh	r0, [r3, #0]
    94ec:	4320      	orrs	r0, r4
    94ee:	8018      	strh	r0, [r3, #0]
    ATOMIC_SECTION_EXIT
    94f0:	4b03      	ldr	r3, [pc, #12]	; (9500 <SYSTEM_PostTask+0x20>)
    94f2:	4798      	blx	r3
}
    94f4:	bd10      	pop	{r4, pc}
    94f6:	46c0      	nop			; (mov r8, r8)
    94f8:	000033ed 	.word	0x000033ed
    94fc:	20000fb0 	.word	0x20000fb0
    9500:	000033f9 	.word	0x000033f9

00009504 <SYSTEM_ReadyToSleep>:

\return 'true' if the system is ready, 'false' otherwise
*************************************************************************/
bool SYSTEM_ReadyToSleep(void)
{
    return !(sysTaskFlag & 0xffff);
    9504:	4b03      	ldr	r3, [pc, #12]	; (9514 <SYSTEM_ReadyToSleep+0x10>)
    9506:	8818      	ldrh	r0, [r3, #0]
    9508:	b280      	uxth	r0, r0
    950a:	4243      	negs	r3, r0
    950c:	4158      	adcs	r0, r3
    950e:	b2c0      	uxtb	r0, r0
}
    9510:	4770      	bx	lr
    9512:	46c0      	nop			; (mov r8, r8)
    9514:	20000fb0 	.word	0x20000fb0

00009518 <Radio_WriteMode>:
\param newModulation	- Sets the modulation.
\param blocking			- Sets if its blocking call or not.
\return					- none.
*************************************************************************/
void Radio_WriteMode(RadioMode_t newMode, RadioModulation_t newModulation, uint8_t blocking)
{
    9518:	b5f0      	push	{r4, r5, r6, r7, lr}
    951a:	46d6      	mov	lr, sl
    951c:	464f      	mov	r7, r9
    951e:	b580      	push	{r7, lr}
    9520:	b083      	sub	sp, #12
    9522:	9201      	str	r2, [sp, #4]
    uint8_t opMode;
    uint8_t dioMapping;
    RadioModulation_t currentModulation;
    RadioMode_t currentMode;

    if ((MODULATION_FSK == newModulation) &&
    9524:	2900      	cmp	r1, #0
    9526:	d102      	bne.n	952e <Radio_WriteMode+0x16>
    9528:	1f83      	subs	r3, r0, #6
    952a:	2b01      	cmp	r3, #1
    952c:	d92a      	bls.n	9584 <Radio_WriteMode+0x6c>
        // Unavailable modes for FSK. Just return.
        return;
    }

    // Sanity enforcement on parameters
    newMode &= 0x07;
    952e:	2307      	movs	r3, #7
    9530:	4699      	mov	r9, r3
    9532:	001c      	movs	r4, r3
    9534:	4004      	ands	r4, r0
    newModulation &= 0x01;
    9536:	2601      	movs	r6, #1
    9538:	400e      	ands	r6, r1

    opMode = RADIO_RegisterRead(REG_OPMODE);
    953a:	2001      	movs	r0, #1
    953c:	4b2b      	ldr	r3, [pc, #172]	; (95ec <Radio_WriteMode+0xd4>)
    953e:	4798      	blx	r3
    9540:	0005      	movs	r5, r0
    9542:	0007      	movs	r7, r0

    if ((opMode & 0x80) != 0)
    9544:	b243      	sxtb	r3, r0
    9546:	469a      	mov	sl, r3
    else
    {
        currentModulation = MODULATION_FSK;
    }

    currentMode = opMode & 0x07;
    9548:	464b      	mov	r3, r9
    954a:	4003      	ands	r3, r0

    // If we need to change modulation, we need to do this in sleep mode.
    // Otherwise, we can go straight to changing the current mode to newMode.
    if (newModulation != currentModulation)
    954c:	4652      	mov	r2, sl
    954e:	0fd2      	lsrs	r2, r2, #31
    9550:	4296      	cmp	r6, r2
    9552:	d00a      	beq.n	956a <Radio_WriteMode+0x52>
    {
        // Go to sleep
        if (MODE_SLEEP != currentMode)
    9554:	2b00      	cmp	r3, #0
    9556:	d11a      	bne.n	958e <Radio_WriteMode+0x76>
            // Clear mode bits, effectively going to sleep
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
            currentMode = MODE_SLEEP;
        }
        // Change modulation
        if (MODULATION_FSK == newModulation)
    9558:	2e00      	cmp	r6, #0
    955a:	d11e      	bne.n	959a <Radio_WriteMode+0x82>
        {
            // Clear MSB and sleep bits to make it stay in sleep
            opMode = opMode & (~0x87);
    955c:	2778      	movs	r7, #120	; 0x78
    955e:	402f      	ands	r7, r5
        else
        {
            // LoRa mode. Set MSB and clear sleep bits to make it stay in sleep
            opMode = 0x80 | (opMode & (~0x87));
        }
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    9560:	0039      	movs	r1, r7
    9562:	2001      	movs	r0, #1
    9564:	4b22      	ldr	r3, [pc, #136]	; (95f0 <Radio_WriteMode+0xd8>)
    9566:	4798      	blx	r3
    9568:	2300      	movs	r3, #0

    // From here on currentModulation is no longer current, we will use
    // newModulation instead as it reflects the chip configuration.
    // opMode reflects the actual configuration of the chip.

    if (newMode != currentMode)
    956a:	42a3      	cmp	r3, r4
    956c:	d00a      	beq.n	9584 <Radio_WriteMode+0x6c>
    {
        // If we need to block until the mode switch is ready, configure the
        // DIO5 pin to relay this information.
        if ((MODE_SLEEP != newMode) && (1 == blocking))
    956e:	2c00      	cmp	r4, #0
    9570:	d030      	beq.n	95d4 <Radio_WriteMode+0xbc>
    9572:	9b01      	ldr	r3, [sp, #4]
    9574:	2b01      	cmp	r3, #1
    9576:	d016      	beq.n	95a6 <Radio_WriteMode+0x8e>
            }
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
        }

        // Do the actual mode switch.
        opMode &= ~0x07;                // Clear old mode bits
    9578:	21f8      	movs	r1, #248	; 0xf8
    957a:	4039      	ands	r1, r7
        opMode |= newMode;              // Set new mode bits
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    957c:	4321      	orrs	r1, r4
    957e:	2001      	movs	r0, #1
    9580:	4b1b      	ldr	r3, [pc, #108]	; (95f0 <Radio_WriteMode+0xd8>)
    9582:	4798      	blx	r3
                SystemBlockingWaitMs(1);
            }
        }
    }
#endif
}
    9584:	b003      	add	sp, #12
    9586:	bc0c      	pop	{r2, r3}
    9588:	4691      	mov	r9, r2
    958a:	469a      	mov	sl, r3
    958c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            RADIO_RegisterWrite(REG_OPMODE, opMode & (~0x07));
    958e:	21f8      	movs	r1, #248	; 0xf8
    9590:	4001      	ands	r1, r0
    9592:	2001      	movs	r0, #1
    9594:	4b16      	ldr	r3, [pc, #88]	; (95f0 <Radio_WriteMode+0xd8>)
    9596:	4798      	blx	r3
    9598:	e7de      	b.n	9558 <Radio_WriteMode+0x40>
            opMode = 0x80 | (opMode & (~0x87));
    959a:	2778      	movs	r7, #120	; 0x78
    959c:	4653      	mov	r3, sl
    959e:	401f      	ands	r7, r3
    95a0:	2180      	movs	r1, #128	; 0x80
    95a2:	430f      	orrs	r7, r1
    95a4:	e7dc      	b.n	9560 <Radio_WriteMode+0x48>
            dioMapping = RADIO_RegisterRead(REG_DIOMAPPING2);
    95a6:	2041      	movs	r0, #65	; 0x41
    95a8:	4b10      	ldr	r3, [pc, #64]	; (95ec <Radio_WriteMode+0xd4>)
    95aa:	4798      	blx	r3
            if (MODULATION_FSK == newModulation)
    95ac:	2e00      	cmp	r6, #0
    95ae:	d10e      	bne.n	95ce <Radio_WriteMode+0xb6>
                dioMapping |= 0x30;     // DIO5 = 11 means ModeReady in FSK mode
    95b0:	2130      	movs	r1, #48	; 0x30
    95b2:	4301      	orrs	r1, r0
    95b4:	b2c9      	uxtb	r1, r1
            RADIO_RegisterWrite(REG_DIOMAPPING2, dioMapping);
    95b6:	2041      	movs	r0, #65	; 0x41
    95b8:	4d0d      	ldr	r5, [pc, #52]	; (95f0 <Radio_WriteMode+0xd8>)
    95ba:	47a8      	blx	r5
        opMode &= ~0x07;                // Clear old mode bits
    95bc:	21f8      	movs	r1, #248	; 0xf8
    95be:	4039      	ands	r1, r7
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    95c0:	4321      	orrs	r1, r4
    95c2:	2001      	movs	r0, #1
    95c4:	47a8      	blx	r5
			   delay_ms(1);
    95c6:	2001      	movs	r0, #1
    95c8:	4b0a      	ldr	r3, [pc, #40]	; (95f4 <Radio_WriteMode+0xdc>)
    95ca:	4798      	blx	r3
    95cc:	e7da      	b.n	9584 <Radio_WriteMode+0x6c>
                dioMapping &= ~0x30;    // DIO5 = 00 means ModeReady in LoRa mode
    95ce:	21cf      	movs	r1, #207	; 0xcf
    95d0:	4001      	ands	r1, r0
    95d2:	e7f0      	b.n	95b6 <Radio_WriteMode+0x9e>
        opMode &= ~0x07;                // Clear old mode bits
    95d4:	21f8      	movs	r1, #248	; 0xf8
        RADIO_RegisterWrite(REG_OPMODE, opMode);
    95d6:	4039      	ands	r1, r7
    95d8:	2001      	movs	r0, #1
    95da:	4b05      	ldr	r3, [pc, #20]	; (95f0 <Radio_WriteMode+0xd8>)
    95dc:	4798      	blx	r3
        if (1 == blocking)
    95de:	9b01      	ldr	r3, [sp, #4]
    95e0:	2b01      	cmp	r3, #1
    95e2:	d1cf      	bne.n	9584 <Radio_WriteMode+0x6c>
                SystemBlockingWaitMs(1);
    95e4:	2001      	movs	r0, #1
    95e6:	4b04      	ldr	r3, [pc, #16]	; (95f8 <Radio_WriteMode+0xe0>)
    95e8:	4798      	blx	r3
    95ea:	e7cb      	b.n	9584 <Radio_WriteMode+0x6c>
    95ec:	000031b5 	.word	0x000031b5
    95f0:	0000318d 	.word	0x0000318d
    95f4:	00000181 	.word	0x00000181
    95f8:	000033d1 	.word	0x000033d1

000095fc <RADIO_FHSSChangeChannel>:

\param		- none	
\return		- none.
*************************************************************************/
void RADIO_FHSSChangeChannel(void)
{
    95fc:	b500      	push	{lr}
    95fe:	b083      	sub	sp, #12
    uint32_t freq;
    RADIO_RegisterRead(REG_LORA_IRQFLAGS);
    9600:	2012      	movs	r0, #18
    9602:	4b0d      	ldr	r3, [pc, #52]	; (9638 <RADIO_FHSSChangeChannel+0x3c>)
    9604:	4798      	blx	r3

    if (radioConfiguration.frequencyHopPeriod)
    9606:	4b0d      	ldr	r3, [pc, #52]	; (963c <RADIO_FHSSChangeChannel+0x40>)
    9608:	8adb      	ldrh	r3, [r3, #22]
    960a:	2b00      	cmp	r3, #0
    960c:	d007      	beq.n	961e <RADIO_FHSSChangeChannel+0x22>
    {
        if ((radioConfiguration.radioCallback) &&
    960e:	4b0b      	ldr	r3, [pc, #44]	; (963c <RADIO_FHSSChangeChannel+0x40>)
    9610:	691b      	ldr	r3, [r3, #16]
    9612:	2b00      	cmp	r3, #0
    9614:	d003      	beq.n	961e <RADIO_FHSSChangeChannel+0x22>
            (1 == radioCallbackMask.BitMask.radioFhssfreqCallback))
    9616:	4a0a      	ldr	r2, [pc, #40]	; (9640 <RADIO_FHSSChangeChannel+0x44>)
    9618:	7812      	ldrb	r2, [r2, #0]
        if ((radioConfiguration.radioCallback) &&
    961a:	0692      	lsls	r2, r2, #26
    961c:	d405      	bmi.n	962a <RADIO_FHSSChangeChannel+0x2e>
            Radio_WriteFrequency(freq);
        }
    }

    // Clear FHSSChangeChannel interrupt
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 1 << SHIFT1);
    961e:	2102      	movs	r1, #2
    9620:	2012      	movs	r0, #18
    9622:	4b08      	ldr	r3, [pc, #32]	; (9644 <RADIO_FHSSChangeChannel+0x48>)
    9624:	4798      	blx	r3
}
    9626:	b003      	add	sp, #12
    9628:	bd00      	pop	{pc}
            radioConfiguration.radioCallback(RADIO_FHSS_NEXT_FREQ_CALLBACK, (void *)&freq);
    962a:	a901      	add	r1, sp, #4
    962c:	2020      	movs	r0, #32
    962e:	4798      	blx	r3
            Radio_WriteFrequency(freq);
    9630:	9801      	ldr	r0, [sp, #4]
    9632:	4b05      	ldr	r3, [pc, #20]	; (9648 <RADIO_FHSSChangeChannel+0x4c>)
    9634:	4798      	blx	r3
    9636:	e7f2      	b.n	961e <RADIO_FHSSChangeChannel+0x22>
    9638:	000031b5 	.word	0x000031b5
    963c:	20001860 	.word	0x20001860
    9640:	20001d8e 	.word	0x20001d8e
    9644:	0000318d 	.word	0x0000318d
    9648:	0000f4dd 	.word	0x0000f4dd

0000964c <RADIO_ReadRandom>:

\param		- none	
\return		- returns the random number generated.
*************************************************************************/
uint16_t RADIO_ReadRandom(void)
{
    964c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
    uint16_t retVal;
    retVal = 0;
	
	// Turn on the RF switch.
	Radio_EnableRfControl(RADIO_RFCTRL_RX); 
    964e:	2000      	movs	r0, #0
    9650:	4b1a      	ldr	r3, [pc, #104]	; (96bc <RADIO_ReadRandom+0x70>)
    9652:	4798      	blx	r3
	// Enabling Radio Clock
	Radio_SetClockInput();
    9654:	4b1a      	ldr	r3, [pc, #104]	; (96c0 <RADIO_ReadRandom+0x74>)
    9656:	4798      	blx	r3
	
    // Mask all interrupts, do many measurements of RSSI
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    9658:	2201      	movs	r2, #1
    965a:	2101      	movs	r1, #1
    965c:	2000      	movs	r0, #0
    965e:	4c19      	ldr	r4, [pc, #100]	; (96c4 <RADIO_ReadRandom+0x78>)
    9660:	47a0      	blx	r4
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0xFF);
    9662:	21ff      	movs	r1, #255	; 0xff
    9664:	2011      	movs	r0, #17
    9666:	4b18      	ldr	r3, [pc, #96]	; (96c8 <RADIO_ReadRandom+0x7c>)
    9668:	4798      	blx	r3
    Radio_WriteMode(MODE_RXCONT, MODULATION_LORA, 1);
    966a:	2201      	movs	r2, #1
    966c:	2101      	movs	r1, #1
    966e:	2005      	movs	r0, #5
    9670:	47a0      	blx	r4
    9672:	2410      	movs	r4, #16
    retVal = 0;
    9674:	2500      	movs	r5, #0
    for (i = 0; i < 16; i++)
    {
        SystemBlockingWaitMs(1);
    9676:	4f15      	ldr	r7, [pc, #84]	; (96cc <RADIO_ReadRandom+0x80>)
        retVal <<= SHIFT1;
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    9678:	4e15      	ldr	r6, [pc, #84]	; (96d0 <RADIO_ReadRandom+0x84>)
        SystemBlockingWaitMs(1);
    967a:	2001      	movs	r0, #1
    967c:	47b8      	blx	r7
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    967e:	202c      	movs	r0, #44	; 0x2c
    9680:	47b0      	blx	r6
    9682:	2301      	movs	r3, #1
    9684:	4018      	ands	r0, r3
        retVal <<= SHIFT1;
    9686:	006d      	lsls	r5, r5, #1
        retVal |= RADIO_RegisterRead(REG_LORA_RSSIWIDEBAND) & 0x01;
    9688:	4305      	orrs	r5, r0
    968a:	b2ad      	uxth	r5, r5
    968c:	3c01      	subs	r4, #1
    968e:	b2e4      	uxtb	r4, r4
    for (i = 0; i < 16; i++)
    9690:	2c00      	cmp	r4, #0
    9692:	d1f2      	bne.n	967a <RADIO_ReadRandom+0x2e>
    }
	
	// Turning off the RF switch now.
	Radio_DisableRfControl(RADIO_RFCTRL_RX);
    9694:	2000      	movs	r0, #0
    9696:	4b0f      	ldr	r3, [pc, #60]	; (96d4 <RADIO_ReadRandom+0x88>)
    9698:	4798      	blx	r3
	
    // Return radio to sleep
    Radio_WriteMode(MODE_SLEEP, MODULATION_LORA, 1);
    969a:	2201      	movs	r2, #1
    969c:	2101      	movs	r1, #1
    969e:	2000      	movs	r0, #0
    96a0:	4b08      	ldr	r3, [pc, #32]	; (96c4 <RADIO_ReadRandom+0x78>)
    96a2:	4798      	blx	r3
    // Clear interrupts in case any have been generated
    RADIO_RegisterWrite(REG_LORA_IRQFLAGS, 0xFF);
    96a4:	21ff      	movs	r1, #255	; 0xff
    96a6:	2012      	movs	r0, #18
    96a8:	4c07      	ldr	r4, [pc, #28]	; (96c8 <RADIO_ReadRandom+0x7c>)
    96aa:	47a0      	blx	r4
    // Unmask all interrupts
    RADIO_RegisterWrite(REG_LORA_IRQFLAGSMASK, 0x00);
    96ac:	2100      	movs	r1, #0
    96ae:	2011      	movs	r0, #17
    96b0:	47a0      	blx	r4
	// Disabling Radio Clock save power
	Radio_ResetClockInput();
    96b2:	4b09      	ldr	r3, [pc, #36]	; (96d8 <RADIO_ReadRandom+0x8c>)
    96b4:	4798      	blx	r3
	
    return retVal;
}
    96b6:	0028      	movs	r0, r5
    96b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    96ba:	46c0      	nop			; (mov r8, r8)
    96bc:	0000fda1 	.word	0x0000fda1
    96c0:	00010245 	.word	0x00010245
    96c4:	00009519 	.word	0x00009519
    96c8:	0000318d 	.word	0x0000318d
    96cc:	000033d1 	.word	0x000033d1
    96d0:	000031b5 	.word	0x000031b5
    96d4:	0000fec9 	.word	0x0000fec9
    96d8:	00010389 	.word	0x00010389

000096dc <Radio_ReadRssi>:

\param rssi	- The RSSI measured in the channel.
\return		- ERR_NONE. Other types are not used now.
*************************************************************************/
RadioError_t Radio_ReadRssi(int16_t *rssi)
{
    96dc:	b510      	push	{r4, lr}
    96de:	0004      	movs	r4, r0
	if (MODULATION_LORA == radioConfiguration.modulation)
    96e0:	2334      	movs	r3, #52	; 0x34
    96e2:	4a11      	ldr	r2, [pc, #68]	; (9728 <Radio_ReadRssi+0x4c>)
    96e4:	5cd3      	ldrb	r3, [r2, r3]
    96e6:	2b01      	cmp	r3, #1
    96e8:	d003      	beq.n	96f2 <Radio_ReadRssi+0x16>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
#endif // UT
	}
	else
	{
		return ERR_UNSUPPORTED_ATTR;
    96ea:	2006      	movs	r0, #6
	else if (MODULATION_FSK == radioConfiguration.modulation)
    96ec:	2b00      	cmp	r3, #0
    96ee:	d012      	beq.n	9716 <Radio_ReadRssi+0x3a>
	}

	return ERR_NONE;
}
    96f0:	bd10      	pop	{r4, pc}
		if (radioConfiguration.frequency >= HF_FREQ_HZ)
    96f2:	4b0e      	ldr	r3, [pc, #56]	; (972c <Radio_ReadRssi+0x50>)
    96f4:	6812      	ldr	r2, [r2, #0]
    96f6:	429a      	cmp	r2, r3
    96f8:	d906      	bls.n	9708 <Radio_ReadRssi+0x2c>
			*rssi = RSSI_HF_OFFSET + RADIO_RegisterRead(REG_LORA_RSSIVALUE);
    96fa:	201b      	movs	r0, #27
    96fc:	4b0c      	ldr	r3, [pc, #48]	; (9730 <Radio_ReadRssi+0x54>)
    96fe:	4798      	blx	r3
    9700:	389d      	subs	r0, #157	; 0x9d
    9702:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    9704:	2000      	movs	r0, #0
    9706:	e7f3      	b.n	96f0 <Radio_ReadRssi+0x14>
			*rssi = RSSI_LF_OFFSET + RADIO_RegisterRead(REG_LORA_RSSIVALUE);
    9708:	201b      	movs	r0, #27
    970a:	4b09      	ldr	r3, [pc, #36]	; (9730 <Radio_ReadRssi+0x54>)
    970c:	4798      	blx	r3
    970e:	38a4      	subs	r0, #164	; 0xa4
    9710:	8020      	strh	r0, [r4, #0]
	return ERR_NONE;
    9712:	2000      	movs	r0, #0
    9714:	e7ec      	b.n	96f0 <Radio_ReadRssi+0x14>
		*rssi = -(RADIO_RegisterRead(REG_FSK_RSSIVALUE) >> 1);
    9716:	300b      	adds	r0, #11
    9718:	4b05      	ldr	r3, [pc, #20]	; (9730 <Radio_ReadRssi+0x54>)
    971a:	4798      	blx	r3
    971c:	0840      	lsrs	r0, r0, #1
    971e:	b2c3      	uxtb	r3, r0
    9720:	425b      	negs	r3, r3
    9722:	8023      	strh	r3, [r4, #0]
	return ERR_NONE;
    9724:	2000      	movs	r0, #0
    9726:	e7e3      	b.n	96f0 <Radio_ReadRssi+0x14>
    9728:	20001860 	.word	0x20001860
    972c:	3361137f 	.word	0x3361137f
    9730:	000031b5 	.word	0x000031b5

00009734 <tc_cca_callback>:
}

/*! \brief  hw timer compare callback
 */
static void tc_cca_callback(struct tc_module *const module_instance)
{
    9734:	b510      	push	{r4, lr}
	tmr_cca_callback();
    9736:	4b01      	ldr	r3, [pc, #4]	; (973c <tc_cca_callback+0x8>)
    9738:	4798      	blx	r3
}
    973a:	bd10      	pop	{r4, pc}
    973c:	0000af85 	.word	0x0000af85

00009740 <tc_ovf_callback>:
{
    9740:	b510      	push	{r4, lr}
	tmr_ovf_callback();
    9742:	4b01      	ldr	r3, [pc, #4]	; (9748 <tc_ovf_callback+0x8>)
    9744:	4798      	blx	r3
}
    9746:	bd10      	pop	{r4, pc}
    9748:	0000af3d 	.word	0x0000af3d

0000974c <tmr_read_count>:
{
    974c:	b510      	push	{r4, lr}
	return ((uint16_t)tc_get_count_value(&module_inst));
    974e:	4802      	ldr	r0, [pc, #8]	; (9758 <tmr_read_count+0xc>)
    9750:	4b02      	ldr	r3, [pc, #8]	; (975c <tmr_read_count+0x10>)
    9752:	4798      	blx	r3
    9754:	b280      	uxth	r0, r0
}
    9756:	bd10      	pop	{r4, pc}
    9758:	200018f0 	.word	0x200018f0
    975c:	00002901 	.word	0x00002901

00009760 <tmr_disable_cc_interrupt>:
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(1);
    9760:	4b03      	ldr	r3, [pc, #12]	; (9770 <tmr_disable_cc_interrupt+0x10>)
    9762:	2110      	movs	r1, #16
    9764:	681a      	ldr	r2, [r3, #0]
    9766:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~TC_INTFLAG_MC(1);
    9768:	7e5a      	ldrb	r2, [r3, #25]
    976a:	438a      	bics	r2, r1
    976c:	765a      	strb	r2, [r3, #25]
}
    976e:	4770      	bx	lr
    9770:	200018f0 	.word	0x200018f0

00009774 <tmr_enable_cc_interrupt>:
{
    9774:	b510      	push	{r4, lr}
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    9776:	4c0a      	ldr	r4, [pc, #40]	; (97a0 <tmr_enable_cc_interrupt+0x2c>)
    9778:	6820      	ldr	r0, [r4, #0]
    977a:	4b0a      	ldr	r3, [pc, #40]	; (97a4 <tmr_enable_cc_interrupt+0x30>)
    977c:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    977e:	4b0a      	ldr	r3, [pc, #40]	; (97a8 <tmr_enable_cc_interrupt+0x34>)
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    9780:	5c1b      	ldrb	r3, [r3, r0]
    9782:	221f      	movs	r2, #31
    9784:	401a      	ands	r2, r3
    9786:	2301      	movs	r3, #1
    9788:	4093      	lsls	r3, r2
    978a:	4a08      	ldr	r2, [pc, #32]	; (97ac <tmr_enable_cc_interrupt+0x38>)
    978c:	6013      	str	r3, [r2, #0]
		module->enable_callback_mask |= TC_INTFLAG_MC(1);
    978e:	7e63      	ldrb	r3, [r4, #25]
    9790:	2210      	movs	r2, #16
    9792:	4313      	orrs	r3, r2
    9794:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(1);
    9796:	6823      	ldr	r3, [r4, #0]
    9798:	2210      	movs	r2, #16
    979a:	725a      	strb	r2, [r3, #9]
}
    979c:	bd10      	pop	{r4, pc}
    979e:	46c0      	nop			; (mov r8, r8)
    97a0:	200018f0 	.word	0x200018f0
    97a4:	000025d5 	.word	0x000025d5
    97a8:	0001ade4 	.word	0x0001ade4
    97ac:	e000e100 	.word	0xe000e100

000097b0 <tmr_disable_ovf_interrupt>:
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->hw->COUNT8.INTENCLR.reg = TC_INTFLAG_MC(2);
		module->enable_callback_mask &= ~TC_INTFLAG_MC(2);
	}
	else {
		module->hw->COUNT8.INTENCLR.reg = (1 << callback_type);
    97b0:	4b03      	ldr	r3, [pc, #12]	; (97c0 <tmr_disable_ovf_interrupt+0x10>)
    97b2:	2101      	movs	r1, #1
    97b4:	681a      	ldr	r2, [r3, #0]
    97b6:	7211      	strb	r1, [r2, #8]
		module->enable_callback_mask &= ~(1 << callback_type);
    97b8:	7e5a      	ldrb	r2, [r3, #25]
    97ba:	438a      	bics	r2, r1
    97bc:	765a      	strb	r2, [r3, #25]
}
    97be:	4770      	bx	lr
    97c0:	200018f0 	.word	0x200018f0

000097c4 <tmr_stop>:
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    97c4:	4b06      	ldr	r3, [pc, #24]	; (97e0 <tmr_stop+0x1c>)
    97c6:	681a      	ldr	r2, [r3, #0]
	return (tc_module->SYNCBUSY.reg);
    97c8:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    97ca:	2b00      	cmp	r3, #0
    97cc:	d1fc      	bne.n	97c8 <tmr_stop+0x4>
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
    97ce:	3333      	adds	r3, #51	; 0x33
    97d0:	7213      	strb	r3, [r2, #8]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
    97d2:	7293      	strb	r3, [r2, #10]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
    97d4:	6813      	ldr	r3, [r2, #0]
    97d6:	2102      	movs	r1, #2
    97d8:	438b      	bics	r3, r1
    97da:	6013      	str	r3, [r2, #0]
}
    97dc:	4770      	bx	lr
    97de:	46c0      	nop			; (mov r8, r8)
    97e0:	200018f0 	.word	0x200018f0

000097e4 <tmr_write_cmpreg>:
{
    97e4:	b510      	push	{r4, lr}
    97e6:	0002      	movs	r2, r0
	tc_set_compare_value(&module_inst, TC_COMPARE_CAPTURE_CHANNEL_0,
    97e8:	2100      	movs	r1, #0
    97ea:	4802      	ldr	r0, [pc, #8]	; (97f4 <tmr_write_cmpreg+0x10>)
    97ec:	4b02      	ldr	r3, [pc, #8]	; (97f8 <tmr_write_cmpreg+0x14>)
    97ee:	4798      	blx	r3
}
    97f0:	bd10      	pop	{r4, pc}
    97f2:	46c0      	nop			; (mov r8, r8)
    97f4:	200018f0 	.word	0x200018f0
    97f8:	00002941 	.word	0x00002941

000097fc <save_cpu_interrupt>:
{
    97fc:	b082      	sub	sp, #8
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    97fe:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
    9802:	425a      	negs	r2, r3
    9804:	4153      	adcs	r3, r2
    9806:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
    9808:	b672      	cpsid	i
    980a:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
    980e:	2200      	movs	r2, #0
    9810:	4b02      	ldr	r3, [pc, #8]	; (981c <save_cpu_interrupt+0x20>)
    9812:	701a      	strb	r2, [r3, #0]
	return flags;
    9814:	9801      	ldr	r0, [sp, #4]
	return cpu_irq_save();
    9816:	b2c0      	uxtb	r0, r0
}
    9818:	b002      	add	sp, #8
    981a:	4770      	bx	lr
    981c:	20000008 	.word	0x20000008

00009820 <restore_cpu_interrupt>:
	if (cpu_irq_is_enabled_flags(flags))
    9820:	2800      	cmp	r0, #0
    9822:	d005      	beq.n	9830 <restore_cpu_interrupt+0x10>
		cpu_irq_enable();
    9824:	2201      	movs	r2, #1
    9826:	4b03      	ldr	r3, [pc, #12]	; (9834 <restore_cpu_interrupt+0x14>)
    9828:	701a      	strb	r2, [r3, #0]
    982a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    982e:	b662      	cpsie	i
}
    9830:	4770      	bx	lr
    9832:	46c0      	nop			; (mov r8, r8)
    9834:	20000008 	.word	0x20000008

00009838 <tmr_init>:

/*! \brief  to initialize hw timer
 */
uint8_t tmr_init(void)
{
    9838:	b570      	push	{r4, r5, r6, lr}
	config->clock_source               = GCLK_GENERATOR_0;
    983a:	4a33      	ldr	r2, [pc, #204]	; (9908 <tmr_init+0xd0>)
    983c:	2100      	movs	r1, #0
    983e:	2300      	movs	r3, #0
    9840:	7011      	strb	r1, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    9842:	70d1      	strb	r1, [r2, #3]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
    9844:	2000      	movs	r0, #0
    9846:	8091      	strh	r1, [r2, #4]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    9848:	7190      	strb	r0, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    984a:	71d3      	strb	r3, [r2, #7]
	config->run_in_standby             = false;
    984c:	7053      	strb	r3, [r2, #1]
	config->on_demand                  = false;
    984e:	7093      	strb	r3, [r2, #2]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    9850:	7213      	strb	r3, [r2, #8]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9852:	7253      	strb	r3, [r2, #9]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9854:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    9856:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    9858:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
    985a:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
    985c:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    985e:	7413      	strb	r3, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    9860:	6151      	str	r1, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    9862:	6191      	str	r1, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    9864:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    9866:	6211      	str	r1, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    9868:	6251      	str	r1, [r2, #36]	; 0x24
	config->counter_16_bit.value                   = 0x0000;
    986a:	8511      	strh	r1, [r2, #40]	; 0x28
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    986c:	8591      	strh	r1, [r2, #44]	; 0x2c
	config->double_buffering_enabled = false;
    986e:	2334      	movs	r3, #52	; 0x34
    9870:	54d0      	strb	r0, [r2, r3]
		timer_config.clock_source = GCLK_GENERATOR_1;
		timer_config.clock_prescaler = TC_CLOCK_PRESCALER_DIV2;
		timer_config.run_in_standby = true;
	}
	#endif
	timer_config.counter_16_bit.compare_capture_channel[0] = TIMER_PERIOD;
    9872:	3b35      	subs	r3, #53	; 0x35
    9874:	8553      	strh	r3, [r2, #42]	; 0x2a
	tc_init(&module_inst, TIMER, &timer_config);
    9876:	4c25      	ldr	r4, [pc, #148]	; (990c <tmr_init+0xd4>)
    9878:	4925      	ldr	r1, [pc, #148]	; (9910 <tmr_init+0xd8>)
    987a:	0020      	movs	r0, r4
    987c:	4b25      	ldr	r3, [pc, #148]	; (9914 <tmr_init+0xdc>)
    987e:	4798      	blx	r3
	tc_register_callback(&module_inst, tc_ovf_callback,
    9880:	2200      	movs	r2, #0
    9882:	4925      	ldr	r1, [pc, #148]	; (9918 <tmr_init+0xe0>)
    9884:	0020      	movs	r0, r4
    9886:	4d25      	ldr	r5, [pc, #148]	; (991c <tmr_init+0xe4>)
    9888:	47a8      	blx	r5
			TC_CALLBACK_OVERFLOW);
	tc_register_callback(&module_inst, tc_cca_callback,
    988a:	2202      	movs	r2, #2
    988c:	4924      	ldr	r1, [pc, #144]	; (9920 <tmr_init+0xe8>)
    988e:	0020      	movs	r0, r4
    9890:	47a8      	blx	r5
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
    9892:	6820      	ldr	r0, [r4, #0]
    9894:	4b23      	ldr	r3, [pc, #140]	; (9924 <tmr_init+0xec>)
    9896:	4798      	blx	r3
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
    9898:	4b23      	ldr	r3, [pc, #140]	; (9928 <tmr_init+0xf0>)
    989a:	5c1a      	ldrb	r2, [r3, r0]
    989c:	231f      	movs	r3, #31
    989e:	4013      	ands	r3, r2
    98a0:	2101      	movs	r1, #1
    98a2:	000a      	movs	r2, r1
    98a4:	409a      	lsls	r2, r3
    98a6:	4b21      	ldr	r3, [pc, #132]	; (992c <tmr_init+0xf4>)
    98a8:	601a      	str	r2, [r3, #0]
		module->enable_callback_mask |= (1 << callback_type);
    98aa:	7e63      	ldrb	r3, [r4, #25]
    98ac:	2201      	movs	r2, #1
    98ae:	4313      	orrs	r3, r2
    98b0:	7663      	strb	r3, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
    98b2:	6822      	ldr	r2, [r4, #0]
    98b4:	7251      	strb	r1, [r2, #9]
	return (tc_module->SYNCBUSY.reg);
    98b6:	6913      	ldr	r3, [r2, #16]
	while (tc_is_syncing(module_inst)) {
    98b8:	2b00      	cmp	r3, #0
    98ba:	d1fc      	bne.n	98b6 <tmr_init+0x7e>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    98bc:	6813      	ldr	r3, [r2, #0]
    98be:	2102      	movs	r1, #2
    98c0:	430b      	orrs	r3, r1
    98c2:	6013      	str	r3, [r2, #0]
	} else {
		timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;
	}

    #else
	timer_multiplier = system_gclk_gen_get_hz(0) / (float) DEF_1MHZ;	
    98c4:	2000      	movs	r0, #0
    98c6:	4b1a      	ldr	r3, [pc, #104]	; (9930 <tmr_init+0xf8>)
    98c8:	4798      	blx	r3
    98ca:	4d1a      	ldr	r5, [pc, #104]	; (9934 <tmr_init+0xfc>)
    98cc:	47a8      	blx	r5
    98ce:	491a      	ldr	r1, [pc, #104]	; (9938 <tmr_init+0x100>)
    98d0:	4b1a      	ldr	r3, [pc, #104]	; (993c <tmr_init+0x104>)
    98d2:	4798      	blx	r3
    98d4:	1c04      	adds	r4, r0, #0
	#endif
	
	if ((timer_multiplier - (uint32_t)timer_multiplier) >= 0.5f)
    98d6:	4b1a      	ldr	r3, [pc, #104]	; (9940 <tmr_init+0x108>)
    98d8:	4798      	blx	r3
    98da:	47a8      	blx	r5
    98dc:	1c01      	adds	r1, r0, #0
    98de:	1c20      	adds	r0, r4, #0
    98e0:	4b18      	ldr	r3, [pc, #96]	; (9944 <tmr_init+0x10c>)
    98e2:	4798      	blx	r3
    98e4:	21fc      	movs	r1, #252	; 0xfc
    98e6:	0589      	lsls	r1, r1, #22
    98e8:	4b17      	ldr	r3, [pc, #92]	; (9948 <tmr_init+0x110>)
    98ea:	4798      	blx	r3
    98ec:	2800      	cmp	r0, #0
    98ee:	d005      	beq.n	98fc <tmr_init+0xc4>
	{
		timer_multiplier += 1.0f;
    98f0:	21fe      	movs	r1, #254	; 0xfe
    98f2:	0589      	lsls	r1, r1, #22
    98f4:	1c20      	adds	r0, r4, #0
    98f6:	4b15      	ldr	r3, [pc, #84]	; (994c <tmr_init+0x114>)
    98f8:	4798      	blx	r3
    98fa:	1c04      	adds	r4, r0, #0
	}
	
	return (uint8_t) timer_multiplier;
    98fc:	1c20      	adds	r0, r4, #0
    98fe:	4b10      	ldr	r3, [pc, #64]	; (9940 <tmr_init+0x108>)
    9900:	4798      	blx	r3
    9902:	b2c0      	uxtb	r0, r0
}
    9904:	bd70      	pop	{r4, r5, r6, pc}
    9906:	46c0      	nop			; (mov r8, r8)
    9908:	200018b8 	.word	0x200018b8
    990c:	200018f0 	.word	0x200018f0
    9910:	42002000 	.word	0x42002000
    9914:	00002611 	.word	0x00002611
    9918:	00009741 	.word	0x00009741
    991c:	000024ed 	.word	0x000024ed
    9920:	00009735 	.word	0x00009735
    9924:	000025d5 	.word	0x000025d5
    9928:	0001ade4 	.word	0x0001ade4
    992c:	e000e100 	.word	0xe000e100
    9930:	000022b5 	.word	0x000022b5
    9934:	00011f45 	.word	0x00011f45
    9938:	49742400 	.word	0x49742400
    993c:	0001150d 	.word	0x0001150d
    9940:	00010ff9 	.word	0x00010ff9
    9944:	00011b2d 	.word	0x00011b2d
    9948:	00010f51 	.word	0x00010f51
    994c:	000111e9 	.word	0x000111e9

00009950 <nvm_read>:
 * \internal Pointer to the NVM MEMORY region start address
 */
#define NVM_MEMORY        ((volatile uint16_t *)FLASH_ADDR)
status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9950:	b570      	push	{r4, r5, r6, lr}

status_code_t nvm_sam0_read(mem_type_t mem, uint32_t address,
		uint8_t *const buffer,
		uint32_t len)
{
	switch (mem) {
    9952:	2800      	cmp	r0, #0
    9954:	d122      	bne.n	999c <nvm_read+0x4c>
    9956:	4814      	ldr	r0, [pc, #80]	; (99a8 <nvm_read+0x58>)
    9958:	7d04      	ldrb	r4, [r0, #20]
    {
		/* Get a pointer to the module hardware instance */
		Nvmctrl *const nvm_module = NVMCTRL;
		/* Check if the module is busy */
		if (!nvm_is_ready()) {
			return STATUS_BUSY;
    995a:	2005      	movs	r0, #5
		if (!nvm_is_ready()) {
    995c:	07e4      	lsls	r4, r4, #31
    995e:	d400      	bmi.n	9962 <nvm_read+0x12>
}
    9960:	bd70      	pop	{r4, r5, r6, pc}
		}

		/* Clear error flags */
		nvm_module->STATUS.reg = NVMCTRL_STATUS_MASK;
    9962:	2420      	movs	r4, #32
    9964:	34ff      	adds	r4, #255	; 0xff
    9966:	4810      	ldr	r0, [pc, #64]	; (99a8 <nvm_read+0x58>)
    9968:	8304      	strh	r4, [r0, #24]
		uint32_t page_address = address / 2;

		/* NVM _must_ be accessed as a series of 16-bit words, perform
		 * manual copy
		 * to ensure alignment */
		for (uint16_t i = 0; i < len; i += 2) {
    996a:	2b00      	cmp	r3, #0
    996c:	d019      	beq.n	99a2 <nvm_read+0x52>
    996e:	2001      	movs	r0, #1
    9970:	4381      	bics	r1, r0
    9972:	2000      	movs	r0, #0
    9974:	2500      	movs	r5, #0
			buffer[i] = (data & 0xFF);

			/* If we are not at the end of a read request with an
			 * odd byte count,
			 * store the next byte of data as well */
			if (i < (len - 1)) {
    9976:	1e5e      	subs	r6, r3, #1
    9978:	e005      	b.n	9986 <nvm_read+0x36>
		for (uint16_t i = 0; i < len; i += 2) {
    997a:	3002      	adds	r0, #2
    997c:	b280      	uxth	r0, r0
    997e:	0005      	movs	r5, r0
    9980:	3102      	adds	r1, #2
    9982:	4283      	cmp	r3, r0
    9984:	d908      	bls.n	9998 <nvm_read+0x48>
			uint16_t data = NVM_MEMORY[page_address++];
    9986:	880c      	ldrh	r4, [r1, #0]
    9988:	b2a4      	uxth	r4, r4
			buffer[i] = (data & 0xFF);
    998a:	5554      	strb	r4, [r2, r5]
			if (i < (len - 1)) {
    998c:	42ae      	cmp	r6, r5
    998e:	d9f4      	bls.n	997a <nvm_read+0x2a>
				buffer[i + 1] = (data >> 8);
    9990:	1955      	adds	r5, r2, r5
    9992:	0a24      	lsrs	r4, r4, #8
    9994:	706c      	strb	r4, [r5, #1]
    9996:	e7f0      	b.n	997a <nvm_read+0x2a>

	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
    9998:	2000      	movs	r0, #0
    999a:	e7e1      	b.n	9960 <nvm_read+0x10>
		return ERR_INVALID_ARG;
    999c:	2008      	movs	r0, #8
    999e:	4240      	negs	r0, r0
    99a0:	e7de      	b.n	9960 <nvm_read+0x10>
	return STATUS_OK;
    99a2:	2000      	movs	r0, #0
    99a4:	e7dc      	b.n	9960 <nvm_read+0x10>
    99a6:	46c0      	nop			; (mov r8, r8)
    99a8:	41004000 	.word	0x41004000

000099ac <nvm_write>:
	return error_code;
}

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    99ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    99ae:	46de      	mov	lr, fp
    99b0:	4657      	mov	r7, sl
    99b2:	464e      	mov	r6, r9
    99b4:	4645      	mov	r5, r8
    99b6:	b5e0      	push	{r5, r6, r7, lr}
    99b8:	b0c5      	sub	sp, #276	; 0x114
	switch (mem) {
    99ba:	2800      	cmp	r0, #0
    99bc:	d168      	bne.n	9a90 <nvm_write+0xe4>
	case INT_FLASH:

		if (STATUS_OK != nvm_memcpy(address, buffer, len, true))
    99be:	b29b      	uxth	r3, r3
    99c0:	469a      	mov	sl, r3
	volatile uint8_t *dest_add = (uint8_t *)destination_address;
    99c2:	4688      	mov	r8, r1
	uint32_t row_start_address
    99c4:	23ff      	movs	r3, #255	; 0xff
    99c6:	4399      	bics	r1, r3
    99c8:	9100      	str	r1, [sp, #0]
	while (length) {
    99ca:	4653      	mov	r3, sl
    99cc:	2b00      	cmp	r3, #0
    99ce:	d06b      	beq.n	9aa8 <nvm_write+0xfc>
    99d0:	ab04      	add	r3, sp, #16
    99d2:	1a5b      	subs	r3, r3, r1
    99d4:	9302      	str	r3, [sp, #8]
				error_code = nvm_read_buffer(
    99d6:	4e35      	ldr	r6, [pc, #212]	; (9aac <nvm_write+0x100>)
				error_code = nvm_erase_row(row_start_address);
    99d8:	4b35      	ldr	r3, [pc, #212]	; (9ab0 <nvm_write+0x104>)
    99da:	469b      	mov	fp, r3
    99dc:	9203      	str	r2, [sp, #12]
    99de:	e03a      	b.n	9a56 <nvm_write+0xaa>
				(FLASH_PAGE_SIZE * NVMCTRL_ROW_PAGES); i++) {
    99e0:	3301      	adds	r3, #1
		for (i = row_start_address;
    99e2:	42bb      	cmp	r3, r7
    99e4:	d20e      	bcs.n	9a04 <nvm_write+0x58>
			if (length && ((uint8_t *)i == dest_add)) {
    99e6:	2a00      	cmp	r2, #0
    99e8:	d0fa      	beq.n	99e0 <nvm_write+0x34>
    99ea:	4299      	cmp	r1, r3
    99ec:	d1f8      	bne.n	99e0 <nvm_write+0x34>
				row_buffer[i - row_start_address] = *src_buf++;
    99ee:	9d03      	ldr	r5, [sp, #12]
    99f0:	7828      	ldrb	r0, [r5, #0]
    99f2:	9c02      	ldr	r4, [sp, #8]
    99f4:	54e0      	strb	r0, [r4, r3]
				dest_add++;
    99f6:	3101      	adds	r1, #1
				length--;
    99f8:	3a01      	subs	r2, #1
    99fa:	b292      	uxth	r2, r2
				row_buffer[i - row_start_address] = *src_buf++;
    99fc:	0028      	movs	r0, r5
    99fe:	3001      	adds	r0, #1
    9a00:	9003      	str	r0, [sp, #12]
    9a02:	e7ed      	b.n	99e0 <nvm_write+0x34>
    9a04:	4692      	mov	sl, r2
    9a06:	4688      	mov	r8, r1
    9a08:	9c01      	ldr	r4, [sp, #4]
	cpu_irq_enter_critical();
    9a0a:	4b2a      	ldr	r3, [pc, #168]	; (9ab4 <nvm_write+0x108>)
    9a0c:	4798      	blx	r3
				error_code = nvm_erase_row(row_start_address);
    9a0e:	9800      	ldr	r0, [sp, #0]
    9a10:	47d8      	blx	fp
			} while (error_code == STATUS_BUSY);
    9a12:	2805      	cmp	r0, #5
    9a14:	d0fb      	beq.n	9a0e <nvm_write+0x62>
			if (error_code != STATUS_OK) {
    9a16:	2800      	cmp	r0, #0
    9a18:	d13d      	bne.n	9a96 <nvm_write+0xea>
    9a1a:	9d00      	ldr	r5, [sp, #0]
				error_code = nvm_write_buffer(
    9a1c:	4f26      	ldr	r7, [pc, #152]	; (9ab8 <nvm_write+0x10c>)
    9a1e:	9401      	str	r4, [sp, #4]
    9a20:	9b00      	ldr	r3, [sp, #0]
    9a22:	1aec      	subs	r4, r5, r3
    9a24:	ab04      	add	r3, sp, #16
    9a26:	469c      	mov	ip, r3
    9a28:	4464      	add	r4, ip
    9a2a:	2240      	movs	r2, #64	; 0x40
    9a2c:	0021      	movs	r1, r4
    9a2e:	0028      	movs	r0, r5
    9a30:	47b8      	blx	r7
			} while (error_code == STATUS_BUSY);
    9a32:	2805      	cmp	r0, #5
    9a34:	d0f9      	beq.n	9a2a <nvm_write+0x7e>
			if (error_code != STATUS_OK) {
    9a36:	2800      	cmp	r0, #0
    9a38:	d12d      	bne.n	9a96 <nvm_write+0xea>
    9a3a:	3540      	adds	r5, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    9a3c:	9b01      	ldr	r3, [sp, #4]
    9a3e:	42ab      	cmp	r3, r5
    9a40:	d1ee      	bne.n	9a20 <nvm_write+0x74>
	cpu_irq_leave_critical();
    9a42:	4b1e      	ldr	r3, [pc, #120]	; (9abc <nvm_write+0x110>)
    9a44:	4798      	blx	r3
    9a46:	9b02      	ldr	r3, [sp, #8]
    9a48:	3b01      	subs	r3, #1
    9a4a:	3bff      	subs	r3, #255	; 0xff
    9a4c:	9302      	str	r3, [sp, #8]
    9a4e:	9500      	str	r5, [sp, #0]
	while (length) {
    9a50:	4653      	mov	r3, sl
    9a52:	2b00      	cmp	r3, #0
    9a54:	d028      	beq.n	9aa8 <nvm_write+0xfc>
    9a56:	9b00      	ldr	r3, [sp, #0]
    9a58:	1c5f      	adds	r7, r3, #1
    9a5a:	37ff      	adds	r7, #255	; 0xff
{
    9a5c:	001c      	movs	r4, r3
    9a5e:	46b9      	mov	r9, r7
    9a60:	001f      	movs	r7, r3
    9a62:	1be5      	subs	r5, r4, r7
    9a64:	ab04      	add	r3, sp, #16
    9a66:	469c      	mov	ip, r3
    9a68:	4465      	add	r5, ip
				error_code = nvm_read_buffer(
    9a6a:	2240      	movs	r2, #64	; 0x40
    9a6c:	0029      	movs	r1, r5
    9a6e:	0020      	movs	r0, r4
    9a70:	47b0      	blx	r6
			} while (error_code == STATUS_BUSY);
    9a72:	2805      	cmp	r0, #5
    9a74:	d0f9      	beq.n	9a6a <nvm_write+0xbe>
			if (error_code != STATUS_OK) {
    9a76:	2800      	cmp	r0, #0
    9a78:	d10d      	bne.n	9a96 <nvm_write+0xea>
    9a7a:	3440      	adds	r4, #64	; 0x40
		for (i = 0; i < NVMCTRL_ROW_PAGES; i++) {
    9a7c:	454c      	cmp	r4, r9
    9a7e:	d1f0      	bne.n	9a62 <nvm_write+0xb6>
    9a80:	464f      	mov	r7, r9
		for (i = row_start_address;
    9a82:	9b00      	ldr	r3, [sp, #0]
    9a84:	429f      	cmp	r7, r3
    9a86:	d9c0      	bls.n	9a0a <nvm_write+0x5e>
    9a88:	4652      	mov	r2, sl
    9a8a:	4641      	mov	r1, r8
    9a8c:	9401      	str	r4, [sp, #4]
    9a8e:	e7aa      	b.n	99e6 <nvm_write+0x3a>
			return ERR_INVALID_ARG;
		}
		break;

	default:
		return ERR_INVALID_ARG;
    9a90:	2008      	movs	r0, #8
    9a92:	4240      	negs	r0, r0
    9a94:	e001      	b.n	9a9a <nvm_write+0xee>
			return ERR_INVALID_ARG;
    9a96:	2008      	movs	r0, #8
    9a98:	4240      	negs	r0, r0
	}

	return STATUS_OK;
}
    9a9a:	b045      	add	sp, #276	; 0x114
    9a9c:	bc3c      	pop	{r2, r3, r4, r5}
    9a9e:	4690      	mov	r8, r2
    9aa0:	4699      	mov	r9, r3
    9aa2:	46a2      	mov	sl, r4
    9aa4:	46ab      	mov	fp, r5
    9aa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return STATUS_OK;
    9aa8:	2000      	movs	r0, #0
    9aaa:	e7f6      	b.n	9a9a <nvm_write+0xee>
    9aac:	000008e5 	.word	0x000008e5
    9ab0:	00000965 	.word	0x00000965
    9ab4:	000001ad 	.word	0x000001ad
    9ab8:	0000080d 	.word	0x0000080d
    9abc:	000001ed 	.word	0x000001ed

00009ac0 <nvm_init>:

status_code_t nvm_init(mem_type_t mem)
{
    9ac0:	b500      	push	{lr}
    9ac2:	b083      	sub	sp, #12
	if (INT_FLASH == mem) {
    9ac4:	2800      	cmp	r0, #0
    9ac6:	d110      	bne.n	9aea <nvm_init+0x2a>
	config->sleep_power_mode  = NVM_SLEEP_POWER_MODE_WAKEONACCESS;
    9ac8:	2300      	movs	r3, #0
    9aca:	466a      	mov	r2, sp
    9acc:	7013      	strb	r3, [r2, #0]
	config->wait_states       = NVMCTRL->CTRLB.bit.RWS;
    9ace:	4a08      	ldr	r2, [pc, #32]	; (9af0 <nvm_init+0x30>)
    9ad0:	6852      	ldr	r2, [r2, #4]
	config->disable_cache     = false;
    9ad2:	466a      	mov	r2, sp
    9ad4:	70d3      	strb	r3, [r2, #3]
	config->cache_readmode    = NVM_CACHE_READMODE_NO_MISS_PENALTY;
    9ad6:	7113      	strb	r3, [r2, #4]
		struct nvm_config config;
		/* Get the default configuration */
		nvm_get_config_defaults(&config);

		/* Enable automatic page write mode */
		config.manual_page_write = false;
    9ad8:	7053      	strb	r3, [r2, #1]

		/* Set wait state to 1 */
		config.wait_states = 2;
    9ada:	3302      	adds	r3, #2
    9adc:	7093      	strb	r3, [r2, #2]

		/* Set the NVM configuration */
		nvm_set_config(&config);
    9ade:	4668      	mov	r0, sp
    9ae0:	4b04      	ldr	r3, [pc, #16]	; (9af4 <nvm_init+0x34>)
    9ae2:	4798      	blx	r3

		return STATUS_OK;
    9ae4:	2000      	movs	r0, #0
	}

	return ERR_INVALID_ARG;
}
    9ae6:	b003      	add	sp, #12
    9ae8:	bd00      	pop	{pc}
	return ERR_INVALID_ARG;
    9aea:	2008      	movs	r0, #8
    9aec:	4240      	negs	r0, r0
    9aee:	e7fa      	b.n	9ae6 <nvm_init+0x26>
    9af0:	41004000 	.word	0x41004000
    9af4:	000006d1 	.word	0x000006d1

00009af8 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
static void print_array (uint8_t *array, uint8_t length)
{
    9af8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9afa:	0004      	movs	r4, r0
    9afc:	000d      	movs	r5, r1
    printf("0x");
    9afe:	480a      	ldr	r0, [pc, #40]	; (9b28 <print_array+0x30>)
    9b00:	4b0a      	ldr	r3, [pc, #40]	; (9b2c <print_array+0x34>)
    9b02:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    9b04:	2d00      	cmp	r5, #0
    9b06:	d00b      	beq.n	9b20 <print_array+0x28>
    9b08:	3d01      	subs	r5, #1
    9b0a:	b2ed      	uxtb	r5, r5
    9b0c:	3501      	adds	r5, #1
    9b0e:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    9b10:	4e07      	ldr	r6, [pc, #28]	; (9b30 <print_array+0x38>)
    9b12:	4f06      	ldr	r7, [pc, #24]	; (9b2c <print_array+0x34>)
    9b14:	7821      	ldrb	r1, [r4, #0]
    9b16:	0030      	movs	r0, r6
    9b18:	47b8      	blx	r7
        array++;
    9b1a:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    9b1c:	42ac      	cmp	r4, r5
    9b1e:	d1f9      	bne.n	9b14 <print_array+0x1c>
    }
    printf("\n\r");
    9b20:	4804      	ldr	r0, [pc, #16]	; (9b34 <print_array+0x3c>)
    9b22:	4b02      	ldr	r3, [pc, #8]	; (9b2c <print_array+0x34>)
    9b24:	4798      	blx	r3
}
    9b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9b28:	0001b270 	.word	0x0001b270
    9b2c:	00013ec5 	.word	0x00013ec5
    9b30:	0001b274 	.word	0x0001b274
    9b34:	0001b0b4 	.word	0x0001b0b4

00009b38 <print_stack_status>:
{
    9b38:	b510      	push	{r4, lr}
    switch(status)
    9b3a:	0003      	movs	r3, r0
    9b3c:	3b08      	subs	r3, #8
    9b3e:	b2da      	uxtb	r2, r3
    9b40:	2a0d      	cmp	r2, #13
    9b42:	d833      	bhi.n	9bac <print_stack_status+0x74>
    9b44:	0093      	lsls	r3, r2, #2
    9b46:	4a1c      	ldr	r2, [pc, #112]	; (9bb8 <print_stack_status+0x80>)
    9b48:	58d3      	ldr	r3, [r2, r3]
    9b4a:	469f      	mov	pc, r3
             printf("\nlorawan_success\n\r");
    9b4c:	481b      	ldr	r0, [pc, #108]	; (9bbc <print_stack_status+0x84>)
    9b4e:	4b1c      	ldr	r3, [pc, #112]	; (9bc0 <print_stack_status+0x88>)
    9b50:	4798      	blx	r3
}
    9b52:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    9b54:	481b      	ldr	r0, [pc, #108]	; (9bc4 <print_stack_status+0x8c>)
    9b56:	4b1a      	ldr	r3, [pc, #104]	; (9bc0 <print_stack_status+0x88>)
    9b58:	4798      	blx	r3
        break;
    9b5a:	e7fa      	b.n	9b52 <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    9b5c:	481a      	ldr	r0, [pc, #104]	; (9bc8 <print_stack_status+0x90>)
    9b5e:	4b18      	ldr	r3, [pc, #96]	; (9bc0 <print_stack_status+0x88>)
    9b60:	4798      	blx	r3
        break;
    9b62:	e7f6      	b.n	9b52 <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    9b64:	4819      	ldr	r0, [pc, #100]	; (9bcc <print_stack_status+0x94>)
    9b66:	4b16      	ldr	r3, [pc, #88]	; (9bc0 <print_stack_status+0x88>)
    9b68:	4798      	blx	r3
        break;
    9b6a:	e7f2      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    9b6c:	4818      	ldr	r0, [pc, #96]	; (9bd0 <print_stack_status+0x98>)
    9b6e:	4b14      	ldr	r3, [pc, #80]	; (9bc0 <print_stack_status+0x88>)
    9b70:	4798      	blx	r3
        break;
    9b72:	e7ee      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    9b74:	4817      	ldr	r0, [pc, #92]	; (9bd4 <print_stack_status+0x9c>)
    9b76:	4b12      	ldr	r3, [pc, #72]	; (9bc0 <print_stack_status+0x88>)
    9b78:	4798      	blx	r3
        break;
    9b7a:	e7ea      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    9b7c:	4816      	ldr	r0, [pc, #88]	; (9bd8 <print_stack_status+0xa0>)
    9b7e:	4b10      	ldr	r3, [pc, #64]	; (9bc0 <print_stack_status+0x88>)
    9b80:	4798      	blx	r3
        break;
    9b82:	e7e6      	b.n	9b52 <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    9b84:	4815      	ldr	r0, [pc, #84]	; (9bdc <print_stack_status+0xa4>)
    9b86:	4b0e      	ldr	r3, [pc, #56]	; (9bc0 <print_stack_status+0x88>)
    9b88:	4798      	blx	r3
        break;
    9b8a:	e7e2      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    9b8c:	4814      	ldr	r0, [pc, #80]	; (9be0 <print_stack_status+0xa8>)
    9b8e:	4b0c      	ldr	r3, [pc, #48]	; (9bc0 <print_stack_status+0x88>)
    9b90:	4798      	blx	r3
        break;
    9b92:	e7de      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    9b94:	4813      	ldr	r0, [pc, #76]	; (9be4 <print_stack_status+0xac>)
    9b96:	4b0a      	ldr	r3, [pc, #40]	; (9bc0 <print_stack_status+0x88>)
    9b98:	4798      	blx	r3
        break;
    9b9a:	e7da      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    9b9c:	4812      	ldr	r0, [pc, #72]	; (9be8 <print_stack_status+0xb0>)
    9b9e:	4b08      	ldr	r3, [pc, #32]	; (9bc0 <print_stack_status+0x88>)
    9ba0:	4798      	blx	r3
        break;
    9ba2:	e7d6      	b.n	9b52 <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    9ba4:	4811      	ldr	r0, [pc, #68]	; (9bec <print_stack_status+0xb4>)
    9ba6:	4b06      	ldr	r3, [pc, #24]	; (9bc0 <print_stack_status+0x88>)
    9ba8:	4798      	blx	r3
        break;
    9baa:	e7d2      	b.n	9b52 <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    9bac:	0001      	movs	r1, r0
    9bae:	4810      	ldr	r0, [pc, #64]	; (9bf0 <print_stack_status+0xb8>)
    9bb0:	4b03      	ldr	r3, [pc, #12]	; (9bc0 <print_stack_status+0x88>)
    9bb2:	4798      	blx	r3
}
    9bb4:	e7cd      	b.n	9b52 <print_stack_status+0x1a>
    9bb6:	46c0      	nop			; (mov r8, r8)
    9bb8:	0001adec 	.word	0x0001adec
    9bbc:	0001b27c 	.word	0x0001b27c
    9bc0:	00013ec5 	.word	0x00013ec5
    9bc4:	0001b290 	.word	0x0001b290
    9bc8:	0001b2b0 	.word	0x0001b2b0
    9bcc:	0001b2d0 	.word	0x0001b2d0
    9bd0:	0001b2e8 	.word	0x0001b2e8
    9bd4:	0001b300 	.word	0x0001b300
    9bd8:	0001b320 	.word	0x0001b320
    9bdc:	0001b344 	.word	0x0001b344
    9be0:	0001b360 	.word	0x0001b360
    9be4:	0001b370 	.word	0x0001b370
    9be8:	0001b38c 	.word	0x0001b38c
    9bec:	0001b3a0 	.word	0x0001b3a0
    9bf0:	0001b3c4 	.word	0x0001b3c4

00009bf4 <cert_joindata_callback>:
{
    9bf4:	b510      	push	{r4, lr}
    9bf6:	b082      	sub	sp, #8
    if(true == status)
    9bf8:	2800      	cmp	r0, #0
    9bfa:	d011      	beq.n	9c20 <cert_joindata_callback+0x2c>
        printf("\nJoining Successful\n\r");
    9bfc:	4810      	ldr	r0, [pc, #64]	; (9c40 <cert_joindata_callback+0x4c>)
    9bfe:	4b11      	ldr	r3, [pc, #68]	; (9c44 <cert_joindata_callback+0x50>)
    9c00:	4798      	blx	r3
        stackRetStatus = SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void*)cert_app_timer_callback, NULL);
    9c02:	4b11      	ldr	r3, [pc, #68]	; (9c48 <cert_joindata_callback+0x54>)
    9c04:	7818      	ldrb	r0, [r3, #0]
    9c06:	2300      	movs	r3, #0
    9c08:	9300      	str	r3, [sp, #0]
    9c0a:	4b10      	ldr	r3, [pc, #64]	; (9c4c <cert_joindata_callback+0x58>)
    9c0c:	2200      	movs	r2, #0
    9c0e:	4910      	ldr	r1, [pc, #64]	; (9c50 <cert_joindata_callback+0x5c>)
    9c10:	4c10      	ldr	r4, [pc, #64]	; (9c54 <cert_joindata_callback+0x60>)
    9c12:	47a0      	blx	r4
        if(stackRetStatus != LORAWAN_SUCCESS)
    9c14:	2808      	cmp	r0, #8
    9c16:	d00a      	beq.n	9c2e <cert_joindata_callback+0x3a>
            printf("ERROR : Unable to start Certification Timer\r\n");
    9c18:	480f      	ldr	r0, [pc, #60]	; (9c58 <cert_joindata_callback+0x64>)
    9c1a:	4b10      	ldr	r3, [pc, #64]	; (9c5c <cert_joindata_callback+0x68>)
    9c1c:	4798      	blx	r3
    9c1e:	e006      	b.n	9c2e <cert_joindata_callback+0x3a>
        stackRetStatus = LORAWAN_Join(LORAWAN_OTAA);
    9c20:	2000      	movs	r0, #0
    9c22:	4b0f      	ldr	r3, [pc, #60]	; (9c60 <cert_joindata_callback+0x6c>)
    9c24:	4798      	blx	r3
        if (stackRetStatus == LORAWAN_SUCCESS)
    9c26:	2808      	cmp	r0, #8
    9c28:	d006      	beq.n	9c38 <cert_joindata_callback+0x44>
            print_stack_status(stackRetStatus);
    9c2a:	4b0e      	ldr	r3, [pc, #56]	; (9c64 <cert_joindata_callback+0x70>)
    9c2c:	4798      	blx	r3
    printf("\n\r*******************************************************\n\r");
    9c2e:	480e      	ldr	r0, [pc, #56]	; (9c68 <cert_joindata_callback+0x74>)
    9c30:	4b04      	ldr	r3, [pc, #16]	; (9c44 <cert_joindata_callback+0x50>)
    9c32:	4798      	blx	r3
}
    9c34:	b002      	add	sp, #8
    9c36:	bd10      	pop	{r4, pc}
            printf("\nOTAA Join Request Sent\n\r");
    9c38:	480c      	ldr	r0, [pc, #48]	; (9c6c <cert_joindata_callback+0x78>)
    9c3a:	4b02      	ldr	r3, [pc, #8]	; (9c44 <cert_joindata_callback+0x50>)
    9c3c:	4798      	blx	r3
    9c3e:	e7f6      	b.n	9c2e <cert_joindata_callback+0x3a>
    9c40:	0001b1d0 	.word	0x0001b1d0
    9c44:	00013ec5 	.word	0x00013ec5
    9c48:	20000fb3 	.word	0x20000fb3
    9c4c:	00009c71 	.word	0x00009c71
    9c50:	004c4b40 	.word	0x004c4b40
    9c54:	00008ebd 	.word	0x00008ebd
    9c58:	0001b1e8 	.word	0x0001b1e8
    9c5c:	00013f89 	.word	0x00013f89
    9c60:	0000c259 	.word	0x0000c259
    9c64:	00009b39 	.word	0x00009b39
    9c68:	0001b234 	.word	0x0001b234
    9c6c:	0001b218 	.word	0x0001b218

00009c70 <cert_app_timer_callback>:

/*********************************************************************//*
 \brief    Certification Timer Callback
 ************************************************************************/
static void cert_app_timer_callback(uint8_t param)
{
    9c70:	b510      	push	{r4, lr}
    9c72:	b082      	sub	sp, #8
    StackRetStatus_t status;
    SwTimerStart(certAppTimerId, MS_TO_US(CERT_APP_TIMEOUT), SW_TIMEOUT_RELATIVE, (void *)cert_app_timer_callback, NULL);
    9c74:	4b1c      	ldr	r3, [pc, #112]	; (9ce8 <cert_app_timer_callback+0x78>)
    9c76:	7818      	ldrb	r0, [r3, #0]
    9c78:	2300      	movs	r3, #0
    9c7a:	9300      	str	r3, [sp, #0]
    9c7c:	4b1b      	ldr	r3, [pc, #108]	; (9cec <cert_app_timer_callback+0x7c>)
    9c7e:	2200      	movs	r2, #0
    9c80:	491b      	ldr	r1, [pc, #108]	; (9cf0 <cert_app_timer_callback+0x80>)
    9c82:	4c1c      	ldr	r4, [pc, #112]	; (9cf4 <cert_app_timer_callback+0x84>)
    9c84:	47a0      	blx	r4

    if(testMode == OFF)
    9c86:	4b1c      	ldr	r3, [pc, #112]	; (9cf8 <cert_app_timer_callback+0x88>)
    9c88:	781b      	ldrb	r3, [r3, #0]
    9c8a:	2b00      	cmp	r3, #0
    9c8c:	d111      	bne.n	9cb2 <cert_app_timer_callback+0x42>
    {
        lorawanSendReq.buffer = sendData;
    9c8e:	481b      	ldr	r0, [pc, #108]	; (9cfc <cert_app_timer_callback+0x8c>)
    9c90:	4b1b      	ldr	r3, [pc, #108]	; (9d00 <cert_app_timer_callback+0x90>)
    9c92:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    9c94:	4b1b      	ldr	r3, [pc, #108]	; (9d04 <cert_app_timer_callback+0x94>)
    9c96:	881b      	ldrh	r3, [r3, #0]
    9c98:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = CERT_APP_TRANSMISSION_TYPE;
    9c9a:	2300      	movs	r3, #0
    9c9c:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = CERT_APP_FPORT;
    9c9e:	3301      	adds	r3, #1
    9ca0:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    9ca2:	4b19      	ldr	r3, [pc, #100]	; (9d08 <cert_app_timer_callback+0x98>)
    9ca4:	4798      	blx	r3
        lorawanSendReq.confirmed = bTxCnf;
        lorawanSendReq.port = TEST_PORT_NB;
        status = LORAWAN_Send(&lorawanSendReq);
    }

    if (LORAWAN_SUCCESS == status)
    9ca6:	2808      	cmp	r0, #8
    9ca8:	d011      	beq.n	9cce <cert_app_timer_callback+0x5e>
        printf("\nFrame Sent:");
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    }
    else
    {
        print_stack_status(status);
    9caa:	4b18      	ldr	r3, [pc, #96]	; (9d0c <cert_app_timer_callback+0x9c>)
    9cac:	4798      	blx	r3
    }
}
    9cae:	b002      	add	sp, #8
    9cb0:	bd10      	pop	{r4, pc}
        lorawanSendReq.buffer = sendData;
    9cb2:	4812      	ldr	r0, [pc, #72]	; (9cfc <cert_app_timer_callback+0x8c>)
    9cb4:	4b12      	ldr	r3, [pc, #72]	; (9d00 <cert_app_timer_callback+0x90>)
    9cb6:	6043      	str	r3, [r0, #4]
        lorawanSendReq.bufferLength = sendDataLen;
    9cb8:	4b12      	ldr	r3, [pc, #72]	; (9d04 <cert_app_timer_callback+0x94>)
    9cba:	881b      	ldrh	r3, [r3, #0]
    9cbc:	7203      	strb	r3, [r0, #8]
        lorawanSendReq.confirmed = bTxCnf;
    9cbe:	4b14      	ldr	r3, [pc, #80]	; (9d10 <cert_app_timer_callback+0xa0>)
    9cc0:	781b      	ldrb	r3, [r3, #0]
    9cc2:	7003      	strb	r3, [r0, #0]
        lorawanSendReq.port = TEST_PORT_NB;
    9cc4:	23e0      	movs	r3, #224	; 0xe0
    9cc6:	7043      	strb	r3, [r0, #1]
        status = LORAWAN_Send(&lorawanSendReq);
    9cc8:	4b0f      	ldr	r3, [pc, #60]	; (9d08 <cert_app_timer_callback+0x98>)
    9cca:	4798      	blx	r3
    9ccc:	e7eb      	b.n	9ca6 <cert_app_timer_callback+0x36>
        pktRxd = false;
    9cce:	2200      	movs	r2, #0
    9cd0:	4b10      	ldr	r3, [pc, #64]	; (9d14 <cert_app_timer_callback+0xa4>)
    9cd2:	701a      	strb	r2, [r3, #0]
        printf("\nFrame Sent:");
    9cd4:	4810      	ldr	r0, [pc, #64]	; (9d18 <cert_app_timer_callback+0xa8>)
    9cd6:	4b11      	ldr	r3, [pc, #68]	; (9d1c <cert_app_timer_callback+0xac>)
    9cd8:	4798      	blx	r3
        print_array(lorawanSendReq.buffer,lorawanSendReq.bufferLength);
    9cda:	4b08      	ldr	r3, [pc, #32]	; (9cfc <cert_app_timer_callback+0x8c>)
    9cdc:	7a19      	ldrb	r1, [r3, #8]
    9cde:	6858      	ldr	r0, [r3, #4]
    9ce0:	4b0f      	ldr	r3, [pc, #60]	; (9d20 <cert_app_timer_callback+0xb0>)
    9ce2:	4798      	blx	r3
    9ce4:	e7e3      	b.n	9cae <cert_app_timer_callback+0x3e>
    9ce6:	46c0      	nop			; (mov r8, r8)
    9ce8:	20000fb3 	.word	0x20000fb3
    9cec:	00009c71 	.word	0x00009c71
    9cf0:	004c4b40 	.word	0x004c4b40
    9cf4:	00008ebd 	.word	0x00008ebd
    9cf8:	2000102e 	.word	0x2000102e
    9cfc:	20000fb8 	.word	0x20000fb8
    9d00:	20000fc8 	.word	0x20000fc8
    9d04:	2000102c 	.word	0x2000102c
    9d08:	0000b63d 	.word	0x0000b63d
    9d0c:	00009b39 	.word	0x00009b39
    9d10:	20000fb2 	.word	0x20000fb2
    9d14:	20000fc4 	.word	0x20000fc4
    9d18:	0001b08c 	.word	0x0001b08c
    9d1c:	00013ec5 	.word	0x00013ec5
    9d20:	00009af9 	.word	0x00009af9

00009d24 <cert_appdata_callback>:
{
    9d24:	b5f0      	push	{r4, r5, r6, r7, lr}
    9d26:	46c6      	mov	lr, r8
    9d28:	b500      	push	{lr}
    if (LORAWAN_EVT_RX_DATA_AVAILABLE == appdata->evt)
    9d2a:	780b      	ldrb	r3, [r1, #0]
    9d2c:	2b02      	cmp	r3, #2
    9d2e:	d005      	beq.n	9d3c <cert_appdata_callback+0x18>
    else if(LORAWAN_EVT_TRANSACTION_COMPLETE == appdata->evt)
    9d30:	2b04      	cmp	r3, #4
    9d32:	d100      	bne.n	9d36 <cert_appdata_callback+0x12>
    9d34:	e0b8      	b.n	9ea8 <cert_appdata_callback+0x184>
}
    9d36:	bc04      	pop	{r2}
    9d38:	4690      	mov	r8, r2
    9d3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        StackRetStatus_t status = appdata->param.rxData.status;
    9d3c:	7b4b      	ldrb	r3, [r1, #13]
        switch(status)
    9d3e:	2b08      	cmp	r3, #8
    9d40:	d000      	beq.n	9d44 <cert_appdata_callback+0x20>
    9d42:	e0ac      	b.n	9e9e <cert_appdata_callback+0x17a>
        uint8_t *pData = appdata->param.rxData.pData;
    9d44:	688e      	ldr	r6, [r1, #8]
        uint8_t dataLength = appdata->param.rxData.dataLength;
    9d46:	7b0b      	ldrb	r3, [r1, #12]
    9d48:	4698      	mov	r8, r3
        uint32_t devAddress = appdata->param.rxData.devAddr;
    9d4a:	684d      	ldr	r5, [r1, #4]
                 pktRxd = true;
    9d4c:	2201      	movs	r2, #1
    9d4e:	4b66      	ldr	r3, [pc, #408]	; (9ee8 <cert_appdata_callback+0x1c4>)
    9d50:	701a      	strb	r2, [r3, #0]
                 if((dataLength > 0U) && (NULL != pData))
    9d52:	4643      	mov	r3, r8
    9d54:	2b00      	cmp	r3, #0
    9d56:	d100      	bne.n	9d5a <cert_appdata_callback+0x36>
    9d58:	e096      	b.n	9e88 <cert_appdata_callback+0x164>
    9d5a:	2e00      	cmp	r6, #0
    9d5c:	d100      	bne.n	9d60 <cert_appdata_callback+0x3c>
    9d5e:	e093      	b.n	9e88 <cert_appdata_callback+0x164>
                     printf("*** Received DL Data ***\n\r");
    9d60:	4862      	ldr	r0, [pc, #392]	; (9eec <cert_appdata_callback+0x1c8>)
    9d62:	4c63      	ldr	r4, [pc, #396]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9d64:	47a0      	blx	r4
                     printf("\nFrame Received at port %d\n\r",pData[0]);
    9d66:	7831      	ldrb	r1, [r6, #0]
    9d68:	4862      	ldr	r0, [pc, #392]	; (9ef4 <cert_appdata_callback+0x1d0>)
    9d6a:	47a0      	blx	r4
                     printf("\nFrame Length - %d\n\r",dataLength);
    9d6c:	4641      	mov	r1, r8
    9d6e:	4862      	ldr	r0, [pc, #392]	; (9ef8 <cert_appdata_callback+0x1d4>)
    9d70:	47a0      	blx	r4
                     printf("\nAddress - 0x%lx\n\r", devAddress);
    9d72:	0029      	movs	r1, r5
    9d74:	4861      	ldr	r0, [pc, #388]	; (9efc <cert_appdata_callback+0x1d8>)
    9d76:	47a0      	blx	r4
                     printf ("\nPayload: ");
    9d78:	4861      	ldr	r0, [pc, #388]	; (9f00 <cert_appdata_callback+0x1dc>)
    9d7a:	47a0      	blx	r4
                     for (uint8_t i =0; i<dataLength - 1; i++)
    9d7c:	4643      	mov	r3, r8
    9d7e:	1e5f      	subs	r7, r3, #1
    9d80:	2f00      	cmp	r7, #0
    9d82:	dd09      	ble.n	9d98 <cert_appdata_callback+0x74>
    9d84:	2400      	movs	r4, #0
                         printf("%x",pData[i+1]);
    9d86:	4d5a      	ldr	r5, [pc, #360]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9d88:	1933      	adds	r3, r6, r4
    9d8a:	7859      	ldrb	r1, [r3, #1]
    9d8c:	485d      	ldr	r0, [pc, #372]	; (9f04 <cert_appdata_callback+0x1e0>)
    9d8e:	47a8      	blx	r5
                     for (uint8_t i =0; i<dataLength - 1; i++)
    9d90:	3401      	adds	r4, #1
    9d92:	b2e4      	uxtb	r4, r4
    9d94:	42bc      	cmp	r4, r7
    9d96:	dbf7      	blt.n	9d88 <cert_appdata_callback+0x64>
                     printf("\r\n*************************\r\n");
    9d98:	485b      	ldr	r0, [pc, #364]	; (9f08 <cert_appdata_callback+0x1e4>)
    9d9a:	4b5c      	ldr	r3, [pc, #368]	; (9f0c <cert_appdata_callback+0x1e8>)
    9d9c:	4798      	blx	r3
                     if(pData[0] == TEST_PORT_NB)
    9d9e:	7833      	ldrb	r3, [r6, #0]
    9da0:	2be0      	cmp	r3, #224	; 0xe0
    9da2:	d178      	bne.n	9e96 <cert_appdata_callback+0x172>
                       cert_handle_cert_rx_data(pData+1,dataLength-1);
    9da4:	4643      	mov	r3, r8
    9da6:	1e58      	subs	r0, r3, #1
    9da8:	b2c0      	uxtb	r0, r0
 ************************************************************************/
static void cert_handle_cert_rx_data(uint8_t* data,uint8_t dataLen)
{
    StackRetStatus_t status;

    if (dataLen > 0)
    9daa:	2800      	cmp	r0, #0
    9dac:	d073      	beq.n	9e96 <cert_appdata_callback+0x172>
    {
        downlinkCtr++;
    9dae:	4a58      	ldr	r2, [pc, #352]	; (9f10 <cert_appdata_callback+0x1ec>)
    9db0:	8813      	ldrh	r3, [r2, #0]
    9db2:	3301      	adds	r3, #1
    9db4:	b29b      	uxth	r3, r3
    9db6:	8013      	strh	r3, [r2, #0]
        uplinkTestNoResp = 0;
    9db8:	2100      	movs	r1, #0
    9dba:	4a56      	ldr	r2, [pc, #344]	; (9f14 <cert_appdata_callback+0x1f0>)
    9dbc:	7011      	strb	r1, [r2, #0]

        //prepare the next data
        sendData[0] = (uint8_t) (downlinkCtr >> 8);
    9dbe:	4a56      	ldr	r2, [pc, #344]	; (9f18 <cert_appdata_callback+0x1f4>)
    9dc0:	0a19      	lsrs	r1, r3, #8
    9dc2:	7011      	strb	r1, [r2, #0]
        sendData[1] = (uint8_t) (downlinkCtr);
    9dc4:	7053      	strb	r3, [r2, #1]
        sendDataLen = 2;
    9dc6:	2202      	movs	r2, #2
    9dc8:	4b54      	ldr	r3, [pc, #336]	; (9f1c <cert_appdata_callback+0x1f8>)
    9dca:	801a      	strh	r2, [r3, #0]

        switch (data[0])
    9dcc:	7873      	ldrb	r3, [r6, #1]
    9dce:	2b06      	cmp	r3, #6
    9dd0:	d861      	bhi.n	9e96 <cert_appdata_callback+0x172>
    9dd2:	009b      	lsls	r3, r3, #2
    9dd4:	4a52      	ldr	r2, [pc, #328]	; (9f20 <cert_appdata_callback+0x1fc>)
    9dd6:	58d3      	ldr	r3, [r2, r3]
    9dd8:	469f      	mov	pc, r3
        {
            case DEACTIVATE_MODE:
            {
                if (dataLen == 1) {
    9dda:	2801      	cmp	r0, #1
    9ddc:	d15b      	bne.n	9e96 <cert_appdata_callback+0x172>
                    //Deactivated test mode
                    testMode = OFF;
    9dde:	2200      	movs	r2, #0
    9de0:	4b50      	ldr	r3, [pc, #320]	; (9f24 <cert_appdata_callback+0x200>)
    9de2:	701a      	strb	r2, [r3, #0]
    9de4:	e057      	b.n	9e96 <cert_appdata_callback+0x172>
            break;

            case ACTIVATE_MODE:
            {
                bool bPayloadValid = false;
                if (dataLen == 4)
    9de6:	2804      	cmp	r0, #4
    9de8:	d155      	bne.n	9e96 <cert_appdata_callback+0x172>
    9dea:	1cb3      	adds	r3, r6, #2
    9dec:	3605      	adds	r6, #5
                {
                    for (uint8_t i = 0; i < 4; i++)
                    {
                        if (data[i] == 1)
    9dee:	781a      	ldrb	r2, [r3, #0]
    9df0:	2a01      	cmp	r2, #1
    9df2:	d150      	bne.n	9e96 <cert_appdata_callback+0x172>
    9df4:	3301      	adds	r3, #1
                    for (uint8_t i = 0; i < 4; i++)
    9df6:	42b3      	cmp	r3, r6
    9df8:	d1f9      	bne.n	9dee <cert_appdata_callback+0xca>
    testMode = ON;
    9dfa:	2201      	movs	r2, #1
    9dfc:	4b49      	ldr	r3, [pc, #292]	; (9f24 <cert_appdata_callback+0x200>)
    9dfe:	701a      	strb	r2, [r3, #0]
    downlinkCtr = 0;
    9e00:	2300      	movs	r3, #0
    9e02:	4a43      	ldr	r2, [pc, #268]	; (9f10 <cert_appdata_callback+0x1ec>)
    9e04:	8013      	strh	r3, [r2, #0]
    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    9e06:	4a44      	ldr	r2, [pc, #272]	; (9f18 <cert_appdata_callback+0x1f4>)
    9e08:	7013      	strb	r3, [r2, #0]
    sendData[1] = (uint8_t) (downlinkCtr);
    9e0a:	7053      	strb	r3, [r2, #1]
    printf("\r\nTest Mode Activated\r\n");
    9e0c:	4846      	ldr	r0, [pc, #280]	; (9f28 <cert_appdata_callback+0x204>)
    9e0e:	4b3f      	ldr	r3, [pc, #252]	; (9f0c <cert_appdata_callback+0x1e8>)
    9e10:	4798      	blx	r3
    9e12:	e040      	b.n	9e96 <cert_appdata_callback+0x172>
            }
            break;

            case CNF_MODE:
            {
                if (dataLen == 1)
    9e14:	2801      	cmp	r0, #1
    9e16:	d13e      	bne.n	9e96 <cert_appdata_callback+0x172>
                {
                    //Confirmed frames
                    bTxCnf = true;
    9e18:	2201      	movs	r2, #1
    9e1a:	4b44      	ldr	r3, [pc, #272]	; (9f2c <cert_appdata_callback+0x208>)
    9e1c:	701a      	strb	r2, [r3, #0]
    9e1e:	e03a      	b.n	9e96 <cert_appdata_callback+0x172>
            }
            break;

            case UNCNF_MODE:
            {
                if (dataLen == 1)
    9e20:	2801      	cmp	r0, #1
    9e22:	d138      	bne.n	9e96 <cert_appdata_callback+0x172>
                {
                    //Unconfirmed frames
                    bTxCnf = false;
    9e24:	2200      	movs	r2, #0
    9e26:	4b41      	ldr	r3, [pc, #260]	; (9f2c <cert_appdata_callback+0x208>)
    9e28:	701a      	strb	r2, [r3, #0]
    9e2a:	e034      	b.n	9e96 <cert_appdata_callback+0x172>
            }
            break;

            case CRYPTO_MODE:
            {
                if (dataLen <= 33) {
    9e2c:	2821      	cmp	r0, #33	; 0x21
    9e2e:	d832      	bhi.n	9e96 <cert_appdata_callback+0x172>
                    //Cryptography tests
                    sendData[0] = 0x04;
    9e30:	2204      	movs	r2, #4
    9e32:	4b39      	ldr	r3, [pc, #228]	; (9f18 <cert_appdata_callback+0x1f4>)
    9e34:	701a      	strb	r2, [r3, #0]

                    for (uint8_t i = 1; i < dataLen; i++)
    9e36:	2801      	cmp	r0, #1
    9e38:	d910      	bls.n	9e5c <cert_appdata_callback+0x138>
    9e3a:	1cb2      	adds	r2, r6, #2
    9e3c:	0019      	movs	r1, r3
    9e3e:	3101      	adds	r1, #1
    9e40:	4643      	mov	r3, r8
    9e42:	3b03      	subs	r3, #3
    9e44:	b2db      	uxtb	r3, r3
    9e46:	3303      	adds	r3, #3
    9e48:	18f6      	adds	r6, r6, r3
                    {
                        sendData[i] = (((uint16_t) data[i]) + 1) % 256;
    9e4a:	24ff      	movs	r4, #255	; 0xff
    9e4c:	7813      	ldrb	r3, [r2, #0]
    9e4e:	3301      	adds	r3, #1
    9e50:	4023      	ands	r3, r4
    9e52:	700b      	strb	r3, [r1, #0]
    9e54:	3201      	adds	r2, #1
    9e56:	3101      	adds	r1, #1
                    for (uint8_t i = 1; i < dataLen; i++)
    9e58:	42b2      	cmp	r2, r6
    9e5a:	d1f7      	bne.n	9e4c <cert_appdata_callback+0x128>
                    }
                    sendDataLen = dataLen;
    9e5c:	4b2f      	ldr	r3, [pc, #188]	; (9f1c <cert_appdata_callback+0x1f8>)
    9e5e:	8018      	strh	r0, [r3, #0]
    9e60:	e019      	b.n	9e96 <cert_appdata_callback+0x172>
            }
            break;

            case OTAA_TRIGGER_MODE:
            {
                status = LORAWAN_Join(LORAWAN_OTAA);
    9e62:	2000      	movs	r0, #0
    9e64:	4b32      	ldr	r3, [pc, #200]	; (9f30 <cert_appdata_callback+0x20c>)
    9e66:	4798      	blx	r3
                if (status == LORAWAN_SUCCESS)
    9e68:	2808      	cmp	r0, #8
    9e6a:	d002      	beq.n	9e72 <cert_appdata_callback+0x14e>
                    SwTimerStop(certAppTimerId);
                    printf("\nOTAA Join Request Sent\n\r");
                }
                else
                {
                    print_stack_status(status);
    9e6c:	4b31      	ldr	r3, [pc, #196]	; (9f34 <cert_appdata_callback+0x210>)
    9e6e:	4798      	blx	r3
    9e70:	e011      	b.n	9e96 <cert_appdata_callback+0x172>
                    testMode = OFF;
    9e72:	2200      	movs	r2, #0
    9e74:	4b2b      	ldr	r3, [pc, #172]	; (9f24 <cert_appdata_callback+0x200>)
    9e76:	701a      	strb	r2, [r3, #0]
                    SwTimerStop(certAppTimerId);
    9e78:	4b2f      	ldr	r3, [pc, #188]	; (9f38 <cert_appdata_callback+0x214>)
    9e7a:	7818      	ldrb	r0, [r3, #0]
    9e7c:	4b2f      	ldr	r3, [pc, #188]	; (9f3c <cert_appdata_callback+0x218>)
    9e7e:	4798      	blx	r3
                    printf("\nOTAA Join Request Sent\n\r");
    9e80:	482f      	ldr	r0, [pc, #188]	; (9f40 <cert_appdata_callback+0x21c>)
    9e82:	4b1b      	ldr	r3, [pc, #108]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9e84:	4798      	blx	r3
    9e86:	e006      	b.n	9e96 <cert_appdata_callback+0x172>
                     uplinkTestNoResp++;
    9e88:	4a22      	ldr	r2, [pc, #136]	; (9f14 <cert_appdata_callback+0x1f0>)
    9e8a:	7813      	ldrb	r3, [r2, #0]
    9e8c:	3301      	adds	r3, #1
    9e8e:	7013      	strb	r3, [r2, #0]
                     printf("Received ACK for Confirmed data\r\n");
    9e90:	482c      	ldr	r0, [pc, #176]	; (9f44 <cert_appdata_callback+0x220>)
    9e92:	4b1e      	ldr	r3, [pc, #120]	; (9f0c <cert_appdata_callback+0x1e8>)
    9e94:	4798      	blx	r3
                 uplinkTestNoResp = 0;
    9e96:	2200      	movs	r2, #0
    9e98:	4b1e      	ldr	r3, [pc, #120]	; (9f14 <cert_appdata_callback+0x1f0>)
    9e9a:	701a      	strb	r2, [r3, #0]
            break;
    9e9c:	e74b      	b.n	9d36 <cert_appdata_callback+0x12>
                printf("\r\nMAC NOK! - %d", status);
    9e9e:	0019      	movs	r1, r3
    9ea0:	4829      	ldr	r0, [pc, #164]	; (9f48 <cert_appdata_callback+0x224>)
    9ea2:	4b13      	ldr	r3, [pc, #76]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9ea4:	4798      	blx	r3
            break;
    9ea6:	e746      	b.n	9d36 <cert_appdata_callback+0x12>
        switch(appdata->param.transCmpl.status)
    9ea8:	7909      	ldrb	r1, [r1, #4]
    9eaa:	2908      	cmp	r1, #8
    9eac:	d118      	bne.n	9ee0 <cert_appdata_callback+0x1bc>
                if(pktRxd == false)
    9eae:	4b0e      	ldr	r3, [pc, #56]	; (9ee8 <cert_appdata_callback+0x1c4>)
    9eb0:	781b      	ldrb	r3, [r3, #0]
    9eb2:	2b00      	cmp	r3, #0
    9eb4:	d003      	beq.n	9ebe <cert_appdata_callback+0x19a>
        printf("\n\r*************************************************\n\r");
    9eb6:	4825      	ldr	r0, [pc, #148]	; (9f4c <cert_appdata_callback+0x228>)
    9eb8:	4b0d      	ldr	r3, [pc, #52]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9eba:	4798      	blx	r3
}
    9ebc:	e73b      	b.n	9d36 <cert_appdata_callback+0x12>
                    printf("Transmission Success\r\n");
    9ebe:	4824      	ldr	r0, [pc, #144]	; (9f50 <cert_appdata_callback+0x22c>)
    9ec0:	4b12      	ldr	r3, [pc, #72]	; (9f0c <cert_appdata_callback+0x1e8>)
    9ec2:	4798      	blx	r3
                    uplinkTestNoResp++;
    9ec4:	4a13      	ldr	r2, [pc, #76]	; (9f14 <cert_appdata_callback+0x1f0>)
    9ec6:	7813      	ldrb	r3, [r2, #0]
    9ec8:	3301      	adds	r3, #1
    9eca:	7013      	strb	r3, [r2, #0]
                    sendData[0] = (uint8_t) (downlinkCtr >> 8);
    9ecc:	4b10      	ldr	r3, [pc, #64]	; (9f10 <cert_appdata_callback+0x1ec>)
    9ece:	881a      	ldrh	r2, [r3, #0]
    9ed0:	4b11      	ldr	r3, [pc, #68]	; (9f18 <cert_appdata_callback+0x1f4>)
    9ed2:	0a11      	lsrs	r1, r2, #8
    9ed4:	7019      	strb	r1, [r3, #0]
                    sendData[1] = (uint8_t) (downlinkCtr);
    9ed6:	705a      	strb	r2, [r3, #1]
                    sendDataLen = 2;
    9ed8:	2202      	movs	r2, #2
    9eda:	4b10      	ldr	r3, [pc, #64]	; (9f1c <cert_appdata_callback+0x1f8>)
    9edc:	801a      	strh	r2, [r3, #0]
    9ede:	e7ea      	b.n	9eb6 <cert_appdata_callback+0x192>
                printf("\r\nMAC NOK! - %d", appdata->param.transCmpl.status );
    9ee0:	4819      	ldr	r0, [pc, #100]	; (9f48 <cert_appdata_callback+0x224>)
    9ee2:	4b03      	ldr	r3, [pc, #12]	; (9ef0 <cert_appdata_callback+0x1cc>)
    9ee4:	4798      	blx	r3
            break;
    9ee6:	e7e6      	b.n	9eb6 <cert_appdata_callback+0x192>
    9ee8:	20000fc4 	.word	0x20000fc4
    9eec:	0001b09c 	.word	0x0001b09c
    9ef0:	00013ec5 	.word	0x00013ec5
    9ef4:	0001b0b8 	.word	0x0001b0b8
    9ef8:	0001b0d8 	.word	0x0001b0d8
    9efc:	0001b0f0 	.word	0x0001b0f0
    9f00:	0001b104 	.word	0x0001b104
    9f04:	0001b110 	.word	0x0001b110
    9f08:	0001b114 	.word	0x0001b114
    9f0c:	00013f89 	.word	0x00013f89
    9f10:	20000fb4 	.word	0x20000fb4
    9f14:	2000102f 	.word	0x2000102f
    9f18:	20000fc8 	.word	0x20000fc8
    9f1c:	2000102c 	.word	0x2000102c
    9f20:	0001ae24 	.word	0x0001ae24
    9f24:	2000102e 	.word	0x2000102e
    9f28:	0001b1b8 	.word	0x0001b1b8
    9f2c:	20000fb2 	.word	0x20000fb2
    9f30:	0000c259 	.word	0x0000c259
    9f34:	00009b39 	.word	0x00009b39
    9f38:	20000fb3 	.word	0x20000fb3
    9f3c:	000091c1 	.word	0x000091c1
    9f40:	0001b218 	.word	0x0001b218
    9f44:	0001b134 	.word	0x0001b134
    9f48:	0001b158 	.word	0x0001b158
    9f4c:	0001b180 	.word	0x0001b180
    9f50:	0001b168 	.word	0x0001b168

00009f54 <cert_app_init>:
{
    9f54:	b5f0      	push	{r4, r5, r6, r7, lr}
    9f56:	b083      	sub	sp, #12
    PDS_DeleteAll();
    9f58:	4b63      	ldr	r3, [pc, #396]	; (a0e8 <cert_app_init+0x194>)
    9f5a:	4798      	blx	r3
    PDS_UnInit();
    9f5c:	4b63      	ldr	r3, [pc, #396]	; (a0ec <cert_app_init+0x198>)
    9f5e:	4798      	blx	r3
    status = SwTimerCreate(&certAppTimerId);
    9f60:	4863      	ldr	r0, [pc, #396]	; (a0f0 <cert_app_init+0x19c>)
    9f62:	4b64      	ldr	r3, [pc, #400]	; (a0f4 <cert_app_init+0x1a0>)
    9f64:	4798      	blx	r3
    if(status!=LORAWAN_SUCCESS)
    9f66:	2808      	cmp	r0, #8
    9f68:	d003      	beq.n	9f72 <cert_app_init+0x1e>
        printf("\r\nUnable to start certification timer. Pls check");
    9f6a:	4863      	ldr	r0, [pc, #396]	; (a0f8 <cert_app_init+0x1a4>)
    9f6c:	4b63      	ldr	r3, [pc, #396]	; (a0fc <cert_app_init+0x1a8>)
    9f6e:	4798      	blx	r3
    9f70:	e7fe      	b.n	9f70 <cert_app_init+0x1c>
    LORAWAN_Init(cert_appdata_callback, cert_joindata_callback);
    9f72:	4963      	ldr	r1, [pc, #396]	; (a100 <cert_app_init+0x1ac>)
    9f74:	4863      	ldr	r0, [pc, #396]	; (a104 <cert_app_init+0x1b0>)
    9f76:	4b64      	ldr	r3, [pc, #400]	; (a108 <cert_app_init+0x1b4>)
    9f78:	4798      	blx	r3
    printf("\r\nPlease select one of the band given below\r\n");
    9f7a:	4f64      	ldr	r7, [pc, #400]	; (a10c <cert_app_init+0x1b8>)
    9f7c:	4e64      	ldr	r6, [pc, #400]	; (a110 <cert_app_init+0x1bc>)
        printf("%d. %s\r\n",i,bandStrings[i]);
    9f7e:	4d65      	ldr	r5, [pc, #404]	; (a114 <cert_app_init+0x1c0>)
    printf("\r\nPlease select one of the band given below\r\n");
    9f80:	0038      	movs	r0, r7
    9f82:	47b0      	blx	r6
        printf("%d. %s\r\n",i,bandStrings[i]);
    9f84:	002a      	movs	r2, r5
    9f86:	2101      	movs	r1, #1
    9f88:	4863      	ldr	r0, [pc, #396]	; (a118 <cert_app_init+0x1c4>)
    9f8a:	4c5c      	ldr	r4, [pc, #368]	; (a0fc <cert_app_init+0x1a8>)
    9f8c:	47a0      	blx	r4
    printf("Select Regional Band : ");
    9f8e:	4863      	ldr	r0, [pc, #396]	; (a11c <cert_app_init+0x1c8>)
    9f90:	47a0      	blx	r4
    rxChar = sio2host_getchar();
    9f92:	4b63      	ldr	r3, [pc, #396]	; (a120 <cert_app_init+0x1cc>)
    9f94:	4798      	blx	r3
    9f96:	466b      	mov	r3, sp
    9f98:	71d8      	strb	r0, [r3, #7]
    9f9a:	3307      	adds	r3, #7
    choice = atoi(charPtr);
    9f9c:	0018      	movs	r0, r3
    9f9e:	4b61      	ldr	r3, [pc, #388]	; (a124 <cert_app_init+0x1d0>)
    9fa0:	4798      	blx	r3
    9fa2:	0003      	movs	r3, r0
    if ( (choice >= sizeof(bandTable)) || (choice == 0) )
    9fa4:	b2c2      	uxtb	r2, r0
    9fa6:	2a01      	cmp	r2, #1
    9fa8:	d1ea      	bne.n	9f80 <cert_app_init+0x2c>
        LORAWAN_Reset(bandTable[choice]);
    9faa:	20ff      	movs	r0, #255	; 0xff
    9fac:	4018      	ands	r0, r3
    9fae:	4b5e      	ldr	r3, [pc, #376]	; (a128 <cert_app_init+0x1d4>)
    9fb0:	5c18      	ldrb	r0, [r3, r0]
    9fb2:	4b5e      	ldr	r3, [pc, #376]	; (a12c <cert_app_init+0x1d8>)
    9fb4:	4798      	blx	r3
    printf("\n\n\r*******************************************************\n\r");
    9fb6:	485e      	ldr	r0, [pc, #376]	; (a130 <cert_app_init+0x1dc>)
    9fb8:	4b50      	ldr	r3, [pc, #320]	; (a0fc <cert_app_init+0x1a8>)
    9fba:	4798      	blx	r3
    printf("\r\nInit - Successful\r\n");
    9fbc:	485d      	ldr	r0, [pc, #372]	; (a134 <cert_app_init+0x1e0>)
    9fbe:	4b54      	ldr	r3, [pc, #336]	; (a110 <cert_app_init+0x1bc>)
    9fc0:	4798      	blx	r3
    bool adrValue = true ;
    9fc2:	2301      	movs	r3, #1
    9fc4:	466a      	mov	r2, sp
    9fc6:	7193      	strb	r3, [r2, #6]
    bool testModeEnable = true;
    9fc8:	466a      	mov	r2, sp
    9fca:	1dd1      	adds	r1, r2, #7
    9fcc:	700b      	strb	r3, [r1, #0]
    status = LORAWAN_SetAttr(TEST_MODE_ENABLE,&testModeEnable);
    9fce:	202d      	movs	r0, #45	; 0x2d
    9fd0:	4b59      	ldr	r3, [pc, #356]	; (a138 <cert_app_init+0x1e4>)
    9fd2:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    9fd4:	2808      	cmp	r0, #8
    9fd6:	d003      	beq.n	9fe0 <cert_app_init+0x8c>
        printf("\nMAC parameters initialization failed\n\r");
    9fd8:	4858      	ldr	r0, [pc, #352]	; (a13c <cert_app_init+0x1e8>)
    9fda:	4b48      	ldr	r3, [pc, #288]	; (a0fc <cert_app_init+0x1a8>)
    9fdc:	4798      	blx	r3
    9fde:	e006      	b.n	9fee <cert_app_init+0x9a>
        status = LORAWAN_SetAttr(ADR,&adrValue);
    9fe0:	466b      	mov	r3, sp
    9fe2:	1d99      	adds	r1, r3, #6
    9fe4:	3802      	subs	r0, #2
    9fe6:	4b54      	ldr	r3, [pc, #336]	; (a138 <cert_app_init+0x1e4>)
    9fe8:	4798      	blx	r3
    if (LORAWAN_SUCCESS != status)
    9fea:	2808      	cmp	r0, #8
    9fec:	d1f4      	bne.n	9fd8 <cert_app_init+0x84>
	uint8_t dataRate = DR0;
    9fee:	466b      	mov	r3, sp
    9ff0:	1dd9      	adds	r1, r3, #7
    9ff2:	2300      	movs	r3, #0
    9ff4:	700b      	strb	r3, [r1, #0]
	status = LORAWAN_SetAttr (CURRENT_DATARATE, &dataRate);
    9ff6:	2007      	movs	r0, #7
    9ff8:	4b4f      	ldr	r3, [pc, #316]	; (a138 <cert_app_init+0x1e4>)
    9ffa:	4798      	blx	r3
    9ffc:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    9ffe:	4850      	ldr	r0, [pc, #320]	; (a140 <cert_app_init+0x1ec>)
    a000:	4b3e      	ldr	r3, [pc, #248]	; (a0fc <cert_app_init+0x1a8>)
    a002:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
    a004:	2c08      	cmp	r4, #8
    a006:	d164      	bne.n	a0d2 <cert_app_init+0x17e>
			status = LORAWAN_SetAttr (DEV_ADDR, &devAddr);
    a008:	494e      	ldr	r1, [pc, #312]	; (a144 <cert_app_init+0x1f0>)
    a00a:	2002      	movs	r0, #2
    a00c:	4b4a      	ldr	r3, [pc, #296]	; (a138 <cert_app_init+0x1e4>)
    a00e:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a010:	2808      	cmp	r0, #8
    a012:	d15e      	bne.n	a0d2 <cert_app_init+0x17e>
            printf("\nDevice Addr - ");
    a014:	484c      	ldr	r0, [pc, #304]	; (a148 <cert_app_init+0x1f4>)
    a016:	4c39      	ldr	r4, [pc, #228]	; (a0fc <cert_app_init+0x1a8>)
    a018:	47a0      	blx	r4
            printf("0x%lx \n\r", devAddr);
    a01a:	4b4a      	ldr	r3, [pc, #296]	; (a144 <cert_app_init+0x1f0>)
    a01c:	6819      	ldr	r1, [r3, #0]
    a01e:	484b      	ldr	r0, [pc, #300]	; (a14c <cert_app_init+0x1f8>)
    a020:	47a0      	blx	r4
            status = LORAWAN_SetAttr (APPS_KEY, appsKey);
    a022:	494b      	ldr	r1, [pc, #300]	; (a150 <cert_app_init+0x1fc>)
    a024:	2005      	movs	r0, #5
    a026:	4b44      	ldr	r3, [pc, #272]	; (a138 <cert_app_init+0x1e4>)
    a028:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a02a:	2808      	cmp	r0, #8
    a02c:	d151      	bne.n	a0d2 <cert_app_init+0x17e>
            printf("\nApplication Session Key - ");
    a02e:	4849      	ldr	r0, [pc, #292]	; (a154 <cert_app_init+0x200>)
    a030:	4b32      	ldr	r3, [pc, #200]	; (a0fc <cert_app_init+0x1a8>)
    a032:	4798      	blx	r3
            print_array((uint8_t *)&appsKey, sizeof(appsKey));
    a034:	2110      	movs	r1, #16
    a036:	4846      	ldr	r0, [pc, #280]	; (a150 <cert_app_init+0x1fc>)
    a038:	4b47      	ldr	r3, [pc, #284]	; (a158 <cert_app_init+0x204>)
    a03a:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, nwksKey);
    a03c:	4947      	ldr	r1, [pc, #284]	; (a15c <cert_app_init+0x208>)
    a03e:	2004      	movs	r0, #4
    a040:	4b3d      	ldr	r3, [pc, #244]	; (a138 <cert_app_init+0x1e4>)
    a042:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a044:	2808      	cmp	r0, #8
    a046:	d144      	bne.n	a0d2 <cert_app_init+0x17e>
            printf("\nNetwork Session Key - ");
    a048:	4845      	ldr	r0, [pc, #276]	; (a160 <cert_app_init+0x20c>)
    a04a:	4b2c      	ldr	r3, [pc, #176]	; (a0fc <cert_app_init+0x1a8>)
    a04c:	4798      	blx	r3
            print_array((uint8_t *)&nwksKey, sizeof(nwksKey));
    a04e:	2110      	movs	r1, #16
    a050:	4842      	ldr	r0, [pc, #264]	; (a15c <cert_app_init+0x208>)
    a052:	4b41      	ldr	r3, [pc, #260]	; (a158 <cert_app_init+0x204>)
    a054:	4798      	blx	r3
	uint8_t dataRate = DR0;
    a056:	466b      	mov	r3, sp
    a058:	1dd9      	adds	r1, r3, #7
    a05a:	2300      	movs	r3, #0
    a05c:	700b      	strb	r3, [r1, #0]
	status = LORAWAN_SetAttr (CURRENT_DATARATE, &dataRate);
    a05e:	2007      	movs	r0, #7
    a060:	4b35      	ldr	r3, [pc, #212]	; (a138 <cert_app_init+0x1e4>)
    a062:	4798      	blx	r3
    a064:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    a066:	4836      	ldr	r0, [pc, #216]	; (a140 <cert_app_init+0x1ec>)
    a068:	4b24      	ldr	r3, [pc, #144]	; (a0fc <cert_app_init+0x1a8>)
    a06a:	4798      	blx	r3
		if (LORAWAN_SUCCESS == status)
    a06c:	2c08      	cmp	r4, #8
    a06e:	d134      	bne.n	a0da <cert_app_init+0x186>
			status = LORAWAN_SetAttr (DEV_EUI, devEui);
    a070:	493c      	ldr	r1, [pc, #240]	; (a164 <cert_app_init+0x210>)
    a072:	2000      	movs	r0, #0
    a074:	4b30      	ldr	r3, [pc, #192]	; (a138 <cert_app_init+0x1e4>)
    a076:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a078:	2808      	cmp	r0, #8
    a07a:	d12e      	bne.n	a0da <cert_app_init+0x186>
            printf("\nDevice EUI - ");
    a07c:	483a      	ldr	r0, [pc, #232]	; (a168 <cert_app_init+0x214>)
    a07e:	4b1f      	ldr	r3, [pc, #124]	; (a0fc <cert_app_init+0x1a8>)
    a080:	4798      	blx	r3
            print_array((uint8_t *)&devEui, sizeof(devEui));
    a082:	2108      	movs	r1, #8
    a084:	4837      	ldr	r0, [pc, #220]	; (a164 <cert_app_init+0x210>)
    a086:	4b34      	ldr	r3, [pc, #208]	; (a158 <cert_app_init+0x204>)
    a088:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, appEui);
    a08a:	4938      	ldr	r1, [pc, #224]	; (a16c <cert_app_init+0x218>)
    a08c:	2001      	movs	r0, #1
    a08e:	4b2a      	ldr	r3, [pc, #168]	; (a138 <cert_app_init+0x1e4>)
    a090:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a092:	2808      	cmp	r0, #8
    a094:	d121      	bne.n	a0da <cert_app_init+0x186>
            printf("\nApplication EUI - ");
    a096:	4836      	ldr	r0, [pc, #216]	; (a170 <cert_app_init+0x21c>)
    a098:	4b18      	ldr	r3, [pc, #96]	; (a0fc <cert_app_init+0x1a8>)
    a09a:	4798      	blx	r3
            print_array((uint8_t *)&appEui, sizeof(appEui));
    a09c:	2108      	movs	r1, #8
    a09e:	4833      	ldr	r0, [pc, #204]	; (a16c <cert_app_init+0x218>)
    a0a0:	4b2d      	ldr	r3, [pc, #180]	; (a158 <cert_app_init+0x204>)
    a0a2:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_KEY, appKey);
    a0a4:	4933      	ldr	r1, [pc, #204]	; (a174 <cert_app_init+0x220>)
    a0a6:	2003      	movs	r0, #3
    a0a8:	4b23      	ldr	r3, [pc, #140]	; (a138 <cert_app_init+0x1e4>)
    a0aa:	4798      	blx	r3
        if (LORAWAN_SUCCESS == status)
    a0ac:	2808      	cmp	r0, #8
    a0ae:	d114      	bne.n	a0da <cert_app_init+0x186>
            printf("\nApplication Key - ");
    a0b0:	4831      	ldr	r0, [pc, #196]	; (a178 <cert_app_init+0x224>)
    a0b2:	4b12      	ldr	r3, [pc, #72]	; (a0fc <cert_app_init+0x1a8>)
    a0b4:	4798      	blx	r3
            print_array((uint8_t *)&appKey, sizeof(appKey));
    a0b6:	2110      	movs	r1, #16
    a0b8:	482e      	ldr	r0, [pc, #184]	; (a174 <cert_app_init+0x220>)
    a0ba:	4b27      	ldr	r3, [pc, #156]	; (a158 <cert_app_init+0x204>)
    a0bc:	4798      	blx	r3
    status = LORAWAN_Join(CERT_APP_ACTIVATION_TYPE);
    a0be:	2001      	movs	r0, #1
    a0c0:	4b2e      	ldr	r3, [pc, #184]	; (a17c <cert_app_init+0x228>)
    a0c2:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    a0c4:	2808      	cmp	r0, #8
    a0c6:	d10c      	bne.n	a0e2 <cert_app_init+0x18e>
        printf("\nJoin Request Sent\n\r");
    a0c8:	482d      	ldr	r0, [pc, #180]	; (a180 <cert_app_init+0x22c>)
    a0ca:	4b0c      	ldr	r3, [pc, #48]	; (a0fc <cert_app_init+0x1a8>)
    a0cc:	4798      	blx	r3
}
    a0ce:	b003      	add	sp, #12
    a0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
        printf("\nJoin parameters initialization failed\n\r");
    a0d2:	482c      	ldr	r0, [pc, #176]	; (a184 <cert_app_init+0x230>)
    a0d4:	4b09      	ldr	r3, [pc, #36]	; (a0fc <cert_app_init+0x1a8>)
    a0d6:	4798      	blx	r3
    a0d8:	e7bd      	b.n	a056 <cert_app_init+0x102>
        printf("\nOTAA Join parameters initialization failed\n\r");
    a0da:	482b      	ldr	r0, [pc, #172]	; (a188 <cert_app_init+0x234>)
    a0dc:	4b07      	ldr	r3, [pc, #28]	; (a0fc <cert_app_init+0x1a8>)
    a0de:	4798      	blx	r3
    a0e0:	e7ed      	b.n	a0be <cert_app_init+0x16a>
        print_stack_status(status);
    a0e2:	4b2a      	ldr	r3, [pc, #168]	; (a18c <cert_app_init+0x238>)
    a0e4:	4798      	blx	r3
}
    a0e6:	e7f2      	b.n	a0ce <cert_app_init+0x17a>
    a0e8:	0000805d 	.word	0x0000805d
    a0ec:	00007fe9 	.word	0x00007fe9
    a0f0:	20000fb3 	.word	0x20000fb3
    a0f4:	00008e89 	.word	0x00008e89
    a0f8:	0001ae44 	.word	0x0001ae44
    a0fc:	00013ec5 	.word	0x00013ec5
    a100:	00009bf5 	.word	0x00009bf5
    a104:	00009d25 	.word	0x00009d25
    a108:	0000b4c5 	.word	0x0000b4c5
    a10c:	0001ae78 	.word	0x0001ae78
    a110:	00013f89 	.word	0x00013f89
    a114:	0001aea8 	.word	0x0001aea8
    a118:	0001aeb0 	.word	0x0001aeb0
    a11c:	0001aebc 	.word	0x0001aebc
    a120:	00002e25 	.word	0x00002e25
    a124:	00013d21 	.word	0x00013d21
    a128:	0001ae40 	.word	0x0001ae40
    a12c:	0000e6f1 	.word	0x0000e6f1
    a130:	0001aed4 	.word	0x0001aed4
    a134:	0001af14 	.word	0x0001af14
    a138:	0000e255 	.word	0x0000e255
    a13c:	0001af2c 	.word	0x0001af2c
    a140:	0001af54 	.word	0x0001af54
    a144:	20000034 	.word	0x20000034
    a148:	0001af90 	.word	0x0001af90
    a14c:	0001afa0 	.word	0x0001afa0
    a150:	20000024 	.word	0x20000024
    a154:	0001afac 	.word	0x0001afac
    a158:	00009af9 	.word	0x00009af9
    a15c:	20000040 	.word	0x20000040
    a160:	0001afc8 	.word	0x0001afc8
    a164:	20000038 	.word	0x20000038
    a168:	0001b00c 	.word	0x0001b00c
    a16c:	2000000c 	.word	0x2000000c
    a170:	0001b01c 	.word	0x0001b01c
    a174:	20000014 	.word	0x20000014
    a178:	0001b030 	.word	0x0001b030
    a17c:	0000c259 	.word	0x0000c259
    a180:	0001b074 	.word	0x0001b074
    a184:	0001afe0 	.word	0x0001afe0
    a188:	0001b044 	.word	0x0001b044
    a18c:	00009b39 	.word	0x00009b39

0000a190 <appPostTask>:
 \brief      App Post Task
 \param[in]  Id of the application to be posted
 ************************************************************************/

void appPostTask(AppTaskIds_t id)
{
    a190:	b510      	push	{r4, lr}
    a192:	0004      	movs	r4, r0
    ATOMIC_SECTION_ENTER
    a194:	4b07      	ldr	r3, [pc, #28]	; (a1b4 <appPostTask+0x24>)
    a196:	4798      	blx	r3
    appTaskFlags |= (1 << id);
    a198:	4907      	ldr	r1, [pc, #28]	; (a1b8 <appPostTask+0x28>)
    a19a:	780b      	ldrb	r3, [r1, #0]
    a19c:	2201      	movs	r2, #1
    a19e:	40a2      	lsls	r2, r4
    a1a0:	4313      	orrs	r3, r2
    a1a2:	b2db      	uxtb	r3, r3
    a1a4:	700b      	strb	r3, [r1, #0]
    ATOMIC_SECTION_EXIT
    a1a6:	4b05      	ldr	r3, [pc, #20]	; (a1bc <appPostTask+0x2c>)
    a1a8:	4798      	blx	r3

    /* Also post a APP task to the system */
    SYSTEM_PostTask(APP_TASK_ID);
    a1aa:	2010      	movs	r0, #16
    a1ac:	4b04      	ldr	r3, [pc, #16]	; (a1c0 <appPostTask+0x30>)
    a1ae:	4798      	blx	r3
}
    a1b0:	bd10      	pop	{r4, pc}
    a1b2:	46c0      	nop			; (mov r8, r8)
    a1b4:	000033ed 	.word	0x000033ed
    a1b8:	20001030 	.word	0x20001030
    a1bc:	000033f9 	.word	0x000033f9
    a1c0:	000094e1 	.word	0x000094e1

0000a1c4 <lTimerCb>:
{
    a1c4:	b510      	push	{r4, lr}
    a1c6:	b082      	sub	sp, #8
    SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    a1c8:	4b07      	ldr	r3, [pc, #28]	; (a1e8 <lTimerCb+0x24>)
    a1ca:	7818      	ldrb	r0, [r3, #0]
    a1cc:	2300      	movs	r3, #0
    a1ce:	9300      	str	r3, [sp, #0]
    a1d0:	4b06      	ldr	r3, [pc, #24]	; (a1ec <lTimerCb+0x28>)
    a1d2:	2200      	movs	r2, #0
    a1d4:	4906      	ldr	r1, [pc, #24]	; (a1f0 <lTimerCb+0x2c>)
    a1d6:	4c07      	ldr	r4, [pc, #28]	; (a1f4 <lTimerCb+0x30>)
    a1d8:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&toggle);
    a1da:	4907      	ldr	r1, [pc, #28]	; (a1f8 <lTimerCb+0x34>)
    a1dc:	2003      	movs	r0, #3
    a1de:	4b07      	ldr	r3, [pc, #28]	; (a1fc <lTimerCb+0x38>)
    a1e0:	4798      	blx	r3
}
    a1e2:	b002      	add	sp, #8
    a1e4:	bd10      	pop	{r4, pc}
    a1e6:	46c0      	nop			; (mov r8, r8)
    a1e8:	200000cb 	.word	0x200000cb
    a1ec:	0000a1c5 	.word	0x0000a1c5
    a1f0:	000186a0 	.word	0x000186a0
    a1f4:	00008ebd 	.word	0x00008ebd
    a1f8:	200000c9 	.word	0x200000c9
    a1fc:	00008899 	.word	0x00008899

0000a200 <displayTask>:
{
    a200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(appTaskState)
    a202:	4b32      	ldr	r3, [pc, #200]	; (a2cc <displayTask+0xcc>)
    a204:	781b      	ldrb	r3, [r3, #0]
    a206:	2b01      	cmp	r3, #1
    a208:	d016      	beq.n	a238 <displayTask+0x38>
    a20a:	2b00      	cmp	r3, #0
    a20c:	d007      	beq.n	a21e <displayTask+0x1e>
    a20e:	2b02      	cmp	r3, #2
    a210:	d026      	beq.n	a260 <displayTask+0x60>
    a212:	2b03      	cmp	r3, #3
    a214:	d042      	beq.n	a29c <displayTask+0x9c>
			printf("Error STATE Entered\r\n");
    a216:	482e      	ldr	r0, [pc, #184]	; (a2d0 <displayTask+0xd0>)
    a218:	4b2e      	ldr	r3, [pc, #184]	; (a2d4 <displayTask+0xd4>)
    a21a:	4798      	blx	r3
			break;
    a21c:	e00a      	b.n	a234 <displayTask+0x34>
	set_LED_data(LED_AMBER,&off);
    a21e:	4d2e      	ldr	r5, [pc, #184]	; (a2d8 <displayTask+0xd8>)
    a220:	0029      	movs	r1, r5
    a222:	2002      	movs	r0, #2
    a224:	4c2d      	ldr	r4, [pc, #180]	; (a2dc <displayTask+0xdc>)
    a226:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    a228:	0029      	movs	r1, r5
    a22a:	2003      	movs	r0, #3
    a22c:	47a0      	blx	r4
	appPostTask(PROCESS_TASK_HANDLER);
    a22e:	2001      	movs	r0, #1
    a230:	4b2b      	ldr	r3, [pc, #172]	; (a2e0 <displayTask+0xe0>)
    a232:	4798      	blx	r3
}
    a234:	2000      	movs	r0, #0
    a236:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	set_LED_data(LED_AMBER,&off);
    a238:	4d27      	ldr	r5, [pc, #156]	; (a2d8 <displayTask+0xd8>)
    a23a:	0029      	movs	r1, r5
    a23c:	2002      	movs	r0, #2
    a23e:	4c27      	ldr	r4, [pc, #156]	; (a2dc <displayTask+0xdc>)
    a240:	47a0      	blx	r4
	set_LED_data(LED_GREEN,&off);
    a242:	0029      	movs	r1, r5
    a244:	2003      	movs	r0, #3
    a246:	47a0      	blx	r4
	printf("1. Demo application\r\n");
    a248:	4826      	ldr	r0, [pc, #152]	; (a2e4 <displayTask+0xe4>)
    a24a:	4c22      	ldr	r4, [pc, #136]	; (a2d4 <displayTask+0xd4>)
    a24c:	47a0      	blx	r4
	printf("2. Certification application\r\n");
    a24e:	4826      	ldr	r0, [pc, #152]	; (a2e8 <displayTask+0xe8>)
    a250:	47a0      	blx	r4
	printf("\r\n Select Application : ");
    a252:	4826      	ldr	r0, [pc, #152]	; (a2ec <displayTask+0xec>)
    a254:	4b26      	ldr	r3, [pc, #152]	; (a2f0 <displayTask+0xf0>)
    a256:	4798      	blx	r3
	startReceiving = true;
    a258:	2201      	movs	r2, #1
    a25a:	4b26      	ldr	r3, [pc, #152]	; (a2f4 <displayTask+0xf4>)
    a25c:	701a      	strb	r2, [r3, #0]
    a25e:	e7e9      	b.n	a234 <displayTask+0x34>
    set_LED_data(LED_AMBER,&off);
    a260:	4d1d      	ldr	r5, [pc, #116]	; (a2d8 <displayTask+0xd8>)
    a262:	0029      	movs	r1, r5
    a264:	2002      	movs	r0, #2
    a266:	4c1d      	ldr	r4, [pc, #116]	; (a2dc <displayTask+0xdc>)
    a268:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);
    a26a:	0029      	movs	r1, r5
    a26c:	2003      	movs	r0, #3
    a26e:	47a0      	blx	r4
    printf("\r\nPlease select one of the band given below\r\n");
    a270:	4821      	ldr	r0, [pc, #132]	; (a2f8 <displayTask+0xf8>)
    a272:	4b18      	ldr	r3, [pc, #96]	; (a2d4 <displayTask+0xd4>)
    a274:	4798      	blx	r3
    a276:	2401      	movs	r4, #1
	    printf("%d. %s\r\n",i,bandStrings[i]);
    a278:	4f20      	ldr	r7, [pc, #128]	; (a2fc <displayTask+0xfc>)
    a27a:	4d21      	ldr	r5, [pc, #132]	; (a300 <displayTask+0x100>)
    a27c:	4e1c      	ldr	r6, [pc, #112]	; (a2f0 <displayTask+0xf0>)
    a27e:	00a3      	lsls	r3, r4, #2
    a280:	59da      	ldr	r2, [r3, r7]
    a282:	0021      	movs	r1, r4
    a284:	0028      	movs	r0, r5
    a286:	47b0      	blx	r6
    a288:	3401      	adds	r4, #1
    for(i = 1;i < sizeof(bandTable); i++)
    a28a:	2c0a      	cmp	r4, #10
    a28c:	d1f7      	bne.n	a27e <displayTask+0x7e>
    printf("Select Regional Band : ");
    a28e:	481d      	ldr	r0, [pc, #116]	; (a304 <displayTask+0x104>)
    a290:	4b17      	ldr	r3, [pc, #92]	; (a2f0 <displayTask+0xf0>)
    a292:	4798      	blx	r3
	startReceiving = true;
    a294:	2201      	movs	r2, #1
    a296:	4b17      	ldr	r3, [pc, #92]	; (a2f4 <displayTask+0xf4>)
    a298:	701a      	strb	r2, [r3, #0]
    a29a:	e7cb      	b.n	a234 <displayTask+0x34>
    printf("\r\n1. Send Join Request\r\n");
    a29c:	481a      	ldr	r0, [pc, #104]	; (a308 <displayTask+0x108>)
    a29e:	4c0d      	ldr	r4, [pc, #52]	; (a2d4 <displayTask+0xd4>)
    a2a0:	47a0      	blx	r4
    printf("2. Send Data\r\n");
    a2a2:	481a      	ldr	r0, [pc, #104]	; (a30c <displayTask+0x10c>)
    a2a4:	47a0      	blx	r4
    printf("3. Sleep\r\n");
    a2a6:	481a      	ldr	r0, [pc, #104]	; (a310 <displayTask+0x110>)
    a2a8:	47a0      	blx	r4
    printf("4. Main Menu\r\n");
    a2aa:	481a      	ldr	r0, [pc, #104]	; (a314 <displayTask+0x114>)
    a2ac:	47a0      	blx	r4
    printf("\r\nEnter your choice: ");
    a2ae:	481a      	ldr	r0, [pc, #104]	; (a318 <displayTask+0x118>)
    a2b0:	4b0f      	ldr	r3, [pc, #60]	; (a2f0 <displayTask+0xf0>)
    a2b2:	4798      	blx	r3
    set_LED_data(LED_AMBER,&off);
    a2b4:	4d08      	ldr	r5, [pc, #32]	; (a2d8 <displayTask+0xd8>)
    a2b6:	0029      	movs	r1, r5
    a2b8:	2002      	movs	r0, #2
    a2ba:	4c08      	ldr	r4, [pc, #32]	; (a2dc <displayTask+0xdc>)
    a2bc:	47a0      	blx	r4
    set_LED_data(LED_GREEN,&off);	
    a2be:	0029      	movs	r1, r5
    a2c0:	2003      	movs	r0, #3
    a2c2:	47a0      	blx	r4
	startReceiving = true;
    a2c4:	2201      	movs	r2, #1
    a2c6:	4b0b      	ldr	r3, [pc, #44]	; (a2f4 <displayTask+0xf4>)
    a2c8:	701a      	strb	r2, [r3, #0]
    a2ca:	e7b3      	b.n	a234 <displayTask+0x34>
    a2cc:	20001031 	.word	0x20001031
    a2d0:	0001b508 	.word	0x0001b508
    a2d4:	00013f89 	.word	0x00013f89
    a2d8:	20001050 	.word	0x20001050
    a2dc:	00008899 	.word	0x00008899
    a2e0:	0000a191 	.word	0x0000a191
    a2e4:	0001b458 	.word	0x0001b458
    a2e8:	0001b470 	.word	0x0001b470
    a2ec:	0001b490 	.word	0x0001b490
    a2f0:	00013ec5 	.word	0x00013ec5
    a2f4:	20001052 	.word	0x20001052
    a2f8:	0001ae78 	.word	0x0001ae78
    a2fc:	0001b430 	.word	0x0001b430
    a300:	0001aeb0 	.word	0x0001aeb0
    a304:	0001aebc 	.word	0x0001aebc
    a308:	0001b4ac 	.word	0x0001b4ac
    a30c:	0001b4c4 	.word	0x0001b4c4
    a310:	0001b4d4 	.word	0x0001b4d4
    a314:	0001b4e0 	.word	0x0001b4e0
    a318:	0001b4f0 	.word	0x0001b4f0

0000a31c <appWakeup>:
{
    a31c:	b510      	push	{r4, lr}
    a31e:	0004      	movs	r4, r0
    HAL_Radio_resources_init();
    a320:	4b07      	ldr	r3, [pc, #28]	; (a340 <appWakeup+0x24>)
    a322:	4798      	blx	r3
    sio2host_init();
    a324:	4b07      	ldr	r3, [pc, #28]	; (a344 <appWakeup+0x28>)
    a326:	4798      	blx	r3
	appTaskState = JOIN_SEND_STATE;
    a328:	2203      	movs	r2, #3
    a32a:	4b07      	ldr	r3, [pc, #28]	; (a348 <appWakeup+0x2c>)
    a32c:	701a      	strb	r2, [r3, #0]
    appPostTask(DISPLAY_TASK_HANDLER);
    a32e:	2000      	movs	r0, #0
    a330:	4b06      	ldr	r3, [pc, #24]	; (a34c <appWakeup+0x30>)
    a332:	4798      	blx	r3
    printf("\r\nsleep_ok %ld ms\r\n", sleptDuration);
    a334:	0021      	movs	r1, r4
    a336:	4806      	ldr	r0, [pc, #24]	; (a350 <appWakeup+0x34>)
    a338:	4b06      	ldr	r3, [pc, #24]	; (a354 <appWakeup+0x38>)
    a33a:	4798      	blx	r3
}
    a33c:	bd10      	pop	{r4, pc}
    a33e:	46c0      	nop			; (mov r8, r8)
    a340:	00003109 	.word	0x00003109
    a344:	00002bd9 	.word	0x00002bd9
    a348:	20001031 	.word	0x20001031
    a34c:	0000a191 	.word	0x0000a191
    a350:	0001b41c 	.word	0x0001b41c
    a354:	00013ec5 	.word	0x00013ec5

0000a358 <APP_TaskHandler>:
/*********************************************************************//*
 \brief      Application Task Handler
 ************************************************************************/

SYSTEM_TaskStatus_t APP_TaskHandler(void)
{
    a358:	b570      	push	{r4, r5, r6, lr}

    if (appTaskFlags)
    a35a:	4b12      	ldr	r3, [pc, #72]	; (a3a4 <APP_TaskHandler+0x4c>)
    a35c:	781b      	ldrb	r3, [r3, #0]
    a35e:	2b00      	cmp	r3, #0
    a360:	d008      	beq.n	a374 <APP_TaskHandler+0x1c>
    {
        for (uint16_t taskId = 0; taskId < APP_TASKS_COUNT; taskId++)
        {
            if ((1 << taskId) & (appTaskFlags))
    a362:	4b10      	ldr	r3, [pc, #64]	; (a3a4 <APP_TaskHandler+0x4c>)
    a364:	781b      	ldrb	r3, [r3, #0]
    a366:	07db      	lsls	r3, r3, #31
    a368:	d406      	bmi.n	a378 <APP_TaskHandler+0x20>
    a36a:	4b0e      	ldr	r3, [pc, #56]	; (a3a4 <APP_TaskHandler+0x4c>)
    a36c:	781c      	ldrb	r4, [r3, #0]
    a36e:	07a4      	lsls	r4, r4, #30
    a370:	0fe4      	lsrs	r4, r4, #31
    a372:	d102      	bne.n	a37a <APP_TaskHandler+0x22>
            }
        }
    }

    return SYSTEM_TASK_SUCCESS;
}
    a374:	2000      	movs	r0, #0
    a376:	bd70      	pop	{r4, r5, r6, pc}
            if ((1 << taskId) & (appTaskFlags))
    a378:	2400      	movs	r4, #0
                ATOMIC_SECTION_ENTER
    a37a:	4b0b      	ldr	r3, [pc, #44]	; (a3a8 <APP_TaskHandler+0x50>)
    a37c:	4798      	blx	r3
                appTaskFlags &= ~(1 << taskId);
    a37e:	4d09      	ldr	r5, [pc, #36]	; (a3a4 <APP_TaskHandler+0x4c>)
    a380:	782b      	ldrb	r3, [r5, #0]
    a382:	2201      	movs	r2, #1
    a384:	40a2      	lsls	r2, r4
    a386:	4393      	bics	r3, r2
    a388:	702b      	strb	r3, [r5, #0]
                ATOMIC_SECTION_EXIT
    a38a:	4b08      	ldr	r3, [pc, #32]	; (a3ac <APP_TaskHandler+0x54>)
    a38c:	4798      	blx	r3
                appTaskHandlers[taskId]();
    a38e:	00a4      	lsls	r4, r4, #2
    a390:	4b07      	ldr	r3, [pc, #28]	; (a3b0 <APP_TaskHandler+0x58>)
    a392:	58e3      	ldr	r3, [r4, r3]
    a394:	4798      	blx	r3
                if (appTaskFlags)
    a396:	782b      	ldrb	r3, [r5, #0]
    a398:	2b00      	cmp	r3, #0
    a39a:	d0eb      	beq.n	a374 <APP_TaskHandler+0x1c>
                    SYSTEM_PostTask(APP_TASK_ID);
    a39c:	2010      	movs	r0, #16
    a39e:	4b05      	ldr	r3, [pc, #20]	; (a3b4 <APP_TaskHandler+0x5c>)
    a3a0:	4798      	blx	r3
    a3a2:	e7e7      	b.n	a374 <APP_TaskHandler+0x1c>
    a3a4:	20001030 	.word	0x20001030
    a3a8:	000033ed 	.word	0x000033ed
    a3ac:	000033f9 	.word	0x000033f9
    a3b0:	0001b414 	.word	0x0001b414
    a3b4:	000094e1 	.word	0x000094e1

0000a3b8 <print_array>:
 \brief      Function to Print array of characters
 \param[in]  *array  - Pointer of the array to be printed
 \param[in]   length - Length of the array
 ************************************************************************/
void print_array (uint8_t *array, uint8_t length)
{
    a3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a3ba:	0004      	movs	r4, r0
    a3bc:	000d      	movs	r5, r1
    printf("0x");
    a3be:	480a      	ldr	r0, [pc, #40]	; (a3e8 <print_array+0x30>)
    a3c0:	4b0a      	ldr	r3, [pc, #40]	; (a3ec <print_array+0x34>)
    a3c2:	4798      	blx	r3
    for (uint8_t i =0; i < length; i++)
    a3c4:	2d00      	cmp	r5, #0
    a3c6:	d00b      	beq.n	a3e0 <print_array+0x28>
    a3c8:	3d01      	subs	r5, #1
    a3ca:	b2ed      	uxtb	r5, r5
    a3cc:	3501      	adds	r5, #1
    a3ce:	1965      	adds	r5, r4, r5
    {
        printf("%02x", *array);
    a3d0:	4e07      	ldr	r6, [pc, #28]	; (a3f0 <print_array+0x38>)
    a3d2:	4f06      	ldr	r7, [pc, #24]	; (a3ec <print_array+0x34>)
    a3d4:	7821      	ldrb	r1, [r4, #0]
    a3d6:	0030      	movs	r0, r6
    a3d8:	47b8      	blx	r7
        array++;
    a3da:	3401      	adds	r4, #1
    for (uint8_t i =0; i < length; i++)
    a3dc:	42ac      	cmp	r4, r5
    a3de:	d1f9      	bne.n	a3d4 <print_array+0x1c>
    }
    printf("\n\r");
    a3e0:	4804      	ldr	r0, [pc, #16]	; (a3f4 <print_array+0x3c>)
    a3e2:	4b02      	ldr	r3, [pc, #8]	; (a3ec <print_array+0x34>)
    a3e4:	4798      	blx	r3
}
    a3e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a3e8:	0001b270 	.word	0x0001b270
    a3ec:	00013ec5 	.word	0x00013ec5
    a3f0:	0001b274 	.word	0x0001b274
    a3f4:	0001b0b4 	.word	0x0001b0b4

0000a3f8 <set_join_parameters>:
{
    a3f8:	b510      	push	{r4, lr}
    a3fa:	0004      	movs	r4, r0
    printf("\n********************Join Parameters********************\n\r");
    a3fc:	482a      	ldr	r0, [pc, #168]	; (a4a8 <set_join_parameters+0xb0>)
    a3fe:	4b2b      	ldr	r3, [pc, #172]	; (a4ac <set_join_parameters+0xb4>)
    a400:	4798      	blx	r3
    if(ACTIVATION_BY_PERSONALIZATION == activation_type)
    a402:	2c01      	cmp	r4, #1
    a404:	d008      	beq.n	a418 <set_join_parameters+0x20>
        status = LORAWAN_SetAttr (DEV_EUI, demoDevEui);
    a406:	492a      	ldr	r1, [pc, #168]	; (a4b0 <set_join_parameters+0xb8>)
    a408:	2000      	movs	r0, #0
    a40a:	4b2a      	ldr	r3, [pc, #168]	; (a4b4 <set_join_parameters+0xbc>)
    a40c:	4798      	blx	r3
    a40e:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a410:	2808      	cmp	r0, #8
    a412:	d025      	beq.n	a460 <set_join_parameters+0x68>
}
    a414:	0020      	movs	r0, r4
    a416:	bd10      	pop	{r4, pc}
        status = LORAWAN_SetAttr (DEV_ADDR, &demoDevAddr);
    a418:	4927      	ldr	r1, [pc, #156]	; (a4b8 <set_join_parameters+0xc0>)
    a41a:	2002      	movs	r0, #2
    a41c:	4b25      	ldr	r3, [pc, #148]	; (a4b4 <set_join_parameters+0xbc>)
    a41e:	4798      	blx	r3
    a420:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a422:	2808      	cmp	r0, #8
    a424:	d1f6      	bne.n	a414 <set_join_parameters+0x1c>
            status = LORAWAN_SetAttr (APPS_KEY, demoAppsKey);
    a426:	4925      	ldr	r1, [pc, #148]	; (a4bc <set_join_parameters+0xc4>)
    a428:	2005      	movs	r0, #5
    a42a:	4b22      	ldr	r3, [pc, #136]	; (a4b4 <set_join_parameters+0xbc>)
    a42c:	4798      	blx	r3
    a42e:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a430:	2808      	cmp	r0, #8
    a432:	d1ef      	bne.n	a414 <set_join_parameters+0x1c>
            printf("\nAppSessionKey : ");
    a434:	4822      	ldr	r0, [pc, #136]	; (a4c0 <set_join_parameters+0xc8>)
    a436:	4b1d      	ldr	r3, [pc, #116]	; (a4ac <set_join_parameters+0xb4>)
    a438:	4798      	blx	r3
            print_array((uint8_t *)&demoAppsKey, sizeof(demoAppsKey));
    a43a:	2110      	movs	r1, #16
    a43c:	481f      	ldr	r0, [pc, #124]	; (a4bc <set_join_parameters+0xc4>)
    a43e:	4b21      	ldr	r3, [pc, #132]	; (a4c4 <set_join_parameters+0xcc>)
    a440:	4798      	blx	r3
            status = LORAWAN_SetAttr (NWKS_KEY, demoNwksKey);
    a442:	4921      	ldr	r1, [pc, #132]	; (a4c8 <set_join_parameters+0xd0>)
    a444:	2004      	movs	r0, #4
    a446:	4b1b      	ldr	r3, [pc, #108]	; (a4b4 <set_join_parameters+0xbc>)
    a448:	4798      	blx	r3
    a44a:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a44c:	2808      	cmp	r0, #8
    a44e:	d1e1      	bne.n	a414 <set_join_parameters+0x1c>
            printf("\nNwkSessionKey : ");
    a450:	481e      	ldr	r0, [pc, #120]	; (a4cc <set_join_parameters+0xd4>)
    a452:	4b16      	ldr	r3, [pc, #88]	; (a4ac <set_join_parameters+0xb4>)
    a454:	4798      	blx	r3
            print_array((uint8_t *)&demoNwksKey, sizeof(demoNwksKey));
    a456:	2110      	movs	r1, #16
    a458:	481b      	ldr	r0, [pc, #108]	; (a4c8 <set_join_parameters+0xd0>)
    a45a:	4b1a      	ldr	r3, [pc, #104]	; (a4c4 <set_join_parameters+0xcc>)
    a45c:	4798      	blx	r3
    a45e:	e7d9      	b.n	a414 <set_join_parameters+0x1c>
            printf("\nDevEUI : ");
    a460:	481b      	ldr	r0, [pc, #108]	; (a4d0 <set_join_parameters+0xd8>)
    a462:	4b12      	ldr	r3, [pc, #72]	; (a4ac <set_join_parameters+0xb4>)
    a464:	4798      	blx	r3
            print_array((uint8_t *)&demoDevEui, sizeof(demoDevEui));
    a466:	2108      	movs	r1, #8
    a468:	4811      	ldr	r0, [pc, #68]	; (a4b0 <set_join_parameters+0xb8>)
    a46a:	4b16      	ldr	r3, [pc, #88]	; (a4c4 <set_join_parameters+0xcc>)
    a46c:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_EUI, demoAppEui);
    a46e:	4919      	ldr	r1, [pc, #100]	; (a4d4 <set_join_parameters+0xdc>)
    a470:	2001      	movs	r0, #1
    a472:	4b10      	ldr	r3, [pc, #64]	; (a4b4 <set_join_parameters+0xbc>)
    a474:	4798      	blx	r3
    a476:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a478:	2808      	cmp	r0, #8
    a47a:	d1cb      	bne.n	a414 <set_join_parameters+0x1c>
            printf("\nAppEUI : ");
    a47c:	4816      	ldr	r0, [pc, #88]	; (a4d8 <set_join_parameters+0xe0>)
    a47e:	4b0b      	ldr	r3, [pc, #44]	; (a4ac <set_join_parameters+0xb4>)
    a480:	4798      	blx	r3
            print_array((uint8_t *)&demoAppEui, sizeof(demoAppEui));
    a482:	2108      	movs	r1, #8
    a484:	4813      	ldr	r0, [pc, #76]	; (a4d4 <set_join_parameters+0xdc>)
    a486:	4b0f      	ldr	r3, [pc, #60]	; (a4c4 <set_join_parameters+0xcc>)
    a488:	4798      	blx	r3
            status = LORAWAN_SetAttr (APP_KEY, demoAppKey);
    a48a:	4914      	ldr	r1, [pc, #80]	; (a4dc <set_join_parameters+0xe4>)
    a48c:	2003      	movs	r0, #3
    a48e:	4b09      	ldr	r3, [pc, #36]	; (a4b4 <set_join_parameters+0xbc>)
    a490:	4798      	blx	r3
    a492:	0004      	movs	r4, r0
        if (LORAWAN_SUCCESS == status)
    a494:	2808      	cmp	r0, #8
    a496:	d1bd      	bne.n	a414 <set_join_parameters+0x1c>
            printf("\nAppKey : ");
    a498:	4811      	ldr	r0, [pc, #68]	; (a4e0 <set_join_parameters+0xe8>)
    a49a:	4b04      	ldr	r3, [pc, #16]	; (a4ac <set_join_parameters+0xb4>)
    a49c:	4798      	blx	r3
            print_array((uint8_t *)&demoAppKey, sizeof(demoAppKey));
    a49e:	2110      	movs	r1, #16
    a4a0:	480e      	ldr	r0, [pc, #56]	; (a4dc <set_join_parameters+0xe4>)
    a4a2:	4b08      	ldr	r3, [pc, #32]	; (a4c4 <set_join_parameters+0xcc>)
    a4a4:	4798      	blx	r3
    a4a6:	e7b5      	b.n	a414 <set_join_parameters+0x1c>
    a4a8:	0001af54 	.word	0x0001af54
    a4ac:	00013ec5 	.word	0x00013ec5
    a4b0:	20000088 	.word	0x20000088
    a4b4:	0000e255 	.word	0x0000e255
    a4b8:	20000084 	.word	0x20000084
    a4bc:	20000074 	.word	0x20000074
    a4c0:	0001b78c 	.word	0x0001b78c
    a4c4:	0000a3b9 	.word	0x0000a3b9
    a4c8:	200000b8 	.word	0x200000b8
    a4cc:	0001b7a0 	.word	0x0001b7a0
    a4d0:	0001b7b4 	.word	0x0001b7b4
    a4d4:	2000005c 	.word	0x2000005c
    a4d8:	0001b7c0 	.word	0x0001b7c0
    a4dc:	20000064 	.word	0x20000064
    a4e0:	0001b7cc 	.word	0x0001b7cc

0000a4e4 <set_multicast_params>:
{
    a4e4:	b510      	push	{r4, lr}
    printf("\n***************Multicast Parameters********************\n\r");
    a4e6:	481c      	ldr	r0, [pc, #112]	; (a558 <set_multicast_params+0x74>)
    a4e8:	4b1c      	ldr	r3, [pc, #112]	; (a55c <set_multicast_params+0x78>)
    a4ea:	4798      	blx	r3
    status = LORAWAN_SetAttr(MCAST_APPS_KEY, &demoMcastAppsKey);
    a4ec:	491c      	ldr	r1, [pc, #112]	; (a560 <set_multicast_params+0x7c>)
    a4ee:	202b      	movs	r0, #43	; 0x2b
    a4f0:	4b1c      	ldr	r3, [pc, #112]	; (a564 <set_multicast_params+0x80>)
    a4f2:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    a4f4:	2808      	cmp	r0, #8
    a4f6:	d006      	beq.n	a506 <set_multicast_params+0x22>
        printf("\nMcastGroupAddrStatus : Failed\n\r");
    a4f8:	481b      	ldr	r0, [pc, #108]	; (a568 <set_multicast_params+0x84>)
    a4fa:	4b18      	ldr	r3, [pc, #96]	; (a55c <set_multicast_params+0x78>)
    a4fc:	4798      	blx	r3
        printf("\nMulticastStatus : Failed\n\r");
    a4fe:	481b      	ldr	r0, [pc, #108]	; (a56c <set_multicast_params+0x88>)
    a500:	4b16      	ldr	r3, [pc, #88]	; (a55c <set_multicast_params+0x78>)
    a502:	4798      	blx	r3
}
    a504:	bd10      	pop	{r4, pc}
        printf("\nMcastAppSessionKey : ");
    a506:	481a      	ldr	r0, [pc, #104]	; (a570 <set_multicast_params+0x8c>)
    a508:	4b14      	ldr	r3, [pc, #80]	; (a55c <set_multicast_params+0x78>)
    a50a:	4798      	blx	r3
        print_array((uint8_t *)&demoMcastAppsKey, sizeof(demoMcastAppsKey));
    a50c:	2110      	movs	r1, #16
    a50e:	4814      	ldr	r0, [pc, #80]	; (a560 <set_multicast_params+0x7c>)
    a510:	4b18      	ldr	r3, [pc, #96]	; (a574 <set_multicast_params+0x90>)
    a512:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_NWKS_KEY, &demoMcastNwksKey);
    a514:	4918      	ldr	r1, [pc, #96]	; (a578 <set_multicast_params+0x94>)
    a516:	202a      	movs	r0, #42	; 0x2a
    a518:	4b12      	ldr	r3, [pc, #72]	; (a564 <set_multicast_params+0x80>)
    a51a:	4798      	blx	r3
    if(status == LORAWAN_SUCCESS)
    a51c:	2808      	cmp	r0, #8
    a51e:	d1eb      	bne.n	a4f8 <set_multicast_params+0x14>
        printf("\nMcastNwkSessionKey : ");
    a520:	4816      	ldr	r0, [pc, #88]	; (a57c <set_multicast_params+0x98>)
    a522:	4b0e      	ldr	r3, [pc, #56]	; (a55c <set_multicast_params+0x78>)
    a524:	4798      	blx	r3
        print_array((uint8_t *)&demoMcastNwksKey, sizeof(demoMcastNwksKey));
    a526:	2110      	movs	r1, #16
    a528:	4813      	ldr	r0, [pc, #76]	; (a578 <set_multicast_params+0x94>)
    a52a:	4b12      	ldr	r3, [pc, #72]	; (a574 <set_multicast_params+0x90>)
    a52c:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_GROUP_ADDR, &demoMcastDevAddr);
    a52e:	4914      	ldr	r1, [pc, #80]	; (a580 <set_multicast_params+0x9c>)
    a530:	2029      	movs	r0, #41	; 0x29
    a532:	4b0c      	ldr	r3, [pc, #48]	; (a564 <set_multicast_params+0x80>)
    a534:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    a536:	2808      	cmp	r0, #8
    a538:	d1de      	bne.n	a4f8 <set_multicast_params+0x14>
        printf("\nMcastGroupAddr : 0x%lx\n\r", demoMcastDevAddr);
    a53a:	4b11      	ldr	r3, [pc, #68]	; (a580 <set_multicast_params+0x9c>)
    a53c:	6819      	ldr	r1, [r3, #0]
    a53e:	4811      	ldr	r0, [pc, #68]	; (a584 <set_multicast_params+0xa0>)
    a540:	4b06      	ldr	r3, [pc, #24]	; (a55c <set_multicast_params+0x78>)
    a542:	4798      	blx	r3
        status = LORAWAN_SetAttr(MCAST_ENABLE, &demoMcastEnable);
    a544:	4910      	ldr	r1, [pc, #64]	; (a588 <set_multicast_params+0xa4>)
    a546:	2028      	movs	r0, #40	; 0x28
    a548:	4b06      	ldr	r3, [pc, #24]	; (a564 <set_multicast_params+0x80>)
    a54a:	4798      	blx	r3
    if (status == LORAWAN_SUCCESS)
    a54c:	2808      	cmp	r0, #8
    a54e:	d1d6      	bne.n	a4fe <set_multicast_params+0x1a>
        printf("\nMulticastStatus : Enabled\n\r");
    a550:	480e      	ldr	r0, [pc, #56]	; (a58c <set_multicast_params+0xa8>)
    a552:	4b02      	ldr	r3, [pc, #8]	; (a55c <set_multicast_params+0x78>)
    a554:	4798      	blx	r3
    a556:	e7d5      	b.n	a504 <set_multicast_params+0x20>
    a558:	0001b7d8 	.word	0x0001b7d8
    a55c:	00013ec5 	.word	0x00013ec5
    a560:	20000090 	.word	0x20000090
    a564:	0000e255 	.word	0x0000e255
    a568:	0001b860 	.word	0x0001b860
    a56c:	0001b8a4 	.word	0x0001b8a4
    a570:	0001b814 	.word	0x0001b814
    a574:	0000a3b9 	.word	0x0000a3b9
    a578:	200000a8 	.word	0x200000a8
    a57c:	0001b82c 	.word	0x0001b82c
    a580:	200000a0 	.word	0x200000a0
    a584:	0001b844 	.word	0x0001b844
    a588:	200000a4 	.word	0x200000a4
    a58c:	0001b884 	.word	0x0001b884

0000a590 <set_device_type>:
{
    a590:	b510      	push	{r4, lr}
    a592:	b082      	sub	sp, #8
    a594:	466b      	mov	r3, sp
    a596:	1dd9      	adds	r1, r3, #7
    a598:	7008      	strb	r0, [r1, #0]
    status = LORAWAN_SetAttr(EDCLASS, &ed_class);
    a59a:	2019      	movs	r0, #25
    a59c:	4b08      	ldr	r3, [pc, #32]	; (a5c0 <set_device_type+0x30>)
    a59e:	4798      	blx	r3
    a5a0:	0004      	movs	r4, r0
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    a5a2:	2808      	cmp	r0, #8
    a5a4:	d002      	beq.n	a5ac <set_device_type+0x1c>
}
    a5a6:	0020      	movs	r0, r4
    a5a8:	b002      	add	sp, #8
    a5aa:	bd10      	pop	{r4, pc}
    if((LORAWAN_SUCCESS == status) && ((CLASS_C | CLASS_B) & ed_class) && (true == DEMO_APP_MCAST_ENABLE))
    a5ac:	466b      	mov	r3, sp
    a5ae:	3307      	adds	r3, #7
    a5b0:	781b      	ldrb	r3, [r3, #0]
    a5b2:	2206      	movs	r2, #6
    a5b4:	421a      	tst	r2, r3
    a5b6:	d0f6      	beq.n	a5a6 <set_device_type+0x16>
        set_multicast_params();
    a5b8:	4b02      	ldr	r3, [pc, #8]	; (a5c4 <set_device_type+0x34>)
    a5ba:	4798      	blx	r3
    a5bc:	e7f3      	b.n	a5a6 <set_device_type+0x16>
    a5be:	46c0      	nop			; (mov r8, r8)
    a5c0:	0000e255 	.word	0x0000e255
    a5c4:	0000a4e5 	.word	0x0000a4e5

0000a5c8 <print_application_config>:

/*********************************************************************//*
 \brief      Function to Print application configuration
 ************************************************************************/
void  print_application_config (void)
{
    a5c8:	b530      	push	{r4, r5, lr}
    a5ca:	b083      	sub	sp, #12
    EdClass_t edClass;
    printf("\n***************Application Configuration***************\n\r");
    a5cc:	4814      	ldr	r0, [pc, #80]	; (a620 <print_application_config+0x58>)
    a5ce:	4d15      	ldr	r5, [pc, #84]	; (a624 <print_application_config+0x5c>)
    a5d0:	47a8      	blx	r5
    LORAWAN_GetAttr(EDCLASS, NULL, &edClass);
    a5d2:	466b      	mov	r3, sp
    a5d4:	1ddc      	adds	r4, r3, #7
    a5d6:	0022      	movs	r2, r4
    a5d8:	2100      	movs	r1, #0
    a5da:	2019      	movs	r0, #25
    a5dc:	4b12      	ldr	r3, [pc, #72]	; (a628 <print_application_config+0x60>)
    a5de:	4798      	blx	r3
    printf("\nDevType : ");
    a5e0:	4812      	ldr	r0, [pc, #72]	; (a62c <print_application_config+0x64>)
    a5e2:	47a8      	blx	r5

    if(edClass == CLASS_A)
    a5e4:	7823      	ldrb	r3, [r4, #0]
    a5e6:	2b01      	cmp	r3, #1
    a5e8:	d011      	beq.n	a60e <print_application_config+0x46>
    {
        printf("CLASS A\n\r");
    }
    else if(edClass == CLASS_C)
    a5ea:	2b04      	cmp	r3, #4
    a5ec:	d013      	beq.n	a616 <print_application_config+0x4e>
    {
        printf("CLASS C\n\r");
    }

    printf("\nActivationType : ");
    a5ee:	4810      	ldr	r0, [pc, #64]	; (a630 <print_application_config+0x68>)
    a5f0:	4c0c      	ldr	r4, [pc, #48]	; (a624 <print_application_config+0x5c>)
    a5f2:	47a0      	blx	r4

    if(DEMO_APP_ACTIVATION_TYPE == OVER_THE_AIR_ACTIVATION)
    {
        printf("OTAA\n\r");
    a5f4:	480f      	ldr	r0, [pc, #60]	; (a634 <print_application_config+0x6c>)
    a5f6:	47a0      	blx	r4
    else if(DEMO_APP_ACTIVATION_TYPE == ACTIVATION_BY_PERSONALIZATION)
    {
        printf("ABP\n\r");
    }

    printf("\nTransmission Type - ");
    a5f8:	480f      	ldr	r0, [pc, #60]	; (a638 <print_application_config+0x70>)
    a5fa:	47a0      	blx	r4
    {
        printf("CONFIRMED\n\r");
    }
    else if(DEMO_APP_TRANSMISSION_TYPE == UNCONFIRMED)
    {
        printf("UNCONFIRMED\n\r");
    a5fc:	480f      	ldr	r0, [pc, #60]	; (a63c <print_application_config+0x74>)
    a5fe:	47a0      	blx	r4
    }

    printf("\nFPort - %d\n\r", DEMO_APP_FPORT);
    a600:	2101      	movs	r1, #1
    a602:	480f      	ldr	r0, [pc, #60]	; (a640 <print_application_config+0x78>)
    a604:	47a0      	blx	r4

    printf("\n*******************************************************\n\r");
    a606:	480f      	ldr	r0, [pc, #60]	; (a644 <print_application_config+0x7c>)
    a608:	47a0      	blx	r4
}
    a60a:	b003      	add	sp, #12
    a60c:	bd30      	pop	{r4, r5, pc}
        printf("CLASS A\n\r");
    a60e:	480e      	ldr	r0, [pc, #56]	; (a648 <print_application_config+0x80>)
    a610:	4b04      	ldr	r3, [pc, #16]	; (a624 <print_application_config+0x5c>)
    a612:	4798      	blx	r3
    a614:	e7eb      	b.n	a5ee <print_application_config+0x26>
        printf("CLASS C\n\r");
    a616:	480d      	ldr	r0, [pc, #52]	; (a64c <print_application_config+0x84>)
    a618:	4b02      	ldr	r3, [pc, #8]	; (a624 <print_application_config+0x5c>)
    a61a:	4798      	blx	r3
    a61c:	e7e7      	b.n	a5ee <print_application_config+0x26>
    a61e:	46c0      	nop			; (mov r8, r8)
    a620:	0001b558 	.word	0x0001b558
    a624:	00013ec5 	.word	0x00013ec5
    a628:	0000c8ad 	.word	0x0000c8ad
    a62c:	0001b594 	.word	0x0001b594
    a630:	0001b5b8 	.word	0x0001b5b8
    a634:	0001b5cc 	.word	0x0001b5cc
    a638:	0001b5d4 	.word	0x0001b5d4
    a63c:	0001b5ec 	.word	0x0001b5ec
    a640:	0001b5fc 	.word	0x0001b5fc
    a644:	0001b60c 	.word	0x0001b60c
    a648:	0001b5a0 	.word	0x0001b5a0
    a64c:	0001b5ac 	.word	0x0001b5ac

0000a650 <print_stack_status>:
/*********************************************************************//*
 \brief      Function to Print stack return status
 \param[in]  status - Status from the stack
 ************************************************************************/
void print_stack_status(StackRetStatus_t status)
{
    a650:	b510      	push	{r4, lr}
    switch(status)
    a652:	0003      	movs	r3, r0
    a654:	3b08      	subs	r3, #8
    a656:	b2da      	uxtb	r2, r3
    a658:	2a0d      	cmp	r2, #13
    a65a:	d833      	bhi.n	a6c4 <print_stack_status+0x74>
    a65c:	0093      	lsls	r3, r2, #2
    a65e:	4a1c      	ldr	r2, [pc, #112]	; (a6d0 <print_stack_status+0x80>)
    a660:	58d3      	ldr	r3, [r2, r3]
    a662:	469f      	mov	pc, r3
    {
        case LORAWAN_SUCCESS:
             printf("\nlorawan_success\n\r");
    a664:	481b      	ldr	r0, [pc, #108]	; (a6d4 <print_stack_status+0x84>)
    a666:	4b1c      	ldr	r3, [pc, #112]	; (a6d8 <print_stack_status+0x88>)
    a668:	4798      	blx	r3
        break;
        default:
           printf("\nrequest_failed %d\n\r",status);
        break;
    }
}
    a66a:	bd10      	pop	{r4, pc}
             printf("\nlorawan_state : stack_Busy\n\r");
    a66c:	481b      	ldr	r0, [pc, #108]	; (a6dc <print_stack_status+0x8c>)
    a66e:	4b1a      	ldr	r3, [pc, #104]	; (a6d8 <print_stack_status+0x88>)
    a670:	4798      	blx	r3
        break;
    a672:	e7fa      	b.n	a66a <print_stack_status+0x1a>
            printf("\ndevice_not_joined_to_network\n\r");
    a674:	481a      	ldr	r0, [pc, #104]	; (a6e0 <print_stack_status+0x90>)
    a676:	4b18      	ldr	r3, [pc, #96]	; (a6d8 <print_stack_status+0x88>)
    a678:	4798      	blx	r3
        break;
    a67a:	e7f6      	b.n	a66a <print_stack_status+0x1a>
            printf("\ninvalid_parameter\n\r");
    a67c:	4819      	ldr	r0, [pc, #100]	; (a6e4 <print_stack_status+0x94>)
    a67e:	4b16      	ldr	r3, [pc, #88]	; (a6d8 <print_stack_status+0x88>)
    a680:	4798      	blx	r3
        break;
    a682:	e7f2      	b.n	a66a <print_stack_status+0x1a>
            printf("\nkeys_not_initialized\n\r");
    a684:	4818      	ldr	r0, [pc, #96]	; (a6e8 <print_stack_status+0x98>)
    a686:	4b14      	ldr	r3, [pc, #80]	; (a6d8 <print_stack_status+0x88>)
    a688:	4798      	blx	r3
        break;
    a68a:	e7ee      	b.n	a66a <print_stack_status+0x1a>
            printf("\nsilent_immediately_active\n\r");
    a68c:	4817      	ldr	r0, [pc, #92]	; (a6ec <print_stack_status+0x9c>)
    a68e:	4b12      	ldr	r3, [pc, #72]	; (a6d8 <print_stack_status+0x88>)
    a690:	4798      	blx	r3
        break;
    a692:	e7ea      	b.n	a66a <print_stack_status+0x1a>
            printf("\nframecounter_error_rejoin_needed\n\r");
    a694:	4816      	ldr	r0, [pc, #88]	; (a6f0 <print_stack_status+0xa0>)
    a696:	4b10      	ldr	r3, [pc, #64]	; (a6d8 <print_stack_status+0x88>)
    a698:	4798      	blx	r3
        break;
    a69a:	e7e6      	b.n	a66a <print_stack_status+0x1a>
            printf("\ninvalid_buffer_length\n\r");
    a69c:	4815      	ldr	r0, [pc, #84]	; (a6f4 <print_stack_status+0xa4>)
    a69e:	4b0e      	ldr	r3, [pc, #56]	; (a6d8 <print_stack_status+0x88>)
    a6a0:	4798      	blx	r3
        break;
    a6a2:	e7e2      	b.n	a66a <print_stack_status+0x1a>
            printf("\nMAC_paused\n\r");
    a6a4:	4814      	ldr	r0, [pc, #80]	; (a6f8 <print_stack_status+0xa8>)
    a6a6:	4b0c      	ldr	r3, [pc, #48]	; (a6d8 <print_stack_status+0x88>)
    a6a8:	4798      	blx	r3
        break;
    a6aa:	e7de      	b.n	a66a <print_stack_status+0x1a>
            printf("\nno_free_channels_found\n\r");
    a6ac:	4813      	ldr	r0, [pc, #76]	; (a6fc <print_stack_status+0xac>)
    a6ae:	4b0a      	ldr	r3, [pc, #40]	; (a6d8 <print_stack_status+0x88>)
    a6b0:	4798      	blx	r3
        break;
    a6b2:	e7da      	b.n	a66a <print_stack_status+0x1a>
            printf("\nrequest_invalid\n\r");
    a6b4:	4812      	ldr	r0, [pc, #72]	; (a700 <print_stack_status+0xb0>)
    a6b6:	4b08      	ldr	r3, [pc, #32]	; (a6d8 <print_stack_status+0x88>)
    a6b8:	4798      	blx	r3
        break;
    a6ba:	e7d6      	b.n	a66a <print_stack_status+0x1a>
            printf("\nprev_join_request_in_progress\n\r");
    a6bc:	4811      	ldr	r0, [pc, #68]	; (a704 <print_stack_status+0xb4>)
    a6be:	4b06      	ldr	r3, [pc, #24]	; (a6d8 <print_stack_status+0x88>)
    a6c0:	4798      	blx	r3
        break;
    a6c2:	e7d2      	b.n	a66a <print_stack_status+0x1a>
           printf("\nrequest_failed %d\n\r",status);
    a6c4:	0001      	movs	r1, r0
    a6c6:	4810      	ldr	r0, [pc, #64]	; (a708 <print_stack_status+0xb8>)
    a6c8:	4b03      	ldr	r3, [pc, #12]	; (a6d8 <print_stack_status+0x88>)
    a6ca:	4798      	blx	r3
}
    a6cc:	e7cd      	b.n	a66a <print_stack_status+0x1a>
    a6ce:	46c0      	nop			; (mov r8, r8)
    a6d0:	0001b3dc 	.word	0x0001b3dc
    a6d4:	0001b27c 	.word	0x0001b27c
    a6d8:	00013ec5 	.word	0x00013ec5
    a6dc:	0001b290 	.word	0x0001b290
    a6e0:	0001b2b0 	.word	0x0001b2b0
    a6e4:	0001b2d0 	.word	0x0001b2d0
    a6e8:	0001b2e8 	.word	0x0001b2e8
    a6ec:	0001b300 	.word	0x0001b300
    a6f0:	0001b320 	.word	0x0001b320
    a6f4:	0001b344 	.word	0x0001b344
    a6f8:	0001b360 	.word	0x0001b360
    a6fc:	0001b370 	.word	0x0001b370
    a700:	0001b38c 	.word	0x0001b38c
    a704:	0001b3a0 	.word	0x0001b3a0
    a708:	0001b3c4 	.word	0x0001b3c4

0000a70c <mote_set_parameters>:
{
    a70c:	b570      	push	{r4, r5, r6, lr}
    a70e:	b082      	sub	sp, #8
    a710:	0005      	movs	r5, r0
    a712:	000c      	movs	r4, r1
    LORAWAN_Reset(ismBand);
    a714:	4b28      	ldr	r3, [pc, #160]	; (a7b8 <mote_set_parameters+0xac>)
    a716:	4798      	blx	r3
    if ((ismBand == ISM_NA915) || (ismBand == ISM_AU915))
    a718:	3d02      	subs	r5, #2
    a71a:	2d01      	cmp	r5, #1
    a71c:	d90b      	bls.n	a736 <mote_set_parameters+0x2a>
    status = set_join_parameters(DEMO_APP_ACTIVATION_TYPE);
    a71e:	2000      	movs	r0, #0
    a720:	4b26      	ldr	r3, [pc, #152]	; (a7bc <mote_set_parameters+0xb0>)
    a722:	4798      	blx	r3
    a724:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS != status)
    a726:	2808      	cmp	r0, #8
    a728:	d024      	beq.n	a774 <mote_set_parameters+0x68>
        printf("\nJoin parameters initialization failed\n\r");
    a72a:	4825      	ldr	r0, [pc, #148]	; (a7c0 <mote_set_parameters+0xb4>)
    a72c:	4b25      	ldr	r3, [pc, #148]	; (a7c4 <mote_set_parameters+0xb8>)
    a72e:	4798      	blx	r3
}
    a730:	0028      	movs	r0, r5
    a732:	b002      	add	sp, #8
    a734:	bd70      	pop	{r4, r5, r6, pc}
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    a736:	2300      	movs	r3, #0
    a738:	466a      	mov	r2, sp
    a73a:	7013      	strb	r3, [r2, #0]
                ch_params.channelAttr.status = false;
    a73c:	2600      	movs	r6, #0
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    a73e:	4d22      	ldr	r5, [pc, #136]	; (a7c8 <mote_set_parameters+0xbc>)
    a740:	e00e      	b.n	a760 <mote_set_parameters+0x54>
            else if(ch_params.channelId == allowed_500khz_channel)
    a742:	2b40      	cmp	r3, #64	; 0x40
    a744:	d012      	beq.n	a76c <mote_set_parameters+0x60>
                ch_params.channelAttr.status = false;
    a746:	466b      	mov	r3, sp
    a748:	711e      	strb	r6, [r3, #4]
            LORAWAN_SetAttr(CH_PARAM_STATUS, &ch_params);
    a74a:	4669      	mov	r1, sp
    a74c:	201c      	movs	r0, #28
    a74e:	47a8      	blx	r5
        for (ch_params.channelId = 0; ch_params.channelId < MAX_NA_CHANNELS; ch_params.channelId++)
    a750:	466b      	mov	r3, sp
    a752:	781b      	ldrb	r3, [r3, #0]
    a754:	3301      	adds	r3, #1
    a756:	b2db      	uxtb	r3, r3
    a758:	466a      	mov	r2, sp
    a75a:	7013      	strb	r3, [r2, #0]
    a75c:	2b47      	cmp	r3, #71	; 0x47
    a75e:	d8de      	bhi.n	a71e <mote_set_parameters+0x12>
            if((ch_params.channelId >= allowed_min_125khz_ch) && (ch_params.channelId <= allowed_max_125khz_ch))
    a760:	2b07      	cmp	r3, #7
    a762:	d8ee      	bhi.n	a742 <mote_set_parameters+0x36>
                ch_params.channelAttr.status = true;
    a764:	2301      	movs	r3, #1
    a766:	466a      	mov	r2, sp
    a768:	7113      	strb	r3, [r2, #4]
    a76a:	e7ee      	b.n	a74a <mote_set_parameters+0x3e>
                ch_params.channelAttr.status = true;
    a76c:	3b3f      	subs	r3, #63	; 0x3f
    a76e:	466a      	mov	r2, sp
    a770:	7113      	strb	r3, [r2, #4]
    a772:	e7ea      	b.n	a74a <mote_set_parameters+0x3e>
    status = set_device_type(DEMO_APP_ENDDEVICE_CLASS);
    a774:	2001      	movs	r0, #1
    a776:	4b15      	ldr	r3, [pc, #84]	; (a7cc <mote_set_parameters+0xc0>)
    a778:	4798      	blx	r3
    a77a:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS != status)
    a77c:	2808      	cmp	r0, #8
    a77e:	d003      	beq.n	a788 <mote_set_parameters+0x7c>
        printf("\nUnsupported Device Type\n\r");
    a780:	4813      	ldr	r0, [pc, #76]	; (a7d0 <mote_set_parameters+0xc4>)
    a782:	4b10      	ldr	r3, [pc, #64]	; (a7c4 <mote_set_parameters+0xb8>)
    a784:	4798      	blx	r3
        return status;
    a786:	e7d3      	b.n	a730 <mote_set_parameters+0x24>
    status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    a788:	2000      	movs	r0, #0
    a78a:	4b12      	ldr	r3, [pc, #72]	; (a7d4 <mote_set_parameters+0xc8>)
    a78c:	4798      	blx	r3
    a78e:	0005      	movs	r5, r0
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    a790:	2808      	cmp	r0, #8
    a792:	d008      	beq.n	a7a6 <mote_set_parameters+0x9a>
        print_stack_status(status);
    a794:	4b10      	ldr	r3, [pc, #64]	; (a7d8 <mote_set_parameters+0xcc>)
    a796:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a798:	2203      	movs	r2, #3
    a79a:	4b10      	ldr	r3, [pc, #64]	; (a7dc <mote_set_parameters+0xd0>)
    a79c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a79e:	2000      	movs	r0, #0
    a7a0:	4b0f      	ldr	r3, [pc, #60]	; (a7e0 <mote_set_parameters+0xd4>)
    a7a2:	4798      	blx	r3
    a7a4:	e7c4      	b.n	a730 <mote_set_parameters+0x24>
    if (LORAWAN_SUCCESS == status && index < sizeof(bandTable))
    a7a6:	2c09      	cmp	r4, #9
    a7a8:	d8f4      	bhi.n	a794 <mote_set_parameters+0x88>
        printf("\nJoin Request Sent for %s\n\r",bandStrings[index]);
    a7aa:	00a4      	lsls	r4, r4, #2
    a7ac:	4b0d      	ldr	r3, [pc, #52]	; (a7e4 <mote_set_parameters+0xd8>)
    a7ae:	58e1      	ldr	r1, [r4, r3]
    a7b0:	480d      	ldr	r0, [pc, #52]	; (a7e8 <mote_set_parameters+0xdc>)
    a7b2:	4b04      	ldr	r3, [pc, #16]	; (a7c4 <mote_set_parameters+0xb8>)
    a7b4:	4798      	blx	r3
    a7b6:	e7bb      	b.n	a730 <mote_set_parameters+0x24>
    a7b8:	0000e6f1 	.word	0x0000e6f1
    a7bc:	0000a3f9 	.word	0x0000a3f9
    a7c0:	0001afe0 	.word	0x0001afe0
    a7c4:	00013ec5 	.word	0x00013ec5
    a7c8:	0000e255 	.word	0x0000e255
    a7cc:	0000a591 	.word	0x0000a591
    a7d0:	0001b520 	.word	0x0001b520
    a7d4:	0000c259 	.word	0x0000c259
    a7d8:	0000a651 	.word	0x0000a651
    a7dc:	20001031 	.word	0x20001031
    a7e0:	0000a191 	.word	0x0000a191
    a7e4:	0001b430 	.word	0x0001b430
    a7e8:	0001b53c 	.word	0x0001b53c

0000a7ec <processTask>:
{
    a7ec:	b5f0      	push	{r4, r5, r6, r7, lr}
    a7ee:	46ce      	mov	lr, r9
    a7f0:	b500      	push	{lr}
    a7f2:	b08a      	sub	sp, #40	; 0x28
	switch(appTaskState)
    a7f4:	4bd1      	ldr	r3, [pc, #836]	; (ab3c <processTask+0x350>)
    a7f6:	781b      	ldrb	r3, [r3, #0]
    a7f8:	2b01      	cmp	r3, #1
    a7fa:	d100      	bne.n	a7fe <processTask+0x12>
    a7fc:	e074      	b.n	a8e8 <processTask+0xfc>
    a7fe:	2b00      	cmp	r3, #0
    a800:	d00d      	beq.n	a81e <processTask+0x32>
    a802:	2b02      	cmp	r3, #2
    a804:	d100      	bne.n	a808 <processTask+0x1c>
    a806:	e08c      	b.n	a922 <processTask+0x136>
    a808:	2b03      	cmp	r3, #3
    a80a:	d100      	bne.n	a80e <processTask+0x22>
    a80c:	e0bd      	b.n	a98a <processTask+0x19e>
			printf("Error STATE Entered\r\n");
    a80e:	48cc      	ldr	r0, [pc, #816]	; (ab40 <processTask+0x354>)
    a810:	4bcc      	ldr	r3, [pc, #816]	; (ab44 <processTask+0x358>)
    a812:	4798      	blx	r3
}
    a814:	2000      	movs	r0, #0
    a816:	b00a      	add	sp, #40	; 0x28
    a818:	bc04      	pop	{r2}
    a81a:	4691      	mov	r9, r2
    a81c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t prevBand = 0xff;
    a81e:	ac06      	add	r4, sp, #24
    a820:	23ff      	movs	r3, #255	; 0xff
    a822:	7023      	strb	r3, [r4, #0]
	PDS_RestoreAll();
    a824:	4bc8      	ldr	r3, [pc, #800]	; (ab48 <processTask+0x35c>)
    a826:	4798      	blx	r3
	LORAWAN_GetAttr(ISMBAND,NULL,&prevBand);
    a828:	0022      	movs	r2, r4
    a82a:	2100      	movs	r1, #0
    a82c:	2023      	movs	r0, #35	; 0x23
    a82e:	4bc7      	ldr	r3, [pc, #796]	; (ab4c <processTask+0x360>)
    a830:	4798      	blx	r3
		if(bandTable[i] == prevBand)
    a832:	7821      	ldrb	r1, [r4, #0]
    a834:	4bc6      	ldr	r3, [pc, #792]	; (ab50 <processTask+0x364>)
    a836:	781b      	ldrb	r3, [r3, #0]
    a838:	428b      	cmp	r3, r1
    a83a:	d021      	beq.n	a880 <processTask+0x94>
    a83c:	2301      	movs	r3, #1
    a83e:	48c4      	ldr	r0, [pc, #784]	; (ab50 <processTask+0x364>)
    a840:	5c1a      	ldrb	r2, [r3, r0]
    a842:	428a      	cmp	r2, r1
    a844:	d00f      	beq.n	a866 <processTask+0x7a>
	for (uint32_t i = 0; i < sizeof(bandTable)-1; i++)
    a846:	3301      	adds	r3, #1
    a848:	2b09      	cmp	r3, #9
    a84a:	d1f9      	bne.n	a840 <processTask+0x54>
	uint8_t choice = 0xff;
    a84c:	24ff      	movs	r4, #255	; 0xff
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    a84e:	2c08      	cmp	r4, #8
    a850:	d918      	bls.n	a884 <processTask+0x98>
		printf("Restoration failed\r\n");
    a852:	48c0      	ldr	r0, [pc, #768]	; (ab54 <processTask+0x368>)
    a854:	4bbb      	ldr	r3, [pc, #748]	; (ab44 <processTask+0x358>)
    a856:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    a858:	2202      	movs	r2, #2
    a85a:	4bb8      	ldr	r3, [pc, #736]	; (ab3c <processTask+0x350>)
    a85c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a85e:	2000      	movs	r0, #0
    a860:	4bbd      	ldr	r3, [pc, #756]	; (ab58 <processTask+0x36c>)
    a862:	4798      	blx	r3
    a864:	e7d6      	b.n	a814 <processTask+0x28>
			choice = i;
    a866:	b2dc      	uxtb	r4, r3
	if(choice >0 && choice < sizeof(bandTable)-1)
    a868:	1e62      	subs	r2, r4, #1
    a86a:	2a07      	cmp	r2, #7
    a86c:	d8ef      	bhi.n	a84e <processTask+0x62>
		status = LORAWAN_Reset(bandTable[choice]);
    a86e:	22ff      	movs	r2, #255	; 0xff
    a870:	4013      	ands	r3, r2
    a872:	4ab7      	ldr	r2, [pc, #732]	; (ab50 <processTask+0x364>)
    a874:	5cd0      	ldrb	r0, [r2, r3]
    a876:	4bb9      	ldr	r3, [pc, #740]	; (ab5c <processTask+0x370>)
    a878:	4798      	blx	r3
	if(status == LORAWAN_SUCCESS && choice < sizeof(bandTable)-1)
    a87a:	2808      	cmp	r0, #8
    a87c:	d1e9      	bne.n	a852 <processTask+0x66>
    a87e:	e7e6      	b.n	a84e <processTask+0x62>
			choice = i;
    a880:	2400      	movs	r4, #0
    a882:	e7e4      	b.n	a84e <processTask+0x62>
		uint32_t joinStatus = 0;
    a884:	2300      	movs	r3, #0
    a886:	9307      	str	r3, [sp, #28]
		PDS_RestoreAll();
    a888:	4baf      	ldr	r3, [pc, #700]	; (ab48 <processTask+0x35c>)
    a88a:	4798      	blx	r3
		LORAWAN_GetAttr(LORAWAN_STATUS,NULL, &joinStatus);
    a88c:	aa07      	add	r2, sp, #28
    a88e:	2100      	movs	r1, #0
    a890:	2020      	movs	r0, #32
    a892:	4bae      	ldr	r3, [pc, #696]	; (ab4c <processTask+0x360>)
    a894:	4798      	blx	r3
		printf("\r\nPDS_RestorationStatus: Success\r\n" );
    a896:	48b2      	ldr	r0, [pc, #712]	; (ab60 <processTask+0x374>)
    a898:	4baa      	ldr	r3, [pc, #680]	; (ab44 <processTask+0x358>)
    a89a:	4798      	blx	r3
		if(joinStatus & LORAWAN_NW_JOINED)
    a89c:	9b07      	ldr	r3, [sp, #28]
    a89e:	07db      	lsls	r3, r3, #31
    a8a0:	d514      	bpl.n	a8cc <processTask+0xe0>
			joined = true;
    a8a2:	2201      	movs	r2, #1
    a8a4:	4baf      	ldr	r3, [pc, #700]	; (ab64 <processTask+0x378>)
    a8a6:	701a      	strb	r2, [r3, #0]
			printf("joinStatus: Joined\r\n");
    a8a8:	48af      	ldr	r0, [pc, #700]	; (ab68 <processTask+0x37c>)
    a8aa:	4ba6      	ldr	r3, [pc, #664]	; (ab44 <processTask+0x358>)
    a8ac:	4798      	blx	r3
		printf("Band: %s\r\n",bandStrings[choice]);
    a8ae:	00a4      	lsls	r4, r4, #2
    a8b0:	4bae      	ldr	r3, [pc, #696]	; (ab6c <processTask+0x380>)
    a8b2:	58e1      	ldr	r1, [r4, r3]
    a8b4:	48ae      	ldr	r0, [pc, #696]	; (ab70 <processTask+0x384>)
    a8b6:	4baf      	ldr	r3, [pc, #700]	; (ab74 <processTask+0x388>)
    a8b8:	4798      	blx	r3
		print_application_config();
    a8ba:	4baf      	ldr	r3, [pc, #700]	; (ab78 <processTask+0x38c>)
    a8bc:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a8be:	2203      	movs	r2, #3
    a8c0:	4b9e      	ldr	r3, [pc, #632]	; (ab3c <processTask+0x350>)
    a8c2:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a8c4:	2000      	movs	r0, #0
    a8c6:	4ba4      	ldr	r3, [pc, #656]	; (ab58 <processTask+0x36c>)
    a8c8:	4798      	blx	r3
    a8ca:	e7a3      	b.n	a814 <processTask+0x28>
			joined = false;
    a8cc:	2200      	movs	r2, #0
    a8ce:	4ba5      	ldr	r3, [pc, #660]	; (ab64 <processTask+0x378>)
    a8d0:	701a      	strb	r2, [r3, #0]
			printf("JoinStatus : Denied\r\n");
    a8d2:	48aa      	ldr	r0, [pc, #680]	; (ab7c <processTask+0x390>)
    a8d4:	4b9b      	ldr	r3, [pc, #620]	; (ab44 <processTask+0x358>)
    a8d6:	4798      	blx	r3
			set_LED_data(LED_AMBER,&on);
    a8d8:	49a9      	ldr	r1, [pc, #676]	; (ab80 <processTask+0x394>)
    a8da:	2002      	movs	r0, #2
    a8dc:	4ba9      	ldr	r3, [pc, #676]	; (ab84 <processTask+0x398>)
    a8de:	4798      	blx	r3
			SYSTEM_PostTask(APP_TASK_ID);
    a8e0:	2010      	movs	r0, #16
    a8e2:	4ba9      	ldr	r3, [pc, #676]	; (ab88 <processTask+0x39c>)
    a8e4:	4798      	blx	r3
    a8e6:	e7e2      	b.n	a8ae <processTask+0xc2>
	if(serialBuffer == '1')
    a8e8:	4ba8      	ldr	r3, [pc, #672]	; (ab8c <processTask+0x3a0>)
    a8ea:	781b      	ldrb	r3, [r3, #0]
    a8ec:	2b31      	cmp	r3, #49	; 0x31
    a8ee:	d00b      	beq.n	a908 <processTask+0x11c>
	else if(serialBuffer == '2')
    a8f0:	2b32      	cmp	r3, #50	; 0x32
    a8f2:	d010      	beq.n	a916 <processTask+0x12a>
		printf("Please enter a valid choice\r\n");
    a8f4:	48a6      	ldr	r0, [pc, #664]	; (ab90 <processTask+0x3a4>)
    a8f6:	4b93      	ldr	r3, [pc, #588]	; (ab44 <processTask+0x358>)
    a8f8:	4798      	blx	r3
		appTaskState = DEMO_CERT_APP_STATE;
    a8fa:	2201      	movs	r2, #1
    a8fc:	4b8f      	ldr	r3, [pc, #572]	; (ab3c <processTask+0x350>)
    a8fe:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a900:	2000      	movs	r0, #0
    a902:	4b95      	ldr	r3, [pc, #596]	; (ab58 <processTask+0x36c>)
    a904:	4798      	blx	r3
    a906:	e785      	b.n	a814 <processTask+0x28>
		appTaskState = DEMO_APP_STATE;
    a908:	2202      	movs	r2, #2
    a90a:	4b8c      	ldr	r3, [pc, #560]	; (ab3c <processTask+0x350>)
    a90c:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a90e:	2000      	movs	r0, #0
    a910:	4b91      	ldr	r3, [pc, #580]	; (ab58 <processTask+0x36c>)
    a912:	4798      	blx	r3
    a914:	e77e      	b.n	a814 <processTask+0x28>
    certAppEnabled = true;
    a916:	2201      	movs	r2, #1
    a918:	4b9e      	ldr	r3, [pc, #632]	; (ab94 <processTask+0x3a8>)
    a91a:	701a      	strb	r2, [r3, #0]
    cert_app_init();
    a91c:	4b9e      	ldr	r3, [pc, #632]	; (ab98 <processTask+0x3ac>)
    a91e:	4798      	blx	r3
    a920:	e778      	b.n	a814 <processTask+0x28>
	uint8_t num = serialBuffer - '0';
    a922:	4b9a      	ldr	r3, [pc, #616]	; (ab8c <processTask+0x3a0>)
    a924:	781b      	ldrb	r3, [r3, #0]
    a926:	001c      	movs	r4, r3
    a928:	3c30      	subs	r4, #48	; 0x30
    a92a:	b2e4      	uxtb	r4, r4
	if(num == sizeof(bandTable)-1)
    a92c:	2c09      	cmp	r4, #9
    a92e:	d00e      	beq.n	a94e <processTask+0x162>
	else if(num == sizeof(bandTable)-2)
    a930:	2c08      	cmp	r4, #8
    a932:	d014      	beq.n	a95e <processTask+0x172>
	else if(num >0 && num < sizeof(bandTable) -2)
    a934:	3b31      	subs	r3, #49	; 0x31
    a936:	2b06      	cmp	r3, #6
    a938:	d91a      	bls.n	a970 <processTask+0x184>
		printf("Not a valid regional band choice\r\n");
    a93a:	4898      	ldr	r0, [pc, #608]	; (ab9c <processTask+0x3b0>)
    a93c:	4b81      	ldr	r3, [pc, #516]	; (ab44 <processTask+0x358>)
    a93e:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    a940:	2202      	movs	r2, #2
    a942:	4b7e      	ldr	r3, [pc, #504]	; (ab3c <processTask+0x350>)
    a944:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a946:	2000      	movs	r0, #0
    a948:	4b83      	ldr	r3, [pc, #524]	; (ab58 <processTask+0x36c>)
    a94a:	4798      	blx	r3
    a94c:	e762      	b.n	a814 <processTask+0x28>
  __ASM volatile ("dsb");
    a94e:	f3bf 8f4f 	dsb	sy
 */
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                     /* Ensure all outstanding memory accesses included
                                                                  buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FA << SCB_AIRCR_VECTKEY_Pos)      |
    a952:	4a93      	ldr	r2, [pc, #588]	; (aba0 <processTask+0x3b4>)
    a954:	4b93      	ldr	r3, [pc, #588]	; (aba4 <processTask+0x3b8>)
    a956:	60da      	str	r2, [r3, #12]
    a958:	f3bf 8f4f 	dsb	sy
    a95c:	e7fe      	b.n	a95c <processTask+0x170>
		PDS_DeleteAll();
    a95e:	4b92      	ldr	r3, [pc, #584]	; (aba8 <processTask+0x3bc>)
    a960:	4798      	blx	r3
		appTaskState = DEMO_APP_STATE;
    a962:	2202      	movs	r2, #2
    a964:	4b75      	ldr	r3, [pc, #468]	; (ab3c <processTask+0x350>)
    a966:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a968:	2000      	movs	r0, #0
    a96a:	4b7b      	ldr	r3, [pc, #492]	; (ab58 <processTask+0x36c>)
    a96c:	4798      	blx	r3
    a96e:	e751      	b.n	a814 <processTask+0x28>
		LORAWAN_Reset(bandTable[num]);
    a970:	4d77      	ldr	r5, [pc, #476]	; (ab50 <processTask+0x364>)
    a972:	5d28      	ldrb	r0, [r5, r4]
    a974:	4b79      	ldr	r3, [pc, #484]	; (ab5c <processTask+0x370>)
    a976:	4798      	blx	r3
		mote_set_parameters(bandTable[num],num);
    a978:	b2a1      	uxth	r1, r4
    a97a:	5d28      	ldrb	r0, [r5, r4]
    a97c:	4b8b      	ldr	r3, [pc, #556]	; (abac <processTask+0x3c0>)
    a97e:	4798      	blx	r3
		set_LED_data(LED_GREEN,&on);
    a980:	497f      	ldr	r1, [pc, #508]	; (ab80 <processTask+0x394>)
    a982:	2003      	movs	r0, #3
    a984:	4b7f      	ldr	r3, [pc, #508]	; (ab84 <processTask+0x398>)
    a986:	4798      	blx	r3
    a988:	e744      	b.n	a814 <processTask+0x28>
	if(serialBuffer == '1')
    a98a:	4b80      	ldr	r3, [pc, #512]	; (ab8c <processTask+0x3a0>)
    a98c:	781b      	ldrb	r3, [r3, #0]
    a98e:	2b31      	cmp	r3, #49	; 0x31
    a990:	d015      	beq.n	a9be <processTask+0x1d2>
	else if(serialBuffer == '2' && joined == true)
    a992:	2b32      	cmp	r3, #50	; 0x32
    a994:	d02f      	beq.n	a9f6 <processTask+0x20a>
	else if(serialBuffer == '3')
    a996:	2b33      	cmp	r3, #51	; 0x33
    a998:	d100      	bne.n	a99c <processTask+0x1b0>
    a99a:	e09c      	b.n	aad6 <processTask+0x2ea>
	else if(serialBuffer == '4')
    a99c:	2b34      	cmp	r3, #52	; 0x34
    a99e:	d100      	bne.n	a9a2 <processTask+0x1b6>
    a9a0:	e158      	b.n	ac54 <processTask+0x468>
		set_LED_data(LED_AMBER,&on);
    a9a2:	4977      	ldr	r1, [pc, #476]	; (ab80 <processTask+0x394>)
    a9a4:	2002      	movs	r0, #2
    a9a6:	4b77      	ldr	r3, [pc, #476]	; (ab84 <processTask+0x398>)
    a9a8:	4798      	blx	r3
		printf("Invalid choice entered\r\n");
    a9aa:	4881      	ldr	r0, [pc, #516]	; (abb0 <processTask+0x3c4>)
    a9ac:	4b65      	ldr	r3, [pc, #404]	; (ab44 <processTask+0x358>)
    a9ae:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    a9b0:	2203      	movs	r2, #3
    a9b2:	4b62      	ldr	r3, [pc, #392]	; (ab3c <processTask+0x350>)
    a9b4:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    a9b6:	2000      	movs	r0, #0
    a9b8:	4b67      	ldr	r3, [pc, #412]	; (ab58 <processTask+0x36c>)
    a9ba:	4798      	blx	r3
    a9bc:	e72a      	b.n	a814 <processTask+0x28>
		status = LORAWAN_Join(DEMO_APP_ACTIVATION_TYPE);
    a9be:	2000      	movs	r0, #0
    a9c0:	4b7c      	ldr	r3, [pc, #496]	; (abb4 <processTask+0x3c8>)
    a9c2:	4798      	blx	r3
    a9c4:	0004      	movs	r4, r0
		if (LORAWAN_SUCCESS == (StackRetStatus_t)status)
    a9c6:	2808      	cmp	r0, #8
    a9c8:	d00d      	beq.n	a9e6 <processTask+0x1fa>
			set_LED_data(LED_AMBER,&on);
    a9ca:	496d      	ldr	r1, [pc, #436]	; (ab80 <processTask+0x394>)
    a9cc:	2002      	movs	r0, #2
    a9ce:	4b6d      	ldr	r3, [pc, #436]	; (ab84 <processTask+0x398>)
    a9d0:	4798      	blx	r3
			print_stack_status(status);
    a9d2:	0020      	movs	r0, r4
    a9d4:	4b78      	ldr	r3, [pc, #480]	; (abb8 <processTask+0x3cc>)
    a9d6:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    a9d8:	2203      	movs	r2, #3
    a9da:	4b58      	ldr	r3, [pc, #352]	; (ab3c <processTask+0x350>)
    a9dc:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    a9de:	2000      	movs	r0, #0
    a9e0:	4b5d      	ldr	r3, [pc, #372]	; (ab58 <processTask+0x36c>)
    a9e2:	4798      	blx	r3
    a9e4:	e716      	b.n	a814 <processTask+0x28>
			set_LED_data(LED_GREEN,&on);
    a9e6:	4966      	ldr	r1, [pc, #408]	; (ab80 <processTask+0x394>)
    a9e8:	2003      	movs	r0, #3
    a9ea:	4b66      	ldr	r3, [pc, #408]	; (ab84 <processTask+0x398>)
    a9ec:	4798      	blx	r3
			printf("\nJoin Request Sent\n\r");
    a9ee:	4873      	ldr	r0, [pc, #460]	; (abbc <processTask+0x3d0>)
    a9f0:	4b60      	ldr	r3, [pc, #384]	; (ab74 <processTask+0x388>)
    a9f2:	4798      	blx	r3
    a9f4:	e70e      	b.n	a814 <processTask+0x28>
	else if(serialBuffer == '2' && joined == true)
    a9f6:	4b5b      	ldr	r3, [pc, #364]	; (ab64 <processTask+0x378>)
    a9f8:	781b      	ldrb	r3, [r3, #0]
    a9fa:	2b00      	cmp	r3, #0
    a9fc:	d10d      	bne.n	aa1a <processTask+0x22e>
		set_LED_data(LED_AMBER,&on);
    a9fe:	4960      	ldr	r1, [pc, #384]	; (ab80 <processTask+0x394>)
    aa00:	2002      	movs	r0, #2
    aa02:	4b60      	ldr	r3, [pc, #384]	; (ab84 <processTask+0x398>)
    aa04:	4798      	blx	r3
		printf("Device not joined to the network\r\n");
    aa06:	486e      	ldr	r0, [pc, #440]	; (abc0 <processTask+0x3d4>)
    aa08:	4b4e      	ldr	r3, [pc, #312]	; (ab44 <processTask+0x358>)
    aa0a:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    aa0c:	2203      	movs	r2, #3
    aa0e:	4b4b      	ldr	r3, [pc, #300]	; (ab3c <processTask+0x350>)
    aa10:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    aa12:	2000      	movs	r0, #0
    aa14:	4b50      	ldr	r3, [pc, #320]	; (ab58 <processTask+0x36c>)
    aa16:	4798      	blx	r3
    aa18:	e6fc      	b.n	a814 <processTask+0x28>
    get_resource_data(TEMP_SENSOR,(uint8_t *)&cel_val);
    aa1a:	4d6a      	ldr	r5, [pc, #424]	; (abc4 <processTask+0x3d8>)
    aa1c:	0029      	movs	r1, r5
    aa1e:	2001      	movs	r0, #1
    aa20:	4b69      	ldr	r3, [pc, #420]	; (abc8 <processTask+0x3dc>)
    aa22:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    aa24:	4b69      	ldr	r3, [pc, #420]	; (abcc <processTask+0x3e0>)
    aa26:	4699      	mov	r9, r3
 ************************************************************************/
static float convert_celsius_to_fahrenheit(float celsius_val)
{
    float fauren_val;
    /* T(F) = T(C)  9/5 + 32 */
    fauren_val = (((celsius_val * 9)/5) + 32);
    aa28:	4969      	ldr	r1, [pc, #420]	; (abd0 <processTask+0x3e4>)
    aa2a:	6828      	ldr	r0, [r5, #0]
    aa2c:	4b69      	ldr	r3, [pc, #420]	; (abd4 <processTask+0x3e8>)
    aa2e:	4798      	blx	r3
    aa30:	4969      	ldr	r1, [pc, #420]	; (abd8 <processTask+0x3ec>)
    aa32:	4b6a      	ldr	r3, [pc, #424]	; (abdc <processTask+0x3f0>)
    aa34:	4798      	blx	r3
    aa36:	2184      	movs	r1, #132	; 0x84
    aa38:	05c9      	lsls	r1, r1, #23
    aa3a:	4b69      	ldr	r3, [pc, #420]	; (abe0 <processTask+0x3f4>)
    aa3c:	4798      	blx	r3
    fahren_val = convert_celsius_to_fahrenheit(cel_val);
    aa3e:	464b      	mov	r3, r9
    aa40:	6018      	str	r0, [r3, #0]
    printf("\nTemperature:");
    aa42:	4868      	ldr	r0, [pc, #416]	; (abe4 <processTask+0x3f8>)
    aa44:	4f4b      	ldr	r7, [pc, #300]	; (ab74 <processTask+0x388>)
    aa46:	47b8      	blx	r7
    snprintf(temp_sen_str,sizeof(temp_sen_str),"%.1fC/%.1fF\n", cel_val, fahren_val);
    aa48:	4e67      	ldr	r6, [pc, #412]	; (abe8 <processTask+0x3fc>)
    aa4a:	4c68      	ldr	r4, [pc, #416]	; (abec <processTask+0x400>)
    aa4c:	464b      	mov	r3, r9
    aa4e:	6818      	ldr	r0, [r3, #0]
    aa50:	47a0      	blx	r4
    aa52:	9002      	str	r0, [sp, #8]
    aa54:	9103      	str	r1, [sp, #12]
    aa56:	6828      	ldr	r0, [r5, #0]
    aa58:	47a0      	blx	r4
    aa5a:	9000      	str	r0, [sp, #0]
    aa5c:	9101      	str	r1, [sp, #4]
    aa5e:	4a64      	ldr	r2, [pc, #400]	; (abf0 <processTask+0x404>)
    aa60:	2119      	movs	r1, #25
    aa62:	0030      	movs	r0, r6
    aa64:	4b63      	ldr	r3, [pc, #396]	; (abf4 <processTask+0x408>)
    aa66:	4798      	blx	r3
    printf("%.1f\xf8 C/%.1f\xf8 F\n\r", cel_val, fahren_val);
    aa68:	6828      	ldr	r0, [r5, #0]
    aa6a:	47a0      	blx	r4
    aa6c:	9004      	str	r0, [sp, #16]
    aa6e:	9105      	str	r1, [sp, #20]
    aa70:	464b      	mov	r3, r9
    aa72:	6818      	ldr	r0, [r3, #0]
    aa74:	47a0      	blx	r4
    aa76:	9000      	str	r0, [sp, #0]
    aa78:	9101      	str	r1, [sp, #4]
    aa7a:	9a04      	ldr	r2, [sp, #16]
    aa7c:	9b05      	ldr	r3, [sp, #20]
    aa7e:	485e      	ldr	r0, [pc, #376]	; (abf8 <processTask+0x40c>)
    aa80:	47b8      	blx	r7
    data_len = strlen(temp_sen_str);
    aa82:	0030      	movs	r0, r6
    aa84:	4b5d      	ldr	r3, [pc, #372]	; (abfc <processTask+0x410>)
    aa86:	4798      	blx	r3
    lorawanSendReq.buffer = &temp_sen_str;
    aa88:	4b5d      	ldr	r3, [pc, #372]	; (ac00 <processTask+0x414>)
    aa8a:	605e      	str	r6, [r3, #4]
    lorawanSendReq.bufferLength = data_len - 1;
    aa8c:	3801      	subs	r0, #1
    aa8e:	7218      	strb	r0, [r3, #8]
    lorawanSendReq.confirmed = DEMO_APP_TRANSMISSION_TYPE;
    aa90:	2200      	movs	r2, #0
    aa92:	701a      	strb	r2, [r3, #0]
    lorawanSendReq.port = DEMO_APP_FPORT;
    aa94:	3201      	adds	r2, #1
    aa96:	705a      	strb	r2, [r3, #1]
    status = LORAWAN_Send(&lorawanSendReq);
    aa98:	0018      	movs	r0, r3
    aa9a:	4b5a      	ldr	r3, [pc, #360]	; (ac04 <processTask+0x418>)
    aa9c:	4798      	blx	r3
    if (LORAWAN_SUCCESS == status)
    aa9e:	2808      	cmp	r0, #8
    aaa0:	d008      	beq.n	aab4 <processTask+0x2c8>
        print_stack_status(status);
    aaa2:	4b45      	ldr	r3, [pc, #276]	; (abb8 <processTask+0x3cc>)
    aaa4:	4798      	blx	r3
		appTaskState = JOIN_SEND_STATE;
    aaa6:	2203      	movs	r2, #3
    aaa8:	4b24      	ldr	r3, [pc, #144]	; (ab3c <processTask+0x350>)
    aaaa:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    aaac:	2000      	movs	r0, #0
    aaae:	4b2a      	ldr	r3, [pc, #168]	; (ab58 <processTask+0x36c>)
    aab0:	4798      	blx	r3
    aab2:	e6af      	b.n	a814 <processTask+0x28>
        printf("\nTx Data Sent \r\n");
    aab4:	4854      	ldr	r0, [pc, #336]	; (ac08 <processTask+0x41c>)
    aab6:	4b23      	ldr	r3, [pc, #140]	; (ab44 <processTask+0x358>)
    aab8:	4798      	blx	r3
        set_LED_data(LED_GREEN,&on);
    aaba:	4931      	ldr	r1, [pc, #196]	; (ab80 <processTask+0x394>)
    aabc:	2003      	movs	r0, #3
    aabe:	4b31      	ldr	r3, [pc, #196]	; (ab84 <processTask+0x398>)
    aac0:	4798      	blx	r3
        SwTimerStart(lTimerId,MS_TO_US(100),SW_TIMEOUT_RELATIVE,(void *)lTimerCb,NULL);
    aac2:	4b52      	ldr	r3, [pc, #328]	; (ac0c <processTask+0x420>)
    aac4:	7818      	ldrb	r0, [r3, #0]
    aac6:	2300      	movs	r3, #0
    aac8:	9300      	str	r3, [sp, #0]
    aaca:	4b51      	ldr	r3, [pc, #324]	; (ac10 <processTask+0x424>)
    aacc:	2200      	movs	r2, #0
    aace:	4951      	ldr	r1, [pc, #324]	; (ac14 <processTask+0x428>)
    aad0:	4c51      	ldr	r4, [pc, #324]	; (ac18 <processTask+0x42c>)
    aad2:	47a0      	blx	r4
    aad4:	e69e      	b.n	a814 <processTask+0x28>
		sleepReq.sleepTimeMs = DEMO_CONF_DEFAULT_APP_SLEEP_TIME_MS;
    aad6:	ab07      	add	r3, sp, #28
    aad8:	22fa      	movs	r2, #250	; 0xfa
    aada:	0092      	lsls	r2, r2, #2
    aadc:	9207      	str	r2, [sp, #28]
		sleepReq.pmmWakeupCallback = appWakeup;
    aade:	4a4f      	ldr	r2, [pc, #316]	; (ac1c <processTask+0x430>)
    aae0:	9209      	str	r2, [sp, #36]	; 0x24
		sleepReq.sleep_mode = CONF_PMM_SLEEPMODE_WHEN_IDLE;
    aae2:	2201      	movs	r2, #1
    aae4:	711a      	strb	r2, [r3, #4]
		if (true == LORAWAN_ReadyToSleep(deviceResetsForWakeup))
    aae6:	2000      	movs	r0, #0
    aae8:	4b4d      	ldr	r3, [pc, #308]	; (ac20 <processTask+0x434>)
    aaea:	4798      	blx	r3
    aaec:	2800      	cmp	r0, #0
    aaee:	d100      	bne.n	aaf2 <processTask+0x306>
    aaf0:	e0a6      	b.n	ac40 <processTask+0x454>
	config->direction  = PORT_PIN_DIR_INPUT;
    aaf2:	ac06      	add	r4, sp, #24
    aaf4:	2300      	movs	r3, #0
    aaf6:	7023      	strb	r3, [r4, #0]
	config->input_pull = PORT_PIN_PULL_UP;
    aaf8:	3301      	adds	r3, #1
    aafa:	7063      	strb	r3, [r4, #1]
    pin_conf.powersave  = true;
    aafc:	70a3      	strb	r3, [r4, #2]
    port_pin_set_config(HOST_SERCOM_PAD0_PIN, &pin_conf);
    aafe:	0021      	movs	r1, r4
    ab00:	2004      	movs	r0, #4
    ab02:	4d48      	ldr	r5, [pc, #288]	; (ac24 <processTask+0x438>)
    ab04:	47a8      	blx	r5
    port_pin_set_config(HOST_SERCOM_PAD1_PIN, &pin_conf);
    ab06:	0021      	movs	r1, r4
    ab08:	2005      	movs	r0, #5
    ab0a:	47a8      	blx	r5
    sio2host_deinit();
    ab0c:	4b46      	ldr	r3, [pc, #280]	; (ac28 <processTask+0x43c>)
    ab0e:	4798      	blx	r3
    HAL_RadioDeInit();
    ab10:	4b46      	ldr	r3, [pc, #280]	; (ac2c <processTask+0x440>)
    ab12:	4798      	blx	r3
			if (PMM_SLEEP_REQ_DENIED == PMM_Sleep(&sleepReq))
    ab14:	a807      	add	r0, sp, #28
    ab16:	4b46      	ldr	r3, [pc, #280]	; (ac30 <processTask+0x444>)
    ab18:	4798      	blx	r3
    ab1a:	2800      	cmp	r0, #0
    ab1c:	d000      	beq.n	ab20 <processTask+0x334>
    ab1e:	e679      	b.n	a814 <processTask+0x28>
				HAL_Radio_resources_init();
    ab20:	4b44      	ldr	r3, [pc, #272]	; (ac34 <processTask+0x448>)
    ab22:	4798      	blx	r3
				sio2host_init();
    ab24:	4b44      	ldr	r3, [pc, #272]	; (ac38 <processTask+0x44c>)
    ab26:	4798      	blx	r3
				appTaskState = JOIN_SEND_STATE;
    ab28:	2203      	movs	r2, #3
    ab2a:	4b04      	ldr	r3, [pc, #16]	; (ab3c <processTask+0x350>)
    ab2c:	701a      	strb	r2, [r3, #0]
				appPostTask(DISPLAY_TASK_HANDLER);
    ab2e:	2000      	movs	r0, #0
    ab30:	4b09      	ldr	r3, [pc, #36]	; (ab58 <processTask+0x36c>)
    ab32:	4798      	blx	r3
				printf("\r\nsleep_not_ok\r\n");	
    ab34:	4841      	ldr	r0, [pc, #260]	; (ac3c <processTask+0x450>)
    ab36:	4b03      	ldr	r3, [pc, #12]	; (ab44 <processTask+0x358>)
    ab38:	4798      	blx	r3
    ab3a:	e66b      	b.n	a814 <processTask+0x28>
    ab3c:	20001031 	.word	0x20001031
    ab40:	0001b508 	.word	0x0001b508
    ab44:	00013f89 	.word	0x00013f89
    ab48:	00008079 	.word	0x00008079
    ab4c:	0000c8ad 	.word	0x0000c8ad
    ab50:	20000050 	.word	0x20000050
    ab54:	0001b6a4 	.word	0x0001b6a4
    ab58:	0000a191 	.word	0x0000a191
    ab5c:	0000e6f1 	.word	0x0000e6f1
    ab60:	0001b648 	.word	0x0001b648
    ab64:	20001040 	.word	0x20001040
    ab68:	0001b66c 	.word	0x0001b66c
    ab6c:	0001b430 	.word	0x0001b430
    ab70:	0001b698 	.word	0x0001b698
    ab74:	00013ec5 	.word	0x00013ec5
    ab78:	0000a5c9 	.word	0x0000a5c9
    ab7c:	0001b680 	.word	0x0001b680
    ab80:	200000c8 	.word	0x200000c8
    ab84:	00008899 	.word	0x00008899
    ab88:	000094e1 	.word	0x000094e1
    ab8c:	20001051 	.word	0x20001051
    ab90:	0001b6b8 	.word	0x0001b6b8
    ab94:	20001038 	.word	0x20001038
    ab98:	00009f55 	.word	0x00009f55
    ab9c:	0001b6d8 	.word	0x0001b6d8
    aba0:	05fa0004 	.word	0x05fa0004
    aba4:	e000ed00 	.word	0xe000ed00
    aba8:	0000805d 	.word	0x0000805d
    abac:	0000a70d 	.word	0x0000a70d
    abb0:	0001b774 	.word	0x0001b774
    abb4:	0000c259 	.word	0x0000c259
    abb8:	0000a651 	.word	0x0000a651
    abbc:	0001b074 	.word	0x0001b074
    abc0:	0001b740 	.word	0x0001b740
    abc4:	20001034 	.word	0x20001034
    abc8:	00008909 	.word	0x00008909
    abcc:	2000103c 	.word	0x2000103c
    abd0:	41100000 	.word	0x41100000
    abd4:	000118ed 	.word	0x000118ed
    abd8:	40a00000 	.word	0x40a00000
    abdc:	0001150d 	.word	0x0001150d
    abe0:	000111e9 	.word	0x000111e9
    abe4:	0001b6fc 	.word	0x0001b6fc
    abe8:	20001054 	.word	0x20001054
    abec:	0001385d 	.word	0x0001385d
    abf0:	0001b70c 	.word	0x0001b70c
    abf4:	00014199 	.word	0x00014199
    abf8:	0001b71c 	.word	0x0001b71c
    abfc:	0001421d 	.word	0x0001421d
    ac00:	20001044 	.word	0x20001044
    ac04:	0000b63d 	.word	0x0000b63d
    ac08:	0001b730 	.word	0x0001b730
    ac0c:	200000cb 	.word	0x200000cb
    ac10:	0000a1c5 	.word	0x0000a1c5
    ac14:	000186a0 	.word	0x000186a0
    ac18:	00008ebd 	.word	0x00008ebd
    ac1c:	0000a31d 	.word	0x0000a31d
    ac20:	0000e959 	.word	0x0000e959
    ac24:	00000a4d 	.word	0x00000a4d
    ac28:	00002d25 	.word	0x00002d25
    ac2c:	0000312d 	.word	0x0000312d
    ac30:	00003489 	.word	0x00003489
    ac34:	00003109 	.word	0x00003109
    ac38:	00002bd9 	.word	0x00002bd9
    ac3c:	0001b764 	.word	0x0001b764
			printf("\r\nsleep_not_ok\r\n");
    ac40:	4808      	ldr	r0, [pc, #32]	; (ac64 <processTask+0x478>)
    ac42:	4b09      	ldr	r3, [pc, #36]	; (ac68 <processTask+0x47c>)
    ac44:	4798      	blx	r3
			appTaskState = JOIN_SEND_STATE;
    ac46:	2203      	movs	r2, #3
    ac48:	4b08      	ldr	r3, [pc, #32]	; (ac6c <processTask+0x480>)
    ac4a:	701a      	strb	r2, [r3, #0]
			appPostTask(DISPLAY_TASK_HANDLER);
    ac4c:	2000      	movs	r0, #0
    ac4e:	4b08      	ldr	r3, [pc, #32]	; (ac70 <processTask+0x484>)
    ac50:	4798      	blx	r3
    ac52:	e5df      	b.n	a814 <processTask+0x28>
		appTaskState = DEMO_APP_STATE;
    ac54:	2202      	movs	r2, #2
    ac56:	4b05      	ldr	r3, [pc, #20]	; (ac6c <processTask+0x480>)
    ac58:	701a      	strb	r2, [r3, #0]
		appPostTask(DISPLAY_TASK_HANDLER);
    ac5a:	2000      	movs	r0, #0
    ac5c:	4b04      	ldr	r3, [pc, #16]	; (ac70 <processTask+0x484>)
    ac5e:	4798      	blx	r3
    ac60:	e5d8      	b.n	a814 <processTask+0x28>
    ac62:	46c0      	nop			; (mov r8, r8)
    ac64:	0001b764 	.word	0x0001b764
    ac68:	00013f89 	.word	0x00013f89
    ac6c:	20001031 	.word	0x20001031
    ac70:	0000a191 	.word	0x0000a191

0000ac74 <radio_tx_callback>:
	for (int j = 0; j < 1000; j++){
		int k = j*j -1000;
	}
}

void radio_tx_callback(void) {
    ac74:	b510      	push	{r4, lr}
    ac76:	b088      	sub	sp, #32
	static int call_counter = 0;
	char payload[20] = {0};
    ac78:	ac03      	add	r4, sp, #12
    ac7a:	2214      	movs	r2, #20
    ac7c:	2100      	movs	r1, #0
    ac7e:	0020      	movs	r0, r4
    ac80:	4b11      	ldr	r3, [pc, #68]	; (acc8 <radio_tx_callback+0x54>)
    ac82:	4798      	blx	r3
	strcpy(payload, "Transmit #");
    ac84:	4b11      	ldr	r3, [pc, #68]	; (accc <radio_tx_callback+0x58>)
    ac86:	0022      	movs	r2, r4
    ac88:	cb03      	ldmia	r3!, {r0, r1}
    ac8a:	c203      	stmia	r2!, {r0, r1}
    ac8c:	8819      	ldrh	r1, [r3, #0]
    ac8e:	8011      	strh	r1, [r2, #0]
    ac90:	789b      	ldrb	r3, [r3, #2]
    ac92:	7093      	strb	r3, [r2, #2]
	itoa(++call_counter, payload+10,10);
    ac94:	4b0e      	ldr	r3, [pc, #56]	; (acd0 <radio_tx_callback+0x5c>)
    ac96:	681a      	ldr	r2, [r3, #0]
    ac98:	1c50      	adds	r0, r2, #1
    ac9a:	6018      	str	r0, [r3, #0]
    ac9c:	220a      	movs	r2, #10
    ac9e:	2116      	movs	r1, #22
    aca0:	4469      	add	r1, sp
    aca2:	4b0c      	ldr	r3, [pc, #48]	; (acd4 <radio_tx_callback+0x60>)
    aca4:	4798      	blx	r3
	//strcpy(payload+10,itoa(++call_counter));
	
	RadioTransmitParam_t tx_packet;
	//payload[13] = "\r\n";
	tx_packet.bufferLen = 20;
    aca6:	a801      	add	r0, sp, #4
    aca8:	2314      	movs	r3, #20
    acaa:	7003      	strb	r3, [r0, #0]
	tx_packet.bufferPtr = (uint8_t*)payload;
    acac:	6044      	str	r4, [r0, #4]
	
	RadioError_t status = RADIO_Transmit(&tx_packet);
    acae:	4b0a      	ldr	r3, [pc, #40]	; (acd8 <radio_tx_callback+0x64>)
    acb0:	4798      	blx	r3
    acb2:	0002      	movs	r2, r0
	printf("Payload: %s  Ret=%d\r\n", payload, status);
    acb4:	0021      	movs	r1, r4
    acb6:	4809      	ldr	r0, [pc, #36]	; (acdc <radio_tx_callback+0x68>)
    acb8:	4b09      	ldr	r3, [pc, #36]	; (ace0 <radio_tx_callback+0x6c>)
    acba:	4798      	blx	r3
	SleepTimerStart(MS_TO_SLEEP_TICKS(5000), (void*)radio_tx_callback);
    acbc:	4909      	ldr	r1, [pc, #36]	; (ace4 <radio_tx_callback+0x70>)
    acbe:	480a      	ldr	r0, [pc, #40]	; (ace8 <radio_tx_callback+0x74>)
    acc0:	4b0a      	ldr	r3, [pc, #40]	; (acec <radio_tx_callback+0x78>)
    acc2:	4798      	blx	r3
}
    acc4:	b008      	add	sp, #32
    acc6:	bd10      	pop	{r4, pc}
    acc8:	00013e31 	.word	0x00013e31
    accc:	0001b9b8 	.word	0x0001b9b8
    acd0:	20001070 	.word	0x20001070
    acd4:	00013da5 	.word	0x00013da5
    acd8:	0000fbb9 	.word	0x0000fbb9
    acdc:	0001b9c4 	.word	0x0001b9c4
    ace0:	00013ec5 	.word	0x00013ec5
    ace4:	0000ac75 	.word	0x0000ac75
    ace8:	00028005 	.word	0x00028005
    acec:	00003379 	.word	0x00003379

0000acf0 <main>:
 * \mainpage
 * \section preface Preface
 * This is the reference manual for the LORAWAN Demo Application of EU Band
 */
int main(void)
{
    acf0:	b510      	push	{r4, lr}
    /* System Initialization */
    system_init();
    acf2:	4b29      	ldr	r3, [pc, #164]	; (ad98 <main+0xa8>)
    acf4:	4798      	blx	r3
    /* Initialize the delay driver */
    delay_init();
    acf6:	4b29      	ldr	r3, [pc, #164]	; (ad9c <main+0xac>)
    acf8:	4798      	blx	r3
    /* Initialize the board target resources */
    board_init();
    acfa:	4b29      	ldr	r3, [pc, #164]	; (ada0 <main+0xb0>)
    acfc:	4798      	blx	r3

    INTERRUPT_GlobalInterruptEnable();
    acfe:	2201      	movs	r2, #1
    ad00:	4b28      	ldr	r3, [pc, #160]	; (ada4 <main+0xb4>)
    ad02:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
    ad04:	f3bf 8f5f 	dmb	sy
    ad08:	b662      	cpsie	i

/* Initializes all the hardware and software modules used for Stack operation */
static void driver_init(void)
{
    /* Initialize the Radio Hardware */
    HAL_RadioInit();
    ad0a:	4b27      	ldr	r3, [pc, #156]	; (ada8 <main+0xb8>)
    ad0c:	4798      	blx	r3
    /* Initialize the AES Hardware Engine */
    AESInit();
    ad0e:	4b27      	ldr	r3, [pc, #156]	; (adac <main+0xbc>)
    ad10:	4798      	blx	r3
    /* Initialize the Software Timer Module */
    SystemTimerInit();
    ad12:	4b27      	ldr	r3, [pc, #156]	; (adb0 <main+0xc0>)
    ad14:	4798      	blx	r3
#ifdef CONF_PMM_ENABLE
    /* Initialize the Sleep Timer Module */
    SleepTimerInit();
    ad16:	4b27      	ldr	r3, [pc, #156]	; (adb4 <main+0xc4>)
    ad18:	4798      	blx	r3
#endif
#if (ENABLE_PDS == 1)
    /* PDS Module Init */
    PDS_Init();
    ad1a:	4b27      	ldr	r3, [pc, #156]	; (adb8 <main+0xc8>)
    ad1c:	4798      	blx	r3
    sio2host_init();
    ad1e:	4b27      	ldr	r3, [pc, #156]	; (adbc <main+0xcc>)
    ad20:	4798      	blx	r3
 *
 * \return An enum value indicating the cause of the last system reset.
 */
static inline enum system_reset_cause system_get_reset_cause(void)
{
	return (enum system_reset_cause)RSTC->RCAUSE.reg;
    ad22:	4b27      	ldr	r3, [pc, #156]	; (adc0 <main+0xd0>)
    ad24:	781c      	ldrb	r4, [r3, #0]
    ad26:	b2e4      	uxtb	r4, r4
    printf("Last reset cause: ");
    ad28:	4826      	ldr	r0, [pc, #152]	; (adc4 <main+0xd4>)
    ad2a:	4b27      	ldr	r3, [pc, #156]	; (adc8 <main+0xd8>)
    ad2c:	4798      	blx	r3
    if(rcause & (1 << 6)) {
    ad2e:	0663      	lsls	r3, r4, #25
    ad30:	d419      	bmi.n	ad66 <main+0x76>
    if(rcause & (1 << 5)) {
    ad32:	06a3      	lsls	r3, r4, #26
    ad34:	d41b      	bmi.n	ad6e <main+0x7e>
    if(rcause & (1 << 4)) {
    ad36:	06e3      	lsls	r3, r4, #27
    ad38:	d41d      	bmi.n	ad76 <main+0x86>
    if(rcause & (1 << 2)) {
    ad3a:	0763      	lsls	r3, r4, #29
    ad3c:	d41f      	bmi.n	ad7e <main+0x8e>
    if(rcause & (1 << 1)) {
    ad3e:	07a3      	lsls	r3, r4, #30
    ad40:	d421      	bmi.n	ad86 <main+0x96>
    if(rcause & (1 << 0)) {
    ad42:	07e3      	lsls	r3, r4, #31
    ad44:	d423      	bmi.n	ad8e <main+0x9e>
    Stack_Init();
    ad46:	4b21      	ldr	r3, [pc, #132]	; (adcc <main+0xdc>)
    ad48:	4798      	blx	r3
    SwTimerCreate(&demoTimerId);
    ad4a:	4821      	ldr	r0, [pc, #132]	; (add0 <main+0xe0>)
    ad4c:	4b21      	ldr	r3, [pc, #132]	; (add4 <main+0xe4>)
    ad4e:	4798      	blx	r3
	RADIO_Init();
    ad50:	4b21      	ldr	r3, [pc, #132]	; (add8 <main+0xe8>)
    ad52:	4798      	blx	r3
	SleepTimerInit();
    ad54:	4b17      	ldr	r3, [pc, #92]	; (adb4 <main+0xc4>)
    ad56:	4798      	blx	r3
	SleepTimerStart(MS_TO_SLEEP_TICKS(1000), (void*)radio_tx_callback);
    ad58:	4920      	ldr	r1, [pc, #128]	; (addc <main+0xec>)
    ad5a:	4821      	ldr	r0, [pc, #132]	; (ade0 <main+0xf0>)
    ad5c:	4b21      	ldr	r3, [pc, #132]	; (ade4 <main+0xf4>)
    ad5e:	4798      	blx	r3
		SYSTEM_RunTasks();
    ad60:	4c21      	ldr	r4, [pc, #132]	; (ade8 <main+0xf8>)
    ad62:	47a0      	blx	r4
    ad64:	e7fd      	b.n	ad62 <main+0x72>
        printf("System Reset Request\r\n");
    ad66:	4821      	ldr	r0, [pc, #132]	; (adec <main+0xfc>)
    ad68:	4b21      	ldr	r3, [pc, #132]	; (adf0 <main+0x100>)
    ad6a:	4798      	blx	r3
    ad6c:	e7e1      	b.n	ad32 <main+0x42>
        printf("Watchdog Reset\r\n");
    ad6e:	4821      	ldr	r0, [pc, #132]	; (adf4 <main+0x104>)
    ad70:	4b1f      	ldr	r3, [pc, #124]	; (adf0 <main+0x100>)
    ad72:	4798      	blx	r3
    ad74:	e7df      	b.n	ad36 <main+0x46>
        printf("External Reset\r\n");
    ad76:	4820      	ldr	r0, [pc, #128]	; (adf8 <main+0x108>)
    ad78:	4b1d      	ldr	r3, [pc, #116]	; (adf0 <main+0x100>)
    ad7a:	4798      	blx	r3
    ad7c:	e7dd      	b.n	ad3a <main+0x4a>
        printf("Brown Out 33 Detector Reset\r\n");
    ad7e:	481f      	ldr	r0, [pc, #124]	; (adfc <main+0x10c>)
    ad80:	4b1b      	ldr	r3, [pc, #108]	; (adf0 <main+0x100>)
    ad82:	4798      	blx	r3
    ad84:	e7db      	b.n	ad3e <main+0x4e>
        printf("Brown Out 12 Detector Reset\r\n");
    ad86:	481e      	ldr	r0, [pc, #120]	; (ae00 <main+0x110>)
    ad88:	4b19      	ldr	r3, [pc, #100]	; (adf0 <main+0x100>)
    ad8a:	4798      	blx	r3
    ad8c:	e7d9      	b.n	ad42 <main+0x52>
        printf("Power-On Reset\r\n");
    ad8e:	481d      	ldr	r0, [pc, #116]	; (ae04 <main+0x114>)
    ad90:	4b17      	ldr	r3, [pc, #92]	; (adf0 <main+0x100>)
    ad92:	4798      	blx	r3
    ad94:	e7d7      	b.n	ad46 <main+0x56>
    ad96:	46c0      	nop			; (mov r8, r8)
    ad98:	000024c1 	.word	0x000024c1
    ad9c:	00000115 	.word	0x00000115
    ada0:	0000021d 	.word	0x0000021d
    ada4:	20000008 	.word	0x20000008
    ada8:	00002f51 	.word	0x00002f51
    adac:	00007f99 	.word	0x00007f99
    adb0:	00008e21 	.word	0x00008e21
    adb4:	00003325 	.word	0x00003325
    adb8:	00007fd1 	.word	0x00007fd1
    adbc:	00002bd9 	.word	0x00002bd9
    adc0:	40000800 	.word	0x40000800
    adc4:	0001b91c 	.word	0x0001b91c
    adc8:	00013ec5 	.word	0x00013ec5
    adcc:	00009465 	.word	0x00009465
    add0:	200000ca 	.word	0x200000ca
    add4:	00008e89 	.word	0x00008e89
    add8:	0000f485 	.word	0x0000f485
    addc:	0000ac75 	.word	0x0000ac75
    ade0:	00008001 	.word	0x00008001
    ade4:	00003379 	.word	0x00003379
    ade8:	00009475 	.word	0x00009475
    adec:	0001b930 	.word	0x0001b930
    adf0:	00013f89 	.word	0x00013f89
    adf4:	0001b948 	.word	0x0001b948
    adf8:	0001b958 	.word	0x0001b958
    adfc:	0001b968 	.word	0x0001b968
    ae00:	0001b988 	.word	0x0001b988
    ae04:	0001b9a8 	.word	0x0001b9a8

0000ae08 <common_tc_read_count>:
    ae08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ae0a:	4b0d      	ldr	r3, [pc, #52]	; (ae40 <common_tc_read_count+0x38>)
    ae0c:	4798      	blx	r3
    ae0e:	4b0d      	ldr	r3, [pc, #52]	; (ae44 <common_tc_read_count+0x3c>)
    ae10:	781b      	ldrb	r3, [r3, #0]
    ae12:	2b00      	cmp	r3, #0
    ae14:	d00e      	beq.n	ae34 <common_tc_read_count+0x2c>
    ae16:	4b0c      	ldr	r3, [pc, #48]	; (ae48 <common_tc_read_count+0x40>)
    ae18:	781d      	ldrb	r5, [r3, #0]
    ae1a:	4b0a      	ldr	r3, [pc, #40]	; (ae44 <common_tc_read_count+0x3c>)
    ae1c:	781f      	ldrb	r7, [r3, #0]
    ae1e:	4c0b      	ldr	r4, [pc, #44]	; (ae4c <common_tc_read_count+0x44>)
    ae20:	1c29      	adds	r1, r5, #0
    ae22:	47a0      	blx	r4
    ae24:	1c06      	adds	r6, r0, #0
    ae26:	480a      	ldr	r0, [pc, #40]	; (ae50 <common_tc_read_count+0x48>)
    ae28:	1c29      	adds	r1, r5, #0
    ae2a:	47a0      	blx	r4
    ae2c:	4378      	muls	r0, r7
    ae2e:	1830      	adds	r0, r6, r0
    ae30:	b280      	uxth	r0, r0
    ae32:	e004      	b.n	ae3e <common_tc_read_count+0x36>
    ae34:	4b04      	ldr	r3, [pc, #16]	; (ae48 <common_tc_read_count+0x40>)
    ae36:	7819      	ldrb	r1, [r3, #0]
    ae38:	4b04      	ldr	r3, [pc, #16]	; (ae4c <common_tc_read_count+0x44>)
    ae3a:	4798      	blx	r3
    ae3c:	b280      	uxth	r0, r0
    ae3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ae40:	0000974d 	.word	0x0000974d
    ae44:	20001074 	.word	0x20001074
    ae48:	2000190c 	.word	0x2000190c
    ae4c:	00010d19 	.word	0x00010d19
    ae50:	0000ffff 	.word	0x0000ffff

0000ae54 <common_tc_compare_stop>:
    ae54:	b508      	push	{r3, lr}
    ae56:	4b05      	ldr	r3, [pc, #20]	; (ae6c <common_tc_compare_stop+0x18>)
    ae58:	4798      	blx	r3
    ae5a:	4b05      	ldr	r3, [pc, #20]	; (ae70 <common_tc_compare_stop+0x1c>)
    ae5c:	4798      	blx	r3
    ae5e:	4b05      	ldr	r3, [pc, #20]	; (ae74 <common_tc_compare_stop+0x20>)
    ae60:	2200      	movs	r2, #0
    ae62:	605a      	str	r2, [r3, #4]
    ae64:	811a      	strh	r2, [r3, #8]
    ae66:	4b04      	ldr	r3, [pc, #16]	; (ae78 <common_tc_compare_stop+0x24>)
    ae68:	4798      	blx	r3
    ae6a:	bd08      	pop	{r3, pc}
    ae6c:	00009761 	.word	0x00009761
    ae70:	000097fd 	.word	0x000097fd
    ae74:	20001074 	.word	0x20001074
    ae78:	00009821 	.word	0x00009821

0000ae7c <common_tc_overflow_stop>:
    ae7c:	b508      	push	{r3, lr}
    ae7e:	4b03      	ldr	r3, [pc, #12]	; (ae8c <common_tc_overflow_stop+0x10>)
    ae80:	4798      	blx	r3
    ae82:	2200      	movs	r2, #0
    ae84:	4b02      	ldr	r3, [pc, #8]	; (ae90 <common_tc_overflow_stop+0x14>)
    ae86:	701a      	strb	r2, [r3, #0]
    ae88:	bd08      	pop	{r3, pc}
    ae8a:	46c0      	nop			; (mov r8, r8)
    ae8c:	000097b1 	.word	0x000097b1
    ae90:	20001074 	.word	0x20001074

0000ae94 <common_tc_stop>:
    ae94:	b508      	push	{r3, lr}
    ae96:	4b03      	ldr	r3, [pc, #12]	; (aea4 <common_tc_stop+0x10>)
    ae98:	4798      	blx	r3
    ae9a:	4b03      	ldr	r3, [pc, #12]	; (aea8 <common_tc_stop+0x14>)
    ae9c:	4798      	blx	r3
    ae9e:	4b03      	ldr	r3, [pc, #12]	; (aeac <common_tc_stop+0x18>)
    aea0:	4798      	blx	r3
    aea2:	bd08      	pop	{r3, pc}
    aea4:	0000ae55 	.word	0x0000ae55
    aea8:	0000ae7d 	.word	0x0000ae7d
    aeac:	000097c5 	.word	0x000097c5

0000aeb0 <common_tc_delay>:
    aeb0:	b510      	push	{r4, lr}
    aeb2:	1c04      	adds	r4, r0, #0
    aeb4:	4b13      	ldr	r3, [pc, #76]	; (af04 <common_tc_delay+0x54>)
    aeb6:	4798      	blx	r3
    aeb8:	4b13      	ldr	r3, [pc, #76]	; (af08 <common_tc_delay+0x58>)
    aeba:	781a      	ldrb	r2, [r3, #0]
    aebc:	4362      	muls	r2, r4
    aebe:	1881      	adds	r1, r0, r2
    aec0:	4b12      	ldr	r3, [pc, #72]	; (af0c <common_tc_delay+0x5c>)
    aec2:	6059      	str	r1, [r3, #4]
    aec4:	6859      	ldr	r1, [r3, #4]
    aec6:	0c09      	lsrs	r1, r1, #16
    aec8:	6059      	str	r1, [r3, #4]
    aeca:	685b      	ldr	r3, [r3, #4]
    aecc:	2b00      	cmp	r3, #0
    aece:	d007      	beq.n	aee0 <common_tc_delay+0x30>
    aed0:	4b0e      	ldr	r3, [pc, #56]	; (af0c <common_tc_delay+0x5c>)
    aed2:	6859      	ldr	r1, [r3, #4]
    aed4:	3201      	adds	r2, #1
    aed6:	1880      	adds	r0, r0, r2
    aed8:	8118      	strh	r0, [r3, #8]
    aeda:	4b0d      	ldr	r3, [pc, #52]	; (af10 <common_tc_delay+0x60>)
    aedc:	4798      	blx	r3
    aede:	e004      	b.n	aeea <common_tc_delay+0x3a>
    aee0:	1882      	adds	r2, r0, r2
    aee2:	4b0a      	ldr	r3, [pc, #40]	; (af0c <common_tc_delay+0x5c>)
    aee4:	811a      	strh	r2, [r3, #8]
    aee6:	4b0b      	ldr	r3, [pc, #44]	; (af14 <common_tc_delay+0x64>)
    aee8:	4798      	blx	r3
    aeea:	4b08      	ldr	r3, [pc, #32]	; (af0c <common_tc_delay+0x5c>)
    aeec:	891b      	ldrh	r3, [r3, #8]
    aeee:	2b63      	cmp	r3, #99	; 0x63
    aef0:	d802      	bhi.n	aef8 <common_tc_delay+0x48>
    aef2:	3364      	adds	r3, #100	; 0x64
    aef4:	4a05      	ldr	r2, [pc, #20]	; (af0c <common_tc_delay+0x5c>)
    aef6:	8113      	strh	r3, [r2, #8]
    aef8:	4b04      	ldr	r3, [pc, #16]	; (af0c <common_tc_delay+0x5c>)
    aefa:	8918      	ldrh	r0, [r3, #8]
    aefc:	4b06      	ldr	r3, [pc, #24]	; (af18 <common_tc_delay+0x68>)
    aefe:	4798      	blx	r3
    af00:	bd10      	pop	{r4, pc}
    af02:	46c0      	nop			; (mov r8, r8)
    af04:	0000974d 	.word	0x0000974d
    af08:	2000190c 	.word	0x2000190c
    af0c:	20001074 	.word	0x20001074
    af10:	00009761 	.word	0x00009761
    af14:	00009775 	.word	0x00009775
    af18:	000097e5 	.word	0x000097e5

0000af1c <common_tc_init>:
    af1c:	b508      	push	{r3, lr}
    af1e:	2200      	movs	r2, #0
    af20:	4b03      	ldr	r3, [pc, #12]	; (af30 <common_tc_init+0x14>)
    af22:	701a      	strb	r2, [r3, #0]
    af24:	4b03      	ldr	r3, [pc, #12]	; (af34 <common_tc_init+0x18>)
    af26:	4798      	blx	r3
    af28:	4b03      	ldr	r3, [pc, #12]	; (af38 <common_tc_init+0x1c>)
    af2a:	7018      	strb	r0, [r3, #0]
    af2c:	bd08      	pop	{r3, pc}
    af2e:	46c0      	nop			; (mov r8, r8)
    af30:	20001074 	.word	0x20001074
    af34:	00009839 	.word	0x00009839
    af38:	2000190c 	.word	0x2000190c

0000af3c <tmr_ovf_callback>:
    af3c:	b508      	push	{r3, lr}
    af3e:	4b0e      	ldr	r3, [pc, #56]	; (af78 <tmr_ovf_callback+0x3c>)
    af40:	685b      	ldr	r3, [r3, #4]
    af42:	2b00      	cmp	r3, #0
    af44:	d007      	beq.n	af56 <tmr_ovf_callback+0x1a>
    af46:	4a0c      	ldr	r2, [pc, #48]	; (af78 <tmr_ovf_callback+0x3c>)
    af48:	6853      	ldr	r3, [r2, #4]
    af4a:	3b01      	subs	r3, #1
    af4c:	6053      	str	r3, [r2, #4]
    af4e:	2b00      	cmp	r3, #0
    af50:	d101      	bne.n	af56 <tmr_ovf_callback+0x1a>
    af52:	4b0a      	ldr	r3, [pc, #40]	; (af7c <tmr_ovf_callback+0x40>)
    af54:	4798      	blx	r3
    af56:	4a08      	ldr	r2, [pc, #32]	; (af78 <tmr_ovf_callback+0x3c>)
    af58:	7813      	ldrb	r3, [r2, #0]
    af5a:	3301      	adds	r3, #1
    af5c:	b2db      	uxtb	r3, r3
    af5e:	7013      	strb	r3, [r2, #0]
    af60:	4a07      	ldr	r2, [pc, #28]	; (af80 <tmr_ovf_callback+0x44>)
    af62:	7812      	ldrb	r2, [r2, #0]
    af64:	429a      	cmp	r2, r3
    af66:	d806      	bhi.n	af76 <tmr_ovf_callback+0x3a>
    af68:	4b03      	ldr	r3, [pc, #12]	; (af78 <tmr_ovf_callback+0x3c>)
    af6a:	2200      	movs	r2, #0
    af6c:	701a      	strb	r2, [r3, #0]
    af6e:	68db      	ldr	r3, [r3, #12]
    af70:	2b00      	cmp	r3, #0
    af72:	d000      	beq.n	af76 <tmr_ovf_callback+0x3a>
    af74:	4798      	blx	r3
    af76:	bd08      	pop	{r3, pc}
    af78:	20001074 	.word	0x20001074
    af7c:	00009775 	.word	0x00009775
    af80:	2000190c 	.word	0x2000190c

0000af84 <tmr_cca_callback>:
    af84:	b508      	push	{r3, lr}
    af86:	4b04      	ldr	r3, [pc, #16]	; (af98 <tmr_cca_callback+0x14>)
    af88:	4798      	blx	r3
    af8a:	4b04      	ldr	r3, [pc, #16]	; (af9c <tmr_cca_callback+0x18>)
    af8c:	691b      	ldr	r3, [r3, #16]
    af8e:	2b00      	cmp	r3, #0
    af90:	d000      	beq.n	af94 <tmr_cca_callback+0x10>
    af92:	4798      	blx	r3
    af94:	bd08      	pop	{r3, pc}
    af96:	46c0      	nop			; (mov r8, r8)
    af98:	00009761 	.word	0x00009761
    af9c:	20001074 	.word	0x20001074

0000afa0 <set_common_tc_overflow_callback>:
    afa0:	4b01      	ldr	r3, [pc, #4]	; (afa8 <set_common_tc_overflow_callback+0x8>)
    afa2:	60d8      	str	r0, [r3, #12]
    afa4:	4770      	bx	lr
    afa6:	46c0      	nop			; (mov r8, r8)
    afa8:	20001074 	.word	0x20001074

0000afac <set_common_tc_expiry_callback>:
    afac:	4b01      	ldr	r3, [pc, #4]	; (afb4 <set_common_tc_expiry_callback+0x8>)
    afae:	6118      	str	r0, [r3, #16]
    afb0:	4770      	bx	lr
    afb2:	46c0      	nop			; (mov r8, r8)
    afb4:	20001074 	.word	0x20001074

0000afb8 <MacClearCommands>:
    afb8:	490e      	ldr	r1, [pc, #56]	; (aff4 <MacClearCommands+0x3c>)
    afba:	b570      	push	{r4, r5, r6, lr}
    afbc:	000b      	movs	r3, r1
    afbe:	33ac      	adds	r3, #172	; 0xac
    afc0:	7818      	ldrb	r0, [r3, #0]
    afc2:	2303      	movs	r3, #3
    afc4:	25a4      	movs	r5, #164	; 0xa4
    afc6:	4343      	muls	r3, r0
    afc8:	2401      	movs	r4, #1
    afca:	20ff      	movs	r0, #255	; 0xff
    afcc:	3365      	adds	r3, #101	; 0x65
    afce:	4a0a      	ldr	r2, [pc, #40]	; (aff8 <MacClearCommands+0x40>)
    afd0:	185b      	adds	r3, r3, r1
    afd2:	00ed      	lsls	r5, r5, #3
    afd4:	429a      	cmp	r2, r3
    afd6:	d100      	bne.n	afda <MacClearCommands+0x22>
    afd8:	bd70      	pop	{r4, r5, r6, pc}
    afda:	7811      	ldrb	r1, [r2, #0]
    afdc:	29ff      	cmp	r1, #255	; 0xff
    afde:	d006      	beq.n	afee <MacClearCommands+0x36>
    afe0:	290a      	cmp	r1, #10
    afe2:	d803      	bhi.n	afec <MacClearCommands+0x34>
    afe4:	0026      	movs	r6, r4
    afe6:	408e      	lsls	r6, r1
    afe8:	422e      	tst	r6, r5
    afea:	d100      	bne.n	afee <MacClearCommands+0x36>
    afec:	7010      	strb	r0, [r2, #0]
    afee:	3203      	adds	r2, #3
    aff0:	e7f0      	b.n	afd4 <MacClearCommands+0x1c>
    aff2:	46c0      	nop			; (mov r8, r8)
    aff4:	20001a34 	.word	0x20001a34
    aff8:	20001a99 	.word	0x20001a99

0000affc <CountfOptsLength>:
    affc:	2200      	movs	r2, #0
    affe:	490d      	ldr	r1, [pc, #52]	; (b034 <CountfOptsLength+0x38>)
    b000:	b570      	push	{r4, r5, r6, lr}
    b002:	000b      	movs	r3, r1
    b004:	0010      	movs	r0, r2
    b006:	2503      	movs	r5, #3
    b008:	33ac      	adds	r3, #172	; 0xac
    b00a:	781c      	ldrb	r4, [r3, #0]
    b00c:	4e0a      	ldr	r6, [pc, #40]	; (b038 <CountfOptsLength+0x3c>)
    b00e:	b2d3      	uxtb	r3, r2
    b010:	429c      	cmp	r4, r3
    b012:	d800      	bhi.n	b016 <CountfOptsLength+0x1a>
    b014:	bd70      	pop	{r4, r5, r6, pc}
    b016:	002b      	movs	r3, r5
    b018:	4353      	muls	r3, r2
    b01a:	3365      	adds	r3, #101	; 0x65
    b01c:	5ccb      	ldrb	r3, [r1, r3]
    b01e:	2bff      	cmp	r3, #255	; 0xff
    b020:	d006      	beq.n	b030 <CountfOptsLength+0x34>
    b022:	18f3      	adds	r3, r6, r3
    b024:	3b02      	subs	r3, #2
    b026:	781b      	ldrb	r3, [r3, #0]
    b028:	18c3      	adds	r3, r0, r3
    b02a:	2b0f      	cmp	r3, #15
    b02c:	dcf2      	bgt.n	b014 <CountfOptsLength+0x18>
    b02e:	b2d8      	uxtb	r0, r3
    b030:	3201      	adds	r2, #1
    b032:	e7ec      	b.n	b00e <CountfOptsLength+0x12>
    b034:	20001a34 	.word	0x20001a34
    b038:	0001b9dd 	.word	0x0001b9dd

0000b03c <StopAllSoftwareTimers>:
    b03c:	b570      	push	{r4, r5, r6, lr}
    b03e:	4c17      	ldr	r4, [pc, #92]	; (b09c <StopAllSoftwareTimers+0x60>)
    b040:	4d17      	ldr	r5, [pc, #92]	; (b0a0 <StopAllSoftwareTimers+0x64>)
    b042:	0023      	movs	r3, r4
    b044:	33b6      	adds	r3, #182	; 0xb6
    b046:	7818      	ldrb	r0, [r3, #0]
    b048:	47a8      	blx	r5
    b04a:	0023      	movs	r3, r4
    b04c:	33b7      	adds	r3, #183	; 0xb7
    b04e:	7818      	ldrb	r0, [r3, #0]
    b050:	47a8      	blx	r5
    b052:	0023      	movs	r3, r4
    b054:	33bb      	adds	r3, #187	; 0xbb
    b056:	7818      	ldrb	r0, [r3, #0]
    b058:	47a8      	blx	r5
    b05a:	0023      	movs	r3, r4
    b05c:	33b8      	adds	r3, #184	; 0xb8
    b05e:	7818      	ldrb	r0, [r3, #0]
    b060:	47a8      	blx	r5
    b062:	0023      	movs	r3, r4
    b064:	33b9      	adds	r3, #185	; 0xb9
    b066:	7818      	ldrb	r0, [r3, #0]
    b068:	47a8      	blx	r5
    b06a:	0023      	movs	r3, r4
    b06c:	33bc      	adds	r3, #188	; 0xbc
    b06e:	7818      	ldrb	r0, [r3, #0]
    b070:	47a8      	blx	r5
    b072:	0023      	movs	r3, r4
    b074:	33ba      	adds	r3, #186	; 0xba
    b076:	7818      	ldrb	r0, [r3, #0]
    b078:	47a8      	blx	r5
    b07a:	0023      	movs	r3, r4
    b07c:	33bd      	adds	r3, #189	; 0xbd
    b07e:	7818      	ldrb	r0, [r3, #0]
    b080:	47a8      	blx	r5
    b082:	0023      	movs	r3, r4
    b084:	33c6      	adds	r3, #198	; 0xc6
    b086:	7818      	ldrb	r0, [r3, #0]
    b088:	47a8      	blx	r5
    b08a:	0023      	movs	r3, r4
    b08c:	33c7      	adds	r3, #199	; 0xc7
    b08e:	7818      	ldrb	r0, [r3, #0]
    b090:	34f0      	adds	r4, #240	; 0xf0
    b092:	47a8      	blx	r5
    b094:	7820      	ldrb	r0, [r4, #0]
    b096:	47a8      	blx	r5
    b098:	bd70      	pop	{r4, r5, r6, pc}
    b09a:	46c0      	nop			; (mov r8, r8)
    b09c:	20001a34 	.word	0x20001a34
    b0a0:	000091c1 	.word	0x000091c1

0000b0a4 <LorawanGetMaxPayloadSize>:
    b0a4:	b513      	push	{r0, r1, r4, lr}
    b0a6:	466b      	mov	r3, sp
    b0a8:	1ddc      	adds	r4, r3, #7
    b0aa:	2300      	movs	r3, #0
    b0ac:	0022      	movs	r2, r4
    b0ae:	7023      	strb	r3, [r4, #0]
    b0b0:	4902      	ldr	r1, [pc, #8]	; (b0bc <LorawanGetMaxPayloadSize+0x18>)
    b0b2:	4b03      	ldr	r3, [pc, #12]	; (b0c0 <LorawanGetMaxPayloadSize+0x1c>)
    b0b4:	2005      	movs	r0, #5
    b0b6:	4798      	blx	r3
    b0b8:	7820      	ldrb	r0, [r4, #0]
    b0ba:	bd16      	pop	{r1, r2, r4, pc}
    b0bc:	20001ae7 	.word	0x20001ae7
    b0c0:	00007d05 	.word	0x00007d05

0000b0c4 <UpdateReceiveDelays>:
    b0c4:	23fa      	movs	r3, #250	; 0xfa
    b0c6:	b570      	push	{r4, r5, r6, lr}
    b0c8:	009b      	lsls	r3, r3, #2
    b0ca:	4c0b      	ldr	r4, [pc, #44]	; (b0f8 <UpdateReceiveDelays+0x34>)
    b0cc:	2800      	cmp	r0, #0
    b0ce:	d000      	beq.n	b0d2 <UpdateReceiveDelays+0xe>
    b0d0:	4343      	muls	r3, r0
    b0d2:	0022      	movs	r2, r4
    b0d4:	4d09      	ldr	r5, [pc, #36]	; (b0fc <UpdateReceiveDelays+0x38>)
    b0d6:	329c      	adds	r2, #156	; 0x9c
    b0d8:	210c      	movs	r1, #12
    b0da:	2000      	movs	r0, #0
    b0dc:	8013      	strh	r3, [r2, #0]
    b0de:	47a8      	blx	r5
    b0e0:	0023      	movs	r3, r4
    b0e2:	22fa      	movs	r2, #250	; 0xfa
    b0e4:	339c      	adds	r3, #156	; 0x9c
    b0e6:	881b      	ldrh	r3, [r3, #0]
    b0e8:	0092      	lsls	r2, r2, #2
    b0ea:	189b      	adds	r3, r3, r2
    b0ec:	349e      	adds	r4, #158	; 0x9e
    b0ee:	210d      	movs	r1, #13
    b0f0:	2000      	movs	r0, #0
    b0f2:	8023      	strh	r3, [r4, #0]
    b0f4:	47a8      	blx	r5
    b0f6:	bd70      	pop	{r4, r5, r6, pc}
    b0f8:	20001a34 	.word	0x20001a34
    b0fc:	00007ff9 	.word	0x00007ff9

0000b100 <IncludeMacCommandsResponse>:
    b100:	b5f0      	push	{r4, r5, r6, r7, lr}
    b102:	0005      	movs	r5, r0
    b104:	2600      	movs	r6, #0
    b106:	b087      	sub	sp, #28
    b108:	880c      	ldrh	r4, [r1, #0]
    b10a:	9101      	str	r1, [sp, #4]
    b10c:	9203      	str	r2, [sp, #12]
    b10e:	4a67      	ldr	r2, [pc, #412]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b110:	0013      	movs	r3, r2
    b112:	33ac      	adds	r3, #172	; 0xac
    b114:	781b      	ldrb	r3, [r3, #0]
    b116:	42b3      	cmp	r3, r6
    b118:	d913      	bls.n	b142 <IncludeMacCommandsResponse+0x42>
    b11a:	9b03      	ldr	r3, [sp, #12]
    b11c:	2b00      	cmp	r3, #0
    b11e:	d019      	beq.n	b154 <IncludeMacCommandsResponse+0x54>
    b120:	2303      	movs	r3, #3
    b122:	4373      	muls	r3, r6
    b124:	18d3      	adds	r3, r2, r3
    b126:	3365      	adds	r3, #101	; 0x65
    b128:	7818      	ldrb	r0, [r3, #0]
    b12a:	28ff      	cmp	r0, #255	; 0xff
    b12c:	d012      	beq.n	b154 <IncludeMacCommandsResponse+0x54>
    b12e:	9b01      	ldr	r3, [sp, #4]
    b130:	8819      	ldrh	r1, [r3, #0]
    b132:	4b5f      	ldr	r3, [pc, #380]	; (b2b0 <IncludeMacCommandsResponse+0x1b0>)
    b134:	1a61      	subs	r1, r4, r1
    b136:	181b      	adds	r3, r3, r0
    b138:	3b02      	subs	r3, #2
    b13a:	781b      	ldrb	r3, [r3, #0]
    b13c:	18cb      	adds	r3, r1, r3
    b13e:	2b0f      	cmp	r3, #15
    b140:	dd08      	ble.n	b154 <IncludeMacCommandsResponse+0x54>
    b142:	2207      	movs	r2, #7
    b144:	2100      	movs	r1, #0
    b146:	4b5b      	ldr	r3, [pc, #364]	; (b2b4 <IncludeMacCommandsResponse+0x1b4>)
    b148:	485b      	ldr	r0, [pc, #364]	; (b2b8 <IncludeMacCommandsResponse+0x1b8>)
    b14a:	4798      	blx	r3
    b14c:	9b01      	ldr	r3, [sp, #4]
    b14e:	801c      	strh	r4, [r3, #0]
    b150:	b007      	add	sp, #28
    b152:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b154:	2303      	movs	r3, #3
    b156:	4373      	muls	r3, r6
    b158:	18d3      	adds	r3, r2, r3
    b15a:	3365      	adds	r3, #101	; 0x65
    b15c:	7819      	ldrb	r1, [r3, #0]
    b15e:	1e88      	subs	r0, r1, #2
    b160:	2808      	cmp	r0, #8
    b162:	d862      	bhi.n	b22a <IncludeMacCommandsResponse+0x12a>
    b164:	1c63      	adds	r3, r4, #1
    b166:	f005 fd39 	bl	10bdc <__gnu_thumb1_case_uqi>
    b16a:	0594      	.short	0x0594
    b16c:	6646269e 	.word	0x6646269e
    b170:	7b9e      	.short	0x7b9e
    b172:	7f          	.byte	0x7f
    b173:	00          	.byte	0x00
    b174:	2203      	movs	r2, #3
    b176:	2024      	movs	r0, #36	; 0x24
    b178:	552a      	strb	r2, [r5, r4]
    b17a:	2200      	movs	r2, #0
    b17c:	b29b      	uxth	r3, r3
    b17e:	18eb      	adds	r3, r5, r3
    b180:	4f4a      	ldr	r7, [pc, #296]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b182:	701a      	strb	r2, [r3, #0]
    b184:	30ff      	adds	r0, #255	; 0xff
    b186:	5c39      	ldrb	r1, [r7, r0]
    b188:	3201      	adds	r2, #1
    b18a:	4011      	ands	r1, r2
    b18c:	466a      	mov	r2, sp
    b18e:	9102      	str	r1, [sp, #8]
    b190:	7a12      	ldrb	r2, [r2, #8]
    b192:	701a      	strb	r2, [r3, #0]
    b194:	5c3a      	ldrb	r2, [r7, r0]
    b196:	4694      	mov	ip, r2
    b198:	2202      	movs	r2, #2
    b19a:	4661      	mov	r1, ip
    b19c:	4211      	tst	r1, r2
    b19e:	d002      	beq.n	b1a6 <IncludeMacCommandsResponse+0xa6>
    b1a0:	9902      	ldr	r1, [sp, #8]
    b1a2:	430a      	orrs	r2, r1
    b1a4:	701a      	strb	r2, [r3, #0]
    b1a6:	2204      	movs	r2, #4
    b1a8:	5c39      	ldrb	r1, [r7, r0]
    b1aa:	4211      	tst	r1, r2
    b1ac:	d06e      	beq.n	b28c <IncludeMacCommandsResponse+0x18c>
    b1ae:	7819      	ldrb	r1, [r3, #0]
    b1b0:	430a      	orrs	r2, r1
    b1b2:	701a      	strb	r2, [r3, #0]
    b1b4:	e06a      	b.n	b28c <IncludeMacCommandsResponse+0x18c>
    b1b6:	2205      	movs	r2, #5
    b1b8:	2103      	movs	r1, #3
    b1ba:	552a      	strb	r2, [r5, r4]
    b1bc:	2200      	movs	r2, #0
    b1be:	b29b      	uxth	r3, r3
    b1c0:	4371      	muls	r1, r6
    b1c2:	18eb      	adds	r3, r5, r3
    b1c4:	701a      	strb	r2, [r3, #0]
    b1c6:	4a39      	ldr	r2, [pc, #228]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b1c8:	1851      	adds	r1, r2, r1
    b1ca:	3160      	adds	r1, #96	; 0x60
    b1cc:	7988      	ldrb	r0, [r1, #6]
    b1ce:	0700      	lsls	r0, r0, #28
    b1d0:	0fc0      	lsrs	r0, r0, #31
    b1d2:	7018      	strb	r0, [r3, #0]
    b1d4:	7989      	ldrb	r1, [r1, #6]
    b1d6:	b2c7      	uxtb	r7, r0
    b1d8:	06c9      	lsls	r1, r1, #27
    b1da:	d502      	bpl.n	b1e2 <IncludeMacCommandsResponse+0xe2>
    b1dc:	2102      	movs	r1, #2
    b1de:	4339      	orrs	r1, r7
    b1e0:	7019      	strb	r1, [r3, #0]
    b1e2:	2103      	movs	r1, #3
    b1e4:	4371      	muls	r1, r6
    b1e6:	1852      	adds	r2, r2, r1
    b1e8:	3260      	adds	r2, #96	; 0x60
    b1ea:	7992      	ldrb	r2, [r2, #6]
    b1ec:	0692      	lsls	r2, r2, #26
    b1ee:	d54d      	bpl.n	b28c <IncludeMacCommandsResponse+0x18c>
    b1f0:	7819      	ldrb	r1, [r3, #0]
    b1f2:	2204      	movs	r2, #4
    b1f4:	e7dc      	b.n	b1b0 <IncludeMacCommandsResponse+0xb0>
    b1f6:	ab04      	add	r3, sp, #16
    b1f8:	1ddf      	adds	r7, r3, #7
    b1fa:	0039      	movs	r1, r7
    b1fc:	4b2f      	ldr	r3, [pc, #188]	; (b2bc <IncludeMacCommandsResponse+0x1bc>)
    b1fe:	200e      	movs	r0, #14
    b200:	4798      	blx	r3
    b202:	2306      	movs	r3, #6
    b204:	4a29      	ldr	r2, [pc, #164]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b206:	552b      	strb	r3, [r5, r4]
    b208:	32b4      	adds	r2, #180	; 0xb4
    b20a:	7811      	ldrb	r1, [r2, #0]
    b20c:	1c62      	adds	r2, r4, #1
    b20e:	b292      	uxth	r2, r2
    b210:	54a9      	strb	r1, [r5, r2]
    b212:	783a      	ldrb	r2, [r7, #0]
    b214:	1ca3      	adds	r3, r4, #2
    b216:	0011      	movs	r1, r2
    b218:	3120      	adds	r1, #32
    b21a:	3403      	adds	r4, #3
    b21c:	b2c9      	uxtb	r1, r1
    b21e:	b29b      	uxth	r3, r3
    b220:	b2a4      	uxth	r4, r4
    b222:	293f      	cmp	r1, #63	; 0x3f
    b224:	d904      	bls.n	b230 <IncludeMacCommandsResponse+0x130>
    b226:	2220      	movs	r2, #32
    b228:	54ea      	strb	r2, [r5, r3]
    b22a:	3601      	adds	r6, #1
    b22c:	b2f6      	uxtb	r6, r6
    b22e:	e76e      	b.n	b10e <IncludeMacCommandsResponse+0xe>
    b230:	213f      	movs	r1, #63	; 0x3f
    b232:	400a      	ands	r2, r1
    b234:	e7f8      	b.n	b228 <IncludeMacCommandsResponse+0x128>
    b236:	2207      	movs	r2, #7
    b238:	2103      	movs	r1, #3
    b23a:	552a      	strb	r2, [r5, r4]
    b23c:	2200      	movs	r2, #0
    b23e:	4371      	muls	r1, r6
    b240:	b29b      	uxth	r3, r3
    b242:	18eb      	adds	r3, r5, r3
    b244:	701a      	strb	r2, [r3, #0]
    b246:	4a19      	ldr	r2, [pc, #100]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b248:	1852      	adds	r2, r2, r1
    b24a:	3260      	adds	r2, #96	; 0x60
    b24c:	7991      	ldrb	r1, [r2, #6]
    b24e:	09c9      	lsrs	r1, r1, #7
    b250:	7019      	strb	r1, [r3, #0]
    b252:	7992      	ldrb	r2, [r2, #6]
    b254:	b2c8      	uxtb	r0, r1
    b256:	0652      	lsls	r2, r2, #25
    b258:	d518      	bpl.n	b28c <IncludeMacCommandsResponse+0x18c>
    b25a:	2202      	movs	r2, #2
    b25c:	4302      	orrs	r2, r0
    b25e:	e7a8      	b.n	b1b2 <IncludeMacCommandsResponse+0xb2>
    b260:	2209      	movs	r2, #9
    b262:	552a      	strb	r2, [r5, r4]
    b264:	b29c      	uxth	r4, r3
    b266:	e7e0      	b.n	b22a <IncludeMacCommandsResponse+0x12a>
    b268:	220a      	movs	r2, #10
    b26a:	2103      	movs	r1, #3
    b26c:	552a      	strb	r2, [r5, r4]
    b26e:	2200      	movs	r2, #0
    b270:	4371      	muls	r1, r6
    b272:	b29b      	uxth	r3, r3
    b274:	18eb      	adds	r3, r5, r3
    b276:	701a      	strb	r2, [r3, #0]
    b278:	4a0c      	ldr	r2, [pc, #48]	; (b2ac <IncludeMacCommandsResponse+0x1ac>)
    b27a:	1852      	adds	r2, r2, r1
    b27c:	3260      	adds	r2, #96	; 0x60
    b27e:	7991      	ldrb	r1, [r2, #6]
    b280:	09c9      	lsrs	r1, r1, #7
    b282:	7019      	strb	r1, [r3, #0]
    b284:	79d2      	ldrb	r2, [r2, #7]
    b286:	b2c8      	uxtb	r0, r1
    b288:	07d2      	lsls	r2, r2, #31
    b28a:	d4e6      	bmi.n	b25a <IncludeMacCommandsResponse+0x15a>
    b28c:	3402      	adds	r4, #2
    b28e:	b2a4      	uxth	r4, r4
    b290:	e7cb      	b.n	b22a <IncludeMacCommandsResponse+0x12a>
    b292:	0013      	movs	r3, r2
    b294:	21ff      	movs	r1, #255	; 0xff
    b296:	33b1      	adds	r3, #177	; 0xb1
    b298:	7019      	strb	r1, [r3, #0]
    b29a:	2300      	movs	r3, #0
    b29c:	32b2      	adds	r2, #178	; 0xb2
    b29e:	7013      	strb	r3, [r2, #0]
    b2a0:	1c63      	adds	r3, r4, #1
    b2a2:	2202      	movs	r2, #2
    b2a4:	e7dd      	b.n	b262 <IncludeMacCommandsResponse+0x162>
    b2a6:	5529      	strb	r1, [r5, r4]
    b2a8:	e7dc      	b.n	b264 <IncludeMacCommandsResponse+0x164>
    b2aa:	46c0      	nop			; (mov r8, r8)
    b2ac:	20001a34 	.word	0x20001a34
    b2b0:	0001b9dd 	.word	0x0001b9dd
    b2b4:	00013e31 	.word	0x00013e31
    b2b8:	20001b57 	.word	0x20001b57
    b2bc:	0000f17d 	.word	0x0000f17d

0000b2c0 <UpdateJoinSuccessState>:
    b2c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    b2c2:	4c22      	ldr	r4, [pc, #136]	; (b34c <UpdateJoinSuccessState+0x8c>)
    b2c4:	2104      	movs	r1, #4
    b2c6:	0022      	movs	r2, r4
    b2c8:	0026      	movs	r6, r4
    b2ca:	2701      	movs	r7, #1
    b2cc:	2500      	movs	r5, #0
    b2ce:	3260      	adds	r2, #96	; 0x60
    b2d0:	7813      	ldrb	r3, [r2, #0]
    b2d2:	3650      	adds	r6, #80	; 0x50
    b2d4:	438b      	bics	r3, r1
    b2d6:	7013      	strb	r3, [r2, #0]
    b2d8:	7833      	ldrb	r3, [r6, #0]
    b2da:	3107      	adds	r1, #7
    b2dc:	433b      	orrs	r3, r7
    b2de:	7033      	strb	r3, [r6, #0]
    b2e0:	0038      	movs	r0, r7
    b2e2:	4b1b      	ldr	r3, [pc, #108]	; (b350 <UpdateJoinSuccessState+0x90>)
    b2e4:	4798      	blx	r3
    b2e6:	2116      	movs	r1, #22
    b2e8:	4b19      	ldr	r3, [pc, #100]	; (b350 <UpdateJoinSuccessState+0x90>)
    b2ea:	0028      	movs	r0, r5
    b2ec:	6565      	str	r5, [r4, #84]	; 0x54
    b2ee:	4798      	blx	r3
    b2f0:	4b17      	ldr	r3, [pc, #92]	; (b350 <UpdateJoinSuccessState+0x90>)
    b2f2:	210a      	movs	r1, #10
    b2f4:	0038      	movs	r0, r7
    b2f6:	65a5      	str	r5, [r4, #88]	; 0x58
    b2f8:	4798      	blx	r3
    b2fa:	0023      	movs	r3, r4
    b2fc:	3396      	adds	r3, #150	; 0x96
    b2fe:	801d      	strh	r5, [r3, #0]
    b300:	0023      	movs	r3, r4
    b302:	220e      	movs	r2, #14
    b304:	33c1      	adds	r3, #193	; 0xc1
    b306:	701d      	strb	r5, [r3, #0]
    b308:	7833      	ldrb	r3, [r6, #0]
    b30a:	4393      	bics	r3, r2
    b30c:	7033      	strb	r3, [r6, #0]
    b30e:	0023      	movs	r3, r4
    b310:	3351      	adds	r3, #81	; 0x51
    b312:	781b      	ldrb	r3, [r3, #0]
    b314:	079b      	lsls	r3, r3, #30
    b316:	d50a      	bpl.n	b32e <UpdateJoinSuccessState+0x6e>
    b318:	21fa      	movs	r1, #250	; 0xfa
    b31a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    b31c:	0089      	lsls	r1, r1, #2
    b31e:	34bb      	adds	r4, #187	; 0xbb
    b320:	7820      	ldrb	r0, [r4, #0]
    b322:	4359      	muls	r1, r3
    b324:	9500      	str	r5, [sp, #0]
    b326:	4b0b      	ldr	r3, [pc, #44]	; (b354 <UpdateJoinSuccessState+0x94>)
    b328:	002a      	movs	r2, r5
    b32a:	4c0b      	ldr	r4, [pc, #44]	; (b358 <UpdateJoinSuccessState+0x98>)
    b32c:	47a0      	blx	r4
    b32e:	490b      	ldr	r1, [pc, #44]	; (b35c <UpdateJoinSuccessState+0x9c>)
    b330:	794a      	ldrb	r2, [r1, #5]
    b332:	790b      	ldrb	r3, [r1, #4]
    b334:	0212      	lsls	r2, r2, #8
    b336:	431a      	orrs	r2, r3
    b338:	798b      	ldrb	r3, [r1, #6]
    b33a:	041b      	lsls	r3, r3, #16
    b33c:	431a      	orrs	r2, r3
    b33e:	79cb      	ldrb	r3, [r1, #7]
    b340:	061b      	lsls	r3, r3, #24
    b342:	4313      	orrs	r3, r2
    b344:	d001      	beq.n	b34a <UpdateJoinSuccessState+0x8a>
    b346:	2001      	movs	r0, #1
    b348:	4798      	blx	r3
    b34a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    b34c:	20001a34 	.word	0x20001a34
    b350:	00007ff9 	.word	0x00007ff9
    b354:	0000b45d 	.word	0x0000b45d
    b358:	00008ebd 	.word	0x00008ebd
    b35c:	20001c74 	.word	0x20001c74

0000b360 <PrepareSessionKeys>:
    b360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b362:	0004      	movs	r4, r0
    b364:	2603      	movs	r6, #3
    b366:	000d      	movs	r5, r1
    b368:	0017      	movs	r7, r2
    b36a:	4b09      	ldr	r3, [pc, #36]	; (b390 <PrepareSessionKeys+0x30>)
    b36c:	2210      	movs	r2, #16
    b36e:	2100      	movs	r1, #0
    b370:	4798      	blx	r3
    b372:	0032      	movs	r2, r6
    b374:	0029      	movs	r1, r5
    b376:	1c60      	adds	r0, r4, #1
    b378:	4d06      	ldr	r5, [pc, #24]	; (b394 <PrepareSessionKeys+0x34>)
    b37a:	47a8      	blx	r5
    b37c:	0032      	movs	r2, r6
    b37e:	0039      	movs	r1, r7
    b380:	1d20      	adds	r0, r4, #4
    b382:	47a8      	blx	r5
    b384:	1de0      	adds	r0, r4, #7
    b386:	2202      	movs	r2, #2
    b388:	4903      	ldr	r1, [pc, #12]	; (b398 <PrepareSessionKeys+0x38>)
    b38a:	47a8      	blx	r5
    b38c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b38e:	46c0      	nop			; (mov r8, r8)
    b390:	00013e31 	.word	0x00013e31
    b394:	00013dad 	.word	0x00013dad
    b398:	20001acc 	.word	0x20001acc

0000b39c <AssembleEncryptionBlock>:
    b39c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    b39e:	001e      	movs	r6, r3
    b3a0:	4c0b      	ldr	r4, [pc, #44]	; (b3d0 <AssembleEncryptionBlock+0x34>)
    b3a2:	0017      	movs	r7, r2
    b3a4:	4b0b      	ldr	r3, [pc, #44]	; (b3d4 <AssembleEncryptionBlock+0x38>)
    b3a6:	0005      	movs	r5, r0
    b3a8:	9101      	str	r1, [sp, #4]
    b3aa:	2210      	movs	r2, #16
    b3ac:	2100      	movs	r1, #0
    b3ae:	0020      	movs	r0, r4
    b3b0:	4798      	blx	r3
    b3b2:	7026      	strb	r6, [r4, #0]
    b3b4:	2604      	movs	r6, #4
    b3b6:	7165      	strb	r5, [r4, #5]
    b3b8:	0032      	movs	r2, r6
    b3ba:	4d07      	ldr	r5, [pc, #28]	; (b3d8 <AssembleEncryptionBlock+0x3c>)
    b3bc:	a908      	add	r1, sp, #32
    b3be:	1da0      	adds	r0, r4, #6
    b3c0:	47a8      	blx	r5
    b3c2:	0020      	movs	r0, r4
    b3c4:	0032      	movs	r2, r6
    b3c6:	a901      	add	r1, sp, #4
    b3c8:	300a      	adds	r0, #10
    b3ca:	47a8      	blx	r5
    b3cc:	73e7      	strb	r7, [r4, #15]
    b3ce:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    b3d0:	20001088 	.word	0x20001088
    b3d4:	00013e31 	.word	0x00013e31
    b3d8:	00013dad 	.word	0x00013dad

0000b3dc <ConfigureRadio>:
    b3dc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    b3de:	0001      	movs	r1, r0
    b3e0:	0005      	movs	r5, r0
    b3e2:	4c11      	ldr	r4, [pc, #68]	; (b428 <ConfigureRadio+0x4c>)
    b3e4:	3109      	adds	r1, #9
    b3e6:	2009      	movs	r0, #9
    b3e8:	47a0      	blx	r4
    b3ea:	0029      	movs	r1, r5
    b3ec:	2001      	movs	r0, #1
    b3ee:	47a0      	blx	r4
    b3f0:	1d29      	adds	r1, r5, #4
    b3f2:	200a      	movs	r0, #10
    b3f4:	47a0      	blx	r4
    b3f6:	7a6b      	ldrb	r3, [r5, #9]
    b3f8:	2b01      	cmp	r3, #1
    b3fa:	d10b      	bne.n	b414 <ConfigureRadio+0x38>
    b3fc:	0029      	movs	r1, r5
    b3fe:	2016      	movs	r0, #22
    b400:	310b      	adds	r1, #11
    b402:	47a0      	blx	r4
    b404:	0029      	movs	r1, r5
    b406:	2007      	movs	r0, #7
    b408:	310a      	adds	r1, #10
    b40a:	47a0      	blx	r4
    b40c:	2000      	movs	r0, #0
    b40e:	4907      	ldr	r1, [pc, #28]	; (b42c <ConfigureRadio+0x50>)
    b410:	47a0      	blx	r4
    b412:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    b414:	466b      	mov	r3, sp
    b416:	1dd9      	adds	r1, r3, #7
    b418:	2303      	movs	r3, #3
    b41a:	2013      	movs	r0, #19
    b41c:	700b      	strb	r3, [r1, #0]
    b41e:	47a0      	blx	r4
    b420:	4903      	ldr	r1, [pc, #12]	; (b430 <ConfigureRadio+0x54>)
    b422:	2012      	movs	r0, #18
    b424:	e7f4      	b.n	b410 <ConfigureRadio+0x34>
    b426:	46c0      	nop			; (mov r8, r8)
    b428:	0000f269 	.word	0x0000f269
    b42c:	20001aff 	.word	0x20001aff
    b430:	0001b9da 	.word	0x0001b9da

0000b434 <LorawanLinkCheckCallback.part.1>:
    b434:	b513      	push	{r0, r1, r4, lr}
    b436:	21fa      	movs	r1, #250	; 0xfa
    b438:	4b05      	ldr	r3, [pc, #20]	; (b450 <LorawanLinkCheckCallback.part.1+0x1c>)
    b43a:	0089      	lsls	r1, r1, #2
    b43c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
    b43e:	33bb      	adds	r3, #187	; 0xbb
    b440:	4351      	muls	r1, r2
    b442:	2200      	movs	r2, #0
    b444:	7818      	ldrb	r0, [r3, #0]
    b446:	4c03      	ldr	r4, [pc, #12]	; (b454 <LorawanLinkCheckCallback.part.1+0x20>)
    b448:	9200      	str	r2, [sp, #0]
    b44a:	4b03      	ldr	r3, [pc, #12]	; (b458 <LorawanLinkCheckCallback.part.1+0x24>)
    b44c:	47a0      	blx	r4
    b44e:	bd13      	pop	{r0, r1, r4, pc}
    b450:	20001a34 	.word	0x20001a34
    b454:	00008ebd 	.word	0x00008ebd
    b458:	0000b45d 	.word	0x0000b45d

0000b45c <LorawanLinkCheckCallback>:
    b45c:	4b17      	ldr	r3, [pc, #92]	; (b4bc <LorawanLinkCheckCallback+0x60>)
    b45e:	20a0      	movs	r0, #160	; 0xa0
    b460:	001a      	movs	r2, r3
    b462:	2180      	movs	r1, #128	; 0x80
    b464:	b510      	push	{r4, lr}
    b466:	3250      	adds	r2, #80	; 0x50
    b468:	8812      	ldrh	r2, [r2, #0]
    b46a:	0080      	lsls	r0, r0, #2
    b46c:	0089      	lsls	r1, r1, #2
    b46e:	4002      	ands	r2, r0
    b470:	428a      	cmp	r2, r1
    b472:	d11c      	bne.n	b4ae <LorawanLinkCheckCallback+0x52>
    b474:	001a      	movs	r2, r3
    b476:	32ac      	adds	r2, #172	; 0xac
    b478:	7810      	ldrb	r0, [r2, #0]
    b47a:	2403      	movs	r4, #3
    b47c:	2200      	movs	r2, #0
    b47e:	b2d1      	uxtb	r1, r2
    b480:	4281      	cmp	r1, r0
    b482:	d30d      	bcc.n	b4a0 <LorawanLinkCheckCallback+0x44>
    b484:	d113      	bne.n	b4ae <LorawanLinkCheckCallback+0x52>
    b486:	2203      	movs	r2, #3
    b488:	434a      	muls	r2, r1
    b48a:	2102      	movs	r1, #2
    b48c:	189a      	adds	r2, r3, r2
    b48e:	3265      	adds	r2, #101	; 0x65
    b490:	7011      	strb	r1, [r2, #0]
    b492:	280f      	cmp	r0, #15
    b494:	d80b      	bhi.n	b4ae <LorawanLinkCheckCallback+0x52>
    b496:	001a      	movs	r2, r3
    b498:	3001      	adds	r0, #1
    b49a:	32ac      	adds	r2, #172	; 0xac
    b49c:	7010      	strb	r0, [r2, #0]
    b49e:	e006      	b.n	b4ae <LorawanLinkCheckCallback+0x52>
    b4a0:	0021      	movs	r1, r4
    b4a2:	3201      	adds	r2, #1
    b4a4:	4351      	muls	r1, r2
    b4a6:	3162      	adds	r1, #98	; 0x62
    b4a8:	5c59      	ldrb	r1, [r3, r1]
    b4aa:	2902      	cmp	r1, #2
    b4ac:	d1e7      	bne.n	b47e <LorawanLinkCheckCallback+0x22>
    b4ae:	3351      	adds	r3, #81	; 0x51
    b4b0:	781b      	ldrb	r3, [r3, #0]
    b4b2:	079b      	lsls	r3, r3, #30
    b4b4:	d501      	bpl.n	b4ba <LorawanLinkCheckCallback+0x5e>
    b4b6:	4b02      	ldr	r3, [pc, #8]	; (b4c0 <LorawanLinkCheckCallback+0x64>)
    b4b8:	4798      	blx	r3
    b4ba:	bd10      	pop	{r4, pc}
    b4bc:	20001a34 	.word	0x20001a34
    b4c0:	0000b435 	.word	0x0000b435

0000b4c4 <LORAWAN_Init>:
    b4c4:	2270      	movs	r2, #112	; 0x70
    b4c6:	b5f0      	push	{r4, r5, r6, r7, lr}
    b4c8:	4b3e      	ldr	r3, [pc, #248]	; (b5c4 <LORAWAN_Init+0x100>)
    b4ca:	b087      	sub	sp, #28
    b4cc:	781b      	ldrb	r3, [r3, #0]
    b4ce:	0005      	movs	r5, r0
    b4d0:	011b      	lsls	r3, r3, #4
    b4d2:	4013      	ands	r3, r2
    b4d4:	4a3c      	ldr	r2, [pc, #240]	; (b5c8 <LORAWAN_Init+0x104>)
    b4d6:	000e      	movs	r6, r1
    b4d8:	7812      	ldrb	r2, [r2, #0]
    b4da:	0912      	lsrs	r2, r2, #4
    b4dc:	4313      	orrs	r3, r2
    b4de:	2b1f      	cmp	r3, #31
    b4e0:	d000      	beq.n	b4e4 <LORAWAN_Init+0x20>
    b4e2:	e7fe      	b.n	b4e2 <LORAWAN_Init+0x1e>
    b4e4:	4f39      	ldr	r7, [pc, #228]	; (b5cc <LORAWAN_Init+0x108>)
    b4e6:	003b      	movs	r3, r7
    b4e8:	33c3      	adds	r3, #195	; 0xc3
    b4ea:	781b      	ldrb	r3, [r3, #0]
    b4ec:	2b00      	cmp	r3, #0
    b4ee:	d166      	bne.n	b5be <LORAWAN_Init+0xfa>
    b4f0:	4837      	ldr	r0, [pc, #220]	; (b5d0 <LORAWAN_Init+0x10c>)
    b4f2:	4c38      	ldr	r4, [pc, #224]	; (b5d4 <LORAWAN_Init+0x110>)
    b4f4:	47a0      	blx	r4
    b4f6:	2808      	cmp	r0, #8
    b4f8:	d034      	beq.n	b564 <LORAWAN_Init+0xa0>
    b4fa:	4b37      	ldr	r3, [pc, #220]	; (b5d8 <LORAWAN_Init+0x114>)
    b4fc:	4798      	blx	r3
    b4fe:	37c3      	adds	r7, #195	; 0xc3
    b500:	783b      	ldrb	r3, [r7, #0]
    b502:	2b00      	cmp	r3, #0
    b504:	d018      	beq.n	b538 <LORAWAN_Init+0x74>
    b506:	4b35      	ldr	r3, [pc, #212]	; (b5dc <LORAWAN_Init+0x118>)
    b508:	0a2a      	lsrs	r2, r5, #8
    b50a:	705a      	strb	r2, [r3, #1]
    b50c:	0c2a      	lsrs	r2, r5, #16
    b50e:	709a      	strb	r2, [r3, #2]
    b510:	0a32      	lsrs	r2, r6, #8
    b512:	701d      	strb	r5, [r3, #0]
    b514:	711e      	strb	r6, [r3, #4]
    b516:	715a      	strb	r2, [r3, #5]
    b518:	0e2d      	lsrs	r5, r5, #24
    b51a:	0c32      	lsrs	r2, r6, #16
    b51c:	0e36      	lsrs	r6, r6, #24
    b51e:	719a      	strb	r2, [r3, #6]
    b520:	70dd      	strb	r5, [r3, #3]
    b522:	71de      	strb	r6, [r3, #7]
    b524:	4b2e      	ldr	r3, [pc, #184]	; (b5e0 <LORAWAN_Init+0x11c>)
    b526:	4798      	blx	r3
    b528:	492e      	ldr	r1, [pc, #184]	; (b5e4 <LORAWAN_Init+0x120>)
    b52a:	4b2f      	ldr	r3, [pc, #188]	; (b5e8 <LORAWAN_Init+0x124>)
    b52c:	201a      	movs	r0, #26
    b52e:	4798      	blx	r3
    b530:	4b2e      	ldr	r3, [pc, #184]	; (b5ec <LORAWAN_Init+0x128>)
    b532:	4798      	blx	r3
    b534:	4b2e      	ldr	r3, [pc, #184]	; (b5f0 <LORAWAN_Init+0x12c>)
    b536:	4798      	blx	r3
    b538:	2317      	movs	r3, #23
    b53a:	ac02      	add	r4, sp, #8
    b53c:	7123      	strb	r3, [r4, #4]
    b53e:	4b2d      	ldr	r3, [pc, #180]	; (b5f4 <LORAWAN_Init+0x130>)
    b540:	9a03      	ldr	r2, [sp, #12]
    b542:	9300      	str	r3, [sp, #0]
    b544:	4d2c      	ldr	r5, [pc, #176]	; (b5f8 <LORAWAN_Init+0x134>)
    b546:	492d      	ldr	r1, [pc, #180]	; (b5fc <LORAWAN_Init+0x138>)
    b548:	4b2d      	ldr	r3, [pc, #180]	; (b600 <LORAWAN_Init+0x13c>)
    b54a:	2000      	movs	r0, #0
    b54c:	47a8      	blx	r5
    b54e:	230d      	movs	r3, #13
    b550:	7123      	strb	r3, [r4, #4]
    b552:	4b2c      	ldr	r3, [pc, #176]	; (b604 <LORAWAN_Init+0x140>)
    b554:	492c      	ldr	r1, [pc, #176]	; (b608 <LORAWAN_Init+0x144>)
    b556:	9300      	str	r3, [sp, #0]
    b558:	6862      	ldr	r2, [r4, #4]
    b55a:	4b2c      	ldr	r3, [pc, #176]	; (b60c <LORAWAN_Init+0x148>)
    b55c:	2001      	movs	r0, #1
    b55e:	47a8      	blx	r5
    b560:	b007      	add	sp, #28
    b562:	bdf0      	pop	{r4, r5, r6, r7, pc}
    b564:	482a      	ldr	r0, [pc, #168]	; (b610 <LORAWAN_Init+0x14c>)
    b566:	47a0      	blx	r4
    b568:	2808      	cmp	r0, #8
    b56a:	d1c6      	bne.n	b4fa <LORAWAN_Init+0x36>
    b56c:	4829      	ldr	r0, [pc, #164]	; (b614 <LORAWAN_Init+0x150>)
    b56e:	47a0      	blx	r4
    b570:	2808      	cmp	r0, #8
    b572:	d1c2      	bne.n	b4fa <LORAWAN_Init+0x36>
    b574:	4828      	ldr	r0, [pc, #160]	; (b618 <LORAWAN_Init+0x154>)
    b576:	47a0      	blx	r4
    b578:	2808      	cmp	r0, #8
    b57a:	d1be      	bne.n	b4fa <LORAWAN_Init+0x36>
    b57c:	4827      	ldr	r0, [pc, #156]	; (b61c <LORAWAN_Init+0x158>)
    b57e:	47a0      	blx	r4
    b580:	2808      	cmp	r0, #8
    b582:	d1ba      	bne.n	b4fa <LORAWAN_Init+0x36>
    b584:	4826      	ldr	r0, [pc, #152]	; (b620 <LORAWAN_Init+0x15c>)
    b586:	47a0      	blx	r4
    b588:	2808      	cmp	r0, #8
    b58a:	d1b6      	bne.n	b4fa <LORAWAN_Init+0x36>
    b58c:	4825      	ldr	r0, [pc, #148]	; (b624 <LORAWAN_Init+0x160>)
    b58e:	47a0      	blx	r4
    b590:	2808      	cmp	r0, #8
    b592:	d1b2      	bne.n	b4fa <LORAWAN_Init+0x36>
    b594:	4824      	ldr	r0, [pc, #144]	; (b628 <LORAWAN_Init+0x164>)
    b596:	47a0      	blx	r4
    b598:	2808      	cmp	r0, #8
    b59a:	d1ae      	bne.n	b4fa <LORAWAN_Init+0x36>
    b59c:	4823      	ldr	r0, [pc, #140]	; (b62c <LORAWAN_Init+0x168>)
    b59e:	47a0      	blx	r4
    b5a0:	2808      	cmp	r0, #8
    b5a2:	d1aa      	bne.n	b4fa <LORAWAN_Init+0x36>
    b5a4:	4822      	ldr	r0, [pc, #136]	; (b630 <LORAWAN_Init+0x16c>)
    b5a6:	47a0      	blx	r4
    b5a8:	2808      	cmp	r0, #8
    b5aa:	d1a6      	bne.n	b4fa <LORAWAN_Init+0x36>
    b5ac:	4821      	ldr	r0, [pc, #132]	; (b634 <LORAWAN_Init+0x170>)
    b5ae:	47a0      	blx	r4
    b5b0:	2808      	cmp	r0, #8
    b5b2:	d1a2      	bne.n	b4fa <LORAWAN_Init+0x36>
    b5b4:	003b      	movs	r3, r7
    b5b6:	2201      	movs	r2, #1
    b5b8:	33c3      	adds	r3, #195	; 0xc3
    b5ba:	701a      	strb	r2, [r3, #0]
    b5bc:	e79f      	b.n	b4fe <LORAWAN_Init+0x3a>
    b5be:	4b1e      	ldr	r3, [pc, #120]	; (b638 <LORAWAN_Init+0x174>)
    b5c0:	4798      	blx	r3
    b5c2:	e79c      	b.n	b4fe <LORAWAN_Init+0x3a>
    b5c4:	41003fe8 	.word	0x41003fe8
    b5c8:	41003fe4 	.word	0x41003fe4
    b5cc:	20001a34 	.word	0x20001a34
    b5d0:	20001aea 	.word	0x20001aea
    b5d4:	00008e89 	.word	0x00008e89
    b5d8:	00008dcd 	.word	0x00008dcd
    b5dc:	20001c74 	.word	0x20001c74
    b5e0:	0000f485 	.word	0x0000f485
    b5e4:	0000cfad 	.word	0x0000cfad
    b5e8:	0000f269 	.word	0x0000f269
    b5ec:	0000964d 	.word	0x0000964d
    b5f0:	00013f9d 	.word	0x00013f9d
    b5f4:	0000eeed 	.word	0x0000eeed
    b5f8:	00008165 	.word	0x00008165
    b5fc:	20001a1d 	.word	0x20001a1d
    b600:	0001b9f8 	.word	0x0001b9f8
    b604:	0000ef05 	.word	0x0000ef05
    b608:	20001910 	.word	0x20001910
    b60c:	0001bab0 	.word	0x0001bab0
    b610:	20001aeb 	.word	0x20001aeb
    b614:	20001aec 	.word	0x20001aec
    b618:	20001aed 	.word	0x20001aed
    b61c:	20001aef 	.word	0x20001aef
    b620:	20001af0 	.word	0x20001af0
    b624:	20001aee 	.word	0x20001aee
    b628:	20001af1 	.word	0x20001af1
    b62c:	20001afa 	.word	0x20001afa
    b630:	20001afb 	.word	0x20001afb
    b634:	20001b24 	.word	0x20001b24
    b638:	0000b03d 	.word	0x0000b03d

0000b63c <LORAWAN_Send>:
    b63c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    b63e:	4c36      	ldr	r4, [pc, #216]	; (b718 <LORAWAN_Send+0xdc>)
    b640:	0006      	movs	r6, r0
    b642:	0023      	movs	r3, r4
    b644:	3350      	adds	r3, #80	; 0x50
    b646:	781b      	ldrb	r3, [r3, #0]
    b648:	250f      	movs	r5, #15
    b64a:	b25a      	sxtb	r2, r3
    b64c:	2a00      	cmp	r2, #0
    b64e:	db0b      	blt.n	b668 <LORAWAN_Send+0x2c>
    b650:	3d03      	subs	r5, #3
    b652:	065a      	lsls	r2, r3, #25
    b654:	d408      	bmi.n	b668 <LORAWAN_Send+0x2c>
    b656:	3d03      	subs	r5, #3
    b658:	07db      	lsls	r3, r3, #31
    b65a:	d505      	bpl.n	b668 <LORAWAN_Send+0x2c>
    b65c:	2390      	movs	r3, #144	; 0x90
    b65e:	005b      	lsls	r3, r3, #1
    b660:	5ce7      	ldrb	r7, [r4, r3]
    b662:	2f00      	cmp	r7, #0
    b664:	d102      	bne.n	b66c <LORAWAN_Send+0x30>
    b666:	2511      	movs	r5, #17
    b668:	0028      	movs	r0, r5
    b66a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    b66c:	2800      	cmp	r0, #0
    b66e:	d10d      	bne.n	b68c <LORAWAN_Send+0x50>
    b670:	2700      	movs	r7, #0
    b672:	6d63      	ldr	r3, [r4, #84]	; 0x54
    b674:	3301      	adds	r3, #1
    b676:	d123      	bne.n	b6c0 <LORAWAN_Send+0x84>
    b678:	2001      	movs	r0, #1
    b67a:	3450      	adds	r4, #80	; 0x50
    b67c:	78a3      	ldrb	r3, [r4, #2]
    b67e:	210b      	movs	r1, #11
    b680:	4303      	orrs	r3, r0
    b682:	70a3      	strb	r3, [r4, #2]
    b684:	4b25      	ldr	r3, [pc, #148]	; (b71c <LORAWAN_Send+0xe0>)
    b686:	4798      	blx	r3
    b688:	250d      	movs	r5, #13
    b68a:	e7ed      	b.n	b668 <LORAWAN_Send+0x2c>
    b68c:	7843      	ldrb	r3, [r0, #1]
    b68e:	7a02      	ldrb	r2, [r0, #8]
    b690:	3b01      	subs	r3, #1
    b692:	b2db      	uxtb	r3, r3
    b694:	9201      	str	r2, [sp, #4]
    b696:	2bdf      	cmp	r3, #223	; 0xdf
    b698:	d902      	bls.n	b6a0 <LORAWAN_Send+0x64>
    b69a:	250a      	movs	r5, #10
    b69c:	2a00      	cmp	r2, #0
    b69e:	d1e3      	bne.n	b668 <LORAWAN_Send+0x2c>
    b6a0:	4b1f      	ldr	r3, [pc, #124]	; (b720 <LORAWAN_Send+0xe4>)
    b6a2:	4798      	blx	r3
    b6a4:	4684      	mov	ip, r0
    b6a6:	9b01      	ldr	r3, [sp, #4]
    b6a8:	9000      	str	r0, [sp, #0]
    b6aa:	4463      	add	r3, ip
    b6ac:	001d      	movs	r5, r3
    b6ae:	4b1d      	ldr	r3, [pc, #116]	; (b724 <LORAWAN_Send+0xe8>)
    b6b0:	4798      	blx	r3
    b6b2:	4285      	cmp	r5, r0
    b6b4:	dddc      	ble.n	b670 <LORAWAN_Send+0x34>
    b6b6:	9b00      	ldr	r3, [sp, #0]
    b6b8:	250e      	movs	r5, #14
    b6ba:	2b00      	cmp	r3, #0
    b6bc:	d0d4      	beq.n	b668 <LORAWAN_Send+0x2c>
    b6be:	e7d8      	b.n	b672 <LORAWAN_Send+0x36>
    b6c0:	0023      	movs	r3, r4
    b6c2:	33c8      	adds	r3, #200	; 0xc8
    b6c4:	781b      	ldrb	r3, [r3, #0]
    b6c6:	2b04      	cmp	r3, #4
    b6c8:	d01d      	beq.n	b706 <LORAWAN_Send+0xca>
    b6ca:	0023      	movs	r3, r4
    b6cc:	33c8      	adds	r3, #200	; 0xc8
    b6ce:	781b      	ldrb	r3, [r3, #0]
    b6d0:	2b01      	cmp	r3, #1
    b6d2:	d105      	bne.n	b6e0 <LORAWAN_Send+0xa4>
    b6d4:	0023      	movs	r3, r4
    b6d6:	3350      	adds	r3, #80	; 0x50
    b6d8:	781a      	ldrb	r2, [r3, #0]
    b6da:	230e      	movs	r3, #14
    b6dc:	421a      	tst	r2, r3
    b6de:	d1c2      	bne.n	b666 <LORAWAN_Send+0x2a>
    b6e0:	0023      	movs	r3, r4
    b6e2:	33d0      	adds	r3, #208	; 0xd0
    b6e4:	2f00      	cmp	r7, #0
    b6e6:	d113      	bne.n	b710 <LORAWAN_Send+0xd4>
    b6e8:	2508      	movs	r5, #8
    b6ea:	601e      	str	r6, [r3, #0]
    b6ec:	2390      	movs	r3, #144	; 0x90
    b6ee:	2200      	movs	r2, #0
    b6f0:	005b      	lsls	r3, r3, #1
    b6f2:	54e2      	strb	r2, [r4, r3]
    b6f4:	2001      	movs	r0, #1
    b6f6:	4b0c      	ldr	r3, [pc, #48]	; (b728 <LORAWAN_Send+0xec>)
    b6f8:	4798      	blx	r3
    b6fa:	2320      	movs	r3, #32
    b6fc:	3460      	adds	r4, #96	; 0x60
    b6fe:	7822      	ldrb	r2, [r4, #0]
    b700:	4313      	orrs	r3, r2
    b702:	7023      	strb	r3, [r4, #0]
    b704:	e7b0      	b.n	b668 <LORAWAN_Send+0x2c>
    b706:	4b09      	ldr	r3, [pc, #36]	; (b72c <LORAWAN_Send+0xf0>)
    b708:	4798      	blx	r3
    b70a:	2808      	cmp	r0, #8
    b70c:	d1ab      	bne.n	b666 <LORAWAN_Send+0x2a>
    b70e:	e7dc      	b.n	b6ca <LORAWAN_Send+0x8e>
    b710:	2200      	movs	r2, #0
    b712:	2511      	movs	r5, #17
    b714:	601a      	str	r2, [r3, #0]
    b716:	e7e9      	b.n	b6ec <LORAWAN_Send+0xb0>
    b718:	20001a34 	.word	0x20001a34
    b71c:	00007ff9 	.word	0x00007ff9
    b720:	0000affd 	.word	0x0000affd
    b724:	0000b0a5 	.word	0x0000b0a5
    b728:	0000f0f9 	.word	0x0000f0f9
    b72c:	0000eb51 	.word	0x0000eb51

0000b730 <AutomaticReplyCallback>:
    b730:	b510      	push	{r4, lr}
    b732:	4c0d      	ldr	r4, [pc, #52]	; (b768 <AutomaticReplyCallback+0x38>)
    b734:	0023      	movs	r3, r4
    b736:	33c8      	adds	r3, #200	; 0xc8
    b738:	781b      	ldrb	r3, [r3, #0]
    b73a:	2b01      	cmp	r3, #1
    b73c:	d10e      	bne.n	b75c <AutomaticReplyCallback+0x2c>
    b73e:	0022      	movs	r2, r4
    b740:	210e      	movs	r1, #14
    b742:	3250      	adds	r2, #80	; 0x50
    b744:	7813      	ldrb	r3, [r2, #0]
    b746:	438b      	bics	r3, r1
    b748:	7013      	strb	r3, [r2, #0]
    b74a:	4b08      	ldr	r3, [pc, #32]	; (b76c <AutomaticReplyCallback+0x3c>)
    b74c:	2000      	movs	r0, #0
    b74e:	4798      	blx	r3
    b750:	2208      	movs	r2, #8
    b752:	3460      	adds	r4, #96	; 0x60
    b754:	7823      	ldrb	r3, [r4, #0]
    b756:	4393      	bics	r3, r2
    b758:	7023      	strb	r3, [r4, #0]
    b75a:	bd10      	pop	{r4, pc}
    b75c:	2b04      	cmp	r3, #4
    b75e:	d1f4      	bne.n	b74a <AutomaticReplyCallback+0x1a>
    b760:	4b03      	ldr	r3, [pc, #12]	; (b770 <AutomaticReplyCallback+0x40>)
    b762:	4798      	blx	r3
    b764:	e7f1      	b.n	b74a <AutomaticReplyCallback+0x1a>
    b766:	46c0      	nop			; (mov r8, r8)
    b768:	20001a34 	.word	0x20001a34
    b76c:	0000b63d 	.word	0x0000b63d
    b770:	0000fb9d 	.word	0x0000fb9d

0000b774 <LorawanLinkCheckConfigure>:
    b774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b776:	23fa      	movs	r3, #250	; 0xfa
    b778:	4c20      	ldr	r4, [pc, #128]	; (b7fc <LorawanLinkCheckConfigure+0x88>)
    b77a:	009b      	lsls	r3, r3, #2
    b77c:	0025      	movs	r5, r4
    b77e:	4343      	muls	r3, r0
    b780:	0006      	movs	r6, r0
    b782:	2102      	movs	r1, #2
    b784:	2000      	movs	r0, #0
    b786:	4f1e      	ldr	r7, [pc, #120]	; (b800 <LorawanLinkCheckConfigure+0x8c>)
    b788:	65e3      	str	r3, [r4, #92]	; 0x5c
    b78a:	3550      	adds	r5, #80	; 0x50
    b78c:	47b8      	blx	r7
    b78e:	2e00      	cmp	r6, #0
    b790:	d127      	bne.n	b7e2 <LorawanLinkCheckConfigure+0x6e>
    b792:	0023      	movs	r3, r4
    b794:	33bb      	adds	r3, #187	; 0xbb
    b796:	7818      	ldrb	r0, [r3, #0]
    b798:	4b1a      	ldr	r3, [pc, #104]	; (b804 <LorawanLinkCheckConfigure+0x90>)
    b79a:	4798      	blx	r3
    b79c:	2202      	movs	r2, #2
    b79e:	786b      	ldrb	r3, [r5, #1]
    b7a0:	210b      	movs	r1, #11
    b7a2:	4393      	bics	r3, r2
    b7a4:	706b      	strb	r3, [r5, #1]
    b7a6:	2001      	movs	r0, #1
    b7a8:	47b8      	blx	r7
    b7aa:	0023      	movs	r3, r4
    b7ac:	2701      	movs	r7, #1
    b7ae:	33ac      	adds	r3, #172	; 0xac
    b7b0:	781b      	ldrb	r3, [r3, #0]
    b7b2:	0030      	movs	r0, r6
    b7b4:	0032      	movs	r2, r6
    b7b6:	36ff      	adds	r6, #255	; 0xff
    b7b8:	429a      	cmp	r2, r3
    b7ba:	d304      	bcc.n	b7c6 <LorawanLinkCheckConfigure+0x52>
    b7bc:	2800      	cmp	r0, #0
    b7be:	d001      	beq.n	b7c4 <LorawanLinkCheckConfigure+0x50>
    b7c0:	34ac      	adds	r4, #172	; 0xac
    b7c2:	7023      	strb	r3, [r4, #0]
    b7c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    b7c6:	2103      	movs	r1, #3
    b7c8:	4351      	muls	r1, r2
    b7ca:	1861      	adds	r1, r4, r1
    b7cc:	3165      	adds	r1, #101	; 0x65
    b7ce:	780d      	ldrb	r5, [r1, #0]
    b7d0:	2d02      	cmp	r5, #2
    b7d2:	d103      	bne.n	b7dc <LorawanLinkCheckConfigure+0x68>
    b7d4:	0038      	movs	r0, r7
    b7d6:	3b01      	subs	r3, #1
    b7d8:	700e      	strb	r6, [r1, #0]
    b7da:	b2db      	uxtb	r3, r3
    b7dc:	3201      	adds	r2, #1
    b7de:	b2d2      	uxtb	r2, r2
    b7e0:	e7ea      	b.n	b7b8 <LorawanLinkCheckConfigure+0x44>
    b7e2:	2302      	movs	r3, #2
    b7e4:	786a      	ldrb	r2, [r5, #1]
    b7e6:	210b      	movs	r1, #11
    b7e8:	4313      	orrs	r3, r2
    b7ea:	706b      	strb	r3, [r5, #1]
    b7ec:	2001      	movs	r0, #1
    b7ee:	47b8      	blx	r7
    b7f0:	782b      	ldrb	r3, [r5, #0]
    b7f2:	07db      	lsls	r3, r3, #31
    b7f4:	d5e6      	bpl.n	b7c4 <LorawanLinkCheckConfigure+0x50>
    b7f6:	4b04      	ldr	r3, [pc, #16]	; (b808 <LorawanLinkCheckConfigure+0x94>)
    b7f8:	4798      	blx	r3
    b7fa:	e7e3      	b.n	b7c4 <LorawanLinkCheckConfigure+0x50>
    b7fc:	20001a34 	.word	0x20001a34
    b800:	00007ff9 	.word	0x00007ff9
    b804:	000091c1 	.word	0x000091c1
    b808:	0000b435 	.word	0x0000b435

0000b80c <UpdateCurrentDataRate>:
    b80c:	b510      	push	{r4, lr}
    b80e:	4b04      	ldr	r3, [pc, #16]	; (b820 <UpdateCurrentDataRate+0x14>)
    b810:	210c      	movs	r1, #12
    b812:	33b3      	adds	r3, #179	; 0xb3
    b814:	7018      	strb	r0, [r3, #0]
    b816:	2001      	movs	r0, #1
    b818:	4b02      	ldr	r3, [pc, #8]	; (b824 <UpdateCurrentDataRate+0x18>)
    b81a:	4798      	blx	r3
    b81c:	bd10      	pop	{r4, pc}
    b81e:	46c0      	nop			; (mov r8, r8)
    b820:	20001a34 	.word	0x20001a34
    b824:	00007ff9 	.word	0x00007ff9

0000b828 <UpdateDLSettings>:
    b828:	b573      	push	{r0, r1, r4, r5, r6, lr}
    b82a:	466b      	mov	r3, sp
    b82c:	1dde      	adds	r6, r3, #7
    b82e:	1d9c      	adds	r4, r3, #6
    b830:	71d8      	strb	r0, [r3, #7]
    b832:	7021      	strb	r1, [r4, #0]
    b834:	2017      	movs	r0, #23
    b836:	0031      	movs	r1, r6
    b838:	4d0c      	ldr	r5, [pc, #48]	; (b86c <UpdateDLSettings+0x44>)
    b83a:	47a8      	blx	r5
    b83c:	2808      	cmp	r0, #8
    b83e:	d107      	bne.n	b850 <UpdateDLSettings+0x28>
    b840:	4b0b      	ldr	r3, [pc, #44]	; (b870 <UpdateDLSettings+0x48>)
    b842:	7832      	ldrb	r2, [r6, #0]
    b844:	334e      	adds	r3, #78	; 0x4e
    b846:	701a      	strb	r2, [r3, #0]
    b848:	2100      	movs	r1, #0
    b84a:	3807      	subs	r0, #7
    b84c:	4b09      	ldr	r3, [pc, #36]	; (b874 <UpdateDLSettings+0x4c>)
    b84e:	4798      	blx	r3
    b850:	0021      	movs	r1, r4
    b852:	2018      	movs	r0, #24
    b854:	47a8      	blx	r5
    b856:	2808      	cmp	r0, #8
    b858:	d107      	bne.n	b86a <UpdateDLSettings+0x42>
    b85a:	2101      	movs	r1, #1
    b85c:	4b04      	ldr	r3, [pc, #16]	; (b870 <UpdateDLSettings+0x48>)
    b85e:	7822      	ldrb	r2, [r4, #0]
    b860:	33c2      	adds	r3, #194	; 0xc2
    b862:	701a      	strb	r2, [r3, #0]
    b864:	0008      	movs	r0, r1
    b866:	4b03      	ldr	r3, [pc, #12]	; (b874 <UpdateDLSettings+0x4c>)
    b868:	4798      	blx	r3
    b86a:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    b86c:	00007d21 	.word	0x00007d21
    b870:	20001a34 	.word	0x20001a34
    b874:	00007ff9 	.word	0x00007ff9

0000b878 <UpdateTxPower>:
    b878:	b510      	push	{r4, lr}
    b87a:	4b04      	ldr	r3, [pc, #16]	; (b88c <UpdateTxPower+0x14>)
    b87c:	210a      	movs	r1, #10
    b87e:	33b5      	adds	r3, #181	; 0xb5
    b880:	7018      	strb	r0, [r3, #0]
    b882:	2000      	movs	r0, #0
    b884:	4b02      	ldr	r3, [pc, #8]	; (b890 <UpdateTxPower+0x18>)
    b886:	4798      	blx	r3
    b888:	bd10      	pop	{r4, pc}
    b88a:	46c0      	nop			; (mov r8, r8)
    b88c:	20001a34 	.word	0x20001a34
    b890:	00007ff9 	.word	0x00007ff9

0000b894 <UpdateRetransmissionAckTimeoutState>:
    b894:	4b10      	ldr	r3, [pc, #64]	; (b8d8 <UpdateRetransmissionAckTimeoutState+0x44>)
    b896:	b513      	push	{r0, r1, r4, lr}
    b898:	001a      	movs	r2, r3
    b89a:	32c8      	adds	r2, #200	; 0xc8
    b89c:	7812      	ldrb	r2, [r2, #0]
    b89e:	2a01      	cmp	r2, #1
    b8a0:	d108      	bne.n	b8b4 <UpdateRetransmissionAckTimeoutState+0x20>
    b8a2:	0018      	movs	r0, r3
    b8a4:	210e      	movs	r1, #14
    b8a6:	3050      	adds	r0, #80	; 0x50
    b8a8:	7802      	ldrb	r2, [r0, #0]
    b8aa:	438a      	bics	r2, r1
    b8ac:	0011      	movs	r1, r2
    b8ae:	220c      	movs	r2, #12
    b8b0:	430a      	orrs	r2, r1
    b8b2:	7002      	strb	r2, [r0, #0]
    b8b4:	001a      	movs	r2, r3
    b8b6:	32a6      	adds	r2, #166	; 0xa6
    b8b8:	8811      	ldrh	r1, [r2, #0]
    b8ba:	222c      	movs	r2, #44	; 0x2c
    b8bc:	32ff      	adds	r2, #255	; 0xff
    b8be:	5c9a      	ldrb	r2, [r3, r2]
    b8c0:	33bc      	adds	r3, #188	; 0xbc
    b8c2:	1a8a      	subs	r2, r1, r2
    b8c4:	21fa      	movs	r1, #250	; 0xfa
    b8c6:	0089      	lsls	r1, r1, #2
    b8c8:	4351      	muls	r1, r2
    b8ca:	2200      	movs	r2, #0
    b8cc:	7818      	ldrb	r0, [r3, #0]
    b8ce:	4c03      	ldr	r4, [pc, #12]	; (b8dc <UpdateRetransmissionAckTimeoutState+0x48>)
    b8d0:	9200      	str	r2, [sp, #0]
    b8d2:	4b03      	ldr	r3, [pc, #12]	; (b8e0 <UpdateRetransmissionAckTimeoutState+0x4c>)
    b8d4:	47a0      	blx	r4
    b8d6:	bd13      	pop	{r0, r1, r4, pc}
    b8d8:	20001a34 	.word	0x20001a34
    b8dc:	00008ebd 	.word	0x00008ebd
    b8e0:	0000d101 	.word	0x0000d101

0000b8e4 <UpdateReceiveWindow2Parameters>:
    b8e4:	4b06      	ldr	r3, [pc, #24]	; (b900 <UpdateReceiveWindow2Parameters+0x1c>)
    b8e6:	b510      	push	{r4, lr}
    b8e8:	001a      	movs	r2, r3
    b8ea:	334a      	adds	r3, #74	; 0x4a
    b8ec:	8018      	strh	r0, [r3, #0]
    b8ee:	324e      	adds	r2, #78	; 0x4e
    b8f0:	0c00      	lsrs	r0, r0, #16
    b8f2:	8058      	strh	r0, [r3, #2]
    b8f4:	7011      	strb	r1, [r2, #0]
    b8f6:	2001      	movs	r0, #1
    b8f8:	2100      	movs	r1, #0
    b8fa:	4b02      	ldr	r3, [pc, #8]	; (b904 <UpdateReceiveWindow2Parameters+0x20>)
    b8fc:	4798      	blx	r3
    b8fe:	bd10      	pop	{r4, pc}
    b900:	20001a34 	.word	0x20001a34
    b904:	00007ff9 	.word	0x00007ff9

0000b908 <ResetParametersForConfirmedTransmission>:
    b908:	4b0a      	ldr	r3, [pc, #40]	; (b934 <ResetParametersForConfirmedTransmission+0x2c>)
    b90a:	001a      	movs	r2, r3
    b90c:	32c8      	adds	r2, #200	; 0xc8
    b90e:	7812      	ldrb	r2, [r2, #0]
    b910:	2a01      	cmp	r2, #1
    b912:	d105      	bne.n	b920 <ResetParametersForConfirmedTransmission+0x18>
    b914:	0019      	movs	r1, r3
    b916:	200e      	movs	r0, #14
    b918:	3150      	adds	r1, #80	; 0x50
    b91a:	780a      	ldrb	r2, [r1, #0]
    b91c:	4382      	bics	r2, r0
    b91e:	700a      	strb	r2, [r1, #0]
    b920:	001a      	movs	r2, r3
    b922:	2100      	movs	r1, #0
    b924:	3360      	adds	r3, #96	; 0x60
    b926:	32b0      	adds	r2, #176	; 0xb0
    b928:	7011      	strb	r1, [r2, #0]
    b92a:	781a      	ldrb	r2, [r3, #0]
    b92c:	3101      	adds	r1, #1
    b92e:	438a      	bics	r2, r1
    b930:	701a      	strb	r2, [r3, #0]
    b932:	4770      	bx	lr
    b934:	20001a34 	.word	0x20001a34

0000b938 <ResetParametersForUnconfirmedTransmission>:
    b938:	4b07      	ldr	r3, [pc, #28]	; (b958 <ResetParametersForUnconfirmedTransmission+0x20>)
    b93a:	001a      	movs	r2, r3
    b93c:	32c8      	adds	r2, #200	; 0xc8
    b93e:	7812      	ldrb	r2, [r2, #0]
    b940:	2a01      	cmp	r2, #1
    b942:	d105      	bne.n	b950 <ResetParametersForUnconfirmedTransmission+0x18>
    b944:	0019      	movs	r1, r3
    b946:	200e      	movs	r0, #14
    b948:	3150      	adds	r1, #80	; 0x50
    b94a:	780a      	ldrb	r2, [r1, #0]
    b94c:	4382      	bics	r2, r0
    b94e:	700a      	strb	r2, [r1, #0]
    b950:	2200      	movs	r2, #0
    b952:	33af      	adds	r3, #175	; 0xaf
    b954:	701a      	strb	r2, [r3, #0]
    b956:	4770      	bx	lr
    b958:	20001a34 	.word	0x20001a34

0000b95c <SetJoinFailState>:
    b95c:	b570      	push	{r4, r5, r6, lr}
    b95e:	4c11      	ldr	r4, [pc, #68]	; (b9a4 <SetJoinFailState+0x48>)
    b960:	2504      	movs	r5, #4
    b962:	0020      	movs	r0, r4
    b964:	3060      	adds	r0, #96	; 0x60
    b966:	7802      	ldrb	r2, [r0, #0]
    b968:	0021      	movs	r1, r4
    b96a:	43aa      	bics	r2, r5
    b96c:	7002      	strb	r2, [r0, #0]
    b96e:	22f0      	movs	r2, #240	; 0xf0
    b970:	3150      	adds	r1, #80	; 0x50
    b972:	780b      	ldrb	r3, [r1, #0]
    b974:	4013      	ands	r3, r2
    b976:	700b      	strb	r3, [r1, #0]
    b978:	490b      	ldr	r1, [pc, #44]	; (b9a8 <SetJoinFailState+0x4c>)
    b97a:	794a      	ldrb	r2, [r1, #5]
    b97c:	790b      	ldrb	r3, [r1, #4]
    b97e:	0212      	lsls	r2, r2, #8
    b980:	431a      	orrs	r2, r3
    b982:	798b      	ldrb	r3, [r1, #6]
    b984:	041b      	lsls	r3, r3, #16
    b986:	431a      	orrs	r2, r3
    b988:	79cb      	ldrb	r3, [r1, #7]
    b98a:	061b      	lsls	r3, r3, #24
    b98c:	4313      	orrs	r3, r2
    b98e:	d001      	beq.n	b994 <SetJoinFailState+0x38>
    b990:	2000      	movs	r0, #0
    b992:	4798      	blx	r3
    b994:	2300      	movs	r3, #0
    b996:	34c4      	adds	r4, #196	; 0xc4
    b998:	7023      	strb	r3, [r4, #0]
    b99a:	210b      	movs	r1, #11
    b99c:	4b03      	ldr	r3, [pc, #12]	; (b9ac <SetJoinFailState+0x50>)
    b99e:	2001      	movs	r0, #1
    b9a0:	4798      	blx	r3
    b9a2:	bd70      	pop	{r4, r5, r6, pc}
    b9a4:	20001a34 	.word	0x20001a34
    b9a8:	20001c74 	.word	0x20001c74
    b9ac:	00007ff9 	.word	0x00007ff9

0000b9b0 <ExecuteRxParamSetupReq>:
    b9b0:	b5f0      	push	{r4, r5, r6, r7, lr}
    b9b2:	b085      	sub	sp, #20
    b9b4:	7805      	ldrb	r5, [r0, #0]
    b9b6:	0004      	movs	r4, r0
    b9b8:	1c41      	adds	r1, r0, #1
    b9ba:	2204      	movs	r2, #4
    b9bc:	4b36      	ldr	r3, [pc, #216]	; (ba98 <ExecuteRxParamSetupReq+0xe8>)
    b9be:	a803      	add	r0, sp, #12
    b9c0:	4798      	blx	r3
    b9c2:	2264      	movs	r2, #100	; 0x64
    b9c4:	9b03      	ldr	r3, [sp, #12]
    b9c6:	a903      	add	r1, sp, #12
    b9c8:	021b      	lsls	r3, r3, #8
    b9ca:	0a1b      	lsrs	r3, r3, #8
    b9cc:	4353      	muls	r3, r2
    b9ce:	9303      	str	r3, [sp, #12]
    b9d0:	1d23      	adds	r3, r4, #4
    b9d2:	9301      	str	r3, [sp, #4]
    b9d4:	072b      	lsls	r3, r5, #28
    b9d6:	0f1b      	lsrs	r3, r3, #28
    b9d8:	b2da      	uxtb	r2, r3
    b9da:	9200      	str	r2, [sp, #0]
    b9dc:	aa02      	add	r2, sp, #8
    b9de:	1c96      	adds	r6, r2, #2
    b9e0:	066d      	lsls	r5, r5, #25
    b9e2:	7033      	strb	r3, [r6, #0]
    b9e4:	1cd7      	adds	r7, r2, #3
    b9e6:	0f6d      	lsrs	r5, r5, #29
    b9e8:	2001      	movs	r0, #1
    b9ea:	4b2c      	ldr	r3, [pc, #176]	; (ba9c <ExecuteRxParamSetupReq+0xec>)
    b9ec:	703d      	strb	r5, [r7, #0]
    b9ee:	4798      	blx	r3
    b9f0:	4c2b      	ldr	r4, [pc, #172]	; (baa0 <ExecuteRxParamSetupReq+0xf0>)
    b9f2:	2808      	cmp	r0, #8
    b9f4:	d109      	bne.n	ba0a <ExecuteRxParamSetupReq+0x5a>
    b9f6:	0023      	movs	r3, r4
    b9f8:	33ac      	adds	r3, #172	; 0xac
    b9fa:	781a      	ldrb	r2, [r3, #0]
    b9fc:	2303      	movs	r3, #3
    b9fe:	4353      	muls	r3, r2
    ba00:	18e3      	adds	r3, r4, r3
    ba02:	3360      	adds	r3, #96	; 0x60
    ba04:	799a      	ldrb	r2, [r3, #6]
    ba06:	4310      	orrs	r0, r2
    ba08:	7198      	strb	r0, [r3, #6]
    ba0a:	0031      	movs	r1, r6
    ba0c:	200f      	movs	r0, #15
    ba0e:	4e23      	ldr	r6, [pc, #140]	; (ba9c <ExecuteRxParamSetupReq+0xec>)
    ba10:	47b0      	blx	r6
    ba12:	2808      	cmp	r0, #8
    ba14:	d10a      	bne.n	ba2c <ExecuteRxParamSetupReq+0x7c>
    ba16:	0023      	movs	r3, r4
    ba18:	33ac      	adds	r3, #172	; 0xac
    ba1a:	781a      	ldrb	r2, [r3, #0]
    ba1c:	2303      	movs	r3, #3
    ba1e:	4353      	muls	r3, r2
    ba20:	2210      	movs	r2, #16
    ba22:	18e3      	adds	r3, r4, r3
    ba24:	3360      	adds	r3, #96	; 0x60
    ba26:	7999      	ldrb	r1, [r3, #6]
    ba28:	430a      	orrs	r2, r1
    ba2a:	719a      	strb	r2, [r3, #6]
    ba2c:	0039      	movs	r1, r7
    ba2e:	2018      	movs	r0, #24
    ba30:	47b0      	blx	r6
    ba32:	2808      	cmp	r0, #8
    ba34:	d10a      	bne.n	ba4c <ExecuteRxParamSetupReq+0x9c>
    ba36:	0023      	movs	r3, r4
    ba38:	33ac      	adds	r3, #172	; 0xac
    ba3a:	781a      	ldrb	r2, [r3, #0]
    ba3c:	2303      	movs	r3, #3
    ba3e:	4353      	muls	r3, r2
    ba40:	2220      	movs	r2, #32
    ba42:	18e3      	adds	r3, r4, r3
    ba44:	3360      	adds	r3, #96	; 0x60
    ba46:	7999      	ldrb	r1, [r3, #6]
    ba48:	430a      	orrs	r2, r1
    ba4a:	719a      	strb	r2, [r3, #6]
    ba4c:	0023      	movs	r3, r4
    ba4e:	33ac      	adds	r3, #172	; 0xac
    ba50:	781a      	ldrb	r2, [r3, #0]
    ba52:	2303      	movs	r3, #3
    ba54:	4353      	muls	r3, r2
    ba56:	18e3      	adds	r3, r4, r3
    ba58:	3360      	adds	r3, #96	; 0x60
    ba5a:	799e      	ldrb	r6, [r3, #6]
    ba5c:	06f3      	lsls	r3, r6, #27
    ba5e:	d518      	bpl.n	ba92 <ExecuteRxParamSetupReq+0xe2>
    ba60:	0733      	lsls	r3, r6, #28
    ba62:	d516      	bpl.n	ba92 <ExecuteRxParamSetupReq+0xe2>
    ba64:	06b6      	lsls	r6, r6, #26
    ba66:	0ff6      	lsrs	r6, r6, #31
    ba68:	2e01      	cmp	r6, #1
    ba6a:	d112      	bne.n	ba92 <ExecuteRxParamSetupReq+0xe2>
    ba6c:	0023      	movs	r3, r4
    ba6e:	33c2      	adds	r3, #194	; 0xc2
    ba70:	701d      	strb	r5, [r3, #0]
    ba72:	0031      	movs	r1, r6
    ba74:	0030      	movs	r0, r6
    ba76:	4d0b      	ldr	r5, [pc, #44]	; (baa4 <ExecuteRxParamSetupReq+0xf4>)
    ba78:	47a8      	blx	r5
    ba7a:	9900      	ldr	r1, [sp, #0]
    ba7c:	9803      	ldr	r0, [sp, #12]
    ba7e:	4b0a      	ldr	r3, [pc, #40]	; (baa8 <ExecuteRxParamSetupReq+0xf8>)
    ba80:	4798      	blx	r3
    ba82:	2340      	movs	r3, #64	; 0x40
    ba84:	3450      	adds	r4, #80	; 0x50
    ba86:	7862      	ldrb	r2, [r4, #1]
    ba88:	210b      	movs	r1, #11
    ba8a:	4313      	orrs	r3, r2
    ba8c:	7063      	strb	r3, [r4, #1]
    ba8e:	0030      	movs	r0, r6
    ba90:	47a8      	blx	r5
    ba92:	9801      	ldr	r0, [sp, #4]
    ba94:	b005      	add	sp, #20
    ba96:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ba98:	00013dad 	.word	0x00013dad
    ba9c:	00007d21 	.word	0x00007d21
    baa0:	20001a34 	.word	0x20001a34
    baa4:	00007ff9 	.word	0x00007ff9
    baa8:	0000b8e5 	.word	0x0000b8e5

0000baac <ExecuteDutyCycle>:
    baac:	b570      	push	{r4, r5, r6, lr}
    baae:	7803      	ldrb	r3, [r0, #0]
    bab0:	1c46      	adds	r6, r0, #1
    bab2:	2b0f      	cmp	r3, #15
    bab4:	d80f      	bhi.n	bad6 <ExecuteDutyCycle+0x2a>
    bab6:	4c09      	ldr	r4, [pc, #36]	; (badc <ExecuteDutyCycle+0x30>)
    bab8:	210b      	movs	r1, #11
    baba:	0022      	movs	r2, r4
    babc:	2000      	movs	r0, #0
    babe:	3264      	adds	r2, #100	; 0x64
    bac0:	4d07      	ldr	r5, [pc, #28]	; (bae0 <ExecuteDutyCycle+0x34>)
    bac2:	7013      	strb	r3, [r2, #0]
    bac4:	47a8      	blx	r5
    bac6:	2320      	movs	r3, #32
    bac8:	3450      	adds	r4, #80	; 0x50
    baca:	7862      	ldrb	r2, [r4, #1]
    bacc:	210b      	movs	r1, #11
    bace:	4313      	orrs	r3, r2
    bad0:	7063      	strb	r3, [r4, #1]
    bad2:	2001      	movs	r0, #1
    bad4:	47a8      	blx	r5
    bad6:	0030      	movs	r0, r6
    bad8:	bd70      	pop	{r4, r5, r6, pc}
    bada:	46c0      	nop			; (mov r8, r8)
    badc:	20001a34 	.word	0x20001a34
    bae0:	00007ff9 	.word	0x00007ff9

0000bae4 <ExecuteDlChannel>:
    bae4:	b5f0      	push	{r4, r5, r6, r7, lr}
    bae6:	b089      	sub	sp, #36	; 0x24
    bae8:	7805      	ldrb	r5, [r0, #0]
    baea:	ab02      	add	r3, sp, #8
    baec:	1c41      	adds	r1, r0, #1
    baee:	0007      	movs	r7, r0
    baf0:	719d      	strb	r5, [r3, #6]
    baf2:	1d9e      	adds	r6, r3, #6
    baf4:	2204      	movs	r2, #4
    baf6:	4b23      	ldr	r3, [pc, #140]	; (bb84 <ExecuteDlChannel+0xa0>)
    baf8:	a805      	add	r0, sp, #20
    bafa:	4798      	blx	r3
    bafc:	9b05      	ldr	r3, [sp, #20]
    bafe:	a904      	add	r1, sp, #16
    bb00:	021c      	lsls	r4, r3, #8
    bb02:	2364      	movs	r3, #100	; 0x64
    bb04:	0a24      	lsrs	r4, r4, #8
    bb06:	435c      	muls	r4, r3
    bb08:	1d3b      	adds	r3, r7, #4
    bb0a:	9301      	str	r3, [sp, #4]
    bb0c:	2301      	movs	r3, #1
    bb0e:	2015      	movs	r0, #21
    bb10:	704b      	strb	r3, [r1, #1]
    bb12:	4b1d      	ldr	r3, [pc, #116]	; (bb88 <ExecuteDlChannel+0xa4>)
    bb14:	9405      	str	r4, [sp, #20]
    bb16:	700d      	strb	r5, [r1, #0]
    bb18:	4798      	blx	r3
    bb1a:	2808      	cmp	r0, #8
    bb1c:	d12f      	bne.n	bb7e <ExecuteDlChannel+0x9a>
    bb1e:	ab02      	add	r3, sp, #8
    bb20:	1ddd      	adds	r5, r3, #7
    bb22:	2300      	movs	r3, #0
    bb24:	702b      	strb	r3, [r5, #0]
    bb26:	7833      	ldrb	r3, [r6, #0]
    bb28:	af06      	add	r7, sp, #24
    bb2a:	713b      	strb	r3, [r7, #4]
    bb2c:	002a      	movs	r2, r5
    bb2e:	0031      	movs	r1, r6
    bb30:	300e      	adds	r0, #14
    bb32:	4b16      	ldr	r3, [pc, #88]	; (bb8c <ExecuteDlChannel+0xa8>)
    bb34:	9406      	str	r4, [sp, #24]
    bb36:	4798      	blx	r3
    bb38:	280a      	cmp	r0, #10
    bb3a:	d00d      	beq.n	bb58 <ExecuteDlChannel+0x74>
    bb3c:	782a      	ldrb	r2, [r5, #0]
    bb3e:	2a01      	cmp	r2, #1
    bb40:	d10a      	bne.n	bb58 <ExecuteDlChannel+0x74>
    bb42:	4b13      	ldr	r3, [pc, #76]	; (bb90 <ExecuteDlChannel+0xac>)
    bb44:	0019      	movs	r1, r3
    bb46:	31ac      	adds	r1, #172	; 0xac
    bb48:	7808      	ldrb	r0, [r1, #0]
    bb4a:	2103      	movs	r1, #3
    bb4c:	4341      	muls	r1, r0
    bb4e:	185b      	adds	r3, r3, r1
    bb50:	3360      	adds	r3, #96	; 0x60
    bb52:	79d9      	ldrb	r1, [r3, #7]
    bb54:	430a      	orrs	r2, r1
    bb56:	71da      	strb	r2, [r3, #7]
    bb58:	0039      	movs	r1, r7
    bb5a:	2032      	movs	r0, #50	; 0x32
    bb5c:	4b0d      	ldr	r3, [pc, #52]	; (bb94 <ExecuteDlChannel+0xb0>)
    bb5e:	4798      	blx	r3
    bb60:	2808      	cmp	r0, #8
    bb62:	d10c      	bne.n	bb7e <ExecuteDlChannel+0x9a>
    bb64:	4b0a      	ldr	r3, [pc, #40]	; (bb90 <ExecuteDlChannel+0xac>)
    bb66:	001a      	movs	r2, r3
    bb68:	32ac      	adds	r2, #172	; 0xac
    bb6a:	7811      	ldrb	r1, [r2, #0]
    bb6c:	2203      	movs	r2, #3
    bb6e:	434a      	muls	r2, r1
    bb70:	189b      	adds	r3, r3, r2
    bb72:	2280      	movs	r2, #128	; 0x80
    bb74:	3360      	adds	r3, #96	; 0x60
    bb76:	7999      	ldrb	r1, [r3, #6]
    bb78:	4252      	negs	r2, r2
    bb7a:	430a      	orrs	r2, r1
    bb7c:	719a      	strb	r2, [r3, #6]
    bb7e:	9801      	ldr	r0, [sp, #4]
    bb80:	b009      	add	sp, #36	; 0x24
    bb82:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bb84:	00013dad 	.word	0x00013dad
    bb88:	00007d21 	.word	0x00007d21
    bb8c:	00007d05 	.word	0x00007d05
    bb90:	20001a34 	.word	0x20001a34
    bb94:	00007d3d 	.word	0x00007d3d

0000bb98 <ExecuteTxParamSetup>:
    bb98:	220f      	movs	r2, #15
    bb9a:	b513      	push	{r0, r1, r4, lr}
    bb9c:	7803      	ldrb	r3, [r0, #0]
    bb9e:	4c0f      	ldr	r4, [pc, #60]	; (bbdc <ExecuteTxParamSetup+0x44>)
    bba0:	401a      	ands	r2, r3
    bba2:	5ca2      	ldrb	r2, [r4, r2]
    bba4:	2401      	movs	r4, #1
    bba6:	a901      	add	r1, sp, #4
    bba8:	700a      	strb	r2, [r1, #0]
    bbaa:	111a      	asrs	r2, r3, #4
    bbac:	115b      	asrs	r3, r3, #5
    bbae:	4023      	ands	r3, r4
    bbb0:	40a3      	lsls	r3, r4
    bbb2:	4022      	ands	r2, r4
    bbb4:	4313      	orrs	r3, r2
    bbb6:	704b      	strb	r3, [r1, #1]
    bbb8:	1904      	adds	r4, r0, r4
    bbba:	4b09      	ldr	r3, [pc, #36]	; (bbe0 <ExecuteTxParamSetup+0x48>)
    bbbc:	2033      	movs	r0, #51	; 0x33
    bbbe:	4798      	blx	r3
    bbc0:	2808      	cmp	r0, #8
    bbc2:	d009      	beq.n	bbd8 <ExecuteTxParamSetup+0x40>
    bbc4:	4b07      	ldr	r3, [pc, #28]	; (bbe4 <ExecuteTxParamSetup+0x4c>)
    bbc6:	001a      	movs	r2, r3
    bbc8:	32ac      	adds	r2, #172	; 0xac
    bbca:	7811      	ldrb	r1, [r2, #0]
    bbcc:	2203      	movs	r2, #3
    bbce:	434a      	muls	r2, r1
    bbd0:	189b      	adds	r3, r3, r2
    bbd2:	22ff      	movs	r2, #255	; 0xff
    bbd4:	3365      	adds	r3, #101	; 0x65
    bbd6:	701a      	strb	r2, [r3, #0]
    bbd8:	0020      	movs	r0, r4
    bbda:	bd16      	pop	{r1, r2, r4, pc}
    bbdc:	0001b9e6 	.word	0x0001b9e6
    bbe0:	00007d3d 	.word	0x00007d3d
    bbe4:	20001a34 	.word	0x20001a34

0000bbe8 <ExecuteLinkAdr>:
    bbe8:	220f      	movs	r2, #15
    bbea:	b5f0      	push	{r4, r5, r6, r7, lr}
    bbec:	0005      	movs	r5, r0
    bbee:	7803      	ldrb	r3, [r0, #0]
    bbf0:	b087      	sub	sp, #28
    bbf2:	401a      	ands	r2, r3
    bbf4:	a903      	add	r1, sp, #12
    bbf6:	700a      	strb	r2, [r1, #0]
    bbf8:	aa02      	add	r2, sp, #8
    bbfa:	1d94      	adds	r4, r2, #6
    bbfc:	1d57      	adds	r7, r2, #5
    bbfe:	091b      	lsrs	r3, r3, #4
    bc00:	1c41      	adds	r1, r0, #1
    bc02:	703b      	strb	r3, [r7, #0]
    bc04:	2202      	movs	r2, #2
    bc06:	0020      	movs	r0, r4
    bc08:	4b3e      	ldr	r3, [pc, #248]	; (bd04 <ExecuteLinkAdr+0x11c>)
    bc0a:	4798      	blx	r3
    bc0c:	466a      	mov	r2, sp
    bc0e:	1d2b      	adds	r3, r5, #4
    bc10:	9301      	str	r3, [sp, #4]
    bc12:	8823      	ldrh	r3, [r4, #0]
    bc14:	2424      	movs	r4, #36	; 0x24
    bc16:	2101      	movs	r1, #1
    bc18:	9300      	str	r3, [sp, #0]
    bc1a:	8812      	ldrh	r2, [r2, #0]
    bc1c:	ab02      	add	r3, sp, #8
    bc1e:	815a      	strh	r2, [r3, #10]
    bc20:	78ea      	ldrb	r2, [r5, #3]
    bc22:	4e39      	ldr	r6, [pc, #228]	; (bd08 <ExecuteLinkAdr+0x120>)
    bc24:	0652      	lsls	r2, r2, #25
    bc26:	0f52      	lsrs	r2, r2, #29
    bc28:	34ff      	adds	r4, #255	; 0xff
    bc2a:	721a      	strb	r2, [r3, #8]
    bc2c:	5d33      	ldrb	r3, [r6, r4]
    bc2e:	2036      	movs	r0, #54	; 0x36
    bc30:	438b      	bics	r3, r1
    bc32:	1849      	adds	r1, r1, r1
    bc34:	438b      	bics	r3, r1
    bc36:	3102      	adds	r1, #2
    bc38:	438b      	bics	r3, r1
    bc3a:	5533      	strb	r3, [r6, r4]
    bc3c:	466b      	mov	r3, sp
    bc3e:	881b      	ldrh	r3, [r3, #0]
    bc40:	a905      	add	r1, sp, #20
    bc42:	804b      	strh	r3, [r1, #2]
    bc44:	4b31      	ldr	r3, [pc, #196]	; (bd0c <ExecuteLinkAdr+0x124>)
    bc46:	700a      	strb	r2, [r1, #0]
    bc48:	4798      	blx	r3
    bc4a:	2808      	cmp	r0, #8
    bc4c:	d11c      	bne.n	bc88 <ExecuteLinkAdr+0xa0>
    bc4e:	2201      	movs	r2, #1
    bc50:	5d33      	ldrb	r3, [r6, r4]
    bc52:	a904      	add	r1, sp, #16
    bc54:	4313      	orrs	r3, r2
    bc56:	5533      	strb	r3, [r6, r4]
    bc58:	aa02      	add	r2, sp, #8
    bc5a:	4b2d      	ldr	r3, [pc, #180]	; (bd10 <ExecuteLinkAdr+0x128>)
    bc5c:	300b      	adds	r0, #11
    bc5e:	4798      	blx	r3
    bc60:	0039      	movs	r1, r7
    bc62:	2010      	movs	r0, #16
    bc64:	4b29      	ldr	r3, [pc, #164]	; (bd0c <ExecuteLinkAdr+0x124>)
    bc66:	4798      	blx	r3
    bc68:	2808      	cmp	r0, #8
    bc6a:	d10d      	bne.n	bc88 <ExecuteLinkAdr+0xa0>
    bc6c:	ab02      	add	r3, sp, #8
    bc6e:	781b      	ldrb	r3, [r3, #0]
    bc70:	7839      	ldrb	r1, [r7, #0]
    bc72:	071a      	lsls	r2, r3, #28
    bc74:	0f12      	lsrs	r2, r2, #28
    bc76:	4291      	cmp	r1, r2
    bc78:	db06      	blt.n	bc88 <ExecuteLinkAdr+0xa0>
    bc7a:	091b      	lsrs	r3, r3, #4
    bc7c:	4299      	cmp	r1, r3
    bc7e:	dc03      	bgt.n	bc88 <ExecuteLinkAdr+0xa0>
    bc80:	2202      	movs	r2, #2
    bc82:	5d33      	ldrb	r3, [r6, r4]
    bc84:	4313      	orrs	r3, r2
    bc86:	5533      	strb	r3, [r6, r4]
    bc88:	ae03      	add	r6, sp, #12
    bc8a:	4b20      	ldr	r3, [pc, #128]	; (bd0c <ExecuteLinkAdr+0x124>)
    bc8c:	0031      	movs	r1, r6
    bc8e:	201d      	movs	r0, #29
    bc90:	4798      	blx	r3
    bc92:	4b1d      	ldr	r3, [pc, #116]	; (bd08 <ExecuteLinkAdr+0x120>)
    bc94:	2808      	cmp	r0, #8
    bc96:	d103      	bne.n	bca0 <ExecuteLinkAdr+0xb8>
    bc98:	2204      	movs	r2, #4
    bc9a:	5d19      	ldrb	r1, [r3, r4]
    bc9c:	430a      	orrs	r2, r1
    bc9e:	551a      	strb	r2, [r3, r4]
    bca0:	2207      	movs	r2, #7
    bca2:	5d18      	ldrb	r0, [r3, r4]
    bca4:	4010      	ands	r0, r2
    bca6:	4290      	cmp	r0, r2
    bca8:	d122      	bne.n	bcf0 <ExecuteLinkAdr+0x108>
    bcaa:	001a      	movs	r2, r3
    bcac:	4669      	mov	r1, sp
    bcae:	3228      	adds	r2, #40	; 0x28
    bcb0:	7809      	ldrb	r1, [r1, #0]
    bcb2:	32ff      	adds	r2, #255	; 0xff
    bcb4:	7011      	strb	r1, [r2, #0]
    bcb6:	9900      	ldr	r1, [sp, #0]
    bcb8:	2470      	movs	r4, #112	; 0x70
    bcba:	0a09      	lsrs	r1, r1, #8
    bcbc:	7051      	strb	r1, [r2, #1]
    bcbe:	2292      	movs	r2, #146	; 0x92
    bcc0:	7839      	ldrb	r1, [r7, #0]
    bcc2:	0052      	lsls	r2, r2, #1
    bcc4:	5499      	strb	r1, [r3, r2]
    bcc6:	212a      	movs	r1, #42	; 0x2a
    bcc8:	78ea      	ldrb	r2, [r5, #3]
    bcca:	31ff      	adds	r1, #255	; 0xff
    bccc:	0912      	lsrs	r2, r2, #4
    bcce:	4002      	ands	r2, r0
    bcd0:	5c58      	ldrb	r0, [r3, r1]
    bcd2:	0112      	lsls	r2, r2, #4
    bcd4:	43a0      	bics	r0, r4
    bcd6:	4302      	orrs	r2, r0
    bcd8:	545a      	strb	r2, [r3, r1]
    bcda:	78e8      	ldrb	r0, [r5, #3]
    bcdc:	3c61      	subs	r4, #97	; 0x61
    bcde:	b2d2      	uxtb	r2, r2
    bce0:	4020      	ands	r0, r4
    bce2:	43a2      	bics	r2, r4
    bce4:	4302      	orrs	r2, r0
    bce6:	545a      	strb	r2, [r3, r1]
    bce8:	2226      	movs	r2, #38	; 0x26
    bcea:	7831      	ldrb	r1, [r6, #0]
    bcec:	32ff      	adds	r2, #255	; 0xff
    bcee:	5499      	strb	r1, [r3, r2]
    bcf0:	2293      	movs	r2, #147	; 0x93
    bcf2:	4905      	ldr	r1, [pc, #20]	; (bd08 <ExecuteLinkAdr+0x120>)
    bcf4:	0052      	lsls	r2, r2, #1
    bcf6:	5c8b      	ldrb	r3, [r1, r2]
    bcf8:	9801      	ldr	r0, [sp, #4]
    bcfa:	3301      	adds	r3, #1
    bcfc:	548b      	strb	r3, [r1, r2]
    bcfe:	b007      	add	sp, #28
    bd00:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bd02:	46c0      	nop			; (mov r8, r8)
    bd04:	00013dad 	.word	0x00013dad
    bd08:	20001a34 	.word	0x20001a34
    bd0c:	00007d21 	.word	0x00007d21
    bd10:	00007d05 	.word	0x00007d05

0000bd14 <PrepareJoinRequestFrame>:
    bd14:	2210      	movs	r2, #16
    bd16:	b573      	push	{r0, r1, r4, r5, r6, lr}
    bd18:	4d1b      	ldr	r5, [pc, #108]	; (bd88 <PrepareJoinRequestFrame+0x74>)
    bd1a:	4b1c      	ldr	r3, [pc, #112]	; (bd8c <PrepareJoinRequestFrame+0x78>)
    bd1c:	32ff      	adds	r2, #255	; 0xff
    bd1e:	2100      	movs	r1, #0
    bd20:	0028      	movs	r0, r5
    bd22:	4798      	blx	r3
    bd24:	2300      	movs	r3, #0
    bd26:	203c      	movs	r0, #60	; 0x3c
    bd28:	4c19      	ldr	r4, [pc, #100]	; (bd90 <PrepareJoinRequestFrame+0x7c>)
    bd2a:	702b      	strb	r3, [r5, #0]
    bd2c:	1ac1      	subs	r1, r0, r3
    bd2e:	5c61      	ldrb	r1, [r4, r1]
    bd30:	18ea      	adds	r2, r5, r3
    bd32:	3301      	adds	r3, #1
    bd34:	7051      	strb	r1, [r2, #1]
    bd36:	2b08      	cmp	r3, #8
    bd38:	d1f8      	bne.n	bd2c <PrepareJoinRequestFrame+0x18>
    bd3a:	2300      	movs	r3, #0
    bd3c:	2044      	movs	r0, #68	; 0x44
    bd3e:	1ac1      	subs	r1, r0, r3
    bd40:	5c61      	ldrb	r1, [r4, r1]
    bd42:	18ea      	adds	r2, r5, r3
    bd44:	3301      	adds	r3, #1
    bd46:	7251      	strb	r1, [r2, #9]
    bd48:	2b08      	cmp	r3, #8
    bd4a:	d1f8      	bne.n	bd3e <PrepareJoinRequestFrame+0x2a>
    bd4c:	4b11      	ldr	r3, [pc, #68]	; (bd94 <PrepareJoinRequestFrame+0x80>)
    bd4e:	4798      	blx	r3
    bd50:	4b11      	ldr	r3, [pc, #68]	; (bd98 <PrepareJoinRequestFrame+0x84>)
    bd52:	4912      	ldr	r1, [pc, #72]	; (bd9c <PrepareJoinRequestFrame+0x88>)
    bd54:	4798      	blx	r3
    bd56:	3498      	adds	r4, #152	; 0x98
    bd58:	8021      	strh	r1, [r4, #0]
    bd5a:	2202      	movs	r2, #2
    bd5c:	0021      	movs	r1, r4
    bd5e:	4810      	ldr	r0, [pc, #64]	; (bda0 <PrepareJoinRequestFrame+0x8c>)
    bd60:	4c10      	ldr	r4, [pc, #64]	; (bda4 <PrepareJoinRequestFrame+0x90>)
    bd62:	47a0      	blx	r4
    bd64:	4e10      	ldr	r6, [pc, #64]	; (bda8 <PrepareJoinRequestFrame+0x94>)
    bd66:	2313      	movs	r3, #19
    bd68:	0031      	movs	r1, r6
    bd6a:	002a      	movs	r2, r5
    bd6c:	480f      	ldr	r0, [pc, #60]	; (bdac <PrepareJoinRequestFrame+0x98>)
    bd6e:	4d10      	ldr	r5, [pc, #64]	; (bdb0 <PrepareJoinRequestFrame+0x9c>)
    bd70:	47a8      	blx	r5
    bd72:	0031      	movs	r1, r6
    bd74:	2204      	movs	r2, #4
    bd76:	a801      	add	r0, sp, #4
    bd78:	47a0      	blx	r4
    bd7a:	2204      	movs	r2, #4
    bd7c:	a901      	add	r1, sp, #4
    bd7e:	480d      	ldr	r0, [pc, #52]	; (bdb4 <PrepareJoinRequestFrame+0xa0>)
    bd80:	47a0      	blx	r4
    bd82:	2017      	movs	r0, #23
    bd84:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    bd86:	46c0      	nop			; (mov r8, r8)
    bd88:	20001b61 	.word	0x20001b61
    bd8c:	00013e31 	.word	0x00013e31
    bd90:	20001a34 	.word	0x20001a34
    bd94:	00013fb1 	.word	0x00013fb1
    bd98:	00010ee5 	.word	0x00010ee5
    bd9c:	0000ffff 	.word	0x0000ffff
    bda0:	20001b72 	.word	0x20001b72
    bda4:	00013dad 	.word	0x00013dad
    bda8:	20001088 	.word	0x20001088
    bdac:	20001a59 	.word	0x20001a59
    bdb0:	0000e9c1 	.word	0x0000e9c1
    bdb4:	20001b74 	.word	0x20001b74

0000bdb8 <ConfigureRadioRx>:
    bdb8:	b5f0      	push	{r4, r5, r6, r7, lr}
    bdba:	b087      	sub	sp, #28
    bdbc:	466b      	mov	r3, sp
    bdbe:	2600      	movs	r6, #0
    bdc0:	1ddc      	adds	r4, r3, #7
    bdc2:	71d8      	strb	r0, [r3, #7]
    bdc4:	729e      	strb	r6, [r3, #10]
    bdc6:	466a      	mov	r2, sp
    bdc8:	2301      	movs	r3, #1
    bdca:	72d3      	strb	r3, [r2, #11]
    bdcc:	2215      	movs	r2, #21
    bdce:	ad03      	add	r5, sp, #12
    bdd0:	4f11      	ldr	r7, [pc, #68]	; (be18 <ConfigureRadioRx+0x60>)
    bdd2:	9100      	str	r1, [sp, #0]
    bdd4:	446a      	add	r2, sp
    bdd6:	0021      	movs	r1, r4
    bdd8:	2021      	movs	r0, #33	; 0x21
    bdda:	80ae      	strh	r6, [r5, #4]
    bddc:	47b8      	blx	r7
    bdde:	2216      	movs	r2, #22
    bde0:	0021      	movs	r1, r4
    bde2:	446a      	add	r2, sp
    bde4:	2022      	movs	r0, #34	; 0x22
    bde6:	47b8      	blx	r7
    bde8:	2217      	movs	r2, #23
    bdea:	0021      	movs	r1, r4
    bdec:	446a      	add	r2, sp
    bdee:	2023      	movs	r0, #35	; 0x23
    bdf0:	47b8      	blx	r7
    bdf2:	9b00      	ldr	r3, [sp, #0]
    bdf4:	0028      	movs	r0, r5
    bdf6:	9303      	str	r3, [sp, #12]
    bdf8:	4b08      	ldr	r3, [pc, #32]	; (be1c <ConfigureRadioRx+0x64>)
    bdfa:	80ae      	strh	r6, [r5, #4]
    bdfc:	4798      	blx	r3
    bdfe:	230a      	movs	r3, #10
    be00:	446b      	add	r3, sp
    be02:	0019      	movs	r1, r3
    be04:	4c06      	ldr	r4, [pc, #24]	; (be20 <ConfigureRadioRx+0x68>)
    be06:	2014      	movs	r0, #20
    be08:	47a0      	blx	r4
    be0a:	230b      	movs	r3, #11
    be0c:	446b      	add	r3, sp
    be0e:	0019      	movs	r1, r3
    be10:	2006      	movs	r0, #6
    be12:	47a0      	blx	r4
    be14:	b007      	add	sp, #28
    be16:	bdf0      	pop	{r4, r5, r6, r7, pc}
    be18:	00007d05 	.word	0x00007d05
    be1c:	0000b3dd 	.word	0x0000b3dd
    be20:	0000f269 	.word	0x0000f269

0000be24 <LorawanReceiveWindow1Callback>:
    be24:	b537      	push	{r0, r1, r2, r4, r5, lr}
    be26:	4c18      	ldr	r4, [pc, #96]	; (be88 <LorawanReceiveWindow1Callback+0x64>)
    be28:	0023      	movs	r3, r4
    be2a:	3350      	adds	r3, #80	; 0x50
    be2c:	781b      	ldrb	r3, [r3, #0]
    be2e:	b25a      	sxtb	r2, r3
    be30:	2a00      	cmp	r2, #0
    be32:	db28      	blt.n	be86 <LorawanReceiveWindow1Callback+0x62>
    be34:	0022      	movs	r2, r4
    be36:	32c8      	adds	r2, #200	; 0xc8
    be38:	7812      	ldrb	r2, [r2, #0]
    be3a:	2a04      	cmp	r2, #4
    be3c:	d103      	bne.n	be46 <LorawanReceiveWindow1Callback+0x22>
    be3e:	07db      	lsls	r3, r3, #31
    be40:	d501      	bpl.n	be46 <LorawanReceiveWindow1Callback+0x22>
    be42:	4b12      	ldr	r3, [pc, #72]	; (be8c <LorawanReceiveWindow1Callback+0x68>)
    be44:	4798      	blx	r3
    be46:	0021      	movs	r1, r4
    be48:	220e      	movs	r2, #14
    be4a:	3150      	adds	r1, #80	; 0x50
    be4c:	780b      	ldrb	r3, [r1, #0]
    be4e:	ad01      	add	r5, sp, #4
    be50:	4393      	bics	r3, r2
    be52:	001a      	movs	r2, r3
    be54:	2306      	movs	r3, #6
    be56:	4313      	orrs	r3, r2
    be58:	0022      	movs	r2, r4
    be5a:	700b      	strb	r3, [r1, #0]
    be5c:	3248      	adds	r2, #72	; 0x48
    be5e:	6c63      	ldr	r3, [r4, #68]	; 0x44
    be60:	7811      	ldrb	r1, [r2, #0]
    be62:	0a1b      	lsrs	r3, r3, #8
    be64:	3449      	adds	r4, #73	; 0x49
    be66:	0609      	lsls	r1, r1, #24
    be68:	4319      	orrs	r1, r3
    be6a:	7820      	ldrb	r0, [r4, #0]
    be6c:	4b08      	ldr	r3, [pc, #32]	; (be90 <LorawanReceiveWindow1Callback+0x6c>)
    be6e:	4798      	blx	r3
    be70:	2300      	movs	r3, #0
    be72:	702b      	strb	r3, [r5, #0]
    be74:	466b      	mov	r3, sp
    be76:	0021      	movs	r1, r4
    be78:	1d9a      	adds	r2, r3, #6
    be7a:	2003      	movs	r0, #3
    be7c:	4b05      	ldr	r3, [pc, #20]	; (be94 <LorawanReceiveWindow1Callback+0x70>)
    be7e:	4798      	blx	r3
    be80:	0028      	movs	r0, r5
    be82:	4b05      	ldr	r3, [pc, #20]	; (be98 <LorawanReceiveWindow1Callback+0x74>)
    be84:	4798      	blx	r3
    be86:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    be88:	20001a34 	.word	0x20001a34
    be8c:	0000eb89 	.word	0x0000eb89
    be90:	0000bdb9 	.word	0x0000bdb9
    be94:	00007d05 	.word	0x00007d05
    be98:	00010599 	.word	0x00010599

0000be9c <ConfigureRadioTx>:
    be9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    be9e:	2517      	movs	r5, #23
    bea0:	2300      	movs	r3, #0
    bea2:	2616      	movs	r6, #22
    bea4:	2701      	movs	r7, #1
    bea6:	b087      	sub	sp, #28
    bea8:	ac01      	add	r4, sp, #4
    beaa:	446d      	add	r5, sp
    beac:	9001      	str	r0, [sp, #4]
    beae:	702b      	strb	r3, [r5, #0]
    beb0:	0020      	movs	r0, r4
    beb2:	4b10      	ldr	r3, [pc, #64]	; (bef4 <ConfigureRadioTx+0x58>)
    beb4:	446e      	add	r6, sp
    beb6:	9102      	str	r1, [sp, #8]
    beb8:	9203      	str	r2, [sp, #12]
    beba:	7037      	strb	r7, [r6, #0]
    bebc:	4798      	blx	r3
    bebe:	79e3      	ldrb	r3, [r4, #7]
    bec0:	4c0d      	ldr	r4, [pc, #52]	; (bef8 <ConfigureRadioTx+0x5c>)
    bec2:	2b00      	cmp	r3, #0
    bec4:	d00b      	beq.n	bede <ConfigureRadioTx+0x42>
    bec6:	2391      	movs	r3, #145	; 0x91
    bec8:	4a0c      	ldr	r2, [pc, #48]	; (befc <ConfigureRadioTx+0x60>)
    beca:	005b      	lsls	r3, r3, #1
    becc:	54d7      	strb	r7, [r2, r3]
    bece:	490c      	ldr	r1, [pc, #48]	; (bf00 <ConfigureRadioTx+0x64>)
    bed0:	200b      	movs	r0, #11
    bed2:	4b0c      	ldr	r3, [pc, #48]	; (bf04 <ConfigureRadioTx+0x68>)
    bed4:	4798      	blx	r3
    bed6:	210a      	movs	r1, #10
    bed8:	200b      	movs	r0, #11
    beda:	4469      	add	r1, sp
    bedc:	47a0      	blx	r4
    bede:	a903      	add	r1, sp, #12
    bee0:	2004      	movs	r0, #4
    bee2:	47a0      	blx	r4
    bee4:	0031      	movs	r1, r6
    bee6:	2014      	movs	r0, #20
    bee8:	47a0      	blx	r4
    beea:	0029      	movs	r1, r5
    beec:	2006      	movs	r0, #6
    beee:	47a0      	blx	r4
    bef0:	b007      	add	sp, #28
    bef2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    bef4:	0000b3dd 	.word	0x0000b3dd
    bef8:	0000f269 	.word	0x0000f269
    befc:	20001a34 	.word	0x20001a34
    bf00:	20001b55 	.word	0x20001b55
    bf04:	0000f17d 	.word	0x0000f17d

0000bf08 <LorawanGetChAndInitiateRadioTransmit>:
    bf08:	2301      	movs	r3, #1
    bf0a:	b530      	push	{r4, r5, lr}
    bf0c:	4c46      	ldr	r4, [pc, #280]	; (c028 <LorawanGetChAndInitiateRadioTransmit+0x120>)
    bf0e:	b089      	sub	sp, #36	; 0x24
    bf10:	a902      	add	r1, sp, #8
    bf12:	700b      	strb	r3, [r1, #0]
    bf14:	0023      	movs	r3, r4
    bf16:	33b5      	adds	r3, #181	; 0xb5
    bf18:	781b      	ldrb	r3, [r3, #0]
    bf1a:	704b      	strb	r3, [r1, #1]
    bf1c:	0023      	movs	r3, r4
    bf1e:	33b3      	adds	r3, #179	; 0xb3
    bf20:	781b      	ldrb	r3, [r3, #0]
    bf22:	708b      	strb	r3, [r1, #2]
    bf24:	0023      	movs	r3, r4
    bf26:	33c8      	adds	r3, #200	; 0xc8
    bf28:	781b      	ldrb	r3, [r3, #0]
    bf2a:	2b01      	cmp	r3, #1
    bf2c:	d108      	bne.n	bf40 <LorawanGetChAndInitiateRadioTransmit+0x38>
    bf2e:	0020      	movs	r0, r4
    bf30:	220e      	movs	r2, #14
    bf32:	3050      	adds	r0, #80	; 0x50
    bf34:	7803      	ldrb	r3, [r0, #0]
    bf36:	4393      	bics	r3, r2
    bf38:	001a      	movs	r2, r3
    bf3a:	230c      	movs	r3, #12
    bf3c:	4313      	orrs	r3, r2
    bf3e:	7003      	strb	r3, [r0, #0]
    bf40:	aa05      	add	r2, sp, #20
    bf42:	202d      	movs	r0, #45	; 0x2d
    bf44:	4d39      	ldr	r5, [pc, #228]	; (c02c <LorawanGetChAndInitiateRadioTransmit+0x124>)
    bf46:	47a8      	blx	r5
    bf48:	0023      	movs	r3, r4
    bf4a:	2808      	cmp	r0, #8
    bf4c:	d132      	bne.n	bfb4 <LorawanGetChAndInitiateRadioTransmit+0xac>
    bf4e:	33c8      	adds	r3, #200	; 0xc8
    bf50:	781b      	ldrb	r3, [r3, #0]
    bf52:	ad03      	add	r5, sp, #12
    bf54:	2b04      	cmp	r3, #4
    bf56:	d104      	bne.n	bf62 <LorawanGetChAndInitiateRadioTransmit+0x5a>
    bf58:	3b03      	subs	r3, #3
    bf5a:	702b      	strb	r3, [r5, #0]
    bf5c:	0028      	movs	r0, r5
    bf5e:	4b34      	ldr	r3, [pc, #208]	; (c030 <LorawanGetChAndInitiateRadioTransmit+0x128>)
    bf60:	4798      	blx	r3
    bf62:	9805      	ldr	r0, [sp, #20]
    bf64:	4b33      	ldr	r3, [pc, #204]	; (c034 <LorawanGetChAndInitiateRadioTransmit+0x12c>)
    bf66:	9906      	ldr	r1, [sp, #24]
    bf68:	9a07      	ldr	r2, [sp, #28]
    bf6a:	4798      	blx	r3
    bf6c:	0023      	movs	r3, r4
    bf6e:	339a      	adds	r3, #154	; 0x9a
    bf70:	881b      	ldrh	r3, [r3, #0]
    bf72:	0028      	movs	r0, r5
    bf74:	702b      	strb	r3, [r5, #0]
    bf76:	4b30      	ldr	r3, [pc, #192]	; (c038 <LorawanGetChAndInitiateRadioTransmit+0x130>)
    bf78:	606b      	str	r3, [r5, #4]
    bf7a:	4b30      	ldr	r3, [pc, #192]	; (c03c <LorawanGetChAndInitiateRadioTransmit+0x134>)
    bf7c:	4798      	blx	r3
    bf7e:	2800      	cmp	r0, #0
    bf80:	d109      	bne.n	bf96 <LorawanGetChAndInitiateRadioTransmit+0x8e>
    bf82:	220e      	movs	r2, #14
    bf84:	3450      	adds	r4, #80	; 0x50
    bf86:	7823      	ldrb	r3, [r4, #0]
    bf88:	4393      	bics	r3, r2
    bf8a:	001a      	movs	r2, r3
    bf8c:	2302      	movs	r3, #2
    bf8e:	4313      	orrs	r3, r2
    bf90:	7023      	strb	r3, [r4, #0]
    bf92:	b009      	add	sp, #36	; 0x24
    bf94:	bd30      	pop	{r4, r5, pc}
    bf96:	232c      	movs	r3, #44	; 0x2c
    bf98:	2200      	movs	r2, #0
    bf9a:	33ff      	adds	r3, #255	; 0xff
    bf9c:	5ce3      	ldrb	r3, [r4, r3]
    bf9e:	4928      	ldr	r1, [pc, #160]	; (c040 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    bfa0:	34c7      	adds	r4, #199	; 0xc7
    bfa2:	4359      	muls	r1, r3
    bfa4:	4b27      	ldr	r3, [pc, #156]	; (c044 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    bfa6:	7820      	ldrb	r0, [r4, #0]
    bfa8:	18c9      	adds	r1, r1, r3
    bfaa:	4b27      	ldr	r3, [pc, #156]	; (c048 <LorawanGetChAndInitiateRadioTransmit+0x140>)
    bfac:	9200      	str	r2, [sp, #0]
    bfae:	4c27      	ldr	r4, [pc, #156]	; (c04c <LorawanGetChAndInitiateRadioTransmit+0x144>)
    bfb0:	47a0      	blx	r4
    bfb2:	e7ee      	b.n	bf92 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    bfb4:	33e4      	adds	r3, #228	; 0xe4
    bfb6:	781b      	ldrb	r3, [r3, #0]
    bfb8:	079a      	lsls	r2, r3, #30
    bfba:	d516      	bpl.n	bfea <LorawanGetChAndInitiateRadioTransmit+0xe2>
    bfbc:	aa03      	add	r2, sp, #12
    bfbe:	4924      	ldr	r1, [pc, #144]	; (c050 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    bfc0:	2024      	movs	r0, #36	; 0x24
    bfc2:	47a8      	blx	r5
    bfc4:	9b03      	ldr	r3, [sp, #12]
    bfc6:	1c5a      	adds	r2, r3, #1
    bfc8:	d001      	beq.n	bfce <LorawanGetChAndInitiateRadioTransmit+0xc6>
    bfca:	3314      	adds	r3, #20
    bfcc:	9303      	str	r3, [sp, #12]
    bfce:	232c      	movs	r3, #44	; 0x2c
    bfd0:	21fa      	movs	r1, #250	; 0xfa
    bfd2:	33ff      	adds	r3, #255	; 0xff
    bfd4:	5ce3      	ldrb	r3, [r4, r3]
    bfd6:	9a03      	ldr	r2, [sp, #12]
    bfd8:	0089      	lsls	r1, r1, #2
    bfda:	1ad3      	subs	r3, r2, r3
    bfdc:	2200      	movs	r2, #0
    bfde:	4359      	muls	r1, r3
    bfe0:	34bd      	adds	r4, #189	; 0xbd
    bfe2:	7820      	ldrb	r0, [r4, #0]
    bfe4:	9200      	str	r2, [sp, #0]
    bfe6:	4b1b      	ldr	r3, [pc, #108]	; (c054 <LorawanGetChAndInitiateRadioTransmit+0x14c>)
    bfe8:	e7e1      	b.n	bfae <LorawanGetChAndInitiateRadioTransmit+0xa6>
    bfea:	075b      	lsls	r3, r3, #29
    bfec:	d508      	bpl.n	c000 <LorawanGetChAndInitiateRadioTransmit+0xf8>
    bfee:	aa03      	add	r2, sp, #12
    bff0:	4917      	ldr	r1, [pc, #92]	; (c050 <LorawanGetChAndInitiateRadioTransmit+0x148>)
    bff2:	2031      	movs	r0, #49	; 0x31
    bff4:	47a8      	blx	r5
    bff6:	9b03      	ldr	r3, [sp, #12]
    bff8:	1c5a      	adds	r2, r3, #1
    bffa:	d0e8      	beq.n	bfce <LorawanGetChAndInitiateRadioTransmit+0xc6>
    bffc:	3301      	adds	r3, #1
    bffe:	e7e5      	b.n	bfcc <LorawanGetChAndInitiateRadioTransmit+0xc4>
    c000:	0023      	movs	r3, r4
    c002:	2201      	movs	r2, #1
    c004:	3360      	adds	r3, #96	; 0x60
    c006:	781b      	ldrb	r3, [r3, #0]
    c008:	401a      	ands	r2, r3
    c00a:	d109      	bne.n	c020 <LorawanGetChAndInitiateRadioTransmit+0x118>
    c00c:	232c      	movs	r3, #44	; 0x2c
    c00e:	33ff      	adds	r3, #255	; 0xff
    c010:	5ce3      	ldrb	r3, [r4, r3]
    c012:	490b      	ldr	r1, [pc, #44]	; (c040 <LorawanGetChAndInitiateRadioTransmit+0x138>)
    c014:	34bd      	adds	r4, #189	; 0xbd
    c016:	4359      	muls	r1, r3
    c018:	4b0a      	ldr	r3, [pc, #40]	; (c044 <LorawanGetChAndInitiateRadioTransmit+0x13c>)
    c01a:	7820      	ldrb	r0, [r4, #0]
    c01c:	18c9      	adds	r1, r1, r3
    c01e:	e7e1      	b.n	bfe4 <LorawanGetChAndInitiateRadioTransmit+0xdc>
    c020:	4b0d      	ldr	r3, [pc, #52]	; (c058 <LorawanGetChAndInitiateRadioTransmit+0x150>)
    c022:	4798      	blx	r3
    c024:	e7b5      	b.n	bf92 <LorawanGetChAndInitiateRadioTransmit+0x8a>
    c026:	46c0      	nop			; (mov r8, r8)
    c028:	20001a34 	.word	0x20001a34
    c02c:	00007d05 	.word	0x00007d05
    c030:	00010599 	.word	0x00010599
    c034:	0000be9d 	.word	0x0000be9d
    c038:	20001b71 	.word	0x20001b71
    c03c:	0000fbb9 	.word	0x0000fbb9
    c040:	fffffc18 	.word	0xfffffc18
    c044:	001e8480 	.word	0x001e8480
    c048:	0000c05d 	.word	0x0000c05d
    c04c:	00008ebd 	.word	0x00008ebd
    c050:	20001ae7 	.word	0x20001ae7
    c054:	0000c111 	.word	0x0000c111
    c058:	0000b895 	.word	0x0000b895

0000c05c <TransmissionErrorCallback>:
    c05c:	b530      	push	{r4, r5, lr}
    c05e:	4c22      	ldr	r4, [pc, #136]	; (c0e8 <TransmissionErrorCallback+0x8c>)
    c060:	2501      	movs	r5, #1
    c062:	0023      	movs	r3, r4
    c064:	b08b      	sub	sp, #44	; 0x2c
    c066:	a903      	add	r1, sp, #12
    c068:	700d      	strb	r5, [r1, #0]
    c06a:	33b5      	adds	r3, #181	; 0xb5
    c06c:	781b      	ldrb	r3, [r3, #0]
    c06e:	aa07      	add	r2, sp, #28
    c070:	704b      	strb	r3, [r1, #1]
    c072:	0023      	movs	r3, r4
    c074:	33b3      	adds	r3, #179	; 0xb3
    c076:	781b      	ldrb	r3, [r3, #0]
    c078:	202d      	movs	r0, #45	; 0x2d
    c07a:	708b      	strb	r3, [r1, #2]
    c07c:	4b1b      	ldr	r3, [pc, #108]	; (c0ec <TransmissionErrorCallback+0x90>)
    c07e:	4798      	blx	r3
    c080:	2808      	cmp	r0, #8
    c082:	d121      	bne.n	c0c8 <TransmissionErrorCallback+0x6c>
    c084:	a804      	add	r0, sp, #16
    c086:	4b1a      	ldr	r3, [pc, #104]	; (c0f0 <TransmissionErrorCallback+0x94>)
    c088:	7005      	strb	r5, [r0, #0]
    c08a:	4798      	blx	r3
    c08c:	9807      	ldr	r0, [sp, #28]
    c08e:	4b19      	ldr	r3, [pc, #100]	; (c0f4 <TransmissionErrorCallback+0x98>)
    c090:	9908      	ldr	r1, [sp, #32]
    c092:	9a09      	ldr	r2, [sp, #36]	; 0x24
    c094:	4798      	blx	r3
    c096:	0023      	movs	r3, r4
    c098:	339a      	adds	r3, #154	; 0x9a
    c09a:	881b      	ldrh	r3, [r3, #0]
    c09c:	a805      	add	r0, sp, #20
    c09e:	7003      	strb	r3, [r0, #0]
    c0a0:	4b15      	ldr	r3, [pc, #84]	; (c0f8 <TransmissionErrorCallback+0x9c>)
    c0a2:	6043      	str	r3, [r0, #4]
    c0a4:	4b15      	ldr	r3, [pc, #84]	; (c0fc <TransmissionErrorCallback+0xa0>)
    c0a6:	4798      	blx	r3
    c0a8:	2800      	cmp	r0, #0
    c0aa:	d01b      	beq.n	c0e4 <TransmissionErrorCallback+0x88>
    c0ac:	0023      	movs	r3, r4
    c0ae:	33c8      	adds	r3, #200	; 0xc8
    c0b0:	781b      	ldrb	r3, [r3, #0]
    c0b2:	42ab      	cmp	r3, r5
    c0b4:	d108      	bne.n	c0c8 <TransmissionErrorCallback+0x6c>
    c0b6:	0021      	movs	r1, r4
    c0b8:	220e      	movs	r2, #14
    c0ba:	3150      	adds	r1, #80	; 0x50
    c0bc:	780b      	ldrb	r3, [r1, #0]
    c0be:	4393      	bics	r3, r2
    c0c0:	001a      	movs	r2, r3
    c0c2:	230c      	movs	r3, #12
    c0c4:	4313      	orrs	r3, r2
    c0c6:	700b      	strb	r3, [r1, #0]
    c0c8:	232c      	movs	r3, #44	; 0x2c
    c0ca:	2200      	movs	r2, #0
    c0cc:	33ff      	adds	r3, #255	; 0xff
    c0ce:	5ce3      	ldrb	r3, [r4, r3]
    c0d0:	490b      	ldr	r1, [pc, #44]	; (c100 <TransmissionErrorCallback+0xa4>)
    c0d2:	34c7      	adds	r4, #199	; 0xc7
    c0d4:	4359      	muls	r1, r3
    c0d6:	4b0b      	ldr	r3, [pc, #44]	; (c104 <TransmissionErrorCallback+0xa8>)
    c0d8:	7820      	ldrb	r0, [r4, #0]
    c0da:	18c9      	adds	r1, r1, r3
    c0dc:	9200      	str	r2, [sp, #0]
    c0de:	4b0a      	ldr	r3, [pc, #40]	; (c108 <TransmissionErrorCallback+0xac>)
    c0e0:	4c0a      	ldr	r4, [pc, #40]	; (c10c <TransmissionErrorCallback+0xb0>)
    c0e2:	47a0      	blx	r4
    c0e4:	b00b      	add	sp, #44	; 0x2c
    c0e6:	bd30      	pop	{r4, r5, pc}
    c0e8:	20001a34 	.word	0x20001a34
    c0ec:	00007d05 	.word	0x00007d05
    c0f0:	00010599 	.word	0x00010599
    c0f4:	0000be9d 	.word	0x0000be9d
    c0f8:	20001b71 	.word	0x20001b71
    c0fc:	0000fbb9 	.word	0x0000fbb9
    c100:	fffffc18 	.word	0xfffffc18
    c104:	001e8480 	.word	0x001e8480
    c108:	0000c05d 	.word	0x0000c05d
    c10c:	00008ebd 	.word	0x00008ebd

0000c110 <UnconfirmedTransmissionCallback>:
    c110:	b5f0      	push	{r4, r5, r6, r7, lr}
    c112:	4c38      	ldr	r4, [pc, #224]	; (c1f4 <UnconfirmedTransmissionCallback+0xe4>)
    c114:	b08b      	sub	sp, #44	; 0x2c
    c116:	0023      	movs	r3, r4
    c118:	339a      	adds	r3, #154	; 0x9a
    c11a:	881b      	ldrh	r3, [r3, #0]
    c11c:	af05      	add	r7, sp, #20
    c11e:	703b      	strb	r3, [r7, #0]
    c120:	4b35      	ldr	r3, [pc, #212]	; (c1f8 <UnconfirmedTransmissionCallback+0xe8>)
    c122:	a903      	add	r1, sp, #12
    c124:	9306      	str	r3, [sp, #24]
    c126:	2301      	movs	r3, #1
    c128:	700b      	strb	r3, [r1, #0]
    c12a:	0023      	movs	r3, r4
    c12c:	0026      	movs	r6, r4
    c12e:	33b5      	adds	r3, #181	; 0xb5
    c130:	781b      	ldrb	r3, [r3, #0]
    c132:	36b3      	adds	r6, #179	; 0xb3
    c134:	704b      	strb	r3, [r1, #1]
    c136:	7833      	ldrb	r3, [r6, #0]
    c138:	aa07      	add	r2, sp, #28
    c13a:	202d      	movs	r0, #45	; 0x2d
    c13c:	4d2f      	ldr	r5, [pc, #188]	; (c1fc <UnconfirmedTransmissionCallback+0xec>)
    c13e:	708b      	strb	r3, [r1, #2]
    c140:	47a8      	blx	r5
    c142:	2808      	cmp	r0, #8
    c144:	d12c      	bne.n	c1a0 <UnconfirmedTransmissionCallback+0x90>
    c146:	2301      	movs	r3, #1
    c148:	a804      	add	r0, sp, #16
    c14a:	7003      	strb	r3, [r0, #0]
    c14c:	4b2c      	ldr	r3, [pc, #176]	; (c200 <UnconfirmedTransmissionCallback+0xf0>)
    c14e:	4798      	blx	r3
    c150:	9807      	ldr	r0, [sp, #28]
    c152:	4b2c      	ldr	r3, [pc, #176]	; (c204 <UnconfirmedTransmissionCallback+0xf4>)
    c154:	9908      	ldr	r1, [sp, #32]
    c156:	9a09      	ldr	r2, [sp, #36]	; 0x24
    c158:	4798      	blx	r3
    c15a:	0038      	movs	r0, r7
    c15c:	4b2a      	ldr	r3, [pc, #168]	; (c208 <UnconfirmedTransmissionCallback+0xf8>)
    c15e:	4798      	blx	r3
    c160:	2800      	cmp	r0, #0
    c162:	d01b      	beq.n	c19c <UnconfirmedTransmissionCallback+0x8c>
    c164:	0023      	movs	r3, r4
    c166:	33c8      	adds	r3, #200	; 0xc8
    c168:	781b      	ldrb	r3, [r3, #0]
    c16a:	2b01      	cmp	r3, #1
    c16c:	d108      	bne.n	c180 <UnconfirmedTransmissionCallback+0x70>
    c16e:	0021      	movs	r1, r4
    c170:	220e      	movs	r2, #14
    c172:	3150      	adds	r1, #80	; 0x50
    c174:	780b      	ldrb	r3, [r1, #0]
    c176:	4393      	bics	r3, r2
    c178:	001a      	movs	r2, r3
    c17a:	230c      	movs	r3, #12
    c17c:	4313      	orrs	r3, r2
    c17e:	700b      	strb	r3, [r1, #0]
    c180:	232c      	movs	r3, #44	; 0x2c
    c182:	2200      	movs	r2, #0
    c184:	33ff      	adds	r3, #255	; 0xff
    c186:	5ce3      	ldrb	r3, [r4, r3]
    c188:	4920      	ldr	r1, [pc, #128]	; (c20c <UnconfirmedTransmissionCallback+0xfc>)
    c18a:	34c7      	adds	r4, #199	; 0xc7
    c18c:	4359      	muls	r1, r3
    c18e:	4b20      	ldr	r3, [pc, #128]	; (c210 <UnconfirmedTransmissionCallback+0x100>)
    c190:	7820      	ldrb	r0, [r4, #0]
    c192:	18c9      	adds	r1, r1, r3
    c194:	4b1f      	ldr	r3, [pc, #124]	; (c214 <UnconfirmedTransmissionCallback+0x104>)
    c196:	9200      	str	r2, [sp, #0]
    c198:	4c1f      	ldr	r4, [pc, #124]	; (c218 <UnconfirmedTransmissionCallback+0x108>)
    c19a:	47a0      	blx	r4
    c19c:	b00b      	add	sp, #44	; 0x2c
    c19e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c1a0:	23fa      	movs	r3, #250	; 0xfa
    c1a2:	00db      	lsls	r3, r3, #3
    c1a4:	9304      	str	r3, [sp, #16]
    c1a6:	0023      	movs	r3, r4
    c1a8:	33e4      	adds	r3, #228	; 0xe4
    c1aa:	781b      	ldrb	r3, [r3, #0]
    c1ac:	079a      	lsls	r2, r3, #30
    c1ae:	d516      	bpl.n	c1de <UnconfirmedTransmissionCallback+0xce>
    c1b0:	aa04      	add	r2, sp, #16
    c1b2:	0031      	movs	r1, r6
    c1b4:	2024      	movs	r0, #36	; 0x24
    c1b6:	47a8      	blx	r5
    c1b8:	9b04      	ldr	r3, [sp, #16]
    c1ba:	1c5a      	adds	r2, r3, #1
    c1bc:	d001      	beq.n	c1c2 <UnconfirmedTransmissionCallback+0xb2>
    c1be:	3314      	adds	r3, #20
    c1c0:	9304      	str	r3, [sp, #16]
    c1c2:	232c      	movs	r3, #44	; 0x2c
    c1c4:	33ff      	adds	r3, #255	; 0xff
    c1c6:	5ce3      	ldrb	r3, [r4, r3]
    c1c8:	9a04      	ldr	r2, [sp, #16]
    c1ca:	21fa      	movs	r1, #250	; 0xfa
    c1cc:	1ad3      	subs	r3, r2, r3
    c1ce:	2200      	movs	r2, #0
    c1d0:	0089      	lsls	r1, r1, #2
    c1d2:	34bd      	adds	r4, #189	; 0xbd
    c1d4:	4359      	muls	r1, r3
    c1d6:	7820      	ldrb	r0, [r4, #0]
    c1d8:	4b10      	ldr	r3, [pc, #64]	; (c21c <UnconfirmedTransmissionCallback+0x10c>)
    c1da:	9200      	str	r2, [sp, #0]
    c1dc:	e7dc      	b.n	c198 <UnconfirmedTransmissionCallback+0x88>
    c1de:	075b      	lsls	r3, r3, #29
    c1e0:	d5ef      	bpl.n	c1c2 <UnconfirmedTransmissionCallback+0xb2>
    c1e2:	aa04      	add	r2, sp, #16
    c1e4:	0031      	movs	r1, r6
    c1e6:	2031      	movs	r0, #49	; 0x31
    c1e8:	47a8      	blx	r5
    c1ea:	9b04      	ldr	r3, [sp, #16]
    c1ec:	1c5a      	adds	r2, r3, #1
    c1ee:	d0e8      	beq.n	c1c2 <UnconfirmedTransmissionCallback+0xb2>
    c1f0:	3301      	adds	r3, #1
    c1f2:	e7e5      	b.n	c1c0 <UnconfirmedTransmissionCallback+0xb0>
    c1f4:	20001a34 	.word	0x20001a34
    c1f8:	20001b71 	.word	0x20001b71
    c1fc:	00007d05 	.word	0x00007d05
    c200:	00010599 	.word	0x00010599
    c204:	0000be9d 	.word	0x0000be9d
    c208:	0000fbb9 	.word	0x0000fbb9
    c20c:	fffffc18 	.word	0xfffffc18
    c210:	001e8480 	.word	0x001e8480
    c214:	0000c05d 	.word	0x0000c05d
    c218:	00008ebd 	.word	0x00008ebd
    c21c:	0000c111 	.word	0x0000c111

0000c220 <UpdateJoinInProgress>:
    c220:	b570      	push	{r4, r5, r6, lr}
    c222:	2504      	movs	r5, #4
    c224:	4c0a      	ldr	r4, [pc, #40]	; (c250 <UpdateJoinInProgress+0x30>)
    c226:	0002      	movs	r2, r0
    c228:	0021      	movs	r1, r4
    c22a:	3460      	adds	r4, #96	; 0x60
    c22c:	7826      	ldrb	r6, [r4, #0]
    c22e:	2001      	movs	r0, #1
    c230:	4335      	orrs	r5, r6
    c232:	7025      	strb	r5, [r4, #0]
    c234:	2407      	movs	r4, #7
    c236:	4022      	ands	r2, r4
    c238:	4082      	lsls	r2, r0
    c23a:	3150      	adds	r1, #80	; 0x50
    c23c:	780b      	ldrb	r3, [r1, #0]
    c23e:	1924      	adds	r4, r4, r4
    c240:	4383      	bics	r3, r0
    c242:	43a3      	bics	r3, r4
    c244:	4313      	orrs	r3, r2
    c246:	700b      	strb	r3, [r1, #0]
    c248:	210b      	movs	r1, #11
    c24a:	4b02      	ldr	r3, [pc, #8]	; (c254 <UpdateJoinInProgress+0x34>)
    c24c:	4798      	blx	r3
    c24e:	bd70      	pop	{r4, r5, r6, pc}
    c250:	20001a34 	.word	0x20001a34
    c254:	00007ff9 	.word	0x00007ff9

0000c258 <LORAWAN_Join>:
    c258:	b573      	push	{r0, r1, r4, r5, r6, lr}
    c25a:	4c2c      	ldr	r4, [pc, #176]	; (c30c <LORAWAN_Join+0xb4>)
    c25c:	0005      	movs	r5, r0
    c25e:	0023      	movs	r3, r4
    c260:	3350      	adds	r3, #80	; 0x50
    c262:	781b      	ldrb	r3, [r3, #0]
    c264:	210f      	movs	r1, #15
    c266:	b25a      	sxtb	r2, r3
    c268:	2a00      	cmp	r2, #0
    c26a:	db3c      	blt.n	c2e6 <LORAWAN_Join+0x8e>
    c26c:	3903      	subs	r1, #3
    c26e:	065b      	lsls	r3, r3, #25
    c270:	d439      	bmi.n	c2e6 <LORAWAN_Join+0x8e>
    c272:	0023      	movs	r3, r4
    c274:	3360      	adds	r3, #96	; 0x60
    c276:	781b      	ldrb	r3, [r3, #0]
    c278:	3107      	adds	r1, #7
    c27a:	075b      	lsls	r3, r3, #29
    c27c:	d433      	bmi.n	c2e6 <LORAWAN_Join+0x8e>
    c27e:	0023      	movs	r3, r4
    c280:	33c8      	adds	r3, #200	; 0xc8
    c282:	781b      	ldrb	r3, [r3, #0]
    c284:	2b04      	cmp	r3, #4
    c286:	d029      	beq.n	c2dc <LORAWAN_Join+0x84>
    c288:	0023      	movs	r3, r4
    c28a:	33c8      	adds	r3, #200	; 0xc8
    c28c:	781b      	ldrb	r3, [r3, #0]
    c28e:	2b01      	cmp	r3, #1
    c290:	d105      	bne.n	c29e <LORAWAN_Join+0x46>
    c292:	0023      	movs	r3, r4
    c294:	3350      	adds	r3, #80	; 0x50
    c296:	781a      	ldrb	r2, [r3, #0]
    c298:	230e      	movs	r3, #14
    c29a:	421a      	tst	r2, r3
    c29c:	d122      	bne.n	c2e4 <LORAWAN_Join+0x8c>
    c29e:	2102      	movs	r1, #2
    c2a0:	2001      	movs	r0, #1
    c2a2:	4e1b      	ldr	r6, [pc, #108]	; (c310 <LORAWAN_Join+0xb8>)
    c2a4:	7025      	strb	r5, [r4, #0]
    c2a6:	47b0      	blx	r6
    c2a8:	0023      	movs	r3, r4
    c2aa:	33aa      	adds	r3, #170	; 0xaa
    c2ac:	781b      	ldrb	r3, [r3, #0]
    c2ae:	2d00      	cmp	r5, #0
    c2b0:	d11b      	bne.n	c2ea <LORAWAN_Join+0x92>
    c2b2:	210b      	movs	r1, #11
    c2b4:	400b      	ands	r3, r1
    c2b6:	428b      	cmp	r3, r1
    c2b8:	d115      	bne.n	c2e6 <LORAWAN_Join+0x8e>
    c2ba:	0022      	movs	r2, r4
    c2bc:	2001      	movs	r0, #1
    c2be:	3250      	adds	r2, #80	; 0x50
    c2c0:	7813      	ldrb	r3, [r2, #0]
    c2c2:	3460      	adds	r4, #96	; 0x60
    c2c4:	4383      	bics	r3, r0
    c2c6:	7013      	strb	r3, [r2, #0]
    c2c8:	2304      	movs	r3, #4
    c2ca:	7822      	ldrb	r2, [r4, #0]
    c2cc:	4313      	orrs	r3, r2
    c2ce:	7023      	strb	r3, [r4, #0]
    c2d0:	47b0      	blx	r6
    c2d2:	0028      	movs	r0, r5
    c2d4:	4b0f      	ldr	r3, [pc, #60]	; (c314 <LORAWAN_Join+0xbc>)
    c2d6:	4798      	blx	r3
    c2d8:	2108      	movs	r1, #8
    c2da:	e004      	b.n	c2e6 <LORAWAN_Join+0x8e>
    c2dc:	4b0e      	ldr	r3, [pc, #56]	; (c318 <LORAWAN_Join+0xc0>)
    c2de:	4798      	blx	r3
    c2e0:	2808      	cmp	r0, #8
    c2e2:	d0d1      	beq.n	c288 <LORAWAN_Join+0x30>
    c2e4:	2111      	movs	r1, #17
    c2e6:	0008      	movs	r0, r1
    c2e8:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    c2ea:	2234      	movs	r2, #52	; 0x34
    c2ec:	210b      	movs	r1, #11
    c2ee:	4013      	ands	r3, r2
    c2f0:	4293      	cmp	r3, r2
    c2f2:	d1f8      	bne.n	c2e6 <LORAWAN_Join+0x8e>
    c2f4:	2007      	movs	r0, #7
    c2f6:	4b09      	ldr	r3, [pc, #36]	; (c31c <LORAWAN_Join+0xc4>)
    c2f8:	4798      	blx	r3
    c2fa:	2200      	movs	r2, #0
    c2fc:	34c6      	adds	r4, #198	; 0xc6
    c2fe:	7820      	ldrb	r0, [r4, #0]
    c300:	4b07      	ldr	r3, [pc, #28]	; (c320 <LORAWAN_Join+0xc8>)
    c302:	9200      	str	r2, [sp, #0]
    c304:	4907      	ldr	r1, [pc, #28]	; (c324 <LORAWAN_Join+0xcc>)
    c306:	4c08      	ldr	r4, [pc, #32]	; (c328 <LORAWAN_Join+0xd0>)
    c308:	47a0      	blx	r4
    c30a:	e7e5      	b.n	c2d8 <LORAWAN_Join+0x80>
    c30c:	20001a34 	.word	0x20001a34
    c310:	00007ff9 	.word	0x00007ff9
    c314:	0000f0f9 	.word	0x0000f0f9
    c318:	0000eb51 	.word	0x0000eb51
    c31c:	0000c221 	.word	0x0000c221
    c320:	0000b2c1 	.word	0x0000b2c1
    c324:	0000c350 	.word	0x0000c350
    c328:	00008ebd 	.word	0x00008ebd

0000c32c <EncryptFRMPayload>:
    c32c:	b5f0      	push	{r4, r5, r6, r7, lr}
    c32e:	0007      	movs	r7, r0
    c330:	2401      	movs	r4, #1
    c332:	b089      	sub	sp, #36	; 0x24
    c334:	9305      	str	r3, [sp, #20]
    c336:	ab0e      	add	r3, sp, #56	; 0x38
    c338:	9204      	str	r2, [sp, #16]
    c33a:	cb04      	ldmia	r3!, {r2}
    c33c:	9103      	str	r1, [sp, #12]
    c33e:	781d      	ldrb	r5, [r3, #0]
    c340:	090b      	lsrs	r3, r1, #4
    c342:	9206      	str	r2, [sp, #24]
    c344:	9302      	str	r3, [sp, #8]
    c346:	9b02      	ldr	r3, [sp, #8]
    c348:	429c      	cmp	r4, r3
    c34a:	d922      	bls.n	c392 <EncryptFRMPayload+0x66>
    c34c:	260f      	movs	r6, #15
    c34e:	9b03      	ldr	r3, [sp, #12]
    c350:	4033      	ands	r3, r6
    c352:	1e1e      	subs	r6, r3, #0
    c354:	d01b      	beq.n	c38e <EncryptFRMPayload+0x62>
    c356:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c358:	0022      	movs	r2, r4
    c35a:	9300      	str	r3, [sp, #0]
    c35c:	9905      	ldr	r1, [sp, #20]
    c35e:	2301      	movs	r3, #1
    c360:	9804      	ldr	r0, [sp, #16]
    c362:	4c1d      	ldr	r4, [pc, #116]	; (c3d8 <EncryptFRMPayload+0xac>)
    c364:	47a0      	blx	r4
    c366:	4c1d      	ldr	r4, [pc, #116]	; (c3dc <EncryptFRMPayload+0xb0>)
    c368:	4b1d      	ldr	r3, [pc, #116]	; (c3e0 <EncryptFRMPayload+0xb4>)
    c36a:	9906      	ldr	r1, [sp, #24]
    c36c:	0020      	movs	r0, r4
    c36e:	4798      	blx	r3
    c370:	9b02      	ldr	r3, [sp, #8]
    c372:	011a      	lsls	r2, r3, #4
    c374:	2300      	movs	r3, #0
    c376:	18ba      	adds	r2, r7, r2
    c378:	5d1f      	ldrb	r7, [r3, r4]
    c37a:	5cd0      	ldrb	r0, [r2, r3]
    c37c:	18e9      	adds	r1, r5, r3
    c37e:	4078      	eors	r0, r7
    c380:	9f10      	ldr	r7, [sp, #64]	; 0x40
    c382:	b2c9      	uxtb	r1, r1
    c384:	3301      	adds	r3, #1
    c386:	5478      	strb	r0, [r7, r1]
    c388:	b2d9      	uxtb	r1, r3
    c38a:	428e      	cmp	r6, r1
    c38c:	d8f4      	bhi.n	c378 <EncryptFRMPayload+0x4c>
    c38e:	b009      	add	sp, #36	; 0x24
    c390:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c392:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c394:	0022      	movs	r2, r4
    c396:	9300      	str	r3, [sp, #0]
    c398:	9905      	ldr	r1, [sp, #20]
    c39a:	2301      	movs	r3, #1
    c39c:	9804      	ldr	r0, [sp, #16]
    c39e:	4e0e      	ldr	r6, [pc, #56]	; (c3d8 <EncryptFRMPayload+0xac>)
    c3a0:	47b0      	blx	r6
    c3a2:	4e0e      	ldr	r6, [pc, #56]	; (c3dc <EncryptFRMPayload+0xb0>)
    c3a4:	4b0e      	ldr	r3, [pc, #56]	; (c3e0 <EncryptFRMPayload+0xb4>)
    c3a6:	9906      	ldr	r1, [sp, #24]
    c3a8:	0030      	movs	r0, r6
    c3aa:	4798      	blx	r3
    c3ac:	2300      	movs	r3, #0
    c3ae:	1e62      	subs	r2, r4, #1
    c3b0:	0112      	lsls	r2, r2, #4
    c3b2:	18ba      	adds	r2, r7, r2
    c3b4:	9207      	str	r2, [sp, #28]
    c3b6:	9a07      	ldr	r2, [sp, #28]
    c3b8:	18e9      	adds	r1, r5, r3
    c3ba:	5cd0      	ldrb	r0, [r2, r3]
    c3bc:	5d9a      	ldrb	r2, [r3, r6]
    c3be:	b2c9      	uxtb	r1, r1
    c3c0:	4050      	eors	r0, r2
    c3c2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    c3c4:	3301      	adds	r3, #1
    c3c6:	5450      	strb	r0, [r2, r1]
    c3c8:	2b10      	cmp	r3, #16
    c3ca:	d1f4      	bne.n	c3b6 <EncryptFRMPayload+0x8a>
    c3cc:	3510      	adds	r5, #16
    c3ce:	3401      	adds	r4, #1
    c3d0:	b2ed      	uxtb	r5, r5
    c3d2:	b2e4      	uxtb	r4, r4
    c3d4:	e7b7      	b.n	c346 <EncryptFRMPayload+0x1a>
    c3d6:	46c0      	nop			; (mov r8, r8)
    c3d8:	0000b39d 	.word	0x0000b39d
    c3dc:	20001088 	.word	0x20001088
    c3e0:	0000e981 	.word	0x0000e981

0000c3e4 <AssemblePacket>:
    c3e4:	b5f0      	push	{r4, r5, r6, r7, lr}
    c3e6:	2710      	movs	r7, #16
    c3e8:	b08b      	sub	sp, #44	; 0x2c
    c3ea:	9304      	str	r3, [sp, #16]
    c3ec:	ab04      	add	r3, sp, #16
    c3ee:	829f      	strh	r7, [r3, #20]
    c3f0:	2316      	movs	r3, #22
    c3f2:	9205      	str	r2, [sp, #20]
    c3f4:	aa04      	add	r2, sp, #16
    c3f6:	189b      	adds	r3, r3, r2
    c3f8:	2500      	movs	r5, #0
    c3fa:	2210      	movs	r2, #16
    c3fc:	ac08      	add	r4, sp, #32
    c3fe:	9006      	str	r0, [sp, #24]
    c400:	9107      	str	r1, [sp, #28]
    c402:	32ff      	adds	r2, #255	; 0xff
    c404:	0029      	movs	r1, r5
    c406:	4ea1      	ldr	r6, [pc, #644]	; (c68c <AssemblePacket+0x2a8>)
    c408:	7025      	strb	r5, [r4, #0]
    c40a:	48a1      	ldr	r0, [pc, #644]	; (c690 <AssemblePacket+0x2ac>)
    c40c:	801d      	strh	r5, [r3, #0]
    c40e:	47b0      	blx	r6
    c410:	003a      	movs	r2, r7
    c412:	0029      	movs	r1, r5
    c414:	489f      	ldr	r0, [pc, #636]	; (c694 <AssemblePacket+0x2b0>)
    c416:	47b0      	blx	r6
    c418:	221f      	movs	r2, #31
    c41a:	7823      	ldrb	r3, [r4, #0]
    c41c:	9906      	ldr	r1, [sp, #24]
    c41e:	4013      	ands	r3, r2
    c420:	42a9      	cmp	r1, r5
    c422:	d041      	beq.n	c4a8 <AssemblePacket+0xc4>
    c424:	3a9f      	subs	r2, #159	; 0x9f
    c426:	4313      	orrs	r3, r2
    c428:	7023      	strb	r3, [r4, #0]
    c42a:	4b9b      	ldr	r3, [pc, #620]	; (c698 <AssemblePacket+0x2b4>)
    c42c:	3281      	adds	r2, #129	; 0x81
    c42e:	3360      	adds	r3, #96	; 0x60
    c430:	7819      	ldrb	r1, [r3, #0]
    c432:	430a      	orrs	r2, r1
    c434:	701a      	strb	r2, [r3, #0]
    c436:	22e0      	movs	r2, #224	; 0xe0
    c438:	7823      	ldrb	r3, [r4, #0]
    c43a:	4895      	ldr	r0, [pc, #596]	; (c690 <AssemblePacket+0x2ac>)
    c43c:	4013      	ands	r3, r2
    c43e:	7023      	strb	r3, [r4, #0]
    c440:	4c95      	ldr	r4, [pc, #596]	; (c698 <AssemblePacket+0x2b4>)
    c442:	7403      	strb	r3, [r0, #16]
    c444:	3adc      	subs	r2, #220	; 0xdc
    c446:	4b95      	ldr	r3, [pc, #596]	; (c69c <AssemblePacket+0x2b8>)
    c448:	3011      	adds	r0, #17
    c44a:	1c61      	adds	r1, r4, #1
    c44c:	4798      	blx	r3
    c44e:	2315      	movs	r3, #21
    c450:	aa04      	add	r2, sp, #16
    c452:	8293      	strh	r3, [r2, #20]
    c454:	2300      	movs	r3, #0
    c456:	469c      	mov	ip, r3
    c458:	0023      	movs	r3, r4
    c45a:	3350      	adds	r3, #80	; 0x50
    c45c:	781b      	ldrb	r3, [r3, #0]
    c45e:	069b      	lsls	r3, r3, #26
    c460:	d400      	bmi.n	c464 <AssemblePacket+0x80>
    c462:	e0e2      	b.n	c62a <AssemblePacket+0x246>
    c464:	0023      	movs	r3, r4
    c466:	33b3      	adds	r3, #179	; 0xb3
    c468:	781a      	ldrb	r2, [r3, #0]
    c46a:	4b8d      	ldr	r3, [pc, #564]	; (c6a0 <AssemblePacket+0x2bc>)
    c46c:	781d      	ldrb	r5, [r3, #0]
    c46e:	42aa      	cmp	r2, r5
    c470:	d200      	bcs.n	c474 <AssemblePacket+0x90>
    c472:	e0da      	b.n	c62a <AssemblePacket+0x246>
    c474:	0021      	movs	r1, r4
    c476:	0026      	movs	r6, r4
    c478:	2780      	movs	r7, #128	; 0x80
    c47a:	3196      	adds	r1, #150	; 0x96
    c47c:	880b      	ldrh	r3, [r1, #0]
    c47e:	36a8      	adds	r6, #168	; 0xa8
    c480:	3301      	adds	r3, #1
    c482:	b29b      	uxth	r3, r3
    c484:	800b      	strh	r3, [r1, #0]
    c486:	7836      	ldrb	r6, [r6, #0]
    c488:	427f      	negs	r7, r7
    c48a:	1c38      	adds	r0, r7, #0
    c48c:	42b3      	cmp	r3, r6
    c48e:	d10f      	bne.n	c4b0 <AssemblePacket+0xcc>
    c490:	0023      	movs	r3, r4
    c492:	4662      	mov	r2, ip
    c494:	33c1      	adds	r3, #193	; 0xc1
    c496:	701a      	strb	r2, [r3, #0]
    c498:	2040      	movs	r0, #64	; 0x40
    c49a:	2310      	movs	r3, #16
    c49c:	3460      	adds	r4, #96	; 0x60
    c49e:	7822      	ldrb	r2, [r4, #0]
    c4a0:	4338      	orrs	r0, r7
    c4a2:	4313      	orrs	r3, r2
    c4a4:	7023      	strb	r3, [r4, #0]
    c4a6:	e02e      	b.n	c506 <AssemblePacket+0x122>
    c4a8:	2240      	movs	r2, #64	; 0x40
    c4aa:	4313      	orrs	r3, r2
    c4ac:	7023      	strb	r3, [r4, #0]
    c4ae:	e7c2      	b.n	c436 <AssemblePacket+0x52>
    c4b0:	42b3      	cmp	r3, r6
    c4b2:	d928      	bls.n	c506 <AssemblePacket+0x122>
    c4b4:	42aa      	cmp	r2, r5
    c4b6:	d100      	bne.n	c4ba <AssemblePacket+0xd6>
    c4b8:	e0b0      	b.n	c61c <AssemblePacket+0x238>
    c4ba:	0021      	movs	r1, r4
    c4bc:	0020      	movs	r0, r4
    c4be:	31c1      	adds	r1, #193	; 0xc1
    c4c0:	780b      	ldrb	r3, [r1, #0]
    c4c2:	30a9      	adds	r0, #169	; 0xa9
    c4c4:	3301      	adds	r3, #1
    c4c6:	b2db      	uxtb	r3, r3
    c4c8:	700b      	strb	r3, [r1, #0]
    c4ca:	7800      	ldrb	r0, [r0, #0]
    c4cc:	3801      	subs	r0, #1
    c4ce:	4283      	cmp	r3, r0
    c4d0:	dbe2      	blt.n	c498 <AssemblePacket+0xb4>
    c4d2:	4663      	mov	r3, ip
    c4d4:	700b      	strb	r3, [r1, #0]
    c4d6:	42aa      	cmp	r2, r5
    c4d8:	d90d      	bls.n	c4f6 <AssemblePacket+0x112>
    c4da:	2313      	movs	r3, #19
    c4dc:	a904      	add	r1, sp, #16
    c4de:	3a01      	subs	r2, #1
    c4e0:	185b      	adds	r3, r3, r1
    c4e2:	4d6f      	ldr	r5, [pc, #444]	; (c6a0 <AssemblePacket+0x2bc>)
    c4e4:	701a      	strb	r2, [r3, #0]
    c4e6:	2613      	movs	r6, #19
    c4e8:	ab04      	add	r3, sp, #16
    c4ea:	18f6      	adds	r6, r6, r3
    c4ec:	782a      	ldrb	r2, [r5, #0]
    c4ee:	7833      	ldrb	r3, [r6, #0]
    c4f0:	429a      	cmp	r2, r3
    c4f2:	d800      	bhi.n	c4f6 <AssemblePacket+0x112>
    c4f4:	e084      	b.n	c600 <AssemblePacket+0x21c>
    c4f6:	2210      	movs	r2, #16
    c4f8:	2040      	movs	r0, #64	; 0x40
    c4fa:	4b67      	ldr	r3, [pc, #412]	; (c698 <AssemblePacket+0x2b4>)
    c4fc:	4338      	orrs	r0, r7
    c4fe:	3360      	adds	r3, #96	; 0x60
    c500:	7819      	ldrb	r1, [r3, #0]
    c502:	430a      	orrs	r2, r1
    c504:	701a      	strb	r2, [r3, #0]
    c506:	4b64      	ldr	r3, [pc, #400]	; (c698 <AssemblePacket+0x2b4>)
    c508:	2402      	movs	r4, #2
    c50a:	0019      	movs	r1, r3
    c50c:	3160      	adds	r1, #96	; 0x60
    c50e:	780a      	ldrb	r2, [r1, #0]
    c510:	4222      	tst	r2, r4
    c512:	d003      	beq.n	c51c <AssemblePacket+0x138>
    c514:	2520      	movs	r5, #32
    c516:	43a2      	bics	r2, r4
    c518:	4328      	orrs	r0, r5
    c51a:	700a      	strb	r2, [r1, #0]
    c51c:	2210      	movs	r2, #16
    c51e:	0004      	movs	r4, r0
    c520:	33ac      	adds	r3, #172	; 0xac
    c522:	781e      	ldrb	r6, [r3, #0]
    c524:	4394      	bics	r4, r2
    c526:	2e00      	cmp	r6, #0
    c528:	d003      	beq.n	c532 <AssemblePacket+0x14e>
    c52a:	9b04      	ldr	r3, [sp, #16]
    c52c:	2b00      	cmp	r3, #0
    c52e:	d000      	beq.n	c532 <AssemblePacket+0x14e>
    c530:	e07d      	b.n	c62e <AssemblePacket+0x24a>
    c532:	230f      	movs	r3, #15
    c534:	439c      	bics	r4, r3
    c536:	0020      	movs	r0, r4
    c538:	ac09      	add	r4, sp, #36	; 0x24
    c53a:	8825      	ldrh	r5, [r4, #0]
    c53c:	4f54      	ldr	r7, [pc, #336]	; (c690 <AssemblePacket+0x2ac>)
    c53e:	2202      	movs	r2, #2
    c540:	5578      	strb	r0, [r7, r5]
    c542:	1c68      	adds	r0, r5, #1
    c544:	b280      	uxth	r0, r0
    c546:	19c0      	adds	r0, r0, r7
    c548:	4956      	ldr	r1, [pc, #344]	; (c6a4 <AssemblePacket+0x2c0>)
    c54a:	4b54      	ldr	r3, [pc, #336]	; (c69c <AssemblePacket+0x2b8>)
    c54c:	3503      	adds	r5, #3
    c54e:	4798      	blx	r3
    c550:	8025      	strh	r5, [r4, #0]
    c552:	2e00      	cmp	r6, #0
    c554:	d007      	beq.n	c566 <AssemblePacket+0x182>
    c556:	9b04      	ldr	r3, [sp, #16]
    c558:	2b00      	cmp	r3, #0
    c55a:	d004      	beq.n	c566 <AssemblePacket+0x182>
    c55c:	2201      	movs	r2, #1
    c55e:	0021      	movs	r1, r4
    c560:	0038      	movs	r0, r7
    c562:	4b51      	ldr	r3, [pc, #324]	; (c6a8 <AssemblePacket+0x2c4>)
    c564:	4798      	blx	r3
    c566:	466a      	mov	r2, sp
    c568:	8823      	ldrh	r3, [r4, #0]
    c56a:	7f12      	ldrb	r2, [r2, #28]
    c56c:	1c5d      	adds	r5, r3, #1
    c56e:	54fa      	strb	r2, [r7, r3]
    c570:	9b04      	ldr	r3, [sp, #16]
    c572:	b2ad      	uxth	r5, r5
    c574:	8025      	strh	r5, [r4, #0]
    c576:	2b00      	cmp	r3, #0
    c578:	d062      	beq.n	c640 <AssemblePacket+0x25c>
    c57a:	001a      	movs	r2, r3
    c57c:	1978      	adds	r0, r7, r5
    c57e:	9905      	ldr	r1, [sp, #20]
    c580:	4b46      	ldr	r3, [pc, #280]	; (c69c <AssemblePacket+0x2b8>)
    c582:	4798      	blx	r3
    c584:	466b      	mov	r3, sp
    c586:	4a44      	ldr	r2, [pc, #272]	; (c698 <AssemblePacket+0x2b4>)
    c588:	7c19      	ldrb	r1, [r3, #16]
    c58a:	6813      	ldr	r3, [r2, #0]
    c58c:	b2ed      	uxtb	r5, r5
    c58e:	0a18      	lsrs	r0, r3, #8
    c590:	7913      	ldrb	r3, [r2, #4]
    c592:	9501      	str	r5, [sp, #4]
    c594:	061b      	lsls	r3, r3, #24
    c596:	4303      	orrs	r3, r0
    c598:	9303      	str	r3, [sp, #12]
    c59a:	4b44      	ldr	r3, [pc, #272]	; (c6ac <AssemblePacket+0x2c8>)
    c59c:	9702      	str	r7, [sp, #8]
    c59e:	9300      	str	r3, [sp, #0]
    c5a0:	6d53      	ldr	r3, [r2, #84]	; 0x54
    c5a2:	9805      	ldr	r0, [sp, #20]
    c5a4:	2200      	movs	r2, #0
    c5a6:	4d42      	ldr	r5, [pc, #264]	; (c6b0 <AssemblePacket+0x2cc>)
    c5a8:	47a8      	blx	r5
    c5aa:	8823      	ldrh	r3, [r4, #0]
    c5ac:	9a04      	ldr	r2, [sp, #16]
    c5ae:	189b      	adds	r3, r3, r2
    c5b0:	8023      	strh	r3, [r4, #0]
    c5b2:	4c39      	ldr	r4, [pc, #228]	; (c698 <AssemblePacket+0x2b4>)
    c5b4:	ae09      	add	r6, sp, #36	; 0x24
    c5b6:	6823      	ldr	r3, [r4, #0]
    c5b8:	8832      	ldrh	r2, [r6, #0]
    c5ba:	0a19      	lsrs	r1, r3, #8
    c5bc:	7923      	ldrb	r3, [r4, #4]
    c5be:	3a10      	subs	r2, #16
    c5c0:	061b      	lsls	r3, r3, #24
    c5c2:	430b      	orrs	r3, r1
    c5c4:	9300      	str	r3, [sp, #0]
    c5c6:	6d61      	ldr	r1, [r4, #84]	; 0x54
    c5c8:	b2d2      	uxtb	r2, r2
    c5ca:	2349      	movs	r3, #73	; 0x49
    c5cc:	2000      	movs	r0, #0
    c5ce:	4d39      	ldr	r5, [pc, #228]	; (c6b4 <AssemblePacket+0x2d0>)
    c5d0:	47a8      	blx	r5
    c5d2:	4f2f      	ldr	r7, [pc, #188]	; (c690 <AssemblePacket+0x2ac>)
    c5d4:	2210      	movs	r2, #16
    c5d6:	492f      	ldr	r1, [pc, #188]	; (c694 <AssemblePacket+0x2b0>)
    c5d8:	0038      	movs	r0, r7
    c5da:	4b30      	ldr	r3, [pc, #192]	; (c69c <AssemblePacket+0x2b8>)
    c5dc:	4798      	blx	r3
    c5de:	7833      	ldrb	r3, [r6, #0]
    c5e0:	003a      	movs	r2, r7
    c5e2:	492c      	ldr	r1, [pc, #176]	; (c694 <AssemblePacket+0x2b0>)
    c5e4:	4834      	ldr	r0, [pc, #208]	; (c6b8 <AssemblePacket+0x2d4>)
    c5e6:	4d35      	ldr	r5, [pc, #212]	; (c6bc <AssemblePacket+0x2d8>)
    c5e8:	47a8      	blx	r5
    c5ea:	8836      	ldrh	r6, [r6, #0]
    c5ec:	2204      	movs	r2, #4
    c5ee:	19f0      	adds	r0, r6, r7
    c5f0:	4928      	ldr	r1, [pc, #160]	; (c694 <AssemblePacket+0x2b0>)
    c5f2:	4b2a      	ldr	r3, [pc, #168]	; (c69c <AssemblePacket+0x2b8>)
    c5f4:	4798      	blx	r3
    c5f6:	3e0c      	subs	r6, #12
    c5f8:	349a      	adds	r4, #154	; 0x9a
    c5fa:	8026      	strh	r6, [r4, #0]
    c5fc:	b00b      	add	sp, #44	; 0x2c
    c5fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c600:	4b2f      	ldr	r3, [pc, #188]	; (c6c0 <AssemblePacket+0x2dc>)
    c602:	0031      	movs	r1, r6
    c604:	2011      	movs	r0, #17
    c606:	4798      	blx	r3
    c608:	7833      	ldrb	r3, [r6, #0]
    c60a:	2808      	cmp	r0, #8
    c60c:	d03a      	beq.n	c684 <AssemblePacket+0x2a0>
    c60e:	782a      	ldrb	r2, [r5, #0]
    c610:	429a      	cmp	r2, r3
    c612:	d300      	bcc.n	c616 <AssemblePacket+0x232>
    c614:	e767      	b.n	c4e6 <AssemblePacket+0x102>
    c616:	3b01      	subs	r3, #1
    c618:	7033      	strb	r3, [r6, #0]
    c61a:	e764      	b.n	c4e6 <AssemblePacket+0x102>
    c61c:	4663      	mov	r3, ip
    c61e:	800b      	strh	r3, [r1, #0]
    c620:	2210      	movs	r2, #16
    c622:	3460      	adds	r4, #96	; 0x60
    c624:	7823      	ldrb	r3, [r4, #0]
    c626:	4393      	bics	r3, r2
    c628:	e73c      	b.n	c4a4 <AssemblePacket+0xc0>
    c62a:	2000      	movs	r0, #0
    c62c:	e7f8      	b.n	c620 <AssemblePacket+0x23c>
    c62e:	4b25      	ldr	r3, [pc, #148]	; (c6c4 <AssemblePacket+0x2e0>)
    c630:	4798      	blx	r3
    c632:	220f      	movs	r2, #15
    c634:	0003      	movs	r3, r0
    c636:	0020      	movs	r0, r4
    c638:	4013      	ands	r3, r2
    c63a:	4390      	bics	r0, r2
    c63c:	4318      	orrs	r0, r3
    c63e:	e77b      	b.n	c538 <AssemblePacket+0x154>
    c640:	4d15      	ldr	r5, [pc, #84]	; (c698 <AssemblePacket+0x2b4>)
    c642:	002b      	movs	r3, r5
    c644:	33ac      	adds	r3, #172	; 0xac
    c646:	781b      	ldrb	r3, [r3, #0]
    c648:	2b00      	cmp	r3, #0
    c64a:	d0b2      	beq.n	c5b2 <AssemblePacket+0x1ce>
    c64c:	2616      	movs	r6, #22
    c64e:	ab04      	add	r3, sp, #16
    c650:	18f6      	adds	r6, r6, r3
    c652:	9a04      	ldr	r2, [sp, #16]
    c654:	0031      	movs	r1, r6
    c656:	481c      	ldr	r0, [pc, #112]	; (c6c8 <AssemblePacket+0x2e4>)
    c658:	4b13      	ldr	r3, [pc, #76]	; (c6a8 <AssemblePacket+0x2c4>)
    c65a:	4798      	blx	r3
    c65c:	682b      	ldr	r3, [r5, #0]
    c65e:	7831      	ldrb	r1, [r6, #0]
    c660:	0a1a      	lsrs	r2, r3, #8
    c662:	792b      	ldrb	r3, [r5, #4]
    c664:	9702      	str	r7, [sp, #8]
    c666:	061b      	lsls	r3, r3, #24
    c668:	4313      	orrs	r3, r2
    c66a:	9303      	str	r3, [sp, #12]
    c66c:	7823      	ldrb	r3, [r4, #0]
    c66e:	9a04      	ldr	r2, [sp, #16]
    c670:	9301      	str	r3, [sp, #4]
    c672:	4b11      	ldr	r3, [pc, #68]	; (c6b8 <AssemblePacket+0x2d4>)
    c674:	4814      	ldr	r0, [pc, #80]	; (c6c8 <AssemblePacket+0x2e4>)
    c676:	9300      	str	r3, [sp, #0]
    c678:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    c67a:	4d0d      	ldr	r5, [pc, #52]	; (c6b0 <AssemblePacket+0x2cc>)
    c67c:	47a8      	blx	r5
    c67e:	8823      	ldrh	r3, [r4, #0]
    c680:	8832      	ldrh	r2, [r6, #0]
    c682:	e794      	b.n	c5ae <AssemblePacket+0x1ca>
    c684:	34b3      	adds	r4, #179	; 0xb3
    c686:	7023      	strb	r3, [r4, #0]
    c688:	e735      	b.n	c4f6 <AssemblePacket+0x112>
    c68a:	46c0      	nop			; (mov r8, r8)
    c68c:	00013e31 	.word	0x00013e31
    c690:	20001b61 	.word	0x20001b61
    c694:	20001088 	.word	0x20001088
    c698:	20001a34 	.word	0x20001a34
    c69c:	00013dad 	.word	0x00013dad
    c6a0:	20001af2 	.word	0x20001af2
    c6a4:	20001a88 	.word	0x20001a88
    c6a8:	0000b101 	.word	0x0000b101
    c6ac:	20001a49 	.word	0x20001a49
    c6b0:	0000c32d 	.word	0x0000c32d
    c6b4:	0000b39d 	.word	0x0000b39d
    c6b8:	20001a39 	.word	0x20001a39
    c6bc:	0000e9c1 	.word	0x0000e9c1
    c6c0:	00007d21 	.word	0x00007d21
    c6c4:	0000affd 	.word	0x0000affd
    c6c8:	20001c7c 	.word	0x20001c7c

0000c6cc <UpdateTransactionCompleteCbParams>:
    c6cc:	2390      	movs	r3, #144	; 0x90
    c6ce:	2201      	movs	r2, #1
    c6d0:	b570      	push	{r4, r5, r6, lr}
    c6d2:	4915      	ldr	r1, [pc, #84]	; (c728 <UpdateTransactionCompleteCbParams+0x5c>)
    c6d4:	4c15      	ldr	r4, [pc, #84]	; (c72c <UpdateTransactionCompleteCbParams+0x60>)
    c6d6:	005b      	lsls	r3, r3, #1
    c6d8:	54e2      	strb	r2, [r4, r3]
    c6da:	784a      	ldrb	r2, [r1, #1]
    c6dc:	780b      	ldrb	r3, [r1, #0]
    c6de:	0212      	lsls	r2, r2, #8
    c6e0:	431a      	orrs	r2, r3
    c6e2:	788b      	ldrb	r3, [r1, #2]
    c6e4:	041b      	lsls	r3, r3, #16
    c6e6:	431a      	orrs	r2, r3
    c6e8:	78cb      	ldrb	r3, [r1, #3]
    c6ea:	061b      	lsls	r3, r3, #24
    c6ec:	4313      	orrs	r3, r2
    c6ee:	d012      	beq.n	c716 <UpdateTransactionCompleteCbParams+0x4a>
    c6f0:	0022      	movs	r2, r4
    c6f2:	2504      	movs	r5, #4
    c6f4:	32cc      	adds	r2, #204	; 0xcc
    c6f6:	6812      	ldr	r2, [r2, #0]
    c6f8:	422a      	tst	r2, r5
    c6fa:	d00c      	beq.n	c716 <UpdateTransactionCompleteCbParams+0x4a>
    c6fc:	0022      	movs	r2, r4
    c6fe:	32d0      	adds	r2, #208	; 0xd0
    c700:	6812      	ldr	r2, [r2, #0]
    c702:	2a00      	cmp	r2, #0
    c704:	d007      	beq.n	c716 <UpdateTransactionCompleteCbParams+0x4a>
    c706:	0021      	movs	r1, r4
    c708:	31d4      	adds	r1, #212	; 0xd4
    c70a:	700d      	strb	r5, [r1, #0]
    c70c:	0025      	movs	r5, r4
    c70e:	35d8      	adds	r5, #216	; 0xd8
    c710:	7028      	strb	r0, [r5, #0]
    c712:	0010      	movs	r0, r2
    c714:	4798      	blx	r3
    c716:	2390      	movs	r3, #144	; 0x90
    c718:	005b      	lsls	r3, r3, #1
    c71a:	5ce3      	ldrb	r3, [r4, r3]
    c71c:	2b00      	cmp	r3, #0
    c71e:	d002      	beq.n	c726 <UpdateTransactionCompleteCbParams+0x5a>
    c720:	2300      	movs	r3, #0
    c722:	34d0      	adds	r4, #208	; 0xd0
    c724:	6023      	str	r3, [r4, #0]
    c726:	bd70      	pop	{r4, r5, r6, pc}
    c728:	20001c74 	.word	0x20001c74
    c72c:	20001a34 	.word	0x20001a34

0000c730 <UpdateRxDataAvailableCbParams>:
    c730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c732:	4e13      	ldr	r6, [pc, #76]	; (c780 <UpdateRxDataAvailableCbParams+0x50>)
    c734:	7874      	ldrb	r4, [r6, #1]
    c736:	7835      	ldrb	r5, [r6, #0]
    c738:	0224      	lsls	r4, r4, #8
    c73a:	432c      	orrs	r4, r5
    c73c:	78b5      	ldrb	r5, [r6, #2]
    c73e:	042d      	lsls	r5, r5, #16
    c740:	432c      	orrs	r4, r5
    c742:	78f5      	ldrb	r5, [r6, #3]
    c744:	062d      	lsls	r5, r5, #24
    c746:	4325      	orrs	r5, r4
    c748:	d019      	beq.n	c77e <UpdateRxDataAvailableCbParams+0x4e>
    c74a:	4c0e      	ldr	r4, [pc, #56]	; (c784 <UpdateRxDataAvailableCbParams+0x54>)
    c74c:	2702      	movs	r7, #2
    c74e:	0026      	movs	r6, r4
    c750:	36cc      	adds	r6, #204	; 0xcc
    c752:	6836      	ldr	r6, [r6, #0]
    c754:	423e      	tst	r6, r7
    c756:	d012      	beq.n	c77e <UpdateRxDataAvailableCbParams+0x4e>
    c758:	0026      	movs	r6, r4
    c75a:	36d4      	adds	r6, #212	; 0xd4
    c75c:	7037      	strb	r7, [r6, #0]
    c75e:	0027      	movs	r7, r4
    c760:	37d8      	adds	r7, #216	; 0xd8
    c762:	6038      	str	r0, [r7, #0]
    c764:	0020      	movs	r0, r4
    c766:	30dc      	adds	r0, #220	; 0xdc
    c768:	6001      	str	r1, [r0, #0]
    c76a:	0021      	movs	r1, r4
    c76c:	31e0      	adds	r1, #224	; 0xe0
    c76e:	700a      	strb	r2, [r1, #0]
    c770:	0022      	movs	r2, r4
    c772:	34d0      	adds	r4, #208	; 0xd0
    c774:	32e1      	adds	r2, #225	; 0xe1
    c776:	7013      	strb	r3, [r2, #0]
    c778:	0031      	movs	r1, r6
    c77a:	6820      	ldr	r0, [r4, #0]
    c77c:	47a8      	blx	r5
    c77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c780:	20001c74 	.word	0x20001c74
    c784:	20001a34 	.word	0x20001a34

0000c788 <LorawanNotifyAppOnRxdone>:
    c788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c78a:	4c25      	ldr	r4, [pc, #148]	; (c820 <LorawanNotifyAppOnRxdone+0x98>)
    c78c:	0007      	movs	r7, r0
    c78e:	0023      	movs	r3, r4
    c790:	33c8      	adds	r3, #200	; 0xc8
    c792:	781b      	ldrb	r3, [r3, #0]
    c794:	000d      	movs	r5, r1
    c796:	0016      	movs	r6, r2
    c798:	2b01      	cmp	r3, #1
    c79a:	d136      	bne.n	c80a <LorawanNotifyAppOnRxdone+0x82>
    c79c:	0022      	movs	r2, r4
    c79e:	210e      	movs	r1, #14
    c7a0:	3250      	adds	r2, #80	; 0x50
    c7a2:	7813      	ldrb	r3, [r2, #0]
    c7a4:	438b      	bics	r3, r1
    c7a6:	7013      	strb	r3, [r2, #0]
    c7a8:	491e      	ldr	r1, [pc, #120]	; (c824 <LorawanNotifyAppOnRxdone+0x9c>)
    c7aa:	784a      	ldrb	r2, [r1, #1]
    c7ac:	780b      	ldrb	r3, [r1, #0]
    c7ae:	0212      	lsls	r2, r2, #8
    c7b0:	431a      	orrs	r2, r3
    c7b2:	788b      	ldrb	r3, [r1, #2]
    c7b4:	041b      	lsls	r3, r3, #16
    c7b6:	431a      	orrs	r2, r3
    c7b8:	78cb      	ldrb	r3, [r1, #3]
    c7ba:	061b      	lsls	r3, r3, #24
    c7bc:	4313      	orrs	r3, r2
    c7be:	d023      	beq.n	c808 <LorawanNotifyAppOnRxdone+0x80>
    c7c0:	0022      	movs	r2, r4
    c7c2:	2120      	movs	r1, #32
    c7c4:	3260      	adds	r2, #96	; 0x60
    c7c6:	7813      	ldrb	r3, [r2, #0]
    c7c8:	438b      	bics	r3, r1
    c7ca:	7013      	strb	r3, [r2, #0]
    c7cc:	0023      	movs	r3, r4
    c7ce:	33c8      	adds	r3, #200	; 0xc8
    c7d0:	781b      	ldrb	r3, [r3, #0]
    c7d2:	7878      	ldrb	r0, [r7, #1]
    c7d4:	469c      	mov	ip, r3
    c7d6:	78fa      	ldrb	r2, [r7, #3]
    c7d8:	78b9      	ldrb	r1, [r7, #2]
    c7da:	793b      	ldrb	r3, [r7, #4]
    c7dc:	4667      	mov	r7, ip
    c7de:	0209      	lsls	r1, r1, #8
    c7e0:	4301      	orrs	r1, r0
    c7e2:	0410      	lsls	r0, r2, #16
    c7e4:	4308      	orrs	r0, r1
    c7e6:	061b      	lsls	r3, r3, #24
    c7e8:	4318      	orrs	r0, r3
    c7ea:	0032      	movs	r2, r6
    c7ec:	2308      	movs	r3, #8
    c7ee:	0029      	movs	r1, r5
    c7f0:	2f04      	cmp	r7, #4
    c7f2:	d112      	bne.n	c81a <LorawanNotifyAppOnRxdone+0x92>
    c7f4:	4d0c      	ldr	r5, [pc, #48]	; (c828 <LorawanNotifyAppOnRxdone+0xa0>)
    c7f6:	47a8      	blx	r5
    c7f8:	2390      	movs	r3, #144	; 0x90
    c7fa:	005b      	lsls	r3, r3, #1
    c7fc:	5ce3      	ldrb	r3, [r4, r3]
    c7fe:	2b00      	cmp	r3, #0
    c800:	d102      	bne.n	c808 <LorawanNotifyAppOnRxdone+0x80>
    c802:	2008      	movs	r0, #8
    c804:	4b09      	ldr	r3, [pc, #36]	; (c82c <LorawanNotifyAppOnRxdone+0xa4>)
    c806:	4798      	blx	r3
    c808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c80a:	2b04      	cmp	r3, #4
    c80c:	d1cc      	bne.n	c7a8 <LorawanNotifyAppOnRxdone+0x20>
    c80e:	0023      	movs	r3, r4
    c810:	33bc      	adds	r3, #188	; 0xbc
    c812:	7818      	ldrb	r0, [r3, #0]
    c814:	4b06      	ldr	r3, [pc, #24]	; (c830 <LorawanNotifyAppOnRxdone+0xa8>)
    c816:	4798      	blx	r3
    c818:	e7c6      	b.n	c7a8 <LorawanNotifyAppOnRxdone+0x20>
    c81a:	4d06      	ldr	r5, [pc, #24]	; (c834 <LorawanNotifyAppOnRxdone+0xac>)
    c81c:	47a8      	blx	r5
    c81e:	e7eb      	b.n	c7f8 <LorawanNotifyAppOnRxdone+0x70>
    c820:	20001a34 	.word	0x20001a34
    c824:	20001c74 	.word	0x20001c74
    c828:	0000ecb9 	.word	0x0000ecb9
    c82c:	0000c6cd 	.word	0x0000c6cd
    c830:	000091c1 	.word	0x000091c1
    c834:	0000c731 	.word	0x0000c731

0000c838 <LorawanSetReceiveWindow2Parameters>:
    c838:	b537      	push	{r0, r1, r2, r4, r5, lr}
    c83a:	466b      	mov	r3, sp
    c83c:	1cdd      	adds	r5, r3, #3
    c83e:	9001      	str	r0, [sp, #4]
    c840:	7029      	strb	r1, [r5, #0]
    c842:	2001      	movs	r0, #1
    c844:	a901      	add	r1, sp, #4
    c846:	4c09      	ldr	r4, [pc, #36]	; (c86c <LorawanSetReceiveWindow2Parameters+0x34>)
    c848:	47a0      	blx	r4
    c84a:	2808      	cmp	r0, #8
    c84c:	d002      	beq.n	c854 <LorawanSetReceiveWindow2Parameters+0x1c>
    c84e:	240a      	movs	r4, #10
    c850:	0020      	movs	r0, r4
    c852:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    c854:	0029      	movs	r1, r5
    c856:	200f      	movs	r0, #15
    c858:	47a0      	blx	r4
    c85a:	0004      	movs	r4, r0
    c85c:	2808      	cmp	r0, #8
    c85e:	d1f6      	bne.n	c84e <LorawanSetReceiveWindow2Parameters+0x16>
    c860:	7829      	ldrb	r1, [r5, #0]
    c862:	9801      	ldr	r0, [sp, #4]
    c864:	4b02      	ldr	r3, [pc, #8]	; (c870 <LorawanSetReceiveWindow2Parameters+0x38>)
    c866:	4798      	blx	r3
    c868:	e7f2      	b.n	c850 <LorawanSetReceiveWindow2Parameters+0x18>
    c86a:	46c0      	nop			; (mov r8, r8)
    c86c:	00007d21 	.word	0x00007d21
    c870:	0000b8e5 	.word	0x0000b8e5

0000c874 <LorawanSetFrequency>:
    c874:	b507      	push	{r0, r1, r2, lr}
    c876:	466b      	mov	r3, sp
    c878:	9100      	str	r1, [sp, #0]
    c87a:	7118      	strb	r0, [r3, #4]
    c87c:	4669      	mov	r1, sp
    c87e:	2000      	movs	r0, #0
    c880:	4b01      	ldr	r3, [pc, #4]	; (c888 <LorawanSetFrequency+0x14>)
    c882:	4798      	blx	r3
    c884:	bd0e      	pop	{r1, r2, r3, pc}
    c886:	46c0      	nop			; (mov r8, r8)
    c888:	00007d3d 	.word	0x00007d3d

0000c88c <LorawanGetReceiveWindow2Parameters>:
    c88c:	4a06      	ldr	r2, [pc, #24]	; (c8a8 <LorawanGetReceiveWindow2Parameters+0x1c>)
    c88e:	0013      	movs	r3, r2
    c890:	334e      	adds	r3, #78	; 0x4e
    c892:	781b      	ldrb	r3, [r3, #0]
    c894:	7103      	strb	r3, [r0, #4]
    c896:	0013      	movs	r3, r2
    c898:	324c      	adds	r2, #76	; 0x4c
    c89a:	334a      	adds	r3, #74	; 0x4a
    c89c:	8819      	ldrh	r1, [r3, #0]
    c89e:	8813      	ldrh	r3, [r2, #0]
    c8a0:	041b      	lsls	r3, r3, #16
    c8a2:	430b      	orrs	r3, r1
    c8a4:	6003      	str	r3, [r0, #0]
    c8a6:	4770      	bx	lr
    c8a8:	20001a34 	.word	0x20001a34

0000c8ac <LORAWAN_GetAttr>:
    c8ac:	b530      	push	{r4, r5, lr}
    c8ae:	000b      	movs	r3, r1
    c8b0:	b085      	sub	sp, #20
    c8b2:	0014      	movs	r4, r2
    c8b4:	2835      	cmp	r0, #53	; 0x35
    c8b6:	d837      	bhi.n	c928 <LORAWAN_GetAttr+0x7c>
    c8b8:	f004 f99a 	bl	10bf0 <__gnu_thumb1_case_uhi>
    c8bc:	00580039 	.word	0x00580039
    c8c0:	006c005c 	.word	0x006c005c
    c8c4:	00680064 	.word	0x00680064
    c8c8:	00760070 	.word	0x00760070
    c8cc:	007e007b 	.word	0x007e007b
    c8d0:	00840081 	.word	0x00840081
    c8d4:	008f0087 	.word	0x008f0087
    c8d8:	00950092 	.word	0x00950092
    c8dc:	009c0099 	.word	0x009c0099
    c8e0:	00a2009f 	.word	0x00a2009f
    c8e4:	00ce00a5 	.word	0x00ce00a5
    c8e8:	00a800ab 	.word	0x00a800ab
    c8ec:	00d500db 	.word	0x00d500db
    c8f0:	00c400c9 	.word	0x00c400c9
    c8f4:	003600bd 	.word	0x003600bd
    c8f8:	00b6008c 	.word	0x00b6008c
    c8fc:	00b300ba 	.word	0x00b300ba
    c900:	00d200b0 	.word	0x00d200b0
    c904:	003f00d8 	.word	0x003f00d8
    c908:	0041003f 	.word	0x0041003f
    c90c:	00f100e3 	.word	0x00f100e3
    c910:	00e800ed 	.word	0x00e800ed
    c914:	003600f4 	.word	0x003600f4
    c918:	00fc00f8 	.word	0x00fc00f8
    c91c:	01060101 	.word	0x01060101
    c920:	010f010b 	.word	0x010f010b
    c924:	01150112 	.word	0x01150112
    c928:	200a      	movs	r0, #10
    c92a:	b005      	add	sp, #20
    c92c:	bd30      	pop	{r4, r5, pc}
    c92e:	2208      	movs	r2, #8
    c930:	4971      	ldr	r1, [pc, #452]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c932:	313d      	adds	r1, #61	; 0x3d
    c934:	0020      	movs	r0, r4
    c936:	4b71      	ldr	r3, [pc, #452]	; (cafc <LORAWAN_GetAttr+0x250>)
    c938:	4798      	blx	r3
    c93a:	2008      	movs	r0, #8
    c93c:	e7f5      	b.n	c92a <LORAWAN_GetAttr+0x7e>
    c93e:	4669      	mov	r1, sp
    c940:	4b6f      	ldr	r3, [pc, #444]	; (cb00 <LORAWAN_GetAttr+0x254>)
    c942:	201d      	movs	r0, #29
    c944:	4798      	blx	r3
    c946:	4b6c      	ldr	r3, [pc, #432]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c948:	a902      	add	r1, sp, #8
    c94a:	33e8      	adds	r3, #232	; 0xe8
    c94c:	881b      	ldrh	r3, [r3, #0]
    c94e:	2208      	movs	r2, #8
    c950:	808b      	strh	r3, [r1, #4]
    c952:	466b      	mov	r3, sp
    c954:	791b      	ldrb	r3, [r3, #4]
    c956:	718b      	strb	r3, [r1, #6]
    c958:	466b      	mov	r3, sp
    c95a:	881b      	ldrh	r3, [r3, #0]
    c95c:	800b      	strh	r3, [r1, #0]
    c95e:	466b      	mov	r3, sp
    c960:	885b      	ldrh	r3, [r3, #2]
    c962:	804b      	strh	r3, [r1, #2]
    c964:	466b      	mov	r3, sp
    c966:	795b      	ldrb	r3, [r3, #5]
    c968:	71cb      	strb	r3, [r1, #7]
    c96a:	e7e3      	b.n	c934 <LORAWAN_GetAttr+0x88>
    c96c:	4962      	ldr	r1, [pc, #392]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c96e:	2208      	movs	r2, #8
    c970:	3135      	adds	r1, #53	; 0x35
    c972:	e7df      	b.n	c934 <LORAWAN_GetAttr+0x88>
    c974:	4b60      	ldr	r3, [pc, #384]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c976:	681a      	ldr	r2, [r3, #0]
    c978:	791b      	ldrb	r3, [r3, #4]
    c97a:	0a12      	lsrs	r2, r2, #8
    c97c:	061b      	lsls	r3, r3, #24
    c97e:	4313      	orrs	r3, r2
    c980:	6023      	str	r3, [r4, #0]
    c982:	e7da      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    c984:	495c      	ldr	r1, [pc, #368]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c986:	2210      	movs	r2, #16
    c988:	3105      	adds	r1, #5
    c98a:	e7d3      	b.n	c934 <LORAWAN_GetAttr+0x88>
    c98c:	495a      	ldr	r1, [pc, #360]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c98e:	2210      	movs	r2, #16
    c990:	3115      	adds	r1, #21
    c992:	e7cf      	b.n	c934 <LORAWAN_GetAttr+0x88>
    c994:	4958      	ldr	r1, [pc, #352]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c996:	2210      	movs	r2, #16
    c998:	3125      	adds	r1, #37	; 0x25
    c99a:	e7cb      	b.n	c934 <LORAWAN_GetAttr+0x88>
    c99c:	4b56      	ldr	r3, [pc, #344]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c99e:	3350      	adds	r3, #80	; 0x50
    c9a0:	781b      	ldrb	r3, [r3, #0]
    c9a2:	069b      	lsls	r3, r3, #26
    c9a4:	0fdb      	lsrs	r3, r3, #31
    c9a6:	e002      	b.n	c9ae <LORAWAN_GetAttr+0x102>
    c9a8:	4b53      	ldr	r3, [pc, #332]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9aa:	33b3      	adds	r3, #179	; 0xb3
    c9ac:	781b      	ldrb	r3, [r3, #0]
    c9ae:	7023      	strb	r3, [r4, #0]
    c9b0:	e7c3      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    c9b2:	4b51      	ldr	r3, [pc, #324]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9b4:	33b5      	adds	r3, #181	; 0xb5
    c9b6:	e7f9      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    c9b8:	4b4f      	ldr	r3, [pc, #316]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9ba:	33cb      	adds	r3, #203	; 0xcb
    c9bc:	e7f6      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    c9be:	4b4e      	ldr	r3, [pc, #312]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    c9c2:	e7dd      	b.n	c980 <LORAWAN_GetAttr+0xd4>
    c9c4:	4b4c      	ldr	r3, [pc, #304]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    c9c8:	e7da      	b.n	c980 <LORAWAN_GetAttr+0xd4>
    c9ca:	4b4b      	ldr	r3, [pc, #300]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9cc:	339c      	adds	r3, #156	; 0x9c
    c9ce:	881b      	ldrh	r3, [r3, #0]
    c9d0:	8023      	strh	r3, [r4, #0]
    c9d2:	e7b2      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    c9d4:	4b48      	ldr	r3, [pc, #288]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9d6:	339e      	adds	r3, #158	; 0x9e
    c9d8:	e7f9      	b.n	c9ce <LORAWAN_GetAttr+0x122>
    c9da:	4b47      	ldr	r3, [pc, #284]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9dc:	33a0      	adds	r3, #160	; 0xa0
    c9de:	e7f6      	b.n	c9ce <LORAWAN_GetAttr+0x122>
    c9e0:	4b45      	ldr	r3, [pc, #276]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9e2:	33a2      	adds	r3, #162	; 0xa2
    c9e4:	e7f3      	b.n	c9ce <LORAWAN_GetAttr+0x122>
    c9e6:	4b44      	ldr	r3, [pc, #272]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9e8:	33a4      	adds	r3, #164	; 0xa4
    c9ea:	881b      	ldrh	r3, [r3, #0]
    c9ec:	e7df      	b.n	c9ae <LORAWAN_GetAttr+0x102>
    c9ee:	4b42      	ldr	r3, [pc, #264]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9f0:	33a8      	adds	r3, #168	; 0xa8
    c9f2:	e7db      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    c9f4:	4b40      	ldr	r3, [pc, #256]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9f6:	33a9      	adds	r3, #169	; 0xa9
    c9f8:	e7d8      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    c9fa:	4b3f      	ldr	r3, [pc, #252]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    c9fc:	33a6      	adds	r3, #166	; 0xa6
    c9fe:	e7f4      	b.n	c9ea <LORAWAN_GetAttr+0x13e>
    ca00:	4b3d      	ldr	r3, [pc, #244]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca02:	33ae      	adds	r3, #174	; 0xae
    ca04:	e7d2      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca06:	4b3c      	ldr	r3, [pc, #240]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca08:	33ad      	adds	r3, #173	; 0xad
    ca0a:	e7cf      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca0c:	4b3a      	ldr	r3, [pc, #232]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca0e:	33b4      	adds	r3, #180	; 0xb4
    ca10:	e7cc      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca12:	4b39      	ldr	r3, [pc, #228]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca14:	3350      	adds	r3, #80	; 0x50
    ca16:	781b      	ldrb	r3, [r3, #0]
    ca18:	06db      	lsls	r3, r3, #27
    ca1a:	e7c3      	b.n	c9a4 <LORAWAN_GetAttr+0xf8>
    ca1c:	4b36      	ldr	r3, [pc, #216]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca1e:	33b2      	adds	r3, #178	; 0xb2
    ca20:	e7c4      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca22:	4b35      	ldr	r3, [pc, #212]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca24:	33b1      	adds	r3, #177	; 0xb1
    ca26:	e7c1      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca28:	4b33      	ldr	r3, [pc, #204]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca2a:	3364      	adds	r3, #100	; 0x64
    ca2c:	781b      	ldrb	r3, [r3, #0]
    ca2e:	e7cf      	b.n	c9d0 <LORAWAN_GetAttr+0x124>
    ca30:	4b31      	ldr	r3, [pc, #196]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    ca34:	e7a4      	b.n	c980 <LORAWAN_GetAttr+0xd4>
    ca36:	2016      	movs	r0, #22
    ca38:	781b      	ldrb	r3, [r3, #0]
    ca3a:	a902      	add	r1, sp, #8
    ca3c:	700b      	strb	r3, [r1, #0]
    ca3e:	4b31      	ldr	r3, [pc, #196]	; (cb04 <LORAWAN_GetAttr+0x258>)
    ca40:	4798      	blx	r3
    ca42:	e77a      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    ca44:	781b      	ldrb	r3, [r3, #0]
    ca46:	a902      	add	r1, sp, #8
    ca48:	700b      	strb	r3, [r1, #0]
    ca4a:	2012      	movs	r0, #18
    ca4c:	e7f7      	b.n	ca3e <LORAWAN_GetAttr+0x192>
    ca4e:	781b      	ldrb	r3, [r3, #0]
    ca50:	a902      	add	r1, sp, #8
    ca52:	700b      	strb	r3, [r1, #0]
    ca54:	2000      	movs	r0, #0
    ca56:	e7f2      	b.n	ca3e <LORAWAN_GetAttr+0x192>
    ca58:	0010      	movs	r0, r2
    ca5a:	4b2b      	ldr	r3, [pc, #172]	; (cb08 <LORAWAN_GetAttr+0x25c>)
    ca5c:	4798      	blx	r3
    ca5e:	e76c      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    ca60:	4b25      	ldr	r3, [pc, #148]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca62:	33ca      	adds	r3, #202	; 0xca
    ca64:	e7a2      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca66:	4b24      	ldr	r3, [pc, #144]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca68:	33c8      	adds	r3, #200	; 0xc8
    ca6a:	e79f      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca6c:	4b22      	ldr	r3, [pc, #136]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca6e:	33c9      	adds	r3, #201	; 0xc9
    ca70:	e79c      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    ca72:	21fa      	movs	r1, #250	; 0xfa
    ca74:	4b20      	ldr	r3, [pc, #128]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca76:	0089      	lsls	r1, r1, #2
    ca78:	6dd8      	ldr	r0, [r3, #92]	; 0x5c
    ca7a:	4b24      	ldr	r3, [pc, #144]	; (cb0c <LORAWAN_GetAttr+0x260>)
    ca7c:	4798      	blx	r3
    ca7e:	8020      	strh	r0, [r4, #0]
    ca80:	e75b      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    ca82:	4b1d      	ldr	r3, [pc, #116]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca84:	3352      	adds	r3, #82	; 0x52
    ca86:	781b      	ldrb	r3, [r3, #0]
    ca88:	079b      	lsls	r3, r3, #30
    ca8a:	e78b      	b.n	c9a4 <LORAWAN_GetAttr+0xf8>
    ca8c:	491a      	ldr	r1, [pc, #104]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca8e:	2210      	movs	r2, #16
    ca90:	310d      	adds	r1, #13
    ca92:	31ff      	adds	r1, #255	; 0xff
    ca94:	e74e      	b.n	c934 <LORAWAN_GetAttr+0x88>
    ca96:	4918      	ldr	r1, [pc, #96]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    ca98:	2210      	movs	r2, #16
    ca9a:	31fc      	adds	r1, #252	; 0xfc
    ca9c:	e74a      	b.n	c934 <LORAWAN_GetAttr+0x88>
    ca9e:	2204      	movs	r2, #4
    caa0:	491b      	ldr	r1, [pc, #108]	; (cb10 <LORAWAN_GetAttr+0x264>)
    caa2:	e747      	b.n	c934 <LORAWAN_GetAttr+0x88>
    caa4:	4b14      	ldr	r3, [pc, #80]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    caa6:	33fe      	adds	r3, #254	; 0xfe
    caa8:	8bdb      	ldrh	r3, [r3, #30]
    caaa:	e791      	b.n	c9d0 <LORAWAN_GetAttr+0x124>
    caac:	0010      	movs	r0, r2
    caae:	4b19      	ldr	r3, [pc, #100]	; (cb14 <LORAWAN_GetAttr+0x268>)
    cab0:	4798      	blx	r3
    cab2:	e73a      	b.n	c92a <LORAWAN_GetAttr+0x7e>
    cab4:	0011      	movs	r1, r2
    cab6:	4b12      	ldr	r3, [pc, #72]	; (cb00 <LORAWAN_GetAttr+0x254>)
    cab8:	201f      	movs	r0, #31
    caba:	4798      	blx	r3
    cabc:	e73d      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    cabe:	4b0e      	ldr	r3, [pc, #56]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    cac0:	3360      	adds	r3, #96	; 0x60
    cac2:	781b      	ldrb	r3, [r3, #0]
    cac4:	071b      	lsls	r3, r3, #28
    cac6:	e76d      	b.n	c9a4 <LORAWAN_GetAttr+0xf8>
    cac8:	4b0b      	ldr	r3, [pc, #44]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    caca:	3360      	adds	r3, #96	; 0x60
    cacc:	781b      	ldrb	r3, [r3, #0]
    cace:	07db      	lsls	r3, r3, #31
    cad0:	e768      	b.n	c9a4 <LORAWAN_GetAttr+0xf8>
    cad2:	202f      	movs	r0, #47	; 0x2f
    cad4:	4b0b      	ldr	r3, [pc, #44]	; (cb04 <LORAWAN_GetAttr+0x258>)
    cad6:	4798      	blx	r3
    cad8:	e727      	b.n	c92a <LORAWAN_GetAttr+0x7e>
    cada:	490f      	ldr	r1, [pc, #60]	; (cb18 <LORAWAN_GetAttr+0x26c>)
    cadc:	2024      	movs	r0, #36	; 0x24
    cade:	e7f9      	b.n	cad4 <LORAWAN_GetAttr+0x228>
    cae0:	4b05      	ldr	r3, [pc, #20]	; (caf8 <LORAWAN_GetAttr+0x24c>)
    cae2:	33b0      	adds	r3, #176	; 0xb0
    cae4:	e762      	b.n	c9ac <LORAWAN_GetAttr+0x100>
    cae6:	4b0d      	ldr	r3, [pc, #52]	; (cb1c <LORAWAN_GetAttr+0x270>)
    cae8:	4798      	blx	r3
    caea:	4b0d      	ldr	r3, [pc, #52]	; (cb20 <LORAWAN_GetAttr+0x274>)
    caec:	0005      	movs	r5, r0
    caee:	4798      	blx	r3
    caf0:	3808      	subs	r0, #8
    caf2:	1b40      	subs	r0, r0, r5
    caf4:	7020      	strb	r0, [r4, #0]
    caf6:	e720      	b.n	c93a <LORAWAN_GetAttr+0x8e>
    caf8:	20001a34 	.word	0x20001a34
    cafc:	00013dad 	.word	0x00013dad
    cb00:	0000f17d 	.word	0x0000f17d
    cb04:	00007d05 	.word	0x00007d05
    cb08:	0000c88d 	.word	0x0000c88d
    cb0c:	00010c05 	.word	0x00010c05
    cb10:	20001b2c 	.word	0x20001b2c
    cb14:	00007e69 	.word	0x00007e69
    cb18:	20001ae7 	.word	0x20001ae7
    cb1c:	0000affd 	.word	0x0000affd
    cb20:	0000b0a5 	.word	0x0000b0a5

0000cb24 <LORAWAN_TxDone>:
    cb24:	b5f0      	push	{r4, r5, r6, r7, lr}
    cb26:	6843      	ldr	r3, [r0, #4]
    cb28:	b08f      	sub	sp, #60	; 0x3c
    cb2a:	ae07      	add	r6, sp, #28
    cb2c:	7805      	ldrb	r5, [r0, #0]
    cb2e:	9303      	str	r3, [sp, #12]
    cb30:	0032      	movs	r2, r6
    cb32:	4bd3      	ldr	r3, [pc, #844]	; (ce80 <LORAWAN_TxDone+0x35c>)
    cb34:	2100      	movs	r1, #0
    cb36:	2027      	movs	r0, #39	; 0x27
    cb38:	4798      	blx	r3
    cb3a:	4cd2      	ldr	r4, [pc, #840]	; (ce84 <LORAWAN_TxDone+0x360>)
    cb3c:	0023      	movs	r3, r4
    cb3e:	3350      	adds	r3, #80	; 0x50
    cb40:	781b      	ldrb	r3, [r3, #0]
    cb42:	2b7f      	cmp	r3, #127	; 0x7f
    cb44:	d900      	bls.n	cb48 <LORAWAN_TxDone+0x24>
    cb46:	e202      	b.n	cf4e <LORAWAN_TxDone+0x42a>
    cb48:	4bcf      	ldr	r3, [pc, #828]	; (ce88 <LORAWAN_TxDone+0x364>)
    cb4a:	201b      	movs	r0, #27
    cb4c:	781a      	ldrb	r2, [r3, #0]
    cb4e:	2a04      	cmp	r2, #4
    cb50:	d100      	bne.n	cb54 <LORAWAN_TxDone+0x30>
    cb52:	e0b1      	b.n	ccb8 <LORAWAN_TxDone+0x194>
    cb54:	781b      	ldrb	r3, [r3, #0]
    cb56:	2b02      	cmp	r3, #2
    cb58:	d11f      	bne.n	cb9a <LORAWAN_TxDone+0x76>
    cb5a:	3321      	adds	r3, #33	; 0x21
    cb5c:	33ff      	adds	r3, #255	; 0xff
    cb5e:	5ce2      	ldrb	r2, [r4, r3]
    cb60:	2a00      	cmp	r2, #0
    cb62:	d005      	beq.n	cb70 <LORAWAN_TxDone+0x4c>
    cb64:	2200      	movs	r2, #0
    cb66:	49c9      	ldr	r1, [pc, #804]	; (ce8c <LORAWAN_TxDone+0x368>)
    cb68:	54e2      	strb	r2, [r4, r3]
    cb6a:	200b      	movs	r0, #11
    cb6c:	4bc8      	ldr	r3, [pc, #800]	; (ce90 <LORAWAN_TxDone+0x36c>)
    cb6e:	4798      	blx	r3
    cb70:	2d07      	cmp	r5, #7
    cb72:	d000      	beq.n	cb76 <LORAWAN_TxDone+0x52>
    cb74:	e0a5      	b.n	ccc2 <LORAWAN_TxDone+0x19e>
    cb76:	79f3      	ldrb	r3, [r6, #7]
    cb78:	2b00      	cmp	r3, #0
    cb7a:	d00e      	beq.n	cb9a <LORAWAN_TxDone+0x76>
    cb7c:	0023      	movs	r3, r4
    cb7e:	3360      	adds	r3, #96	; 0x60
    cb80:	7818      	ldrb	r0, [r3, #0]
    cb82:	0026      	movs	r6, r4
    cb84:	2304      	movs	r3, #4
    cb86:	36e6      	adds	r6, #230	; 0xe6
    cb88:	4018      	ands	r0, r3
    cb8a:	4dc2      	ldr	r5, [pc, #776]	; (ce94 <LORAWAN_TxDone+0x370>)
    cb8c:	d007      	beq.n	cb9e <LORAWAN_TxDone+0x7a>
    cb8e:	2000      	movs	r0, #0
    cb90:	2109      	movs	r1, #9
    cb92:	8030      	strh	r0, [r6, #0]
    cb94:	47a8      	blx	r5
    cb96:	4bc0      	ldr	r3, [pc, #768]	; (ce98 <LORAWAN_TxDone+0x374>)
    cb98:	4798      	blx	r3
    cb9a:	b00f      	add	sp, #60	; 0x3c
    cb9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    cb9e:	8833      	ldrh	r3, [r6, #0]
    cba0:	2109      	movs	r1, #9
    cba2:	3301      	adds	r3, #1
    cba4:	8033      	strh	r3, [r6, #0]
    cba6:	47a8      	blx	r5
    cba8:	0023      	movs	r3, r4
    cbaa:	33e8      	adds	r3, #232	; 0xe8
    cbac:	881b      	ldrh	r3, [r3, #0]
    cbae:	4abb      	ldr	r2, [pc, #748]	; (ce9c <LORAWAN_TxDone+0x378>)
    cbb0:	4293      	cmp	r3, r2
    cbb2:	d002      	beq.n	cbba <LORAWAN_TxDone+0x96>
    cbb4:	8832      	ldrh	r2, [r6, #0]
    cbb6:	429a      	cmp	r2, r3
    cbb8:	d266      	bcs.n	cc88 <LORAWAN_TxDone+0x164>
    cbba:	2395      	movs	r3, #149	; 0x95
    cbbc:	005b      	lsls	r3, r3, #1
    cbbe:	5ce3      	ldrb	r3, [r4, r3]
    cbc0:	2b00      	cmp	r3, #0
    cbc2:	d061      	beq.n	cc88 <LORAWAN_TxDone+0x164>
    cbc4:	2701      	movs	r7, #1
    cbc6:	0023      	movs	r3, r4
    cbc8:	a905      	add	r1, sp, #20
    cbca:	700f      	strb	r7, [r1, #0]
    cbcc:	33b5      	adds	r3, #181	; 0xb5
    cbce:	781b      	ldrb	r3, [r3, #0]
    cbd0:	aa0b      	add	r2, sp, #44	; 0x2c
    cbd2:	704b      	strb	r3, [r1, #1]
    cbd4:	0023      	movs	r3, r4
    cbd6:	33b3      	adds	r3, #179	; 0xb3
    cbd8:	781b      	ldrb	r3, [r3, #0]
    cbda:	202d      	movs	r0, #45	; 0x2d
    cbdc:	708b      	strb	r3, [r1, #2]
    cbde:	4bb0      	ldr	r3, [pc, #704]	; (cea0 <LORAWAN_TxDone+0x37c>)
    cbe0:	4798      	blx	r3
    cbe2:	2808      	cmp	r0, #8
    cbe4:	d135      	bne.n	cc52 <LORAWAN_TxDone+0x12e>
    cbe6:	a806      	add	r0, sp, #24
    cbe8:	4bae      	ldr	r3, [pc, #696]	; (cea4 <LORAWAN_TxDone+0x380>)
    cbea:	7007      	strb	r7, [r0, #0]
    cbec:	4798      	blx	r3
    cbee:	980b      	ldr	r0, [sp, #44]	; 0x2c
    cbf0:	990c      	ldr	r1, [sp, #48]	; 0x30
    cbf2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    cbf4:	4bac      	ldr	r3, [pc, #688]	; (cea8 <LORAWAN_TxDone+0x384>)
    cbf6:	4798      	blx	r3
    cbf8:	0023      	movs	r3, r4
    cbfa:	339a      	adds	r3, #154	; 0x9a
    cbfc:	881b      	ldrh	r3, [r3, #0]
    cbfe:	a809      	add	r0, sp, #36	; 0x24
    cc00:	7003      	strb	r3, [r0, #0]
    cc02:	4baa      	ldr	r3, [pc, #680]	; (ceac <LORAWAN_TxDone+0x388>)
    cc04:	6043      	str	r3, [r0, #4]
    cc06:	4baa      	ldr	r3, [pc, #680]	; (ceb0 <LORAWAN_TxDone+0x38c>)
    cc08:	4798      	blx	r3
    cc0a:	1e06      	subs	r6, r0, #0
    cc0c:	d108      	bne.n	cc20 <LORAWAN_TxDone+0xfc>
    cc0e:	220e      	movs	r2, #14
    cc10:	3450      	adds	r4, #80	; 0x50
    cc12:	7823      	ldrb	r3, [r4, #0]
    cc14:	4393      	bics	r3, r2
    cc16:	001a      	movs	r2, r3
    cc18:	2302      	movs	r3, #2
    cc1a:	4313      	orrs	r3, r2
    cc1c:	7023      	strb	r3, [r4, #0]
    cc1e:	e7bc      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cc20:	0023      	movs	r3, r4
    cc22:	3360      	adds	r3, #96	; 0x60
    cc24:	7818      	ldrb	r0, [r3, #0]
    cc26:	0023      	movs	r3, r4
    cc28:	4038      	ands	r0, r7
    cc2a:	33e6      	adds	r3, #230	; 0xe6
    cc2c:	4fa1      	ldr	r7, [pc, #644]	; (ceb4 <LORAWAN_TxDone+0x390>)
    cc2e:	4ca2      	ldr	r4, [pc, #648]	; (ceb8 <LORAWAN_TxDone+0x394>)
    cc30:	2800      	cmp	r0, #0
    cc32:	d009      	beq.n	cc48 <LORAWAN_TxDone+0x124>
    cc34:	2000      	movs	r0, #0
    cc36:	2109      	movs	r1, #9
    cc38:	8018      	strh	r0, [r3, #0]
    cc3a:	47a8      	blx	r5
    cc3c:	4b9f      	ldr	r3, [pc, #636]	; (cebc <LORAWAN_TxDone+0x398>)
    cc3e:	4798      	blx	r3
    cc40:	47a0      	blx	r4
    cc42:	0030      	movs	r0, r6
    cc44:	47b8      	blx	r7
    cc46:	e7a8      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cc48:	2109      	movs	r1, #9
    cc4a:	8018      	strh	r0, [r3, #0]
    cc4c:	47a8      	blx	r5
    cc4e:	4b9c      	ldr	r3, [pc, #624]	; (cec0 <LORAWAN_TxDone+0x39c>)
    cc50:	e7f5      	b.n	cc3e <LORAWAN_TxDone+0x11a>
    cc52:	0023      	movs	r3, r4
    cc54:	3360      	adds	r3, #96	; 0x60
    cc56:	7818      	ldrb	r0, [r3, #0]
    cc58:	0023      	movs	r3, r4
    cc5a:	4007      	ands	r7, r0
    cc5c:	4e95      	ldr	r6, [pc, #596]	; (ceb4 <LORAWAN_TxDone+0x390>)
    cc5e:	33e6      	adds	r3, #230	; 0xe6
    cc60:	4c95      	ldr	r4, [pc, #596]	; (ceb8 <LORAWAN_TxDone+0x394>)
    cc62:	2f00      	cmp	r7, #0
    cc64:	d00a      	beq.n	cc7c <LORAWAN_TxDone+0x158>
    cc66:	2700      	movs	r7, #0
    cc68:	2109      	movs	r1, #9
    cc6a:	0038      	movs	r0, r7
    cc6c:	801f      	strh	r7, [r3, #0]
    cc6e:	47a8      	blx	r5
    cc70:	4b92      	ldr	r3, [pc, #584]	; (cebc <LORAWAN_TxDone+0x398>)
    cc72:	4798      	blx	r3
    cc74:	47a0      	blx	r4
    cc76:	0038      	movs	r0, r7
    cc78:	47b0      	blx	r6
    cc7a:	e78e      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cc7c:	2109      	movs	r1, #9
    cc7e:	0038      	movs	r0, r7
    cc80:	801f      	strh	r7, [r3, #0]
    cc82:	47a8      	blx	r5
    cc84:	4b8e      	ldr	r3, [pc, #568]	; (cec0 <LORAWAN_TxDone+0x39c>)
    cc86:	e7f4      	b.n	cc72 <LORAWAN_TxDone+0x14e>
    cc88:	0023      	movs	r3, r4
    cc8a:	2000      	movs	r0, #0
    cc8c:	33e6      	adds	r3, #230	; 0xe6
    cc8e:	2109      	movs	r1, #9
    cc90:	8018      	strh	r0, [r3, #0]
    cc92:	47a8      	blx	r5
    cc94:	0022      	movs	r2, r4
    cc96:	210e      	movs	r1, #14
    cc98:	3250      	adds	r2, #80	; 0x50
    cc9a:	7813      	ldrb	r3, [r2, #0]
    cc9c:	3460      	adds	r4, #96	; 0x60
    cc9e:	438b      	bics	r3, r1
    cca0:	7013      	strb	r3, [r2, #0]
    cca2:	2220      	movs	r2, #32
    cca4:	7823      	ldrb	r3, [r4, #0]
    cca6:	4393      	bics	r3, r2
    cca8:	7023      	strb	r3, [r4, #0]
    ccaa:	4c83      	ldr	r4, [pc, #524]	; (ceb8 <LORAWAN_TxDone+0x394>)
    ccac:	07db      	lsls	r3, r3, #31
    ccae:	d506      	bpl.n	ccbe <LORAWAN_TxDone+0x19a>
    ccb0:	4b82      	ldr	r3, [pc, #520]	; (cebc <LORAWAN_TxDone+0x398>)
    ccb2:	4798      	blx	r3
    ccb4:	47a0      	blx	r4
    ccb6:	2007      	movs	r0, #7
    ccb8:	4b7e      	ldr	r3, [pc, #504]	; (ceb4 <LORAWAN_TxDone+0x390>)
    ccba:	4798      	blx	r3
    ccbc:	e76d      	b.n	cb9a <LORAWAN_TxDone+0x76>
    ccbe:	4b80      	ldr	r3, [pc, #512]	; (cec0 <LORAWAN_TxDone+0x39c>)
    ccc0:	e7f7      	b.n	ccb2 <LORAWAN_TxDone+0x18e>
    ccc2:	2d00      	cmp	r5, #0
    ccc4:	d000      	beq.n	ccc8 <LORAWAN_TxDone+0x1a4>
    ccc6:	e768      	b.n	cb9a <LORAWAN_TxDone+0x76>
    ccc8:	0023      	movs	r3, r4
    ccca:	33d0      	adds	r3, #208	; 0xd0
    cccc:	681b      	ldr	r3, [r3, #0]
    ccce:	0026      	movs	r6, r4
    ccd0:	9302      	str	r3, [sp, #8]
    ccd2:	0023      	movs	r3, r4
    ccd4:	33e6      	adds	r3, #230	; 0xe6
    ccd6:	801d      	strh	r5, [r3, #0]
    ccd8:	2109      	movs	r1, #9
    ccda:	4b6e      	ldr	r3, [pc, #440]	; (ce94 <LORAWAN_TxDone+0x370>)
    ccdc:	0028      	movs	r0, r5
    ccde:	36af      	adds	r6, #175	; 0xaf
    cce0:	4798      	blx	r3
    cce2:	7833      	ldrb	r3, [r6, #0]
    cce4:	2b00      	cmp	r3, #0
    cce6:	d000      	beq.n	ccea <LORAWAN_TxDone+0x1c6>
    cce8:	e0b4      	b.n	ce54 <LORAWAN_TxDone+0x330>
    ccea:	0027      	movs	r7, r4
    ccec:	37b0      	adds	r7, #176	; 0xb0
    ccee:	783a      	ldrb	r2, [r7, #0]
    ccf0:	2a00      	cmp	r2, #0
    ccf2:	d000      	beq.n	ccf6 <LORAWAN_TxDone+0x1d2>
    ccf4:	e0ae      	b.n	ce54 <LORAWAN_TxDone+0x330>
    ccf6:	4b73      	ldr	r3, [pc, #460]	; (cec4 <LORAWAN_TxDone+0x3a0>)
    ccf8:	781b      	ldrb	r3, [r3, #0]
    ccfa:	07db      	lsls	r3, r3, #31
    ccfc:	d513      	bpl.n	cd26 <LORAWAN_TxDone+0x202>
    ccfe:	6d63      	ldr	r3, [r4, #84]	; 0x54
    cd00:	2116      	movs	r1, #22
    cd02:	3301      	adds	r3, #1
    cd04:	6563      	str	r3, [r4, #84]	; 0x54
    cd06:	0028      	movs	r0, r5
    cd08:	4b62      	ldr	r3, [pc, #392]	; (ce94 <LORAWAN_TxDone+0x370>)
    cd0a:	4798      	blx	r3
    cd0c:	9b02      	ldr	r3, [sp, #8]
    cd0e:	781b      	ldrb	r3, [r3, #0]
    cd10:	2b01      	cmp	r3, #1
    cd12:	d000      	beq.n	cd16 <LORAWAN_TxDone+0x1f2>
    cd14:	e09a      	b.n	ce4c <LORAWAN_TxDone+0x328>
    cd16:	0022      	movs	r2, r4
    cd18:	3260      	adds	r2, #96	; 0x60
    cd1a:	7811      	ldrb	r1, [r2, #0]
    cd1c:	430b      	orrs	r3, r1
    cd1e:	7013      	strb	r3, [r2, #0]
    cd20:	783b      	ldrb	r3, [r7, #0]
    cd22:	3301      	adds	r3, #1
    cd24:	703b      	strb	r3, [r7, #0]
    cd26:	0023      	movs	r3, r4
    cd28:	2200      	movs	r2, #0
    cd2a:	33c4      	adds	r3, #196	; 0xc4
    cd2c:	701a      	strb	r2, [r3, #0]
    cd2e:	0022      	movs	r2, r4
    cd30:	210e      	movs	r1, #14
    cd32:	2604      	movs	r6, #4
    cd34:	3250      	adds	r2, #80	; 0x50
    cd36:	7813      	ldrb	r3, [r2, #0]
    cd38:	0027      	movs	r7, r4
    cd3a:	438b      	bics	r3, r1
    cd3c:	4333      	orrs	r3, r6
    cd3e:	7013      	strb	r3, [r2, #0]
    cd40:	0023      	movs	r3, r4
    cd42:	33b3      	adds	r3, #179	; 0xb3
    cd44:	781b      	ldrb	r3, [r3, #0]
    cd46:	a906      	add	r1, sp, #24
    cd48:	708b      	strb	r3, [r1, #2]
    cd4a:	0023      	movs	r3, r4
    cd4c:	33c2      	adds	r3, #194	; 0xc2
    cd4e:	781b      	ldrb	r3, [r3, #0]
    cd50:	3760      	adds	r7, #96	; 0x60
    cd52:	704b      	strb	r3, [r1, #1]
    cd54:	783b      	ldrb	r3, [r7, #0]
    cd56:	ad0b      	add	r5, sp, #44	; 0x2c
    cd58:	075b      	lsls	r3, r3, #29
    cd5a:	0fdb      	lsrs	r3, r3, #31
    cd5c:	700b      	strb	r3, [r1, #0]
    cd5e:	002a      	movs	r2, r5
    cd60:	4b4f      	ldr	r3, [pc, #316]	; (cea0 <LORAWAN_TxDone+0x37c>)
    cd62:	2019      	movs	r0, #25
    cd64:	4798      	blx	r3
    cd66:	783b      	ldrb	r3, [r7, #0]
    cd68:	4233      	tst	r3, r6
    cd6a:	d100      	bne.n	cd6e <LORAWAN_TxDone+0x24a>
    cd6c:	e0b4      	b.n	ced8 <LORAWAN_TxDone+0x3b4>
    cd6e:	2300      	movs	r3, #0
    cd70:	af09      	add	r7, sp, #36	; 0x24
    cd72:	703b      	strb	r3, [r7, #0]
    cd74:	003a      	movs	r2, r7
    cd76:	2100      	movs	r1, #0
    cd78:	2009      	movs	r0, #9
    cd7a:	4b49      	ldr	r3, [pc, #292]	; (cea0 <LORAWAN_TxDone+0x37c>)
    cd7c:	4798      	blx	r3
    cd7e:	0039      	movs	r1, r7
    cd80:	aa05      	add	r2, sp, #20
    cd82:	0030      	movs	r0, r6
    cd84:	4b46      	ldr	r3, [pc, #280]	; (cea0 <LORAWAN_TxDone+0x37c>)
    cd86:	4798      	blx	r3
    cd88:	0021      	movs	r1, r4
    cd8a:	792b      	ldrb	r3, [r5, #4]
    cd8c:	3149      	adds	r1, #73	; 0x49
    cd8e:	700b      	strb	r3, [r1, #0]
    cd90:	0023      	movs	r3, r4
    cd92:	270b      	movs	r7, #11
    cd94:	782a      	ldrb	r2, [r5, #0]
    cd96:	3345      	adds	r3, #69	; 0x45
    cd98:	701a      	strb	r2, [r3, #0]
    cd9a:	786a      	ldrb	r2, [r5, #1]
    cd9c:	2004      	movs	r0, #4
    cd9e:	705a      	strb	r2, [r3, #1]
    cda0:	78aa      	ldrb	r2, [r5, #2]
    cda2:	2600      	movs	r6, #0
    cda4:	709a      	strb	r2, [r3, #2]
    cda6:	78ea      	ldrb	r2, [r5, #3]
    cda8:	70da      	strb	r2, [r3, #3]
    cdaa:	ab02      	add	r3, sp, #8
    cdac:	18ff      	adds	r7, r7, r3
    cdae:	003a      	movs	r2, r7
    cdb0:	4b3b      	ldr	r3, [pc, #236]	; (cea0 <LORAWAN_TxDone+0x37c>)
    cdb2:	4798      	blx	r3
    cdb4:	0023      	movs	r3, r4
    cdb6:	3360      	adds	r3, #96	; 0x60
    cdb8:	781d      	ldrb	r5, [r3, #0]
    cdba:	2304      	movs	r3, #4
    cdbc:	401d      	ands	r5, r3
    cdbe:	2300      	movs	r3, #0
    cdc0:	0022      	movs	r2, r4
    cdc2:	56fb      	ldrsb	r3, [r7, r3]
    cdc4:	42b5      	cmp	r5, r6
    cdc6:	d100      	bne.n	cdca <LORAWAN_TxDone+0x2a6>
    cdc8:	e089      	b.n	cede <LORAWAN_TxDone+0x3ba>
    cdca:	2100      	movs	r1, #0
    cdcc:	32a2      	adds	r2, #162	; 0xa2
    cdce:	8817      	ldrh	r7, [r2, #0]
    cdd0:	aa05      	add	r2, sp, #20
    cdd2:	5651      	ldrsb	r1, [r2, r1]
    cdd4:	4d3c      	ldr	r5, [pc, #240]	; (cec8 <LORAWAN_TxDone+0x3a4>)
    cdd6:	187a      	adds	r2, r7, r1
    cdd8:	9202      	str	r2, [sp, #8]
    cdda:	0022      	movs	r2, r4
    cddc:	32a0      	adds	r2, #160	; 0xa0
    cdde:	8811      	ldrh	r1, [r2, #0]
    cde0:	27fa      	movs	r7, #250	; 0xfa
    cde2:	18c9      	adds	r1, r1, r3
    cde4:	232c      	movs	r3, #44	; 0x2c
    cde6:	33ff      	adds	r3, #255	; 0xff
    cde8:	5ce3      	ldrb	r3, [r4, r3]
    cdea:	00bf      	lsls	r7, r7, #2
    cdec:	1ac9      	subs	r1, r1, r3
    cdee:	0023      	movs	r3, r4
    cdf0:	33b6      	adds	r3, #182	; 0xb6
    cdf2:	7818      	ldrb	r0, [r3, #0]
    cdf4:	4379      	muls	r1, r7
    cdf6:	4b35      	ldr	r3, [pc, #212]	; (cecc <LORAWAN_TxDone+0x3a8>)
    cdf8:	0032      	movs	r2, r6
    cdfa:	9600      	str	r6, [sp, #0]
    cdfc:	47a8      	blx	r5
    cdfe:	232c      	movs	r3, #44	; 0x2c
    ce00:	33ff      	adds	r3, #255	; 0xff
    ce02:	5ce1      	ldrb	r1, [r4, r3]
    ce04:	9b02      	ldr	r3, [sp, #8]
    ce06:	34b7      	adds	r4, #183	; 0xb7
    ce08:	1a59      	subs	r1, r3, r1
    ce0a:	7820      	ldrb	r0, [r4, #0]
    ce0c:	4379      	muls	r1, r7
    ce0e:	9600      	str	r6, [sp, #0]
    ce10:	4b2f      	ldr	r3, [pc, #188]	; (ced0 <LORAWAN_TxDone+0x3ac>)
    ce12:	0032      	movs	r2, r6
    ce14:	47a8      	blx	r5
    ce16:	4b1b      	ldr	r3, [pc, #108]	; (ce84 <LORAWAN_TxDone+0x360>)
    ce18:	2102      	movs	r1, #2
    ce1a:	001a      	movs	r2, r3
    ce1c:	32e4      	adds	r2, #228	; 0xe4
    ce1e:	7812      	ldrb	r2, [r2, #0]
    ce20:	4011      	ands	r1, r2
    ce22:	d100      	bne.n	ce26 <LORAWAN_TxDone+0x302>
    ce24:	e08e      	b.n	cf44 <LORAWAN_TxDone+0x420>
    ce26:	466a      	mov	r2, sp
    ce28:	8992      	ldrh	r2, [r2, #12]
    ce2a:	a909      	add	r1, sp, #36	; 0x24
    ce2c:	800a      	strh	r2, [r1, #0]
    ce2e:	001a      	movs	r2, r3
    ce30:	3260      	adds	r2, #96	; 0x60
    ce32:	7812      	ldrb	r2, [r2, #0]
    ce34:	3364      	adds	r3, #100	; 0x64
    ce36:	0752      	lsls	r2, r2, #29
    ce38:	0fd2      	lsrs	r2, r2, #31
    ce3a:	710a      	strb	r2, [r1, #4]
    ce3c:	781a      	ldrb	r2, [r3, #0]
    ce3e:	2301      	movs	r3, #1
    ce40:	4093      	lsls	r3, r2
    ce42:	201f      	movs	r0, #31
    ce44:	804b      	strh	r3, [r1, #2]
    ce46:	4b23      	ldr	r3, [pc, #140]	; (ced4 <LORAWAN_TxDone+0x3b0>)
    ce48:	4798      	blx	r3
    ce4a:	e6a6      	b.n	cb9a <LORAWAN_TxDone+0x76>
    ce4c:	7833      	ldrb	r3, [r6, #0]
    ce4e:	3301      	adds	r3, #1
    ce50:	7033      	strb	r3, [r6, #0]
    ce52:	e768      	b.n	cd26 <LORAWAN_TxDone+0x202>
    ce54:	0022      	movs	r2, r4
    ce56:	3250      	adds	r2, #80	; 0x50
    ce58:	7811      	ldrb	r1, [r2, #0]
    ce5a:	2201      	movs	r2, #1
    ce5c:	4211      	tst	r1, r2
    ce5e:	d100      	bne.n	ce62 <LORAWAN_TxDone+0x33e>
    ce60:	e761      	b.n	cd26 <LORAWAN_TxDone+0x202>
    ce62:	0021      	movs	r1, r4
    ce64:	3160      	adds	r1, #96	; 0x60
    ce66:	7809      	ldrb	r1, [r1, #0]
    ce68:	4211      	tst	r1, r2
    ce6a:	d104      	bne.n	ce76 <LORAWAN_TxDone+0x352>
    ce6c:	189b      	adds	r3, r3, r2
    ce6e:	0022      	movs	r2, r4
    ce70:	32af      	adds	r2, #175	; 0xaf
    ce72:	7013      	strb	r3, [r2, #0]
    ce74:	e757      	b.n	cd26 <LORAWAN_TxDone+0x202>
    ce76:	0022      	movs	r2, r4
    ce78:	32b0      	adds	r2, #176	; 0xb0
    ce7a:	7813      	ldrb	r3, [r2, #0]
    ce7c:	3301      	adds	r3, #1
    ce7e:	e7f8      	b.n	ce72 <LORAWAN_TxDone+0x34e>
    ce80:	0000c8ad 	.word	0x0000c8ad
    ce84:	20001a34 	.word	0x20001a34
    ce88:	20001b60 	.word	0x20001b60
    ce8c:	20001b55 	.word	0x20001b55
    ce90:	0000f269 	.word	0x0000f269
    ce94:	00007ff9 	.word	0x00007ff9
    ce98:	0000b95d 	.word	0x0000b95d
    ce9c:	0000ffff 	.word	0x0000ffff
    cea0:	00007d05 	.word	0x00007d05
    cea4:	00010599 	.word	0x00010599
    cea8:	0000be9d 	.word	0x0000be9d
    ceac:	20001b71 	.word	0x20001b71
    ceb0:	0000fbb9 	.word	0x0000fbb9
    ceb4:	0000c6cd 	.word	0x0000c6cd
    ceb8:	0000afb9 	.word	0x0000afb9
    cebc:	0000b909 	.word	0x0000b909
    cec0:	0000b939 	.word	0x0000b939
    cec4:	20001a84 	.word	0x20001a84
    cec8:	00008ebd 	.word	0x00008ebd
    cecc:	0000be25 	.word	0x0000be25
    ced0:	0000d2dd 	.word	0x0000d2dd
    ced4:	00007d3d 	.word	0x00007d3d
    ced8:	aa05      	add	r2, sp, #20
    ceda:	492d      	ldr	r1, [pc, #180]	; (cf90 <LORAWAN_TxDone+0x46c>)
    cedc:	e751      	b.n	cd82 <LORAWAN_TxDone+0x25e>
    cede:	329c      	adds	r2, #156	; 0x9c
    cee0:	8811      	ldrh	r1, [r2, #0]
    cee2:	26fa      	movs	r6, #250	; 0xfa
    cee4:	18c9      	adds	r1, r1, r3
    cee6:	232c      	movs	r3, #44	; 0x2c
    cee8:	33ff      	adds	r3, #255	; 0xff
    ceea:	5ce3      	ldrb	r3, [r4, r3]
    ceec:	00b6      	lsls	r6, r6, #2
    ceee:	1ac9      	subs	r1, r1, r3
    cef0:	0023      	movs	r3, r4
    cef2:	33b8      	adds	r3, #184	; 0xb8
    cef4:	7818      	ldrb	r0, [r3, #0]
    cef6:	4371      	muls	r1, r6
    cef8:	4b26      	ldr	r3, [pc, #152]	; (cf94 <LORAWAN_TxDone+0x470>)
    cefa:	9500      	str	r5, [sp, #0]
    cefc:	002a      	movs	r2, r5
    cefe:	4f26      	ldr	r7, [pc, #152]	; (cf98 <LORAWAN_TxDone+0x474>)
    cf00:	47b8      	blx	r7
    cf02:	0023      	movs	r3, r4
    cf04:	33c8      	adds	r3, #200	; 0xc8
    cf06:	781b      	ldrb	r3, [r3, #0]
    cf08:	2b04      	cmp	r3, #4
    cf0a:	d105      	bne.n	cf18 <LORAWAN_TxDone+0x3f4>
    cf0c:	2000      	movs	r0, #0
    cf0e:	ab05      	add	r3, sp, #20
    cf10:	5618      	ldrsb	r0, [r3, r0]
    cf12:	4b22      	ldr	r3, [pc, #136]	; (cf9c <LORAWAN_TxDone+0x478>)
    cf14:	4798      	blx	r3
    cf16:	e77e      	b.n	ce16 <LORAWAN_TxDone+0x2f2>
    cf18:	2b01      	cmp	r3, #1
    cf1a:	d000      	beq.n	cf1e <LORAWAN_TxDone+0x3fa>
    cf1c:	e77b      	b.n	ce16 <LORAWAN_TxDone+0x2f2>
    cf1e:	0023      	movs	r3, r4
    cf20:	339e      	adds	r3, #158	; 0x9e
    cf22:	8819      	ldrh	r1, [r3, #0]
    cf24:	ab05      	add	r3, sp, #20
    cf26:	781b      	ldrb	r3, [r3, #0]
    cf28:	002a      	movs	r2, r5
    cf2a:	b25b      	sxtb	r3, r3
    cf2c:	18c9      	adds	r1, r1, r3
    cf2e:	232c      	movs	r3, #44	; 0x2c
    cf30:	33ff      	adds	r3, #255	; 0xff
    cf32:	5ce3      	ldrb	r3, [r4, r3]
    cf34:	34b9      	adds	r4, #185	; 0xb9
    cf36:	1ac9      	subs	r1, r1, r3
    cf38:	7820      	ldrb	r0, [r4, #0]
    cf3a:	4371      	muls	r1, r6
    cf3c:	9500      	str	r5, [sp, #0]
    cf3e:	4b18      	ldr	r3, [pc, #96]	; (cfa0 <LORAWAN_TxDone+0x47c>)
    cf40:	47b8      	blx	r7
    cf42:	e768      	b.n	ce16 <LORAWAN_TxDone+0x2f2>
    cf44:	0753      	lsls	r3, r2, #29
    cf46:	d400      	bmi.n	cf4a <LORAWAN_TxDone+0x426>
    cf48:	e627      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cf4a:	2020      	movs	r0, #32
    cf4c:	e77b      	b.n	ce46 <LORAWAN_TxDone+0x322>
    cf4e:	4915      	ldr	r1, [pc, #84]	; (cfa4 <LORAWAN_TxDone+0x480>)
    cf50:	784a      	ldrb	r2, [r1, #1]
    cf52:	780b      	ldrb	r3, [r1, #0]
    cf54:	0212      	lsls	r2, r2, #8
    cf56:	431a      	orrs	r2, r3
    cf58:	788b      	ldrb	r3, [r1, #2]
    cf5a:	041b      	lsls	r3, r3, #16
    cf5c:	431a      	orrs	r2, r3
    cf5e:	78cb      	ldrb	r3, [r1, #3]
    cf60:	061b      	lsls	r3, r3, #24
    cf62:	4313      	orrs	r3, r2
    cf64:	d100      	bne.n	cf68 <LORAWAN_TxDone+0x444>
    cf66:	e618      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cf68:	4a0f      	ldr	r2, [pc, #60]	; (cfa8 <LORAWAN_TxDone+0x484>)
    cf6a:	7811      	ldrb	r1, [r2, #0]
    cf6c:	221c      	movs	r2, #28
    cf6e:	2904      	cmp	r1, #4
    cf70:	d003      	beq.n	cf7a <LORAWAN_TxDone+0x456>
    cf72:	2200      	movs	r2, #0
    cf74:	2d07      	cmp	r5, #7
    cf76:	d100      	bne.n	cf7a <LORAWAN_TxDone+0x456>
    cf78:	002a      	movs	r2, r5
    cf7a:	0021      	movs	r1, r4
    cf7c:	2004      	movs	r0, #4
    cf7e:	31d4      	adds	r1, #212	; 0xd4
    cf80:	7008      	strb	r0, [r1, #0]
    cf82:	0020      	movs	r0, r4
    cf84:	34d0      	adds	r4, #208	; 0xd0
    cf86:	30d8      	adds	r0, #216	; 0xd8
    cf88:	7002      	strb	r2, [r0, #0]
    cf8a:	6820      	ldr	r0, [r4, #0]
    cf8c:	4798      	blx	r3
    cf8e:	e604      	b.n	cb9a <LORAWAN_TxDone+0x76>
    cf90:	20001a82 	.word	0x20001a82
    cf94:	0000be25 	.word	0x0000be25
    cf98:	00008ebd 	.word	0x00008ebd
    cf9c:	0000ec09 	.word	0x0000ec09
    cfa0:	0000d2dd 	.word	0x0000d2dd
    cfa4:	20001c74 	.word	0x20001c74
    cfa8:	20001b60 	.word	0x20001b60

0000cfac <radioCallback>:
    cfac:	4b10      	ldr	r3, [pc, #64]	; (cff0 <radioCallback+0x44>)
    cfae:	b510      	push	{r4, lr}
    cfb0:	7018      	strb	r0, [r3, #0]
    cfb2:	3801      	subs	r0, #1
    cfb4:	b2c0      	uxtb	r0, r0
    cfb6:	000c      	movs	r4, r1
    cfb8:	281f      	cmp	r0, #31
    cfba:	d809      	bhi.n	cfd0 <radioCallback+0x24>
    cfbc:	2301      	movs	r3, #1
    cfbe:	4083      	lsls	r3, r0
    cfc0:	4a0c      	ldr	r2, [pc, #48]	; (cff4 <radioCallback+0x48>)
    cfc2:	4213      	tst	r3, r2
    cfc4:	d109      	bne.n	cfda <radioCallback+0x2e>
    cfc6:	220a      	movs	r2, #10
    cfc8:	4213      	tst	r3, r2
    cfca:	d102      	bne.n	cfd2 <radioCallback+0x26>
    cfcc:	2b00      	cmp	r3, #0
    cfce:	db08      	blt.n	cfe2 <radioCallback+0x36>
    cfd0:	bd10      	pop	{r4, pc}
    cfd2:	0008      	movs	r0, r1
    cfd4:	4b08      	ldr	r3, [pc, #32]	; (cff8 <radioCallback+0x4c>)
    cfd6:	4798      	blx	r3
    cfd8:	e7fa      	b.n	cfd0 <radioCallback+0x24>
    cfda:	2002      	movs	r0, #2
    cfdc:	4b07      	ldr	r3, [pc, #28]	; (cffc <radioCallback+0x50>)
    cfde:	4798      	blx	r3
    cfe0:	e7f6      	b.n	cfd0 <radioCallback+0x24>
    cfe2:	4b07      	ldr	r3, [pc, #28]	; (d000 <radioCallback+0x54>)
    cfe4:	681b      	ldr	r3, [r3, #0]
    cfe6:	2b00      	cmp	r3, #0
    cfe8:	d0f2      	beq.n	cfd0 <radioCallback+0x24>
    cfea:	4798      	blx	r3
    cfec:	6020      	str	r0, [r4, #0]
    cfee:	e7ef      	b.n	cfd0 <radioCallback+0x24>
    cff0:	20001b60 	.word	0x20001b60
    cff4:	00008081 	.word	0x00008081
    cff8:	0000cb25 	.word	0x0000cb25
    cffc:	0000f0f9 	.word	0x0000f0f9
    d000:	20001c70 	.word	0x20001c70

0000d004 <LorawanCheckAndDoRetryOnTimeout>:
    d004:	b513      	push	{r0, r1, r4, lr}
    d006:	4c34      	ldr	r4, [pc, #208]	; (d0d8 <LorawanCheckAndDoRetryOnTimeout+0xd4>)
    d008:	0023      	movs	r3, r4
    d00a:	3360      	adds	r3, #96	; 0x60
    d00c:	781b      	ldrb	r3, [r3, #0]
    d00e:	0022      	movs	r2, r4
    d010:	07db      	lsls	r3, r3, #31
    d012:	d54e      	bpl.n	d0b2 <LorawanCheckAndDoRetryOnTimeout+0xae>
    d014:	0023      	movs	r3, r4
    d016:	32b0      	adds	r2, #176	; 0xb0
    d018:	33ae      	adds	r3, #174	; 0xae
    d01a:	7812      	ldrb	r2, [r2, #0]
    d01c:	781b      	ldrb	r3, [r3, #0]
    d01e:	429a      	cmp	r2, r3
    d020:	d839      	bhi.n	d096 <LorawanCheckAndDoRetryOnTimeout+0x92>
    d022:	2395      	movs	r3, #149	; 0x95
    d024:	005b      	lsls	r3, r3, #1
    d026:	5ce3      	ldrb	r3, [r4, r3]
    d028:	2b00      	cmp	r3, #0
    d02a:	d034      	beq.n	d096 <LorawanCheckAndDoRetryOnTimeout+0x92>
    d02c:	0023      	movs	r3, r4
    d02e:	33c8      	adds	r3, #200	; 0xc8
    d030:	781b      	ldrb	r3, [r3, #0]
    d032:	2b01      	cmp	r3, #1
    d034:	d11a      	bne.n	d06c <LorawanCheckAndDoRetryOnTimeout+0x68>
    d036:	0021      	movs	r1, r4
    d038:	220e      	movs	r2, #14
    d03a:	3150      	adds	r1, #80	; 0x50
    d03c:	780b      	ldrb	r3, [r1, #0]
    d03e:	4393      	bics	r3, r2
    d040:	001a      	movs	r2, r3
    d042:	230c      	movs	r3, #12
    d044:	4313      	orrs	r3, r2
    d046:	700b      	strb	r3, [r1, #0]
    d048:	0023      	movs	r3, r4
    d04a:	33a6      	adds	r3, #166	; 0xa6
    d04c:	8819      	ldrh	r1, [r3, #0]
    d04e:	232c      	movs	r3, #44	; 0x2c
    d050:	33ff      	adds	r3, #255	; 0xff
    d052:	5ce3      	ldrb	r3, [r4, r3]
    d054:	2200      	movs	r2, #0
    d056:	1acb      	subs	r3, r1, r3
    d058:	21fa      	movs	r1, #250	; 0xfa
    d05a:	34bc      	adds	r4, #188	; 0xbc
    d05c:	0089      	lsls	r1, r1, #2
    d05e:	7820      	ldrb	r0, [r4, #0]
    d060:	4359      	muls	r1, r3
    d062:	9200      	str	r2, [sp, #0]
    d064:	4b1d      	ldr	r3, [pc, #116]	; (d0dc <LorawanCheckAndDoRetryOnTimeout+0xd8>)
    d066:	4c1e      	ldr	r4, [pc, #120]	; (d0e0 <LorawanCheckAndDoRetryOnTimeout+0xdc>)
    d068:	47a0      	blx	r4
    d06a:	bd13      	pop	{r0, r1, r4, pc}
    d06c:	2b04      	cmp	r3, #4
    d06e:	d1fc      	bne.n	d06a <LorawanCheckAndDoRetryOnTimeout+0x66>
    d070:	4b1c      	ldr	r3, [pc, #112]	; (d0e4 <LorawanCheckAndDoRetryOnTimeout+0xe0>)
    d072:	4798      	blx	r3
    d074:	349a      	adds	r4, #154	; 0x9a
    d076:	300d      	adds	r0, #13
    d078:	8823      	ldrh	r3, [r4, #0]
    d07a:	b280      	uxth	r0, r0
    d07c:	4283      	cmp	r3, r0
    d07e:	d802      	bhi.n	d086 <LorawanCheckAndDoRetryOnTimeout+0x82>
    d080:	4b19      	ldr	r3, [pc, #100]	; (d0e8 <LorawanCheckAndDoRetryOnTimeout+0xe4>)
    d082:	4798      	blx	r3
    d084:	e7f1      	b.n	d06a <LorawanCheckAndDoRetryOnTimeout+0x66>
    d086:	4b19      	ldr	r3, [pc, #100]	; (d0ec <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    d088:	4798      	blx	r3
    d08a:	4b19      	ldr	r3, [pc, #100]	; (d0f0 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    d08c:	4798      	blx	r3
    d08e:	200e      	movs	r0, #14
    d090:	4b18      	ldr	r3, [pc, #96]	; (d0f4 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    d092:	4798      	blx	r3
    d094:	e7e9      	b.n	d06a <LorawanCheckAndDoRetryOnTimeout+0x66>
    d096:	4b15      	ldr	r3, [pc, #84]	; (d0ec <LorawanCheckAndDoRetryOnTimeout+0xe8>)
    d098:	4798      	blx	r3
    d09a:	4b15      	ldr	r3, [pc, #84]	; (d0f0 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    d09c:	4798      	blx	r3
    d09e:	34c8      	adds	r4, #200	; 0xc8
    d0a0:	4b14      	ldr	r3, [pc, #80]	; (d0f4 <LorawanCheckAndDoRetryOnTimeout+0xf0>)
    d0a2:	2012      	movs	r0, #18
    d0a4:	4798      	blx	r3
    d0a6:	7823      	ldrb	r3, [r4, #0]
    d0a8:	2b04      	cmp	r3, #4
    d0aa:	d1de      	bne.n	d06a <LorawanCheckAndDoRetryOnTimeout+0x66>
    d0ac:	4b12      	ldr	r3, [pc, #72]	; (d0f8 <LorawanCheckAndDoRetryOnTimeout+0xf4>)
    d0ae:	4798      	blx	r3
    d0b0:	e7db      	b.n	d06a <LorawanCheckAndDoRetryOnTimeout+0x66>
    d0b2:	0023      	movs	r3, r4
    d0b4:	32af      	adds	r2, #175	; 0xaf
    d0b6:	33ad      	adds	r3, #173	; 0xad
    d0b8:	7812      	ldrb	r2, [r2, #0]
    d0ba:	781b      	ldrb	r3, [r3, #0]
    d0bc:	429a      	cmp	r2, r3
    d0be:	d804      	bhi.n	d0ca <LorawanCheckAndDoRetryOnTimeout+0xc6>
    d0c0:	2395      	movs	r3, #149	; 0x95
    d0c2:	005b      	lsls	r3, r3, #1
    d0c4:	5ce3      	ldrb	r3, [r4, r3]
    d0c6:	2b00      	cmp	r3, #0
    d0c8:	d1da      	bne.n	d080 <LorawanCheckAndDoRetryOnTimeout+0x7c>
    d0ca:	4b0c      	ldr	r3, [pc, #48]	; (d0fc <LorawanCheckAndDoRetryOnTimeout+0xf8>)
    d0cc:	4798      	blx	r3
    d0ce:	4b08      	ldr	r3, [pc, #32]	; (d0f0 <LorawanCheckAndDoRetryOnTimeout+0xec>)
    d0d0:	4798      	blx	r3
    d0d2:	2008      	movs	r0, #8
    d0d4:	e7dc      	b.n	d090 <LorawanCheckAndDoRetryOnTimeout+0x8c>
    d0d6:	46c0      	nop			; (mov r8, r8)
    d0d8:	20001a34 	.word	0x20001a34
    d0dc:	0000d101 	.word	0x0000d101
    d0e0:	00008ebd 	.word	0x00008ebd
    d0e4:	0000b0a5 	.word	0x0000b0a5
    d0e8:	0000bf09 	.word	0x0000bf09
    d0ec:	0000b909 	.word	0x0000b909
    d0f0:	0000afb9 	.word	0x0000afb9
    d0f4:	0000c6cd 	.word	0x0000c6cd
    d0f8:	0000fb9d 	.word	0x0000fb9d
    d0fc:	0000b939 	.word	0x0000b939

0000d100 <AckRetransmissionCallback>:
    d100:	b510      	push	{r4, lr}
    d102:	4c1c      	ldr	r4, [pc, #112]	; (d174 <AckRetransmissionCallback+0x74>)
    d104:	0023      	movs	r3, r4
    d106:	3350      	adds	r3, #80	; 0x50
    d108:	781b      	ldrb	r3, [r3, #0]
    d10a:	2b7f      	cmp	r3, #127	; 0x7f
    d10c:	d82e      	bhi.n	d16c <AckRetransmissionCallback+0x6c>
    d10e:	0023      	movs	r3, r4
    d110:	33c8      	adds	r3, #200	; 0xc8
    d112:	781b      	ldrb	r3, [r3, #0]
    d114:	2b04      	cmp	r3, #4
    d116:	d102      	bne.n	d11e <AckRetransmissionCallback+0x1e>
    d118:	4b17      	ldr	r3, [pc, #92]	; (d178 <AckRetransmissionCallback+0x78>)
    d11a:	4798      	blx	r3
    d11c:	e01f      	b.n	d15e <AckRetransmissionCallback+0x5e>
    d11e:	2b01      	cmp	r3, #1
    d120:	d11d      	bne.n	d15e <AckRetransmissionCallback+0x5e>
    d122:	0022      	movs	r2, r4
    d124:	0023      	movs	r3, r4
    d126:	32b0      	adds	r2, #176	; 0xb0
    d128:	33ae      	adds	r3, #174	; 0xae
    d12a:	7812      	ldrb	r2, [r2, #0]
    d12c:	781b      	ldrb	r3, [r3, #0]
    d12e:	429a      	cmp	r2, r3
    d130:	d816      	bhi.n	d160 <AckRetransmissionCallback+0x60>
    d132:	2395      	movs	r3, #149	; 0x95
    d134:	005b      	lsls	r3, r3, #1
    d136:	5ce3      	ldrb	r3, [r4, r3]
    d138:	2b00      	cmp	r3, #0
    d13a:	d011      	beq.n	d160 <AckRetransmissionCallback+0x60>
    d13c:	4b0f      	ldr	r3, [pc, #60]	; (d17c <AckRetransmissionCallback+0x7c>)
    d13e:	4798      	blx	r3
    d140:	349a      	adds	r4, #154	; 0x9a
    d142:	300d      	adds	r0, #13
    d144:	8823      	ldrh	r3, [r4, #0]
    d146:	b280      	uxth	r0, r0
    d148:	4283      	cmp	r3, r0
    d14a:	d801      	bhi.n	d150 <AckRetransmissionCallback+0x50>
    d14c:	4b0c      	ldr	r3, [pc, #48]	; (d180 <AckRetransmissionCallback+0x80>)
    d14e:	e7e4      	b.n	d11a <AckRetransmissionCallback+0x1a>
    d150:	4b0c      	ldr	r3, [pc, #48]	; (d184 <AckRetransmissionCallback+0x84>)
    d152:	4798      	blx	r3
    d154:	4b0c      	ldr	r3, [pc, #48]	; (d188 <AckRetransmissionCallback+0x88>)
    d156:	4798      	blx	r3
    d158:	200e      	movs	r0, #14
    d15a:	4b0c      	ldr	r3, [pc, #48]	; (d18c <AckRetransmissionCallback+0x8c>)
    d15c:	4798      	blx	r3
    d15e:	bd10      	pop	{r4, pc}
    d160:	4b08      	ldr	r3, [pc, #32]	; (d184 <AckRetransmissionCallback+0x84>)
    d162:	4798      	blx	r3
    d164:	4b08      	ldr	r3, [pc, #32]	; (d188 <AckRetransmissionCallback+0x88>)
    d166:	4798      	blx	r3
    d168:	2012      	movs	r0, #18
    d16a:	e7f6      	b.n	d15a <AckRetransmissionCallback+0x5a>
    d16c:	4b05      	ldr	r3, [pc, #20]	; (d184 <AckRetransmissionCallback+0x84>)
    d16e:	4798      	blx	r3
    d170:	4b05      	ldr	r3, [pc, #20]	; (d188 <AckRetransmissionCallback+0x88>)
    d172:	e7d2      	b.n	d11a <AckRetransmissionCallback+0x1a>
    d174:	20001a34 	.word	0x20001a34
    d178:	0000d005 	.word	0x0000d005
    d17c:	0000b0a5 	.word	0x0000b0a5
    d180:	0000bf09 	.word	0x0000bf09
    d184:	0000b909 	.word	0x0000b909
    d188:	0000afb9 	.word	0x0000afb9
    d18c:	0000c6cd 	.word	0x0000c6cd

0000d190 <LORAWAN_RxTimeout>:
    d190:	4b22      	ldr	r3, [pc, #136]	; (d21c <LORAWAN_RxTimeout+0x8c>)
    d192:	b510      	push	{r4, lr}
    d194:	001a      	movs	r2, r3
    d196:	3250      	adds	r2, #80	; 0x50
    d198:	7812      	ldrb	r2, [r2, #0]
    d19a:	b251      	sxtb	r1, r2
    d19c:	2900      	cmp	r1, #0
    d19e:	db21      	blt.n	d1e4 <LORAWAN_RxTimeout+0x54>
    d1a0:	0019      	movs	r1, r3
    d1a2:	31c8      	adds	r1, #200	; 0xc8
    d1a4:	7809      	ldrb	r1, [r1, #0]
    d1a6:	2904      	cmp	r1, #4
    d1a8:	d104      	bne.n	d1b4 <LORAWAN_RxTimeout+0x24>
    d1aa:	07d1      	lsls	r1, r2, #31
    d1ac:	d502      	bpl.n	d1b4 <LORAWAN_RxTimeout+0x24>
    d1ae:	4b1c      	ldr	r3, [pc, #112]	; (d220 <LORAWAN_RxTimeout+0x90>)
    d1b0:	4798      	blx	r3
    d1b2:	bd10      	pop	{r4, pc}
    d1b4:	210e      	movs	r1, #14
    d1b6:	0010      	movs	r0, r2
    d1b8:	4008      	ands	r0, r1
    d1ba:	2806      	cmp	r0, #6
    d1bc:	d107      	bne.n	d1ce <LORAWAN_RxTimeout+0x3e>
    d1be:	3350      	adds	r3, #80	; 0x50
    d1c0:	781a      	ldrb	r2, [r3, #0]
    d1c2:	438a      	bics	r2, r1
    d1c4:	0011      	movs	r1, r2
    d1c6:	2208      	movs	r2, #8
    d1c8:	430a      	orrs	r2, r1
    d1ca:	701a      	strb	r2, [r3, #0]
    d1cc:	e7f1      	b.n	d1b2 <LORAWAN_RxTimeout+0x22>
    d1ce:	3360      	adds	r3, #96	; 0x60
    d1d0:	781b      	ldrb	r3, [r3, #0]
    d1d2:	075b      	lsls	r3, r3, #29
    d1d4:	d502      	bpl.n	d1dc <LORAWAN_RxTimeout+0x4c>
    d1d6:	4b13      	ldr	r3, [pc, #76]	; (d224 <LORAWAN_RxTimeout+0x94>)
    d1d8:	4798      	blx	r3
    d1da:	e7ea      	b.n	d1b2 <LORAWAN_RxTimeout+0x22>
    d1dc:	07d3      	lsls	r3, r2, #31
    d1de:	d5e8      	bpl.n	d1b2 <LORAWAN_RxTimeout+0x22>
    d1e0:	4b11      	ldr	r3, [pc, #68]	; (d228 <LORAWAN_RxTimeout+0x98>)
    d1e2:	e7f9      	b.n	d1d8 <LORAWAN_RxTimeout+0x48>
    d1e4:	4811      	ldr	r0, [pc, #68]	; (d22c <LORAWAN_RxTimeout+0x9c>)
    d1e6:	7841      	ldrb	r1, [r0, #1]
    d1e8:	7802      	ldrb	r2, [r0, #0]
    d1ea:	0209      	lsls	r1, r1, #8
    d1ec:	4311      	orrs	r1, r2
    d1ee:	7882      	ldrb	r2, [r0, #2]
    d1f0:	0412      	lsls	r2, r2, #16
    d1f2:	4311      	orrs	r1, r2
    d1f4:	78c2      	ldrb	r2, [r0, #3]
    d1f6:	0612      	lsls	r2, r2, #24
    d1f8:	430a      	orrs	r2, r1
    d1fa:	d0da      	beq.n	d1b2 <LORAWAN_RxTimeout+0x22>
    d1fc:	2190      	movs	r1, #144	; 0x90
    d1fe:	2001      	movs	r0, #1
    d200:	0049      	lsls	r1, r1, #1
    d202:	5458      	strb	r0, [r3, r1]
    d204:	0019      	movs	r1, r3
    d206:	2404      	movs	r4, #4
    d208:	31d4      	adds	r1, #212	; 0xd4
    d20a:	700c      	strb	r4, [r1, #0]
    d20c:	001c      	movs	r4, r3
    d20e:	33d0      	adds	r3, #208	; 0xd0
    d210:	34d8      	adds	r4, #216	; 0xd8
    d212:	7020      	strb	r0, [r4, #0]
    d214:	6818      	ldr	r0, [r3, #0]
    d216:	4790      	blx	r2
    d218:	e7cb      	b.n	d1b2 <LORAWAN_RxTimeout+0x22>
    d21a:	46c0      	nop			; (mov r8, r8)
    d21c:	20001a34 	.word	0x20001a34
    d220:	0000ec8d 	.word	0x0000ec8d
    d224:	0000b95d 	.word	0x0000b95d
    d228:	0000d005 	.word	0x0000d005
    d22c:	20001c74 	.word	0x20001c74

0000d230 <LorawanConfigureRadioForRX2>:
    d230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    d232:	466b      	mov	r3, sp
    d234:	4c21      	ldr	r4, [pc, #132]	; (d2bc <LorawanConfigureRadioForRX2+0x8c>)
    d236:	1cdd      	adds	r5, r3, #3
    d238:	0023      	movs	r3, r4
    d23a:	2100      	movs	r1, #0
    d23c:	3360      	adds	r3, #96	; 0x60
    d23e:	781b      	ldrb	r3, [r3, #0]
    d240:	0007      	movs	r7, r0
    d242:	7029      	strb	r1, [r5, #0]
    d244:	075b      	lsls	r3, r3, #29
    d246:	d52c      	bpl.n	d2a2 <LorawanConfigureRadioForRX2+0x72>
    d248:	002a      	movs	r2, r5
    d24a:	2009      	movs	r0, #9
    d24c:	4b1c      	ldr	r3, [pc, #112]	; (d2c0 <LorawanConfigureRadioForRX2+0x90>)
    d24e:	4798      	blx	r3
    d250:	0022      	movs	r2, r4
    d252:	0023      	movs	r3, r4
    d254:	324c      	adds	r2, #76	; 0x4c
    d256:	8811      	ldrh	r1, [r2, #0]
    d258:	334a      	adds	r3, #74	; 0x4a
    d25a:	881b      	ldrh	r3, [r3, #0]
    d25c:	0409      	lsls	r1, r1, #16
    d25e:	4319      	orrs	r1, r3
    d260:	7828      	ldrb	r0, [r5, #0]
    d262:	4b18      	ldr	r3, [pc, #96]	; (d2c4 <LorawanConfigureRadioForRX2+0x94>)
    d264:	4798      	blx	r3
    d266:	2300      	movs	r3, #0
    d268:	0022      	movs	r2, r4
    d26a:	ae01      	add	r6, sp, #4
    d26c:	7033      	strb	r3, [r6, #0]
    d26e:	32c8      	adds	r2, #200	; 0xc8
    d270:	7812      	ldrb	r2, [r2, #0]
    d272:	2a04      	cmp	r2, #4
    d274:	d11a      	bne.n	d2ac <LorawanConfigureRadioForRX2+0x7c>
    d276:	3450      	adds	r4, #80	; 0x50
    d278:	7822      	ldrb	r2, [r4, #0]
    d27a:	07d2      	lsls	r2, r2, #31
    d27c:	d516      	bpl.n	d2ac <LorawanConfigureRadioForRX2+0x7c>
    d27e:	8073      	strh	r3, [r6, #2]
    d280:	0030      	movs	r0, r6
    d282:	4b11      	ldr	r3, [pc, #68]	; (d2c8 <LorawanConfigureRadioForRX2+0x98>)
    d284:	4798      	blx	r3
    d286:	1e04      	subs	r4, r0, #0
    d288:	d00a      	beq.n	d2a0 <LorawanConfigureRadioForRX2+0x70>
    d28a:	4b10      	ldr	r3, [pc, #64]	; (d2cc <LorawanConfigureRadioForRX2+0x9c>)
    d28c:	4798      	blx	r3
    d28e:	4b10      	ldr	r3, [pc, #64]	; (d2d0 <LorawanConfigureRadioForRX2+0xa0>)
    d290:	4798      	blx	r3
    d292:	4b10      	ldr	r3, [pc, #64]	; (d2d4 <LorawanConfigureRadioForRX2+0xa4>)
    d294:	4798      	blx	r3
    d296:	2f00      	cmp	r7, #0
    d298:	d002      	beq.n	d2a0 <LorawanConfigureRadioForRX2+0x70>
    d29a:	0020      	movs	r0, r4
    d29c:	4b0e      	ldr	r3, [pc, #56]	; (d2d8 <LorawanConfigureRadioForRX2+0xa8>)
    d29e:	4798      	blx	r3
    d2a0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    d2a2:	0023      	movs	r3, r4
    d2a4:	334e      	adds	r3, #78	; 0x4e
    d2a6:	781b      	ldrb	r3, [r3, #0]
    d2a8:	702b      	strb	r3, [r5, #0]
    d2aa:	e7d1      	b.n	d250 <LorawanConfigureRadioForRX2+0x20>
    d2ac:	466b      	mov	r3, sp
    d2ae:	0029      	movs	r1, r5
    d2b0:	1d9a      	adds	r2, r3, #6
    d2b2:	2003      	movs	r0, #3
    d2b4:	4b02      	ldr	r3, [pc, #8]	; (d2c0 <LorawanConfigureRadioForRX2+0x90>)
    d2b6:	4798      	blx	r3
    d2b8:	e7e2      	b.n	d280 <LorawanConfigureRadioForRX2+0x50>
    d2ba:	46c0      	nop			; (mov r8, r8)
    d2bc:	20001a34 	.word	0x20001a34
    d2c0:	00007d05 	.word	0x00007d05
    d2c4:	0000bdb9 	.word	0x0000bdb9
    d2c8:	00010599 	.word	0x00010599
    d2cc:	0000b909 	.word	0x0000b909
    d2d0:	0000b939 	.word	0x0000b939
    d2d4:	0000afb9 	.word	0x0000afb9
    d2d8:	0000c6cd 	.word	0x0000c6cd

0000d2dc <LorawanReceiveWindow2Callback>:
    d2dc:	b570      	push	{r4, r5, r6, lr}
    d2de:	4c16      	ldr	r4, [pc, #88]	; (d338 <LorawanReceiveWindow2Callback+0x5c>)
    d2e0:	0025      	movs	r5, r4
    d2e2:	3550      	adds	r5, #80	; 0x50
    d2e4:	782b      	ldrb	r3, [r5, #0]
    d2e6:	2b7f      	cmp	r3, #127	; 0x7f
    d2e8:	d811      	bhi.n	d30e <LorawanReceiveWindow2Callback+0x32>
    d2ea:	4b14      	ldr	r3, [pc, #80]	; (d33c <LorawanReceiveWindow2Callback+0x60>)
    d2ec:	4798      	blx	r3
    d2ee:	2801      	cmp	r0, #1
    d2f0:	d109      	bne.n	d306 <LorawanReceiveWindow2Callback+0x2a>
    d2f2:	220e      	movs	r2, #14
    d2f4:	782b      	ldrb	r3, [r5, #0]
    d2f6:	4393      	bics	r3, r2
    d2f8:	001a      	movs	r2, r3
    d2fa:	230a      	movs	r3, #10
    d2fc:	4313      	orrs	r3, r2
    d2fe:	702b      	strb	r3, [r5, #0]
    d300:	4b0f      	ldr	r3, [pc, #60]	; (d340 <LorawanReceiveWindow2Callback+0x64>)
    d302:	4798      	blx	r3
    d304:	bd70      	pop	{r4, r5, r6, pc}
    d306:	2301      	movs	r3, #1
    d308:	34c4      	adds	r4, #196	; 0xc4
    d30a:	7023      	strb	r3, [r4, #0]
    d30c:	e7fa      	b.n	d304 <LorawanReceiveWindow2Callback+0x28>
    d30e:	2104      	movs	r1, #4
    d310:	3460      	adds	r4, #96	; 0x60
    d312:	7822      	ldrb	r2, [r4, #0]
    d314:	420a      	tst	r2, r1
    d316:	d007      	beq.n	d328 <LorawanReceiveWindow2Callback+0x4c>
    d318:	2001      	movs	r0, #1
    d31a:	4383      	bics	r3, r0
    d31c:	438a      	bics	r2, r1
    d31e:	702b      	strb	r3, [r5, #0]
    d320:	3107      	adds	r1, #7
    d322:	4b08      	ldr	r3, [pc, #32]	; (d344 <LorawanReceiveWindow2Callback+0x68>)
    d324:	7022      	strb	r2, [r4, #0]
    d326:	4798      	blx	r3
    d328:	4b07      	ldr	r3, [pc, #28]	; (d348 <LorawanReceiveWindow2Callback+0x6c>)
    d32a:	4798      	blx	r3
    d32c:	4b07      	ldr	r3, [pc, #28]	; (d34c <LorawanReceiveWindow2Callback+0x70>)
    d32e:	4798      	blx	r3
    d330:	4b07      	ldr	r3, [pc, #28]	; (d350 <LorawanReceiveWindow2Callback+0x74>)
    d332:	4798      	blx	r3
    d334:	e7e6      	b.n	d304 <LorawanReceiveWindow2Callback+0x28>
    d336:	46c0      	nop			; (mov r8, r8)
    d338:	20001a34 	.word	0x20001a34
    d33c:	0000fb9d 	.word	0x0000fb9d
    d340:	0000d231 	.word	0x0000d231
    d344:	00007ff9 	.word	0x00007ff9
    d348:	0000b939 	.word	0x0000b939
    d34c:	0000b909 	.word	0x0000b909
    d350:	0000afb9 	.word	0x0000afb9

0000d354 <SetReceptionNotOkState>:
    d354:	2290      	movs	r2, #144	; 0x90
    d356:	2101      	movs	r1, #1
    d358:	4b19      	ldr	r3, [pc, #100]	; (d3c0 <SetReceptionNotOkState+0x6c>)
    d35a:	0052      	lsls	r2, r2, #1
    d35c:	b510      	push	{r4, lr}
    d35e:	5499      	strb	r1, [r3, r2]
    d360:	001a      	movs	r2, r3
    d362:	0019      	movs	r1, r3
    d364:	32c8      	adds	r2, #200	; 0xc8
    d366:	7812      	ldrb	r2, [r2, #0]
    d368:	3150      	adds	r1, #80	; 0x50
    d36a:	200e      	movs	r0, #14
    d36c:	2a01      	cmp	r2, #1
    d36e:	d11d      	bne.n	d3ac <SetReceptionNotOkState+0x58>
    d370:	780a      	ldrb	r2, [r1, #0]
    d372:	4002      	ands	r2, r0
    d374:	2a0a      	cmp	r2, #10
    d376:	d006      	beq.n	d386 <SetReceptionNotOkState+0x32>
    d378:	2a06      	cmp	r2, #6
    d37a:	d113      	bne.n	d3a4 <SetReceptionNotOkState+0x50>
    d37c:	001a      	movs	r2, r3
    d37e:	32c4      	adds	r2, #196	; 0xc4
    d380:	7812      	ldrb	r2, [r2, #0]
    d382:	2a00      	cmp	r2, #0
    d384:	d00e      	beq.n	d3a4 <SetReceptionNotOkState+0x50>
    d386:	0019      	movs	r1, r3
    d388:	2001      	movs	r0, #1
    d38a:	3160      	adds	r1, #96	; 0x60
    d38c:	780a      	ldrb	r2, [r1, #0]
    d38e:	240e      	movs	r4, #14
    d390:	4382      	bics	r2, r0
    d392:	700a      	strb	r2, [r1, #0]
    d394:	001a      	movs	r2, r3
    d396:	3250      	adds	r2, #80	; 0x50
    d398:	7811      	ldrb	r1, [r2, #0]
    d39a:	43a1      	bics	r1, r4
    d39c:	7011      	strb	r1, [r2, #0]
    d39e:	7851      	ldrb	r1, [r2, #1]
    d3a0:	4381      	bics	r1, r0
    d3a2:	7051      	strb	r1, [r2, #1]
    d3a4:	2200      	movs	r2, #0
    d3a6:	33c4      	adds	r3, #196	; 0xc4
    d3a8:	701a      	strb	r2, [r3, #0]
    d3aa:	bd10      	pop	{r4, pc}
    d3ac:	230a      	movs	r3, #10
    d3ae:	780a      	ldrb	r2, [r1, #0]
    d3b0:	4382      	bics	r2, r0
    d3b2:	4313      	orrs	r3, r2
    d3b4:	700b      	strb	r3, [r1, #0]
    d3b6:	2000      	movs	r0, #0
    d3b8:	4b02      	ldr	r3, [pc, #8]	; (d3c4 <SetReceptionNotOkState+0x70>)
    d3ba:	4798      	blx	r3
    d3bc:	e7f5      	b.n	d3aa <SetReceptionNotOkState+0x56>
    d3be:	46c0      	nop			; (mov r8, r8)
    d3c0:	20001a34 	.word	0x20001a34
    d3c4:	0000d231 	.word	0x0000d231

0000d3c8 <UpdateCurrentDataRateAfterDataRangeChanges>:
    d3c8:	4b09      	ldr	r3, [pc, #36]	; (d3f0 <UpdateCurrentDataRateAfterDataRangeChanges+0x28>)
    d3ca:	001a      	movs	r2, r3
    d3cc:	32bf      	adds	r2, #191	; 0xbf
    d3ce:	7811      	ldrb	r1, [r2, #0]
    d3d0:	001a      	movs	r2, r3
    d3d2:	32b3      	adds	r2, #179	; 0xb3
    d3d4:	7810      	ldrb	r0, [r2, #0]
    d3d6:	4288      	cmp	r0, r1
    d3d8:	d900      	bls.n	d3dc <UpdateCurrentDataRateAfterDataRangeChanges+0x14>
    d3da:	7011      	strb	r1, [r2, #0]
    d3dc:	001a      	movs	r2, r3
    d3de:	33b3      	adds	r3, #179	; 0xb3
    d3e0:	32be      	adds	r2, #190	; 0xbe
    d3e2:	7812      	ldrb	r2, [r2, #0]
    d3e4:	7819      	ldrb	r1, [r3, #0]
    d3e6:	4291      	cmp	r1, r2
    d3e8:	d200      	bcs.n	d3ec <UpdateCurrentDataRateAfterDataRangeChanges+0x24>
    d3ea:	701a      	strb	r2, [r3, #0]
    d3ec:	4770      	bx	lr
    d3ee:	46c0      	nop			; (mov r8, r8)
    d3f0:	20001a34 	.word	0x20001a34

0000d3f4 <ExecuteNewChannel>:
    d3f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    d3f6:	b08d      	sub	sp, #52	; 0x34
    d3f8:	7804      	ldrb	r4, [r0, #0]
    d3fa:	ab02      	add	r3, sp, #8
    d3fc:	0006      	movs	r6, r0
    d3fe:	71dc      	strb	r4, [r3, #7]
    d400:	1c41      	adds	r1, r0, #1
    d402:	2204      	movs	r2, #4
    d404:	4b54      	ldr	r3, [pc, #336]	; (d558 <ExecuteNewChannel+0x164>)
    d406:	a808      	add	r0, sp, #32
    d408:	4798      	blx	r3
    d40a:	9b08      	ldr	r3, [sp, #32]
    d40c:	a904      	add	r1, sp, #16
    d40e:	021d      	lsls	r5, r3, #8
    d410:	2364      	movs	r3, #100	; 0x64
    d412:	0a2d      	lsrs	r5, r5, #8
    d414:	435d      	muls	r5, r3
    d416:	1d73      	adds	r3, r6, #5
    d418:	9301      	str	r3, [sp, #4]
    d41a:	7933      	ldrb	r3, [r6, #4]
    d41c:	2015      	movs	r0, #21
    d41e:	9300      	str	r3, [sp, #0]
    d420:	2300      	movs	r3, #0
    d422:	4e4e      	ldr	r6, [pc, #312]	; (d55c <ExecuteNewChannel+0x168>)
    d424:	700c      	strb	r4, [r1, #0]
    d426:	9508      	str	r5, [sp, #32]
    d428:	704b      	strb	r3, [r1, #1]
    d42a:	47b0      	blx	r6
    d42c:	4c4c      	ldr	r4, [pc, #304]	; (d560 <ExecuteNewChannel+0x16c>)
    d42e:	2808      	cmp	r0, #8
    d430:	d12b      	bne.n	d48a <ExecuteNewChannel+0x96>
    d432:	466a      	mov	r2, sp
    d434:	ab02      	add	r3, sp, #8
    d436:	79db      	ldrb	r3, [r3, #7]
    d438:	7812      	ldrb	r2, [r2, #0]
    d43a:	af06      	add	r7, sp, #24
    d43c:	a90a      	add	r1, sp, #40	; 0x28
    d43e:	3806      	subs	r0, #6
    d440:	703b      	strb	r3, [r7, #0]
    d442:	707a      	strb	r2, [r7, #1]
    d444:	710b      	strb	r3, [r1, #4]
    d446:	950a      	str	r5, [sp, #40]	; 0x28
    d448:	47b0      	blx	r6
    d44a:	2808      	cmp	r0, #8
    d44c:	d001      	beq.n	d452 <ExecuteNewChannel+0x5e>
    d44e:	2d00      	cmp	r5, #0
    d450:	d10b      	bne.n	d46a <ExecuteNewChannel+0x76>
    d452:	0023      	movs	r3, r4
    d454:	33ac      	adds	r3, #172	; 0xac
    d456:	781a      	ldrb	r2, [r3, #0]
    d458:	2303      	movs	r3, #3
    d45a:	4353      	muls	r3, r2
    d45c:	2280      	movs	r2, #128	; 0x80
    d45e:	18e3      	adds	r3, r4, r3
    d460:	3360      	adds	r3, #96	; 0x60
    d462:	7999      	ldrb	r1, [r3, #6]
    d464:	4252      	negs	r2, r2
    d466:	430a      	orrs	r2, r1
    d468:	719a      	strb	r2, [r3, #6]
    d46a:	0039      	movs	r1, r7
    d46c:	2012      	movs	r0, #18
    d46e:	47b0      	blx	r6
    d470:	2808      	cmp	r0, #8
    d472:	d10a      	bne.n	d48a <ExecuteNewChannel+0x96>
    d474:	0023      	movs	r3, r4
    d476:	33ac      	adds	r3, #172	; 0xac
    d478:	781a      	ldrb	r2, [r3, #0]
    d47a:	2303      	movs	r3, #3
    d47c:	4353      	muls	r3, r2
    d47e:	2240      	movs	r2, #64	; 0x40
    d480:	18e3      	adds	r3, r4, r3
    d482:	3360      	adds	r3, #96	; 0x60
    d484:	7999      	ldrb	r1, [r3, #6]
    d486:	430a      	orrs	r2, r1
    d488:	719a      	strb	r2, [r3, #6]
    d48a:	0023      	movs	r3, r4
    d48c:	33ac      	adds	r3, #172	; 0xac
    d48e:	781a      	ldrb	r2, [r3, #0]
    d490:	2303      	movs	r3, #3
    d492:	4353      	muls	r3, r2
    d494:	18e3      	adds	r3, r4, r3
    d496:	3360      	adds	r3, #96	; 0x60
    d498:	799b      	ldrb	r3, [r3, #6]
    d49a:	09da      	lsrs	r2, r3, #7
    d49c:	2a01      	cmp	r2, #1
    d49e:	d150      	bne.n	d542 <ExecuteNewChannel+0x14e>
    d4a0:	065b      	lsls	r3, r3, #25
    d4a2:	d54e      	bpl.n	d542 <ExecuteNewChannel+0x14e>
    d4a4:	4e2f      	ldr	r6, [pc, #188]	; (d564 <ExecuteNewChannel+0x170>)
    d4a6:	2d00      	cmp	r5, #0
    d4a8:	d04e      	beq.n	d548 <ExecuteNewChannel+0x154>
    d4aa:	a906      	add	r1, sp, #24
    d4ac:	2012      	movs	r0, #18
    d4ae:	47b0      	blx	r6
    d4b0:	ad07      	add	r5, sp, #28
    d4b2:	a90a      	add	r1, sp, #40	; 0x28
    d4b4:	2000      	movs	r0, #0
    d4b6:	47b0      	blx	r6
    d4b8:	002a      	movs	r2, r5
    d4ba:	2100      	movs	r1, #0
    d4bc:	2014      	movs	r0, #20
    d4be:	4f2a      	ldr	r7, [pc, #168]	; (d568 <ExecuteNewChannel+0x174>)
    d4c0:	47b8      	blx	r7
    d4c2:	0023      	movs	r3, r4
    d4c4:	782a      	ldrb	r2, [r5, #0]
    d4c6:	33be      	adds	r3, #190	; 0xbe
    d4c8:	701a      	strb	r2, [r3, #0]
    d4ca:	0023      	movs	r3, r4
    d4cc:	786a      	ldrb	r2, [r5, #1]
    d4ce:	33bf      	adds	r3, #191	; 0xbf
    d4d0:	701a      	strb	r2, [r3, #0]
    d4d2:	34e4      	adds	r4, #228	; 0xe4
    d4d4:	4b25      	ldr	r3, [pc, #148]	; (d56c <ExecuteNewChannel+0x178>)
    d4d6:	4798      	blx	r3
    d4d8:	7823      	ldrb	r3, [r4, #0]
    d4da:	079b      	lsls	r3, r3, #30
    d4dc:	d50e      	bpl.n	d4fc <ExecuteNewChannel+0x108>
    d4de:	2416      	movs	r4, #22
    d4e0:	ab02      	add	r3, sp, #8
    d4e2:	18e4      	adds	r4, r4, r3
    d4e4:	1dd9      	adds	r1, r3, #7
    d4e6:	0022      	movs	r2, r4
    d4e8:	201e      	movs	r0, #30
    d4ea:	47b8      	blx	r7
    d4ec:	ab02      	add	r3, sp, #8
    d4ee:	79db      	ldrb	r3, [r3, #7]
    d4f0:	a909      	add	r1, sp, #36	; 0x24
    d4f2:	708b      	strb	r3, [r1, #2]
    d4f4:	8823      	ldrh	r3, [r4, #0]
    d4f6:	201e      	movs	r0, #30
    d4f8:	800b      	strh	r3, [r1, #0]
    d4fa:	47b0      	blx	r6
    d4fc:	ab02      	add	r3, sp, #8
    d4fe:	79db      	ldrb	r3, [r3, #7]
    d500:	a905      	add	r1, sp, #20
    d502:	700b      	strb	r3, [r1, #0]
    d504:	2301      	movs	r3, #1
    d506:	2016      	movs	r0, #22
    d508:	704b      	strb	r3, [r1, #1]
    d50a:	4b16      	ldr	r3, [pc, #88]	; (d564 <ExecuteNewChannel+0x170>)
    d50c:	4798      	blx	r3
    d50e:	ad09      	add	r5, sp, #36	; 0x24
    d510:	2100      	movs	r1, #0
    d512:	002a      	movs	r2, r5
    d514:	4b14      	ldr	r3, [pc, #80]	; (d568 <ExecuteNewChannel+0x174>)
    d516:	2014      	movs	r0, #20
    d518:	4798      	blx	r3
    d51a:	4c11      	ldr	r4, [pc, #68]	; (d560 <ExecuteNewChannel+0x16c>)
    d51c:	782a      	ldrb	r2, [r5, #0]
    d51e:	0023      	movs	r3, r4
    d520:	33be      	adds	r3, #190	; 0xbe
    d522:	701a      	strb	r2, [r3, #0]
    d524:	0023      	movs	r3, r4
    d526:	786a      	ldrb	r2, [r5, #1]
    d528:	33bf      	adds	r3, #191	; 0xbf
    d52a:	701a      	strb	r2, [r3, #0]
    d52c:	4b0f      	ldr	r3, [pc, #60]	; (d56c <ExecuteNewChannel+0x178>)
    d52e:	4798      	blx	r3
    d530:	2304      	movs	r3, #4
    d532:	3450      	adds	r4, #80	; 0x50
    d534:	7862      	ldrb	r2, [r4, #1]
    d536:	210b      	movs	r1, #11
    d538:	4313      	orrs	r3, r2
    d53a:	7063      	strb	r3, [r4, #1]
    d53c:	2001      	movs	r0, #1
    d53e:	4b0c      	ldr	r3, [pc, #48]	; (d570 <ExecuteNewChannel+0x17c>)
    d540:	4798      	blx	r3
    d542:	9801      	ldr	r0, [sp, #4]
    d544:	b00d      	add	sp, #52	; 0x34
    d546:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d548:	ab02      	add	r3, sp, #8
    d54a:	79db      	ldrb	r3, [r3, #7]
    d54c:	a905      	add	r1, sp, #20
    d54e:	2016      	movs	r0, #22
    d550:	700b      	strb	r3, [r1, #0]
    d552:	704d      	strb	r5, [r1, #1]
    d554:	47b0      	blx	r6
    d556:	e7da      	b.n	d50e <ExecuteNewChannel+0x11a>
    d558:	00013dad 	.word	0x00013dad
    d55c:	00007d21 	.word	0x00007d21
    d560:	20001a34 	.word	0x20001a34
    d564:	00007d3d 	.word	0x00007d3d
    d568:	00007d05 	.word	0x00007d05
    d56c:	0000d3c9 	.word	0x0000d3c9
    d570:	00007ff9 	.word	0x00007ff9

0000d574 <MacExecuteCommands>:
    d574:	2300      	movs	r3, #0
    d576:	b5f0      	push	{r4, r5, r6, r7, lr}
    d578:	0007      	movs	r7, r0
    d57a:	2601      	movs	r6, #1
    d57c:	b087      	sub	sp, #28
    d57e:	9002      	str	r0, [sp, #8]
    d580:	9103      	str	r1, [sp, #12]
    d582:	9300      	str	r3, [sp, #0]
    d584:	9b02      	ldr	r3, [sp, #8]
    d586:	9a03      	ldr	r2, [sp, #12]
    d588:	4c69      	ldr	r4, [pc, #420]	; (d730 <MacExecuteCommands+0x1bc>)
    d58a:	1898      	adds	r0, r3, r2
    d58c:	4287      	cmp	r7, r0
    d58e:	d353      	bcc.n	d638 <MacExecuteCommands+0xc4>
    d590:	2393      	movs	r3, #147	; 0x93
    d592:	005b      	lsls	r3, r3, #1
    d594:	5ce3      	ldrb	r3, [r4, r3]
    d596:	2b00      	cmp	r3, #0
    d598:	d000      	beq.n	d59c <MacExecuteCommands+0x28>
    d59a:	e072      	b.n	d682 <MacExecuteCommands+0x10e>
    d59c:	0038      	movs	r0, r7
    d59e:	b007      	add	sp, #28
    d5a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d5a2:	0023      	movs	r3, r4
    d5a4:	787a      	ldrb	r2, [r7, #1]
    d5a6:	33b1      	adds	r3, #177	; 0xb1
    d5a8:	701a      	strb	r2, [r3, #0]
    d5aa:	0023      	movs	r3, r4
    d5ac:	78ba      	ldrb	r2, [r7, #2]
    d5ae:	33b2      	adds	r3, #178	; 0xb2
    d5b0:	701a      	strb	r2, [r3, #0]
    d5b2:	2203      	movs	r2, #3
    d5b4:	9b01      	ldr	r3, [sp, #4]
    d5b6:	1cfd      	adds	r5, r7, #3
    d5b8:	4353      	muls	r3, r2
    d5ba:	18e3      	adds	r3, r4, r3
    d5bc:	3365      	adds	r3, #101	; 0x65
    d5be:	32fc      	adds	r2, #252	; 0xfc
    d5c0:	701a      	strb	r2, [r3, #0]
    d5c2:	0022      	movs	r2, r4
    d5c4:	2103      	movs	r1, #3
    d5c6:	32ac      	adds	r2, #172	; 0xac
    d5c8:	7813      	ldrb	r3, [r2, #0]
    d5ca:	4359      	muls	r1, r3
    d5cc:	1864      	adds	r4, r4, r1
    d5ce:	3465      	adds	r4, #101	; 0x65
    d5d0:	7821      	ldrb	r1, [r4, #0]
    d5d2:	29ff      	cmp	r1, #255	; 0xff
    d5d4:	d003      	beq.n	d5de <MacExecuteCommands+0x6a>
    d5d6:	2b0f      	cmp	r3, #15
    d5d8:	d801      	bhi.n	d5de <MacExecuteCommands+0x6a>
    d5da:	3301      	adds	r3, #1
    d5dc:	7013      	strb	r3, [r2, #0]
    d5de:	002f      	movs	r7, r5
    d5e0:	e7d0      	b.n	d584 <MacExecuteCommands+0x10>
    d5e2:	0028      	movs	r0, r5
    d5e4:	4b53      	ldr	r3, [pc, #332]	; (d734 <MacExecuteCommands+0x1c0>)
    d5e6:	4798      	blx	r3
    d5e8:	0005      	movs	r5, r0
    d5ea:	e7ea      	b.n	d5c2 <MacExecuteCommands+0x4e>
    d5ec:	0028      	movs	r0, r5
    d5ee:	4b52      	ldr	r3, [pc, #328]	; (d738 <MacExecuteCommands+0x1c4>)
    d5f0:	e7f9      	b.n	d5e6 <MacExecuteCommands+0x72>
    d5f2:	0028      	movs	r0, r5
    d5f4:	4b51      	ldr	r3, [pc, #324]	; (d73c <MacExecuteCommands+0x1c8>)
    d5f6:	e7f6      	b.n	d5e6 <MacExecuteCommands+0x72>
    d5f8:	0028      	movs	r0, r5
    d5fa:	4b51      	ldr	r3, [pc, #324]	; (d740 <MacExecuteCommands+0x1cc>)
    d5fc:	e7f3      	b.n	d5e6 <MacExecuteCommands+0x72>
    d5fe:	230f      	movs	r3, #15
    d600:	7878      	ldrb	r0, [r7, #1]
    d602:	1cbd      	adds	r5, r7, #2
    d604:	4018      	ands	r0, r3
    d606:	4b4f      	ldr	r3, [pc, #316]	; (d744 <MacExecuteCommands+0x1d0>)
    d608:	4798      	blx	r3
    d60a:	0022      	movs	r2, r4
    d60c:	2380      	movs	r3, #128	; 0x80
    d60e:	3250      	adds	r2, #80	; 0x50
    d610:	7851      	ldrb	r1, [r2, #1]
    d612:	425b      	negs	r3, r3
    d614:	430b      	orrs	r3, r1
    d616:	7053      	strb	r3, [r2, #1]
    d618:	210b      	movs	r1, #11
    d61a:	0030      	movs	r0, r6
    d61c:	4b4a      	ldr	r3, [pc, #296]	; (d748 <MacExecuteCommands+0x1d4>)
    d61e:	4798      	blx	r3
    d620:	e7cf      	b.n	d5c2 <MacExecuteCommands+0x4e>
    d622:	0028      	movs	r0, r5
    d624:	4b49      	ldr	r3, [pc, #292]	; (d74c <MacExecuteCommands+0x1d8>)
    d626:	e7de      	b.n	d5e6 <MacExecuteCommands+0x72>
    d628:	0028      	movs	r0, r5
    d62a:	4b49      	ldr	r3, [pc, #292]	; (d750 <MacExecuteCommands+0x1dc>)
    d62c:	e7db      	b.n	d5e6 <MacExecuteCommands+0x72>
    d62e:	22ff      	movs	r2, #255	; 0xff
    d630:	0005      	movs	r5, r0
    d632:	701a      	strb	r2, [r3, #0]
    d634:	9600      	str	r6, [sp, #0]
    d636:	e7c4      	b.n	d5c2 <MacExecuteCommands+0x4e>
    d638:	9b00      	ldr	r3, [sp, #0]
    d63a:	2b00      	cmp	r3, #0
    d63c:	d1a8      	bne.n	d590 <MacExecuteCommands+0x1c>
    d63e:	0023      	movs	r3, r4
    d640:	33ac      	adds	r3, #172	; 0xac
    d642:	781b      	ldrb	r3, [r3, #0]
    d644:	2501      	movs	r5, #1
    d646:	9301      	str	r3, [sp, #4]
    d648:	2303      	movs	r3, #3
    d64a:	9a01      	ldr	r2, [sp, #4]
    d64c:	4353      	muls	r3, r2
    d64e:	18e3      	adds	r3, r4, r3
    d650:	0019      	movs	r1, r3
    d652:	3160      	adds	r1, #96	; 0x60
    d654:	798a      	ldrb	r2, [r1, #6]
    d656:	3365      	adds	r3, #101	; 0x65
    d658:	43b2      	bics	r2, r6
    d65a:	402a      	ands	r2, r5
    d65c:	718a      	strb	r2, [r1, #6]
    d65e:	79ca      	ldrb	r2, [r1, #7]
    d660:	197d      	adds	r5, r7, r5
    d662:	43b2      	bics	r2, r6
    d664:	71ca      	strb	r2, [r1, #7]
    d666:	783a      	ldrb	r2, [r7, #0]
    d668:	701a      	strb	r2, [r3, #0]
    d66a:	783a      	ldrb	r2, [r7, #0]
    d66c:	3a02      	subs	r2, #2
    d66e:	2a08      	cmp	r2, #8
    d670:	d8dd      	bhi.n	d62e <MacExecuteCommands+0xba>
    d672:	0010      	movs	r0, r2
    d674:	f003 faa8 	bl	10bc8 <__gnu_thumb1_case_sqi>
    d678:	bdbab595 	.word	0xbdbab595
    d67c:	d5c3c0a5 	.word	0xd5c3c0a5
    d680:	d8          	.byte	0xd8
    d681:	00          	.byte	0x00
    d682:	2324      	movs	r3, #36	; 0x24
    d684:	33ff      	adds	r3, #255	; 0xff
    d686:	5ce3      	ldrb	r3, [r4, r3]
    d688:	43db      	mvns	r3, r3
    d68a:	075b      	lsls	r3, r3, #29
    d68c:	d000      	beq.n	d690 <MacExecuteCommands+0x11c>
    d68e:	e785      	b.n	d59c <MacExecuteCommands+0x28>
    d690:	232a      	movs	r3, #42	; 0x2a
    d692:	33ff      	adds	r3, #255	; 0xff
    d694:	5ce5      	ldrb	r5, [r4, r3]
    d696:	2326      	movs	r3, #38	; 0x26
    d698:	33ff      	adds	r3, #255	; 0xff
    d69a:	5ce3      	ldrb	r3, [r4, r3]
    d69c:	a905      	add	r1, sp, #20
    d69e:	9300      	str	r3, [sp, #0]
    d6a0:	2392      	movs	r3, #146	; 0x92
    d6a2:	005b      	lsls	r3, r3, #1
    d6a4:	5ce3      	ldrb	r3, [r4, r3]
    d6a6:	066a      	lsls	r2, r5, #25
    d6a8:	9301      	str	r3, [sp, #4]
    d6aa:	2328      	movs	r3, #40	; 0x28
    d6ac:	33ff      	adds	r3, #255	; 0xff
    d6ae:	5ce0      	ldrb	r0, [r4, r3]
    d6b0:	3301      	adds	r3, #1
    d6b2:	5ce3      	ldrb	r3, [r4, r3]
    d6b4:	0f52      	lsrs	r2, r2, #29
    d6b6:	021b      	lsls	r3, r3, #8
    d6b8:	4303      	orrs	r3, r0
    d6ba:	800b      	strh	r3, [r1, #0]
    d6bc:	201c      	movs	r0, #28
    d6be:	4b25      	ldr	r3, [pc, #148]	; (d754 <MacExecuteCommands+0x1e0>)
    d6c0:	708a      	strb	r2, [r1, #2]
    d6c2:	4798      	blx	r3
    d6c4:	2100      	movs	r1, #0
    d6c6:	aa04      	add	r2, sp, #16
    d6c8:	4b23      	ldr	r3, [pc, #140]	; (d758 <MacExecuteCommands+0x1e4>)
    d6ca:	2014      	movs	r0, #20
    d6cc:	4798      	blx	r3
    d6ce:	0023      	movs	r3, r4
    d6d0:	aa04      	add	r2, sp, #16
    d6d2:	7812      	ldrb	r2, [r2, #0]
    d6d4:	33be      	adds	r3, #190	; 0xbe
    d6d6:	701a      	strb	r2, [r3, #0]
    d6d8:	0023      	movs	r3, r4
    d6da:	aa04      	add	r2, sp, #16
    d6dc:	7852      	ldrb	r2, [r2, #1]
    d6de:	33bf      	adds	r3, #191	; 0xbf
    d6e0:	701a      	strb	r2, [r3, #0]
    d6e2:	4b1e      	ldr	r3, [pc, #120]	; (d75c <MacExecuteCommands+0x1e8>)
    d6e4:	4798      	blx	r3
    d6e6:	9800      	ldr	r0, [sp, #0]
    d6e8:	4b1d      	ldr	r3, [pc, #116]	; (d760 <MacExecuteCommands+0x1ec>)
    d6ea:	4798      	blx	r3
    d6ec:	0022      	movs	r2, r4
    d6ee:	2308      	movs	r3, #8
    d6f0:	3250      	adds	r2, #80	; 0x50
    d6f2:	7851      	ldrb	r1, [r2, #1]
    d6f4:	072d      	lsls	r5, r5, #28
    d6f6:	430b      	orrs	r3, r1
    d6f8:	7053      	strb	r3, [r2, #1]
    d6fa:	0f2d      	lsrs	r5, r5, #28
    d6fc:	9801      	ldr	r0, [sp, #4]
    d6fe:	4b19      	ldr	r3, [pc, #100]	; (d764 <MacExecuteCommands+0x1f0>)
    d700:	b2ee      	uxtb	r6, r5
    d702:	4798      	blx	r3
    d704:	34ad      	adds	r4, #173	; 0xad
    d706:	2e00      	cmp	r6, #0
    d708:	d10e      	bne.n	d728 <MacExecuteCommands+0x1b4>
    d70a:	7025      	strb	r5, [r4, #0]
    d70c:	2114      	movs	r1, #20
    d70e:	4c0e      	ldr	r4, [pc, #56]	; (d748 <MacExecuteCommands+0x1d4>)
    d710:	2000      	movs	r0, #0
    d712:	47a0      	blx	r4
    d714:	2210      	movs	r2, #16
    d716:	4b06      	ldr	r3, [pc, #24]	; (d730 <MacExecuteCommands+0x1bc>)
    d718:	2001      	movs	r0, #1
    d71a:	3350      	adds	r3, #80	; 0x50
    d71c:	7859      	ldrb	r1, [r3, #1]
    d71e:	430a      	orrs	r2, r1
    d720:	705a      	strb	r2, [r3, #1]
    d722:	210b      	movs	r1, #11
    d724:	47a0      	blx	r4
    d726:	e739      	b.n	d59c <MacExecuteCommands+0x28>
    d728:	1e73      	subs	r3, r6, #1
    d72a:	7023      	strb	r3, [r4, #0]
    d72c:	e7ee      	b.n	d70c <MacExecuteCommands+0x198>
    d72e:	46c0      	nop			; (mov r8, r8)
    d730:	20001a34 	.word	0x20001a34
    d734:	0000bbe9 	.word	0x0000bbe9
    d738:	0000baad 	.word	0x0000baad
    d73c:	0000b9b1 	.word	0x0000b9b1
    d740:	0000d3f5 	.word	0x0000d3f5
    d744:	0000b0c5 	.word	0x0000b0c5
    d748:	00007ff9 	.word	0x00007ff9
    d74c:	0000bb99 	.word	0x0000bb99
    d750:	0000bae5 	.word	0x0000bae5
    d754:	00007d3d 	.word	0x00007d3d
    d758:	00007d05 	.word	0x00007d05
    d75c:	0000d3c9 	.word	0x0000d3c9
    d760:	0000b879 	.word	0x0000b879
    d764:	0000b80d 	.word	0x0000b80d

0000d768 <LorawanSetDataRange>:
    d768:	2201      	movs	r2, #1
    d76a:	b530      	push	{r4, r5, lr}
    d76c:	b085      	sub	sp, #20
    d76e:	ab01      	add	r3, sp, #4
    d770:	ac02      	add	r4, sp, #8
    d772:	7018      	strb	r0, [r3, #0]
    d774:	7020      	strb	r0, [r4, #0]
    d776:	7061      	strb	r1, [r4, #1]
    d778:	2015      	movs	r0, #21
    d77a:	0019      	movs	r1, r3
    d77c:	4d11      	ldr	r5, [pc, #68]	; (d7c4 <LorawanSetDataRange+0x5c>)
    d77e:	705a      	strb	r2, [r3, #1]
    d780:	47a8      	blx	r5
    d782:	2808      	cmp	r0, #8
    d784:	d003      	beq.n	d78e <LorawanSetDataRange+0x26>
    d786:	250a      	movs	r5, #10
    d788:	0028      	movs	r0, r5
    d78a:	b005      	add	sp, #20
    d78c:	bd30      	pop	{r4, r5, pc}
    d78e:	0021      	movs	r1, r4
    d790:	2012      	movs	r0, #18
    d792:	47a8      	blx	r5
    d794:	0005      	movs	r5, r0
    d796:	2808      	cmp	r0, #8
    d798:	d1f5      	bne.n	d786 <LorawanSetDataRange+0x1e>
    d79a:	0021      	movs	r1, r4
    d79c:	4b0a      	ldr	r3, [pc, #40]	; (d7c8 <LorawanSetDataRange+0x60>)
    d79e:	ac03      	add	r4, sp, #12
    d7a0:	2012      	movs	r0, #18
    d7a2:	4798      	blx	r3
    d7a4:	0022      	movs	r2, r4
    d7a6:	2100      	movs	r1, #0
    d7a8:	4b08      	ldr	r3, [pc, #32]	; (d7cc <LorawanSetDataRange+0x64>)
    d7aa:	2014      	movs	r0, #20
    d7ac:	4798      	blx	r3
    d7ae:	4b08      	ldr	r3, [pc, #32]	; (d7d0 <LorawanSetDataRange+0x68>)
    d7b0:	7821      	ldrb	r1, [r4, #0]
    d7b2:	001a      	movs	r2, r3
    d7b4:	32be      	adds	r2, #190	; 0xbe
    d7b6:	7011      	strb	r1, [r2, #0]
    d7b8:	7862      	ldrb	r2, [r4, #1]
    d7ba:	33bf      	adds	r3, #191	; 0xbf
    d7bc:	701a      	strb	r2, [r3, #0]
    d7be:	4b05      	ldr	r3, [pc, #20]	; (d7d4 <LorawanSetDataRange+0x6c>)
    d7c0:	4798      	blx	r3
    d7c2:	e7e1      	b.n	d788 <LorawanSetDataRange+0x20>
    d7c4:	00007d21 	.word	0x00007d21
    d7c8:	00007d3d 	.word	0x00007d3d
    d7cc:	00007d05 	.word	0x00007d05
    d7d0:	20001a34 	.word	0x20001a34
    d7d4:	0000d3c9 	.word	0x0000d3c9

0000d7d8 <LorawanSetChannelIdStatus>:
    d7d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
    d7da:	466b      	mov	r3, sp
    d7dc:	7018      	strb	r0, [r3, #0]
    d7de:	7059      	strb	r1, [r3, #1]
    d7e0:	2016      	movs	r0, #22
    d7e2:	4669      	mov	r1, sp
    d7e4:	4b0c      	ldr	r3, [pc, #48]	; (d818 <LorawanSetChannelIdStatus+0x40>)
    d7e6:	4798      	blx	r3
    d7e8:	0004      	movs	r4, r0
    d7ea:	2808      	cmp	r0, #8
    d7ec:	d111      	bne.n	d812 <LorawanSetChannelIdStatus+0x3a>
    d7ee:	ad01      	add	r5, sp, #4
    d7f0:	002a      	movs	r2, r5
    d7f2:	2100      	movs	r1, #0
    d7f4:	4b09      	ldr	r3, [pc, #36]	; (d81c <LorawanSetChannelIdStatus+0x44>)
    d7f6:	2014      	movs	r0, #20
    d7f8:	4798      	blx	r3
    d7fa:	4b09      	ldr	r3, [pc, #36]	; (d820 <LorawanSetChannelIdStatus+0x48>)
    d7fc:	7829      	ldrb	r1, [r5, #0]
    d7fe:	001a      	movs	r2, r3
    d800:	32be      	adds	r2, #190	; 0xbe
    d802:	7011      	strb	r1, [r2, #0]
    d804:	786a      	ldrb	r2, [r5, #1]
    d806:	33bf      	adds	r3, #191	; 0xbf
    d808:	701a      	strb	r2, [r3, #0]
    d80a:	4b06      	ldr	r3, [pc, #24]	; (d824 <LorawanSetChannelIdStatus+0x4c>)
    d80c:	4798      	blx	r3
    d80e:	0020      	movs	r0, r4
    d810:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    d812:	240a      	movs	r4, #10
    d814:	e7fb      	b.n	d80e <LorawanSetChannelIdStatus+0x36>
    d816:	46c0      	nop			; (mov r8, r8)
    d818:	00007d3d 	.word	0x00007d3d
    d81c:	00007d05 	.word	0x00007d05
    d820:	20001a34 	.word	0x20001a34
    d824:	0000d3c9 	.word	0x0000d3c9

0000d828 <LORAWAN_RxDone>:
    d828:	b5f0      	push	{r4, r5, r6, r7, lr}
    d82a:	4ddc      	ldr	r5, [pc, #880]	; (db9c <LORAWAN_RxDone+0x374>)
    d82c:	b091      	sub	sp, #68	; 0x44
    d82e:	002b      	movs	r3, r5
    d830:	3350      	adds	r3, #80	; 0x50
    d832:	781b      	ldrb	r3, [r3, #0]
    d834:	0007      	movs	r7, r0
    d836:	b25a      	sxtb	r2, r3
    d838:	000c      	movs	r4, r1
    d83a:	2a00      	cmp	r2, #0
    d83c:	da01      	bge.n	d842 <LORAWAN_RxDone+0x1a>
    d83e:	f000 fc90 	bl	e162 <LORAWAN_RxDone+0x93a>
    d842:	7801      	ldrb	r1, [r0, #0]
    d844:	221f      	movs	r2, #31
    d846:	000e      	movs	r6, r1
    d848:	4396      	bics	r6, r2
    d84a:	2e20      	cmp	r6, #32
    d84c:	d000      	beq.n	d850 <LORAWAN_RxDone+0x28>
    d84e:	e131      	b.n	dab4 <LORAWAN_RxDone+0x28c>
    d850:	782b      	ldrb	r3, [r5, #0]
    d852:	2b00      	cmp	r3, #0
    d854:	d001      	beq.n	d85a <LORAWAN_RxDone+0x32>
    d856:	f000 fc6d 	bl	e134 <LORAWAN_RxDone+0x90c>
    d85a:	002b      	movs	r3, r5
    d85c:	3360      	adds	r3, #96	; 0x60
    d85e:	781b      	ldrb	r3, [r3, #0]
    d860:	075b      	lsls	r3, r3, #29
    d862:	d401      	bmi.n	d868 <LORAWAN_RxDone+0x40>
    d864:	f000 fc66 	bl	e134 <LORAWAN_RxDone+0x90c>
    d868:	1e63      	subs	r3, r4, #1
    d86a:	b2db      	uxtb	r3, r3
    d86c:	9304      	str	r3, [sp, #16]
    d86e:	4bcc      	ldr	r3, [pc, #816]	; (dba0 <LORAWAN_RxDone+0x378>)
    d870:	469c      	mov	ip, r3
    d872:	9b04      	ldr	r3, [sp, #16]
    d874:	2b00      	cmp	r3, #0
    d876:	d12c      	bne.n	d8d2 <LORAWAN_RxDone+0xaa>
    d878:	1f23      	subs	r3, r4, #4
    d87a:	9305      	str	r3, [sp, #20]
    d87c:	466b      	mov	r3, sp
    d87e:	4660      	mov	r0, ip
    d880:	7d1b      	ldrb	r3, [r3, #20]
    d882:	003a      	movs	r2, r7
    d884:	49c7      	ldr	r1, [pc, #796]	; (dba4 <LORAWAN_RxDone+0x37c>)
    d886:	4ec8      	ldr	r6, [pc, #800]	; (dba8 <LORAWAN_RxDone+0x380>)
    d888:	47b0      	blx	r6
    d88a:	2204      	movs	r2, #4
    d88c:	49c5      	ldr	r1, [pc, #788]	; (dba4 <LORAWAN_RxDone+0x37c>)
    d88e:	4bc7      	ldr	r3, [pc, #796]	; (dbac <LORAWAN_RxDone+0x384>)
    d890:	a80e      	add	r0, sp, #56	; 0x38
    d892:	4798      	blx	r3
    d894:	9e0e      	ldr	r6, [sp, #56]	; 0x38
    d896:	1f23      	subs	r3, r4, #4
    d898:	18f9      	adds	r1, r7, r3
    d89a:	2204      	movs	r2, #4
    d89c:	4bc3      	ldr	r3, [pc, #780]	; (dbac <LORAWAN_RxDone+0x384>)
    d89e:	a80e      	add	r0, sp, #56	; 0x38
    d8a0:	960b      	str	r6, [sp, #44]	; 0x2c
    d8a2:	4798      	blx	r3
    d8a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    d8a6:	4bbd      	ldr	r3, [pc, #756]	; (db9c <LORAWAN_RxDone+0x374>)
    d8a8:	210e      	movs	r1, #14
    d8aa:	42b2      	cmp	r2, r6
    d8ac:	d01e      	beq.n	d8ec <LORAWAN_RxDone+0xc4>
    d8ae:	001a      	movs	r2, r3
    d8b0:	3250      	adds	r2, #80	; 0x50
    d8b2:	7812      	ldrb	r2, [r2, #0]
    d8b4:	400a      	ands	r2, r1
    d8b6:	2a0a      	cmp	r2, #10
    d8b8:	d005      	beq.n	d8c6 <LORAWAN_RxDone+0x9e>
    d8ba:	2a06      	cmp	r2, #6
    d8bc:	d105      	bne.n	d8ca <LORAWAN_RxDone+0xa2>
    d8be:	33c4      	adds	r3, #196	; 0xc4
    d8c0:	781b      	ldrb	r3, [r3, #0]
    d8c2:	2b00      	cmp	r3, #0
    d8c4:	d001      	beq.n	d8ca <LORAWAN_RxDone+0xa2>
    d8c6:	4bba      	ldr	r3, [pc, #744]	; (dbb0 <LORAWAN_RxDone+0x388>)
    d8c8:	4798      	blx	r3
    d8ca:	4bba      	ldr	r3, [pc, #744]	; (dbb4 <LORAWAN_RxDone+0x38c>)
    d8cc:	4798      	blx	r3
    d8ce:	200a      	movs	r0, #10
    d8d0:	e0eb      	b.n	daaa <LORAWAN_RxDone+0x282>
    d8d2:	9b04      	ldr	r3, [sp, #16]
    d8d4:	4661      	mov	r1, ip
    d8d6:	1ae0      	subs	r0, r4, r3
    d8d8:	1838      	adds	r0, r7, r0
    d8da:	4bb7      	ldr	r3, [pc, #732]	; (dbb8 <LORAWAN_RxDone+0x390>)
    d8dc:	4798      	blx	r3
    d8de:	9b04      	ldr	r3, [sp, #16]
    d8e0:	2b10      	cmp	r3, #16
    d8e2:	d901      	bls.n	d8e8 <LORAWAN_RxDone+0xc0>
    d8e4:	3b10      	subs	r3, #16
    d8e6:	e7c0      	b.n	d86a <LORAWAN_RxDone+0x42>
    d8e8:	2300      	movs	r3, #0
    d8ea:	e7bf      	b.n	d86c <LORAWAN_RxDone+0x44>
    d8ec:	001a      	movs	r2, r3
    d8ee:	3250      	adds	r2, #80	; 0x50
    d8f0:	7812      	ldrb	r2, [r2, #0]
    d8f2:	400a      	ands	r2, r1
    d8f4:	2a06      	cmp	r2, #6
    d8f6:	d103      	bne.n	d900 <LORAWAN_RxDone+0xd8>
    d8f8:	33b7      	adds	r3, #183	; 0xb7
    d8fa:	7818      	ldrb	r0, [r3, #0]
    d8fc:	4baf      	ldr	r3, [pc, #700]	; (dbbc <LORAWAN_RxDone+0x394>)
    d8fe:	4798      	blx	r3
    d900:	7a3a      	ldrb	r2, [r7, #8]
    d902:	79fb      	ldrb	r3, [r7, #7]
    d904:	0212      	lsls	r2, r2, #8
    d906:	431a      	orrs	r2, r3
    d908:	7a7b      	ldrb	r3, [r7, #9]
    d90a:	2001      	movs	r0, #1
    d90c:	041b      	lsls	r3, r3, #16
    d90e:	431a      	orrs	r2, r3
    d910:	7abb      	ldrb	r3, [r7, #10]
    d912:	061b      	lsls	r3, r3, #24
    d914:	4313      	orrs	r3, r2
    d916:	0a19      	lsrs	r1, r3, #8
    d918:	706b      	strb	r3, [r5, #1]
    d91a:	70a9      	strb	r1, [r5, #2]
    d91c:	0c19      	lsrs	r1, r3, #16
    d91e:	0e1b      	lsrs	r3, r3, #24
    d920:	70e9      	strb	r1, [r5, #3]
    d922:	712b      	strb	r3, [r5, #4]
    d924:	250f      	movs	r5, #15
    d926:	2103      	movs	r1, #3
    d928:	4ba5      	ldr	r3, [pc, #660]	; (dbc0 <LORAWAN_RxDone+0x398>)
    d92a:	4798      	blx	r3
    d92c:	7b38      	ldrb	r0, [r7, #12]
    d92e:	4ba5      	ldr	r3, [pc, #660]	; (dbc4 <LORAWAN_RxDone+0x39c>)
    d930:	4028      	ands	r0, r5
    d932:	4798      	blx	r3
    d934:	7af8      	ldrb	r0, [r7, #11]
    d936:	4ba4      	ldr	r3, [pc, #656]	; (dbc8 <LORAWAN_RxDone+0x3a0>)
    d938:	0641      	lsls	r1, r0, #25
    d93a:	0700      	lsls	r0, r0, #28
    d93c:	0f49      	lsrs	r1, r1, #29
    d93e:	0f00      	lsrs	r0, r0, #28
    d940:	4798      	blx	r3
    d942:	2c21      	cmp	r4, #33	; 0x21
    d944:	d000      	beq.n	d948 <LORAWAN_RxDone+0x120>
    d946:	e088      	b.n	da5a <LORAWAN_RxDone+0x232>
    d948:	ab04      	add	r3, sp, #16
    d94a:	3c0f      	subs	r4, #15
    d94c:	18e4      	adds	r4, r4, r3
    d94e:	0022      	movs	r2, r4
    d950:	4b9e      	ldr	r3, [pc, #632]	; (dbcc <LORAWAN_RxDone+0x3a4>)
    d952:	499f      	ldr	r1, [pc, #636]	; (dbd0 <LORAWAN_RxDone+0x3a8>)
    d954:	2007      	movs	r0, #7
    d956:	4798      	blx	r3
    d958:	7823      	ldrb	r3, [r4, #0]
    d95a:	2bff      	cmp	r3, #255	; 0xff
    d95c:	d07d      	beq.n	da5a <LORAWAN_RxDone+0x232>
    d95e:	2350      	movs	r3, #80	; 0x50
    d960:	43ab      	bics	r3, r5
    d962:	9306      	str	r3, [sp, #24]
    d964:	003b      	movs	r3, r7
    d966:	330d      	adds	r3, #13
    d968:	9305      	str	r3, [sp, #20]
    d96a:	2400      	movs	r4, #0
    d96c:	2203      	movs	r2, #3
    d96e:	9905      	ldr	r1, [sp, #20]
    d970:	4b8e      	ldr	r3, [pc, #568]	; (dbac <LORAWAN_RxDone+0x384>)
    d972:	a80c      	add	r0, sp, #48	; 0x30
    d974:	940c      	str	r4, [sp, #48]	; 0x30
    d976:	4798      	blx	r3
    d978:	2364      	movs	r3, #100	; 0x64
    d97a:	990c      	ldr	r1, [sp, #48]	; 0x30
    d97c:	aa04      	add	r2, sp, #16
    d97e:	4359      	muls	r1, r3
    d980:	3b52      	subs	r3, #82	; 0x52
    d982:	189b      	adds	r3, r3, r2
    d984:	7818      	ldrb	r0, [r3, #0]
    d986:	9b04      	ldr	r3, [sp, #16]
    d988:	910c      	str	r1, [sp, #48]	; 0x30
    d98a:	1818      	adds	r0, r3, r0
    d98c:	b2c0      	uxtb	r0, r0
    d98e:	74d0      	strb	r0, [r2, #19]
    d990:	42a1      	cmp	r1, r4
    d992:	d100      	bne.n	d996 <LORAWAN_RxDone+0x16e>
    d994:	e08b      	b.n	daae <LORAWAN_RxDone+0x286>
    d996:	466b      	mov	r3, sp
    d998:	7e1b      	ldrb	r3, [r3, #24]
    d99a:	ae0e      	add	r6, sp, #56	; 0x38
    d99c:	ad09      	add	r5, sp, #36	; 0x24
    d99e:	7130      	strb	r0, [r6, #4]
    d9a0:	910e      	str	r1, [sp, #56]	; 0x38
    d9a2:	7028      	strb	r0, [r5, #0]
    d9a4:	706b      	strb	r3, [r5, #1]
    d9a6:	0031      	movs	r1, r6
    d9a8:	2002      	movs	r0, #2
    d9aa:	4b8a      	ldr	r3, [pc, #552]	; (dbd4 <LORAWAN_RxDone+0x3ac>)
    d9ac:	4798      	blx	r3
    d9ae:	2808      	cmp	r0, #8
    d9b0:	d13f      	bne.n	da32 <LORAWAN_RxDone+0x20a>
    d9b2:	0031      	movs	r1, r6
    d9b4:	0020      	movs	r0, r4
    d9b6:	4e88      	ldr	r6, [pc, #544]	; (dbd8 <LORAWAN_RxDone+0x3b0>)
    d9b8:	47b0      	blx	r6
    d9ba:	0029      	movs	r1, r5
    d9bc:	2012      	movs	r0, #18
    d9be:	ad0a      	add	r5, sp, #40	; 0x28
    d9c0:	47b0      	blx	r6
    d9c2:	0021      	movs	r1, r4
    d9c4:	002a      	movs	r2, r5
    d9c6:	4b81      	ldr	r3, [pc, #516]	; (dbcc <LORAWAN_RxDone+0x3a4>)
    d9c8:	2014      	movs	r0, #20
    d9ca:	4798      	blx	r3
    d9cc:	4c73      	ldr	r4, [pc, #460]	; (db9c <LORAWAN_RxDone+0x374>)
    d9ce:	782a      	ldrb	r2, [r5, #0]
    d9d0:	0023      	movs	r3, r4
    d9d2:	33be      	adds	r3, #190	; 0xbe
    d9d4:	701a      	strb	r2, [r3, #0]
    d9d6:	0023      	movs	r3, r4
    d9d8:	786a      	ldrb	r2, [r5, #1]
    d9da:	251a      	movs	r5, #26
    d9dc:	33bf      	adds	r3, #191	; 0xbf
    d9de:	701a      	strb	r2, [r3, #0]
    d9e0:	4b7e      	ldr	r3, [pc, #504]	; (dbdc <LORAWAN_RxDone+0x3b4>)
    d9e2:	4798      	blx	r3
    d9e4:	ab04      	add	r3, sp, #16
    d9e6:	18ed      	adds	r5, r5, r3
    d9e8:	2313      	movs	r3, #19
    d9ea:	a904      	add	r1, sp, #16
    d9ec:	185b      	adds	r3, r3, r1
    d9ee:	0019      	movs	r1, r3
    d9f0:	002a      	movs	r2, r5
    d9f2:	4b76      	ldr	r3, [pc, #472]	; (dbcc <LORAWAN_RxDone+0x3a4>)
    d9f4:	201e      	movs	r0, #30
    d9f6:	4798      	blx	r3
    d9f8:	0023      	movs	r3, r4
    d9fa:	33e4      	adds	r3, #228	; 0xe4
    d9fc:	781b      	ldrb	r3, [r3, #0]
    d9fe:	079b      	lsls	r3, r3, #30
    da00:	d507      	bpl.n	da12 <LORAWAN_RxDone+0x1ea>
    da02:	ab04      	add	r3, sp, #16
    da04:	7cdb      	ldrb	r3, [r3, #19]
    da06:	a90d      	add	r1, sp, #52	; 0x34
    da08:	708b      	strb	r3, [r1, #2]
    da0a:	882b      	ldrh	r3, [r5, #0]
    da0c:	201e      	movs	r0, #30
    da0e:	800b      	strh	r3, [r1, #0]
    da10:	47b0      	blx	r6
    da12:	2313      	movs	r3, #19
    da14:	aa04      	add	r2, sp, #16
    da16:	189b      	adds	r3, r3, r2
    da18:	7818      	ldrb	r0, [r3, #0]
    da1a:	2101      	movs	r1, #1
    da1c:	4b70      	ldr	r3, [pc, #448]	; (dbe0 <LORAWAN_RxDone+0x3b8>)
    da1e:	4798      	blx	r3
    da20:	2204      	movs	r2, #4
    da22:	3450      	adds	r4, #80	; 0x50
    da24:	7863      	ldrb	r3, [r4, #1]
    da26:	210b      	movs	r1, #11
    da28:	4313      	orrs	r3, r2
    da2a:	7063      	strb	r3, [r4, #1]
    da2c:	2001      	movs	r0, #1
    da2e:	4b64      	ldr	r3, [pc, #400]	; (dbc0 <LORAWAN_RxDone+0x398>)
    da30:	4798      	blx	r3
    da32:	9b04      	ldr	r3, [sp, #16]
    da34:	3301      	adds	r3, #1
    da36:	b2db      	uxtb	r3, r3
    da38:	9304      	str	r3, [sp, #16]
    da3a:	9b05      	ldr	r3, [sp, #20]
    da3c:	3303      	adds	r3, #3
    da3e:	9305      	str	r3, [sp, #20]
    da40:	9b04      	ldr	r3, [sp, #16]
    da42:	2b05      	cmp	r3, #5
    da44:	d191      	bne.n	d96a <LORAWAN_RxDone+0x142>
    da46:	2204      	movs	r2, #4
    da48:	4b54      	ldr	r3, [pc, #336]	; (db9c <LORAWAN_RxDone+0x374>)
    da4a:	2001      	movs	r0, #1
    da4c:	3350      	adds	r3, #80	; 0x50
    da4e:	7859      	ldrb	r1, [r3, #1]
    da50:	430a      	orrs	r2, r1
    da52:	705a      	strb	r2, [r3, #1]
    da54:	210b      	movs	r1, #11
    da56:	4b5a      	ldr	r3, [pc, #360]	; (dbc0 <LORAWAN_RxDone+0x398>)
    da58:	4798      	blx	r3
    da5a:	4c62      	ldr	r4, [pc, #392]	; (dbe4 <LORAWAN_RxDone+0x3bc>)
    da5c:	1c7e      	adds	r6, r7, #1
    da5e:	3704      	adds	r7, #4
    da60:	0031      	movs	r1, r6
    da62:	0020      	movs	r0, r4
    da64:	003a      	movs	r2, r7
    da66:	4b60      	ldr	r3, [pc, #384]	; (dbe8 <LORAWAN_RxDone+0x3c0>)
    da68:	4798      	blx	r3
    da6a:	2302      	movs	r3, #2
    da6c:	4a4b      	ldr	r2, [pc, #300]	; (db9c <LORAWAN_RxDone+0x374>)
    da6e:	4d4c      	ldr	r5, [pc, #304]	; (dba0 <LORAWAN_RxDone+0x378>)
    da70:	7553      	strb	r3, [r2, #21]
    da72:	0020      	movs	r0, r4
    da74:	0029      	movs	r1, r5
    da76:	4b50      	ldr	r3, [pc, #320]	; (dbb8 <LORAWAN_RxDone+0x390>)
    da78:	4798      	blx	r3
    da7a:	2105      	movs	r1, #5
    da7c:	4b50      	ldr	r3, [pc, #320]	; (dbc0 <LORAWAN_RxDone+0x398>)
    da7e:	2001      	movs	r0, #1
    da80:	4798      	blx	r3
    da82:	0031      	movs	r1, r6
    da84:	2601      	movs	r6, #1
    da86:	4c59      	ldr	r4, [pc, #356]	; (dbec <LORAWAN_RxDone+0x3c4>)
    da88:	003a      	movs	r2, r7
    da8a:	0020      	movs	r0, r4
    da8c:	4b56      	ldr	r3, [pc, #344]	; (dbe8 <LORAWAN_RxDone+0x3c0>)
    da8e:	4798      	blx	r3
    da90:	4b42      	ldr	r3, [pc, #264]	; (db9c <LORAWAN_RxDone+0x374>)
    da92:	0029      	movs	r1, r5
    da94:	715e      	strb	r6, [r3, #5]
    da96:	0020      	movs	r0, r4
    da98:	4b47      	ldr	r3, [pc, #284]	; (dbb8 <LORAWAN_RxDone+0x390>)
    da9a:	4798      	blx	r3
    da9c:	2104      	movs	r1, #4
    da9e:	4b48      	ldr	r3, [pc, #288]	; (dbc0 <LORAWAN_RxDone+0x398>)
    daa0:	0030      	movs	r0, r6
    daa2:	4798      	blx	r3
    daa4:	4b52      	ldr	r3, [pc, #328]	; (dbf0 <LORAWAN_RxDone+0x3c8>)
    daa6:	4798      	blx	r3
    daa8:	2008      	movs	r0, #8
    daaa:	b011      	add	sp, #68	; 0x44
    daac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    daae:	4b4c      	ldr	r3, [pc, #304]	; (dbe0 <LORAWAN_RxDone+0x3b8>)
    dab0:	4798      	blx	r3
    dab2:	e7be      	b.n	da32 <LORAWAN_RxDone+0x20a>
    dab4:	22bf      	movs	r2, #191	; 0xbf
    dab6:	3e60      	subs	r6, #96	; 0x60
    dab8:	4032      	ands	r2, r6
    daba:	d000      	beq.n	dabe <LORAWAN_RxDone+0x296>
    dabc:	e33a      	b.n	e134 <LORAWAN_RxDone+0x90c>
    dabe:	2601      	movs	r6, #1
    dac0:	4233      	tst	r3, r6
    dac2:	d100      	bne.n	dac6 <LORAWAN_RxDone+0x29e>
    dac4:	e336      	b.n	e134 <LORAWAN_RxDone+0x90c>
    dac6:	7928      	ldrb	r0, [r5, #4]
    dac8:	682b      	ldr	r3, [r5, #0]
    daca:	0600      	lsls	r0, r0, #24
    dacc:	0a1b      	lsrs	r3, r3, #8
    dace:	4318      	orrs	r0, r3
    dad0:	002b      	movs	r3, r5
    dad2:	33ac      	adds	r3, #172	; 0xac
    dad4:	701a      	strb	r2, [r3, #0]
    dad6:	9004      	str	r0, [sp, #16]
    dad8:	78b8      	ldrb	r0, [r7, #2]
    dada:	787b      	ldrb	r3, [r7, #1]
    dadc:	0200      	lsls	r0, r0, #8
    dade:	4318      	orrs	r0, r3
    dae0:	78fb      	ldrb	r3, [r7, #3]
    dae2:	041b      	lsls	r3, r3, #16
    dae4:	4318      	orrs	r0, r3
    dae6:	793b      	ldrb	r3, [r7, #4]
    dae8:	061b      	lsls	r3, r3, #24
    daea:	4303      	orrs	r3, r0
    daec:	9804      	ldr	r0, [sp, #16]
    daee:	4298      	cmp	r0, r3
    daf0:	d050      	beq.n	db94 <LORAWAN_RxDone+0x36c>
    daf2:	7a3a      	ldrb	r2, [r7, #8]
    daf4:	0949      	lsrs	r1, r1, #5
    daf6:	0038      	movs	r0, r7
    daf8:	4b3e      	ldr	r3, [pc, #248]	; (dbf4 <LORAWAN_RxDone+0x3cc>)
    dafa:	4798      	blx	r3
    dafc:	2808      	cmp	r0, #8
    dafe:	d000      	beq.n	db02 <LORAWAN_RxDone+0x2da>
    db00:	e6e3      	b.n	d8ca <LORAWAN_RxDone+0xa2>
    db02:	35f8      	adds	r5, #248	; 0xf8
    db04:	4a3c      	ldr	r2, [pc, #240]	; (dbf8 <LORAWAN_RxDone+0x3d0>)
    db06:	682b      	ldr	r3, [r5, #0]
    db08:	9204      	str	r2, [sp, #16]
    db0a:	9606      	str	r6, [sp, #24]
    db0c:	1f22      	subs	r2, r4, #4
    db0e:	9205      	str	r2, [sp, #20]
    db10:	466a      	mov	r2, sp
    db12:	79f9      	ldrb	r1, [r7, #7]
    db14:	79b8      	ldrb	r0, [r7, #6]
    db16:	0209      	lsls	r1, r1, #8
    db18:	7d12      	ldrb	r2, [r2, #20]
    db1a:	4301      	orrs	r1, r0
    db1c:	9300      	str	r3, [sp, #0]
    db1e:	2001      	movs	r0, #1
    db20:	2349      	movs	r3, #73	; 0x49
    db22:	4d36      	ldr	r5, [pc, #216]	; (dbfc <LORAWAN_RxDone+0x3d4>)
    db24:	47a8      	blx	r5
    db26:	4d21      	ldr	r5, [pc, #132]	; (dbac <LORAWAN_RxDone+0x384>)
    db28:	2210      	movs	r2, #16
    db2a:	491e      	ldr	r1, [pc, #120]	; (dba4 <LORAWAN_RxDone+0x37c>)
    db2c:	4834      	ldr	r0, [pc, #208]	; (dc00 <LORAWAN_RxDone+0x3d8>)
    db2e:	47a8      	blx	r5
    db30:	1f22      	subs	r2, r4, #4
    db32:	0039      	movs	r1, r7
    db34:	4833      	ldr	r0, [pc, #204]	; (dc04 <LORAWAN_RxDone+0x3dc>)
    db36:	47a8      	blx	r5
    db38:	0023      	movs	r3, r4
    db3a:	330c      	adds	r3, #12
    db3c:	b2db      	uxtb	r3, r3
    db3e:	4a30      	ldr	r2, [pc, #192]	; (dc00 <LORAWAN_RxDone+0x3d8>)
    db40:	4918      	ldr	r1, [pc, #96]	; (dba4 <LORAWAN_RxDone+0x37c>)
    db42:	9804      	ldr	r0, [sp, #16]
    db44:	4e18      	ldr	r6, [pc, #96]	; (dba8 <LORAWAN_RxDone+0x380>)
    db46:	47b0      	blx	r6
    db48:	2204      	movs	r2, #4
    db4a:	4916      	ldr	r1, [pc, #88]	; (dba4 <LORAWAN_RxDone+0x37c>)
    db4c:	a80b      	add	r0, sp, #44	; 0x2c
    db4e:	47a8      	blx	r5
    db50:	1f23      	subs	r3, r4, #4
    db52:	18f9      	adds	r1, r7, r3
    db54:	2204      	movs	r2, #4
    db56:	a80e      	add	r0, sp, #56	; 0x38
    db58:	47a8      	blx	r5
    db5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    db5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    db5e:	4293      	cmp	r3, r2
    db60:	d056      	beq.n	dc10 <LORAWAN_RxDone+0x3e8>
    db62:	4b14      	ldr	r3, [pc, #80]	; (dbb4 <LORAWAN_RxDone+0x38c>)
    db64:	4798      	blx	r3
    db66:	4928      	ldr	r1, [pc, #160]	; (dc08 <LORAWAN_RxDone+0x3e0>)
    db68:	784a      	ldrb	r2, [r1, #1]
    db6a:	780b      	ldrb	r3, [r1, #0]
    db6c:	0212      	lsls	r2, r2, #8
    db6e:	431a      	orrs	r2, r3
    db70:	788b      	ldrb	r3, [r1, #2]
    db72:	041b      	lsls	r3, r3, #16
    db74:	431a      	orrs	r2, r3
    db76:	78cb      	ldrb	r3, [r1, #3]
    db78:	061b      	lsls	r3, r3, #24
    db7a:	4313      	orrs	r3, r2
    db7c:	d100      	bne.n	db80 <LORAWAN_RxDone+0x358>
    db7e:	e6a6      	b.n	d8ce <LORAWAN_RxDone+0xa6>
    db80:	2120      	movs	r1, #32
    db82:	2018      	movs	r0, #24
    db84:	4b05      	ldr	r3, [pc, #20]	; (db9c <LORAWAN_RxDone+0x374>)
    db86:	3360      	adds	r3, #96	; 0x60
    db88:	781a      	ldrb	r2, [r3, #0]
    db8a:	438a      	bics	r2, r1
    db8c:	701a      	strb	r2, [r3, #0]
    db8e:	4b1f      	ldr	r3, [pc, #124]	; (dc0c <LORAWAN_RxDone+0x3e4>)
    db90:	4798      	blx	r3
    db92:	e69c      	b.n	d8ce <LORAWAN_RxDone+0xa6>
    db94:	4915      	ldr	r1, [pc, #84]	; (dbec <LORAWAN_RxDone+0x3c4>)
    db96:	9206      	str	r2, [sp, #24]
    db98:	9104      	str	r1, [sp, #16]
    db9a:	e7b7      	b.n	db0c <LORAWAN_RxDone+0x2e4>
    db9c:	20001a34 	.word	0x20001a34
    dba0:	20001a59 	.word	0x20001a59
    dba4:	20001088 	.word	0x20001088
    dba8:	0000e9c1 	.word	0x0000e9c1
    dbac:	00013dad 	.word	0x00013dad
    dbb0:	0000b95d 	.word	0x0000b95d
    dbb4:	0000d355 	.word	0x0000d355
    dbb8:	0000e981 	.word	0x0000e981
    dbbc:	000091c1 	.word	0x000091c1
    dbc0:	00007ff9 	.word	0x00007ff9
    dbc4:	0000b0c5 	.word	0x0000b0c5
    dbc8:	0000b829 	.word	0x0000b829
    dbcc:	00007d05 	.word	0x00007d05
    dbd0:	20001ae7 	.word	0x20001ae7
    dbd4:	00007d21 	.word	0x00007d21
    dbd8:	00007d3d 	.word	0x00007d3d
    dbdc:	0000d3c9 	.word	0x0000d3c9
    dbe0:	0000d7d9 	.word	0x0000d7d9
    dbe4:	20001a49 	.word	0x20001a49
    dbe8:	0000b361 	.word	0x0000b361
    dbec:	20001a39 	.word	0x20001a39
    dbf0:	0000b2c1 	.word	0x0000b2c1
    dbf4:	0000edad 	.word	0x0000edad
    dbf8:	20001b30 	.word	0x20001b30
    dbfc:	0000b39d 	.word	0x0000b39d
    dc00:	20001c7c 	.word	0x20001c7c
    dc04:	20001c8c 	.word	0x20001c8c
    dc08:	20001c74 	.word	0x20001c74
    dc0c:	0000c6cd 	.word	0x0000c6cd
    dc10:	9b06      	ldr	r3, [sp, #24]
    dc12:	2b00      	cmp	r3, #0
    dc14:	d006      	beq.n	dc24 <LORAWAN_RxDone+0x3fc>
    dc16:	003a      	movs	r2, r7
    dc18:	0021      	movs	r1, r4
    dc1a:	0038      	movs	r0, r7
    dc1c:	4bd4      	ldr	r3, [pc, #848]	; (df70 <LORAWAN_RxDone+0x748>)
    dc1e:	4798      	blx	r3
    dc20:	2001      	movs	r0, #1
    dc22:	e742      	b.n	daaa <LORAWAN_RxDone+0x282>
    dc24:	4ed3      	ldr	r6, [pc, #844]	; (df74 <LORAWAN_RxDone+0x74c>)
    dc26:	79fb      	ldrb	r3, [r7, #7]
    dc28:	0031      	movs	r1, r6
    dc2a:	79ba      	ldrb	r2, [r7, #6]
    dc2c:	021b      	lsls	r3, r3, #8
    dc2e:	3158      	adds	r1, #88	; 0x58
    dc30:	4313      	orrs	r3, r2
    dc32:	880a      	ldrh	r2, [r1, #0]
    dc34:	4293      	cmp	r3, r2
    dc36:	d357      	bcc.n	dce8 <LORAWAN_RxDone+0x4c0>
    dc38:	0030      	movs	r0, r6
    dc3a:	30a4      	adds	r0, #164	; 0xa4
    dc3c:	8800      	ldrh	r0, [r0, #0]
    dc3e:	1a9a      	subs	r2, r3, r2
    dc40:	4dcd      	ldr	r5, [pc, #820]	; (df78 <LORAWAN_RxDone+0x750>)
    dc42:	4282      	cmp	r2, r0
    dc44:	dd3d      	ble.n	dcc2 <LORAWAN_RxDone+0x49a>
    dc46:	0032      	movs	r2, r6
    dc48:	2101      	movs	r1, #1
    dc4a:	3260      	adds	r2, #96	; 0x60
    dc4c:	7813      	ldrb	r3, [r2, #0]
    dc4e:	438b      	bics	r3, r1
    dc50:	7013      	strb	r3, [r2, #0]
    dc52:	0033      	movs	r3, r6
    dc54:	33c8      	adds	r3, #200	; 0xc8
    dc56:	781b      	ldrb	r3, [r3, #0]
    dc58:	428b      	cmp	r3, r1
    dc5a:	d10f      	bne.n	dc7c <LORAWAN_RxDone+0x454>
    dc5c:	0032      	movs	r2, r6
    dc5e:	0034      	movs	r4, r6
    dc60:	3250      	adds	r2, #80	; 0x50
    dc62:	7813      	ldrb	r3, [r2, #0]
    dc64:	310d      	adds	r1, #13
    dc66:	438b      	bics	r3, r1
    dc68:	7013      	strb	r3, [r2, #0]
    dc6a:	34b9      	adds	r4, #185	; 0xb9
    dc6c:	7820      	ldrb	r0, [r4, #0]
    dc6e:	4bc3      	ldr	r3, [pc, #780]	; (df7c <LORAWAN_RxDone+0x754>)
    dc70:	4798      	blx	r3
    dc72:	2800      	cmp	r0, #0
    dc74:	d002      	beq.n	dc7c <LORAWAN_RxDone+0x454>
    dc76:	7820      	ldrb	r0, [r4, #0]
    dc78:	4bc1      	ldr	r3, [pc, #772]	; (df80 <LORAWAN_RxDone+0x758>)
    dc7a:	4798      	blx	r3
    dc7c:	49c1      	ldr	r1, [pc, #772]	; (df84 <LORAWAN_RxDone+0x75c>)
    dc7e:	784a      	ldrb	r2, [r1, #1]
    dc80:	780b      	ldrb	r3, [r1, #0]
    dc82:	0212      	lsls	r2, r2, #8
    dc84:	431a      	orrs	r2, r3
    dc86:	788b      	ldrb	r3, [r1, #2]
    dc88:	041b      	lsls	r3, r3, #16
    dc8a:	431a      	orrs	r2, r3
    dc8c:	78cb      	ldrb	r3, [r1, #3]
    dc8e:	061b      	lsls	r3, r3, #24
    dc90:	4313      	orrs	r3, r2
    dc92:	d008      	beq.n	dca6 <LORAWAN_RxDone+0x47e>
    dc94:	0032      	movs	r2, r6
    dc96:	2120      	movs	r1, #32
    dc98:	3260      	adds	r2, #96	; 0x60
    dc9a:	7813      	ldrb	r3, [r2, #0]
    dc9c:	2017      	movs	r0, #23
    dc9e:	438b      	bics	r3, r1
    dca0:	7013      	strb	r3, [r2, #0]
    dca2:	4bb9      	ldr	r3, [pc, #740]	; (df88 <LORAWAN_RxDone+0x760>)
    dca4:	4798      	blx	r3
    dca6:	2401      	movs	r4, #1
    dca8:	3650      	adds	r6, #80	; 0x50
    dcaa:	7873      	ldrb	r3, [r6, #1]
    dcac:	43a3      	bics	r3, r4
    dcae:	7073      	strb	r3, [r6, #1]
    dcb0:	78b3      	ldrb	r3, [r6, #2]
    dcb2:	4323      	orrs	r3, r4
    dcb4:	70b3      	strb	r3, [r6, #2]
    dcb6:	4bb5      	ldr	r3, [pc, #724]	; (df8c <LORAWAN_RxDone+0x764>)
    dcb8:	4798      	blx	r3
    dcba:	210b      	movs	r1, #11
    dcbc:	0020      	movs	r0, r4
    dcbe:	47a8      	blx	r5
    dcc0:	e7ae      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    dcc2:	800b      	strh	r3, [r1, #0]
    dcc4:	2001      	movs	r0, #1
    dcc6:	210a      	movs	r1, #10
    dcc8:	47a8      	blx	r5
    dcca:	6db3      	ldr	r3, [r6, #88]	; 0x58
    dccc:	3301      	adds	r3, #1
    dcce:	d14a      	bne.n	dd66 <LORAWAN_RxDone+0x53e>
    dcd0:	2401      	movs	r4, #1
    dcd2:	3650      	adds	r6, #80	; 0x50
    dcd4:	78b3      	ldrb	r3, [r6, #2]
    dcd6:	4323      	orrs	r3, r4
    dcd8:	70b3      	strb	r3, [r6, #2]
    dcda:	4bac      	ldr	r3, [pc, #688]	; (df8c <LORAWAN_RxDone+0x764>)
    dcdc:	4798      	blx	r3
    dcde:	210b      	movs	r1, #11
    dce0:	0020      	movs	r0, r4
    dce2:	4ba5      	ldr	r3, [pc, #660]	; (df78 <LORAWAN_RxDone+0x750>)
    dce4:	4798      	blx	r3
    dce6:	e79b      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    dce8:	2b00      	cmp	r3, #0
    dcea:	d10f      	bne.n	dd0c <LORAWAN_RxDone+0x4e4>
    dcec:	4ba8      	ldr	r3, [pc, #672]	; (df90 <LORAWAN_RxDone+0x768>)
    dcee:	429a      	cmp	r2, r3
    dcf0:	d10c      	bne.n	dd0c <LORAWAN_RxDone+0x4e4>
    dcf2:	466b      	mov	r3, sp
    dcf4:	0032      	movs	r2, r6
    dcf6:	8b1b      	ldrh	r3, [r3, #24]
    dcf8:	325a      	adds	r2, #90	; 0x5a
    dcfa:	800b      	strh	r3, [r1, #0]
    dcfc:	8813      	ldrh	r3, [r2, #0]
    dcfe:	210a      	movs	r1, #10
    dd00:	3301      	adds	r3, #1
    dd02:	8013      	strh	r3, [r2, #0]
    dd04:	2001      	movs	r0, #1
    dd06:	4b9c      	ldr	r3, [pc, #624]	; (df78 <LORAWAN_RxDone+0x750>)
    dd08:	4798      	blx	r3
    dd0a:	e7de      	b.n	dcca <LORAWAN_RxDone+0x4a2>
    dd0c:	0033      	movs	r3, r6
    dd0e:	33c8      	adds	r3, #200	; 0xc8
    dd10:	781b      	ldrb	r3, [r3, #0]
    dd12:	2b01      	cmp	r3, #1
    dd14:	d10f      	bne.n	dd36 <LORAWAN_RxDone+0x50e>
    dd16:	0032      	movs	r2, r6
    dd18:	210e      	movs	r1, #14
    dd1a:	0034      	movs	r4, r6
    dd1c:	3250      	adds	r2, #80	; 0x50
    dd1e:	7813      	ldrb	r3, [r2, #0]
    dd20:	34b9      	adds	r4, #185	; 0xb9
    dd22:	438b      	bics	r3, r1
    dd24:	7013      	strb	r3, [r2, #0]
    dd26:	7820      	ldrb	r0, [r4, #0]
    dd28:	4b94      	ldr	r3, [pc, #592]	; (df7c <LORAWAN_RxDone+0x754>)
    dd2a:	4798      	blx	r3
    dd2c:	2800      	cmp	r0, #0
    dd2e:	d002      	beq.n	dd36 <LORAWAN_RxDone+0x50e>
    dd30:	7820      	ldrb	r0, [r4, #0]
    dd32:	4b93      	ldr	r3, [pc, #588]	; (df80 <LORAWAN_RxDone+0x758>)
    dd34:	4798      	blx	r3
    dd36:	4b95      	ldr	r3, [pc, #596]	; (df8c <LORAWAN_RxDone+0x764>)
    dd38:	4798      	blx	r3
    dd3a:	4992      	ldr	r1, [pc, #584]	; (df84 <LORAWAN_RxDone+0x75c>)
    dd3c:	784a      	ldrb	r2, [r1, #1]
    dd3e:	780b      	ldrb	r3, [r1, #0]
    dd40:	0212      	lsls	r2, r2, #8
    dd42:	431a      	orrs	r2, r3
    dd44:	788b      	ldrb	r3, [r1, #2]
    dd46:	041b      	lsls	r3, r3, #16
    dd48:	431a      	orrs	r2, r3
    dd4a:	78cb      	ldrb	r3, [r1, #3]
    dd4c:	061b      	lsls	r3, r3, #24
    dd4e:	4313      	orrs	r3, r2
    dd50:	d100      	bne.n	dd54 <LORAWAN_RxDone+0x52c>
    dd52:	e765      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    dd54:	2220      	movs	r2, #32
    dd56:	3660      	adds	r6, #96	; 0x60
    dd58:	7833      	ldrb	r3, [r6, #0]
    dd5a:	2017      	movs	r0, #23
    dd5c:	4393      	bics	r3, r2
    dd5e:	7033      	strb	r3, [r6, #0]
    dd60:	4b89      	ldr	r3, [pc, #548]	; (df88 <LORAWAN_RxDone+0x760>)
    dd62:	4798      	blx	r3
    dd64:	e75c      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    dd66:	0033      	movs	r3, r6
    dd68:	2200      	movs	r2, #0
    dd6a:	33af      	adds	r3, #175	; 0xaf
    dd6c:	701a      	strb	r2, [r3, #0]
    dd6e:	797b      	ldrb	r3, [r7, #5]
    dd70:	2b7f      	cmp	r3, #127	; 0x7f
    dd72:	d909      	bls.n	dd88 <LORAWAN_RxDone+0x560>
    dd74:	0032      	movs	r2, r6
    dd76:	2320      	movs	r3, #32
    dd78:	3250      	adds	r2, #80	; 0x50
    dd7a:	7811      	ldrb	r1, [r2, #0]
    dd7c:	2001      	movs	r0, #1
    dd7e:	430b      	orrs	r3, r1
    dd80:	7013      	strb	r3, [r2, #0]
    dd82:	210b      	movs	r1, #11
    dd84:	4b7c      	ldr	r3, [pc, #496]	; (df78 <LORAWAN_RxDone+0x750>)
    dd86:	4798      	blx	r3
    dd88:	797b      	ldrb	r3, [r7, #5]
    dd8a:	06db      	lsls	r3, r3, #27
    dd8c:	d505      	bpl.n	dd9a <LORAWAN_RxDone+0x572>
    dd8e:	0032      	movs	r2, r6
    dd90:	2308      	movs	r3, #8
    dd92:	3260      	adds	r2, #96	; 0x60
    dd94:	7811      	ldrb	r1, [r2, #0]
    dd96:	430b      	orrs	r3, r1
    dd98:	7013      	strb	r3, [r2, #0]
    dd9a:	797b      	ldrb	r3, [r7, #5]
    dd9c:	065b      	lsls	r3, r3, #25
    dd9e:	d505      	bpl.n	ddac <LORAWAN_RxDone+0x584>
    dda0:	0032      	movs	r2, r6
    dda2:	2310      	movs	r3, #16
    dda4:	3260      	adds	r2, #96	; 0x60
    dda6:	7811      	ldrb	r1, [r2, #0]
    dda8:	430b      	orrs	r3, r1
    ddaa:	7013      	strb	r3, [r2, #0]
    ddac:	221f      	movs	r2, #31
    ddae:	783b      	ldrb	r3, [r7, #0]
    ddb0:	4393      	bics	r3, r2
    ddb2:	2ba0      	cmp	r3, #160	; 0xa0
    ddb4:	d105      	bne.n	ddc2 <LORAWAN_RxDone+0x59a>
    ddb6:	0032      	movs	r2, r6
    ddb8:	3260      	adds	r2, #96	; 0x60
    ddba:	7811      	ldrb	r1, [r2, #0]
    ddbc:	3b9e      	subs	r3, #158	; 0x9e
    ddbe:	430b      	orrs	r3, r1
    ddc0:	7013      	strb	r3, [r2, #0]
    ddc2:	003d      	movs	r5, r7
    ddc4:	7979      	ldrb	r1, [r7, #5]
    ddc6:	3508      	adds	r5, #8
    ddc8:	070b      	lsls	r3, r1, #28
    ddca:	d007      	beq.n	dddc <LORAWAN_RxDone+0x5b4>
    ddcc:	0709      	lsls	r1, r1, #28
    ddce:	0028      	movs	r0, r5
    ddd0:	4b70      	ldr	r3, [pc, #448]	; (df94 <LORAWAN_RxDone+0x76c>)
    ddd2:	0f09      	lsrs	r1, r1, #28
    ddd4:	4798      	blx	r3
    ddd6:	2301      	movs	r3, #1
    ddd8:	0005      	movs	r5, r0
    ddda:	9306      	str	r3, [sp, #24]
    dddc:	7978      	ldrb	r0, [r7, #5]
    ddde:	0703      	lsls	r3, r0, #28
    dde0:	0f1b      	lsrs	r3, r3, #28
    dde2:	001a      	movs	r2, r3
    dde4:	320c      	adds	r2, #12
    dde6:	4294      	cmp	r4, r2
    dde8:	d100      	bne.n	ddec <LORAWAN_RxDone+0x5c4>
    ddea:	e0b8      	b.n	df5e <LORAWAN_RxDone+0x736>
    ddec:	1c6a      	adds	r2, r5, #1
    ddee:	1ae4      	subs	r4, r4, r3
    ddf0:	9207      	str	r2, [sp, #28]
    ddf2:	782a      	ldrb	r2, [r5, #0]
    ddf4:	b2e4      	uxtb	r4, r4
    ddf6:	9204      	str	r2, [sp, #16]
    ddf8:	0022      	movs	r2, r4
    ddfa:	9904      	ldr	r1, [sp, #16]
    ddfc:	3a0c      	subs	r2, #12
    ddfe:	b2d2      	uxtb	r2, r2
    de00:	9205      	str	r2, [sp, #20]
    de02:	3319      	adds	r3, #25
    de04:	4a5b      	ldr	r2, [pc, #364]	; (df74 <LORAWAN_RxDone+0x74c>)
    de06:	2900      	cmp	r1, #0
    de08:	d100      	bne.n	de0c <LORAWAN_RxDone+0x5e4>
    de0a:	e07f      	b.n	df0c <LORAWAN_RxDone+0x6e4>
    de0c:	6810      	ldr	r0, [r2, #0]
    de0e:	3c0d      	subs	r4, #13
    de10:	b2e1      	uxtb	r1, r4
    de12:	0a04      	lsrs	r4, r0, #8
    de14:	7910      	ldrb	r0, [r2, #4]
    de16:	9301      	str	r3, [sp, #4]
    de18:	0600      	lsls	r0, r0, #24
    de1a:	4320      	orrs	r0, r4
    de1c:	9003      	str	r0, [sp, #12]
    de1e:	4b5e      	ldr	r3, [pc, #376]	; (df98 <LORAWAN_RxDone+0x770>)
    de20:	485e      	ldr	r0, [pc, #376]	; (df9c <LORAWAN_RxDone+0x774>)
    de22:	9300      	str	r3, [sp, #0]
    de24:	9002      	str	r0, [sp, #8]
    de26:	6d93      	ldr	r3, [r2, #88]	; 0x58
    de28:	2201      	movs	r2, #1
    de2a:	4c5d      	ldr	r4, [pc, #372]	; (dfa0 <LORAWAN_RxDone+0x778>)
    de2c:	18a8      	adds	r0, r5, r2
    de2e:	47a0      	blx	r4
    de30:	4c50      	ldr	r4, [pc, #320]	; (df74 <LORAWAN_RxDone+0x74c>)
    de32:	2300      	movs	r3, #0
    de34:	0022      	movs	r2, r4
    de36:	3296      	adds	r2, #150	; 0x96
    de38:	8013      	strh	r3, [r2, #0]
    de3a:	0022      	movs	r2, r4
    de3c:	32c1      	adds	r2, #193	; 0xc1
    de3e:	7013      	strb	r3, [r2, #0]
    de40:	0022      	movs	r2, r4
    de42:	2110      	movs	r1, #16
    de44:	3260      	adds	r2, #96	; 0x60
    de46:	7813      	ldrb	r3, [r2, #0]
    de48:	438b      	bics	r3, r1
    de4a:	7013      	strb	r3, [r2, #0]
    de4c:	0023      	movs	r3, r4
    de4e:	2201      	movs	r2, #1
    de50:	3350      	adds	r3, #80	; 0x50
    de52:	7859      	ldrb	r1, [r3, #1]
    de54:	430a      	orrs	r2, r1
    de56:	705a      	strb	r2, [r3, #1]
    de58:	220e      	movs	r2, #14
    de5a:	781b      	ldrb	r3, [r3, #0]
    de5c:	4013      	ands	r3, r2
    de5e:	2b06      	cmp	r3, #6
    de60:	d109      	bne.n	de76 <LORAWAN_RxDone+0x64e>
    de62:	0023      	movs	r3, r4
    de64:	33c8      	adds	r3, #200	; 0xc8
    de66:	781b      	ldrb	r3, [r3, #0]
    de68:	2b01      	cmp	r3, #1
    de6a:	d104      	bne.n	de76 <LORAWAN_RxDone+0x64e>
    de6c:	0023      	movs	r3, r4
    de6e:	33b9      	adds	r3, #185	; 0xb9
    de70:	7818      	ldrb	r0, [r3, #0]
    de72:	4b43      	ldr	r3, [pc, #268]	; (df80 <LORAWAN_RxDone+0x758>)
    de74:	4798      	blx	r3
    de76:	0026      	movs	r6, r4
    de78:	2201      	movs	r2, #1
    de7a:	3660      	adds	r6, #96	; 0x60
    de7c:	7833      	ldrb	r3, [r6, #0]
    de7e:	4213      	tst	r3, r2
    de80:	d100      	bne.n	de84 <LORAWAN_RxDone+0x65c>
    de82:	e0d7      	b.n	e034 <LORAWAN_RxDone+0x80c>
    de84:	797b      	ldrb	r3, [r7, #5]
    de86:	321f      	adds	r2, #31
    de88:	4213      	tst	r3, r2
    de8a:	d100      	bne.n	de8e <LORAWAN_RxDone+0x666>
    de8c:	e0b8      	b.n	e000 <LORAWAN_RxDone+0x7d8>
    de8e:	4b45      	ldr	r3, [pc, #276]	; (dfa4 <LORAWAN_RxDone+0x77c>)
    de90:	4798      	blx	r3
    de92:	0023      	movs	r3, r4
    de94:	2101      	movs	r1, #1
    de96:	3350      	adds	r3, #80	; 0x50
    de98:	785a      	ldrb	r2, [r3, #1]
    de9a:	438a      	bics	r2, r1
    de9c:	705a      	strb	r2, [r3, #1]
    de9e:	9a04      	ldr	r2, [sp, #16]
    dea0:	2a00      	cmp	r2, #0
    dea2:	d100      	bne.n	dea6 <LORAWAN_RxDone+0x67e>
    dea4:	e08c      	b.n	dfc0 <LORAWAN_RxDone+0x798>
    dea6:	9a05      	ldr	r2, [sp, #20]
    dea8:	0029      	movs	r1, r5
    deaa:	0038      	movs	r0, r7
    deac:	4b3e      	ldr	r3, [pc, #248]	; (dfa8 <LORAWAN_RxDone+0x780>)
    deae:	4798      	blx	r3
    deb0:	4b3e      	ldr	r3, [pc, #248]	; (dfac <LORAWAN_RxDone+0x784>)
    deb2:	4d30      	ldr	r5, [pc, #192]	; (df74 <LORAWAN_RxDone+0x74c>)
    deb4:	781b      	ldrb	r3, [r3, #0]
    deb6:	06db      	lsls	r3, r3, #27
    deb8:	d400      	bmi.n	debc <LORAWAN_RxDone+0x694>
    deba:	e132      	b.n	e122 <LORAWAN_RxDone+0x8fa>
    debc:	2220      	movs	r2, #32
    debe:	4b3c      	ldr	r3, [pc, #240]	; (dfb0 <LORAWAN_RxDone+0x788>)
    dec0:	781b      	ldrb	r3, [r3, #0]
    dec2:	401a      	ands	r2, r3
    dec4:	9204      	str	r2, [sp, #16]
    dec6:	d000      	beq.n	deca <LORAWAN_RxDone+0x6a2>
    dec8:	e12b      	b.n	e122 <LORAWAN_RxDone+0x8fa>
    deca:	320a      	adds	r2, #10
    decc:	4213      	tst	r3, r2
    dece:	d100      	bne.n	ded2 <LORAWAN_RxDone+0x6aa>
    ded0:	e127      	b.n	e122 <LORAWAN_RxDone+0x8fa>
    ded2:	002b      	movs	r3, r5
    ded4:	33c0      	adds	r3, #192	; 0xc0
    ded6:	781b      	ldrb	r3, [r3, #0]
    ded8:	a90d      	add	r1, sp, #52	; 0x34
    deda:	704b      	strb	r3, [r1, #1]
    dedc:	002e      	movs	r6, r5
    dede:	2301      	movs	r3, #1
    dee0:	36b3      	adds	r6, #179	; 0xb3
    dee2:	700b      	strb	r3, [r1, #0]
    dee4:	7833      	ldrb	r3, [r6, #0]
    dee6:	aa0c      	add	r2, sp, #48	; 0x30
    dee8:	202e      	movs	r0, #46	; 0x2e
    deea:	4f32      	ldr	r7, [pc, #200]	; (dfb4 <LORAWAN_RxDone+0x78c>)
    deec:	708b      	strb	r3, [r1, #2]
    deee:	47b8      	blx	r7
    def0:	9005      	str	r0, [sp, #20]
    def2:	2808      	cmp	r0, #8
    def4:	d000      	beq.n	def8 <LORAWAN_RxDone+0x6d0>
    def6:	e0cb      	b.n	e090 <LORAWAN_RxDone+0x868>
    def8:	4b2f      	ldr	r3, [pc, #188]	; (dfb8 <LORAWAN_RxDone+0x790>)
    defa:	9804      	ldr	r0, [sp, #16]
    defc:	4798      	blx	r3
    defe:	4b2c      	ldr	r3, [pc, #176]	; (dfb0 <LORAWAN_RxDone+0x788>)
    df00:	9a05      	ldr	r2, [sp, #20]
    df02:	781b      	ldrb	r3, [r3, #0]
    df04:	4393      	bics	r3, r2
    df06:	4a2a      	ldr	r2, [pc, #168]	; (dfb0 <LORAWAN_RxDone+0x788>)
    df08:	7013      	strb	r3, [r2, #0]
    df0a:	e689      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    df0c:	9905      	ldr	r1, [sp, #20]
    df0e:	2900      	cmp	r1, #0
    df10:	d029      	beq.n	df66 <LORAWAN_RxDone+0x73e>
    df12:	0701      	lsls	r1, r0, #28
    df14:	d11c      	bne.n	df50 <LORAWAN_RxDone+0x728>
    df16:	6811      	ldr	r1, [r2, #0]
    df18:	3c0d      	subs	r4, #13
    df1a:	0a08      	lsrs	r0, r1, #8
    df1c:	7911      	ldrb	r1, [r2, #4]
    df1e:	9301      	str	r3, [sp, #4]
    df20:	0609      	lsls	r1, r1, #24
    df22:	4301      	orrs	r1, r0
    df24:	9103      	str	r1, [sp, #12]
    df26:	4b25      	ldr	r3, [pc, #148]	; (dfbc <LORAWAN_RxDone+0x794>)
    df28:	491c      	ldr	r1, [pc, #112]	; (df9c <LORAWAN_RxDone+0x774>)
    df2a:	b2e4      	uxtb	r4, r4
    df2c:	9102      	str	r1, [sp, #8]
    df2e:	9300      	str	r3, [sp, #0]
    df30:	6d93      	ldr	r3, [r2, #88]	; 0x58
    df32:	0021      	movs	r1, r4
    df34:	2201      	movs	r2, #1
    df36:	9807      	ldr	r0, [sp, #28]
    df38:	4d19      	ldr	r5, [pc, #100]	; (dfa0 <LORAWAN_RxDone+0x778>)
    df3a:	47a8      	blx	r5
    df3c:	4b15      	ldr	r3, [pc, #84]	; (df94 <LORAWAN_RxDone+0x76c>)
    df3e:	0021      	movs	r1, r4
    df40:	9807      	ldr	r0, [sp, #28]
    df42:	4798      	blx	r3
    df44:	9b04      	ldr	r3, [sp, #16]
    df46:	9d04      	ldr	r5, [sp, #16]
    df48:	9305      	str	r3, [sp, #20]
    df4a:	2301      	movs	r3, #1
    df4c:	9306      	str	r3, [sp, #24]
    df4e:	e76f      	b.n	de30 <LORAWAN_RxDone+0x608>
    df50:	466b      	mov	r3, sp
    df52:	7c1b      	ldrb	r3, [r3, #16]
    df54:	36ac      	adds	r6, #172	; 0xac
    df56:	7033      	strb	r3, [r6, #0]
    df58:	4b0c      	ldr	r3, [pc, #48]	; (df8c <LORAWAN_RxDone+0x764>)
    df5a:	4798      	blx	r3
    df5c:	e660      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    df5e:	2500      	movs	r5, #0
    df60:	9504      	str	r5, [sp, #16]
    df62:	9505      	str	r5, [sp, #20]
    df64:	e764      	b.n	de30 <LORAWAN_RxDone+0x608>
    df66:	9b05      	ldr	r3, [sp, #20]
    df68:	9304      	str	r3, [sp, #16]
    df6a:	001d      	movs	r5, r3
    df6c:	e760      	b.n	de30 <LORAWAN_RxDone+0x608>
    df6e:	46c0      	nop			; (mov r8, r8)
    df70:	0000ee01 	.word	0x0000ee01
    df74:	20001a34 	.word	0x20001a34
    df78:	00007ff9 	.word	0x00007ff9
    df7c:	00009055 	.word	0x00009055
    df80:	000091c1 	.word	0x000091c1
    df84:	20001c74 	.word	0x20001c74
    df88:	0000c6cd 	.word	0x0000c6cd
    df8c:	0000d355 	.word	0x0000d355
    df90:	0000ffff 	.word	0x0000ffff
    df94:	0000d575 	.word	0x0000d575
    df98:	20001a49 	.word	0x20001a49
    df9c:	20001c7c 	.word	0x20001c7c
    dfa0:	0000c32d 	.word	0x0000c32d
    dfa4:	0000b909 	.word	0x0000b909
    dfa8:	0000c789 	.word	0x0000c789
    dfac:	20001a84 	.word	0x20001a84
    dfb0:	20001a94 	.word	0x20001a94
    dfb4:	00007d05 	.word	0x00007d05
    dfb8:	0000b63d 	.word	0x0000b63d
    dfbc:	20001a39 	.word	0x20001a39
    dfc0:	2120      	movs	r1, #32
    dfc2:	7832      	ldrb	r2, [r6, #0]
    dfc4:	438a      	bics	r2, r1
    dfc6:	7032      	strb	r2, [r6, #0]
    dfc8:	0022      	movs	r2, r4
    dfca:	32c8      	adds	r2, #200	; 0xc8
    dfcc:	7812      	ldrb	r2, [r2, #0]
    dfce:	2a01      	cmp	r2, #1
    dfd0:	d10e      	bne.n	dff0 <LORAWAN_RxDone+0x7c8>
    dfd2:	781a      	ldrb	r2, [r3, #0]
    dfd4:	3912      	subs	r1, #18
    dfd6:	438a      	bics	r2, r1
    dfd8:	701a      	strb	r2, [r3, #0]
    dfda:	2390      	movs	r3, #144	; 0x90
    dfdc:	4a6f      	ldr	r2, [pc, #444]	; (e19c <LORAWAN_RxDone+0x974>)
    dfde:	005b      	lsls	r3, r3, #1
    dfe0:	5cd3      	ldrb	r3, [r2, r3]
    dfe2:	2b00      	cmp	r3, #0
    dfe4:	d000      	beq.n	dfe8 <LORAWAN_RxDone+0x7c0>
    dfe6:	e763      	b.n	deb0 <LORAWAN_RxDone+0x688>
    dfe8:	2008      	movs	r0, #8
    dfea:	4b6d      	ldr	r3, [pc, #436]	; (e1a0 <LORAWAN_RxDone+0x978>)
    dfec:	4798      	blx	r3
    dfee:	e75f      	b.n	deb0 <LORAWAN_RxDone+0x688>
    dff0:	2a04      	cmp	r2, #4
    dff2:	d1f2      	bne.n	dfda <LORAWAN_RxDone+0x7b2>
    dff4:	0023      	movs	r3, r4
    dff6:	33bc      	adds	r3, #188	; 0xbc
    dff8:	7818      	ldrb	r0, [r3, #0]
    dffa:	4b6a      	ldr	r3, [pc, #424]	; (e1a4 <LORAWAN_RxDone+0x97c>)
    dffc:	4798      	blx	r3
    dffe:	e7ec      	b.n	dfda <LORAWAN_RxDone+0x7b2>
    e000:	9b06      	ldr	r3, [sp, #24]
    e002:	2b00      	cmp	r3, #0
    e004:	d013      	beq.n	e02e <LORAWAN_RxDone+0x806>
    e006:	0023      	movs	r3, r4
    e008:	33c8      	adds	r3, #200	; 0xc8
    e00a:	781d      	ldrb	r5, [r3, #0]
    e00c:	2d01      	cmp	r5, #1
    e00e:	d10e      	bne.n	e02e <LORAWAN_RxDone+0x806>
    e010:	4b65      	ldr	r3, [pc, #404]	; (e1a8 <LORAWAN_RxDone+0x980>)
    e012:	4798      	blx	r3
    e014:	0022      	movs	r2, r4
    e016:	3250      	adds	r2, #80	; 0x50
    e018:	7853      	ldrb	r3, [r2, #1]
    e01a:	43ab      	bics	r3, r5
    e01c:	7053      	strb	r3, [r2, #1]
    e01e:	2220      	movs	r2, #32
    e020:	7833      	ldrb	r3, [r6, #0]
    e022:	4393      	bics	r3, r2
    e024:	7033      	strb	r3, [r6, #0]
    e026:	2390      	movs	r3, #144	; 0x90
    e028:	005b      	lsls	r3, r3, #1
    e02a:	5ce3      	ldrb	r3, [r4, r3]
    e02c:	e7d9      	b.n	dfe2 <LORAWAN_RxDone+0x7ba>
    e02e:	4b5f      	ldr	r3, [pc, #380]	; (e1ac <LORAWAN_RxDone+0x984>)
    e030:	4798      	blx	r3
    e032:	e73d      	b.n	deb0 <LORAWAN_RxDone+0x688>
    e034:	9a04      	ldr	r2, [sp, #16]
    e036:	2a00      	cmp	r2, #0
    e038:	d00b      	beq.n	e052 <LORAWAN_RxDone+0x82a>
    e03a:	9a05      	ldr	r2, [sp, #20]
    e03c:	0029      	movs	r1, r5
    e03e:	0038      	movs	r0, r7
    e040:	4b5b      	ldr	r3, [pc, #364]	; (e1b0 <LORAWAN_RxDone+0x988>)
    e042:	4798      	blx	r3
    e044:	0022      	movs	r2, r4
    e046:	2101      	movs	r1, #1
    e048:	3250      	adds	r2, #80	; 0x50
    e04a:	7853      	ldrb	r3, [r2, #1]
    e04c:	438b      	bics	r3, r1
    e04e:	7053      	strb	r3, [r2, #1]
    e050:	e72e      	b.n	deb0 <LORAWAN_RxDone+0x688>
    e052:	2220      	movs	r2, #32
    e054:	4393      	bics	r3, r2
    e056:	7033      	strb	r3, [r6, #0]
    e058:	0023      	movs	r3, r4
    e05a:	33c8      	adds	r3, #200	; 0xc8
    e05c:	781b      	ldrb	r3, [r3, #0]
    e05e:	2b01      	cmp	r3, #1
    e060:	d10e      	bne.n	e080 <LORAWAN_RxDone+0x858>
    e062:	0022      	movs	r2, r4
    e064:	210e      	movs	r1, #14
    e066:	3250      	adds	r2, #80	; 0x50
    e068:	7813      	ldrb	r3, [r2, #0]
    e06a:	438b      	bics	r3, r1
    e06c:	7013      	strb	r3, [r2, #0]
    e06e:	2390      	movs	r3, #144	; 0x90
    e070:	005b      	lsls	r3, r3, #1
    e072:	5ce3      	ldrb	r3, [r4, r3]
    e074:	2b00      	cmp	r3, #0
    e076:	d1e5      	bne.n	e044 <LORAWAN_RxDone+0x81c>
    e078:	2008      	movs	r0, #8
    e07a:	4b49      	ldr	r3, [pc, #292]	; (e1a0 <LORAWAN_RxDone+0x978>)
    e07c:	4798      	blx	r3
    e07e:	e7e1      	b.n	e044 <LORAWAN_RxDone+0x81c>
    e080:	2b04      	cmp	r3, #4
    e082:	d1f4      	bne.n	e06e <LORAWAN_RxDone+0x846>
    e084:	0023      	movs	r3, r4
    e086:	33bc      	adds	r3, #188	; 0xbc
    e088:	7818      	ldrb	r0, [r3, #0]
    e08a:	4b46      	ldr	r3, [pc, #280]	; (e1a4 <LORAWAN_RxDone+0x97c>)
    e08c:	4798      	blx	r3
    e08e:	e7ee      	b.n	e06e <LORAWAN_RxDone+0x846>
    e090:	35e4      	adds	r5, #228	; 0xe4
    e092:	782b      	ldrb	r3, [r5, #0]
    e094:	079a      	lsls	r2, r3, #30
    e096:	d521      	bpl.n	e0dc <LORAWAN_RxDone+0x8b4>
    e098:	aa0e      	add	r2, sp, #56	; 0x38
    e09a:	0031      	movs	r1, r6
    e09c:	2024      	movs	r0, #36	; 0x24
    e09e:	47b8      	blx	r7
    e0a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    e0a2:	1c5a      	adds	r2, r3, #1
    e0a4:	d001      	beq.n	e0aa <LORAWAN_RxDone+0x882>
    e0a6:	3314      	adds	r3, #20
    e0a8:	930e      	str	r3, [sp, #56]	; 0x38
    e0aa:	0021      	movs	r1, r4
    e0ac:	220e      	movs	r2, #14
    e0ae:	3150      	adds	r1, #80	; 0x50
    e0b0:	780b      	ldrb	r3, [r1, #0]
    e0b2:	4393      	bics	r3, r2
    e0b4:	001a      	movs	r2, r3
    e0b6:	230c      	movs	r3, #12
    e0b8:	4313      	orrs	r3, r2
    e0ba:	700b      	strb	r3, [r1, #0]
    e0bc:	232c      	movs	r3, #44	; 0x2c
    e0be:	33ff      	adds	r3, #255	; 0xff
    e0c0:	5ce3      	ldrb	r3, [r4, r3]
    e0c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    e0c4:	21fa      	movs	r1, #250	; 0xfa
    e0c6:	1ad3      	subs	r3, r2, r3
    e0c8:	2200      	movs	r2, #0
    e0ca:	0089      	lsls	r1, r1, #2
    e0cc:	4359      	muls	r1, r3
    e0ce:	34ba      	adds	r4, #186	; 0xba
    e0d0:	4b38      	ldr	r3, [pc, #224]	; (e1b4 <LORAWAN_RxDone+0x98c>)
    e0d2:	7820      	ldrb	r0, [r4, #0]
    e0d4:	9200      	str	r2, [sp, #0]
    e0d6:	4c38      	ldr	r4, [pc, #224]	; (e1b8 <LORAWAN_RxDone+0x990>)
    e0d8:	47a0      	blx	r4
    e0da:	e5a1      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e0dc:	075b      	lsls	r3, r3, #29
    e0de:	d400      	bmi.n	e0e2 <LORAWAN_RxDone+0x8ba>
    e0e0:	e59e      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e0e2:	aa0e      	add	r2, sp, #56	; 0x38
    e0e4:	0031      	movs	r1, r6
    e0e6:	2031      	movs	r0, #49	; 0x31
    e0e8:	47b8      	blx	r7
    e0ea:	220e      	movs	r2, #14
    e0ec:	4b33      	ldr	r3, [pc, #204]	; (e1bc <LORAWAN_RxDone+0x994>)
    e0ee:	781b      	ldrb	r3, [r3, #0]
    e0f0:	4393      	bics	r3, r2
    e0f2:	001a      	movs	r2, r3
    e0f4:	230c      	movs	r3, #12
    e0f6:	4313      	orrs	r3, r2
    e0f8:	4a30      	ldr	r2, [pc, #192]	; (e1bc <LORAWAN_RxDone+0x994>)
    e0fa:	7013      	strb	r3, [r2, #0]
    e0fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    e0fe:	1c5a      	adds	r2, r3, #1
    e100:	d001      	beq.n	e106 <LORAWAN_RxDone+0x8de>
    e102:	3301      	adds	r3, #1
    e104:	930e      	str	r3, [sp, #56]	; 0x38
    e106:	232c      	movs	r3, #44	; 0x2c
    e108:	33ff      	adds	r3, #255	; 0xff
    e10a:	5ce3      	ldrb	r3, [r4, r3]
    e10c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    e10e:	21fa      	movs	r1, #250	; 0xfa
    e110:	1ad3      	subs	r3, r2, r3
    e112:	2200      	movs	r2, #0
    e114:	0089      	lsls	r1, r1, #2
    e116:	34bd      	adds	r4, #189	; 0xbd
    e118:	4359      	muls	r1, r3
    e11a:	7820      	ldrb	r0, [r4, #0]
    e11c:	4b28      	ldr	r3, [pc, #160]	; (e1c0 <LORAWAN_RxDone+0x998>)
    e11e:	9200      	str	r2, [sp, #0]
    e120:	e7d9      	b.n	e0d6 <LORAWAN_RxDone+0x8ae>
    e122:	35c8      	adds	r5, #200	; 0xc8
    e124:	782b      	ldrb	r3, [r5, #0]
    e126:	2b04      	cmp	r3, #4
    e128:	d000      	beq.n	e12c <LORAWAN_RxDone+0x904>
    e12a:	e579      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e12c:	0038      	movs	r0, r7
    e12e:	4b25      	ldr	r3, [pc, #148]	; (e1c4 <LORAWAN_RxDone+0x99c>)
    e130:	4798      	blx	r3
    e132:	e575      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e134:	4b24      	ldr	r3, [pc, #144]	; (e1c8 <LORAWAN_RxDone+0x9a0>)
    e136:	4798      	blx	r3
    e138:	4924      	ldr	r1, [pc, #144]	; (e1cc <LORAWAN_RxDone+0x9a4>)
    e13a:	784a      	ldrb	r2, [r1, #1]
    e13c:	780b      	ldrb	r3, [r1, #0]
    e13e:	0212      	lsls	r2, r2, #8
    e140:	431a      	orrs	r2, r3
    e142:	788b      	ldrb	r3, [r1, #2]
    e144:	041b      	lsls	r3, r3, #16
    e146:	431a      	orrs	r2, r3
    e148:	78cb      	ldrb	r3, [r1, #3]
    e14a:	061b      	lsls	r3, r3, #24
    e14c:	4313      	orrs	r3, r2
    e14e:	d101      	bne.n	e154 <LORAWAN_RxDone+0x92c>
    e150:	f7ff fbbd 	bl	d8ce <LORAWAN_RxDone+0xa6>
    e154:	2220      	movs	r2, #32
    e156:	3560      	adds	r5, #96	; 0x60
    e158:	782b      	ldrb	r3, [r5, #0]
    e15a:	2019      	movs	r0, #25
    e15c:	4393      	bics	r3, r2
    e15e:	702b      	strb	r3, [r5, #0]
    e160:	e515      	b.n	db8e <LORAWAN_RxDone+0x366>
    e162:	491a      	ldr	r1, [pc, #104]	; (e1cc <LORAWAN_RxDone+0x9a4>)
    e164:	784a      	ldrb	r2, [r1, #1]
    e166:	780b      	ldrb	r3, [r1, #0]
    e168:	0212      	lsls	r2, r2, #8
    e16a:	431a      	orrs	r2, r3
    e16c:	788b      	ldrb	r3, [r1, #2]
    e16e:	041b      	lsls	r3, r3, #16
    e170:	431a      	orrs	r2, r3
    e172:	78cb      	ldrb	r3, [r1, #3]
    e174:	061b      	lsls	r3, r3, #24
    e176:	4313      	orrs	r3, r2
    e178:	d100      	bne.n	e17c <LORAWAN_RxDone+0x954>
    e17a:	e551      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e17c:	4b14      	ldr	r3, [pc, #80]	; (e1d0 <LORAWAN_RxDone+0x9a8>)
    e17e:	4d15      	ldr	r5, [pc, #84]	; (e1d4 <LORAWAN_RxDone+0x9ac>)
    e180:	781b      	ldrb	r3, [r3, #0]
    e182:	2b10      	cmp	r3, #16
    e184:	d105      	bne.n	e192 <LORAWAN_RxDone+0x96a>
    e186:	0001      	movs	r1, r0
    e188:	0022      	movs	r2, r4
    e18a:	2000      	movs	r0, #0
    e18c:	3b0c      	subs	r3, #12
    e18e:	47a8      	blx	r5
    e190:	e546      	b.n	dc20 <LORAWAN_RxDone+0x3f8>
    e192:	2300      	movs	r3, #0
    e194:	0001      	movs	r1, r0
    e196:	0022      	movs	r2, r4
    e198:	0018      	movs	r0, r3
    e19a:	e7f8      	b.n	e18e <LORAWAN_RxDone+0x966>
    e19c:	20001a34 	.word	0x20001a34
    e1a0:	0000c6cd 	.word	0x0000c6cd
    e1a4:	000091c1 	.word	0x000091c1
    e1a8:	0000b909 	.word	0x0000b909
    e1ac:	0000b895 	.word	0x0000b895
    e1b0:	0000c789 	.word	0x0000c789
    e1b4:	0000b731 	.word	0x0000b731
    e1b8:	00008ebd 	.word	0x00008ebd
    e1bc:	20001a84 	.word	0x20001a84
    e1c0:	0000c111 	.word	0x0000c111
    e1c4:	0000eb9d 	.word	0x0000eb9d
    e1c8:	0000d355 	.word	0x0000d355
    e1cc:	20001c74 	.word	0x20001c74
    e1d0:	20001b60 	.word	0x20001b60
    e1d4:	0000c731 	.word	0x0000c731

0000e1d8 <LorawanSetEdClass>:
    e1d8:	2390      	movs	r3, #144	; 0x90
    e1da:	b537      	push	{r0, r1, r2, r4, r5, lr}
    e1dc:	4d19      	ldr	r5, [pc, #100]	; (e244 <LorawanSetEdClass+0x6c>)
    e1de:	005b      	lsls	r3, r3, #1
    e1e0:	5ceb      	ldrb	r3, [r5, r3]
    e1e2:	0004      	movs	r4, r0
    e1e4:	2011      	movs	r0, #17
    e1e6:	2b00      	cmp	r3, #0
    e1e8:	d013      	beq.n	e212 <LorawanSetEdClass+0x3a>
    e1ea:	002b      	movs	r3, r5
    e1ec:	33c9      	adds	r3, #201	; 0xc9
    e1ee:	781b      	ldrb	r3, [r3, #0]
    e1f0:	3807      	subs	r0, #7
    e1f2:	4223      	tst	r3, r4
    e1f4:	d00d      	beq.n	e212 <LorawanSetEdClass+0x3a>
    e1f6:	002b      	movs	r3, r5
    e1f8:	33c8      	adds	r3, #200	; 0xc8
    e1fa:	7819      	ldrb	r1, [r3, #0]
    e1fc:	428c      	cmp	r4, r1
    e1fe:	d007      	beq.n	e210 <LorawanSetEdClass+0x38>
    e200:	2901      	cmp	r1, #1
    e202:	d107      	bne.n	e214 <LorawanSetEdClass+0x3c>
    e204:	2c04      	cmp	r4, #4
    e206:	d104      	bne.n	e212 <LorawanSetEdClass+0x3a>
    e208:	701c      	strb	r4, [r3, #0]
    e20a:	2000      	movs	r0, #0
    e20c:	4b0e      	ldr	r3, [pc, #56]	; (e248 <LorawanSetEdClass+0x70>)
    e20e:	4798      	blx	r3
    e210:	2008      	movs	r0, #8
    e212:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
    e214:	2904      	cmp	r1, #4
    e216:	d1fc      	bne.n	e212 <LorawanSetEdClass+0x3a>
    e218:	2c01      	cmp	r4, #1
    e21a:	d1fa      	bne.n	e212 <LorawanSetEdClass+0x3a>
    e21c:	701c      	strb	r4, [r3, #0]
    e21e:	0021      	movs	r1, r4
    e220:	4b09      	ldr	r3, [pc, #36]	; (e248 <LorawanSetEdClass+0x70>)
    e222:	2000      	movs	r0, #0
    e224:	4798      	blx	r3
    e226:	002a      	movs	r2, r5
    e228:	210e      	movs	r1, #14
    e22a:	3250      	adds	r2, #80	; 0x50
    e22c:	7813      	ldrb	r3, [r2, #0]
    e22e:	a801      	add	r0, sp, #4
    e230:	438b      	bics	r3, r1
    e232:	7013      	strb	r3, [r2, #0]
    e234:	35f0      	adds	r5, #240	; 0xf0
    e236:	4b05      	ldr	r3, [pc, #20]	; (e24c <LorawanSetEdClass+0x74>)
    e238:	7004      	strb	r4, [r0, #0]
    e23a:	4798      	blx	r3
    e23c:	7828      	ldrb	r0, [r5, #0]
    e23e:	4b04      	ldr	r3, [pc, #16]	; (e250 <LorawanSetEdClass+0x78>)
    e240:	4798      	blx	r3
    e242:	e7e5      	b.n	e210 <LorawanSetEdClass+0x38>
    e244:	20001a34 	.word	0x20001a34
    e248:	00007ff9 	.word	0x00007ff9
    e24c:	00010599 	.word	0x00010599
    e250:	000091c1 	.word	0x000091c1

0000e254 <LORAWAN_SetAttr>:
    e254:	2290      	movs	r2, #144	; 0x90
    e256:	b573      	push	{r0, r1, r4, r5, r6, lr}
    e258:	4cc2      	ldr	r4, [pc, #776]	; (e564 <LORAWAN_SetAttr+0x310>)
    e25a:	0052      	lsls	r2, r2, #1
    e25c:	5ca2      	ldrb	r2, [r4, r2]
    e25e:	000b      	movs	r3, r1
    e260:	2511      	movs	r5, #17
    e262:	2a00      	cmp	r2, #0
    e264:	d04e      	beq.n	e304 <LORAWAN_SetAttr+0xb0>
    e266:	282d      	cmp	r0, #45	; 0x2d
    e268:	d85f      	bhi.n	e32a <LORAWAN_SetAttr+0xd6>
    e26a:	f002 fcc1 	bl	10bf0 <__gnu_thumb1_case_uhi>
    e26e:	002e      	.short	0x002e
    e270:	009a007d 	.word	0x009a007d
    e274:	00ab00d9 	.word	0x00ab00d9
    e278:	00f700c7 	.word	0x00f700c7
    e27c:	01300110 	.word	0x01300110
    e280:	01480142 	.word	0x01480142
    e284:	015d0154 	.word	0x015d0154
    e288:	01850176 	.word	0x01850176
    e28c:	018f018a 	.word	0x018f018a
    e290:	01990194 	.word	0x01990194
    e294:	01a3019e 	.word	0x01a3019e
    e298:	01aa01c5 	.word	0x01aa01c5
    e29c:	01ce01a7 	.word	0x01ce01a7
    e2a0:	01c001ca 	.word	0x01c001ca
    e2a4:	01b601bc 	.word	0x01b601bc
    e2a8:	005e005e 	.word	0x005e005e
    e2ac:	005e016e 	.word	0x005e016e
    e2b0:	005e005e 	.word	0x005e005e
    e2b4:	005e005e 	.word	0x005e005e
    e2b8:	01d2005e 	.word	0x01d2005e
    e2bc:	01d5004d 	.word	0x01d5004d
    e2c0:	01ea01fc 	.word	0x01ea01fc
    e2c4:	005e01d9 	.word	0x005e01d9
    e2c8:	0216      	.short	0x0216
    e2ca:	250a      	movs	r5, #10
    e2cc:	2900      	cmp	r1, #0
    e2ce:	d019      	beq.n	e304 <LORAWAN_SetAttr+0xb0>
    e2d0:	0020      	movs	r0, r4
    e2d2:	2208      	movs	r2, #8
    e2d4:	4ba4      	ldr	r3, [pc, #656]	; (e568 <LORAWAN_SetAttr+0x314>)
    e2d6:	303d      	adds	r0, #61	; 0x3d
    e2d8:	4798      	blx	r3
    e2da:	4ea4      	ldr	r6, [pc, #656]	; (e56c <LORAWAN_SetAttr+0x318>)
    e2dc:	2108      	movs	r1, #8
    e2de:	2001      	movs	r0, #1
    e2e0:	47b0      	blx	r6
    e2e2:	0022      	movs	r2, r4
    e2e4:	32aa      	adds	r2, #170	; 0xaa
    e2e6:	7813      	ldrb	r3, [r2, #0]
    e2e8:	3d09      	subs	r5, #9
    e2ea:	432b      	orrs	r3, r5
    e2ec:	2109      	movs	r1, #9
    e2ee:	0028      	movs	r0, r5
    e2f0:	3450      	adds	r4, #80	; 0x50
    e2f2:	7013      	strb	r3, [r2, #0]
    e2f4:	47b0      	blx	r6
    e2f6:	7823      	ldrb	r3, [r4, #0]
    e2f8:	0028      	movs	r0, r5
    e2fa:	43ab      	bics	r3, r5
    e2fc:	210b      	movs	r1, #11
    e2fe:	7023      	strb	r3, [r4, #0]
    e300:	47b0      	blx	r6
    e302:	3507      	adds	r5, #7
    e304:	0028      	movs	r0, r5
    e306:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    e308:	0022      	movs	r2, r4
    e30a:	32e4      	adds	r2, #228	; 0xe4
    e30c:	7812      	ldrb	r2, [r2, #0]
    e30e:	250a      	movs	r5, #10
    e310:	0752      	lsls	r2, r2, #29
    e312:	d5f7      	bpl.n	e304 <LORAWAN_SetAttr+0xb0>
    e314:	79c9      	ldrb	r1, [r1, #7]
    e316:	4a96      	ldr	r2, [pc, #600]	; (e570 <LORAWAN_SetAttr+0x31c>)
    e318:	2900      	cmp	r1, #0
    e31a:	d111      	bne.n	e340 <LORAWAN_SetAttr+0xec>
    e31c:	466b      	mov	r3, sp
    e31e:	201d      	movs	r0, #29
    e320:	7159      	strb	r1, [r3, #5]
    e322:	4669      	mov	r1, sp
    e324:	4790      	blx	r2
    e326:	2800      	cmp	r0, #0
    e328:	d001      	beq.n	e32e <LORAWAN_SetAttr+0xda>
    e32a:	250a      	movs	r5, #10
    e32c:	e7ea      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e32e:	0023      	movs	r3, r4
    e330:	2109      	movs	r1, #9
    e332:	33e8      	adds	r3, #232	; 0xe8
    e334:	34e6      	adds	r4, #230	; 0xe6
    e336:	8018      	strh	r0, [r3, #0]
    e338:	8020      	strh	r0, [r4, #0]
    e33a:	4b8c      	ldr	r3, [pc, #560]	; (e56c <LORAWAN_SetAttr+0x318>)
    e33c:	4798      	blx	r3
    e33e:	e011      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e340:	466e      	mov	r6, sp
    e342:	2502      	movs	r5, #2
    e344:	5f59      	ldrsh	r1, [r3, r5]
    e346:	8818      	ldrh	r0, [r3, #0]
    e348:	889d      	ldrh	r5, [r3, #4]
    e34a:	799b      	ldrb	r3, [r3, #6]
    e34c:	8030      	strh	r0, [r6, #0]
    e34e:	7133      	strb	r3, [r6, #4]
    e350:	2301      	movs	r3, #1
    e352:	8071      	strh	r1, [r6, #2]
    e354:	201d      	movs	r0, #29
    e356:	4669      	mov	r1, sp
    e358:	7173      	strb	r3, [r6, #5]
    e35a:	4790      	blx	r2
    e35c:	2800      	cmp	r0, #0
    e35e:	d1e4      	bne.n	e32a <LORAWAN_SetAttr+0xd6>
    e360:	34e8      	adds	r4, #232	; 0xe8
    e362:	8025      	strh	r5, [r4, #0]
    e364:	2508      	movs	r5, #8
    e366:	e7cd      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e368:	250a      	movs	r5, #10
    e36a:	2900      	cmp	r1, #0
    e36c:	d0ca      	beq.n	e304 <LORAWAN_SetAttr+0xb0>
    e36e:	0020      	movs	r0, r4
    e370:	2208      	movs	r2, #8
    e372:	4b7d      	ldr	r3, [pc, #500]	; (e568 <LORAWAN_SetAttr+0x314>)
    e374:	3035      	adds	r0, #53	; 0x35
    e376:	4798      	blx	r3
    e378:	2107      	movs	r1, #7
    e37a:	2001      	movs	r0, #1
    e37c:	4d7b      	ldr	r5, [pc, #492]	; (e56c <LORAWAN_SetAttr+0x318>)
    e37e:	47a8      	blx	r5
    e380:	0022      	movs	r2, r4
    e382:	2302      	movs	r3, #2
    e384:	32aa      	adds	r2, #170	; 0xaa
    e386:	7811      	ldrb	r1, [r2, #0]
    e388:	430b      	orrs	r3, r1
    e38a:	7013      	strb	r3, [r2, #0]
    e38c:	2109      	movs	r1, #9
    e38e:	2001      	movs	r0, #1
    e390:	47a8      	blx	r5
    e392:	2001      	movs	r0, #1
    e394:	210b      	movs	r1, #11
    e396:	3450      	adds	r4, #80	; 0x50
    e398:	7823      	ldrb	r3, [r4, #0]
    e39a:	4383      	bics	r3, r0
    e39c:	7023      	strb	r3, [r4, #0]
    e39e:	47a8      	blx	r5
    e3a0:	e7e0      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e3a2:	680b      	ldr	r3, [r1, #0]
    e3a4:	2001      	movs	r0, #1
    e3a6:	0a19      	lsrs	r1, r3, #8
    e3a8:	70a1      	strb	r1, [r4, #2]
    e3aa:	0c19      	lsrs	r1, r3, #16
    e3ac:	7063      	strb	r3, [r4, #1]
    e3ae:	70e1      	strb	r1, [r4, #3]
    e3b0:	0e1b      	lsrs	r3, r3, #24
    e3b2:	2103      	movs	r1, #3
    e3b4:	4d6d      	ldr	r5, [pc, #436]	; (e56c <LORAWAN_SetAttr+0x318>)
    e3b6:	7123      	strb	r3, [r4, #4]
    e3b8:	47a8      	blx	r5
    e3ba:	0022      	movs	r2, r4
    e3bc:	32aa      	adds	r2, #170	; 0xaa
    e3be:	7811      	ldrb	r1, [r2, #0]
    e3c0:	2304      	movs	r3, #4
    e3c2:	e7e1      	b.n	e388 <LORAWAN_SetAttr+0x134>
    e3c4:	250a      	movs	r5, #10
    e3c6:	2900      	cmp	r1, #0
    e3c8:	d09c      	beq.n	e304 <LORAWAN_SetAttr+0xb0>
    e3ca:	3506      	adds	r5, #6
    e3cc:	002a      	movs	r2, r5
    e3ce:	4b66      	ldr	r3, [pc, #408]	; (e568 <LORAWAN_SetAttr+0x314>)
    e3d0:	1d60      	adds	r0, r4, #5
    e3d2:	4798      	blx	r3
    e3d4:	4e65      	ldr	r6, [pc, #404]	; (e56c <LORAWAN_SetAttr+0x318>)
    e3d6:	2104      	movs	r1, #4
    e3d8:	2001      	movs	r0, #1
    e3da:	47b0      	blx	r6
    e3dc:	0023      	movs	r3, r4
    e3de:	33aa      	adds	r3, #170	; 0xaa
    e3e0:	781a      	ldrb	r2, [r3, #0]
    e3e2:	2109      	movs	r1, #9
    e3e4:	4315      	orrs	r5, r2
    e3e6:	2001      	movs	r0, #1
    e3e8:	701d      	strb	r5, [r3, #0]
    e3ea:	47b0      	blx	r6
    e3ec:	2001      	movs	r0, #1
    e3ee:	3450      	adds	r4, #80	; 0x50
    e3f0:	7823      	ldrb	r3, [r4, #0]
    e3f2:	210b      	movs	r1, #11
    e3f4:	4383      	bics	r3, r0
    e3f6:	7023      	strb	r3, [r4, #0]
    e3f8:	47b0      	blx	r6
    e3fa:	e7b3      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e3fc:	250a      	movs	r5, #10
    e3fe:	2900      	cmp	r1, #0
    e400:	d100      	bne.n	e404 <LORAWAN_SetAttr+0x1b0>
    e402:	e77f      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e404:	0020      	movs	r0, r4
    e406:	2210      	movs	r2, #16
    e408:	4b57      	ldr	r3, [pc, #348]	; (e568 <LORAWAN_SetAttr+0x314>)
    e40a:	3015      	adds	r0, #21
    e40c:	4798      	blx	r3
    e40e:	2105      	movs	r1, #5
    e410:	2001      	movs	r0, #1
    e412:	4d56      	ldr	r5, [pc, #344]	; (e56c <LORAWAN_SetAttr+0x318>)
    e414:	47a8      	blx	r5
    e416:	0022      	movs	r2, r4
    e418:	32aa      	adds	r2, #170	; 0xaa
    e41a:	7811      	ldrb	r1, [r2, #0]
    e41c:	2320      	movs	r3, #32
    e41e:	e7b3      	b.n	e388 <LORAWAN_SetAttr+0x134>
    e420:	250a      	movs	r5, #10
    e422:	2900      	cmp	r1, #0
    e424:	d100      	bne.n	e428 <LORAWAN_SetAttr+0x1d4>
    e426:	e76d      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e428:	0020      	movs	r0, r4
    e42a:	2210      	movs	r2, #16
    e42c:	4b4e      	ldr	r3, [pc, #312]	; (e568 <LORAWAN_SetAttr+0x314>)
    e42e:	3025      	adds	r0, #37	; 0x25
    e430:	4798      	blx	r3
    e432:	4e4e      	ldr	r6, [pc, #312]	; (e56c <LORAWAN_SetAttr+0x318>)
    e434:	2106      	movs	r1, #6
    e436:	2001      	movs	r0, #1
    e438:	47b0      	blx	r6
    e43a:	0022      	movs	r2, r4
    e43c:	32aa      	adds	r2, #170	; 0xaa
    e43e:	7813      	ldrb	r3, [r2, #0]
    e440:	3d02      	subs	r5, #2
    e442:	432b      	orrs	r3, r5
    e444:	2109      	movs	r1, #9
    e446:	2001      	movs	r0, #1
    e448:	7013      	strb	r3, [r2, #0]
    e44a:	47b0      	blx	r6
    e44c:	2001      	movs	r0, #1
    e44e:	3450      	adds	r4, #80	; 0x50
    e450:	7823      	ldrb	r3, [r4, #0]
    e452:	210b      	movs	r1, #11
    e454:	4383      	bics	r3, r0
    e456:	7023      	strb	r3, [r4, #0]
    e458:	47b0      	blx	r6
    e45a:	e753      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e45c:	780b      	ldrb	r3, [r1, #0]
    e45e:	2001      	movs	r0, #1
    e460:	0021      	movs	r1, r4
    e462:	2520      	movs	r5, #32
    e464:	3150      	adds	r1, #80	; 0x50
    e466:	4003      	ands	r3, r0
    e468:	015a      	lsls	r2, r3, #5
    e46a:	780b      	ldrb	r3, [r1, #0]
    e46c:	43ab      	bics	r3, r5
    e46e:	4313      	orrs	r3, r2
    e470:	700b      	strb	r3, [r1, #0]
    e472:	0023      	movs	r3, r4
    e474:	2200      	movs	r2, #0
    e476:	3396      	adds	r3, #150	; 0x96
    e478:	3460      	adds	r4, #96	; 0x60
    e47a:	801a      	strh	r2, [r3, #0]
    e47c:	7823      	ldrb	r3, [r4, #0]
    e47e:	3210      	adds	r2, #16
    e480:	4393      	bics	r3, r2
    e482:	7023      	strb	r3, [r4, #0]
    e484:	210b      	movs	r1, #11
    e486:	4b39      	ldr	r3, [pc, #228]	; (e56c <LORAWAN_SetAttr+0x318>)
    e488:	4798      	blx	r3
    e48a:	3d18      	subs	r5, #24
    e48c:	e73a      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e48e:	466a      	mov	r2, sp
    e490:	780b      	ldrb	r3, [r1, #0]
    e492:	7013      	strb	r3, [r2, #0]
    e494:	0022      	movs	r2, r4
    e496:	32be      	adds	r2, #190	; 0xbe
    e498:	7812      	ldrb	r2, [r2, #0]
    e49a:	429a      	cmp	r2, r3
    e49c:	d900      	bls.n	e4a0 <LORAWAN_SetAttr+0x24c>
    e49e:	e744      	b.n	e32a <LORAWAN_SetAttr+0xd6>
    e4a0:	0022      	movs	r2, r4
    e4a2:	32bf      	adds	r2, #191	; 0xbf
    e4a4:	7812      	ldrb	r2, [r2, #0]
    e4a6:	429a      	cmp	r2, r3
    e4a8:	d200      	bcs.n	e4ac <LORAWAN_SetAttr+0x258>
    e4aa:	e73e      	b.n	e32a <LORAWAN_SetAttr+0xd6>
    e4ac:	4669      	mov	r1, sp
    e4ae:	2010      	movs	r0, #16
    e4b0:	4b30      	ldr	r3, [pc, #192]	; (e574 <LORAWAN_SetAttr+0x320>)
    e4b2:	4798      	blx	r3
    e4b4:	0005      	movs	r5, r0
    e4b6:	2808      	cmp	r0, #8
    e4b8:	d000      	beq.n	e4bc <LORAWAN_SetAttr+0x268>
    e4ba:	e736      	b.n	e32a <LORAWAN_SetAttr+0xd6>
    e4bc:	466b      	mov	r3, sp
    e4be:	210c      	movs	r1, #12
    e4c0:	2001      	movs	r0, #1
    e4c2:	781b      	ldrb	r3, [r3, #0]
    e4c4:	34b3      	adds	r4, #179	; 0xb3
    e4c6:	7023      	strb	r3, [r4, #0]
    e4c8:	4b28      	ldr	r3, [pc, #160]	; (e56c <LORAWAN_SetAttr+0x318>)
    e4ca:	4798      	blx	r3
    e4cc:	e71a      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e4ce:	466a      	mov	r2, sp
    e4d0:	780b      	ldrb	r3, [r1, #0]
    e4d2:	201d      	movs	r0, #29
    e4d4:	7013      	strb	r3, [r2, #0]
    e4d6:	4669      	mov	r1, sp
    e4d8:	4b26      	ldr	r3, [pc, #152]	; (e574 <LORAWAN_SetAttr+0x320>)
    e4da:	4798      	blx	r3
    e4dc:	0005      	movs	r5, r0
    e4de:	2808      	cmp	r0, #8
    e4e0:	d000      	beq.n	e4e4 <LORAWAN_SetAttr+0x290>
    e4e2:	e722      	b.n	e32a <LORAWAN_SetAttr+0xd6>
    e4e4:	466b      	mov	r3, sp
    e4e6:	781b      	ldrb	r3, [r3, #0]
    e4e8:	34b5      	adds	r4, #181	; 0xb5
    e4ea:	7023      	strb	r3, [r4, #0]
    e4ec:	210a      	movs	r1, #10
    e4ee:	2000      	movs	r0, #0
    e4f0:	e7ea      	b.n	e4c8 <LORAWAN_SetAttr+0x274>
    e4f2:	780b      	ldrb	r3, [r1, #0]
    e4f4:	2103      	movs	r1, #3
    e4f6:	34cb      	adds	r4, #203	; 0xcb
    e4f8:	7023      	strb	r3, [r4, #0]
    e4fa:	2000      	movs	r0, #0
    e4fc:	e71d      	b.n	e33a <LORAWAN_SetAttr+0xe6>
    e4fe:	680b      	ldr	r3, [r1, #0]
    e500:	250a      	movs	r5, #10
    e502:	1c5a      	adds	r2, r3, #1
    e504:	d100      	bne.n	e508 <LORAWAN_SetAttr+0x2b4>
    e506:	e6fd      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e508:	2116      	movs	r1, #22
    e50a:	2000      	movs	r0, #0
    e50c:	6563      	str	r3, [r4, #84]	; 0x54
    e50e:	4b17      	ldr	r3, [pc, #92]	; (e56c <LORAWAN_SetAttr+0x318>)
    e510:	4798      	blx	r3
    e512:	3d02      	subs	r5, #2
    e514:	e6f6      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e516:	680b      	ldr	r3, [r1, #0]
    e518:	250a      	movs	r5, #10
    e51a:	1c5a      	adds	r2, r3, #1
    e51c:	d100      	bne.n	e520 <LORAWAN_SetAttr+0x2cc>
    e51e:	e6f1      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e520:	65a3      	str	r3, [r4, #88]	; 0x58
    e522:	0029      	movs	r1, r5
    e524:	2001      	movs	r0, #1
    e526:	e7f2      	b.n	e50e <LORAWAN_SetAttr+0x2ba>
    e528:	0026      	movs	r6, r4
    e52a:	880b      	ldrh	r3, [r1, #0]
    e52c:	369c      	adds	r6, #156	; 0x9c
    e52e:	210c      	movs	r1, #12
    e530:	2000      	movs	r0, #0
    e532:	4d0e      	ldr	r5, [pc, #56]	; (e56c <LORAWAN_SetAttr+0x318>)
    e534:	8033      	strh	r3, [r6, #0]
    e536:	47a8      	blx	r5
    e538:	22fa      	movs	r2, #250	; 0xfa
    e53a:	8833      	ldrh	r3, [r6, #0]
    e53c:	0092      	lsls	r2, r2, #2
    e53e:	189b      	adds	r3, r3, r2
    e540:	349e      	adds	r4, #158	; 0x9e
    e542:	8023      	strh	r3, [r4, #0]
    e544:	210d      	movs	r1, #13
    e546:	2000      	movs	r0, #0
    e548:	e729      	b.n	e39e <LORAWAN_SetAttr+0x14a>
    e54a:	780b      	ldrb	r3, [r1, #0]
    e54c:	250a      	movs	r5, #10
    e54e:	2b0f      	cmp	r3, #15
    e550:	d900      	bls.n	e554 <LORAWAN_SetAttr+0x300>
    e552:	e6d7      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e554:	3464      	adds	r4, #100	; 0x64
    e556:	7023      	strb	r3, [r4, #0]
    e558:	e7db      	b.n	e512 <LORAWAN_SetAttr+0x2be>
    e55a:	880b      	ldrh	r3, [r1, #0]
    e55c:	34a0      	adds	r4, #160	; 0xa0
    e55e:	8023      	strh	r3, [r4, #0]
    e560:	210e      	movs	r1, #14
    e562:	e7ca      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e564:	20001a34 	.word	0x20001a34
    e568:	00013dad 	.word	0x00013dad
    e56c:	00007ff9 	.word	0x00007ff9
    e570:	0000f269 	.word	0x0000f269
    e574:	00007d21 	.word	0x00007d21
    e578:	880b      	ldrh	r3, [r1, #0]
    e57a:	34a2      	adds	r4, #162	; 0xa2
    e57c:	8023      	strh	r3, [r4, #0]
    e57e:	210f      	movs	r1, #15
    e580:	e7bb      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e582:	880b      	ldrh	r3, [r1, #0]
    e584:	34a4      	adds	r4, #164	; 0xa4
    e586:	8023      	strh	r3, [r4, #0]
    e588:	2110      	movs	r1, #16
    e58a:	e7b6      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e58c:	780b      	ldrb	r3, [r1, #0]
    e58e:	34a8      	adds	r4, #168	; 0xa8
    e590:	7023      	strb	r3, [r4, #0]
    e592:	2112      	movs	r1, #18
    e594:	e7b1      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e596:	780b      	ldrb	r3, [r1, #0]
    e598:	34a9      	adds	r4, #169	; 0xa9
    e59a:	7023      	strb	r3, [r4, #0]
    e59c:	2113      	movs	r1, #19
    e59e:	e7ac      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e5a0:	880b      	ldrh	r3, [r1, #0]
    e5a2:	34a6      	adds	r4, #166	; 0xa6
    e5a4:	8023      	strh	r3, [r4, #0]
    e5a6:	2111      	movs	r1, #17
    e5a8:	e7a7      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e5aa:	780b      	ldrb	r3, [r1, #0]
    e5ac:	34ae      	adds	r4, #174	; 0xae
    e5ae:	7023      	strb	r3, [r4, #0]
    e5b0:	2115      	movs	r1, #21
    e5b2:	e7a2      	b.n	e4fa <LORAWAN_SetAttr+0x2a6>
    e5b4:	780b      	ldrb	r3, [r1, #0]
    e5b6:	34ad      	adds	r4, #173	; 0xad
    e5b8:	7023      	strb	r3, [r4, #0]
    e5ba:	e6d3      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e5bc:	780b      	ldrb	r3, [r1, #0]
    e5be:	34b4      	adds	r4, #180	; 0xb4
    e5c0:	e7fa      	b.n	e5b8 <LORAWAN_SetAttr+0x364>
    e5c2:	2001      	movs	r0, #1
    e5c4:	780b      	ldrb	r3, [r1, #0]
    e5c6:	2110      	movs	r1, #16
    e5c8:	3450      	adds	r4, #80	; 0x50
    e5ca:	4003      	ands	r3, r0
    e5cc:	011a      	lsls	r2, r3, #4
    e5ce:	7823      	ldrb	r3, [r4, #0]
    e5d0:	438b      	bics	r3, r1
    e5d2:	4313      	orrs	r3, r2
    e5d4:	7023      	strb	r3, [r4, #0]
    e5d6:	3905      	subs	r1, #5
    e5d8:	e6af      	b.n	e33a <LORAWAN_SetAttr+0xe6>
    e5da:	7818      	ldrb	r0, [r3, #0]
    e5dc:	7909      	ldrb	r1, [r1, #4]
    e5de:	4b38      	ldr	r3, [pc, #224]	; (e6c0 <LORAWAN_SetAttr+0x46c>)
    e5e0:	4798      	blx	r3
    e5e2:	0005      	movs	r5, r0
    e5e4:	e68e      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e5e6:	7818      	ldrb	r0, [r3, #0]
    e5e8:	7909      	ldrb	r1, [r1, #4]
    e5ea:	4b36      	ldr	r3, [pc, #216]	; (e6c4 <LORAWAN_SetAttr+0x470>)
    e5ec:	e7f8      	b.n	e5e0 <LORAWAN_SetAttr+0x38c>
    e5ee:	7808      	ldrb	r0, [r1, #0]
    e5f0:	4b35      	ldr	r3, [pc, #212]	; (e6c8 <LORAWAN_SetAttr+0x474>)
    e5f2:	6849      	ldr	r1, [r1, #4]
    e5f4:	4798      	blx	r3
    e5f6:	e7f4      	b.n	e5e2 <LORAWAN_SetAttr+0x38e>
    e5f8:	7909      	ldrb	r1, [r1, #4]
    e5fa:	6818      	ldr	r0, [r3, #0]
    e5fc:	4b33      	ldr	r3, [pc, #204]	; (e6cc <LORAWAN_SetAttr+0x478>)
    e5fe:	4798      	blx	r3
    e600:	e7ef      	b.n	e5e2 <LORAWAN_SetAttr+0x38e>
    e602:	7808      	ldrb	r0, [r1, #0]
    e604:	4b32      	ldr	r3, [pc, #200]	; (e6d0 <LORAWAN_SetAttr+0x47c>)
    e606:	4798      	blx	r3
    e608:	e7eb      	b.n	e5e2 <LORAWAN_SetAttr+0x38e>
    e60a:	8808      	ldrh	r0, [r1, #0]
    e60c:	4b31      	ldr	r3, [pc, #196]	; (e6d4 <LORAWAN_SetAttr+0x480>)
    e60e:	4798      	blx	r3
    e610:	e6a8      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e612:	4a31      	ldr	r2, [pc, #196]	; (e6d8 <LORAWAN_SetAttr+0x484>)
    e614:	6011      	str	r1, [r2, #0]
    e616:	e688      	b.n	e32a <LORAWAN_SetAttr+0xd6>
    e618:	7808      	ldrb	r0, [r1, #0]
    e61a:	4b30      	ldr	r3, [pc, #192]	; (e6dc <LORAWAN_SetAttr+0x488>)
    e61c:	4798      	blx	r3
    e61e:	e7e0      	b.n	e5e2 <LORAWAN_SetAttr+0x38e>
    e620:	0020      	movs	r0, r4
    e622:	300d      	adds	r0, #13
    e624:	4b2e      	ldr	r3, [pc, #184]	; (e6e0 <LORAWAN_SetAttr+0x48c>)
    e626:	2210      	movs	r2, #16
    e628:	30ff      	adds	r0, #255	; 0xff
    e62a:	4798      	blx	r3
    e62c:	2107      	movs	r1, #7
    e62e:	2000      	movs	r0, #0
    e630:	4d2c      	ldr	r5, [pc, #176]	; (e6e4 <LORAWAN_SetAttr+0x490>)
    e632:	47a8      	blx	r5
    e634:	2001      	movs	r0, #1
    e636:	34aa      	adds	r4, #170	; 0xaa
    e638:	7863      	ldrb	r3, [r4, #1]
    e63a:	2109      	movs	r1, #9
    e63c:	4303      	orrs	r3, r0
    e63e:	7063      	strb	r3, [r4, #1]
    e640:	e6ad      	b.n	e39e <LORAWAN_SetAttr+0x14a>
    e642:	0020      	movs	r0, r4
    e644:	2210      	movs	r2, #16
    e646:	4b26      	ldr	r3, [pc, #152]	; (e6e0 <LORAWAN_SetAttr+0x48c>)
    e648:	30fc      	adds	r0, #252	; 0xfc
    e64a:	4798      	blx	r3
    e64c:	2108      	movs	r1, #8
    e64e:	2000      	movs	r0, #0
    e650:	4d24      	ldr	r5, [pc, #144]	; (e6e4 <LORAWAN_SetAttr+0x490>)
    e652:	47a8      	blx	r5
    e654:	2380      	movs	r3, #128	; 0x80
    e656:	34aa      	adds	r4, #170	; 0xaa
    e658:	7822      	ldrb	r2, [r4, #0]
    e65a:	425b      	negs	r3, r3
    e65c:	4313      	orrs	r3, r2
    e65e:	7023      	strb	r3, [r4, #0]
    e660:	2109      	movs	r1, #9
    e662:	2001      	movs	r0, #1
    e664:	e69b      	b.n	e39e <LORAWAN_SetAttr+0x14a>
    e666:	0023      	movs	r3, r4
    e668:	3350      	adds	r3, #80	; 0x50
    e66a:	781b      	ldrb	r3, [r3, #0]
    e66c:	6809      	ldr	r1, [r1, #0]
    e66e:	07db      	lsls	r3, r3, #31
    e670:	d508      	bpl.n	e684 <LORAWAN_SetAttr+0x430>
    e672:	6823      	ldr	r3, [r4, #0]
    e674:	250a      	movs	r5, #10
    e676:	0a1a      	lsrs	r2, r3, #8
    e678:	7923      	ldrb	r3, [r4, #4]
    e67a:	061b      	lsls	r3, r3, #24
    e67c:	4313      	orrs	r3, r2
    e67e:	4299      	cmp	r1, r3
    e680:	d100      	bne.n	e684 <LORAWAN_SetAttr+0x430>
    e682:	e63f      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e684:	0023      	movs	r3, r4
    e686:	33f8      	adds	r3, #248	; 0xf8
    e688:	6019      	str	r1, [r3, #0]
    e68a:	2000      	movs	r0, #0
    e68c:	2106      	movs	r1, #6
    e68e:	4d15      	ldr	r5, [pc, #84]	; (e6e4 <LORAWAN_SetAttr+0x490>)
    e690:	34aa      	adds	r4, #170	; 0xaa
    e692:	47a8      	blx	r5
    e694:	7822      	ldrb	r2, [r4, #0]
    e696:	2340      	movs	r3, #64	; 0x40
    e698:	e7e0      	b.n	e65c <LORAWAN_SetAttr+0x408>
    e69a:	7809      	ldrb	r1, [r1, #0]
    e69c:	2900      	cmp	r1, #0
    e69e:	d009      	beq.n	e6b4 <LORAWAN_SetAttr+0x460>
    e6a0:	2202      	movs	r2, #2
    e6a2:	34e4      	adds	r4, #228	; 0xe4
    e6a4:	7823      	ldrb	r3, [r4, #0]
    e6a6:	2508      	movs	r5, #8
    e6a8:	4213      	tst	r3, r2
    e6aa:	d100      	bne.n	e6ae <LORAWAN_SetAttr+0x45a>
    e6ac:	e62a      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e6ae:	4393      	bics	r3, r2
    e6b0:	7023      	strb	r3, [r4, #0]
    e6b2:	e627      	b.n	e304 <LORAWAN_SetAttr+0xb0>
    e6b4:	4a0c      	ldr	r2, [pc, #48]	; (e6e8 <LORAWAN_SetAttr+0x494>)
    e6b6:	4b0d      	ldr	r3, [pc, #52]	; (e6ec <LORAWAN_SetAttr+0x498>)
    e6b8:	200e      	movs	r0, #14
    e6ba:	4798      	blx	r3
    e6bc:	e652      	b.n	e364 <LORAWAN_SetAttr+0x110>
    e6be:	46c0      	nop			; (mov r8, r8)
    e6c0:	0000d7d9 	.word	0x0000d7d9
    e6c4:	0000d769 	.word	0x0000d769
    e6c8:	0000c875 	.word	0x0000c875
    e6cc:	0000c839 	.word	0x0000c839
    e6d0:	0000e1d9 	.word	0x0000e1d9
    e6d4:	0000b775 	.word	0x0000b775
    e6d8:	20001c70 	.word	0x20001c70
    e6dc:	0000ed59 	.word	0x0000ed59
    e6e0:	00013dad 	.word	0x00013dad
    e6e4:	00007ff9 	.word	0x00007ff9
    e6e8:	20001b18 	.word	0x20001b18
    e6ec:	00007d05 	.word	0x00007d05

0000e6f0 <LORAWAN_Reset>:
    e6f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    e6f2:	b087      	sub	sp, #28
    e6f4:	ab02      	add	r3, sp, #8
    e6f6:	1ddd      	adds	r5, r3, #7
    e6f8:	23ff      	movs	r3, #255	; 0xff
    e6fa:	4c7d      	ldr	r4, [pc, #500]	; (e8f0 <LORAWAN_Reset+0x200>)
    e6fc:	702b      	strb	r3, [r5, #0]
    e6fe:	0023      	movs	r3, r4
    e700:	9001      	str	r0, [sp, #4]
    e702:	33c3      	adds	r3, #195	; 0xc3
    e704:	781b      	ldrb	r3, [r3, #0]
    e706:	2b00      	cmp	r3, #0
    e708:	d001      	beq.n	e70e <LORAWAN_Reset+0x1e>
    e70a:	4b7a      	ldr	r3, [pc, #488]	; (e8f4 <LORAWAN_Reset+0x204>)
    e70c:	4798      	blx	r3
    e70e:	002a      	movs	r2, r5
    e710:	4b79      	ldr	r3, [pc, #484]	; (e8f8 <LORAWAN_Reset+0x208>)
    e712:	2100      	movs	r1, #0
    e714:	2023      	movs	r0, #35	; 0x23
    e716:	4798      	blx	r3
    e718:	782b      	ldrb	r3, [r5, #0]
    e71a:	9a01      	ldr	r2, [sp, #4]
    e71c:	4293      	cmp	r3, r2
    e71e:	d001      	beq.n	e724 <LORAWAN_Reset+0x34>
    e720:	4b76      	ldr	r3, [pc, #472]	; (e8fc <LORAWAN_Reset+0x20c>)
    e722:	4798      	blx	r3
    e724:	0021      	movs	r1, r4
    e726:	2334      	movs	r3, #52	; 0x34
    e728:	31cb      	adds	r1, #203	; 0xcb
    e72a:	700b      	strb	r3, [r1, #0]
    e72c:	2000      	movs	r0, #0
    e72e:	4b74      	ldr	r3, [pc, #464]	; (e900 <LORAWAN_Reset+0x210>)
    e730:	4798      	blx	r3
    e732:	0023      	movs	r3, r4
    e734:	2201      	movs	r2, #1
    e736:	33c8      	adds	r3, #200	; 0xc8
    e738:	701a      	strb	r2, [r3, #0]
    e73a:	0023      	movs	r3, r4
    e73c:	2205      	movs	r2, #5
    e73e:	33c9      	adds	r3, #201	; 0xc9
    e740:	701a      	strb	r2, [r3, #0]
    e742:	0023      	movs	r3, r4
    e744:	32fa      	adds	r2, #250	; 0xfa
    e746:	33b1      	adds	r3, #177	; 0xb1
    e748:	701a      	strb	r2, [r3, #0]
    e74a:	0023      	movs	r3, r4
    e74c:	2500      	movs	r5, #0
    e74e:	33b2      	adds	r3, #178	; 0xb2
    e750:	701d      	strb	r5, [r3, #0]
    e752:	0023      	movs	r3, r4
    e754:	339a      	adds	r3, #154	; 0x9a
    e756:	801d      	strh	r5, [r3, #0]
    e758:	0023      	movs	r3, r4
    e75a:	3398      	adds	r3, #152	; 0x98
    e75c:	801d      	strh	r5, [r3, #0]
    e75e:	0023      	movs	r3, r4
    e760:	3364      	adds	r3, #100	; 0x64
    e762:	701d      	strb	r5, [r3, #0]
    e764:	0023      	movs	r3, r4
    e766:	3396      	adds	r3, #150	; 0x96
    e768:	801d      	strh	r5, [r3, #0]
    e76a:	0023      	movs	r3, r4
    e76c:	33c1      	adds	r3, #193	; 0xc1
    e76e:	701d      	strb	r5, [r3, #0]
    e770:	0023      	movs	r3, r4
    e772:	33c2      	adds	r3, #194	; 0xc2
    e774:	701d      	strb	r5, [r3, #0]
    e776:	0023      	movs	r3, r4
    e778:	3af9      	subs	r2, #249	; 0xf9
    e77a:	33cc      	adds	r3, #204	; 0xcc
    e77c:	601a      	str	r2, [r3, #0]
    e77e:	0023      	movs	r3, r4
    e780:	33d0      	adds	r3, #208	; 0xd0
    e782:	601d      	str	r5, [r3, #0]
    e784:	0023      	movs	r3, r4
    e786:	33e6      	adds	r3, #230	; 0xe6
    e788:	801d      	strh	r5, [r3, #0]
    e78a:	0023      	movs	r3, r4
    e78c:	33e8      	adds	r3, #232	; 0xe8
    e78e:	801d      	strh	r5, [r3, #0]
    e790:	320a      	adds	r2, #10
    e792:	0029      	movs	r1, r5
    e794:	4b5b      	ldr	r3, [pc, #364]	; (e904 <LORAWAN_Reset+0x214>)
    e796:	485c      	ldr	r0, [pc, #368]	; (e908 <LORAWAN_Reset+0x218>)
    e798:	65a5      	str	r5, [r4, #88]	; 0x58
    e79a:	6565      	str	r5, [r4, #84]	; 0x54
    e79c:	4798      	blx	r3
    e79e:	2390      	movs	r3, #144	; 0x90
    e7a0:	2201      	movs	r2, #1
    e7a2:	2607      	movs	r6, #7
    e7a4:	005b      	lsls	r3, r3, #1
    e7a6:	54e2      	strb	r2, [r4, r3]
    e7a8:	0029      	movs	r1, r5
    e7aa:	0032      	movs	r2, r6
    e7ac:	4b55      	ldr	r3, [pc, #340]	; (e904 <LORAWAN_Reset+0x214>)
    e7ae:	4857      	ldr	r0, [pc, #348]	; (e90c <LORAWAN_Reset+0x21c>)
    e7b0:	4798      	blx	r3
    e7b2:	0023      	movs	r3, r4
    e7b4:	3360      	adds	r3, #96	; 0x60
    e7b6:	801d      	strh	r5, [r3, #0]
    e7b8:	0023      	movs	r3, r4
    e7ba:	33ae      	adds	r3, #174	; 0xae
    e7bc:	701e      	strb	r6, [r3, #0]
    e7be:	0023      	movs	r3, r4
    e7c0:	33ad      	adds	r3, #173	; 0xad
    e7c2:	701d      	strb	r5, [r3, #0]
    e7c4:	0023      	movs	r3, r4
    e7c6:	33b0      	adds	r3, #176	; 0xb0
    e7c8:	701d      	strb	r5, [r3, #0]
    e7ca:	0023      	movs	r3, r4
    e7cc:	33af      	adds	r3, #175	; 0xaf
    e7ce:	701d      	strb	r5, [r3, #0]
    e7d0:	9801      	ldr	r0, [sp, #4]
    e7d2:	4b4f      	ldr	r3, [pc, #316]	; (e910 <LORAWAN_Reset+0x220>)
    e7d4:	6525      	str	r5, [r4, #80]	; 0x50
    e7d6:	4798      	blx	r3
    e7d8:	0007      	movs	r7, r0
    e7da:	2808      	cmp	r0, #8
    e7dc:	d000      	beq.n	e7e0 <LORAWAN_Reset+0xf0>
    e7de:	e085      	b.n	e8ec <LORAWAN_Reset+0x1fc>
    e7e0:	4e4c      	ldr	r6, [pc, #304]	; (e914 <LORAWAN_Reset+0x224>)
    e7e2:	4a4d      	ldr	r2, [pc, #308]	; (e918 <LORAWAN_Reset+0x228>)
    e7e4:	0029      	movs	r1, r5
    e7e6:	47b0      	blx	r6
    e7e8:	4a4c      	ldr	r2, [pc, #304]	; (e91c <LORAWAN_Reset+0x22c>)
    e7ea:	0029      	movs	r1, r5
    e7ec:	200e      	movs	r0, #14
    e7ee:	47b0      	blx	r6
    e7f0:	0023      	movs	r3, r4
    e7f2:	4a4b      	ldr	r2, [pc, #300]	; (e920 <LORAWAN_Reset+0x230>)
    e7f4:	33b4      	adds	r3, #180	; 0xb4
    e7f6:	0029      	movs	r1, r5
    e7f8:	2006      	movs	r0, #6
    e7fa:	701d      	strb	r5, [r3, #0]
    e7fc:	47b0      	blx	r6
    e7fe:	4b49      	ldr	r3, [pc, #292]	; (e924 <LORAWAN_Reset+0x234>)
    e800:	4798      	blx	r3
    e802:	466b      	mov	r3, sp
    e804:	791b      	ldrb	r3, [r3, #4]
    e806:	34ca      	adds	r4, #202	; 0xca
    e808:	7023      	strb	r3, [r4, #0]
    e80a:	0029      	movs	r1, r5
    e80c:	4b46      	ldr	r3, [pc, #280]	; (e928 <LORAWAN_Reset+0x238>)
    e80e:	0028      	movs	r0, r5
    e810:	4798      	blx	r3
    e812:	2210      	movs	r2, #16
    e814:	4b41      	ldr	r3, [pc, #260]	; (e91c <LORAWAN_Reset+0x22c>)
    e816:	781b      	ldrb	r3, [r3, #0]
    e818:	4213      	tst	r3, r2
    e81a:	d006      	beq.n	e82a <LORAWAN_Reset+0x13a>
    e81c:	ab02      	add	r3, sp, #8
    e81e:	1d99      	adds	r1, r3, #6
    e820:	2301      	movs	r3, #1
    e822:	0038      	movs	r0, r7
    e824:	700b      	strb	r3, [r1, #0]
    e826:	4b36      	ldr	r3, [pc, #216]	; (e900 <LORAWAN_Reset+0x210>)
    e828:	4798      	blx	r3
    e82a:	4b40      	ldr	r3, [pc, #256]	; (e92c <LORAWAN_Reset+0x23c>)
    e82c:	4940      	ldr	r1, [pc, #256]	; (e930 <LORAWAN_Reset+0x240>)
    e82e:	201e      	movs	r0, #30
    e830:	4798      	blx	r3
    e832:	4c2f      	ldr	r4, [pc, #188]	; (e8f0 <LORAWAN_Reset+0x200>)
    e834:	0023      	movs	r3, r4
    e836:	33e4      	adds	r3, #228	; 0xe4
    e838:	781b      	ldrb	r3, [r3, #0]
    e83a:	075b      	lsls	r3, r3, #29
    e83c:	d507      	bpl.n	e84e <LORAWAN_Reset+0x15e>
    e83e:	2100      	movs	r1, #0
    e840:	aa04      	add	r2, sp, #16
    e842:	2030      	movs	r0, #48	; 0x30
    e844:	47b0      	blx	r6
    e846:	a904      	add	r1, sp, #16
    e848:	2027      	movs	r0, #39	; 0x27
    e84a:	4b3a      	ldr	r3, [pc, #232]	; (e934 <LORAWAN_Reset+0x244>)
    e84c:	4798      	blx	r3
    e84e:	4a3a      	ldr	r2, [pc, #232]	; (e938 <LORAWAN_Reset+0x248>)
    e850:	2100      	movs	r1, #0
    e852:	2009      	movs	r0, #9
    e854:	47b0      	blx	r6
    e856:	4a39      	ldr	r2, [pc, #228]	; (e93c <LORAWAN_Reset+0x24c>)
    e858:	2100      	movs	r1, #0
    e85a:	200a      	movs	r0, #10
    e85c:	47b0      	blx	r6
    e85e:	4a38      	ldr	r2, [pc, #224]	; (e940 <LORAWAN_Reset+0x250>)
    e860:	2100      	movs	r1, #0
    e862:	2034      	movs	r0, #52	; 0x34
    e864:	47b0      	blx	r6
    e866:	ad04      	add	r5, sp, #16
    e868:	4a36      	ldr	r2, [pc, #216]	; (e944 <LORAWAN_Reset+0x254>)
    e86a:	2100      	movs	r1, #0
    e86c:	2035      	movs	r0, #53	; 0x35
    e86e:	47b0      	blx	r6
    e870:	002a      	movs	r2, r5
    e872:	2100      	movs	r1, #0
    e874:	2014      	movs	r0, #20
    e876:	47b0      	blx	r6
    e878:	0023      	movs	r3, r4
    e87a:	782a      	ldrb	r2, [r5, #0]
    e87c:	33be      	adds	r3, #190	; 0xbe
    e87e:	701a      	strb	r2, [r3, #0]
    e880:	0023      	movs	r3, r4
    e882:	786a      	ldrb	r2, [r5, #1]
    e884:	33bf      	adds	r3, #191	; 0xbf
    e886:	701a      	strb	r2, [r3, #0]
    e888:	0023      	movs	r3, r4
    e88a:	2500      	movs	r5, #0
    e88c:	33aa      	adds	r3, #170	; 0xaa
    e88e:	801d      	strh	r5, [r3, #0]
    e890:	2245      	movs	r2, #69	; 0x45
    e892:	0029      	movs	r1, r5
    e894:	0020      	movs	r0, r4
    e896:	4b1b      	ldr	r3, [pc, #108]	; (e904 <LORAWAN_Reset+0x214>)
    e898:	4798      	blx	r3
    e89a:	0023      	movs	r3, r4
    e89c:	22fa      	movs	r2, #250	; 0xfa
    e89e:	339c      	adds	r3, #156	; 0x9c
    e8a0:	0092      	lsls	r2, r2, #2
    e8a2:	801a      	strh	r2, [r3, #0]
    e8a4:	0022      	movs	r2, r4
    e8a6:	23fa      	movs	r3, #250	; 0xfa
    e8a8:	329e      	adds	r2, #158	; 0x9e
    e8aa:	00db      	lsls	r3, r3, #3
    e8ac:	8013      	strh	r3, [r2, #0]
    e8ae:	0022      	movs	r2, r4
    e8b0:	4925      	ldr	r1, [pc, #148]	; (e948 <LORAWAN_Reset+0x258>)
    e8b2:	32a0      	adds	r2, #160	; 0xa0
    e8b4:	8011      	strh	r1, [r2, #0]
    e8b6:	0022      	movs	r2, r4
    e8b8:	4924      	ldr	r1, [pc, #144]	; (e94c <LORAWAN_Reset+0x25c>)
    e8ba:	32a2      	adds	r2, #162	; 0xa2
    e8bc:	8011      	strh	r1, [r2, #0]
    e8be:	0022      	movs	r2, r4
    e8c0:	32a6      	adds	r2, #166	; 0xa6
    e8c2:	8013      	strh	r3, [r2, #0]
    e8c4:	0023      	movs	r3, r4
    e8c6:	2220      	movs	r2, #32
    e8c8:	33a9      	adds	r3, #169	; 0xa9
    e8ca:	701a      	strb	r2, [r3, #0]
    e8cc:	0023      	movs	r3, r4
    e8ce:	1892      	adds	r2, r2, r2
    e8d0:	33a8      	adds	r3, #168	; 0xa8
    e8d2:	701a      	strb	r2, [r3, #0]
    e8d4:	2380      	movs	r3, #128	; 0x80
    e8d6:	34a4      	adds	r4, #164	; 0xa4
    e8d8:	01db      	lsls	r3, r3, #7
    e8da:	8023      	strh	r3, [r4, #0]
    e8dc:	0028      	movs	r0, r5
    e8de:	4b1c      	ldr	r3, [pc, #112]	; (e950 <LORAWAN_Reset+0x260>)
    e8e0:	4798      	blx	r3
    e8e2:	4b1c      	ldr	r3, [pc, #112]	; (e954 <LORAWAN_Reset+0x264>)
    e8e4:	4798      	blx	r3
    e8e6:	0038      	movs	r0, r7
    e8e8:	b007      	add	sp, #28
    e8ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    e8ec:	270a      	movs	r7, #10
    e8ee:	e7fa      	b.n	e8e6 <LORAWAN_Reset+0x1f6>
    e8f0:	20001a34 	.word	0x20001a34
    e8f4:	0000b03d 	.word	0x0000b03d
    e8f8:	0000c8ad 	.word	0x0000c8ad
    e8fc:	00007e75 	.word	0x00007e75
    e900:	0000f269 	.word	0x0000f269
    e904:	00013e31 	.word	0x00013e31
    e908:	20001b08 	.word	0x20001b08
    e90c:	20001b57 	.word	0x20001b57
    e910:	00007d95 	.word	0x00007d95
    e914:	00007d05 	.word	0x00007d05
    e918:	20001a7d 	.word	0x20001a7d
    e91c:	20001b18 	.word	0x20001b18
    e920:	20001af4 	.word	0x20001af4
    e924:	0000f485 	.word	0x0000f485
    e928:	00007ff9 	.word	0x00007ff9
    e92c:	0000f17d 	.word	0x0000f17d
    e930:	20001b5f 	.word	0x20001b5f
    e934:	0000e255 	.word	0x0000e255
    e938:	20001a82 	.word	0x20001a82
    e93c:	20001a7e 	.word	0x20001a7e
    e940:	20001ae9 	.word	0x20001ae9
    e944:	20001ae7 	.word	0x20001ae7
    e948:	00001388 	.word	0x00001388
    e94c:	00001770 	.word	0x00001770
    e950:	0000b775 	.word	0x0000b775
    e954:	0000eced 	.word	0x0000eced

0000e958 <LORAWAN_ReadyToSleep>:
    e958:	4b08      	ldr	r3, [pc, #32]	; (e97c <LORAWAN_ReadyToSleep+0x24>)
    e95a:	001a      	movs	r2, r3
    e95c:	32c8      	adds	r2, #200	; 0xc8
    e95e:	7812      	ldrb	r2, [r2, #0]
    e960:	2a01      	cmp	r2, #1
    e962:	d002      	beq.n	e96a <LORAWAN_ReadyToSleep+0x12>
    e964:	2000      	movs	r0, #0
    e966:	2a04      	cmp	r2, #4
    e968:	d106      	bne.n	e978 <LORAWAN_ReadyToSleep+0x20>
    e96a:	3350      	adds	r3, #80	; 0x50
    e96c:	7818      	ldrb	r0, [r3, #0]
    e96e:	230e      	movs	r3, #14
    e970:	4018      	ands	r0, r3
    e972:	4243      	negs	r3, r0
    e974:	4158      	adcs	r0, r3
    e976:	b2c0      	uxtb	r0, r0
    e978:	4770      	bx	lr
    e97a:	46c0      	nop			; (mov r8, r8)
    e97c:	20001a34 	.word	0x20001a34

0000e980 <AESEncodeLoRa>:
    e980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    e982:	0004      	movs	r4, r0
    e984:	2210      	movs	r2, #16
    e986:	4668      	mov	r0, sp
    e988:	4b03      	ldr	r3, [pc, #12]	; (e998 <AESEncodeLoRa+0x18>)
    e98a:	4798      	blx	r3
    e98c:	4669      	mov	r1, sp
    e98e:	0020      	movs	r0, r4
    e990:	4b02      	ldr	r3, [pc, #8]	; (e99c <AESEncodeLoRa+0x1c>)
    e992:	4798      	blx	r3
    e994:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    e996:	46c0      	nop			; (mov r8, r8)
    e998:	00013dad 	.word	0x00013dad
    e99c:	00007ebd 	.word	0x00007ebd

0000e9a0 <FillSubKey.constprop.0>:
    e9a0:	b530      	push	{r4, r5, lr}
    e9a2:	2310      	movs	r3, #16
    e9a4:	2400      	movs	r4, #0
    e9a6:	3b01      	subs	r3, #1
    e9a8:	b2db      	uxtb	r3, r3
    e9aa:	2bff      	cmp	r3, #255	; 0xff
    e9ac:	d100      	bne.n	e9b0 <FillSubKey.constprop.0+0x10>
    e9ae:	bd30      	pop	{r4, r5, pc}
    e9b0:	18c5      	adds	r5, r0, r3
    e9b2:	782a      	ldrb	r2, [r5, #0]
    e9b4:	0052      	lsls	r2, r2, #1
    e9b6:	4322      	orrs	r2, r4
    e9b8:	54ca      	strb	r2, [r1, r3]
    e9ba:	782c      	ldrb	r4, [r5, #0]
    e9bc:	09e4      	lsrs	r4, r4, #7
    e9be:	e7f2      	b.n	e9a6 <FillSubKey.constprop.0+0x6>

0000e9c0 <AESCmac>:
    e9c0:	b5f0      	push	{r4, r5, r6, r7, lr}
    e9c2:	b09d      	sub	sp, #116	; 0x74
    e9c4:	ad18      	add	r5, sp, #96	; 0x60
    e9c6:	4c59      	ldr	r4, [pc, #356]	; (eb2c <AESCmac+0x16c>)
    e9c8:	9001      	str	r0, [sp, #4]
    e9ca:	9103      	str	r1, [sp, #12]
    e9cc:	9202      	str	r2, [sp, #8]
    e9ce:	2100      	movs	r1, #0
    e9d0:	2210      	movs	r2, #16
    e9d2:	0028      	movs	r0, r5
    e9d4:	001f      	movs	r7, r3
    e9d6:	47a0      	blx	r4
    e9d8:	2387      	movs	r3, #135	; 0x87
    e9da:	ae14      	add	r6, sp, #80	; 0x50
    e9dc:	2210      	movs	r2, #16
    e9de:	2100      	movs	r1, #0
    e9e0:	0030      	movs	r0, r6
    e9e2:	73eb      	strb	r3, [r5, #15]
    e9e4:	47a0      	blx	r4
    e9e6:	9901      	ldr	r1, [sp, #4]
    e9e8:	0030      	movs	r0, r6
    e9ea:	4b51      	ldr	r3, [pc, #324]	; (eb30 <AESCmac+0x170>)
    e9ec:	4798      	blx	r3
    e9ee:	7832      	ldrb	r2, [r6, #0]
    e9f0:	ac04      	add	r4, sp, #16
    e9f2:	4b50      	ldr	r3, [pc, #320]	; (eb34 <AESCmac+0x174>)
    e9f4:	0021      	movs	r1, r4
    e9f6:	0030      	movs	r0, r6
    e9f8:	2a7f      	cmp	r2, #127	; 0x7f
    e9fa:	d83e      	bhi.n	ea7a <AESCmac+0xba>
    e9fc:	4798      	blx	r3
    e9fe:	ab04      	add	r3, sp, #16
    ea00:	781a      	ldrb	r2, [r3, #0]
    ea02:	ac08      	add	r4, sp, #32
    ea04:	4b4b      	ldr	r3, [pc, #300]	; (eb34 <AESCmac+0x174>)
    ea06:	0021      	movs	r1, r4
    ea08:	a804      	add	r0, sp, #16
    ea0a:	2a7f      	cmp	r2, #127	; 0x7f
    ea0c:	d83f      	bhi.n	ea8e <AESCmac+0xce>
    ea0e:	4798      	blx	r3
    ea10:	0039      	movs	r1, r7
    ea12:	310f      	adds	r1, #15
    ea14:	110b      	asrs	r3, r1, #4
    ea16:	d04d      	beq.n	eab4 <AESCmac+0xf4>
    ea18:	b2db      	uxtb	r3, r3
    ea1a:	9300      	str	r3, [sp, #0]
    ea1c:	073b      	lsls	r3, r7, #28
    ea1e:	d14b      	bne.n	eab8 <AESCmac+0xf8>
    ea20:	9b00      	ldr	r3, [sp, #0]
    ea22:	20ff      	movs	r0, #255	; 0xff
    ea24:	1e5a      	subs	r2, r3, #1
    ea26:	0112      	lsls	r2, r2, #4
    ea28:	b2d2      	uxtb	r2, r2
    ea2a:	0013      	movs	r3, r2
    ea2c:	0100      	lsls	r0, r0, #4
    ea2e:	4001      	ands	r1, r0
    ea30:	ad14      	add	r5, sp, #80	; 0x50
    ea32:	1a98      	subs	r0, r3, r2
    ea34:	b2c0      	uxtb	r0, r0
    ea36:	428b      	cmp	r3, r1
    ea38:	db33      	blt.n	eaa2 <AESCmac+0xe2>
    ea3a:	2210      	movs	r2, #16
    ea3c:	2100      	movs	r1, #0
    ea3e:	a80c      	add	r0, sp, #48	; 0x30
    ea40:	4b3a      	ldr	r3, [pc, #232]	; (eb2c <AESCmac+0x16c>)
    ea42:	4798      	blx	r3
    ea44:	2400      	movs	r4, #0
    ea46:	9b00      	ldr	r3, [sp, #0]
    ea48:	3b01      	subs	r3, #1
    ea4a:	429c      	cmp	r4, r3
    ea4c:	db57      	blt.n	eafe <AESCmac+0x13e>
    ea4e:	2400      	movs	r4, #0
    ea50:	ad10      	add	r5, sp, #64	; 0x40
    ea52:	a80c      	add	r0, sp, #48	; 0x30
    ea54:	a914      	add	r1, sp, #80	; 0x50
    ea56:	5c23      	ldrb	r3, [r4, r0]
    ea58:	5c62      	ldrb	r2, [r4, r1]
    ea5a:	4053      	eors	r3, r2
    ea5c:	5563      	strb	r3, [r4, r5]
    ea5e:	3401      	adds	r4, #1
    ea60:	2c10      	cmp	r4, #16
    ea62:	d1f8      	bne.n	ea56 <AESCmac+0x96>
    ea64:	9901      	ldr	r1, [sp, #4]
    ea66:	0028      	movs	r0, r5
    ea68:	4b31      	ldr	r3, [pc, #196]	; (eb30 <AESCmac+0x170>)
    ea6a:	4798      	blx	r3
    ea6c:	0022      	movs	r2, r4
    ea6e:	0029      	movs	r1, r5
    ea70:	9803      	ldr	r0, [sp, #12]
    ea72:	4b31      	ldr	r3, [pc, #196]	; (eb38 <AESCmac+0x178>)
    ea74:	4798      	blx	r3
    ea76:	b01d      	add	sp, #116	; 0x74
    ea78:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ea7a:	4798      	blx	r3
    ea7c:	2300      	movs	r3, #0
    ea7e:	5d1a      	ldrb	r2, [r3, r4]
    ea80:	5ce9      	ldrb	r1, [r5, r3]
    ea82:	404a      	eors	r2, r1
    ea84:	551a      	strb	r2, [r3, r4]
    ea86:	3301      	adds	r3, #1
    ea88:	2b10      	cmp	r3, #16
    ea8a:	d1f8      	bne.n	ea7e <AESCmac+0xbe>
    ea8c:	e7b7      	b.n	e9fe <AESCmac+0x3e>
    ea8e:	4798      	blx	r3
    ea90:	2300      	movs	r3, #0
    ea92:	5d1a      	ldrb	r2, [r3, r4]
    ea94:	5ce9      	ldrb	r1, [r5, r3]
    ea96:	404a      	eors	r2, r1
    ea98:	551a      	strb	r2, [r3, r4]
    ea9a:	3301      	adds	r3, #1
    ea9c:	2b10      	cmp	r3, #16
    ea9e:	d1f8      	bne.n	ea92 <AESCmac+0xd2>
    eaa0:	e7b6      	b.n	ea10 <AESCmac+0x50>
    eaa2:	9c02      	ldr	r4, [sp, #8]
    eaa4:	ae04      	add	r6, sp, #16
    eaa6:	5ce4      	ldrb	r4, [r4, r3]
    eaa8:	5c36      	ldrb	r6, [r6, r0]
    eaaa:	3301      	adds	r3, #1
    eaac:	4074      	eors	r4, r6
    eaae:	542c      	strb	r4, [r5, r0]
    eab0:	b2db      	uxtb	r3, r3
    eab2:	e7be      	b.n	ea32 <AESCmac+0x72>
    eab4:	2301      	movs	r3, #1
    eab6:	9300      	str	r3, [sp, #0]
    eab8:	2300      	movs	r3, #0
    eaba:	220f      	movs	r2, #15
    eabc:	003e      	movs	r6, r7
    eabe:	001c      	movs	r4, r3
    eac0:	2080      	movs	r0, #128	; 0x80
    eac2:	4396      	bics	r6, r2
    eac4:	4017      	ands	r7, r2
    eac6:	aa18      	add	r2, sp, #96	; 0x60
    eac8:	b2d9      	uxtb	r1, r3
    eaca:	428f      	cmp	r7, r1
    eacc:	d911      	bls.n	eaf2 <AESCmac+0x132>
    eace:	9902      	ldr	r1, [sp, #8]
    ead0:	1989      	adds	r1, r1, r6
    ead2:	5cc9      	ldrb	r1, [r1, r3]
    ead4:	54d1      	strb	r1, [r2, r3]
    ead6:	3301      	adds	r3, #1
    ead8:	2b10      	cmp	r3, #16
    eada:	d1f5      	bne.n	eac8 <AESCmac+0x108>
    eadc:	2300      	movs	r3, #0
    eade:	a914      	add	r1, sp, #80	; 0x50
    eae0:	a808      	add	r0, sp, #32
    eae2:	5cea      	ldrb	r2, [r5, r3]
    eae4:	5c1c      	ldrb	r4, [r3, r0]
    eae6:	4062      	eors	r2, r4
    eae8:	545a      	strb	r2, [r3, r1]
    eaea:	3301      	adds	r3, #1
    eaec:	2b10      	cmp	r3, #16
    eaee:	d1f8      	bne.n	eae2 <AESCmac+0x122>
    eaf0:	e7a3      	b.n	ea3a <AESCmac+0x7a>
    eaf2:	428f      	cmp	r7, r1
    eaf4:	d101      	bne.n	eafa <AESCmac+0x13a>
    eaf6:	54d0      	strb	r0, [r2, r3]
    eaf8:	e7ed      	b.n	ead6 <AESCmac+0x116>
    eafa:	54d4      	strb	r4, [r2, r3]
    eafc:	e7eb      	b.n	ead6 <AESCmac+0x116>
    eafe:	2200      	movs	r2, #0
    eb00:	9802      	ldr	r0, [sp, #8]
    eb02:	0123      	lsls	r3, r4, #4
    eb04:	a910      	add	r1, sp, #64	; 0x40
    eb06:	18c0      	adds	r0, r0, r3
    eb08:	ad0c      	add	r5, sp, #48	; 0x30
    eb0a:	5c83      	ldrb	r3, [r0, r2]
    eb0c:	5d56      	ldrb	r6, [r2, r5]
    eb0e:	4073      	eors	r3, r6
    eb10:	5453      	strb	r3, [r2, r1]
    eb12:	3201      	adds	r2, #1
    eb14:	2a10      	cmp	r2, #16
    eb16:	d1f8      	bne.n	eb0a <AESCmac+0x14a>
    eb18:	4b07      	ldr	r3, [pc, #28]	; (eb38 <AESCmac+0x178>)
    eb1a:	0028      	movs	r0, r5
    eb1c:	4798      	blx	r3
    eb1e:	3401      	adds	r4, #1
    eb20:	9901      	ldr	r1, [sp, #4]
    eb22:	0028      	movs	r0, r5
    eb24:	4b02      	ldr	r3, [pc, #8]	; (eb30 <AESCmac+0x170>)
    eb26:	4798      	blx	r3
    eb28:	b2e4      	uxtb	r4, r4
    eb2a:	e78c      	b.n	ea46 <AESCmac+0x86>
    eb2c:	00013e31 	.word	0x00013e31
    eb30:	0000e981 	.word	0x0000e981
    eb34:	0000e9a1 	.word	0x0000e9a1
    eb38:	00013dad 	.word	0x00013dad

0000eb3c <LorawanClasscUlAckTimerCallback>:
    eb3c:	2102      	movs	r1, #2
    eb3e:	4b03      	ldr	r3, [pc, #12]	; (eb4c <LorawanClasscUlAckTimerCallback+0x10>)
    eb40:	3360      	adds	r3, #96	; 0x60
    eb42:	781a      	ldrb	r2, [r3, #0]
    eb44:	438a      	bics	r2, r1
    eb46:	701a      	strb	r2, [r3, #0]
    eb48:	4770      	bx	lr
    eb4a:	46c0      	nop			; (mov r8, r8)
    eb4c:	20001a34 	.word	0x20001a34

0000eb50 <LorawanClasscValidateSend>:
    eb50:	2390      	movs	r3, #144	; 0x90
    eb52:	b510      	push	{r4, lr}
    eb54:	4c0a      	ldr	r4, [pc, #40]	; (eb80 <LorawanClasscValidateSend+0x30>)
    eb56:	005b      	lsls	r3, r3, #1
    eb58:	5ce3      	ldrb	r3, [r4, r3]
    eb5a:	2b00      	cmp	r3, #0
    eb5c:	d008      	beq.n	eb70 <LorawanClasscValidateSend+0x20>
    eb5e:	220e      	movs	r2, #14
    eb60:	3450      	adds	r4, #80	; 0x50
    eb62:	7823      	ldrb	r3, [r4, #0]
    eb64:	2008      	movs	r0, #8
    eb66:	4013      	ands	r3, r2
    eb68:	2b02      	cmp	r3, #2
    eb6a:	d100      	bne.n	eb6e <LorawanClasscValidateSend+0x1e>
    eb6c:	2011      	movs	r0, #17
    eb6e:	bd10      	pop	{r4, pc}
    eb70:	0023      	movs	r3, r4
    eb72:	33f0      	adds	r3, #240	; 0xf0
    eb74:	7818      	ldrb	r0, [r3, #0]
    eb76:	4b03      	ldr	r3, [pc, #12]	; (eb84 <LorawanClasscValidateSend+0x34>)
    eb78:	4798      	blx	r3
    eb7a:	2800      	cmp	r0, #0
    eb7c:	d1ef      	bne.n	eb5e <LorawanClasscValidateSend+0xe>
    eb7e:	e7f5      	b.n	eb6c <LorawanClasscValidateSend+0x1c>
    eb80:	20001a34 	.word	0x20001a34
    eb84:	00009055 	.word	0x00009055

0000eb88 <LorawanClasscReceiveWindow1Callback>:
    eb88:	2301      	movs	r3, #1
    eb8a:	b507      	push	{r0, r1, r2, lr}
    eb8c:	a801      	add	r0, sp, #4
    eb8e:	7003      	strb	r3, [r0, #0]
    eb90:	4b01      	ldr	r3, [pc, #4]	; (eb98 <LorawanClasscReceiveWindow1Callback+0x10>)
    eb92:	4798      	blx	r3
    eb94:	bd07      	pop	{r0, r1, r2, pc}
    eb96:	46c0      	nop			; (mov r8, r8)
    eb98:	00010599 	.word	0x00010599

0000eb9c <LorawanClasscRxDone>:
    eb9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    eb9e:	221f      	movs	r2, #31
    eba0:	7803      	ldrb	r3, [r0, #0]
    eba2:	4c13      	ldr	r4, [pc, #76]	; (ebf0 <LorawanClasscRxDone+0x54>)
    eba4:	4393      	bics	r3, r2
    eba6:	2ba0      	cmp	r3, #160	; 0xa0
    eba8:	d10c      	bne.n	ebc4 <LorawanClasscRxDone+0x28>
    ebaa:	0025      	movs	r5, r4
    ebac:	35f0      	adds	r5, #240	; 0xf0
    ebae:	7828      	ldrb	r0, [r5, #0]
    ebb0:	4b10      	ldr	r3, [pc, #64]	; (ebf4 <LorawanClasscRxDone+0x58>)
    ebb2:	4798      	blx	r3
    ebb4:	1e02      	subs	r2, r0, #0
    ebb6:	d014      	beq.n	ebe2 <LorawanClasscRxDone+0x46>
    ebb8:	0022      	movs	r2, r4
    ebba:	2102      	movs	r1, #2
    ebbc:	3260      	adds	r2, #96	; 0x60
    ebbe:	7813      	ldrb	r3, [r2, #0]
    ebc0:	438b      	bics	r3, r1
    ebc2:	7013      	strb	r3, [r2, #0]
    ebc4:	3450      	adds	r4, #80	; 0x50
    ebc6:	7823      	ldrb	r3, [r4, #0]
    ebc8:	220e      	movs	r2, #14
    ebca:	0019      	movs	r1, r3
    ebcc:	4011      	ands	r1, r2
    ebce:	2906      	cmp	r1, #6
    ebd0:	d103      	bne.n	ebda <LorawanClasscRxDone+0x3e>
    ebd2:	4393      	bics	r3, r2
    ebd4:	3a04      	subs	r2, #4
    ebd6:	4313      	orrs	r3, r2
    ebd8:	7023      	strb	r3, [r4, #0]
    ebda:	2000      	movs	r0, #0
    ebdc:	4b06      	ldr	r3, [pc, #24]	; (ebf8 <LorawanClasscRxDone+0x5c>)
    ebde:	4798      	blx	r3
    ebe0:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ebe2:	7828      	ldrb	r0, [r5, #0]
    ebe4:	4b05      	ldr	r3, [pc, #20]	; (ebfc <LorawanClasscRxDone+0x60>)
    ebe6:	9200      	str	r2, [sp, #0]
    ebe8:	4905      	ldr	r1, [pc, #20]	; (ec00 <LorawanClasscRxDone+0x64>)
    ebea:	4d06      	ldr	r5, [pc, #24]	; (ec04 <LorawanClasscRxDone+0x68>)
    ebec:	47a8      	blx	r5
    ebee:	e7e9      	b.n	ebc4 <LorawanClasscRxDone+0x28>
    ebf0:	20001a34 	.word	0x20001a34
    ebf4:	00009055 	.word	0x00009055
    ebf8:	0000d231 	.word	0x0000d231
    ebfc:	0000eb3d 	.word	0x0000eb3d
    ec00:	001e8480 	.word	0x001e8480
    ec04:	00008ebd 	.word	0x00008ebd

0000ec08 <LorawanClasscTxDone>:
    ec08:	b537      	push	{r0, r1, r2, r4, r5, lr}
    ec0a:	4c1b      	ldr	r4, [pc, #108]	; (ec78 <LorawanClasscTxDone+0x70>)
    ec0c:	0023      	movs	r3, r4
    ec0e:	339e      	adds	r3, #158	; 0x9e
    ec10:	881d      	ldrh	r5, [r3, #0]
    ec12:	0023      	movs	r3, r4
    ec14:	3360      	adds	r3, #96	; 0x60
    ec16:	781b      	ldrb	r3, [r3, #0]
    ec18:	07db      	lsls	r3, r3, #31
    ec1a:	d525      	bpl.n	ec68 <LorawanClasscTxDone+0x60>
    ec1c:	0023      	movs	r3, r4
    ec1e:	0022      	movs	r2, r4
    ec20:	33ae      	adds	r3, #174	; 0xae
    ec22:	781b      	ldrb	r3, [r3, #0]
    ec24:	32b0      	adds	r2, #176	; 0xb0
    ec26:	3301      	adds	r3, #1
    ec28:	7812      	ldrb	r2, [r2, #0]
    ec2a:	4293      	cmp	r3, r2
    ec2c:	db07      	blt.n	ec3e <LorawanClasscTxDone+0x36>
    ec2e:	2395      	movs	r3, #149	; 0x95
    ec30:	005b      	lsls	r3, r3, #1
    ec32:	5ce3      	ldrb	r3, [r4, r3]
    ec34:	2b00      	cmp	r3, #0
    ec36:	d002      	beq.n	ec3e <LorawanClasscTxDone+0x36>
    ec38:	23fa      	movs	r3, #250	; 0xfa
    ec3a:	00db      	lsls	r3, r3, #3
    ec3c:	18ed      	adds	r5, r5, r3
    ec3e:	0023      	movs	r3, r4
    ec40:	33f0      	adds	r3, #240	; 0xf0
    ec42:	1945      	adds	r5, r0, r5
    ec44:	7818      	ldrb	r0, [r3, #0]
    ec46:	4b0d      	ldr	r3, [pc, #52]	; (ec7c <LorawanClasscTxDone+0x74>)
    ec48:	4798      	blx	r3
    ec4a:	34bc      	adds	r4, #188	; 0xbc
    ec4c:	21fa      	movs	r1, #250	; 0xfa
    ec4e:	7820      	ldrb	r0, [r4, #0]
    ec50:	2400      	movs	r4, #0
    ec52:	0089      	lsls	r1, r1, #2
    ec54:	4369      	muls	r1, r5
    ec56:	0022      	movs	r2, r4
    ec58:	4d09      	ldr	r5, [pc, #36]	; (ec80 <LorawanClasscTxDone+0x78>)
    ec5a:	9400      	str	r4, [sp, #0]
    ec5c:	4b09      	ldr	r3, [pc, #36]	; (ec84 <LorawanClasscTxDone+0x7c>)
    ec5e:	47a8      	blx	r5
    ec60:	0020      	movs	r0, r4
    ec62:	4b09      	ldr	r3, [pc, #36]	; (ec88 <LorawanClasscTxDone+0x80>)
    ec64:	4798      	blx	r3
    ec66:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    ec68:	0023      	movs	r3, r4
    ec6a:	0022      	movs	r2, r4
    ec6c:	33ad      	adds	r3, #173	; 0xad
    ec6e:	781b      	ldrb	r3, [r3, #0]
    ec70:	32af      	adds	r2, #175	; 0xaf
    ec72:	3301      	adds	r3, #1
    ec74:	e7d8      	b.n	ec28 <LorawanClasscTxDone+0x20>
    ec76:	46c0      	nop			; (mov r8, r8)
    ec78:	20001a34 	.word	0x20001a34
    ec7c:	000091c1 	.word	0x000091c1
    ec80:	00008ebd 	.word	0x00008ebd
    ec84:	0000d101 	.word	0x0000d101
    ec88:	0000d231 	.word	0x0000d231

0000ec8c <LorawanClasscRxTimeout>:
    ec8c:	b510      	push	{r4, lr}
    ec8e:	4b08      	ldr	r3, [pc, #32]	; (ecb0 <LorawanClasscRxTimeout+0x24>)
    ec90:	210e      	movs	r1, #14
    ec92:	3350      	adds	r3, #80	; 0x50
    ec94:	781a      	ldrb	r2, [r3, #0]
    ec96:	0010      	movs	r0, r2
    ec98:	4008      	ands	r0, r1
    ec9a:	2806      	cmp	r0, #6
    ec9c:	d106      	bne.n	ecac <LorawanClasscRxTimeout+0x20>
    ec9e:	438a      	bics	r2, r1
    eca0:	3904      	subs	r1, #4
    eca2:	430a      	orrs	r2, r1
    eca4:	701a      	strb	r2, [r3, #0]
    eca6:	2000      	movs	r0, #0
    eca8:	4b02      	ldr	r3, [pc, #8]	; (ecb4 <LorawanClasscRxTimeout+0x28>)
    ecaa:	4798      	blx	r3
    ecac:	bd10      	pop	{r4, pc}
    ecae:	46c0      	nop			; (mov r8, r8)
    ecb0:	20001a34 	.word	0x20001a34
    ecb4:	0000d231 	.word	0x0000d231

0000ecb8 <LorawanClasscNotifyAppOnReceive>:
    ecb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ecba:	001f      	movs	r7, r3
    ecbc:	4b08      	ldr	r3, [pc, #32]	; (ece0 <LorawanClasscNotifyAppOnReceive+0x28>)
    ecbe:	0004      	movs	r4, r0
    ecc0:	33f0      	adds	r3, #240	; 0xf0
    ecc2:	7818      	ldrb	r0, [r3, #0]
    ecc4:	4b07      	ldr	r3, [pc, #28]	; (ece4 <LorawanClasscNotifyAppOnReceive+0x2c>)
    ecc6:	000d      	movs	r5, r1
    ecc8:	0016      	movs	r6, r2
    ecca:	4798      	blx	r3
    eccc:	2800      	cmp	r0, #0
    ecce:	d105      	bne.n	ecdc <LorawanClasscNotifyAppOnReceive+0x24>
    ecd0:	0020      	movs	r0, r4
    ecd2:	003b      	movs	r3, r7
    ecd4:	0032      	movs	r2, r6
    ecd6:	0029      	movs	r1, r5
    ecd8:	4c03      	ldr	r4, [pc, #12]	; (ece8 <LorawanClasscNotifyAppOnReceive+0x30>)
    ecda:	47a0      	blx	r4
    ecdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ecde:	46c0      	nop			; (mov r8, r8)
    ece0:	20001a34 	.word	0x20001a34
    ece4:	00009055 	.word	0x00009055
    ece8:	0000c731 	.word	0x0000c731

0000ecec <LorawanMcastInit>:
    ecec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ecee:	4c15      	ldr	r4, [pc, #84]	; (ed44 <LorawanMcastInit+0x58>)
    ecf0:	2201      	movs	r2, #1
    ecf2:	0023      	movs	r3, r4
    ecf4:	33f4      	adds	r3, #244	; 0xf4
    ecf6:	701a      	strb	r2, [r3, #0]
    ecf8:	0023      	movs	r3, r4
    ecfa:	2201      	movs	r2, #1
    ecfc:	2710      	movs	r7, #16
    ecfe:	33f8      	adds	r3, #248	; 0xf8
    ed00:	4252      	negs	r2, r2
    ed02:	601a      	str	r2, [r3, #0]
    ed04:	4e10      	ldr	r6, [pc, #64]	; (ed48 <LorawanMcastInit+0x5c>)
    ed06:	003a      	movs	r2, r7
    ed08:	2100      	movs	r1, #0
    ed0a:	4810      	ldr	r0, [pc, #64]	; (ed4c <LorawanMcastInit+0x60>)
    ed0c:	47b0      	blx	r6
    ed0e:	4d10      	ldr	r5, [pc, #64]	; (ed50 <LorawanMcastInit+0x64>)
    ed10:	003a      	movs	r2, r7
    ed12:	0028      	movs	r0, r5
    ed14:	2100      	movs	r1, #0
    ed16:	47b0      	blx	r6
    ed18:	0022      	movs	r2, r4
    ed1a:	2102      	movs	r1, #2
    ed1c:	3250      	adds	r2, #80	; 0x50
    ed1e:	7893      	ldrb	r3, [r2, #2]
    ed20:	2000      	movs	r0, #0
    ed22:	438b      	bics	r3, r1
    ed24:	7093      	strb	r3, [r2, #2]
    ed26:	223f      	movs	r2, #63	; 0x3f
    ed28:	34aa      	adds	r4, #170	; 0xaa
    ed2a:	7823      	ldrb	r3, [r4, #0]
    ed2c:	3103      	adds	r1, #3
    ed2e:	4013      	ands	r3, r2
    ed30:	7023      	strb	r3, [r4, #0]
    ed32:	7863      	ldrb	r3, [r4, #1]
    ed34:	3a3e      	subs	r2, #62	; 0x3e
    ed36:	4393      	bics	r3, r2
    ed38:	7063      	strb	r3, [r4, #1]
    ed3a:	4b06      	ldr	r3, [pc, #24]	; (ed54 <LorawanMcastInit+0x68>)
    ed3c:	6228      	str	r0, [r5, #32]
    ed3e:	4798      	blx	r3
    ed40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ed42:	46c0      	nop			; (mov r8, r8)
    ed44:	20001a34 	.word	0x20001a34
    ed48:	00013e31 	.word	0x00013e31
    ed4c:	20001b40 	.word	0x20001b40
    ed50:	20001b30 	.word	0x20001b30
    ed54:	00007ff9 	.word	0x00007ff9

0000ed58 <LorawanMcastEnable>:
    ed58:	b510      	push	{r4, lr}
    ed5a:	4b12      	ldr	r3, [pc, #72]	; (eda4 <LorawanMcastEnable+0x4c>)
    ed5c:	2800      	cmp	r0, #0
    ed5e:	d019      	beq.n	ed94 <LorawanMcastEnable+0x3c>
    ed60:	001a      	movs	r2, r3
    ed62:	21e0      	movs	r1, #224	; 0xe0
    ed64:	32aa      	adds	r2, #170	; 0xaa
    ed66:	8812      	ldrh	r2, [r2, #0]
    ed68:	0049      	lsls	r1, r1, #1
    ed6a:	400a      	ands	r2, r1
    ed6c:	200a      	movs	r0, #10
    ed6e:	428a      	cmp	r2, r1
    ed70:	d10f      	bne.n	ed92 <LorawanMcastEnable+0x3a>
    ed72:	001a      	movs	r2, r3
    ed74:	32c8      	adds	r2, #200	; 0xc8
    ed76:	7811      	ldrb	r1, [r2, #0]
    ed78:	2206      	movs	r2, #6
    ed7a:	4211      	tst	r1, r2
    ed7c:	d009      	beq.n	ed92 <LorawanMcastEnable+0x3a>
    ed7e:	3350      	adds	r3, #80	; 0x50
    ed80:	7899      	ldrb	r1, [r3, #2]
    ed82:	3a04      	subs	r2, #4
    ed84:	430a      	orrs	r2, r1
    ed86:	210b      	movs	r1, #11
    ed88:	709a      	strb	r2, [r3, #2]
    ed8a:	3809      	subs	r0, #9
    ed8c:	4b06      	ldr	r3, [pc, #24]	; (eda8 <LorawanMcastEnable+0x50>)
    ed8e:	4798      	blx	r3
    ed90:	2008      	movs	r0, #8
    ed92:	bd10      	pop	{r4, pc}
    ed94:	2102      	movs	r1, #2
    ed96:	3350      	adds	r3, #80	; 0x50
    ed98:	789a      	ldrb	r2, [r3, #2]
    ed9a:	2001      	movs	r0, #1
    ed9c:	438a      	bics	r2, r1
    ed9e:	709a      	strb	r2, [r3, #2]
    eda0:	3109      	adds	r1, #9
    eda2:	e7f3      	b.n	ed8c <LorawanMcastEnable+0x34>
    eda4:	20001a34 	.word	0x20001a34
    eda8:	00007ff9 	.word	0x00007ff9

0000edac <LorawanMcastValidateHdr>:
    edac:	0003      	movs	r3, r0
    edae:	b570      	push	{r4, r5, r6, lr}
    edb0:	7845      	ldrb	r5, [r0, #1]
    edb2:	7880      	ldrb	r0, [r0, #2]
    edb4:	4c11      	ldr	r4, [pc, #68]	; (edfc <LorawanMcastValidateHdr+0x50>)
    edb6:	0200      	lsls	r0, r0, #8
    edb8:	4328      	orrs	r0, r5
    edba:	78dd      	ldrb	r5, [r3, #3]
    edbc:	042d      	lsls	r5, r5, #16
    edbe:	4328      	orrs	r0, r5
    edc0:	791d      	ldrb	r5, [r3, #4]
    edc2:	062d      	lsls	r5, r5, #24
    edc4:	4305      	orrs	r5, r0
    edc6:	0020      	movs	r0, r4
    edc8:	30f8      	adds	r0, #248	; 0xf8
    edca:	6806      	ldr	r6, [r0, #0]
    edcc:	200a      	movs	r0, #10
    edce:	42b5      	cmp	r5, r6
    edd0:	d112      	bne.n	edf8 <LorawanMcastValidateHdr+0x4c>
    edd2:	0025      	movs	r5, r4
    edd4:	35c8      	adds	r5, #200	; 0xc8
    edd6:	782e      	ldrb	r6, [r5, #0]
    edd8:	2506      	movs	r5, #6
    edda:	422e      	tst	r6, r5
    eddc:	d00c      	beq.n	edf8 <LorawanMcastValidateHdr+0x4c>
    edde:	3452      	adds	r4, #82	; 0x52
    ede0:	7824      	ldrb	r4, [r4, #0]
    ede2:	07a4      	lsls	r4, r4, #30
    ede4:	d508      	bpl.n	edf8 <LorawanMcastValidateHdr+0x4c>
    ede6:	2a00      	cmp	r2, #0
    ede8:	d006      	beq.n	edf8 <LorawanMcastValidateHdr+0x4c>
    edea:	795a      	ldrb	r2, [r3, #5]
    edec:	236f      	movs	r3, #111	; 0x6f
    edee:	421a      	tst	r2, r3
    edf0:	d102      	bne.n	edf8 <LorawanMcastValidateHdr+0x4c>
    edf2:	2903      	cmp	r1, #3
    edf4:	d100      	bne.n	edf8 <LorawanMcastValidateHdr+0x4c>
    edf6:	3802      	subs	r0, #2
    edf8:	bd70      	pop	{r4, r5, r6, pc}
    edfa:	46c0      	nop			; (mov r8, r8)
    edfc:	20001a34 	.word	0x20001a34

0000ee00 <LorawanMcastProcessPkt>:
    ee00:	b5f0      	push	{r4, r5, r6, r7, lr}
    ee02:	0016      	movs	r6, r2
    ee04:	b087      	sub	sp, #28
    ee06:	9005      	str	r0, [sp, #20]
    ee08:	79f3      	ldrb	r3, [r6, #7]
    ee0a:	7992      	ldrb	r2, [r2, #6]
    ee0c:	4c2f      	ldr	r4, [pc, #188]	; (eecc <LorawanMcastProcessPkt+0xcc>)
    ee0e:	021b      	lsls	r3, r3, #8
    ee10:	4313      	orrs	r3, r2
    ee12:	0022      	movs	r2, r4
    ee14:	32fe      	adds	r2, #254	; 0xfe
    ee16:	000d      	movs	r5, r1
    ee18:	8bd1      	ldrh	r1, [r2, #30]
    ee1a:	270a      	movs	r7, #10
    ee1c:	4299      	cmp	r1, r3
    ee1e:	d83d      	bhi.n	ee9c <LorawanMcastProcessPkt+0x9c>
    ee20:	83d3      	strh	r3, [r2, #30]
    ee22:	2105      	movs	r1, #5
    ee24:	4b2a      	ldr	r3, [pc, #168]	; (eed0 <LorawanMcastProcessPkt+0xd0>)
    ee26:	2000      	movs	r0, #0
    ee28:	4798      	blx	r3
    ee2a:	0022      	movs	r2, r4
    ee2c:	32f8      	adds	r2, #248	; 0xf8
    ee2e:	6812      	ldr	r2, [r2, #0]
    ee30:	0023      	movs	r3, r4
    ee32:	9203      	str	r2, [sp, #12]
    ee34:	4a27      	ldr	r2, [pc, #156]	; (eed4 <LorawanMcastProcessPkt+0xd4>)
    ee36:	0029      	movs	r1, r5
    ee38:	9202      	str	r2, [sp, #8]
    ee3a:	2219      	movs	r2, #25
    ee3c:	9201      	str	r2, [sp, #4]
    ee3e:	4a26      	ldr	r2, [pc, #152]	; (eed8 <LorawanMcastProcessPkt+0xd8>)
    ee40:	9805      	ldr	r0, [sp, #20]
    ee42:	9200      	str	r2, [sp, #0]
    ee44:	33fc      	adds	r3, #252	; 0xfc
    ee46:	390d      	subs	r1, #13
    ee48:	b2c9      	uxtb	r1, r1
    ee4a:	6a1b      	ldr	r3, [r3, #32]
    ee4c:	2201      	movs	r2, #1
    ee4e:	4f23      	ldr	r7, [pc, #140]	; (eedc <LorawanMcastProcessPkt+0xdc>)
    ee50:	3009      	adds	r0, #9
    ee52:	47b8      	blx	r7
    ee54:	4922      	ldr	r1, [pc, #136]	; (eee0 <LorawanMcastProcessPkt+0xe0>)
    ee56:	2708      	movs	r7, #8
    ee58:	784a      	ldrb	r2, [r1, #1]
    ee5a:	780b      	ldrb	r3, [r1, #0]
    ee5c:	0212      	lsls	r2, r2, #8
    ee5e:	431a      	orrs	r2, r3
    ee60:	788b      	ldrb	r3, [r1, #2]
    ee62:	041b      	lsls	r3, r3, #16
    ee64:	431a      	orrs	r2, r3
    ee66:	78cb      	ldrb	r3, [r1, #3]
    ee68:	061b      	lsls	r3, r3, #24
    ee6a:	4313      	orrs	r3, r2
    ee6c:	d016      	beq.n	ee9c <LorawanMcastProcessPkt+0x9c>
    ee6e:	2220      	movs	r2, #32
    ee70:	3460      	adds	r4, #96	; 0x60
    ee72:	7823      	ldrb	r3, [r4, #0]
    ee74:	9905      	ldr	r1, [sp, #20]
    ee76:	4393      	bics	r3, r2
    ee78:	7023      	strb	r3, [r4, #0]
    ee7a:	78b3      	ldrb	r3, [r6, #2]
    ee7c:	002a      	movs	r2, r5
    ee7e:	40bb      	lsls	r3, r7
    ee80:	7870      	ldrb	r0, [r6, #1]
    ee82:	3a0c      	subs	r2, #12
    ee84:	4303      	orrs	r3, r0
    ee86:	78f0      	ldrb	r0, [r6, #3]
    ee88:	b2d2      	uxtb	r2, r2
    ee8a:	0400      	lsls	r0, r0, #16
    ee8c:	4303      	orrs	r3, r0
    ee8e:	7930      	ldrb	r0, [r6, #4]
    ee90:	19c9      	adds	r1, r1, r7
    ee92:	0600      	lsls	r0, r0, #24
    ee94:	4318      	orrs	r0, r3
    ee96:	4c13      	ldr	r4, [pc, #76]	; (eee4 <LorawanMcastProcessPkt+0xe4>)
    ee98:	003b      	movs	r3, r7
    ee9a:	47a0      	blx	r4
    ee9c:	4a0b      	ldr	r2, [pc, #44]	; (eecc <LorawanMcastProcessPkt+0xcc>)
    ee9e:	200e      	movs	r0, #14
    eea0:	0011      	movs	r1, r2
    eea2:	3150      	adds	r1, #80	; 0x50
    eea4:	780b      	ldrb	r3, [r1, #0]
    eea6:	001c      	movs	r4, r3
    eea8:	4004      	ands	r4, r0
    eeaa:	2c06      	cmp	r4, #6
    eeac:	d107      	bne.n	eebe <LorawanMcastProcessPkt+0xbe>
    eeae:	32c8      	adds	r2, #200	; 0xc8
    eeb0:	7812      	ldrb	r2, [r2, #0]
    eeb2:	2a04      	cmp	r2, #4
    eeb4:	d103      	bne.n	eebe <LorawanMcastProcessPkt+0xbe>
    eeb6:	4383      	bics	r3, r0
    eeb8:	3206      	adds	r2, #6
    eeba:	4313      	orrs	r3, r2
    eebc:	700b      	strb	r3, [r1, #0]
    eebe:	2000      	movs	r0, #0
    eec0:	4b09      	ldr	r3, [pc, #36]	; (eee8 <LorawanMcastProcessPkt+0xe8>)
    eec2:	4798      	blx	r3
    eec4:	0038      	movs	r0, r7
    eec6:	b007      	add	sp, #28
    eec8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    eeca:	46c0      	nop			; (mov r8, r8)
    eecc:	20001a34 	.word	0x20001a34
    eed0:	00007ff9 	.word	0x00007ff9
    eed4:	20001c7c 	.word	0x20001c7c
    eed8:	20001b40 	.word	0x20001b40
    eedc:	0000c32d 	.word	0x0000c32d
    eee0:	20001c74 	.word	0x20001c74
    eee4:	0000c731 	.word	0x0000c731
    eee8:	0000d231 	.word	0x0000d231

0000eeec <Lorawan_Pds_fid1_CB>:
    eeec:	4b04      	ldr	r3, [pc, #16]	; (ef00 <Lorawan_Pds_fid1_CB+0x14>)
    eeee:	0019      	movs	r1, r3
    eef0:	31fc      	adds	r1, #252	; 0xfc
    eef2:	6a0a      	ldr	r2, [r1, #32]
    eef4:	3201      	adds	r2, #1
    eef6:	620a      	str	r2, [r1, #32]
    eef8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    eefa:	3201      	adds	r2, #1
    eefc:	655a      	str	r2, [r3, #84]	; 0x54
    eefe:	4770      	bx	lr
    ef00:	20001a34 	.word	0x20001a34

0000ef04 <Lorawan_Pds_fid2_CB>:
    ef04:	2171      	movs	r1, #113	; 0x71
    ef06:	4b06      	ldr	r3, [pc, #24]	; (ef20 <Lorawan_Pds_fid2_CB+0x1c>)
    ef08:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    ef0a:	3350      	adds	r3, #80	; 0x50
    ef0c:	3201      	adds	r2, #1
    ef0e:	609a      	str	r2, [r3, #8]
    ef10:	781a      	ldrb	r2, [r3, #0]
    ef12:	400a      	ands	r2, r1
    ef14:	701a      	strb	r2, [r3, #0]
    ef16:	785a      	ldrb	r2, [r3, #1]
    ef18:	3970      	subs	r1, #112	; 0x70
    ef1a:	438a      	bics	r2, r1
    ef1c:	705a      	strb	r2, [r3, #1]
    ef1e:	4770      	bx	lr
    ef20:	20001a34 	.word	0x20001a34

0000ef24 <LORAWAN_TxHandler>:
    ef24:	b5f0      	push	{r4, r5, r6, r7, lr}
    ef26:	b087      	sub	sp, #28
    ef28:	466b      	mov	r3, sp
    ef2a:	2501      	movs	r5, #1
    ef2c:	4c30      	ldr	r4, [pc, #192]	; (eff0 <LORAWAN_TxHandler+0xcc>)
    ef2e:	701d      	strb	r5, [r3, #0]
    ef30:	0023      	movs	r3, r4
    ef32:	466a      	mov	r2, sp
    ef34:	33b5      	adds	r3, #181	; 0xb5
    ef36:	781b      	ldrb	r3, [r3, #0]
    ef38:	4669      	mov	r1, sp
    ef3a:	7053      	strb	r3, [r2, #1]
    ef3c:	0023      	movs	r3, r4
    ef3e:	33b3      	adds	r3, #179	; 0xb3
    ef40:	781b      	ldrb	r3, [r3, #0]
    ef42:	202d      	movs	r0, #45	; 0x2d
    ef44:	7093      	strb	r3, [r2, #2]
    ef46:	aa03      	add	r2, sp, #12
    ef48:	4b2a      	ldr	r3, [pc, #168]	; (eff4 <LORAWAN_TxHandler+0xd0>)
    ef4a:	4798      	blx	r3
    ef4c:	2808      	cmp	r0, #8
    ef4e:	d004      	beq.n	ef5a <LORAWAN_TxHandler+0x36>
    ef50:	4b29      	ldr	r3, [pc, #164]	; (eff8 <LORAWAN_TxHandler+0xd4>)
    ef52:	4798      	blx	r3
    ef54:	2000      	movs	r0, #0
    ef56:	b007      	add	sp, #28
    ef58:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ef5a:	0023      	movs	r3, r4
    ef5c:	33c8      	adds	r3, #200	; 0xc8
    ef5e:	781b      	ldrb	r3, [r3, #0]
    ef60:	ae01      	add	r6, sp, #4
    ef62:	2b04      	cmp	r3, #4
    ef64:	d103      	bne.n	ef6e <LORAWAN_TxHandler+0x4a>
    ef66:	0030      	movs	r0, r6
    ef68:	4b24      	ldr	r3, [pc, #144]	; (effc <LORAWAN_TxHandler+0xd8>)
    ef6a:	7035      	strb	r5, [r6, #0]
    ef6c:	4798      	blx	r3
    ef6e:	4b24      	ldr	r3, [pc, #144]	; (f000 <LORAWAN_TxHandler+0xdc>)
    ef70:	9803      	ldr	r0, [sp, #12]
    ef72:	9904      	ldr	r1, [sp, #16]
    ef74:	9a05      	ldr	r2, [sp, #20]
    ef76:	4798      	blx	r3
    ef78:	0023      	movs	r3, r4
    ef7a:	33d0      	adds	r3, #208	; 0xd0
    ef7c:	681d      	ldr	r5, [r3, #0]
    ef7e:	2395      	movs	r3, #149	; 0x95
    ef80:	4f20      	ldr	r7, [pc, #128]	; (f004 <LORAWAN_TxHandler+0xe0>)
    ef82:	005b      	lsls	r3, r3, #1
    ef84:	2d00      	cmp	r5, #0
    ef86:	d023      	beq.n	efd0 <LORAWAN_TxHandler+0xac>
    ef88:	2201      	movs	r2, #1
    ef8a:	54e2      	strb	r2, [r4, r3]
    ef8c:	7828      	ldrb	r0, [r5, #0]
    ef8e:	7a2b      	ldrb	r3, [r5, #8]
    ef90:	1e42      	subs	r2, r0, #1
    ef92:	4190      	sbcs	r0, r2
    ef94:	7869      	ldrb	r1, [r5, #1]
    ef96:	686a      	ldr	r2, [r5, #4]
    ef98:	b2c0      	uxtb	r0, r0
    ef9a:	47b8      	blx	r7
    ef9c:	0023      	movs	r3, r4
    ef9e:	339a      	adds	r3, #154	; 0x9a
    efa0:	881b      	ldrh	r3, [r3, #0]
    efa2:	0030      	movs	r0, r6
    efa4:	7033      	strb	r3, [r6, #0]
    efa6:	4b18      	ldr	r3, [pc, #96]	; (f008 <LORAWAN_TxHandler+0xe4>)
    efa8:	6073      	str	r3, [r6, #4]
    efaa:	4b18      	ldr	r3, [pc, #96]	; (f00c <LORAWAN_TxHandler+0xe8>)
    efac:	4798      	blx	r3
    efae:	2800      	cmp	r0, #0
    efb0:	d114      	bne.n	efdc <LORAWAN_TxHandler+0xb8>
    efb2:	0021      	movs	r1, r4
    efb4:	220e      	movs	r2, #14
    efb6:	3150      	adds	r1, #80	; 0x50
    efb8:	780b      	ldrb	r3, [r1, #0]
    efba:	4393      	bics	r3, r2
    efbc:	001a      	movs	r2, r3
    efbe:	2302      	movs	r3, #2
    efc0:	4313      	orrs	r3, r2
    efc2:	700b      	strb	r3, [r1, #0]
    efc4:	2208      	movs	r2, #8
    efc6:	3460      	adds	r4, #96	; 0x60
    efc8:	7823      	ldrb	r3, [r4, #0]
    efca:	4393      	bics	r3, r2
    efcc:	7023      	strb	r3, [r4, #0]
    efce:	e7c1      	b.n	ef54 <LORAWAN_TxHandler+0x30>
    efd0:	54e5      	strb	r5, [r4, r3]
    efd2:	002a      	movs	r2, r5
    efd4:	002b      	movs	r3, r5
    efd6:	0029      	movs	r1, r5
    efd8:	0028      	movs	r0, r5
    efda:	e7de      	b.n	ef9a <LORAWAN_TxHandler+0x76>
    efdc:	0022      	movs	r2, r4
    efde:	2120      	movs	r1, #32
    efe0:	3260      	adds	r2, #96	; 0x60
    efe2:	7813      	ldrb	r3, [r2, #0]
    efe4:	438b      	bics	r3, r1
    efe6:	7013      	strb	r3, [r2, #0]
    efe8:	4b03      	ldr	r3, [pc, #12]	; (eff8 <LORAWAN_TxHandler+0xd4>)
    efea:	4798      	blx	r3
    efec:	e7ea      	b.n	efc4 <LORAWAN_TxHandler+0xa0>
    efee:	46c0      	nop			; (mov r8, r8)
    eff0:	20001a34 	.word	0x20001a34
    eff4:	00007d05 	.word	0x00007d05
    eff8:	0000c6cd 	.word	0x0000c6cd
    effc:	00010599 	.word	0x00010599
    f000:	0000be9d 	.word	0x0000be9d
    f004:	0000c3e5 	.word	0x0000c3e5
    f008:	20001b71 	.word	0x20001b71
    f00c:	0000fbb9 	.word	0x0000fbb9

0000f010 <LORAWAN_JoinReqHandler>:
    f010:	b530      	push	{r4, r5, lr}
    f012:	b087      	sub	sp, #28
    f014:	466a      	mov	r2, sp
    f016:	2300      	movs	r3, #0
    f018:	4c1e      	ldr	r4, [pc, #120]	; (f094 <LORAWAN_JoinReqHandler+0x84>)
    f01a:	7013      	strb	r3, [r2, #0]
    f01c:	0023      	movs	r3, r4
    f01e:	33b5      	adds	r3, #181	; 0xb5
    f020:	781b      	ldrb	r3, [r3, #0]
    f022:	4669      	mov	r1, sp
    f024:	7053      	strb	r3, [r2, #1]
    f026:	0023      	movs	r3, r4
    f028:	33b3      	adds	r3, #179	; 0xb3
    f02a:	781b      	ldrb	r3, [r3, #0]
    f02c:	202d      	movs	r0, #45	; 0x2d
    f02e:	7093      	strb	r3, [r2, #2]
    f030:	aa03      	add	r2, sp, #12
    f032:	4b19      	ldr	r3, [pc, #100]	; (f098 <LORAWAN_JoinReqHandler+0x88>)
    f034:	4798      	blx	r3
    f036:	2808      	cmp	r0, #8
    f038:	d004      	beq.n	f044 <LORAWAN_JoinReqHandler+0x34>
    f03a:	4b18      	ldr	r3, [pc, #96]	; (f09c <LORAWAN_JoinReqHandler+0x8c>)
    f03c:	4798      	blx	r3
    f03e:	2000      	movs	r0, #0
    f040:	b007      	add	sp, #28
    f042:	bd30      	pop	{r4, r5, pc}
    f044:	4b16      	ldr	r3, [pc, #88]	; (f0a0 <LORAWAN_JoinReqHandler+0x90>)
    f046:	9803      	ldr	r0, [sp, #12]
    f048:	9904      	ldr	r1, [sp, #16]
    f04a:	9a05      	ldr	r2, [sp, #20]
    f04c:	4798      	blx	r3
    f04e:	0023      	movs	r3, r4
    f050:	33c8      	adds	r3, #200	; 0xc8
    f052:	781b      	ldrb	r3, [r3, #0]
    f054:	ad01      	add	r5, sp, #4
    f056:	2b04      	cmp	r3, #4
    f058:	d104      	bne.n	f064 <LORAWAN_JoinReqHandler+0x54>
    f05a:	3b03      	subs	r3, #3
    f05c:	702b      	strb	r3, [r5, #0]
    f05e:	0028      	movs	r0, r5
    f060:	4b10      	ldr	r3, [pc, #64]	; (f0a4 <LORAWAN_JoinReqHandler+0x94>)
    f062:	4798      	blx	r3
    f064:	2395      	movs	r3, #149	; 0x95
    f066:	2200      	movs	r2, #0
    f068:	005b      	lsls	r3, r3, #1
    f06a:	54e2      	strb	r2, [r4, r3]
    f06c:	4b0e      	ldr	r3, [pc, #56]	; (f0a8 <LORAWAN_JoinReqHandler+0x98>)
    f06e:	4798      	blx	r3
    f070:	4b0e      	ldr	r3, [pc, #56]	; (f0ac <LORAWAN_JoinReqHandler+0x9c>)
    f072:	7028      	strb	r0, [r5, #0]
    f074:	606b      	str	r3, [r5, #4]
    f076:	0028      	movs	r0, r5
    f078:	4b0d      	ldr	r3, [pc, #52]	; (f0b0 <LORAWAN_JoinReqHandler+0xa0>)
    f07a:	4798      	blx	r3
    f07c:	2800      	cmp	r0, #0
    f07e:	d1dc      	bne.n	f03a <LORAWAN_JoinReqHandler+0x2a>
    f080:	220e      	movs	r2, #14
    f082:	3450      	adds	r4, #80	; 0x50
    f084:	7823      	ldrb	r3, [r4, #0]
    f086:	4393      	bics	r3, r2
    f088:	001a      	movs	r2, r3
    f08a:	2302      	movs	r3, #2
    f08c:	4313      	orrs	r3, r2
    f08e:	7023      	strb	r3, [r4, #0]
    f090:	e7d5      	b.n	f03e <LORAWAN_JoinReqHandler+0x2e>
    f092:	46c0      	nop			; (mov r8, r8)
    f094:	20001a34 	.word	0x20001a34
    f098:	00007d05 	.word	0x00007d05
    f09c:	0000b95d 	.word	0x0000b95d
    f0a0:	0000be9d 	.word	0x0000be9d
    f0a4:	00010599 	.word	0x00010599
    f0a8:	0000bd15 	.word	0x0000bd15
    f0ac:	20001b61 	.word	0x20001b61
    f0b0:	0000fbb9 	.word	0x0000fbb9

0000f0b4 <LORAWAN_RxHandler>:
    f0b4:	b513      	push	{r0, r1, r4, lr}
    f0b6:	4b0c      	ldr	r3, [pc, #48]	; (f0e8 <LORAWAN_RxHandler+0x34>)
    f0b8:	781b      	ldrb	r3, [r3, #0]
    f0ba:	2b08      	cmp	r3, #8
    f0bc:	d011      	beq.n	f0e2 <LORAWAN_RxHandler+0x2e>
    f0be:	2b10      	cmp	r3, #16
    f0c0:	d001      	beq.n	f0c6 <LORAWAN_RxHandler+0x12>
    f0c2:	2b01      	cmp	r3, #1
    f0c4:	d10b      	bne.n	f0de <LORAWAN_RxHandler+0x2a>
    f0c6:	466b      	mov	r3, sp
    f0c8:	1c9c      	adds	r4, r3, #2
    f0ca:	0021      	movs	r1, r4
    f0cc:	a801      	add	r0, sp, #4
    f0ce:	4b07      	ldr	r3, [pc, #28]	; (f0ec <LORAWAN_RxHandler+0x38>)
    f0d0:	4798      	blx	r3
    f0d2:	9801      	ldr	r0, [sp, #4]
    f0d4:	2800      	cmp	r0, #0
    f0d6:	d002      	beq.n	f0de <LORAWAN_RxHandler+0x2a>
    f0d8:	7821      	ldrb	r1, [r4, #0]
    f0da:	4b05      	ldr	r3, [pc, #20]	; (f0f0 <LORAWAN_RxHandler+0x3c>)
    f0dc:	4798      	blx	r3
    f0de:	2000      	movs	r0, #0
    f0e0:	bd16      	pop	{r1, r2, r4, pc}
    f0e2:	4b04      	ldr	r3, [pc, #16]	; (f0f4 <LORAWAN_RxHandler+0x40>)
    f0e4:	4798      	blx	r3
    f0e6:	e7fa      	b.n	f0de <LORAWAN_RxHandler+0x2a>
    f0e8:	20001b60 	.word	0x20001b60
    f0ec:	0000fd8d 	.word	0x0000fd8d
    f0f0:	0000d829 	.word	0x0000d829
    f0f4:	0000d191 	.word	0x0000d191

0000f0f8 <LORAWAN_PostTask>:
    f0f8:	b510      	push	{r4, lr}
    f0fa:	4b08      	ldr	r3, [pc, #32]	; (f11c <LORAWAN_PostTask+0x24>)
    f0fc:	0004      	movs	r4, r0
    f0fe:	4798      	blx	r3
    f100:	2201      	movs	r2, #1
    f102:	40a2      	lsls	r2, r4
    f104:	4906      	ldr	r1, [pc, #24]	; (f120 <LORAWAN_PostTask+0x28>)
    f106:	780b      	ldrb	r3, [r1, #0]
    f108:	4313      	orrs	r3, r2
    f10a:	b2db      	uxtb	r3, r3
    f10c:	700b      	strb	r3, [r1, #0]
    f10e:	4b05      	ldr	r3, [pc, #20]	; (f124 <LORAWAN_PostTask+0x2c>)
    f110:	4798      	blx	r3
    f112:	2004      	movs	r0, #4
    f114:	4b04      	ldr	r3, [pc, #16]	; (f128 <LORAWAN_PostTask+0x30>)
    f116:	4798      	blx	r3
    f118:	bd10      	pop	{r4, pc}
    f11a:	46c0      	nop			; (mov r8, r8)
    f11c:	000033ed 	.word	0x000033ed
    f120:	20001098 	.word	0x20001098
    f124:	000033f9 	.word	0x000033f9
    f128:	000094e1 	.word	0x000094e1

0000f12c <LORAWAN_TaskHandler>:
    f12c:	b570      	push	{r4, r5, r6, lr}
    f12e:	2601      	movs	r6, #1
    f130:	4d0e      	ldr	r5, [pc, #56]	; (f16c <LORAWAN_TaskHandler+0x40>)
    f132:	e015      	b.n	f160 <LORAWAN_TaskHandler+0x34>
    f134:	2400      	movs	r4, #0
    f136:	782b      	ldrb	r3, [r5, #0]
    f138:	4123      	asrs	r3, r4
    f13a:	4233      	tst	r3, r6
    f13c:	d00d      	beq.n	f15a <LORAWAN_TaskHandler+0x2e>
    f13e:	4b0c      	ldr	r3, [pc, #48]	; (f170 <LORAWAN_TaskHandler+0x44>)
    f140:	4798      	blx	r3
    f142:	0032      	movs	r2, r6
    f144:	40a2      	lsls	r2, r4
    f146:	782b      	ldrb	r3, [r5, #0]
    f148:	00a4      	lsls	r4, r4, #2
    f14a:	4393      	bics	r3, r2
    f14c:	702b      	strb	r3, [r5, #0]
    f14e:	4b09      	ldr	r3, [pc, #36]	; (f174 <LORAWAN_TaskHandler+0x48>)
    f150:	4798      	blx	r3
    f152:	4b09      	ldr	r3, [pc, #36]	; (f178 <LORAWAN_TaskHandler+0x4c>)
    f154:	58e3      	ldr	r3, [r4, r3]
    f156:	4798      	blx	r3
    f158:	e7ea      	b.n	f130 <LORAWAN_TaskHandler+0x4>
    f15a:	3401      	adds	r4, #1
    f15c:	2c03      	cmp	r4, #3
    f15e:	d1ea      	bne.n	f136 <LORAWAN_TaskHandler+0xa>
    f160:	7828      	ldrb	r0, [r5, #0]
    f162:	b2c0      	uxtb	r0, r0
    f164:	2800      	cmp	r0, #0
    f166:	d1e5      	bne.n	f134 <LORAWAN_TaskHandler+0x8>
    f168:	bd70      	pop	{r4, r5, r6, pc}
    f16a:	46c0      	nop			; (mov r8, r8)
    f16c:	20001098 	.word	0x20001098
    f170:	000033ed 	.word	0x000033ed
    f174:	000033f9 	.word	0x000033f9
    f178:	0001bb18 	.word	0x0001bb18

0000f17c <RADIO_GetAttr>:
    f17c:	b510      	push	{r4, lr}
    f17e:	000b      	movs	r3, r1
    f180:	281f      	cmp	r0, #31
    f182:	d900      	bls.n	f186 <RADIO_GetAttr+0xa>
    f184:	e067      	b.n	f256 <RADIO_GetAttr+0xda>
    f186:	f001 fd29 	bl	10bdc <__gnu_thumb1_case_uqi>
    f18a:	1410      	.short	0x1410
    f18c:	66201c19 	.word	0x66201c19
    f190:	312e2a27 	.word	0x312e2a27
    f194:	3d3a3734 	.word	0x3d3a3734
    f198:	46434054 	.word	0x46434054
    f19c:	66245149 	.word	0x66245149
    f1a0:	66666659 	.word	0x66666659
    f1a4:	5c666617 	.word	0x5c666617
    f1a8:	6360      	.short	0x6360
    f1aa:	4a2c      	ldr	r2, [pc, #176]	; (f25c <RADIO_GetAttr+0xe0>)
    f1ac:	7e12      	ldrb	r2, [r2, #24]
    f1ae:	701a      	strb	r2, [r3, #0]
    f1b0:	e002      	b.n	f1b8 <RADIO_GetAttr+0x3c>
    f1b2:	4a2a      	ldr	r2, [pc, #168]	; (f25c <RADIO_GetAttr+0xe0>)
    f1b4:	6812      	ldr	r2, [r2, #0]
    f1b6:	601a      	str	r2, [r3, #0]
    f1b8:	2000      	movs	r0, #0
    f1ba:	bd10      	pop	{r4, pc}
    f1bc:	4a27      	ldr	r2, [pc, #156]	; (f25c <RADIO_GetAttr+0xe0>)
    f1be:	6852      	ldr	r2, [r2, #4]
    f1c0:	e7f9      	b.n	f1b6 <RADIO_GetAttr+0x3a>
    f1c2:	4a26      	ldr	r2, [pc, #152]	; (f25c <RADIO_GetAttr+0xe0>)
    f1c4:	8a92      	ldrh	r2, [r2, #20]
    f1c6:	801a      	strh	r2, [r3, #0]
    f1c8:	e7f6      	b.n	f1b8 <RADIO_GetAttr+0x3c>
    f1ca:	4a24      	ldr	r2, [pc, #144]	; (f25c <RADIO_GetAttr+0xe0>)
    f1cc:	3203      	adds	r2, #3
    f1ce:	7fd2      	ldrb	r2, [r2, #31]
    f1d0:	e7ed      	b.n	f1ae <RADIO_GetAttr+0x32>
    f1d2:	4a22      	ldr	r2, [pc, #136]	; (f25c <RADIO_GetAttr+0xe0>)
    f1d4:	3204      	adds	r2, #4
    f1d6:	e7fa      	b.n	f1ce <RADIO_GetAttr+0x52>
    f1d8:	4a20      	ldr	r2, [pc, #128]	; (f25c <RADIO_GetAttr+0xe0>)
    f1da:	3206      	adds	r2, #6
    f1dc:	e7f7      	b.n	f1ce <RADIO_GetAttr+0x52>
    f1de:	4a1f      	ldr	r2, [pc, #124]	; (f25c <RADIO_GetAttr+0xe0>)
    f1e0:	3236      	adds	r2, #54	; 0x36
    f1e2:	7812      	ldrb	r2, [r2, #0]
    f1e4:	e7e3      	b.n	f1ae <RADIO_GetAttr+0x32>
    f1e6:	4a1d      	ldr	r2, [pc, #116]	; (f25c <RADIO_GetAttr+0xe0>)
    f1e8:	3205      	adds	r2, #5
    f1ea:	e7f0      	b.n	f1ce <RADIO_GetAttr+0x52>
    f1ec:	4a1b      	ldr	r2, [pc, #108]	; (f25c <RADIO_GetAttr+0xe0>)
    f1ee:	3234      	adds	r2, #52	; 0x34
    f1f0:	e7f7      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f1f2:	4a1a      	ldr	r2, [pc, #104]	; (f25c <RADIO_GetAttr+0xe0>)
    f1f4:	8ad2      	ldrh	r2, [r2, #22]
    f1f6:	e7e6      	b.n	f1c6 <RADIO_GetAttr+0x4a>
    f1f8:	4a18      	ldr	r2, [pc, #96]	; (f25c <RADIO_GetAttr+0xe0>)
    f1fa:	3233      	adds	r2, #51	; 0x33
    f1fc:	e7f1      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f1fe:	4a17      	ldr	r2, [pc, #92]	; (f25c <RADIO_GetAttr+0xe0>)
    f200:	68d2      	ldr	r2, [r2, #12]
    f202:	e7d8      	b.n	f1b6 <RADIO_GetAttr+0x3a>
    f204:	4a15      	ldr	r2, [pc, #84]	; (f25c <RADIO_GetAttr+0xe0>)
    f206:	6892      	ldr	r2, [r2, #8]
    f208:	e7d5      	b.n	f1b6 <RADIO_GetAttr+0x3a>
    f20a:	4a14      	ldr	r2, [pc, #80]	; (f25c <RADIO_GetAttr+0xe0>)
    f20c:	3237      	adds	r2, #55	; 0x37
    f20e:	e7e8      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f210:	4a12      	ldr	r2, [pc, #72]	; (f25c <RADIO_GetAttr+0xe0>)
    f212:	3238      	adds	r2, #56	; 0x38
    f214:	e7e5      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f216:	4a11      	ldr	r2, [pc, #68]	; (f25c <RADIO_GetAttr+0xe0>)
    f218:	3239      	adds	r2, #57	; 0x39
    f21a:	e7e2      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f21c:	4a0f      	ldr	r2, [pc, #60]	; (f25c <RADIO_GetAttr+0xe0>)
    f21e:	4910      	ldr	r1, [pc, #64]	; (f260 <RADIO_GetAttr+0xe4>)
    f220:	3202      	adds	r2, #2
    f222:	7fd2      	ldrb	r2, [r2, #31]
    f224:	0018      	movs	r0, r3
    f226:	4b0f      	ldr	r3, [pc, #60]	; (f264 <RADIO_GetAttr+0xe8>)
    f228:	4798      	blx	r3
    f22a:	e7c5      	b.n	f1b8 <RADIO_GetAttr+0x3c>
    f22c:	4a0b      	ldr	r2, [pc, #44]	; (f25c <RADIO_GetAttr+0xe0>)
    f22e:	3202      	adds	r2, #2
    f230:	e7cd      	b.n	f1ce <RADIO_GetAttr+0x52>
    f232:	4a0a      	ldr	r2, [pc, #40]	; (f25c <RADIO_GetAttr+0xe0>)
    f234:	3232      	adds	r2, #50	; 0x32
    f236:	7812      	ldrb	r2, [r2, #0]
    f238:	b252      	sxtb	r2, r2
    f23a:	e7b8      	b.n	f1ae <RADIO_GetAttr+0x32>
    f23c:	4a07      	ldr	r2, [pc, #28]	; (f25c <RADIO_GetAttr+0xe0>)
    f23e:	3235      	adds	r2, #53	; 0x35
    f240:	e7cf      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f242:	4906      	ldr	r1, [pc, #24]	; (f25c <RADIO_GetAttr+0xe0>)
    f244:	2206      	movs	r2, #6
    f246:	313c      	adds	r1, #60	; 0x3c
    f248:	e7ec      	b.n	f224 <RADIO_GetAttr+0xa8>
    f24a:	4a04      	ldr	r2, [pc, #16]	; (f25c <RADIO_GetAttr+0xe0>)
    f24c:	3254      	adds	r2, #84	; 0x54
    f24e:	e7c8      	b.n	f1e2 <RADIO_GetAttr+0x66>
    f250:	4a02      	ldr	r2, [pc, #8]	; (f25c <RADIO_GetAttr+0xe0>)
    f252:	3256      	adds	r2, #86	; 0x56
    f254:	e7ef      	b.n	f236 <RADIO_GetAttr+0xba>
    f256:	2005      	movs	r0, #5
    f258:	e7af      	b.n	f1ba <RADIO_GetAttr+0x3e>
    f25a:	46c0      	nop			; (mov r8, r8)
    f25c:	20001860 	.word	0x20001860
    f260:	20001879 	.word	0x20001879
    f264:	00013dad 	.word	0x00013dad

0000f268 <RADIO_SetAttr>:
    f268:	b5f0      	push	{r4, r5, r6, r7, lr}
    f26a:	4b77      	ldr	r3, [pc, #476]	; (f448 <RADIO_SetAttr+0x1e0>)
    f26c:	b085      	sub	sp, #20
    f26e:	0006      	movs	r6, r0
    f270:	000d      	movs	r5, r1
    f272:	4798      	blx	r3
    f274:	2404      	movs	r4, #4
    f276:	2801      	cmp	r0, #1
    f278:	d11a      	bne.n	f2b0 <RADIO_SetAttr+0x48>
    f27a:	2e1d      	cmp	r6, #29
    f27c:	d900      	bls.n	f280 <RADIO_SetAttr+0x18>
    f27e:	e0e0      	b.n	f442 <RADIO_SetAttr+0x1da>
    f280:	0030      	movs	r0, r6
    f282:	f001 fcab 	bl	10bdc <__gnu_thumb1_case_uqi>
    f286:	514d      	.short	0x514d
    f288:	de6d6965 	.word	0xde6d6965
    f28c:	8f8b8179 	.word	0x8f8b8179
    f290:	a7a49b97 	.word	0xa7a49b97
    f294:	bcb3abde 	.word	0xbcb3abde
    f298:	de72cdc5 	.word	0xde72cdc5
    f29c:	dededed5 	.word	0xdededed5
    f2a0:	18dede0f 	.word	0x18dede0f
    f2a4:	2403      	movs	r4, #3
    f2a6:	2d00      	cmp	r5, #0
    f2a8:	d002      	beq.n	f2b0 <RADIO_SetAttr+0x48>
    f2aa:	4b68      	ldr	r3, [pc, #416]	; (f44c <RADIO_SetAttr+0x1e4>)
    f2ac:	611d      	str	r5, [r3, #16]
    f2ae:	2400      	movs	r4, #0
    f2b0:	0020      	movs	r0, r4
    f2b2:	b005      	add	sp, #20
    f2b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f2b6:	796e      	ldrb	r6, [r5, #5]
    f2b8:	2e00      	cmp	r6, #0
    f2ba:	d109      	bne.n	f2d0 <RADIO_SetAttr+0x68>
    f2bc:	4b63      	ldr	r3, [pc, #396]	; (f44c <RADIO_SetAttr+0x1e4>)
    f2be:	001a      	movs	r2, r3
    f2c0:	649e      	str	r6, [r3, #72]	; 0x48
    f2c2:	879e      	strh	r6, [r3, #60]	; 0x3c
    f2c4:	87de      	strh	r6, [r3, #62]	; 0x3e
    f2c6:	3240      	adds	r2, #64	; 0x40
    f2c8:	3341      	adds	r3, #65	; 0x41
    f2ca:	7016      	strb	r6, [r2, #0]
    f2cc:	701e      	strb	r6, [r3, #0]
    f2ce:	e7ee      	b.n	f2ae <RADIO_SetAttr+0x46>
    f2d0:	882b      	ldrh	r3, [r5, #0]
    f2d2:	2403      	movs	r4, #3
    f2d4:	9301      	str	r3, [sp, #4]
    f2d6:	2b00      	cmp	r3, #0
    f2d8:	d0ea      	beq.n	f2b0 <RADIO_SetAttr+0x48>
    f2da:	792f      	ldrb	r7, [r5, #4]
    f2dc:	2f00      	cmp	r7, #0
    f2de:	d0e7      	beq.n	f2b0 <RADIO_SetAttr+0x48>
    f2e0:	20fa      	movs	r0, #250	; 0xfa
    f2e2:	0080      	lsls	r0, r0, #2
    f2e4:	0039      	movs	r1, r7
    f2e6:	4358      	muls	r0, r3
    f2e8:	4b59      	ldr	r3, [pc, #356]	; (f450 <RADIO_SetAttr+0x1e8>)
    f2ea:	4798      	blx	r3
    f2ec:	4b59      	ldr	r3, [pc, #356]	; (f454 <RADIO_SetAttr+0x1ec>)
    f2ee:	4798      	blx	r3
    f2f0:	4959      	ldr	r1, [pc, #356]	; (f458 <RADIO_SetAttr+0x1f0>)
    f2f2:	9002      	str	r0, [sp, #8]
    f2f4:	4b59      	ldr	r3, [pc, #356]	; (f45c <RADIO_SetAttr+0x1f4>)
    f2f6:	4798      	blx	r3
    f2f8:	9003      	str	r0, [sp, #12]
    f2fa:	2800      	cmp	r0, #0
    f2fc:	d1d8      	bne.n	f2b0 <RADIO_SetAttr+0x48>
    f2fe:	2302      	movs	r3, #2
    f300:	5eed      	ldrsh	r5, [r5, r3]
    f302:	9802      	ldr	r0, [sp, #8]
    f304:	4b56      	ldr	r3, [pc, #344]	; (f460 <RADIO_SetAttr+0x1f8>)
    f306:	4798      	blx	r3
    f308:	466b      	mov	r3, sp
    f30a:	4c50      	ldr	r4, [pc, #320]	; (f44c <RADIO_SetAttr+0x1e4>)
    f30c:	889b      	ldrh	r3, [r3, #4]
    f30e:	64a0      	str	r0, [r4, #72]	; 0x48
    f310:	87a3      	strh	r3, [r4, #60]	; 0x3c
    f312:	0023      	movs	r3, r4
    f314:	87e5      	strh	r5, [r4, #62]	; 0x3e
    f316:	3340      	adds	r3, #64	; 0x40
    f318:	3441      	adds	r4, #65	; 0x41
    f31a:	701f      	strb	r7, [r3, #0]
    f31c:	7026      	strb	r6, [r4, #0]
    f31e:	e7c6      	b.n	f2ae <RADIO_SetAttr+0x46>
    f320:	782a      	ldrb	r2, [r5, #0]
    f322:	4b4a      	ldr	r3, [pc, #296]	; (f44c <RADIO_SetAttr+0x1e4>)
    f324:	761a      	strb	r2, [r3, #24]
    f326:	e7c2      	b.n	f2ae <RADIO_SetAttr+0x46>
    f328:	4a4e      	ldr	r2, [pc, #312]	; (f464 <RADIO_SetAttr+0x1fc>)
    f32a:	682b      	ldr	r3, [r5, #0]
    f32c:	1899      	adds	r1, r3, r2
    f32e:	4a4e      	ldr	r2, [pc, #312]	; (f468 <RADIO_SetAttr+0x200>)
    f330:	4291      	cmp	r1, r2
    f332:	d90a      	bls.n	f34a <RADIO_SetAttr+0xe2>
    f334:	4a4d      	ldr	r2, [pc, #308]	; (f46c <RADIO_SetAttr+0x204>)
    f336:	494e      	ldr	r1, [pc, #312]	; (f470 <RADIO_SetAttr+0x208>)
    f338:	189a      	adds	r2, r3, r2
    f33a:	428a      	cmp	r2, r1
    f33c:	d905      	bls.n	f34a <RADIO_SetAttr+0xe2>
    f33e:	4a4d      	ldr	r2, [pc, #308]	; (f474 <RADIO_SetAttr+0x20c>)
    f340:	494d      	ldr	r1, [pc, #308]	; (f478 <RADIO_SetAttr+0x210>)
    f342:	189a      	adds	r2, r3, r2
    f344:	2405      	movs	r4, #5
    f346:	428a      	cmp	r2, r1
    f348:	d8b2      	bhi.n	f2b0 <RADIO_SetAttr+0x48>
    f34a:	4a40      	ldr	r2, [pc, #256]	; (f44c <RADIO_SetAttr+0x1e4>)
    f34c:	6013      	str	r3, [r2, #0]
    f34e:	e7ae      	b.n	f2ae <RADIO_SetAttr+0x46>
    f350:	682a      	ldr	r2, [r5, #0]
    f352:	4b3e      	ldr	r3, [pc, #248]	; (f44c <RADIO_SetAttr+0x1e4>)
    f354:	605a      	str	r2, [r3, #4]
    f356:	e7aa      	b.n	f2ae <RADIO_SetAttr+0x46>
    f358:	882a      	ldrh	r2, [r5, #0]
    f35a:	4b3c      	ldr	r3, [pc, #240]	; (f44c <RADIO_SetAttr+0x1e4>)
    f35c:	829a      	strh	r2, [r3, #20]
    f35e:	e7a6      	b.n	f2ae <RADIO_SetAttr+0x46>
    f360:	4b3a      	ldr	r3, [pc, #232]	; (f44c <RADIO_SetAttr+0x1e4>)
    f362:	782a      	ldrb	r2, [r5, #0]
    f364:	3303      	adds	r3, #3
    f366:	77da      	strb	r2, [r3, #31]
    f368:	e7a1      	b.n	f2ae <RADIO_SetAttr+0x46>
    f36a:	782a      	ldrb	r2, [r5, #0]
    f36c:	2405      	movs	r4, #5
    f36e:	2a01      	cmp	r2, #1
    f370:	d89e      	bhi.n	f2b0 <RADIO_SetAttr+0x48>
    f372:	4b36      	ldr	r3, [pc, #216]	; (f44c <RADIO_SetAttr+0x1e4>)
    f374:	3304      	adds	r3, #4
    f376:	e7f6      	b.n	f366 <RADIO_SetAttr+0xfe>
    f378:	782a      	ldrb	r2, [r5, #0]
    f37a:	2405      	movs	r4, #5
    f37c:	2a01      	cmp	r2, #1
    f37e:	d900      	bls.n	f382 <RADIO_SetAttr+0x11a>
    f380:	e796      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f382:	4b32      	ldr	r3, [pc, #200]	; (f44c <RADIO_SetAttr+0x1e4>)
    f384:	3306      	adds	r3, #6
    f386:	e7ee      	b.n	f366 <RADIO_SetAttr+0xfe>
    f388:	782a      	ldrb	r2, [r5, #0]
    f38a:	2405      	movs	r4, #5
    f38c:	1fd3      	subs	r3, r2, #7
    f38e:	2b02      	cmp	r3, #2
    f390:	d900      	bls.n	f394 <RADIO_SetAttr+0x12c>
    f392:	e78d      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f394:	4b2d      	ldr	r3, [pc, #180]	; (f44c <RADIO_SetAttr+0x1e4>)
    f396:	3336      	adds	r3, #54	; 0x36
    f398:	701a      	strb	r2, [r3, #0]
    f39a:	e788      	b.n	f2ae <RADIO_SetAttr+0x46>
    f39c:	4b2b      	ldr	r3, [pc, #172]	; (f44c <RADIO_SetAttr+0x1e4>)
    f39e:	782a      	ldrb	r2, [r5, #0]
    f3a0:	3305      	adds	r3, #5
    f3a2:	e7e0      	b.n	f366 <RADIO_SetAttr+0xfe>
    f3a4:	782a      	ldrb	r2, [r5, #0]
    f3a6:	2405      	movs	r4, #5
    f3a8:	2a01      	cmp	r2, #1
    f3aa:	d900      	bls.n	f3ae <RADIO_SetAttr+0x146>
    f3ac:	e780      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f3ae:	4b27      	ldr	r3, [pc, #156]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3b0:	3334      	adds	r3, #52	; 0x34
    f3b2:	e7f1      	b.n	f398 <RADIO_SetAttr+0x130>
    f3b4:	882a      	ldrh	r2, [r5, #0]
    f3b6:	4b25      	ldr	r3, [pc, #148]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3b8:	82da      	strh	r2, [r3, #22]
    f3ba:	e778      	b.n	f2ae <RADIO_SetAttr+0x46>
    f3bc:	782a      	ldrb	r2, [r5, #0]
    f3be:	2405      	movs	r4, #5
    f3c0:	1e53      	subs	r3, r2, #1
    f3c2:	2b03      	cmp	r3, #3
    f3c4:	d900      	bls.n	f3c8 <RADIO_SetAttr+0x160>
    f3c6:	e773      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f3c8:	4b20      	ldr	r3, [pc, #128]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3ca:	3333      	adds	r3, #51	; 0x33
    f3cc:	e7e4      	b.n	f398 <RADIO_SetAttr+0x130>
    f3ce:	4b1f      	ldr	r3, [pc, #124]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3d0:	682a      	ldr	r2, [r5, #0]
    f3d2:	60da      	str	r2, [r3, #12]
    f3d4:	682a      	ldr	r2, [r5, #0]
    f3d6:	4b1d      	ldr	r3, [pc, #116]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3d8:	609a      	str	r2, [r3, #8]
    f3da:	e768      	b.n	f2ae <RADIO_SetAttr+0x46>
    f3dc:	782a      	ldrb	r2, [r5, #0]
    f3de:	2405      	movs	r4, #5
    f3e0:	2a03      	cmp	r2, #3
    f3e2:	d900      	bls.n	f3e6 <RADIO_SetAttr+0x17e>
    f3e4:	e764      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f3e6:	4b19      	ldr	r3, [pc, #100]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3e8:	3337      	adds	r3, #55	; 0x37
    f3ea:	e7d5      	b.n	f398 <RADIO_SetAttr+0x130>
    f3ec:	782a      	ldrb	r2, [r5, #0]
    f3ee:	2405      	movs	r4, #5
    f3f0:	1e53      	subs	r3, r2, #1
    f3f2:	2b16      	cmp	r3, #22
    f3f4:	d900      	bls.n	f3f8 <RADIO_SetAttr+0x190>
    f3f6:	e75b      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f3f8:	4b14      	ldr	r3, [pc, #80]	; (f44c <RADIO_SetAttr+0x1e4>)
    f3fa:	3338      	adds	r3, #56	; 0x38
    f3fc:	e7cc      	b.n	f398 <RADIO_SetAttr+0x130>
    f3fe:	782a      	ldrb	r2, [r5, #0]
    f400:	2405      	movs	r4, #5
    f402:	1e53      	subs	r3, r2, #1
    f404:	2b16      	cmp	r3, #22
    f406:	d900      	bls.n	f40a <RADIO_SetAttr+0x1a2>
    f408:	e752      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f40a:	4b10      	ldr	r3, [pc, #64]	; (f44c <RADIO_SetAttr+0x1e4>)
    f40c:	3339      	adds	r3, #57	; 0x39
    f40e:	e7c3      	b.n	f398 <RADIO_SetAttr+0x130>
    f410:	4b0e      	ldr	r3, [pc, #56]	; (f44c <RADIO_SetAttr+0x1e4>)
    f412:	0029      	movs	r1, r5
    f414:	3302      	adds	r3, #2
    f416:	7fda      	ldrb	r2, [r3, #31]
    f418:	4818      	ldr	r0, [pc, #96]	; (f47c <RADIO_SetAttr+0x214>)
    f41a:	4b19      	ldr	r3, [pc, #100]	; (f480 <RADIO_SetAttr+0x218>)
    f41c:	4798      	blx	r3
    f41e:	e746      	b.n	f2ae <RADIO_SetAttr+0x46>
    f420:	782b      	ldrb	r3, [r5, #0]
    f422:	1c1a      	adds	r2, r3, #0
    f424:	2b08      	cmp	r3, #8
    f426:	d900      	bls.n	f42a <RADIO_SetAttr+0x1c2>
    f428:	2208      	movs	r2, #8
    f42a:	4b08      	ldr	r3, [pc, #32]	; (f44c <RADIO_SetAttr+0x1e4>)
    f42c:	3302      	adds	r3, #2
    f42e:	e79a      	b.n	f366 <RADIO_SetAttr+0xfe>
    f430:	2405      	movs	r4, #5
    f432:	782a      	ldrb	r2, [r5, #0]
    f434:	1fd3      	subs	r3, r2, #7
    f436:	42a3      	cmp	r3, r4
    f438:	d900      	bls.n	f43c <RADIO_SetAttr+0x1d4>
    f43a:	e739      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f43c:	4b03      	ldr	r3, [pc, #12]	; (f44c <RADIO_SetAttr+0x1e4>)
    f43e:	3335      	adds	r3, #53	; 0x35
    f440:	e7aa      	b.n	f398 <RADIO_SetAttr+0x130>
    f442:	2405      	movs	r4, #5
    f444:	e734      	b.n	f2b0 <RADIO_SetAttr+0x48>
    f446:	46c0      	nop			; (mov r8, r8)
    f448:	0000fb9d 	.word	0x0000fb9d
    f44c:	20001860 	.word	0x20001860
    f450:	00010d19 	.word	0x00010d19
    f454:	00011ea5 	.word	0x00011ea5
    f458:	43fa0000 	.word	0x43fa0000
    f45c:	00010f15 	.word	0x00010f15
    f460:	00010ff9 	.word	0x00010ff9
    f464:	f7d58bc0 	.word	0xf7d58bc0
    f468:	0243d580 	.word	0x0243d580
    f46c:	e78fe580 	.word	0xe78fe580
    f470:	06dac2c0 	.word	0x06dac2c0
    f474:	cc9eec80 	.word	0xcc9eec80
    f478:	096ae380 	.word	0x096ae380
    f47c:	20001879 	.word	0x20001879
    f480:	00013dad 	.word	0x00013dad

0000f484 <RADIO_Init>:
    f484:	b510      	push	{r4, lr}
    f486:	4b0c      	ldr	r3, [pc, #48]	; (f4b8 <RADIO_Init+0x34>)
    f488:	4798      	blx	r3
    f48a:	4b0c      	ldr	r3, [pc, #48]	; (f4bc <RADIO_Init+0x38>)
    f48c:	201f      	movs	r0, #31
    f48e:	4798      	blx	r3
    f490:	4c0b      	ldr	r4, [pc, #44]	; (f4c0 <RADIO_Init+0x3c>)
    f492:	490c      	ldr	r1, [pc, #48]	; (f4c4 <RADIO_Init+0x40>)
    f494:	2001      	movs	r0, #1
    f496:	47a0      	blx	r4
    f498:	490b      	ldr	r1, [pc, #44]	; (f4c8 <RADIO_Init+0x44>)
    f49a:	2002      	movs	r0, #2
    f49c:	47a0      	blx	r4
    f49e:	490b      	ldr	r1, [pc, #44]	; (f4cc <RADIO_Init+0x48>)
    f4a0:	2004      	movs	r0, #4
    f4a2:	47a0      	blx	r4
    f4a4:	490a      	ldr	r1, [pc, #40]	; (f4d0 <RADIO_Init+0x4c>)
    f4a6:	2008      	movs	r0, #8
    f4a8:	47a0      	blx	r4
    f4aa:	490a      	ldr	r1, [pc, #40]	; (f4d4 <RADIO_Init+0x50>)
    f4ac:	2010      	movs	r0, #16
    f4ae:	47a0      	blx	r4
    f4b0:	4909      	ldr	r1, [pc, #36]	; (f4d8 <RADIO_Init+0x54>)
    f4b2:	2020      	movs	r0, #32
    f4b4:	47a0      	blx	r4
    f4b6:	bd10      	pop	{r4, pc}
    f4b8:	000103a5 	.word	0x000103a5
    f4bc:	0000fba9 	.word	0x0000fba9
    f4c0:	00003261 	.word	0x00003261
    f4c4:	0000f935 	.word	0x0000f935
    f4c8:	0000f9ad 	.word	0x0000f9ad
    f4cc:	0000fa1d 	.word	0x0000fa1d
    f4d0:	0000fa6d 	.word	0x0000fa6d
    f4d4:	0000fa95 	.word	0x0000fa95
    f4d8:	0000fabd 	.word	0x0000fabd

0000f4dc <Radio_WriteFrequency>:
    f4dc:	b570      	push	{r4, r5, r6, lr}
    f4de:	490d      	ldr	r1, [pc, #52]	; (f514 <Radio_WriteFrequency+0x38>)
    f4e0:	4d0d      	ldr	r5, [pc, #52]	; (f518 <Radio_WriteFrequency+0x3c>)
    f4e2:	0006      	movs	r6, r0
    f4e4:	47a8      	blx	r5
    f4e6:	4b0d      	ldr	r3, [pc, #52]	; (f51c <Radio_WriteFrequency+0x40>)
    f4e8:	0004      	movs	r4, r0
    f4ea:	490a      	ldr	r1, [pc, #40]	; (f514 <Radio_WriteFrequency+0x38>)
    f4ec:	0030      	movs	r0, r6
    f4ee:	4798      	blx	r3
    f4f0:	0208      	lsls	r0, r1, #8
    f4f2:	4908      	ldr	r1, [pc, #32]	; (f514 <Radio_WriteFrequency+0x38>)
    f4f4:	47a8      	blx	r5
    f4f6:	0224      	lsls	r4, r4, #8
    f4f8:	1904      	adds	r4, r0, r4
    f4fa:	0c21      	lsrs	r1, r4, #16
    f4fc:	4d08      	ldr	r5, [pc, #32]	; (f520 <Radio_WriteFrequency+0x44>)
    f4fe:	b2c9      	uxtb	r1, r1
    f500:	2006      	movs	r0, #6
    f502:	47a8      	blx	r5
    f504:	0a21      	lsrs	r1, r4, #8
    f506:	b2c9      	uxtb	r1, r1
    f508:	2007      	movs	r0, #7
    f50a:	47a8      	blx	r5
    f50c:	b2e1      	uxtb	r1, r4
    f50e:	2008      	movs	r0, #8
    f510:	47a8      	blx	r5
    f512:	bd70      	pop	{r4, r5, r6, pc}
    f514:	00003d09 	.word	0x00003d09
    f518:	00010c05 	.word	0x00010c05
    f51c:	00010d11 	.word	0x00010d11
    f520:	0000318d 	.word	0x0000318d

0000f524 <Radio_WriteConfiguration>:
    f524:	b5f0      	push	{r4, r5, r6, r7, lr}
    f526:	4cb0      	ldr	r4, [pc, #704]	; (f7e8 <Radio_WriteConfiguration+0x2c4>)
    f528:	2200      	movs	r2, #0
    f52a:	0023      	movs	r3, r4
    f52c:	b085      	sub	sp, #20
    f52e:	9002      	str	r0, [sp, #8]
    f530:	3334      	adds	r3, #52	; 0x34
    f532:	0010      	movs	r0, r2
    f534:	7819      	ldrb	r1, [r3, #0]
    f536:	4bad      	ldr	r3, [pc, #692]	; (f7ec <Radio_WriteConfiguration+0x2c8>)
    f538:	4798      	blx	r3
    f53a:	4bad      	ldr	r3, [pc, #692]	; (f7f0 <Radio_WriteConfiguration+0x2cc>)
    f53c:	6820      	ldr	r0, [r4, #0]
    f53e:	4798      	blx	r3
    f540:	1ce3      	adds	r3, r4, #3
    f542:	1d62      	adds	r2, r4, #5
    f544:	7fdb      	ldrb	r3, [r3, #31]
    f546:	7fd2      	ldrb	r2, [r2, #31]
    f548:	b25b      	sxtb	r3, r3
    f54a:	4eaa      	ldr	r6, [pc, #680]	; (f7f4 <Radio_WriteConfiguration+0x2d0>)
    f54c:	4daa      	ldr	r5, [pc, #680]	; (f7f8 <Radio_WriteConfiguration+0x2d4>)
    f54e:	2a00      	cmp	r2, #0
    f550:	d000      	beq.n	f554 <Radio_WriteConfiguration+0x30>
    f552:	e0fc      	b.n	f74e <Radio_WriteConfiguration+0x22a>
    f554:	1c1f      	adds	r7, r3, #0
    f556:	2b0f      	cmp	r3, #15
    f558:	dc00      	bgt.n	f55c <Radio_WriteConfiguration+0x38>
    f55a:	e0ec      	b.n	f736 <Radio_WriteConfiguration+0x212>
    f55c:	270f      	movs	r7, #15
    f55e:	b27b      	sxtb	r3, r7
    f560:	204d      	movs	r0, #77	; 0x4d
    f562:	9301      	str	r3, [sp, #4]
    f564:	47b0      	blx	r6
    f566:	21f8      	movs	r1, #248	; 0xf8
    f568:	4008      	ands	r0, r1
    f56a:	39f4      	subs	r1, #244	; 0xf4
    f56c:	4301      	orrs	r1, r0
    f56e:	204d      	movs	r0, #77	; 0x4d
    f570:	47a8      	blx	r5
    f572:	b27b      	sxtb	r3, r7
    f574:	2b00      	cmp	r3, #0
    f576:	db00      	blt.n	f57a <Radio_WriteConfiguration+0x56>
    f578:	e0e4      	b.n	f744 <Radio_WriteConfiguration+0x220>
    f57a:	3703      	adds	r7, #3
    f57c:	b2f9      	uxtb	r1, r7
    f57e:	2720      	movs	r7, #32
    f580:	4339      	orrs	r1, r7
    f582:	2009      	movs	r0, #9
    f584:	47a8      	blx	r5
    f586:	0023      	movs	r3, r4
    f588:	3334      	adds	r3, #52	; 0x34
    f58a:	781f      	ldrb	r7, [r3, #0]
    f58c:	2f01      	cmp	r7, #1
    f58e:	d000      	beq.n	f592 <Radio_WriteConfiguration+0x6e>
    f590:	e144      	b.n	f81c <Radio_WriteConfiguration+0x2f8>
    f592:	7e21      	ldrb	r1, [r4, #24]
    f594:	2039      	movs	r0, #57	; 0x39
    f596:	47a8      	blx	r5
    f598:	4b98      	ldr	r3, [pc, #608]	; (f7fc <Radio_WriteConfiguration+0x2d8>)
    f59a:	201d      	movs	r0, #29
    f59c:	7819      	ldrb	r1, [r3, #0]
    f59e:	0023      	movs	r3, r4
    f5a0:	3333      	adds	r3, #51	; 0x33
    f5a2:	781b      	ldrb	r3, [r3, #0]
    f5a4:	0109      	lsls	r1, r1, #4
    f5a6:	005b      	lsls	r3, r3, #1
    f5a8:	4319      	orrs	r1, r3
    f5aa:	1de3      	adds	r3, r4, #7
    f5ac:	7fdb      	ldrb	r3, [r3, #31]
    f5ae:	401f      	ands	r7, r3
    f5b0:	4339      	orrs	r1, r7
    f5b2:	b2c9      	uxtb	r1, r1
    f5b4:	47a8      	blx	r5
    f5b6:	1d23      	adds	r3, r4, #4
    f5b8:	7fd9      	ldrb	r1, [r3, #31]
    f5ba:	2304      	movs	r3, #4
    f5bc:	0089      	lsls	r1, r1, #2
    f5be:	4019      	ands	r1, r3
    f5c0:	0023      	movs	r3, r4
    f5c2:	3335      	adds	r3, #53	; 0x35
    f5c4:	781b      	ldrb	r3, [r3, #0]
    f5c6:	201e      	movs	r0, #30
    f5c8:	011b      	lsls	r3, r3, #4
    f5ca:	4319      	orrs	r1, r3
    f5cc:	9b02      	ldr	r3, [sp, #8]
    f5ce:	059b      	lsls	r3, r3, #22
    f5d0:	0f9b      	lsrs	r3, r3, #30
    f5d2:	4319      	orrs	r1, r3
    f5d4:	b2c9      	uxtb	r1, r1
    f5d6:	47a8      	blx	r5
    f5d8:	2300      	movs	r3, #0
    f5da:	8ae1      	ldrh	r1, [r4, #22]
    f5dc:	4299      	cmp	r1, r3
    f5de:	d011      	beq.n	f604 <Radio_WriteConfiguration+0xe0>
    f5e0:	4a86      	ldr	r2, [pc, #536]	; (f7fc <Radio_WriteConfiguration+0x2d8>)
    f5e2:	7812      	ldrb	r2, [r2, #0]
    f5e4:	2a08      	cmp	r2, #8
    f5e6:	d100      	bne.n	f5ea <Radio_WriteConfiguration+0xc6>
    f5e8:	e0e4      	b.n	f7b4 <Radio_WriteConfiguration+0x290>
    f5ea:	2a09      	cmp	r2, #9
    f5ec:	d100      	bne.n	f5f0 <Radio_WriteConfiguration+0xcc>
    f5ee:	e0e3      	b.n	f7b8 <Radio_WriteConfiguration+0x294>
    f5f0:	2a07      	cmp	r2, #7
    f5f2:	d000      	beq.n	f5f6 <Radio_WriteConfiguration+0xd2>
    f5f4:	e0e3      	b.n	f7be <Radio_WriteConfiguration+0x29a>
    f5f6:	337d      	adds	r3, #125	; 0x7d
    f5f8:	4359      	muls	r1, r3
    f5fa:	0023      	movs	r3, r4
    f5fc:	3335      	adds	r3, #53	; 0x35
    f5fe:	781b      	ldrb	r3, [r3, #0]
    f600:	40d9      	lsrs	r1, r3
    f602:	000b      	movs	r3, r1
    f604:	b2d9      	uxtb	r1, r3
    f606:	2024      	movs	r0, #36	; 0x24
    f608:	4d7b      	ldr	r5, [pc, #492]	; (f7f8 <Radio_WriteConfiguration+0x2d4>)
    f60a:	47a8      	blx	r5
    f60c:	466b      	mov	r3, sp
    f60e:	201f      	movs	r0, #31
    f610:	7a19      	ldrb	r1, [r3, #8]
    f612:	47a8      	blx	r5
    f614:	2026      	movs	r0, #38	; 0x26
    f616:	47b0      	blx	r6
    f618:	0023      	movs	r3, r4
    f61a:	3335      	adds	r3, #53	; 0x35
    f61c:	781b      	ldrb	r3, [r3, #0]
    f61e:	2b0c      	cmp	r3, #12
    f620:	d105      	bne.n	f62e <Radio_WriteConfiguration+0x10a>
    f622:	0023      	movs	r3, r4
    f624:	3336      	adds	r3, #54	; 0x36
    f626:	781b      	ldrb	r3, [r3, #0]
    f628:	3b07      	subs	r3, #7
    f62a:	2b01      	cmp	r3, #1
    f62c:	d906      	bls.n	f63c <Radio_WriteConfiguration+0x118>
    f62e:	6b62      	ldr	r2, [r4, #52]	; 0x34
    f630:	4b73      	ldr	r3, [pc, #460]	; (f800 <Radio_WriteConfiguration+0x2dc>)
    f632:	4013      	ands	r3, r2
    f634:	4a73      	ldr	r2, [pc, #460]	; (f804 <Radio_WriteConfiguration+0x2e0>)
    f636:	4293      	cmp	r3, r2
    f638:	d000      	beq.n	f63c <Radio_WriteConfiguration+0x118>
    f63a:	e0c2      	b.n	f7c2 <Radio_WriteConfiguration+0x29e>
    f63c:	2108      	movs	r1, #8
    f63e:	4308      	orrs	r0, r1
    f640:	b2c0      	uxtb	r0, r0
    f642:	2104      	movs	r1, #4
    f644:	4301      	orrs	r1, r0
    f646:	2026      	movs	r0, #38	; 0x26
    f648:	47a8      	blx	r5
    f64a:	2031      	movs	r0, #49	; 0x31
    f64c:	47b0      	blx	r6
    f64e:	21f8      	movs	r1, #248	; 0xf8
    f650:	4008      	ands	r0, r1
    f652:	39f5      	subs	r1, #245	; 0xf5
    f654:	4301      	orrs	r1, r0
    f656:	2031      	movs	r0, #49	; 0x31
    f658:	47a8      	blx	r5
    f65a:	210a      	movs	r1, #10
    f65c:	2037      	movs	r0, #55	; 0x37
    f65e:	47a8      	blx	r5
    f660:	0023      	movs	r3, r4
    f662:	3331      	adds	r3, #49	; 0x31
    f664:	781b      	ldrb	r3, [r3, #0]
    f666:	2b12      	cmp	r3, #18
    f668:	d11e      	bne.n	f6a8 <Radio_WriteConfiguration+0x184>
    f66a:	0023      	movs	r3, r4
    f66c:	3336      	adds	r3, #54	; 0x36
    f66e:	781b      	ldrb	r3, [r3, #0]
    f670:	3b07      	subs	r3, #7
    f672:	2b01      	cmp	r3, #1
    f674:	d80b      	bhi.n	f68e <Radio_WriteConfiguration+0x16a>
    f676:	2031      	movs	r0, #49	; 0x31
    f678:	47b0      	blx	r6
    f67a:	217f      	movs	r1, #127	; 0x7f
    f67c:	4001      	ands	r1, r0
    f67e:	2031      	movs	r0, #49	; 0x31
    f680:	47a8      	blx	r5
    f682:	2140      	movs	r1, #64	; 0x40
    f684:	202f      	movs	r0, #47	; 0x2f
    f686:	47a8      	blx	r5
    f688:	2100      	movs	r1, #0
    f68a:	2030      	movs	r0, #48	; 0x30
    f68c:	47a8      	blx	r5
    f68e:	0023      	movs	r3, r4
    f690:	3336      	adds	r3, #54	; 0x36
    f692:	781b      	ldrb	r3, [r3, #0]
    f694:	2b09      	cmp	r3, #9
    f696:	d107      	bne.n	f6a8 <Radio_WriteConfiguration+0x184>
    f698:	2031      	movs	r0, #49	; 0x31
    f69a:	47b0      	blx	r6
    f69c:	2180      	movs	r1, #128	; 0x80
    f69e:	4249      	negs	r1, r1
    f6a0:	4301      	orrs	r1, r0
    f6a2:	b2c9      	uxtb	r1, r1
    f6a4:	2031      	movs	r0, #49	; 0x31
    f6a6:	47a8      	blx	r5
    f6a8:	2033      	movs	r0, #51	; 0x33
    f6aa:	47b0      	blx	r6
    f6ac:	1da3      	adds	r3, r4, #6
    f6ae:	7fd9      	ldrb	r1, [r3, #31]
    f6b0:	2340      	movs	r3, #64	; 0x40
    f6b2:	0189      	lsls	r1, r1, #6
    f6b4:	4398      	bics	r0, r3
    f6b6:	4019      	ands	r1, r3
    f6b8:	4301      	orrs	r1, r0
    f6ba:	b2c9      	uxtb	r1, r1
    f6bc:	2033      	movs	r0, #51	; 0x33
    f6be:	47a8      	blx	r5
    f6c0:	8aa1      	ldrh	r1, [r4, #20]
    f6c2:	2020      	movs	r0, #32
    f6c4:	0a09      	lsrs	r1, r1, #8
    f6c6:	47a8      	blx	r5
    f6c8:	7d21      	ldrb	r1, [r4, #20]
    f6ca:	2021      	movs	r0, #33	; 0x21
    f6cc:	47a8      	blx	r5
    f6ce:	2100      	movs	r1, #0
    f6d0:	200d      	movs	r0, #13
    f6d2:	47a8      	blx	r5
    f6d4:	2100      	movs	r1, #0
    f6d6:	200e      	movs	r0, #14
    f6d8:	47a8      	blx	r5
    f6da:	2100      	movs	r1, #0
    f6dc:	200f      	movs	r0, #15
    f6de:	47a8      	blx	r5
    f6e0:	0023      	movs	r3, r4
    f6e2:	3331      	adds	r3, #49	; 0x31
    f6e4:	781b      	ldrb	r3, [r3, #0]
    f6e6:	2b12      	cmp	r3, #18
    f6e8:	d120      	bne.n	f72c <Radio_WriteConfiguration+0x208>
    f6ea:	0023      	movs	r3, r4
    f6ec:	3336      	adds	r3, #54	; 0x36
    f6ee:	781b      	ldrb	r3, [r3, #0]
    f6f0:	2b09      	cmp	r3, #9
    f6f2:	d000      	beq.n	f6f6 <Radio_WriteConfiguration+0x1d2>
    f6f4:	e072      	b.n	f7dc <Radio_WriteConfiguration+0x2b8>
    f6f6:	4a44      	ldr	r2, [pc, #272]	; (f808 <Radio_WriteConfiguration+0x2e4>)
    f6f8:	6823      	ldr	r3, [r4, #0]
    f6fa:	1899      	adds	r1, r3, r2
    f6fc:	4a43      	ldr	r2, [pc, #268]	; (f80c <Radio_WriteConfiguration+0x2e8>)
    f6fe:	4291      	cmp	r1, r2
    f700:	d862      	bhi.n	f7c8 <Radio_WriteConfiguration+0x2a4>
    f702:	2102      	movs	r1, #2
    f704:	2036      	movs	r0, #54	; 0x36
    f706:	47a8      	blx	r5
    f708:	2164      	movs	r1, #100	; 0x64
    f70a:	203a      	movs	r0, #58	; 0x3a
    f70c:	47a8      	blx	r5
    f70e:	0023      	movs	r3, r4
    f710:	3336      	adds	r3, #54	; 0x36
    f712:	781b      	ldrb	r3, [r3, #0]
    f714:	2165      	movs	r1, #101	; 0x65
    f716:	203a      	movs	r0, #58	; 0x3a
    f718:	2b09      	cmp	r3, #9
    f71a:	d162      	bne.n	f7e2 <Radio_WriteConfiguration+0x2be>
    f71c:	3406      	adds	r4, #6
    f71e:	7fe3      	ldrb	r3, [r4, #31]
    f720:	2b01      	cmp	r3, #1
    f722:	d15e      	bne.n	f7e2 <Radio_WriteConfiguration+0x2be>
    f724:	47a8      	blx	r5
    f726:	2119      	movs	r1, #25
    f728:	203b      	movs	r0, #59	; 0x3b
    f72a:	47a8      	blx	r5
    f72c:	21ff      	movs	r1, #255	; 0xff
    f72e:	2012      	movs	r0, #18
    f730:	47a8      	blx	r5
    f732:	b005      	add	sp, #20
    f734:	bdf0      	pop	{r4, r5, r6, r7, pc}
    f736:	b25b      	sxtb	r3, r3
    f738:	3303      	adds	r3, #3
    f73a:	db00      	blt.n	f73e <Radio_WriteConfiguration+0x21a>
    f73c:	e70f      	b.n	f55e <Radio_WriteConfiguration+0x3a>
    f73e:	4b34      	ldr	r3, [pc, #208]	; (f810 <Radio_WriteConfiguration+0x2ec>)
    f740:	781f      	ldrb	r7, [r3, #0]
    f742:	e70c      	b.n	f55e <Radio_WriteConfiguration+0x3a>
    f744:	2170      	movs	r1, #112	; 0x70
    f746:	9b01      	ldr	r3, [sp, #4]
    f748:	4319      	orrs	r1, r3
    f74a:	b2c9      	uxtb	r1, r1
    f74c:	e719      	b.n	f582 <Radio_WriteConfiguration+0x5e>
    f74e:	2b01      	cmp	r3, #1
    f750:	dd07      	ble.n	f762 <Radio_WriteConfiguration+0x23e>
    f752:	2714      	movs	r7, #20
    f754:	2b13      	cmp	r3, #19
    f756:	dc06      	bgt.n	f766 <Radio_WriteConfiguration+0x242>
    f758:	1c1f      	adds	r7, r3, #0
    f75a:	2b11      	cmp	r3, #17
    f75c:	dd02      	ble.n	f764 <Radio_WriteConfiguration+0x240>
    f75e:	2711      	movs	r7, #17
    f760:	e000      	b.n	f764 <Radio_WriteConfiguration+0x240>
    f762:	2702      	movs	r7, #2
    f764:	b27f      	sxtb	r7, r7
    f766:	200b      	movs	r0, #11
    f768:	47b0      	blx	r6
    f76a:	9003      	str	r0, [sp, #12]
    f76c:	204d      	movs	r0, #77	; 0x4d
    f76e:	47b0      	blx	r6
    f770:	2307      	movs	r3, #7
    f772:	4398      	bics	r0, r3
    f774:	b2c1      	uxtb	r1, r0
    f776:	2f14      	cmp	r7, #20
    f778:	d112      	bne.n	f7a0 <Radio_WriteConfiguration+0x27c>
    f77a:	4319      	orrs	r1, r3
    f77c:	9b03      	ldr	r3, [sp, #12]
    f77e:	37cb      	adds	r7, #203	; 0xcb
    f780:	403b      	ands	r3, r7
    f782:	001f      	movs	r7, r3
    f784:	230f      	movs	r3, #15
    f786:	9301      	str	r3, [sp, #4]
    f788:	204d      	movs	r0, #77	; 0x4d
    f78a:	47a8      	blx	r5
    f78c:	2180      	movs	r1, #128	; 0x80
    f78e:	9b01      	ldr	r3, [sp, #4]
    f790:	4249      	negs	r1, r1
    f792:	4319      	orrs	r1, r3
    f794:	b2c9      	uxtb	r1, r1
    f796:	2009      	movs	r0, #9
    f798:	47a8      	blx	r5
    f79a:	0039      	movs	r1, r7
    f79c:	200b      	movs	r0, #11
    f79e:	e6f1      	b.n	f584 <Radio_WriteConfiguration+0x60>
    f7a0:	3f02      	subs	r7, #2
    f7a2:	b27b      	sxtb	r3, r7
    f7a4:	2720      	movs	r7, #32
    f7a6:	2004      	movs	r0, #4
    f7a8:	9301      	str	r3, [sp, #4]
    f7aa:	9b03      	ldr	r3, [sp, #12]
    f7ac:	4301      	orrs	r1, r0
    f7ae:	431f      	orrs	r7, r3
    f7b0:	b2ff      	uxtb	r7, r7
    f7b2:	e7e9      	b.n	f788 <Radio_WriteConfiguration+0x264>
    f7b4:	23fa      	movs	r3, #250	; 0xfa
    f7b6:	e71f      	b.n	f5f8 <Radio_WriteConfiguration+0xd4>
    f7b8:	23fa      	movs	r3, #250	; 0xfa
    f7ba:	005b      	lsls	r3, r3, #1
    f7bc:	e71c      	b.n	f5f8 <Radio_WriteConfiguration+0xd4>
    f7be:	0019      	movs	r1, r3
    f7c0:	e71b      	b.n	f5fa <Radio_WriteConfiguration+0xd6>
    f7c2:	21f7      	movs	r1, #247	; 0xf7
    f7c4:	4008      	ands	r0, r1
    f7c6:	e73c      	b.n	f642 <Radio_WriteConfiguration+0x11e>
    f7c8:	4a12      	ldr	r2, [pc, #72]	; (f814 <Radio_WriteConfiguration+0x2f0>)
    f7ca:	189b      	adds	r3, r3, r2
    f7cc:	4a12      	ldr	r2, [pc, #72]	; (f818 <Radio_WriteConfiguration+0x2f4>)
    f7ce:	4293      	cmp	r3, r2
    f7d0:	d804      	bhi.n	f7dc <Radio_WriteConfiguration+0x2b8>
    f7d2:	2102      	movs	r1, #2
    f7d4:	2036      	movs	r0, #54	; 0x36
    f7d6:	47a8      	blx	r5
    f7d8:	217f      	movs	r1, #127	; 0x7f
    f7da:	e796      	b.n	f70a <Radio_WriteConfiguration+0x1e6>
    f7dc:	2103      	movs	r1, #3
    f7de:	2036      	movs	r0, #54	; 0x36
    f7e0:	e794      	b.n	f70c <Radio_WriteConfiguration+0x1e8>
    f7e2:	47a8      	blx	r5
    f7e4:	211d      	movs	r1, #29
    f7e6:	e79f      	b.n	f728 <Radio_WriteConfiguration+0x204>
    f7e8:	20001860 	.word	0x20001860
    f7ec:	00009519 	.word	0x00009519
    f7f0:	0000f4dd 	.word	0x0000f4dd
    f7f4:	000031b5 	.word	0x000031b5
    f7f8:	0000318d 	.word	0x0000318d
    f7fc:	20001896 	.word	0x20001896
    f800:	00ffff00 	.word	0x00ffff00
    f804:	00070b00 	.word	0x00070b00
    f808:	cc9eec80 	.word	0xcc9eec80
    f80c:	096ae380 	.word	0x096ae380
    f810:	0001bb24 	.word	0x0001bb24
    f814:	e78fe580 	.word	0xe78fe580
    f818:	06dac2c0 	.word	0x06dac2c0
    f81c:	6863      	ldr	r3, [r4, #4]
    f81e:	492c      	ldr	r1, [pc, #176]	; (f8d0 <Radio_WriteConfiguration+0x3ac>)
    f820:	0218      	lsls	r0, r3, #8
    f822:	4b2c      	ldr	r3, [pc, #176]	; (f8d4 <Radio_WriteConfiguration+0x3b0>)
    f824:	4798      	blx	r3
    f826:	0007      	movs	r7, r0
    f828:	0a01      	lsrs	r1, r0, #8
    f82a:	b2c9      	uxtb	r1, r1
    f82c:	2004      	movs	r0, #4
    f82e:	47a8      	blx	r5
    f830:	b2f9      	uxtb	r1, r7
    f832:	2005      	movs	r0, #5
    f834:	47a8      	blx	r5
    f836:	4b27      	ldr	r3, [pc, #156]	; (f8d4 <Radio_WriteConfiguration+0x3b0>)
    f838:	68a1      	ldr	r1, [r4, #8]
    f83a:	4827      	ldr	r0, [pc, #156]	; (f8d8 <Radio_WriteConfiguration+0x3b4>)
    f83c:	4798      	blx	r3
    f83e:	0007      	movs	r7, r0
    f840:	0a01      	lsrs	r1, r0, #8
    f842:	b2c9      	uxtb	r1, r1
    f844:	2002      	movs	r0, #2
    f846:	47a8      	blx	r5
    f848:	b2f9      	uxtb	r1, r7
    f84a:	2003      	movs	r0, #3
    f84c:	47a8      	blx	r5
    f84e:	2100      	movs	r1, #0
    f850:	205d      	movs	r0, #93	; 0x5d
    f852:	47a8      	blx	r5
    f854:	8aa1      	ldrh	r1, [r4, #20]
    f856:	2025      	movs	r0, #37	; 0x25
    f858:	0a09      	lsrs	r1, r1, #8
    f85a:	47a8      	blx	r5
    f85c:	7d21      	ldrb	r1, [r4, #20]
    f85e:	2026      	movs	r0, #38	; 0x26
    f860:	47a8      	blx	r5
    f862:	219e      	movs	r1, #158	; 0x9e
    f864:	200d      	movs	r0, #13
    f866:	47a8      	blx	r5
    f868:	21a0      	movs	r1, #160	; 0xa0
    f86a:	2035      	movs	r0, #53	; 0x35
    f86c:	47a8      	blx	r5
    f86e:	200a      	movs	r0, #10
    f870:	47b0      	blx	r6
    f872:	0023      	movs	r3, r4
    f874:	3337      	adds	r3, #55	; 0x37
    f876:	7819      	ldrb	r1, [r3, #0]
    f878:	2360      	movs	r3, #96	; 0x60
    f87a:	0149      	lsls	r1, r1, #5
    f87c:	4398      	bics	r0, r3
    f87e:	4301      	orrs	r1, r0
    f880:	b2c9      	uxtb	r1, r1
    f882:	200a      	movs	r0, #10
    f884:	47a8      	blx	r5
    f886:	1d23      	adds	r3, r4, #4
    f888:	7fdb      	ldrb	r3, [r3, #31]
    f88a:	21c0      	movs	r1, #192	; 0xc0
    f88c:	2b00      	cmp	r3, #0
    f88e:	d000      	beq.n	f892 <Radio_WriteConfiguration+0x36e>
    f890:	3110      	adds	r1, #16
    f892:	2030      	movs	r0, #48	; 0x30
    f894:	47a8      	blx	r5
    f896:	2600      	movs	r6, #0
    f898:	1ca3      	adds	r3, r4, #2
    f89a:	7fd9      	ldrb	r1, [r3, #31]
    f89c:	428e      	cmp	r6, r1
    f89e:	d30d      	bcc.n	f8bc <Radio_WriteConfiguration+0x398>
    f8a0:	2900      	cmp	r1, #0
    f8a2:	d003      	beq.n	f8ac <Radio_WriteConfiguration+0x388>
    f8a4:	2310      	movs	r3, #16
    f8a6:	3901      	subs	r1, #1
    f8a8:	4319      	orrs	r1, r3
    f8aa:	b2c9      	uxtb	r1, r1
    f8ac:	2027      	movs	r0, #39	; 0x27
    f8ae:	47a8      	blx	r5
    f8b0:	21ff      	movs	r1, #255	; 0xff
    f8b2:	203e      	movs	r0, #62	; 0x3e
    f8b4:	47a8      	blx	r5
    f8b6:	21ff      	movs	r1, #255	; 0xff
    f8b8:	203f      	movs	r0, #63	; 0x3f
    f8ba:	e739      	b.n	f730 <Radio_WriteConfiguration+0x20c>
    f8bc:	0030      	movs	r0, r6
    f8be:	19a3      	adds	r3, r4, r6
    f8c0:	3028      	adds	r0, #40	; 0x28
    f8c2:	7e59      	ldrb	r1, [r3, #25]
    f8c4:	b2c0      	uxtb	r0, r0
    f8c6:	3601      	adds	r6, #1
    f8c8:	47a8      	blx	r5
    f8ca:	b2f6      	uxtb	r6, r6
    f8cc:	e7e4      	b.n	f898 <Radio_WriteConfiguration+0x374>
    f8ce:	46c0      	nop			; (mov r8, r8)
    f8d0:	00003d09 	.word	0x00003d09
    f8d4:	00010c05 	.word	0x00010c05
    f8d8:	01e84800 	.word	0x01e84800

0000f8dc <RADIO_getMappingAndOpmode>:
    f8dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    f8de:	0006      	movs	r6, r0
    f8e0:	4d06      	ldr	r5, [pc, #24]	; (f8fc <RADIO_getMappingAndOpmode+0x20>)
    f8e2:	2040      	movs	r0, #64	; 0x40
    f8e4:	001f      	movs	r7, r3
    f8e6:	0014      	movs	r4, r2
    f8e8:	9101      	str	r1, [sp, #4]
    f8ea:	47a8      	blx	r5
    f8ec:	4004      	ands	r4, r0
    f8ee:	413c      	asrs	r4, r7
    f8f0:	2001      	movs	r0, #1
    f8f2:	7034      	strb	r4, [r6, #0]
    f8f4:	47a8      	blx	r5
    f8f6:	9b01      	ldr	r3, [sp, #4]
    f8f8:	7018      	strb	r0, [r3, #0]
    f8fa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    f8fc:	000031b5 	.word	0x000031b5

0000f900 <RADIO_UnhandledInterrupt.part.0>:
    f900:	b510      	push	{r4, lr}
    f902:	21ff      	movs	r1, #255	; 0xff
    f904:	2012      	movs	r0, #18
    f906:	4b01      	ldr	r3, [pc, #4]	; (f90c <RADIO_UnhandledInterrupt.part.0+0xc>)
    f908:	4798      	blx	r3
    f90a:	bd10      	pop	{r4, pc}
    f90c:	0000318d 	.word	0x0000318d

0000f910 <RADIO_UnhandledInterrupt>:
    f910:	b510      	push	{r4, lr}
    f912:	2801      	cmp	r0, #1
    f914:	d102      	bne.n	f91c <RADIO_UnhandledInterrupt+0xc>
    f916:	4b05      	ldr	r3, [pc, #20]	; (f92c <RADIO_UnhandledInterrupt+0x1c>)
    f918:	4798      	blx	r3
    f91a:	bd10      	pop	{r4, pc}
    f91c:	21ff      	movs	r1, #255	; 0xff
    f91e:	203e      	movs	r0, #62	; 0x3e
    f920:	4c03      	ldr	r4, [pc, #12]	; (f930 <RADIO_UnhandledInterrupt+0x20>)
    f922:	47a0      	blx	r4
    f924:	21ff      	movs	r1, #255	; 0xff
    f926:	203f      	movs	r0, #63	; 0x3f
    f928:	47a0      	blx	r4
    f92a:	e7f6      	b.n	f91a <RADIO_UnhandledInterrupt+0xa>
    f92c:	0000f901 	.word	0x0000f901
    f930:	0000318d 	.word	0x0000318d

0000f934 <RADIO_DIO0>:
    f934:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f936:	466b      	mov	r3, sp
    f938:	1ddc      	adds	r4, r3, #7
    f93a:	1d9d      	adds	r5, r3, #6
    f93c:	22c0      	movs	r2, #192	; 0xc0
    f93e:	2306      	movs	r3, #6
    f940:	0028      	movs	r0, r5
    f942:	0021      	movs	r1, r4
    f944:	4e12      	ldr	r6, [pc, #72]	; (f990 <RADIO_DIO0+0x5c>)
    f946:	47b0      	blx	r6
    f948:	7823      	ldrb	r3, [r4, #0]
    f94a:	7828      	ldrb	r0, [r5, #0]
    f94c:	b25a      	sxtb	r2, r3
    f94e:	b2c0      	uxtb	r0, r0
    f950:	2a00      	cmp	r2, #0
    f952:	da0b      	bge.n	f96c <RADIO_DIO0+0x38>
    f954:	2800      	cmp	r0, #0
    f956:	d004      	beq.n	f962 <RADIO_DIO0+0x2e>
    f958:	2801      	cmp	r0, #1
    f95a:	d005      	beq.n	f968 <RADIO_DIO0+0x34>
    f95c:	4b0d      	ldr	r3, [pc, #52]	; (f994 <RADIO_DIO0+0x60>)
    f95e:	4798      	blx	r3
    f960:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f962:	4b0d      	ldr	r3, [pc, #52]	; (f998 <RADIO_DIO0+0x64>)
    f964:	4798      	blx	r3
    f966:	e7fb      	b.n	f960 <RADIO_DIO0+0x2c>
    f968:	4b0c      	ldr	r3, [pc, #48]	; (f99c <RADIO_DIO0+0x68>)
    f96a:	e7fb      	b.n	f964 <RADIO_DIO0+0x30>
    f96c:	2800      	cmp	r0, #0
    f96e:	d10a      	bne.n	f986 <RADIO_DIO0+0x52>
    f970:	2207      	movs	r2, #7
    f972:	4013      	ands	r3, r2
    f974:	7023      	strb	r3, [r4, #0]
    f976:	2b03      	cmp	r3, #3
    f978:	d101      	bne.n	f97e <RADIO_DIO0+0x4a>
    f97a:	4b09      	ldr	r3, [pc, #36]	; (f9a0 <RADIO_DIO0+0x6c>)
    f97c:	e7f2      	b.n	f964 <RADIO_DIO0+0x30>
    f97e:	2b05      	cmp	r3, #5
    f980:	d102      	bne.n	f988 <RADIO_DIO0+0x54>
    f982:	4b08      	ldr	r3, [pc, #32]	; (f9a4 <RADIO_DIO0+0x70>)
    f984:	e7ee      	b.n	f964 <RADIO_DIO0+0x30>
    f986:	2000      	movs	r0, #0
    f988:	4b07      	ldr	r3, [pc, #28]	; (f9a8 <RADIO_DIO0+0x74>)
    f98a:	4798      	blx	r3
    f98c:	e7e8      	b.n	f960 <RADIO_DIO0+0x2c>
    f98e:	46c0      	nop			; (mov r8, r8)
    f990:	0000f8dd 	.word	0x0000f8dd
    f994:	0000f901 	.word	0x0000f901
    f998:	000100b5 	.word	0x000100b5
    f99c:	0000ffc5 	.word	0x0000ffc5
    f9a0:	00010041 	.word	0x00010041
    f9a4:	00010131 	.word	0x00010131
    f9a8:	0000f911 	.word	0x0000f911

0000f9ac <RADIO_DIO1>:
    f9ac:	b573      	push	{r0, r1, r4, r5, r6, lr}
    f9ae:	466b      	mov	r3, sp
    f9b0:	1ddc      	adds	r4, r3, #7
    f9b2:	1d9d      	adds	r5, r3, #6
    f9b4:	2230      	movs	r2, #48	; 0x30
    f9b6:	2304      	movs	r3, #4
    f9b8:	0021      	movs	r1, r4
    f9ba:	0028      	movs	r0, r5
    f9bc:	4e11      	ldr	r6, [pc, #68]	; (fa04 <RADIO_DIO1+0x58>)
    f9be:	47b0      	blx	r6
    f9c0:	7822      	ldrb	r2, [r4, #0]
    f9c2:	782b      	ldrb	r3, [r5, #0]
    f9c4:	b251      	sxtb	r1, r2
    f9c6:	2900      	cmp	r1, #0
    f9c8:	da0c      	bge.n	f9e4 <RADIO_DIO1+0x38>
    f9ca:	b2db      	uxtb	r3, r3
    f9cc:	2b00      	cmp	r3, #0
    f9ce:	d004      	beq.n	f9da <RADIO_DIO1+0x2e>
    f9d0:	2b01      	cmp	r3, #1
    f9d2:	d005      	beq.n	f9e0 <RADIO_DIO1+0x34>
    f9d4:	4b0c      	ldr	r3, [pc, #48]	; (fa08 <RADIO_DIO1+0x5c>)
    f9d6:	4798      	blx	r3
    f9d8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    f9da:	4b0c      	ldr	r3, [pc, #48]	; (fa0c <RADIO_DIO1+0x60>)
    f9dc:	4798      	blx	r3
    f9de:	e7fb      	b.n	f9d8 <RADIO_DIO1+0x2c>
    f9e0:	4b0b      	ldr	r3, [pc, #44]	; (fa10 <RADIO_DIO1+0x64>)
    f9e2:	e7fb      	b.n	f9dc <RADIO_DIO1+0x30>
    f9e4:	2107      	movs	r1, #7
    f9e6:	b2db      	uxtb	r3, r3
    f9e8:	400a      	ands	r2, r1
    f9ea:	7022      	strb	r2, [r4, #0]
    f9ec:	2b00      	cmp	r3, #0
    f9ee:	d005      	beq.n	f9fc <RADIO_DIO1+0x50>
    f9f0:	2b01      	cmp	r3, #1
    f9f2:	d1f1      	bne.n	f9d8 <RADIO_DIO1+0x2c>
    f9f4:	2a03      	cmp	r2, #3
    f9f6:	d1ef      	bne.n	f9d8 <RADIO_DIO1+0x2c>
    f9f8:	4b06      	ldr	r3, [pc, #24]	; (fa14 <RADIO_DIO1+0x68>)
    f9fa:	e7ef      	b.n	f9dc <RADIO_DIO1+0x30>
    f9fc:	4b06      	ldr	r3, [pc, #24]	; (fa18 <RADIO_DIO1+0x6c>)
    f9fe:	2a05      	cmp	r2, #5
    fa00:	d1ea      	bne.n	f9d8 <RADIO_DIO1+0x2c>
    fa02:	e7eb      	b.n	f9dc <RADIO_DIO1+0x30>
    fa04:	0000f8dd 	.word	0x0000f8dd
    fa08:	0000f901 	.word	0x0000f901
    fa0c:	0000ff49 	.word	0x0000ff49
    fa10:	000095fd 	.word	0x000095fd
    fa14:	0000fd71 	.word	0x0000fd71
    fa18:	0000fcd5 	.word	0x0000fcd5

0000fa1c <RADIO_DIO2>:
    fa1c:	b573      	push	{r0, r1, r4, r5, r6, lr}
    fa1e:	466b      	mov	r3, sp
    fa20:	1ddc      	adds	r4, r3, #7
    fa22:	1d9d      	adds	r5, r3, #6
    fa24:	220c      	movs	r2, #12
    fa26:	2302      	movs	r3, #2
    fa28:	0021      	movs	r1, r4
    fa2a:	0028      	movs	r0, r5
    fa2c:	4e0b      	ldr	r6, [pc, #44]	; (fa5c <RADIO_DIO2+0x40>)
    fa2e:	47b0      	blx	r6
    fa30:	7823      	ldrb	r3, [r4, #0]
    fa32:	782a      	ldrb	r2, [r5, #0]
    fa34:	b259      	sxtb	r1, r3
    fa36:	2900      	cmp	r1, #0
    fa38:	da05      	bge.n	fa46 <RADIO_DIO2+0x2a>
    fa3a:	4b09      	ldr	r3, [pc, #36]	; (fa60 <RADIO_DIO2+0x44>)
    fa3c:	2a02      	cmp	r2, #2
    fa3e:	d90a      	bls.n	fa56 <RADIO_DIO2+0x3a>
    fa40:	4b08      	ldr	r3, [pc, #32]	; (fa64 <RADIO_DIO2+0x48>)
    fa42:	4798      	blx	r3
    fa44:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
    fa46:	2107      	movs	r1, #7
    fa48:	400b      	ands	r3, r1
    fa4a:	7023      	strb	r3, [r4, #0]
    fa4c:	2a03      	cmp	r2, #3
    fa4e:	d1f9      	bne.n	fa44 <RADIO_DIO2+0x28>
    fa50:	2b05      	cmp	r3, #5
    fa52:	d1f7      	bne.n	fa44 <RADIO_DIO2+0x28>
    fa54:	4b04      	ldr	r3, [pc, #16]	; (fa68 <RADIO_DIO2+0x4c>)
    fa56:	4798      	blx	r3
    fa58:	e7f4      	b.n	fa44 <RADIO_DIO2+0x28>
    fa5a:	46c0      	nop			; (mov r8, r8)
    fa5c:	0000f8dd 	.word	0x0000f8dd
    fa60:	000095fd 	.word	0x000095fd
    fa64:	0000f901 	.word	0x0000f901
    fa68:	0000fca5 	.word	0x0000fca5

0000fa6c <RADIO_DIO3>:
    fa6c:	b537      	push	{r0, r1, r2, r4, r5, lr}
    fa6e:	466b      	mov	r3, sp
    fa70:	4668      	mov	r0, sp
    fa72:	1ddc      	adds	r4, r3, #7
    fa74:	2203      	movs	r2, #3
    fa76:	2300      	movs	r3, #0
    fa78:	0021      	movs	r1, r4
    fa7a:	3006      	adds	r0, #6
    fa7c:	4d03      	ldr	r5, [pc, #12]	; (fa8c <RADIO_DIO3+0x20>)
    fa7e:	47a8      	blx	r5
    fa80:	7823      	ldrb	r3, [r4, #0]
    fa82:	2b7f      	cmp	r3, #127	; 0x7f
    fa84:	d901      	bls.n	fa8a <RADIO_DIO3+0x1e>
    fa86:	4b02      	ldr	r3, [pc, #8]	; (fa90 <RADIO_DIO3+0x24>)
    fa88:	4798      	blx	r3
    fa8a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    fa8c:	0000f8dd 	.word	0x0000f8dd
    fa90:	0000f901 	.word	0x0000f901

0000fa94 <RADIO_DIO4>:
    fa94:	b537      	push	{r0, r1, r2, r4, r5, lr}
    fa96:	466b      	mov	r3, sp
    fa98:	4668      	mov	r0, sp
    fa9a:	1ddc      	adds	r4, r3, #7
    fa9c:	2306      	movs	r3, #6
    fa9e:	22c0      	movs	r2, #192	; 0xc0
    faa0:	18c0      	adds	r0, r0, r3
    faa2:	0021      	movs	r1, r4
    faa4:	4d03      	ldr	r5, [pc, #12]	; (fab4 <RADIO_DIO4+0x20>)
    faa6:	47a8      	blx	r5
    faa8:	7823      	ldrb	r3, [r4, #0]
    faaa:	2b7f      	cmp	r3, #127	; 0x7f
    faac:	d901      	bls.n	fab2 <RADIO_DIO4+0x1e>
    faae:	4b02      	ldr	r3, [pc, #8]	; (fab8 <RADIO_DIO4+0x24>)
    fab0:	4798      	blx	r3
    fab2:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    fab4:	0000f8dd 	.word	0x0000f8dd
    fab8:	0000f901 	.word	0x0000f901

0000fabc <RADIO_DIO5>:
    fabc:	b537      	push	{r0, r1, r2, r4, r5, lr}
    fabe:	466b      	mov	r3, sp
    fac0:	4668      	mov	r0, sp
    fac2:	1ddc      	adds	r4, r3, #7
    fac4:	2230      	movs	r2, #48	; 0x30
    fac6:	2304      	movs	r3, #4
    fac8:	0021      	movs	r1, r4
    faca:	3006      	adds	r0, #6
    facc:	4d03      	ldr	r5, [pc, #12]	; (fadc <RADIO_DIO5+0x20>)
    face:	47a8      	blx	r5
    fad0:	7823      	ldrb	r3, [r4, #0]
    fad2:	2b7f      	cmp	r3, #127	; 0x7f
    fad4:	d901      	bls.n	fada <RADIO_DIO5+0x1e>
    fad6:	4b02      	ldr	r3, [pc, #8]	; (fae0 <RADIO_DIO5+0x24>)
    fad8:	4798      	blx	r3
    fada:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
    fadc:	0000f8dd 	.word	0x0000f8dd
    fae0:	0000f901 	.word	0x0000f901

0000fae4 <radioPostTask>:
    fae4:	b510      	push	{r4, lr}
    fae6:	0004      	movs	r4, r0
    fae8:	4b05      	ldr	r3, [pc, #20]	; (fb00 <radioPostTask+0x1c>)
    faea:	4798      	blx	r3
    faec:	4b05      	ldr	r3, [pc, #20]	; (fb04 <radioPostTask+0x20>)
    faee:	8818      	ldrh	r0, [r3, #0]
    faf0:	4320      	orrs	r0, r4
    faf2:	8018      	strh	r0, [r3, #0]
    faf4:	4b04      	ldr	r3, [pc, #16]	; (fb08 <radioPostTask+0x24>)
    faf6:	4798      	blx	r3
    faf8:	2002      	movs	r0, #2
    fafa:	4b04      	ldr	r3, [pc, #16]	; (fb0c <radioPostTask+0x28>)
    fafc:	4798      	blx	r3
    fafe:	bd10      	pop	{r4, pc}
    fb00:	000033ed 	.word	0x000033ed
    fb04:	2000109a 	.word	0x2000109a
    fb08:	000033f9 	.word	0x000033f9
    fb0c:	000094e1 	.word	0x000094e1

0000fb10 <radioClearTask>:
    fb10:	b510      	push	{r4, lr}
    fb12:	0004      	movs	r4, r0
    fb14:	4b04      	ldr	r3, [pc, #16]	; (fb28 <radioClearTask+0x18>)
    fb16:	4798      	blx	r3
    fb18:	4a04      	ldr	r2, [pc, #16]	; (fb2c <radioClearTask+0x1c>)
    fb1a:	8813      	ldrh	r3, [r2, #0]
    fb1c:	43a3      	bics	r3, r4
    fb1e:	8013      	strh	r3, [r2, #0]
    fb20:	4b03      	ldr	r3, [pc, #12]	; (fb30 <radioClearTask+0x20>)
    fb22:	4798      	blx	r3
    fb24:	bd10      	pop	{r4, pc}
    fb26:	46c0      	nop			; (mov r8, r8)
    fb28:	000033ed 	.word	0x000033ed
    fb2c:	2000109a 	.word	0x2000109a
    fb30:	000033f9 	.word	0x000033f9

0000fb34 <RADIO_TaskHandler>:
    fb34:	b570      	push	{r4, r5, r6, lr}
    fb36:	2400      	movs	r4, #0
    fb38:	4d10      	ldr	r5, [pc, #64]	; (fb7c <RADIO_TaskHandler+0x48>)
    fb3a:	2601      	movs	r6, #1
    fb3c:	882b      	ldrh	r3, [r5, #0]
    fb3e:	42a3      	cmp	r3, r4
    fb40:	d015      	beq.n	fb6e <RADIO_TaskHandler+0x3a>
    fb42:	882b      	ldrh	r3, [r5, #0]
    fb44:	4123      	asrs	r3, r4
    fb46:	4233      	tst	r3, r6
    fb48:	d013      	beq.n	fb72 <RADIO_TaskHandler+0x3e>
    fb4a:	40a6      	lsls	r6, r4
    fb4c:	4b0c      	ldr	r3, [pc, #48]	; (fb80 <RADIO_TaskHandler+0x4c>)
    fb4e:	4798      	blx	r3
    fb50:	882b      	ldrh	r3, [r5, #0]
    fb52:	00a4      	lsls	r4, r4, #2
    fb54:	43b3      	bics	r3, r6
    fb56:	802b      	strh	r3, [r5, #0]
    fb58:	4b0a      	ldr	r3, [pc, #40]	; (fb84 <RADIO_TaskHandler+0x50>)
    fb5a:	4798      	blx	r3
    fb5c:	4b0a      	ldr	r3, [pc, #40]	; (fb88 <RADIO_TaskHandler+0x54>)
    fb5e:	58e3      	ldr	r3, [r4, r3]
    fb60:	4798      	blx	r3
    fb62:	882b      	ldrh	r3, [r5, #0]
    fb64:	2b00      	cmp	r3, #0
    fb66:	d002      	beq.n	fb6e <RADIO_TaskHandler+0x3a>
    fb68:	2002      	movs	r0, #2
    fb6a:	4b08      	ldr	r3, [pc, #32]	; (fb8c <RADIO_TaskHandler+0x58>)
    fb6c:	4798      	blx	r3
    fb6e:	2000      	movs	r0, #0
    fb70:	bd70      	pop	{r4, r5, r6, pc}
    fb72:	3401      	adds	r4, #1
    fb74:	2c05      	cmp	r4, #5
    fb76:	d1e4      	bne.n	fb42 <RADIO_TaskHandler+0xe>
    fb78:	e7f9      	b.n	fb6e <RADIO_TaskHandler+0x3a>
    fb7a:	46c0      	nop			; (mov r8, r8)
    fb7c:	2000109a 	.word	0x2000109a
    fb80:	000033ed 	.word	0x000033ed
    fb84:	000033f9 	.word	0x000033f9
    fb88:	0001bb28 	.word	0x0001bb28
    fb8c:	000094e1 	.word	0x000094e1

0000fb90 <RadioSetState>:
    fb90:	4b01      	ldr	r3, [pc, #4]	; (fb98 <RadioSetState+0x8>)
    fb92:	7018      	strb	r0, [r3, #0]
    fb94:	4770      	bx	lr
    fb96:	46c0      	nop			; (mov r8, r8)
    fb98:	20001d8f 	.word	0x20001d8f

0000fb9c <RADIO_GetState>:
    fb9c:	4b01      	ldr	r3, [pc, #4]	; (fba4 <RADIO_GetState+0x8>)
    fb9e:	7818      	ldrb	r0, [r3, #0]
    fba0:	b2c0      	uxtb	r0, r0
    fba2:	4770      	bx	lr
    fba4:	20001d8f 	.word	0x20001d8f

0000fba8 <RADIO_SetCallbackBitmask>:
    fba8:	4a02      	ldr	r2, [pc, #8]	; (fbb4 <RADIO_SetCallbackBitmask+0xc>)
    fbaa:	7813      	ldrb	r3, [r2, #0]
    fbac:	4318      	orrs	r0, r3
    fbae:	7010      	strb	r0, [r2, #0]
    fbb0:	4770      	bx	lr
    fbb2:	46c0      	nop			; (mov r8, r8)
    fbb4:	20001d8e 	.word	0x20001d8e

0000fbb8 <RADIO_Transmit>:
    fbb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fbba:	4e12      	ldr	r6, [pc, #72]	; (fc04 <RADIO_Transmit+0x4c>)
    fbbc:	0007      	movs	r7, r0
    fbbe:	7833      	ldrb	r3, [r6, #0]
    fbc0:	2404      	movs	r4, #4
    fbc2:	2b01      	cmp	r3, #1
    fbc4:	d115      	bne.n	fbf2 <RADIO_Transmit+0x3a>
    fbc6:	4d10      	ldr	r5, [pc, #64]	; (fc08 <RADIO_Transmit+0x50>)
    fbc8:	002b      	movs	r3, r5
    fbca:	332f      	adds	r3, #47	; 0x2f
    fbcc:	7818      	ldrb	r0, [r3, #0]
    fbce:	4b0f      	ldr	r3, [pc, #60]	; (fc0c <RADIO_Transmit+0x54>)
    fbd0:	4798      	blx	r3
    fbd2:	783a      	ldrb	r2, [r7, #0]
    fbd4:	4b0e      	ldr	r3, [pc, #56]	; (fc10 <RADIO_Transmit+0x58>)
    fbd6:	3541      	adds	r5, #65	; 0x41
    fbd8:	701a      	strb	r2, [r3, #0]
    fbda:	4b0e      	ldr	r3, [pc, #56]	; (fc14 <RADIO_Transmit+0x5c>)
    fbdc:	687a      	ldr	r2, [r7, #4]
    fbde:	601a      	str	r2, [r3, #0]
    fbe0:	782d      	ldrb	r5, [r5, #0]
    fbe2:	4b0d      	ldr	r3, [pc, #52]	; (fc18 <RADIO_Transmit+0x60>)
    fbe4:	2d00      	cmp	r5, #0
    fbe6:	d006      	beq.n	fbf6 <RADIO_Transmit+0x3e>
    fbe8:	2203      	movs	r2, #3
    fbea:	2010      	movs	r0, #16
    fbec:	7032      	strb	r2, [r6, #0]
    fbee:	2400      	movs	r4, #0
    fbf0:	4798      	blx	r3
    fbf2:	0020      	movs	r0, r4
    fbf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fbf6:	2202      	movs	r2, #2
    fbf8:	0020      	movs	r0, r4
    fbfa:	7032      	strb	r2, [r6, #0]
    fbfc:	002c      	movs	r4, r5
    fbfe:	4798      	blx	r3
    fc00:	e7f7      	b.n	fbf2 <RADIO_Transmit+0x3a>
    fc02:	46c0      	nop			; (mov r8, r8)
    fc04:	20001d8f 	.word	0x20001d8f
    fc08:	20001860 	.word	0x20001860
    fc0c:	000091c1 	.word	0x000091c1
    fc10:	200010ac 	.word	0x200010ac
    fc14:	200010a8 	.word	0x200010a8
    fc18:	0000fae5 	.word	0x0000fae5

0000fc1c <Radio_FSKTxPayloadHandler>:
    fc1c:	b570      	push	{r4, r5, r6, lr}
    fc1e:	4b1c      	ldr	r3, [pc, #112]	; (fc90 <Radio_FSKTxPayloadHandler+0x74>)
    fc20:	000d      	movs	r5, r1
    fc22:	4798      	blx	r3
    fc24:	4c1b      	ldr	r4, [pc, #108]	; (fc94 <Radio_FSKTxPayloadHandler+0x78>)
    fc26:	3457      	adds	r4, #87	; 0x57
    fc28:	7820      	ldrb	r0, [r4, #0]
    fc2a:	b2c0      	uxtb	r0, r0
    fc2c:	2800      	cmp	r0, #0
    fc2e:	d112      	bne.n	fc56 <Radio_FSKTxPayloadHandler+0x3a>
    fc30:	2d00      	cmp	r5, #0
    fc32:	d007      	beq.n	fc44 <Radio_FSKTxPayloadHandler+0x28>
    fc34:	4918      	ldr	r1, [pc, #96]	; (fc98 <Radio_FSKTxPayloadHandler+0x7c>)
    fc36:	4b19      	ldr	r3, [pc, #100]	; (fc9c <Radio_FSKTxPayloadHandler+0x80>)
    fc38:	2d13      	cmp	r5, #19
    fc3a:	d806      	bhi.n	fc4a <Radio_FSKTxPayloadHandler+0x2e>
    fc3c:	002a      	movs	r2, r5
    fc3e:	6809      	ldr	r1, [r1, #0]
    fc40:	4798      	blx	r3
    fc42:	7025      	strb	r5, [r4, #0]
    fc44:	4b16      	ldr	r3, [pc, #88]	; (fca0 <Radio_FSKTxPayloadHandler+0x84>)
    fc46:	4798      	blx	r3
    fc48:	bd70      	pop	{r4, r5, r6, pc}
    fc4a:	2214      	movs	r2, #20
    fc4c:	6809      	ldr	r1, [r1, #0]
    fc4e:	4798      	blx	r3
    fc50:	2314      	movs	r3, #20
    fc52:	7023      	strb	r3, [r4, #0]
    fc54:	e7f6      	b.n	fc44 <Radio_FSKTxPayloadHandler+0x28>
    fc56:	7823      	ldrb	r3, [r4, #0]
    fc58:	429d      	cmp	r5, r3
    fc5a:	d0f3      	beq.n	fc44 <Radio_FSKTxPayloadHandler+0x28>
    fc5c:	7822      	ldrb	r2, [r4, #0]
    fc5e:	480e      	ldr	r0, [pc, #56]	; (fc98 <Radio_FSKTxPayloadHandler+0x7c>)
    fc60:	1aaa      	subs	r2, r5, r2
    fc62:	b2d2      	uxtb	r2, r2
    fc64:	4b0d      	ldr	r3, [pc, #52]	; (fc9c <Radio_FSKTxPayloadHandler+0x80>)
    fc66:	2a14      	cmp	r2, #20
    fc68:	d807      	bhi.n	fc7a <Radio_FSKTxPayloadHandler+0x5e>
    fc6a:	7826      	ldrb	r6, [r4, #0]
    fc6c:	7822      	ldrb	r2, [r4, #0]
    fc6e:	6801      	ldr	r1, [r0, #0]
    fc70:	1aaa      	subs	r2, r5, r2
    fc72:	b2d2      	uxtb	r2, r2
    fc74:	1989      	adds	r1, r1, r6
    fc76:	2000      	movs	r0, #0
    fc78:	e7e2      	b.n	fc40 <Radio_FSKTxPayloadHandler+0x24>
    fc7a:	7822      	ldrb	r2, [r4, #0]
    fc7c:	6801      	ldr	r1, [r0, #0]
    fc7e:	2000      	movs	r0, #0
    fc80:	1889      	adds	r1, r1, r2
    fc82:	2214      	movs	r2, #20
    fc84:	4798      	blx	r3
    fc86:	7823      	ldrb	r3, [r4, #0]
    fc88:	3314      	adds	r3, #20
    fc8a:	b2db      	uxtb	r3, r3
    fc8c:	e7e1      	b.n	fc52 <Radio_FSKTxPayloadHandler+0x36>
    fc8e:	46c0      	nop			; (mov r8, r8)
    fc90:	000001ad 	.word	0x000001ad
    fc94:	20001860 	.word	0x20001860
    fc98:	200010a8 	.word	0x200010a8
    fc9c:	000031e1 	.word	0x000031e1
    fca0:	000001ed 	.word	0x000001ed

0000fca4 <RADIO_FSKSyncAddr>:
    fca4:	4b08      	ldr	r3, [pc, #32]	; (fcc8 <RADIO_FSKSyncAddr+0x24>)
    fca6:	b510      	push	{r4, lr}
    fca8:	4798      	blx	r3
    fcaa:	4b08      	ldr	r3, [pc, #32]	; (fccc <RADIO_FSKSyncAddr+0x28>)
    fcac:	001a      	movs	r2, r3
    fcae:	3234      	adds	r2, #52	; 0x34
    fcb0:	7812      	ldrb	r2, [r2, #0]
    fcb2:	2a00      	cmp	r2, #0
    fcb4:	d104      	bne.n	fcc0 <RADIO_FSKSyncAddr+0x1c>
    fcb6:	0019      	movs	r1, r3
    fcb8:	3357      	adds	r3, #87	; 0x57
    fcba:	312c      	adds	r1, #44	; 0x2c
    fcbc:	700a      	strb	r2, [r1, #0]
    fcbe:	701a      	strb	r2, [r3, #0]
    fcc0:	4b03      	ldr	r3, [pc, #12]	; (fcd0 <RADIO_FSKSyncAddr+0x2c>)
    fcc2:	4798      	blx	r3
    fcc4:	bd10      	pop	{r4, pc}
    fcc6:	46c0      	nop			; (mov r8, r8)
    fcc8:	000001ad 	.word	0x000001ad
    fccc:	20001860 	.word	0x20001860
    fcd0:	000001ed 	.word	0x000001ed

0000fcd4 <RADIO_FSKFifoLevel>:
    fcd4:	b570      	push	{r4, r5, r6, lr}
    fcd6:	4b22      	ldr	r3, [pc, #136]	; (fd60 <RADIO_FSKFifoLevel+0x8c>)
    fcd8:	4798      	blx	r3
    fcda:	4d22      	ldr	r5, [pc, #136]	; (fd64 <RADIO_FSKFifoLevel+0x90>)
    fcdc:	002a      	movs	r2, r5
    fcde:	002b      	movs	r3, r5
    fce0:	322c      	adds	r2, #44	; 0x2c
    fce2:	3357      	adds	r3, #87	; 0x57
    fce4:	7810      	ldrb	r0, [r2, #0]
    fce6:	7819      	ldrb	r1, [r3, #0]
    fce8:	4288      	cmp	r0, r1
    fcea:	d105      	bne.n	fcf8 <RADIO_FSKFifoLevel+0x24>
    fcec:	7812      	ldrb	r2, [r2, #0]
    fcee:	2a00      	cmp	r2, #0
    fcf0:	d002      	beq.n	fcf8 <RADIO_FSKFifoLevel+0x24>
    fcf2:	781b      	ldrb	r3, [r3, #0]
    fcf4:	2b00      	cmp	r3, #0
    fcf6:	d11f      	bne.n	fd38 <RADIO_FSKFifoLevel+0x64>
    fcf8:	0029      	movs	r1, r5
    fcfa:	312c      	adds	r1, #44	; 0x2c
    fcfc:	7808      	ldrb	r0, [r1, #0]
    fcfe:	b2c0      	uxtb	r0, r0
    fd00:	2800      	cmp	r0, #0
    fd02:	d102      	bne.n	fd0a <RADIO_FSKFifoLevel+0x36>
    fd04:	2201      	movs	r2, #1
    fd06:	4b18      	ldr	r3, [pc, #96]	; (fd68 <RADIO_FSKFifoLevel+0x94>)
    fd08:	4798      	blx	r3
    fd0a:	002e      	movs	r6, r5
    fd0c:	002c      	movs	r4, r5
    fd0e:	362c      	adds	r6, #44	; 0x2c
    fd10:	3457      	adds	r4, #87	; 0x57
    fd12:	7833      	ldrb	r3, [r6, #0]
    fd14:	7822      	ldrb	r2, [r4, #0]
    fd16:	1a9b      	subs	r3, r3, r2
    fd18:	b2db      	uxtb	r3, r3
    fd1a:	2b1f      	cmp	r3, #31
    fd1c:	d80f      	bhi.n	fd3e <RADIO_FSKFifoLevel+0x6a>
    fd1e:	7823      	ldrb	r3, [r4, #0]
    fd20:	7832      	ldrb	r2, [r6, #0]
    fd22:	7821      	ldrb	r1, [r4, #0]
    fd24:	2000      	movs	r0, #0
    fd26:	1a52      	subs	r2, r2, r1
    fd28:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    fd2a:	b2d2      	uxtb	r2, r2
    fd2c:	18c9      	adds	r1, r1, r3
    fd2e:	4b0e      	ldr	r3, [pc, #56]	; (fd68 <RADIO_FSKFifoLevel+0x94>)
    fd30:	4798      	blx	r3
    fd32:	7833      	ldrb	r3, [r6, #0]
    fd34:	b2db      	uxtb	r3, r3
    fd36:	7023      	strb	r3, [r4, #0]
    fd38:	4b0c      	ldr	r3, [pc, #48]	; (fd6c <RADIO_FSKFifoLevel+0x98>)
    fd3a:	4798      	blx	r3
    fd3c:	bd70      	pop	{r4, r5, r6, pc}
    fd3e:	7833      	ldrb	r3, [r6, #0]
    fd40:	7822      	ldrb	r2, [r4, #0]
    fd42:	1a9b      	subs	r3, r3, r2
    fd44:	b2db      	uxtb	r3, r3
    fd46:	2b20      	cmp	r3, #32
    fd48:	d9f6      	bls.n	fd38 <RADIO_FSKFifoLevel+0x64>
    fd4a:	7823      	ldrb	r3, [r4, #0]
    fd4c:	6aa9      	ldr	r1, [r5, #40]	; 0x28
    fd4e:	2220      	movs	r2, #32
    fd50:	18c9      	adds	r1, r1, r3
    fd52:	2000      	movs	r0, #0
    fd54:	4b04      	ldr	r3, [pc, #16]	; (fd68 <RADIO_FSKFifoLevel+0x94>)
    fd56:	4798      	blx	r3
    fd58:	7823      	ldrb	r3, [r4, #0]
    fd5a:	3320      	adds	r3, #32
    fd5c:	e7ea      	b.n	fd34 <RADIO_FSKFifoLevel+0x60>
    fd5e:	46c0      	nop			; (mov r8, r8)
    fd60:	000001ad 	.word	0x000001ad
    fd64:	20001860 	.word	0x20001860
    fd68:	00003221 	.word	0x00003221
    fd6c:	000001ed 	.word	0x000001ed

0000fd70 <RADIO_FSKFifoEmpty>:
    fd70:	b510      	push	{r4, lr}
    fd72:	4b03      	ldr	r3, [pc, #12]	; (fd80 <RADIO_FSKFifoEmpty+0x10>)
    fd74:	7819      	ldrb	r1, [r3, #0]
    fd76:	4b03      	ldr	r3, [pc, #12]	; (fd84 <RADIO_FSKFifoEmpty+0x14>)
    fd78:	6818      	ldr	r0, [r3, #0]
    fd7a:	4b03      	ldr	r3, [pc, #12]	; (fd88 <RADIO_FSKFifoEmpty+0x18>)
    fd7c:	4798      	blx	r3
    fd7e:	bd10      	pop	{r4, pc}
    fd80:	200010ac 	.word	0x200010ac
    fd84:	200010a8 	.word	0x200010a8
    fd88:	0000fc1d 	.word	0x0000fc1d

0000fd8c <RADIO_GetData>:
    fd8c:	4b03      	ldr	r3, [pc, #12]	; (fd9c <RADIO_GetData+0x10>)
    fd8e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    fd90:	332c      	adds	r3, #44	; 0x2c
    fd92:	6002      	str	r2, [r0, #0]
    fd94:	781b      	ldrb	r3, [r3, #0]
    fd96:	2000      	movs	r0, #0
    fd98:	800b      	strh	r3, [r1, #0]
    fd9a:	4770      	bx	lr
    fd9c:	20001860 	.word	0x20001860

0000fda0 <Radio_EnableRfControl>:
    fda0:	b510      	push	{r4, lr}
    fda2:	4b08      	ldr	r3, [pc, #32]	; (fdc4 <Radio_EnableRfControl+0x24>)
    fda4:	0001      	movs	r1, r0
    fda6:	681a      	ldr	r2, [r3, #0]
    fda8:	4807      	ldr	r0, [pc, #28]	; (fdc8 <Radio_EnableRfControl+0x28>)
    fdaa:	4c08      	ldr	r4, [pc, #32]	; (fdcc <Radio_EnableRfControl+0x2c>)
    fdac:	1812      	adds	r2, r2, r0
    fdae:	2000      	movs	r0, #0
    fdb0:	42a2      	cmp	r2, r4
    fdb2:	d804      	bhi.n	fdbe <Radio_EnableRfControl+0x1e>
    fdb4:	3305      	adds	r3, #5
    fdb6:	7fdb      	ldrb	r3, [r3, #31]
    fdb8:	1e58      	subs	r0, r3, #1
    fdba:	4183      	sbcs	r3, r0
    fdbc:	1c58      	adds	r0, r3, #1
    fdbe:	4b04      	ldr	r3, [pc, #16]	; (fdd0 <Radio_EnableRfControl+0x30>)
    fdc0:	4798      	blx	r3
    fdc2:	bd10      	pop	{r4, pc}
    fdc4:	20001860 	.word	0x20001860
    fdc8:	cc9eec80 	.word	0xcc9eec80
    fdcc:	096ae380 	.word	0x096ae380
    fdd0:	0000328d 	.word	0x0000328d

0000fdd4 <RADIO_RxHandler>:
    fdd4:	b573      	push	{r0, r1, r4, r5, r6, lr}
    fdd6:	4b33      	ldr	r3, [pc, #204]	; (fea4 <RADIO_RxHandler+0xd0>)
    fdd8:	2000      	movs	r0, #0
    fdda:	4798      	blx	r3
    fddc:	4e32      	ldr	r6, [pc, #200]	; (fea8 <RADIO_RxHandler+0xd4>)
    fdde:	4b33      	ldr	r3, [pc, #204]	; (feac <RADIO_RxHandler+0xd8>)
    fde0:	8830      	ldrh	r0, [r6, #0]
    fde2:	2800      	cmp	r0, #0
    fde4:	d100      	bne.n	fde8 <RADIO_RxHandler+0x14>
    fde6:	3004      	adds	r0, #4
    fde8:	4798      	blx	r3
    fdea:	4c31      	ldr	r4, [pc, #196]	; (feb0 <RADIO_RxHandler+0xdc>)
    fdec:	4d31      	ldr	r5, [pc, #196]	; (feb4 <RADIO_RxHandler+0xe0>)
    fdee:	0023      	movs	r3, r4
    fdf0:	3334      	adds	r3, #52	; 0x34
    fdf2:	7819      	ldrb	r1, [r3, #0]
    fdf4:	2901      	cmp	r1, #1
    fdf6:	d122      	bne.n	fe3e <RADIO_RxHandler+0x6a>
    fdf8:	2022      	movs	r0, #34	; 0x22
    fdfa:	47a8      	blx	r5
    fdfc:	2100      	movs	r1, #0
    fdfe:	2040      	movs	r0, #64	; 0x40
    fe00:	47a8      	blx	r5
    fe02:	2100      	movs	r1, #0
    fe04:	2041      	movs	r0, #65	; 0x41
    fe06:	47a8      	blx	r5
    fe08:	8832      	ldrh	r2, [r6, #0]
    fe0a:	4b2b      	ldr	r3, [pc, #172]	; (feb8 <RADIO_RxHandler+0xe4>)
    fe0c:	2a00      	cmp	r2, #0
    fe0e:	d131      	bne.n	fe74 <RADIO_RxHandler+0xa0>
    fe10:	0021      	movs	r1, r4
    fe12:	2005      	movs	r0, #5
    fe14:	3134      	adds	r1, #52	; 0x34
    fe16:	7809      	ldrb	r1, [r1, #0]
    fe18:	4798      	blx	r3
    fe1a:	68e3      	ldr	r3, [r4, #12]
    fe1c:	2b00      	cmp	r3, #0
    fe1e:	d00c      	beq.n	fe3a <RADIO_RxHandler+0x66>
    fe20:	8832      	ldrh	r2, [r6, #0]
    fe22:	2a00      	cmp	r2, #0
    fe24:	d009      	beq.n	fe3a <RADIO_RxHandler+0x66>
    fe26:	21fa      	movs	r1, #250	; 0xfa
    fe28:	2200      	movs	r2, #0
    fe2a:	342f      	adds	r4, #47	; 0x2f
    fe2c:	0089      	lsls	r1, r1, #2
    fe2e:	7820      	ldrb	r0, [r4, #0]
    fe30:	4359      	muls	r1, r3
    fe32:	9200      	str	r2, [sp, #0]
    fe34:	4b21      	ldr	r3, [pc, #132]	; (febc <RADIO_RxHandler+0xe8>)
    fe36:	4c22      	ldr	r4, [pc, #136]	; (fec0 <RADIO_RxHandler+0xec>)
    fe38:	47a0      	blx	r4
    fe3a:	2000      	movs	r0, #0
    fe3c:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
    fe3e:	0023      	movs	r3, r4
    fe40:	3338      	adds	r3, #56	; 0x38
    fe42:	7819      	ldrb	r1, [r3, #0]
    fe44:	2012      	movs	r0, #18
    fe46:	47a8      	blx	r5
    fe48:	0023      	movs	r3, r4
    fe4a:	3339      	adds	r3, #57	; 0x39
    fe4c:	7819      	ldrb	r1, [r3, #0]
    fe4e:	2013      	movs	r0, #19
    fe50:	47a8      	blx	r5
    fe52:	210c      	movs	r1, #12
    fe54:	2040      	movs	r0, #64	; 0x40
    fe56:	47a8      	blx	r5
    fe58:	2100      	movs	r1, #0
    fe5a:	2041      	movs	r0, #65	; 0x41
    fe5c:	47a8      	blx	r5
    fe5e:	0022      	movs	r2, r4
    fe60:	2300      	movs	r3, #0
    fe62:	3256      	adds	r2, #86	; 0x56
    fe64:	7013      	strb	r3, [r2, #0]
    fe66:	0022      	movs	r2, r4
    fe68:	322c      	adds	r2, #44	; 0x2c
    fe6a:	7013      	strb	r3, [r2, #0]
    fe6c:	0022      	movs	r2, r4
    fe6e:	3257      	adds	r2, #87	; 0x57
    fe70:	7013      	strb	r3, [r2, #0]
    fe72:	e7c9      	b.n	fe08 <RADIO_RxHandler+0x34>
    fe74:	0022      	movs	r2, r4
    fe76:	3234      	adds	r2, #52	; 0x34
    fe78:	7811      	ldrb	r1, [r2, #0]
    fe7a:	2200      	movs	r2, #0
    fe7c:	2901      	cmp	r1, #1
    fe7e:	d101      	bne.n	fe84 <RADIO_RxHandler+0xb0>
    fe80:	2006      	movs	r0, #6
    fe82:	e7c9      	b.n	fe18 <RADIO_RxHandler+0x44>
    fe84:	0011      	movs	r1, r2
    fe86:	2005      	movs	r0, #5
    fe88:	4798      	blx	r3
    fe8a:	21fa      	movs	r1, #250	; 0xfa
    fe8c:	8833      	ldrh	r3, [r6, #0]
    fe8e:	0089      	lsls	r1, r1, #2
    fe90:	4359      	muls	r1, r3
    fe92:	0023      	movs	r3, r4
    fe94:	2200      	movs	r2, #0
    fe96:	332e      	adds	r3, #46	; 0x2e
    fe98:	7818      	ldrb	r0, [r3, #0]
    fe9a:	4d09      	ldr	r5, [pc, #36]	; (fec0 <RADIO_RxHandler+0xec>)
    fe9c:	9200      	str	r2, [sp, #0]
    fe9e:	4b09      	ldr	r3, [pc, #36]	; (fec4 <RADIO_RxHandler+0xf0>)
    fea0:	47a8      	blx	r5
    fea2:	e7ba      	b.n	fe1a <RADIO_RxHandler+0x46>
    fea4:	0000fda1 	.word	0x0000fda1
    fea8:	2000109c 	.word	0x2000109c
    feac:	0000f525 	.word	0x0000f525
    feb0:	20001860 	.word	0x20001860
    feb4:	0000318d 	.word	0x0000318d
    feb8:	00009519 	.word	0x00009519
    febc:	0000fefd 	.word	0x0000fefd
    fec0:	00008ebd 	.word	0x00008ebd
    fec4:	0000ff8d 	.word	0x0000ff8d

0000fec8 <Radio_DisableRfControl>:
    fec8:	b510      	push	{r4, lr}
    feca:	4b08      	ldr	r3, [pc, #32]	; (feec <Radio_DisableRfControl+0x24>)
    fecc:	0001      	movs	r1, r0
    fece:	681a      	ldr	r2, [r3, #0]
    fed0:	4807      	ldr	r0, [pc, #28]	; (fef0 <Radio_DisableRfControl+0x28>)
    fed2:	4c08      	ldr	r4, [pc, #32]	; (fef4 <Radio_DisableRfControl+0x2c>)
    fed4:	1812      	adds	r2, r2, r0
    fed6:	2000      	movs	r0, #0
    fed8:	42a2      	cmp	r2, r4
    feda:	d804      	bhi.n	fee6 <Radio_DisableRfControl+0x1e>
    fedc:	3305      	adds	r3, #5
    fede:	7fdb      	ldrb	r3, [r3, #31]
    fee0:	1e58      	subs	r0, r3, #1
    fee2:	4183      	sbcs	r3, r0
    fee4:	1c58      	adds	r0, r3, #1
    fee6:	4b04      	ldr	r3, [pc, #16]	; (fef8 <Radio_DisableRfControl+0x30>)
    fee8:	4798      	blx	r3
    feea:	bd10      	pop	{r4, pc}
    feec:	20001860 	.word	0x20001860
    fef0:	cc9eec80 	.word	0xcc9eec80
    fef4:	096ae380 	.word	0x096ae380
    fef8:	000032a1 	.word	0x000032a1

0000fefc <Radio_WatchdogTimeout>:
    fefc:	b510      	push	{r4, lr}
    fefe:	4b0e      	ldr	r3, [pc, #56]	; (ff38 <Radio_WatchdogTimeout+0x3c>)
    ff00:	781a      	ldrb	r2, [r3, #0]
    ff02:	2a04      	cmp	r2, #4
    ff04:	d10b      	bne.n	ff1e <Radio_WatchdogTimeout+0x22>
    ff06:	2320      	movs	r3, #32
    ff08:	4a0c      	ldr	r2, [pc, #48]	; (ff3c <Radio_WatchdogTimeout+0x40>)
    ff0a:	2000      	movs	r0, #0
    ff0c:	8811      	ldrh	r1, [r2, #0]
    ff0e:	430b      	orrs	r3, r1
    ff10:	8013      	strh	r3, [r2, #0]
    ff12:	4b0b      	ldr	r3, [pc, #44]	; (ff40 <Radio_WatchdogTimeout+0x44>)
    ff14:	4798      	blx	r3
    ff16:	2002      	movs	r0, #2
    ff18:	4b0a      	ldr	r3, [pc, #40]	; (ff44 <Radio_WatchdogTimeout+0x48>)
    ff1a:	4798      	blx	r3
    ff1c:	bd10      	pop	{r4, pc}
    ff1e:	781b      	ldrb	r3, [r3, #0]
    ff20:	2b02      	cmp	r3, #2
    ff22:	d1fb      	bne.n	ff1c <Radio_WatchdogTimeout+0x20>
    ff24:	4a05      	ldr	r2, [pc, #20]	; (ff3c <Radio_WatchdogTimeout+0x40>)
    ff26:	330e      	adds	r3, #14
    ff28:	8811      	ldrh	r1, [r2, #0]
    ff2a:	2001      	movs	r0, #1
    ff2c:	430b      	orrs	r3, r1
    ff2e:	8013      	strh	r3, [r2, #0]
    ff30:	4b03      	ldr	r3, [pc, #12]	; (ff40 <Radio_WatchdogTimeout+0x44>)
    ff32:	4798      	blx	r3
    ff34:	2001      	movs	r0, #1
    ff36:	e7ef      	b.n	ff18 <Radio_WatchdogTimeout+0x1c>
    ff38:	20001d8f 	.word	0x20001d8f
    ff3c:	20001d8c 	.word	0x20001d8c
    ff40:	0000fec9 	.word	0x0000fec9
    ff44:	0000fae5 	.word	0x0000fae5

0000ff48 <RADIO_RxTimeout>:
    ff48:	b510      	push	{r4, lr}
    ff4a:	4b0a      	ldr	r3, [pc, #40]	; (ff74 <RADIO_RxTimeout+0x2c>)
    ff4c:	332f      	adds	r3, #47	; 0x2f
    ff4e:	7818      	ldrb	r0, [r3, #0]
    ff50:	4b09      	ldr	r3, [pc, #36]	; (ff78 <RADIO_RxTimeout+0x30>)
    ff52:	4798      	blx	r3
    ff54:	2000      	movs	r0, #0
    ff56:	4b09      	ldr	r3, [pc, #36]	; (ff7c <RADIO_RxTimeout+0x34>)
    ff58:	4798      	blx	r3
    ff5a:	2180      	movs	r1, #128	; 0x80
    ff5c:	2012      	movs	r0, #18
    ff5e:	4b08      	ldr	r3, [pc, #32]	; (ff80 <RADIO_RxTimeout+0x38>)
    ff60:	4798      	blx	r3
    ff62:	2340      	movs	r3, #64	; 0x40
    ff64:	4a07      	ldr	r2, [pc, #28]	; (ff84 <RADIO_RxTimeout+0x3c>)
    ff66:	2002      	movs	r0, #2
    ff68:	8811      	ldrh	r1, [r2, #0]
    ff6a:	430b      	orrs	r3, r1
    ff6c:	8013      	strh	r3, [r2, #0]
    ff6e:	4b06      	ldr	r3, [pc, #24]	; (ff88 <RADIO_RxTimeout+0x40>)
    ff70:	4798      	blx	r3
    ff72:	bd10      	pop	{r4, pc}
    ff74:	20001860 	.word	0x20001860
    ff78:	000091c1 	.word	0x000091c1
    ff7c:	0000fec9 	.word	0x0000fec9
    ff80:	0000318d 	.word	0x0000318d
    ff84:	20001d8c 	.word	0x20001d8c
    ff88:	0000fae5 	.word	0x0000fae5

0000ff8c <Radio_RxFSKTimeout>:
    ff8c:	b510      	push	{r4, lr}
    ff8e:	4b08      	ldr	r3, [pc, #32]	; (ffb0 <Radio_RxFSKTimeout+0x24>)
    ff90:	332f      	adds	r3, #47	; 0x2f
    ff92:	7818      	ldrb	r0, [r3, #0]
    ff94:	4b07      	ldr	r3, [pc, #28]	; (ffb4 <Radio_RxFSKTimeout+0x28>)
    ff96:	4798      	blx	r3
    ff98:	2000      	movs	r0, #0
    ff9a:	4b07      	ldr	r3, [pc, #28]	; (ffb8 <Radio_RxFSKTimeout+0x2c>)
    ff9c:	4798      	blx	r3
    ff9e:	2380      	movs	r3, #128	; 0x80
    ffa0:	4a06      	ldr	r2, [pc, #24]	; (ffbc <Radio_RxFSKTimeout+0x30>)
    ffa2:	2002      	movs	r0, #2
    ffa4:	8811      	ldrh	r1, [r2, #0]
    ffa6:	430b      	orrs	r3, r1
    ffa8:	8013      	strh	r3, [r2, #0]
    ffaa:	4b05      	ldr	r3, [pc, #20]	; (ffc0 <Radio_RxFSKTimeout+0x34>)
    ffac:	4798      	blx	r3
    ffae:	bd10      	pop	{r4, pc}
    ffb0:	20001860 	.word	0x20001860
    ffb4:	000091c1 	.word	0x000091c1
    ffb8:	0000fec9 	.word	0x0000fec9
    ffbc:	20001d8c 	.word	0x20001d8c
    ffc0:	0000fae5 	.word	0x0000fae5

0000ffc4 <RADIO_TxDone>:
    ffc4:	b570      	push	{r4, r5, r6, lr}
    ffc6:	4b14      	ldr	r3, [pc, #80]	; (10018 <RADIO_TxDone+0x54>)
    ffc8:	332f      	adds	r3, #47	; 0x2f
    ffca:	7818      	ldrb	r0, [r3, #0]
    ffcc:	4b13      	ldr	r3, [pc, #76]	; (1001c <RADIO_TxDone+0x58>)
    ffce:	4798      	blx	r3
    ffd0:	2001      	movs	r0, #1
    ffd2:	4b13      	ldr	r3, [pc, #76]	; (10020 <RADIO_TxDone+0x5c>)
    ffd4:	4798      	blx	r3
    ffd6:	4b13      	ldr	r3, [pc, #76]	; (10024 <RADIO_TxDone+0x60>)
    ffd8:	2108      	movs	r1, #8
    ffda:	2012      	movs	r0, #18
    ffdc:	4798      	blx	r3
    ffde:	4b12      	ldr	r3, [pc, #72]	; (10028 <RADIO_TxDone+0x64>)
    ffe0:	781a      	ldrb	r2, [r3, #0]
    ffe2:	4b12      	ldr	r3, [pc, #72]	; (1002c <RADIO_TxDone+0x68>)
    ffe4:	2a02      	cmp	r2, #2
    ffe6:	d002      	beq.n	ffee <RADIO_TxDone+0x2a>
    ffe8:	881a      	ldrh	r2, [r3, #0]
    ffea:	0692      	lsls	r2, r2, #26
    ffec:	d413      	bmi.n	10016 <RADIO_TxDone+0x52>
    ffee:	2001      	movs	r0, #1
    fff0:	881a      	ldrh	r2, [r3, #0]
    fff2:	4302      	orrs	r2, r0
    fff4:	801a      	strh	r2, [r3, #0]
    fff6:	4b0e      	ldr	r3, [pc, #56]	; (10030 <RADIO_TxDone+0x6c>)
    fff8:	4798      	blx	r3
    fffa:	4b0e      	ldr	r3, [pc, #56]	; (10034 <RADIO_TxDone+0x70>)
    fffc:	4798      	blx	r3
    fffe:	4c0e      	ldr	r4, [pc, #56]	; (10038 <RADIO_TxDone+0x74>)
   10000:	4d0e      	ldr	r5, [pc, #56]	; (1003c <RADIO_TxDone+0x78>)
   10002:	6822      	ldr	r2, [r4, #0]
   10004:	6863      	ldr	r3, [r4, #4]
   10006:	1a80      	subs	r0, r0, r2
   10008:	4199      	sbcs	r1, r3
   1000a:	22fa      	movs	r2, #250	; 0xfa
   1000c:	2300      	movs	r3, #0
   1000e:	0092      	lsls	r2, r2, #2
   10010:	47a8      	blx	r5
   10012:	6020      	str	r0, [r4, #0]
   10014:	6061      	str	r1, [r4, #4]
   10016:	bd70      	pop	{r4, r5, r6, pc}
   10018:	20001860 	.word	0x20001860
   1001c:	000091c1 	.word	0x000091c1
   10020:	0000fec9 	.word	0x0000fec9
   10024:	0000318d 	.word	0x0000318d
   10028:	20001d8f 	.word	0x20001d8f
   1002c:	20001d8c 	.word	0x20001d8c
   10030:	0000fae5 	.word	0x0000fae5
   10034:	00008e65 	.word	0x00008e65
   10038:	200010a0 	.word	0x200010a0
   1003c:	00010f65 	.word	0x00010f65

00010040 <RADIO_FSKPacketSent>:
   10040:	b570      	push	{r4, r5, r6, lr}
   10042:	4b13      	ldr	r3, [pc, #76]	; (10090 <RADIO_FSKPacketSent+0x50>)
   10044:	203f      	movs	r0, #63	; 0x3f
   10046:	4798      	blx	r3
   10048:	0703      	lsls	r3, r0, #28
   1004a:	d51f      	bpl.n	1008c <RADIO_FSKPacketSent+0x4c>
   1004c:	4b11      	ldr	r3, [pc, #68]	; (10094 <RADIO_FSKPacketSent+0x54>)
   1004e:	332f      	adds	r3, #47	; 0x2f
   10050:	7818      	ldrb	r0, [r3, #0]
   10052:	4b11      	ldr	r3, [pc, #68]	; (10098 <RADIO_FSKPacketSent+0x58>)
   10054:	4798      	blx	r3
   10056:	4b11      	ldr	r3, [pc, #68]	; (1009c <RADIO_FSKPacketSent+0x5c>)
   10058:	2001      	movs	r0, #1
   1005a:	4798      	blx	r3
   1005c:	4b10      	ldr	r3, [pc, #64]	; (100a0 <RADIO_FSKPacketSent+0x60>)
   1005e:	4c11      	ldr	r4, [pc, #68]	; (100a4 <RADIO_FSKPacketSent+0x64>)
   10060:	781b      	ldrb	r3, [r3, #0]
   10062:	2b02      	cmp	r3, #2
   10064:	d002      	beq.n	1006c <RADIO_FSKPacketSent+0x2c>
   10066:	8823      	ldrh	r3, [r4, #0]
   10068:	069b      	lsls	r3, r3, #26
   1006a:	d40f      	bmi.n	1008c <RADIO_FSKPacketSent+0x4c>
   1006c:	4b0e      	ldr	r3, [pc, #56]	; (100a8 <RADIO_FSKPacketSent+0x68>)
   1006e:	4798      	blx	r3
   10070:	4b0e      	ldr	r3, [pc, #56]	; (100ac <RADIO_FSKPacketSent+0x6c>)
   10072:	681d      	ldr	r5, [r3, #0]
   10074:	685e      	ldr	r6, [r3, #4]
   10076:	1b40      	subs	r0, r0, r5
   10078:	41b1      	sbcs	r1, r6
   1007a:	6018      	str	r0, [r3, #0]
   1007c:	6059      	str	r1, [r3, #4]
   1007e:	4b0c      	ldr	r3, [pc, #48]	; (100b0 <RADIO_FSKPacketSent+0x70>)
   10080:	2001      	movs	r0, #1
   10082:	4798      	blx	r3
   10084:	2304      	movs	r3, #4
   10086:	8822      	ldrh	r2, [r4, #0]
   10088:	4313      	orrs	r3, r2
   1008a:	8023      	strh	r3, [r4, #0]
   1008c:	bd70      	pop	{r4, r5, r6, pc}
   1008e:	46c0      	nop			; (mov r8, r8)
   10090:	000031b5 	.word	0x000031b5
   10094:	20001860 	.word	0x20001860
   10098:	000091c1 	.word	0x000091c1
   1009c:	0000fec9 	.word	0x0000fec9
   100a0:	20001d8f 	.word	0x20001d8f
   100a4:	20001d8c 	.word	0x20001d8c
   100a8:	00008e65 	.word	0x00008e65
   100ac:	200010a0 	.word	0x200010a0
   100b0:	0000fae5 	.word	0x0000fae5

000100b4 <RADIO_RxDone>:
   100b4:	b570      	push	{r4, r5, r6, lr}
   100b6:	2012      	movs	r0, #18
   100b8:	4e16      	ldr	r6, [pc, #88]	; (10114 <RADIO_RxDone+0x60>)
   100ba:	47b0      	blx	r6
   100bc:	4b16      	ldr	r3, [pc, #88]	; (10118 <RADIO_RxDone+0x64>)
   100be:	0005      	movs	r5, r0
   100c0:	2170      	movs	r1, #112	; 0x70
   100c2:	2012      	movs	r0, #18
   100c4:	4798      	blx	r3
   100c6:	2350      	movs	r3, #80	; 0x50
   100c8:	402b      	ands	r3, r5
   100ca:	2b50      	cmp	r3, #80	; 0x50
   100cc:	d119      	bne.n	10102 <RADIO_RxDone+0x4e>
   100ce:	4c13      	ldr	r4, [pc, #76]	; (1011c <RADIO_RxDone+0x68>)
   100d0:	0023      	movs	r3, r4
   100d2:	332f      	adds	r3, #47	; 0x2f
   100d4:	7818      	ldrb	r0, [r3, #0]
   100d6:	4b12      	ldr	r3, [pc, #72]	; (10120 <RADIO_RxDone+0x6c>)
   100d8:	4798      	blx	r3
   100da:	4b12      	ldr	r3, [pc, #72]	; (10124 <RADIO_RxDone+0x70>)
   100dc:	2000      	movs	r0, #0
   100de:	4798      	blx	r3
   100e0:	3404      	adds	r4, #4
   100e2:	201c      	movs	r0, #28
   100e4:	47b0      	blx	r6
   100e6:	7fe2      	ldrb	r2, [r4, #31]
   100e8:	4b0f      	ldr	r3, [pc, #60]	; (10128 <RADIO_RxDone+0x74>)
   100ea:	4910      	ldr	r1, [pc, #64]	; (1012c <RADIO_RxDone+0x78>)
   100ec:	2a00      	cmp	r2, #0
   100ee:	d003      	beq.n	100f8 <RADIO_RxDone+0x44>
   100f0:	06aa      	lsls	r2, r5, #26
   100f2:	d407      	bmi.n	10104 <RADIO_RxDone+0x50>
   100f4:	0642      	lsls	r2, r0, #25
   100f6:	d505      	bpl.n	10104 <RADIO_RxDone+0x50>
   100f8:	2002      	movs	r0, #2
   100fa:	881a      	ldrh	r2, [r3, #0]
   100fc:	4302      	orrs	r2, r0
   100fe:	801a      	strh	r2, [r3, #0]
   10100:	4788      	blx	r1
   10102:	bd70      	pop	{r4, r5, r6, pc}
   10104:	2280      	movs	r2, #128	; 0x80
   10106:	8818      	ldrh	r0, [r3, #0]
   10108:	0052      	lsls	r2, r2, #1
   1010a:	4302      	orrs	r2, r0
   1010c:	801a      	strh	r2, [r3, #0]
   1010e:	2002      	movs	r0, #2
   10110:	e7f6      	b.n	10100 <RADIO_RxDone+0x4c>
   10112:	46c0      	nop			; (mov r8, r8)
   10114:	000031b5 	.word	0x000031b5
   10118:	0000318d 	.word	0x0000318d
   1011c:	20001860 	.word	0x20001860
   10120:	000091c1 	.word	0x000091c1
   10124:	0000fec9 	.word	0x0000fec9
   10128:	20001d8c 	.word	0x20001d8c
   1012c:	0000fae5 	.word	0x0000fae5

00010130 <RADIO_FSKPayloadReady>:
   10130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10132:	203f      	movs	r0, #63	; 0x3f
   10134:	4b39      	ldr	r3, [pc, #228]	; (1021c <RADIO_FSKPayloadReady+0xec>)
   10136:	4798      	blx	r3
   10138:	0743      	lsls	r3, r0, #29
   1013a:	d559      	bpl.n	101f0 <RADIO_FSKPayloadReady+0xc0>
   1013c:	4c38      	ldr	r4, [pc, #224]	; (10220 <RADIO_FSKPayloadReady+0xf0>)
   1013e:	4d39      	ldr	r5, [pc, #228]	; (10224 <RADIO_FSKPayloadReady+0xf4>)
   10140:	1d23      	adds	r3, r4, #4
   10142:	7fdb      	ldrb	r3, [r3, #31]
   10144:	2b01      	cmp	r3, #1
   10146:	d154      	bne.n	101f2 <RADIO_FSKPayloadReady+0xc2>
   10148:	2202      	movs	r2, #2
   1014a:	4210      	tst	r0, r2
   1014c:	d048      	beq.n	101e0 <RADIO_FSKPayloadReady+0xb0>
   1014e:	0023      	movs	r3, r4
   10150:	332f      	adds	r3, #47	; 0x2f
   10152:	7818      	ldrb	r0, [r3, #0]
   10154:	4e34      	ldr	r6, [pc, #208]	; (10228 <RADIO_FSKPayloadReady+0xf8>)
   10156:	47b0      	blx	r6
   10158:	0023      	movs	r3, r4
   1015a:	332e      	adds	r3, #46	; 0x2e
   1015c:	7818      	ldrb	r0, [r3, #0]
   1015e:	47b0      	blx	r6
   10160:	4b32      	ldr	r3, [pc, #200]	; (1022c <RADIO_FSKPayloadReady+0xfc>)
   10162:	4798      	blx	r3
   10164:	0022      	movs	r2, r4
   10166:	0023      	movs	r3, r4
   10168:	322c      	adds	r2, #44	; 0x2c
   1016a:	3357      	adds	r3, #87	; 0x57
   1016c:	7810      	ldrb	r0, [r2, #0]
   1016e:	7819      	ldrb	r1, [r3, #0]
   10170:	4288      	cmp	r0, r1
   10172:	d105      	bne.n	10180 <RADIO_FSKPayloadReady+0x50>
   10174:	7812      	ldrb	r2, [r2, #0]
   10176:	2a00      	cmp	r2, #0
   10178:	d002      	beq.n	10180 <RADIO_FSKPayloadReady+0x50>
   1017a:	781b      	ldrb	r3, [r3, #0]
   1017c:	2b00      	cmp	r3, #0
   1017e:	d118      	bne.n	101b2 <RADIO_FSKPayloadReady+0x82>
   10180:	0021      	movs	r1, r4
   10182:	312c      	adds	r1, #44	; 0x2c
   10184:	7808      	ldrb	r0, [r1, #0]
   10186:	b2c0      	uxtb	r0, r0
   10188:	2800      	cmp	r0, #0
   1018a:	d102      	bne.n	10192 <RADIO_FSKPayloadReady+0x62>
   1018c:	2201      	movs	r2, #1
   1018e:	4b28      	ldr	r3, [pc, #160]	; (10230 <RADIO_FSKPayloadReady+0x100>)
   10190:	4798      	blx	r3
   10192:	0026      	movs	r6, r4
   10194:	0027      	movs	r7, r4
   10196:	3657      	adds	r6, #87	; 0x57
   10198:	7830      	ldrb	r0, [r6, #0]
   1019a:	372c      	adds	r7, #44	; 0x2c
   1019c:	b2c0      	uxtb	r0, r0
   1019e:	2800      	cmp	r0, #0
   101a0:	d110      	bne.n	101c4 <RADIO_FSKPayloadReady+0x94>
   101a2:	783a      	ldrb	r2, [r7, #0]
   101a4:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   101a6:	b2d2      	uxtb	r2, r2
   101a8:	4b21      	ldr	r3, [pc, #132]	; (10230 <RADIO_FSKPayloadReady+0x100>)
   101aa:	4798      	blx	r3
   101ac:	783b      	ldrb	r3, [r7, #0]
   101ae:	b2db      	uxtb	r3, r3
   101b0:	7033      	strb	r3, [r6, #0]
   101b2:	4b20      	ldr	r3, [pc, #128]	; (10234 <RADIO_FSKPayloadReady+0x104>)
   101b4:	4798      	blx	r3
   101b6:	4b20      	ldr	r3, [pc, #128]	; (10238 <RADIO_FSKPayloadReady+0x108>)
   101b8:	2000      	movs	r0, #0
   101ba:	4798      	blx	r3
   101bc:	2308      	movs	r3, #8
   101be:	882a      	ldrh	r2, [r5, #0]
   101c0:	4313      	orrs	r3, r2
   101c2:	e011      	b.n	101e8 <RADIO_FSKPayloadReady+0xb8>
   101c4:	783b      	ldrb	r3, [r7, #0]
   101c6:	7832      	ldrb	r2, [r6, #0]
   101c8:	1a9b      	subs	r3, r3, r2
   101ca:	2b00      	cmp	r3, #0
   101cc:	ddf1      	ble.n	101b2 <RADIO_FSKPayloadReady+0x82>
   101ce:	7833      	ldrb	r3, [r6, #0]
   101d0:	783a      	ldrb	r2, [r7, #0]
   101d2:	7831      	ldrb	r1, [r6, #0]
   101d4:	2000      	movs	r0, #0
   101d6:	1a52      	subs	r2, r2, r1
   101d8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   101da:	b2d2      	uxtb	r2, r2
   101dc:	18c9      	adds	r1, r1, r3
   101de:	e7e3      	b.n	101a8 <RADIO_FSKPayloadReady+0x78>
   101e0:	2380      	movs	r3, #128	; 0x80
   101e2:	8829      	ldrh	r1, [r5, #0]
   101e4:	005b      	lsls	r3, r3, #1
   101e6:	430b      	orrs	r3, r1
   101e8:	802b      	strh	r3, [r5, #0]
   101ea:	2002      	movs	r0, #2
   101ec:	4b13      	ldr	r3, [pc, #76]	; (1023c <RADIO_FSKPayloadReady+0x10c>)
   101ee:	4798      	blx	r3
   101f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   101f2:	0023      	movs	r3, r4
   101f4:	332f      	adds	r3, #47	; 0x2f
   101f6:	4e0c      	ldr	r6, [pc, #48]	; (10228 <RADIO_FSKPayloadReady+0xf8>)
   101f8:	7818      	ldrb	r0, [r3, #0]
   101fa:	47b0      	blx	r6
   101fc:	0023      	movs	r3, r4
   101fe:	332e      	adds	r3, #46	; 0x2e
   10200:	7818      	ldrb	r0, [r3, #0]
   10202:	47b0      	blx	r6
   10204:	4e0e      	ldr	r6, [pc, #56]	; (10240 <RADIO_FSKPayloadReady+0x110>)
   10206:	2201      	movs	r2, #1
   10208:	0031      	movs	r1, r6
   1020a:	2000      	movs	r0, #0
   1020c:	4f08      	ldr	r7, [pc, #32]	; (10230 <RADIO_FSKPayloadReady+0x100>)
   1020e:	47b8      	blx	r7
   10210:	7832      	ldrb	r2, [r6, #0]
   10212:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10214:	b2d2      	uxtb	r2, r2
   10216:	2000      	movs	r0, #0
   10218:	47b8      	blx	r7
   1021a:	e7cc      	b.n	101b6 <RADIO_FSKPayloadReady+0x86>
   1021c:	000031b5 	.word	0x000031b5
   10220:	20001860 	.word	0x20001860
   10224:	20001d8c 	.word	0x20001d8c
   10228:	000091c1 	.word	0x000091c1
   1022c:	000001ad 	.word	0x000001ad
   10230:	00003221 	.word	0x00003221
   10234:	000001ed 	.word	0x000001ed
   10238:	0000fec9 	.word	0x0000fec9
   1023c:	0000fae5 	.word	0x0000fae5
   10240:	2000188c 	.word	0x2000188c

00010244 <Radio_SetClockInput>:
   10244:	b510      	push	{r4, lr}
   10246:	4b08      	ldr	r3, [pc, #32]	; (10268 <Radio_SetClockInput+0x24>)
   10248:	3355      	adds	r3, #85	; 0x55
   1024a:	781b      	ldrb	r3, [r3, #0]
   1024c:	2b00      	cmp	r3, #0
   1024e:	d10a      	bne.n	10266 <Radio_SetClockInput+0x22>
   10250:	4b06      	ldr	r3, [pc, #24]	; (1026c <Radio_SetClockInput+0x28>)
   10252:	204b      	movs	r0, #75	; 0x4b
   10254:	4798      	blx	r3
   10256:	2110      	movs	r1, #16
   10258:	4301      	orrs	r1, r0
   1025a:	4b05      	ldr	r3, [pc, #20]	; (10270 <Radio_SetClockInput+0x2c>)
   1025c:	b2c9      	uxtb	r1, r1
   1025e:	204b      	movs	r0, #75	; 0x4b
   10260:	4798      	blx	r3
   10262:	4b04      	ldr	r3, [pc, #16]	; (10274 <Radio_SetClockInput+0x30>)
   10264:	4798      	blx	r3
   10266:	bd10      	pop	{r4, pc}
   10268:	20001860 	.word	0x20001860
   1026c:	000031b5 	.word	0x000031b5
   10270:	0000318d 	.word	0x0000318d
   10274:	000032bd 	.word	0x000032bd

00010278 <RADIO_TxHandler>:
   10278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   1027a:	4b32      	ldr	r3, [pc, #200]	; (10344 <RADIO_TxHandler+0xcc>)
   1027c:	4798      	blx	r3
   1027e:	2001      	movs	r0, #1
   10280:	4b31      	ldr	r3, [pc, #196]	; (10348 <RADIO_TxHandler+0xd0>)
   10282:	4798      	blx	r3
   10284:	4c31      	ldr	r4, [pc, #196]	; (1034c <RADIO_TxHandler+0xd4>)
   10286:	0023      	movs	r3, r4
   10288:	332d      	adds	r3, #45	; 0x2d
   1028a:	7818      	ldrb	r0, [r3, #0]
   1028c:	4b30      	ldr	r3, [pc, #192]	; (10350 <RADIO_TxHandler+0xd8>)
   1028e:	4798      	blx	r3
   10290:	0023      	movs	r3, r4
   10292:	3341      	adds	r3, #65	; 0x41
   10294:	781b      	ldrb	r3, [r3, #0]
   10296:	2b00      	cmp	r3, #0
   10298:	d102      	bne.n	102a0 <RADIO_TxHandler+0x28>
   1029a:	2004      	movs	r0, #4
   1029c:	4b2d      	ldr	r3, [pc, #180]	; (10354 <RADIO_TxHandler+0xdc>)
   1029e:	4798      	blx	r3
   102a0:	4b2d      	ldr	r3, [pc, #180]	; (10358 <RADIO_TxHandler+0xe0>)
   102a2:	4e2e      	ldr	r6, [pc, #184]	; (1035c <RADIO_TxHandler+0xe4>)
   102a4:	781f      	ldrb	r7, [r3, #0]
   102a6:	4d2e      	ldr	r5, [pc, #184]	; (10360 <RADIO_TxHandler+0xe8>)
   102a8:	2f01      	cmp	r7, #1
   102aa:	d138      	bne.n	1031e <RADIO_TxHandler+0xa6>
   102ac:	7831      	ldrb	r1, [r6, #0]
   102ae:	2022      	movs	r0, #34	; 0x22
   102b0:	47a8      	blx	r5
   102b2:	4b2c      	ldr	r3, [pc, #176]	; (10364 <RADIO_TxHandler+0xec>)
   102b4:	200a      	movs	r0, #10
   102b6:	4798      	blx	r3
   102b8:	21f0      	movs	r1, #240	; 0xf0
   102ba:	4008      	ands	r0, r1
   102bc:	39e8      	subs	r1, #232	; 0xe8
   102be:	4301      	orrs	r1, r0
   102c0:	200a      	movs	r0, #10
   102c2:	47a8      	blx	r5
   102c4:	2140      	movs	r1, #64	; 0x40
   102c6:	0008      	movs	r0, r1
   102c8:	47a8      	blx	r5
   102ca:	2100      	movs	r1, #0
   102cc:	2041      	movs	r0, #65	; 0x41
   102ce:	47a8      	blx	r5
   102d0:	4b21      	ldr	r3, [pc, #132]	; (10358 <RADIO_TxHandler+0xe0>)
   102d2:	003a      	movs	r2, r7
   102d4:	7819      	ldrb	r1, [r3, #0]
   102d6:	0038      	movs	r0, r7
   102d8:	4b23      	ldr	r3, [pc, #140]	; (10368 <RADIO_TxHandler+0xf0>)
   102da:	4798      	blx	r3
   102dc:	4b23      	ldr	r3, [pc, #140]	; (1036c <RADIO_TxHandler+0xf4>)
   102de:	7832      	ldrb	r2, [r6, #0]
   102e0:	6819      	ldr	r1, [r3, #0]
   102e2:	2000      	movs	r0, #0
   102e4:	4b22      	ldr	r3, [pc, #136]	; (10370 <RADIO_TxHandler+0xf8>)
   102e6:	4798      	blx	r3
   102e8:	0023      	movs	r3, r4
   102ea:	3334      	adds	r3, #52	; 0x34
   102ec:	7819      	ldrb	r1, [r3, #0]
   102ee:	2200      	movs	r2, #0
   102f0:	2003      	movs	r0, #3
   102f2:	4b1d      	ldr	r3, [pc, #116]	; (10368 <RADIO_TxHandler+0xf0>)
   102f4:	4798      	blx	r3
   102f6:	4b1f      	ldr	r3, [pc, #124]	; (10374 <RADIO_TxHandler+0xfc>)
   102f8:	4798      	blx	r3
   102fa:	4b1f      	ldr	r3, [pc, #124]	; (10378 <RADIO_TxHandler+0x100>)
   102fc:	6018      	str	r0, [r3, #0]
   102fe:	6059      	str	r1, [r3, #4]
   10300:	68e3      	ldr	r3, [r4, #12]
   10302:	2b00      	cmp	r3, #0
   10304:	d009      	beq.n	1031a <RADIO_TxHandler+0xa2>
   10306:	21fa      	movs	r1, #250	; 0xfa
   10308:	2200      	movs	r2, #0
   1030a:	342f      	adds	r4, #47	; 0x2f
   1030c:	0089      	lsls	r1, r1, #2
   1030e:	7820      	ldrb	r0, [r4, #0]
   10310:	4359      	muls	r1, r3
   10312:	9200      	str	r2, [sp, #0]
   10314:	4b19      	ldr	r3, [pc, #100]	; (1037c <RADIO_TxHandler+0x104>)
   10316:	4c1a      	ldr	r4, [pc, #104]	; (10380 <RADIO_TxHandler+0x108>)
   10318:	47a0      	blx	r4
   1031a:	2000      	movs	r0, #0
   1031c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   1031e:	2110      	movs	r1, #16
   10320:	2040      	movs	r0, #64	; 0x40
   10322:	47a8      	blx	r5
   10324:	2100      	movs	r1, #0
   10326:	2041      	movs	r0, #65	; 0x41
   10328:	47a8      	blx	r5
   1032a:	0023      	movs	r3, r4
   1032c:	2000      	movs	r0, #0
   1032e:	3357      	adds	r3, #87	; 0x57
   10330:	7831      	ldrb	r1, [r6, #0]
   10332:	7018      	strb	r0, [r3, #0]
   10334:	47a8      	blx	r5
   10336:	4b0d      	ldr	r3, [pc, #52]	; (1036c <RADIO_TxHandler+0xf4>)
   10338:	7831      	ldrb	r1, [r6, #0]
   1033a:	6818      	ldr	r0, [r3, #0]
   1033c:	4b11      	ldr	r3, [pc, #68]	; (10384 <RADIO_TxHandler+0x10c>)
   1033e:	4798      	blx	r3
   10340:	e7d2      	b.n	102e8 <RADIO_TxHandler+0x70>
   10342:	46c0      	nop			; (mov r8, r8)
   10344:	00010245 	.word	0x00010245
   10348:	0000fda1 	.word	0x0000fda1
   1034c:	20001860 	.word	0x20001860
   10350:	000091c1 	.word	0x000091c1
   10354:	0000f525 	.word	0x0000f525
   10358:	20001894 	.word	0x20001894
   1035c:	200010ac 	.word	0x200010ac
   10360:	0000318d 	.word	0x0000318d
   10364:	000031b5 	.word	0x000031b5
   10368:	00009519 	.word	0x00009519
   1036c:	200010a8 	.word	0x200010a8
   10370:	000031e1 	.word	0x000031e1
   10374:	00008e65 	.word	0x00008e65
   10378:	200010a0 	.word	0x200010a0
   1037c:	0000fefd 	.word	0x0000fefd
   10380:	00008ebd 	.word	0x00008ebd
   10384:	0000fc1d 	.word	0x0000fc1d

00010388 <Radio_ResetClockInput>:
   10388:	b510      	push	{r4, lr}
   1038a:	4b04      	ldr	r3, [pc, #16]	; (1039c <Radio_ResetClockInput+0x14>)
   1038c:	3355      	adds	r3, #85	; 0x55
   1038e:	781b      	ldrb	r3, [r3, #0]
   10390:	2b00      	cmp	r3, #0
   10392:	d101      	bne.n	10398 <Radio_ResetClockInput+0x10>
   10394:	4b02      	ldr	r3, [pc, #8]	; (103a0 <Radio_ResetClockInput+0x18>)
   10396:	4798      	blx	r3
   10398:	bd10      	pop	{r4, pc}
   1039a:	46c0      	nop			; (mov r8, r8)
   1039c:	20001860 	.word	0x20001860
   103a0:	000032d9 	.word	0x000032d9

000103a4 <RADIO_InitDefaultAttributes>:
   103a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   103a6:	2501      	movs	r5, #1
   103a8:	4b64      	ldr	r3, [pc, #400]	; (1053c <RADIO_InitDefaultAttributes+0x198>)
   103aa:	4c65      	ldr	r4, [pc, #404]	; (10540 <RADIO_InitDefaultAttributes+0x19c>)
   103ac:	701d      	strb	r5, [r3, #0]
   103ae:	4b65      	ldr	r3, [pc, #404]	; (10544 <RADIO_InitDefaultAttributes+0x1a0>)
   103b0:	2207      	movs	r2, #7
   103b2:	6023      	str	r3, [r4, #0]
   103b4:	4b64      	ldr	r3, [pc, #400]	; (10548 <RADIO_InitDefaultAttributes+0x1a4>)
   103b6:	18a1      	adds	r1, r4, r2
   103b8:	6063      	str	r3, [r4, #4]
   103ba:	4b64      	ldr	r3, [pc, #400]	; (1054c <RADIO_InitDefaultAttributes+0x1a8>)
   103bc:	0027      	movs	r7, r4
   103be:	60a3      	str	r3, [r4, #8]
   103c0:	0023      	movs	r3, r4
   103c2:	3334      	adds	r3, #52	; 0x34
   103c4:	701d      	strb	r5, [r3, #0]
   103c6:	0023      	movs	r3, r4
   103c8:	3336      	adds	r3, #54	; 0x36
   103ca:	701a      	strb	r2, [r3, #0]
   103cc:	1ce3      	adds	r3, r4, #3
   103ce:	77dd      	strb	r5, [r3, #31]
   103d0:	0023      	movs	r3, r4
   103d2:	3333      	adds	r3, #51	; 0x33
   103d4:	701d      	strb	r5, [r3, #0]
   103d6:	2300      	movs	r3, #0
   103d8:	77cb      	strb	r3, [r1, #31]
   103da:	2108      	movs	r1, #8
   103dc:	82a1      	strh	r1, [r4, #20]
   103de:	0021      	movs	r1, r4
   103e0:	3135      	adds	r1, #53	; 0x35
   103e2:	700a      	strb	r2, [r1, #0]
   103e4:	1d22      	adds	r2, r4, #4
   103e6:	77d5      	strb	r5, [r2, #31]
   103e8:	1d62      	adds	r2, r4, #5
   103ea:	77d3      	strb	r3, [r2, #31]
   103ec:	1da2      	adds	r2, r4, #6
   103ee:	77d3      	strb	r3, [r2, #31]
   103f0:	2194      	movs	r1, #148	; 0x94
   103f2:	22c1      	movs	r2, #193	; 0xc1
   103f4:	76a1      	strb	r1, [r4, #26]
   103f6:	7662      	strb	r2, [r4, #25]
   103f8:	76e2      	strb	r2, [r4, #27]
   103fa:	3991      	subs	r1, #145	; 0x91
   103fc:	1ca2      	adds	r2, r4, #2
   103fe:	77d1      	strb	r1, [r2, #31]
   10400:	2234      	movs	r2, #52	; 0x34
   10402:	7622      	strb	r2, [r4, #24]
   10404:	0022      	movs	r2, r4
   10406:	317d      	adds	r1, #125	; 0x7d
   10408:	3232      	adds	r2, #50	; 0x32
   1040a:	7011      	strb	r1, [r2, #0]
   1040c:	4a50      	ldr	r2, [pc, #320]	; (10550 <RADIO_InitDefaultAttributes+0x1ac>)
   1040e:	397e      	subs	r1, #126	; 0x7e
   10410:	60e2      	str	r2, [r4, #12]
   10412:	0022      	movs	r2, r4
   10414:	3237      	adds	r2, #55	; 0x37
   10416:	7011      	strb	r1, [r2, #0]
   10418:	0022      	movs	r2, r4
   1041a:	3109      	adds	r1, #9
   1041c:	3238      	adds	r2, #56	; 0x38
   1041e:	7011      	strb	r1, [r2, #0]
   10420:	0022      	movs	r2, r4
   10422:	3107      	adds	r1, #7
   10424:	3239      	adds	r2, #57	; 0x39
   10426:	7011      	strb	r1, [r2, #0]
   10428:	0022      	movs	r2, r4
   1042a:	322c      	adds	r2, #44	; 0x2c
   1042c:	7013      	strb	r3, [r2, #0]
   1042e:	4a49      	ldr	r2, [pc, #292]	; (10554 <RADIO_InitDefaultAttributes+0x1b0>)
   10430:	82e3      	strh	r3, [r4, #22]
   10432:	62a2      	str	r2, [r4, #40]	; 0x28
   10434:	0022      	movs	r2, r4
   10436:	324c      	adds	r2, #76	; 0x4c
   10438:	8013      	strh	r3, [r2, #0]
   1043a:	0022      	movs	r2, r4
   1043c:	324e      	adds	r2, #78	; 0x4e
   1043e:	7013      	strb	r3, [r2, #0]
   10440:	0022      	movs	r2, r4
   10442:	324f      	adds	r2, #79	; 0x4f
   10444:	7013      	strb	r3, [r2, #0]
   10446:	0022      	movs	r2, r4
   10448:	3240      	adds	r2, #64	; 0x40
   1044a:	7013      	strb	r3, [r2, #0]
   1044c:	0022      	movs	r2, r4
   1044e:	3241      	adds	r2, #65	; 0x41
   10450:	7013      	strb	r3, [r2, #0]
   10452:	0022      	movs	r2, r4
   10454:	3254      	adds	r2, #84	; 0x54
   10456:	7013      	strb	r3, [r2, #0]
   10458:	0022      	movs	r2, r4
   1045a:	3255      	adds	r2, #85	; 0x55
   1045c:	7015      	strb	r5, [r2, #0]
   1045e:	0022      	movs	r2, r4
   10460:	3257      	adds	r2, #87	; 0x57
   10462:	6463      	str	r3, [r4, #68]	; 0x44
   10464:	64a3      	str	r3, [r4, #72]	; 0x48
   10466:	87a3      	strh	r3, [r4, #60]	; 0x3c
   10468:	87e3      	strh	r3, [r4, #62]	; 0x3e
   1046a:	7013      	strb	r3, [r2, #0]
   1046c:	3730      	adds	r7, #48	; 0x30
   1046e:	783b      	ldrb	r3, [r7, #0]
   10470:	2b00      	cmp	r3, #0
   10472:	d151      	bne.n	10518 <RADIO_InitDefaultAttributes+0x174>
   10474:	4838      	ldr	r0, [pc, #224]	; (10558 <RADIO_InitDefaultAttributes+0x1b4>)
   10476:	4e39      	ldr	r6, [pc, #228]	; (1055c <RADIO_InitDefaultAttributes+0x1b8>)
   10478:	47b0      	blx	r6
   1047a:	2808      	cmp	r0, #8
   1047c:	d149      	bne.n	10512 <RADIO_InitDefaultAttributes+0x16e>
   1047e:	4838      	ldr	r0, [pc, #224]	; (10560 <RADIO_InitDefaultAttributes+0x1bc>)
   10480:	47b0      	blx	r6
   10482:	2808      	cmp	r0, #8
   10484:	d145      	bne.n	10512 <RADIO_InitDefaultAttributes+0x16e>
   10486:	4837      	ldr	r0, [pc, #220]	; (10564 <RADIO_InitDefaultAttributes+0x1c0>)
   10488:	47b0      	blx	r6
   1048a:	2808      	cmp	r0, #8
   1048c:	d141      	bne.n	10512 <RADIO_InitDefaultAttributes+0x16e>
   1048e:	4836      	ldr	r0, [pc, #216]	; (10568 <RADIO_InitDefaultAttributes+0x1c4>)
   10490:	47b0      	blx	r6
   10492:	2808      	cmp	r0, #8
   10494:	d13d      	bne.n	10512 <RADIO_InitDefaultAttributes+0x16e>
   10496:	703d      	strb	r5, [r7, #0]
   10498:	4b34      	ldr	r3, [pc, #208]	; (1056c <RADIO_InitDefaultAttributes+0x1c8>)
   1049a:	4798      	blx	r3
   1049c:	4b34      	ldr	r3, [pc, #208]	; (10570 <RADIO_InitDefaultAttributes+0x1cc>)
   1049e:	4798      	blx	r3
   104a0:	2800      	cmp	r0, #0
   104a2:	d107      	bne.n	104b4 <RADIO_InitDefaultAttributes+0x110>
   104a4:	0023      	movs	r3, r4
   104a6:	3355      	adds	r3, #85	; 0x55
   104a8:	7018      	strb	r0, [r3, #0]
   104aa:	4b32      	ldr	r3, [pc, #200]	; (10574 <RADIO_InitDefaultAttributes+0x1d0>)
   104ac:	4798      	blx	r3
   104ae:	0023      	movs	r3, r4
   104b0:	3354      	adds	r3, #84	; 0x54
   104b2:	7018      	strb	r0, [r3, #0]
   104b4:	4b30      	ldr	r3, [pc, #192]	; (10578 <RADIO_InitDefaultAttributes+0x1d4>)
   104b6:	4798      	blx	r3
   104b8:	2201      	movs	r2, #1
   104ba:	2100      	movs	r1, #0
   104bc:	0010      	movs	r0, r2
   104be:	4f2f      	ldr	r7, [pc, #188]	; (1057c <RADIO_InitDefaultAttributes+0x1d8>)
   104c0:	47b8      	blx	r7
   104c2:	6820      	ldr	r0, [r4, #0]
   104c4:	4b2e      	ldr	r3, [pc, #184]	; (10580 <RADIO_InitDefaultAttributes+0x1dc>)
   104c6:	4798      	blx	r3
   104c8:	2142      	movs	r1, #66	; 0x42
   104ca:	203b      	movs	r0, #59	; 0x3b
   104cc:	4d2d      	ldr	r5, [pc, #180]	; (10584 <RADIO_InitDefaultAttributes+0x1e0>)
   104ce:	47a8      	blx	r5
   104d0:	203b      	movs	r0, #59	; 0x3b
   104d2:	4b2d      	ldr	r3, [pc, #180]	; (10588 <RADIO_InitDefaultAttributes+0x1e4>)
   104d4:	4798      	blx	r3
   104d6:	2620      	movs	r6, #32
   104d8:	4006      	ands	r6, r0
   104da:	d1f9      	bne.n	104d0 <RADIO_InitDefaultAttributes+0x12c>
   104dc:	2123      	movs	r1, #35	; 0x23
   104de:	200c      	movs	r0, #12
   104e0:	47a8      	blx	r5
   104e2:	21aa      	movs	r1, #170	; 0xaa
   104e4:	201f      	movs	r0, #31
   104e6:	47a8      	blx	r5
   104e8:	21ff      	movs	r1, #255	; 0xff
   104ea:	2032      	movs	r0, #50	; 0x32
   104ec:	47a8      	blx	r5
   104ee:	2140      	movs	r1, #64	; 0x40
   104f0:	2031      	movs	r0, #49	; 0x31
   104f2:	47a8      	blx	r5
   104f4:	2201      	movs	r2, #1
   104f6:	0030      	movs	r0, r6
   104f8:	0011      	movs	r1, r2
   104fa:	47b8      	blx	r7
   104fc:	21ff      	movs	r1, #255	; 0xff
   104fe:	2023      	movs	r0, #35	; 0x23
   10500:	47a8      	blx	r5
   10502:	4b21      	ldr	r3, [pc, #132]	; (10588 <RADIO_InitDefaultAttributes+0x1e4>)
   10504:	2042      	movs	r0, #66	; 0x42
   10506:	4798      	blx	r3
   10508:	3431      	adds	r4, #49	; 0x31
   1050a:	4b20      	ldr	r3, [pc, #128]	; (1058c <RADIO_InitDefaultAttributes+0x1e8>)
   1050c:	7020      	strb	r0, [r4, #0]
   1050e:	4798      	blx	r3
   10510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10512:	4b1f      	ldr	r3, [pc, #124]	; (10590 <RADIO_InitDefaultAttributes+0x1ec>)
   10514:	4798      	blx	r3
   10516:	e7bf      	b.n	10498 <RADIO_InitDefaultAttributes+0xf4>
   10518:	0023      	movs	r3, r4
   1051a:	332d      	adds	r3, #45	; 0x2d
   1051c:	4d1d      	ldr	r5, [pc, #116]	; (10594 <RADIO_InitDefaultAttributes+0x1f0>)
   1051e:	7818      	ldrb	r0, [r3, #0]
   10520:	47a8      	blx	r5
   10522:	0023      	movs	r3, r4
   10524:	332e      	adds	r3, #46	; 0x2e
   10526:	7818      	ldrb	r0, [r3, #0]
   10528:	47a8      	blx	r5
   1052a:	0023      	movs	r3, r4
   1052c:	332f      	adds	r3, #47	; 0x2f
   1052e:	7818      	ldrb	r0, [r3, #0]
   10530:	47a8      	blx	r5
   10532:	0023      	movs	r3, r4
   10534:	3350      	adds	r3, #80	; 0x50
   10536:	7818      	ldrb	r0, [r3, #0]
   10538:	47a8      	blx	r5
   1053a:	e7ad      	b.n	10498 <RADIO_InitDefaultAttributes+0xf4>
   1053c:	20001d8f 	.word	0x20001d8f
   10540:	20001860 	.word	0x20001860
   10544:	33be27a0 	.word	0x33be27a0
   10548:	000061a8 	.word	0x000061a8
   1054c:	0000c350 	.word	0x0000c350
   10550:	00003a98 	.word	0x00003a98
   10554:	20001c8c 	.word	0x20001c8c
   10558:	2000188d 	.word	0x2000188d
   1055c:	00008e89 	.word	0x00008e89
   10560:	2000188e 	.word	0x2000188e
   10564:	2000188f 	.word	0x2000188f
   10568:	200018b0 	.word	0x200018b0
   1056c:	0000314d 	.word	0x0000314d
   10570:	000032b9 	.word	0x000032b9
   10574:	000032b5 	.word	0x000032b5
   10578:	00010245 	.word	0x00010245
   1057c:	00009519 	.word	0x00009519
   10580:	0000f4dd 	.word	0x0000f4dd
   10584:	0000318d 	.word	0x0000318d
   10588:	000031b5 	.word	0x000031b5
   1058c:	00010389 	.word	0x00010389
   10590:	00008dcd 	.word	0x00008dcd
   10594:	000091c1 	.word	0x000091c1

00010598 <RADIO_Receive>:
   10598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1059a:	7803      	ldrb	r3, [r0, #0]
   1059c:	0006      	movs	r6, r0
   1059e:	4d24      	ldr	r5, [pc, #144]	; (10630 <RADIO_Receive+0x98>)
   105a0:	2b00      	cmp	r3, #0
   105a2:	d11d      	bne.n	105e0 <RADIO_Receive+0x48>
   105a4:	782b      	ldrb	r3, [r5, #0]
   105a6:	2004      	movs	r0, #4
   105a8:	2b01      	cmp	r3, #1
   105aa:	d118      	bne.n	105de <RADIO_Receive+0x46>
   105ac:	4c21      	ldr	r4, [pc, #132]	; (10634 <RADIO_Receive+0x9c>)
   105ae:	4f22      	ldr	r7, [pc, #136]	; (10638 <RADIO_Receive+0xa0>)
   105b0:	0023      	movs	r3, r4
   105b2:	332f      	adds	r3, #47	; 0x2f
   105b4:	7818      	ldrb	r0, [r3, #0]
   105b6:	47b8      	blx	r7
   105b8:	0023      	movs	r3, r4
   105ba:	3334      	adds	r3, #52	; 0x34
   105bc:	781b      	ldrb	r3, [r3, #0]
   105be:	2b00      	cmp	r3, #0
   105c0:	d102      	bne.n	105c8 <RADIO_Receive+0x30>
   105c2:	342e      	adds	r4, #46	; 0x2e
   105c4:	7820      	ldrb	r0, [r4, #0]
   105c6:	47b8      	blx	r7
   105c8:	8872      	ldrh	r2, [r6, #2]
   105ca:	4b1c      	ldr	r3, [pc, #112]	; (1063c <RADIO_Receive+0xa4>)
   105cc:	2008      	movs	r0, #8
   105ce:	801a      	strh	r2, [r3, #0]
   105d0:	2304      	movs	r3, #4
   105d2:	702b      	strb	r3, [r5, #0]
   105d4:	4b1a      	ldr	r3, [pc, #104]	; (10640 <RADIO_Receive+0xa8>)
   105d6:	4798      	blx	r3
   105d8:	4b1a      	ldr	r3, [pc, #104]	; (10644 <RADIO_Receive+0xac>)
   105da:	4798      	blx	r3
   105dc:	2000      	movs	r0, #0
   105de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   105e0:	782b      	ldrb	r3, [r5, #0]
   105e2:	2000      	movs	r0, #0
   105e4:	2b01      	cmp	r3, #1
   105e6:	d0fa      	beq.n	105de <RADIO_Receive+0x46>
   105e8:	782b      	ldrb	r3, [r5, #0]
   105ea:	3003      	adds	r0, #3
   105ec:	2b04      	cmp	r3, #4
   105ee:	d1f6      	bne.n	105de <RADIO_Receive+0x46>
   105f0:	4c10      	ldr	r4, [pc, #64]	; (10634 <RADIO_Receive+0x9c>)
   105f2:	4e11      	ldr	r6, [pc, #68]	; (10638 <RADIO_Receive+0xa0>)
   105f4:	0023      	movs	r3, r4
   105f6:	332f      	adds	r3, #47	; 0x2f
   105f8:	7818      	ldrb	r0, [r3, #0]
   105fa:	47b0      	blx	r6
   105fc:	0023      	movs	r3, r4
   105fe:	3334      	adds	r3, #52	; 0x34
   10600:	781b      	ldrb	r3, [r3, #0]
   10602:	2b00      	cmp	r3, #0
   10604:	d103      	bne.n	1060e <RADIO_Receive+0x76>
   10606:	0023      	movs	r3, r4
   10608:	332e      	adds	r3, #46	; 0x2e
   1060a:	7818      	ldrb	r0, [r3, #0]
   1060c:	47b0      	blx	r6
   1060e:	2200      	movs	r2, #0
   10610:	3434      	adds	r4, #52	; 0x34
   10612:	7821      	ldrb	r1, [r4, #0]
   10614:	0010      	movs	r0, r2
   10616:	4b0c      	ldr	r3, [pc, #48]	; (10648 <RADIO_Receive+0xb0>)
   10618:	4798      	blx	r3
   1061a:	4b0c      	ldr	r3, [pc, #48]	; (1064c <RADIO_Receive+0xb4>)
   1061c:	4798      	blx	r3
   1061e:	2301      	movs	r3, #1
   10620:	2008      	movs	r0, #8
   10622:	4c0b      	ldr	r4, [pc, #44]	; (10650 <RADIO_Receive+0xb8>)
   10624:	702b      	strb	r3, [r5, #0]
   10626:	47a0      	blx	r4
   10628:	2002      	movs	r0, #2
   1062a:	47a0      	blx	r4
   1062c:	e7d6      	b.n	105dc <RADIO_Receive+0x44>
   1062e:	46c0      	nop			; (mov r8, r8)
   10630:	20001d8f 	.word	0x20001d8f
   10634:	20001860 	.word	0x20001860
   10638:	000091c1 	.word	0x000091c1
   1063c:	2000109c 	.word	0x2000109c
   10640:	0000fae5 	.word	0x0000fae5
   10644:	00010245 	.word	0x00010245
   10648:	00009519 	.word	0x00009519
   1064c:	00010389 	.word	0x00010389
   10650:	0000fb11 	.word	0x0000fb11

00010654 <RADIO_TxDoneHandler>:
   10654:	b5f0      	push	{r4, r5, r6, r7, lr}
   10656:	4b35      	ldr	r3, [pc, #212]	; (1072c <RADIO_TxDoneHandler+0xd8>)
   10658:	b087      	sub	sp, #28
   1065a:	881a      	ldrh	r2, [r3, #0]
   1065c:	06d2      	lsls	r2, r2, #27
   1065e:	0fd2      	lsrs	r2, r2, #31
   10660:	9200      	str	r2, [sp, #0]
   10662:	466a      	mov	r2, sp
   10664:	7810      	ldrb	r0, [r2, #0]
   10666:	881a      	ldrh	r2, [r3, #0]
   10668:	2801      	cmp	r0, #1
   1066a:	d12b      	bne.n	106c4 <RADIO_TxDoneHandler+0x70>
   1066c:	4c30      	ldr	r4, [pc, #192]	; (10730 <RADIO_TxDoneHandler+0xdc>)
   1066e:	2110      	movs	r1, #16
   10670:	0027      	movs	r7, r4
   10672:	2500      	movs	r5, #0
   10674:	438a      	bics	r2, r1
   10676:	801a      	strh	r2, [r3, #0]
   10678:	3734      	adds	r7, #52	; 0x34
   1067a:	0002      	movs	r2, r0
   1067c:	7839      	ldrb	r1, [r7, #0]
   1067e:	4b2d      	ldr	r3, [pc, #180]	; (10734 <RADIO_TxDoneHandler+0xe0>)
   10680:	4798      	blx	r3
   10682:	68e3      	ldr	r3, [r4, #12]
   10684:	ae03      	add	r6, sp, #12
   10686:	9304      	str	r3, [sp, #16]
   10688:	7035      	strb	r5, [r6, #0]
   1068a:	002a      	movs	r2, r5
   1068c:	4b29      	ldr	r3, [pc, #164]	; (10734 <RADIO_TxDoneHandler+0xe0>)
   1068e:	7839      	ldrb	r1, [r7, #0]
   10690:	0028      	movs	r0, r5
   10692:	4798      	blx	r3
   10694:	466a      	mov	r2, sp
   10696:	4b28      	ldr	r3, [pc, #160]	; (10738 <RADIO_TxDoneHandler+0xe4>)
   10698:	7812      	ldrb	r2, [r2, #0]
   1069a:	701a      	strb	r2, [r3, #0]
   1069c:	0023      	movs	r3, r4
   1069e:	3357      	adds	r3, #87	; 0x57
   106a0:	701d      	strb	r5, [r3, #0]
   106a2:	4b26      	ldr	r3, [pc, #152]	; (1073c <RADIO_TxDoneHandler+0xe8>)
   106a4:	781b      	ldrb	r3, [r3, #0]
   106a6:	075b      	lsls	r3, r3, #29
   106a8:	d505      	bpl.n	106b6 <RADIO_TxDoneHandler+0x62>
   106aa:	6923      	ldr	r3, [r4, #16]
   106ac:	42ab      	cmp	r3, r5
   106ae:	d002      	beq.n	106b6 <RADIO_TxDoneHandler+0x62>
   106b0:	0031      	movs	r1, r6
   106b2:	2004      	movs	r0, #4
   106b4:	4798      	blx	r3
   106b6:	4b22      	ldr	r3, [pc, #136]	; (10740 <RADIO_TxDoneHandler+0xec>)
   106b8:	4798      	blx	r3
   106ba:	4b22      	ldr	r3, [pc, #136]	; (10744 <RADIO_TxDoneHandler+0xf0>)
   106bc:	4798      	blx	r3
   106be:	2000      	movs	r0, #0
   106c0:	b007      	add	sp, #28
   106c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
   106c4:	07d2      	lsls	r2, r2, #31
   106c6:	d402      	bmi.n	106ce <RADIO_TxDoneHandler+0x7a>
   106c8:	881a      	ldrh	r2, [r3, #0]
   106ca:	0752      	lsls	r2, r2, #29
   106cc:	d527      	bpl.n	1071e <RADIO_TxDoneHandler+0xca>
   106ce:	2601      	movs	r6, #1
   106d0:	2104      	movs	r1, #4
   106d2:	881a      	ldrh	r2, [r3, #0]
   106d4:	4f16      	ldr	r7, [pc, #88]	; (10730 <RADIO_TxDoneHandler+0xdc>)
   106d6:	43b2      	bics	r2, r6
   106d8:	801a      	strh	r2, [r3, #0]
   106da:	881a      	ldrh	r2, [r3, #0]
   106dc:	2400      	movs	r4, #0
   106de:	438a      	bics	r2, r1
   106e0:	801a      	strh	r2, [r3, #0]
   106e2:	4b19      	ldr	r3, [pc, #100]	; (10748 <RADIO_TxDoneHandler+0xf4>)
   106e4:	ad03      	add	r5, sp, #12
   106e6:	681b      	ldr	r3, [r3, #0]
   106e8:	702c      	strb	r4, [r5, #0]
   106ea:	9304      	str	r3, [sp, #16]
   106ec:	003b      	movs	r3, r7
   106ee:	3334      	adds	r3, #52	; 0x34
   106f0:	7819      	ldrb	r1, [r3, #0]
   106f2:	0022      	movs	r2, r4
   106f4:	0020      	movs	r0, r4
   106f6:	4b0f      	ldr	r3, [pc, #60]	; (10734 <RADIO_TxDoneHandler+0xe0>)
   106f8:	4798      	blx	r3
   106fa:	4b14      	ldr	r3, [pc, #80]	; (1074c <RADIO_TxDoneHandler+0xf8>)
   106fc:	4798      	blx	r3
   106fe:	4b0e      	ldr	r3, [pc, #56]	; (10738 <RADIO_TxDoneHandler+0xe4>)
   10700:	701e      	strb	r6, [r3, #0]
   10702:	003b      	movs	r3, r7
   10704:	3357      	adds	r3, #87	; 0x57
   10706:	701c      	strb	r4, [r3, #0]
   10708:	4b0c      	ldr	r3, [pc, #48]	; (1073c <RADIO_TxDoneHandler+0xe8>)
   1070a:	781b      	ldrb	r3, [r3, #0]
   1070c:	079b      	lsls	r3, r3, #30
   1070e:	d5d6      	bpl.n	106be <RADIO_TxDoneHandler+0x6a>
   10710:	693b      	ldr	r3, [r7, #16]
   10712:	42a3      	cmp	r3, r4
   10714:	d0d3      	beq.n	106be <RADIO_TxDoneHandler+0x6a>
   10716:	0029      	movs	r1, r5
   10718:	2002      	movs	r0, #2
   1071a:	4798      	blx	r3
   1071c:	e7cf      	b.n	106be <RADIO_TxDoneHandler+0x6a>
   1071e:	881b      	ldrh	r3, [r3, #0]
   10720:	059b      	lsls	r3, r3, #22
   10722:	d5cc      	bpl.n	106be <RADIO_TxDoneHandler+0x6a>
   10724:	4b0a      	ldr	r3, [pc, #40]	; (10750 <RADIO_TxDoneHandler+0xfc>)
   10726:	4798      	blx	r3
   10728:	e7c9      	b.n	106be <RADIO_TxDoneHandler+0x6a>
   1072a:	46c0      	nop			; (mov r8, r8)
   1072c:	20001d8c 	.word	0x20001d8c
   10730:	20001860 	.word	0x20001860
   10734:	00009519 	.word	0x00009519
   10738:	20001d8f 	.word	0x20001d8f
   1073c:	20001d8e 	.word	0x20001d8e
   10740:	0000314d 	.word	0x0000314d
   10744:	000103a5 	.word	0x000103a5
   10748:	200010a0 	.word	0x200010a0
   1074c:	00010389 	.word	0x00010389
   10750:	00010b15 	.word	0x00010b15

00010754 <RADIO_RxDoneHandler>:
   10754:	b5f0      	push	{r4, r5, r6, r7, lr}
   10756:	4b95      	ldr	r3, [pc, #596]	; (109ac <RADIO_RxDoneHandler+0x258>)
   10758:	b085      	sub	sp, #20
   1075a:	881c      	ldrh	r4, [r3, #0]
   1075c:	881a      	ldrh	r2, [r3, #0]
   1075e:	06a4      	lsls	r4, r4, #26
   10760:	0fe4      	lsrs	r4, r4, #31
   10762:	b2e0      	uxtb	r0, r4
   10764:	2801      	cmp	r0, #1
   10766:	d126      	bne.n	107b6 <RADIO_RxDoneHandler+0x62>
   10768:	4d91      	ldr	r5, [pc, #580]	; (109b0 <RADIO_RxDoneHandler+0x25c>)
   1076a:	2120      	movs	r1, #32
   1076c:	002e      	movs	r6, r5
   1076e:	438a      	bics	r2, r1
   10770:	801a      	strh	r2, [r3, #0]
   10772:	3634      	adds	r6, #52	; 0x34
   10774:	0002      	movs	r2, r0
   10776:	7831      	ldrb	r1, [r6, #0]
   10778:	4f8e      	ldr	r7, [pc, #568]	; (109b4 <RADIO_RxDoneHandler+0x260>)
   1077a:	47b8      	blx	r7
   1077c:	2200      	movs	r2, #0
   1077e:	7831      	ldrb	r1, [r6, #0]
   10780:	0010      	movs	r0, r2
   10782:	47b8      	blx	r7
   10784:	4b8c      	ldr	r3, [pc, #560]	; (109b8 <RADIO_RxDoneHandler+0x264>)
   10786:	4798      	blx	r3
   10788:	4b8c      	ldr	r3, [pc, #560]	; (109bc <RADIO_RxDoneHandler+0x268>)
   1078a:	002a      	movs	r2, r5
   1078c:	701c      	strb	r4, [r3, #0]
   1078e:	2300      	movs	r3, #0
   10790:	322c      	adds	r2, #44	; 0x2c
   10792:	7013      	strb	r3, [r2, #0]
   10794:	002a      	movs	r2, r5
   10796:	a901      	add	r1, sp, #4
   10798:	3257      	adds	r2, #87	; 0x57
   1079a:	7013      	strb	r3, [r2, #0]
   1079c:	700b      	strb	r3, [r1, #0]
   1079e:	4b88      	ldr	r3, [pc, #544]	; (109c0 <RADIO_RxDoneHandler+0x26c>)
   107a0:	781b      	ldrb	r3, [r3, #0]
   107a2:	071b      	lsls	r3, r3, #28
   107a4:	d504      	bpl.n	107b0 <RADIO_RxDoneHandler+0x5c>
   107a6:	692b      	ldr	r3, [r5, #16]
   107a8:	2008      	movs	r0, #8
   107aa:	2b00      	cmp	r3, #0
   107ac:	d000      	beq.n	107b0 <RADIO_RxDoneHandler+0x5c>
   107ae:	e084      	b.n	108ba <RADIO_RxDoneHandler+0x166>
   107b0:	2000      	movs	r0, #0
   107b2:	b005      	add	sp, #20
   107b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   107b6:	0652      	lsls	r2, r2, #25
   107b8:	d402      	bmi.n	107c0 <RADIO_RxDoneHandler+0x6c>
   107ba:	881a      	ldrh	r2, [r3, #0]
   107bc:	0612      	lsls	r2, r2, #24
   107be:	d523      	bpl.n	10808 <RADIO_RxDoneHandler+0xb4>
   107c0:	2140      	movs	r1, #64	; 0x40
   107c2:	881a      	ldrh	r2, [r3, #0]
   107c4:	4c7a      	ldr	r4, [pc, #488]	; (109b0 <RADIO_RxDoneHandler+0x25c>)
   107c6:	438a      	bics	r2, r1
   107c8:	801a      	strh	r2, [r3, #0]
   107ca:	881a      	ldrh	r2, [r3, #0]
   107cc:	1849      	adds	r1, r1, r1
   107ce:	438a      	bics	r2, r1
   107d0:	801a      	strh	r2, [r3, #0]
   107d2:	0023      	movs	r3, r4
   107d4:	2200      	movs	r2, #0
   107d6:	3334      	adds	r3, #52	; 0x34
   107d8:	7819      	ldrb	r1, [r3, #0]
   107da:	0010      	movs	r0, r2
   107dc:	4b75      	ldr	r3, [pc, #468]	; (109b4 <RADIO_RxDoneHandler+0x260>)
   107de:	4798      	blx	r3
   107e0:	4b75      	ldr	r3, [pc, #468]	; (109b8 <RADIO_RxDoneHandler+0x264>)
   107e2:	4798      	blx	r3
   107e4:	2201      	movs	r2, #1
   107e6:	4b75      	ldr	r3, [pc, #468]	; (109bc <RADIO_RxDoneHandler+0x268>)
   107e8:	a901      	add	r1, sp, #4
   107ea:	701a      	strb	r2, [r3, #0]
   107ec:	0022      	movs	r2, r4
   107ee:	2300      	movs	r3, #0
   107f0:	322c      	adds	r2, #44	; 0x2c
   107f2:	7013      	strb	r3, [r2, #0]
   107f4:	0022      	movs	r2, r4
   107f6:	3257      	adds	r2, #87	; 0x57
   107f8:	7013      	strb	r3, [r2, #0]
   107fa:	700b      	strb	r3, [r1, #0]
   107fc:	4b70      	ldr	r3, [pc, #448]	; (109c0 <RADIO_RxDoneHandler+0x26c>)
   107fe:	781b      	ldrb	r3, [r3, #0]
   10800:	071b      	lsls	r3, r3, #28
   10802:	d5d5      	bpl.n	107b0 <RADIO_RxDoneHandler+0x5c>
   10804:	6923      	ldr	r3, [r4, #16]
   10806:	e7cf      	b.n	107a8 <RADIO_RxDoneHandler+0x54>
   10808:	881a      	ldrh	r2, [r3, #0]
   1080a:	0792      	lsls	r2, r2, #30
   1080c:	d56e      	bpl.n	108ec <RADIO_RxDoneHandler+0x198>
   1080e:	2102      	movs	r1, #2
   10810:	881a      	ldrh	r2, [r3, #0]
   10812:	4d6c      	ldr	r5, [pc, #432]	; (109c4 <RADIO_RxDoneHandler+0x270>)
   10814:	438a      	bics	r2, r1
   10816:	801a      	strh	r2, [r3, #0]
   10818:	2013      	movs	r0, #19
   1081a:	47a8      	blx	r5
   1081c:	4c64      	ldr	r4, [pc, #400]	; (109b0 <RADIO_RxDoneHandler+0x25c>)
   1081e:	2100      	movs	r1, #0
   10820:	0026      	movs	r6, r4
   10822:	362c      	adds	r6, #44	; 0x2c
   10824:	7030      	strb	r0, [r6, #0]
   10826:	4b68      	ldr	r3, [pc, #416]	; (109c8 <RADIO_RxDoneHandler+0x274>)
   10828:	200d      	movs	r0, #13
   1082a:	4798      	blx	r3
   1082c:	7832      	ldrb	r2, [r6, #0]
   1082e:	4b67      	ldr	r3, [pc, #412]	; (109cc <RADIO_RxDoneHandler+0x278>)
   10830:	b2d2      	uxtb	r2, r2
   10832:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10834:	2000      	movs	r0, #0
   10836:	4798      	blx	r3
   10838:	2019      	movs	r0, #25
   1083a:	47a8      	blx	r5
   1083c:	0023      	movs	r3, r4
   1083e:	b240      	sxtb	r0, r0
   10840:	3332      	adds	r3, #50	; 0x32
   10842:	2800      	cmp	r0, #0
   10844:	da3b      	bge.n	108be <RADIO_RxDoneHandler+0x16a>
   10846:	4240      	negs	r0, r0
   10848:	1080      	asrs	r0, r0, #2
   1084a:	4240      	negs	r0, r0
   1084c:	7018      	strb	r0, [r3, #0]
   1084e:	201a      	movs	r0, #26
   10850:	47a8      	blx	r5
   10852:	0022      	movs	r2, r4
   10854:	3232      	adds	r2, #50	; 0x32
   10856:	7812      	ldrb	r2, [r2, #0]
   10858:	b203      	sxth	r3, r0
   1085a:	b252      	sxtb	r2, r2
   1085c:	4d5c      	ldr	r5, [pc, #368]	; (109d0 <RADIO_RxDoneHandler+0x27c>)
   1085e:	2a00      	cmp	r2, #0
   10860:	da36      	bge.n	108d0 <RADIO_RxDoneHandler+0x17c>
   10862:	6821      	ldr	r1, [r4, #0]
   10864:	4e5b      	ldr	r6, [pc, #364]	; (109d4 <RADIO_RxDoneHandler+0x280>)
   10866:	198e      	adds	r6, r1, r6
   10868:	42ae      	cmp	r6, r5
   1086a:	d82a      	bhi.n	108c2 <RADIO_RxDoneHandler+0x16e>
   1086c:	3263      	adds	r2, #99	; 0x63
   1086e:	1880      	adds	r0, r0, r2
   10870:	111b      	asrs	r3, r3, #4
   10872:	1818      	adds	r0, r3, r0
   10874:	0023      	movs	r3, r4
   10876:	3356      	adds	r3, #86	; 0x56
   10878:	7018      	strb	r0, [r3, #0]
   1087a:	0023      	movs	r3, r4
   1087c:	2200      	movs	r2, #0
   1087e:	3334      	adds	r3, #52	; 0x34
   10880:	7819      	ldrb	r1, [r3, #0]
   10882:	0010      	movs	r0, r2
   10884:	4b4b      	ldr	r3, [pc, #300]	; (109b4 <RADIO_RxDoneHandler+0x260>)
   10886:	4798      	blx	r3
   10888:	4b4b      	ldr	r3, [pc, #300]	; (109b8 <RADIO_RxDoneHandler+0x264>)
   1088a:	4798      	blx	r3
   1088c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1088e:	a901      	add	r1, sp, #4
   10890:	604b      	str	r3, [r1, #4]
   10892:	0023      	movs	r3, r4
   10894:	332c      	adds	r3, #44	; 0x2c
   10896:	781b      	ldrb	r3, [r3, #0]
   10898:	2201      	movs	r2, #1
   1089a:	720b      	strb	r3, [r1, #8]
   1089c:	2300      	movs	r3, #0
   1089e:	700b      	strb	r3, [r1, #0]
   108a0:	4b46      	ldr	r3, [pc, #280]	; (109bc <RADIO_RxDoneHandler+0x268>)
   108a2:	701a      	strb	r2, [r3, #0]
   108a4:	4b46      	ldr	r3, [pc, #280]	; (109c0 <RADIO_RxDoneHandler+0x26c>)
   108a6:	7818      	ldrb	r0, [r3, #0]
   108a8:	07c0      	lsls	r0, r0, #31
   108aa:	0fc0      	lsrs	r0, r0, #31
   108ac:	4290      	cmp	r0, r2
   108ae:	d000      	beq.n	108b2 <RADIO_RxDoneHandler+0x15e>
   108b0:	e77e      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   108b2:	6923      	ldr	r3, [r4, #16]
   108b4:	2b00      	cmp	r3, #0
   108b6:	d100      	bne.n	108ba <RADIO_RxDoneHandler+0x166>
   108b8:	e77a      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   108ba:	4798      	blx	r3
   108bc:	e778      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   108be:	1080      	asrs	r0, r0, #2
   108c0:	e7c4      	b.n	1084c <RADIO_RxDoneHandler+0xf8>
   108c2:	4d45      	ldr	r5, [pc, #276]	; (109d8 <RADIO_RxDoneHandler+0x284>)
   108c4:	1949      	adds	r1, r1, r5
   108c6:	4d45      	ldr	r5, [pc, #276]	; (109dc <RADIO_RxDoneHandler+0x288>)
   108c8:	42a9      	cmp	r1, r5
   108ca:	d8d6      	bhi.n	1087a <RADIO_RxDoneHandler+0x126>
   108cc:	325c      	adds	r2, #92	; 0x5c
   108ce:	e7ce      	b.n	1086e <RADIO_RxDoneHandler+0x11a>
   108d0:	6822      	ldr	r2, [r4, #0]
   108d2:	4940      	ldr	r1, [pc, #256]	; (109d4 <RADIO_RxDoneHandler+0x280>)
   108d4:	1851      	adds	r1, r2, r1
   108d6:	42a9      	cmp	r1, r5
   108d8:	d801      	bhi.n	108de <RADIO_RxDoneHandler+0x18a>
   108da:	3063      	adds	r0, #99	; 0x63
   108dc:	e7c8      	b.n	10870 <RADIO_RxDoneHandler+0x11c>
   108de:	493e      	ldr	r1, [pc, #248]	; (109d8 <RADIO_RxDoneHandler+0x284>)
   108e0:	1852      	adds	r2, r2, r1
   108e2:	493e      	ldr	r1, [pc, #248]	; (109dc <RADIO_RxDoneHandler+0x288>)
   108e4:	428a      	cmp	r2, r1
   108e6:	d8c8      	bhi.n	1087a <RADIO_RxDoneHandler+0x126>
   108e8:	305c      	adds	r0, #92	; 0x5c
   108ea:	e7c1      	b.n	10870 <RADIO_RxDoneHandler+0x11c>
   108ec:	881a      	ldrh	r2, [r3, #0]
   108ee:	0712      	lsls	r2, r2, #28
   108f0:	0fd5      	lsrs	r5, r2, #31
   108f2:	2a00      	cmp	r2, #0
   108f4:	da27      	bge.n	10946 <RADIO_RxDoneHandler+0x1f2>
   108f6:	2108      	movs	r1, #8
   108f8:	881a      	ldrh	r2, [r3, #0]
   108fa:	4c2d      	ldr	r4, [pc, #180]	; (109b0 <RADIO_RxDoneHandler+0x25c>)
   108fc:	438a      	bics	r2, r1
   108fe:	801a      	strh	r2, [r3, #0]
   10900:	0023      	movs	r3, r4
   10902:	2280      	movs	r2, #128	; 0x80
   10904:	3332      	adds	r3, #50	; 0x32
   10906:	701a      	strb	r2, [r3, #0]
   10908:	0023      	movs	r3, r4
   1090a:	2200      	movs	r2, #0
   1090c:	3334      	adds	r3, #52	; 0x34
   1090e:	7819      	ldrb	r1, [r3, #0]
   10910:	0010      	movs	r0, r2
   10912:	4b28      	ldr	r3, [pc, #160]	; (109b4 <RADIO_RxDoneHandler+0x260>)
   10914:	4798      	blx	r3
   10916:	4b28      	ldr	r3, [pc, #160]	; (109b8 <RADIO_RxDoneHandler+0x264>)
   10918:	4798      	blx	r3
   1091a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1091c:	a901      	add	r1, sp, #4
   1091e:	604b      	str	r3, [r1, #4]
   10920:	0023      	movs	r3, r4
   10922:	332c      	adds	r3, #44	; 0x2c
   10924:	781b      	ldrb	r3, [r3, #0]
   10926:	0022      	movs	r2, r4
   10928:	720b      	strb	r3, [r1, #8]
   1092a:	2300      	movs	r3, #0
   1092c:	3257      	adds	r2, #87	; 0x57
   1092e:	7013      	strb	r3, [r2, #0]
   10930:	700b      	strb	r3, [r1, #0]
   10932:	4b22      	ldr	r3, [pc, #136]	; (109bc <RADIO_RxDoneHandler+0x268>)
   10934:	701d      	strb	r5, [r3, #0]
   10936:	4b22      	ldr	r3, [pc, #136]	; (109c0 <RADIO_RxDoneHandler+0x26c>)
   10938:	7818      	ldrb	r0, [r3, #0]
   1093a:	07c0      	lsls	r0, r0, #31
   1093c:	0fc0      	lsrs	r0, r0, #31
   1093e:	2801      	cmp	r0, #1
   10940:	d000      	beq.n	10944 <RADIO_RxDoneHandler+0x1f0>
   10942:	e735      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   10944:	e7b5      	b.n	108b2 <RADIO_RxDoneHandler+0x15e>
   10946:	881a      	ldrh	r2, [r3, #0]
   10948:	05d2      	lsls	r2, r2, #23
   1094a:	0fd5      	lsrs	r5, r2, #31
   1094c:	2a00      	cmp	r2, #0
   1094e:	db00      	blt.n	10952 <RADIO_RxDoneHandler+0x1fe>
   10950:	e72e      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   10952:	4c17      	ldr	r4, [pc, #92]	; (109b0 <RADIO_RxDoneHandler+0x25c>)
   10954:	881a      	ldrh	r2, [r3, #0]
   10956:	0026      	movs	r6, r4
   10958:	4921      	ldr	r1, [pc, #132]	; (109e0 <RADIO_RxDoneHandler+0x28c>)
   1095a:	362c      	adds	r6, #44	; 0x2c
   1095c:	400a      	ands	r2, r1
   1095e:	801a      	strh	r2, [r3, #0]
   10960:	7832      	ldrb	r2, [r6, #0]
   10962:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   10964:	b2d2      	uxtb	r2, r2
   10966:	2000      	movs	r0, #0
   10968:	4b18      	ldr	r3, [pc, #96]	; (109cc <RADIO_RxDoneHandler+0x278>)
   1096a:	4798      	blx	r3
   1096c:	0023      	movs	r3, r4
   1096e:	2200      	movs	r2, #0
   10970:	3334      	adds	r3, #52	; 0x34
   10972:	7819      	ldrb	r1, [r3, #0]
   10974:	0010      	movs	r0, r2
   10976:	4b0f      	ldr	r3, [pc, #60]	; (109b4 <RADIO_RxDoneHandler+0x260>)
   10978:	4798      	blx	r3
   1097a:	4b0f      	ldr	r3, [pc, #60]	; (109b8 <RADIO_RxDoneHandler+0x264>)
   1097c:	4798      	blx	r3
   1097e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   10980:	a901      	add	r1, sp, #4
   10982:	604b      	str	r3, [r1, #4]
   10984:	7833      	ldrb	r3, [r6, #0]
   10986:	0022      	movs	r2, r4
   10988:	720b      	strb	r3, [r1, #8]
   1098a:	2300      	movs	r3, #0
   1098c:	3257      	adds	r2, #87	; 0x57
   1098e:	7013      	strb	r3, [r2, #0]
   10990:	700b      	strb	r3, [r1, #0]
   10992:	4b0a      	ldr	r3, [pc, #40]	; (109bc <RADIO_RxDoneHandler+0x268>)
   10994:	701d      	strb	r5, [r3, #0]
   10996:	4b0a      	ldr	r3, [pc, #40]	; (109c0 <RADIO_RxDoneHandler+0x26c>)
   10998:	781b      	ldrb	r3, [r3, #0]
   1099a:	06db      	lsls	r3, r3, #27
   1099c:	d400      	bmi.n	109a0 <RADIO_RxDoneHandler+0x24c>
   1099e:	e707      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   109a0:	6923      	ldr	r3, [r4, #16]
   109a2:	2b00      	cmp	r3, #0
   109a4:	d100      	bne.n	109a8 <RADIO_RxDoneHandler+0x254>
   109a6:	e703      	b.n	107b0 <RADIO_RxDoneHandler+0x5c>
   109a8:	2010      	movs	r0, #16
   109aa:	e786      	b.n	108ba <RADIO_RxDoneHandler+0x166>
   109ac:	20001d8c 	.word	0x20001d8c
   109b0:	20001860 	.word	0x20001860
   109b4:	00009519 	.word	0x00009519
   109b8:	00010389 	.word	0x00010389
   109bc:	20001d8f 	.word	0x20001d8f
   109c0:	20001d8e 	.word	0x20001d8e
   109c4:	000031b5 	.word	0x000031b5
   109c8:	0000318d 	.word	0x0000318d
   109cc:	00003221 	.word	0x00003221
   109d0:	096ae380 	.word	0x096ae380
   109d4:	cc9eec80 	.word	0xcc9eec80
   109d8:	e78fe580 	.word	0xe78fe580
   109dc:	06dac2c0 	.word	0x06dac2c0
   109e0:	fffffeff 	.word	0xfffffeff

000109e4 <Radio_LBTScanTimeout>:
   109e4:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   109e6:	4c1c      	ldr	r4, [pc, #112]	; (10a58 <Radio_LBTScanTimeout+0x74>)
   109e8:	0025      	movs	r5, r4
   109ea:	0023      	movs	r3, r4
   109ec:	354f      	adds	r5, #79	; 0x4f
   109ee:	7829      	ldrb	r1, [r5, #0]
   109f0:	3340      	adds	r3, #64	; 0x40
   109f2:	3101      	adds	r1, #1
   109f4:	b2c9      	uxtb	r1, r1
   109f6:	7029      	strb	r1, [r5, #0]
   109f8:	781b      	ldrb	r3, [r3, #0]
   109fa:	428b      	cmp	r3, r1
   109fc:	d315      	bcc.n	10a2a <Radio_LBTScanTimeout+0x46>
   109fe:	260e      	movs	r6, #14
   10a00:	446e      	add	r6, sp
   10a02:	4b16      	ldr	r3, [pc, #88]	; (10a5c <Radio_LBTScanTimeout+0x78>)
   10a04:	0030      	movs	r0, r6
   10a06:	4798      	blx	r3
   10a08:	2300      	movs	r3, #0
   10a0a:	5ef2      	ldrsh	r2, [r6, r3]
   10a0c:	782b      	ldrb	r3, [r5, #0]
   10a0e:	4353      	muls	r3, r2
   10a10:	6c62      	ldr	r2, [r4, #68]	; 0x44
   10a12:	189b      	adds	r3, r3, r2
   10a14:	6463      	str	r3, [r4, #68]	; 0x44
   10a16:	0023      	movs	r3, r4
   10a18:	2200      	movs	r2, #0
   10a1a:	3350      	adds	r3, #80	; 0x50
   10a1c:	7818      	ldrb	r0, [r3, #0]
   10a1e:	9200      	str	r2, [sp, #0]
   10a20:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   10a22:	4b0f      	ldr	r3, [pc, #60]	; (10a60 <Radio_LBTScanTimeout+0x7c>)
   10a24:	4c0f      	ldr	r4, [pc, #60]	; (10a64 <Radio_LBTScanTimeout+0x80>)
   10a26:	47a0      	blx	r4
   10a28:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
   10a2a:	2380      	movs	r3, #128	; 0x80
   10a2c:	4a0e      	ldr	r2, [pc, #56]	; (10a68 <Radio_LBTScanTimeout+0x84>)
   10a2e:	009b      	lsls	r3, r3, #2
   10a30:	8810      	ldrh	r0, [r2, #0]
   10a32:	4303      	orrs	r3, r0
   10a34:	8013      	strh	r3, [r2, #0]
   10a36:	6c63      	ldr	r3, [r4, #68]	; 0x44
   10a38:	0058      	lsls	r0, r3, #1
   10a3a:	1e4b      	subs	r3, r1, #1
   10a3c:	4359      	muls	r1, r3
   10a3e:	4b0b      	ldr	r3, [pc, #44]	; (10a6c <Radio_LBTScanTimeout+0x88>)
   10a40:	b289      	uxth	r1, r1
   10a42:	4798      	blx	r3
   10a44:	0023      	movs	r3, r4
   10a46:	334c      	adds	r3, #76	; 0x4c
   10a48:	8018      	strh	r0, [r3, #0]
   10a4a:	2300      	movs	r3, #0
   10a4c:	2001      	movs	r0, #1
   10a4e:	702b      	strb	r3, [r5, #0]
   10a50:	6463      	str	r3, [r4, #68]	; 0x44
   10a52:	4b07      	ldr	r3, [pc, #28]	; (10a70 <Radio_LBTScanTimeout+0x8c>)
   10a54:	4798      	blx	r3
   10a56:	e7e7      	b.n	10a28 <Radio_LBTScanTimeout+0x44>
   10a58:	20001860 	.word	0x20001860
   10a5c:	000096dd 	.word	0x000096dd
   10a60:	000109e5 	.word	0x000109e5
   10a64:	00008ebd 	.word	0x00008ebd
   10a68:	20001d8c 	.word	0x20001d8c
   10a6c:	00010d19 	.word	0x00010d19
   10a70:	0000fae5 	.word	0x0000fae5

00010a74 <RADIO_ScanHandler>:
   10a74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
   10a76:	4b1e      	ldr	r3, [pc, #120]	; (10af0 <RADIO_ScanHandler+0x7c>)
   10a78:	4798      	blx	r3
   10a7a:	2000      	movs	r0, #0
   10a7c:	4b1d      	ldr	r3, [pc, #116]	; (10af4 <RADIO_ScanHandler+0x80>)
   10a7e:	4798      	blx	r3
   10a80:	4b1d      	ldr	r3, [pc, #116]	; (10af8 <RADIO_ScanHandler+0x84>)
   10a82:	2004      	movs	r0, #4
   10a84:	4798      	blx	r3
   10a86:	4d1d      	ldr	r5, [pc, #116]	; (10afc <RADIO_ScanHandler+0x88>)
   10a88:	2600      	movs	r6, #0
   10a8a:	002b      	movs	r3, r5
   10a8c:	334c      	adds	r3, #76	; 0x4c
   10a8e:	801e      	strh	r6, [r3, #0]
   10a90:	002b      	movs	r3, r5
   10a92:	3334      	adds	r3, #52	; 0x34
   10a94:	781c      	ldrb	r4, [r3, #0]
   10a96:	2c01      	cmp	r4, #1
   10a98:	d11e      	bne.n	10ad8 <RADIO_ScanHandler+0x64>
   10a9a:	0022      	movs	r2, r4
   10a9c:	0021      	movs	r1, r4
   10a9e:	0030      	movs	r0, r6
   10aa0:	4f17      	ldr	r7, [pc, #92]	; (10b00 <RADIO_ScanHandler+0x8c>)
   10aa2:	47b8      	blx	r7
   10aa4:	4b17      	ldr	r3, [pc, #92]	; (10b04 <RADIO_ScanHandler+0x90>)
   10aa6:	2011      	movs	r0, #17
   10aa8:	4798      	blx	r3
   10aaa:	002b      	movs	r3, r5
   10aac:	334e      	adds	r3, #78	; 0x4e
   10aae:	7018      	strb	r0, [r3, #0]
   10ab0:	21ff      	movs	r1, #255	; 0xff
   10ab2:	2011      	movs	r0, #17
   10ab4:	4b14      	ldr	r3, [pc, #80]	; (10b08 <RADIO_ScanHandler+0x94>)
   10ab6:	4798      	blx	r3
   10ab8:	0032      	movs	r2, r6
   10aba:	0021      	movs	r1, r4
   10abc:	2005      	movs	r0, #5
   10abe:	47b8      	blx	r7
   10ac0:	2400      	movs	r4, #0
   10ac2:	21fa      	movs	r1, #250	; 0xfa
   10ac4:	3550      	adds	r5, #80	; 0x50
   10ac6:	7828      	ldrb	r0, [r5, #0]
   10ac8:	4b10      	ldr	r3, [pc, #64]	; (10b0c <RADIO_ScanHandler+0x98>)
   10aca:	4d11      	ldr	r5, [pc, #68]	; (10b10 <RADIO_ScanHandler+0x9c>)
   10acc:	9400      	str	r4, [sp, #0]
   10ace:	0022      	movs	r2, r4
   10ad0:	0089      	lsls	r1, r1, #2
   10ad2:	47a8      	blx	r5
   10ad4:	0020      	movs	r0, r4
   10ad6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
   10ad8:	2c00      	cmp	r4, #0
   10ada:	d1f1      	bne.n	10ac0 <RADIO_ScanHandler+0x4c>
   10adc:	0021      	movs	r1, r4
   10ade:	0020      	movs	r0, r4
   10ae0:	2201      	movs	r2, #1
   10ae2:	4e07      	ldr	r6, [pc, #28]	; (10b00 <RADIO_ScanHandler+0x8c>)
   10ae4:	47b0      	blx	r6
   10ae6:	0022      	movs	r2, r4
   10ae8:	0021      	movs	r1, r4
   10aea:	2005      	movs	r0, #5
   10aec:	47b0      	blx	r6
   10aee:	e7e7      	b.n	10ac0 <RADIO_ScanHandler+0x4c>
   10af0:	00010245 	.word	0x00010245
   10af4:	0000fda1 	.word	0x0000fda1
   10af8:	0000f525 	.word	0x0000f525
   10afc:	20001860 	.word	0x20001860
   10b00:	00009519 	.word	0x00009519
   10b04:	000031b5 	.word	0x000031b5
   10b08:	0000318d 	.word	0x0000318d
   10b0c:	000109e5 	.word	0x000109e5
   10b10:	00008ebd 	.word	0x00008ebd

00010b14 <radioScanDoneHandler>:
   10b14:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
   10b16:	4a22      	ldr	r2, [pc, #136]	; (10ba0 <radioScanDoneHandler+0x8c>)
   10b18:	4922      	ldr	r1, [pc, #136]	; (10ba4 <radioScanDoneHandler+0x90>)
   10b1a:	8813      	ldrh	r3, [r2, #0]
   10b1c:	4d22      	ldr	r5, [pc, #136]	; (10ba8 <radioScanDoneHandler+0x94>)
   10b1e:	400b      	ands	r3, r1
   10b20:	8013      	strh	r3, [r2, #0]
   10b22:	002b      	movs	r3, r5
   10b24:	3334      	adds	r3, #52	; 0x34
   10b26:	781c      	ldrb	r4, [r3, #0]
   10b28:	2c01      	cmp	r4, #1
   10b2a:	d122      	bne.n	10b72 <radioScanDoneHandler+0x5e>
   10b2c:	21ff      	movs	r1, #255	; 0xff
   10b2e:	2012      	movs	r0, #18
   10b30:	4e1e      	ldr	r6, [pc, #120]	; (10bac <radioScanDoneHandler+0x98>)
   10b32:	47b0      	blx	r6
   10b34:	002b      	movs	r3, r5
   10b36:	334e      	adds	r3, #78	; 0x4e
   10b38:	7819      	ldrb	r1, [r3, #0]
   10b3a:	2011      	movs	r0, #17
   10b3c:	47b0      	blx	r6
   10b3e:	2200      	movs	r2, #0
   10b40:	0021      	movs	r1, r4
   10b42:	0010      	movs	r0, r2
   10b44:	4b1a      	ldr	r3, [pc, #104]	; (10bb0 <radioScanDoneHandler+0x9c>)
   10b46:	4798      	blx	r3
   10b48:	2000      	movs	r0, #0
   10b4a:	4b1a      	ldr	r3, [pc, #104]	; (10bb4 <radioScanDoneHandler+0xa0>)
   10b4c:	4798      	blx	r3
   10b4e:	4b1a      	ldr	r3, [pc, #104]	; (10bb8 <radioScanDoneHandler+0xa4>)
   10b50:	4798      	blx	r3
   10b52:	002b      	movs	r3, r5
   10b54:	334c      	adds	r3, #76	; 0x4c
   10b56:	2100      	movs	r1, #0
   10b58:	5e59      	ldrsh	r1, [r3, r1]
   10b5a:	233e      	movs	r3, #62	; 0x3e
   10b5c:	5eea      	ldrsh	r2, [r5, r3]
   10b5e:	4b17      	ldr	r3, [pc, #92]	; (10bbc <radioScanDoneHandler+0xa8>)
   10b60:	4291      	cmp	r1, r2
   10b62:	da0c      	bge.n	10b7e <radioScanDoneHandler+0x6a>
   10b64:	2002      	movs	r0, #2
   10b66:	4798      	blx	r3
   10b68:	4b15      	ldr	r3, [pc, #84]	; (10bc0 <radioScanDoneHandler+0xac>)
   10b6a:	4798      	blx	r3
   10b6c:	2000      	movs	r0, #0
   10b6e:	b004      	add	sp, #16
   10b70:	bd70      	pop	{r4, r5, r6, pc}
   10b72:	2c00      	cmp	r4, #0
   10b74:	d1e8      	bne.n	10b48 <radioScanDoneHandler+0x34>
   10b76:	0022      	movs	r2, r4
   10b78:	0021      	movs	r1, r4
   10b7a:	0020      	movs	r0, r4
   10b7c:	e7e2      	b.n	10b44 <radioScanDoneHandler+0x30>
   10b7e:	2207      	movs	r2, #7
   10b80:	ac01      	add	r4, sp, #4
   10b82:	2001      	movs	r0, #1
   10b84:	7022      	strb	r2, [r4, #0]
   10b86:	4798      	blx	r3
   10b88:	4b0e      	ldr	r3, [pc, #56]	; (10bc4 <radioScanDoneHandler+0xb0>)
   10b8a:	781b      	ldrb	r3, [r3, #0]
   10b8c:	079b      	lsls	r3, r3, #30
   10b8e:	d5ed      	bpl.n	10b6c <radioScanDoneHandler+0x58>
   10b90:	692b      	ldr	r3, [r5, #16]
   10b92:	2b00      	cmp	r3, #0
   10b94:	d0ea      	beq.n	10b6c <radioScanDoneHandler+0x58>
   10b96:	0021      	movs	r1, r4
   10b98:	2002      	movs	r0, #2
   10b9a:	4798      	blx	r3
   10b9c:	e7e6      	b.n	10b6c <radioScanDoneHandler+0x58>
   10b9e:	46c0      	nop			; (mov r8, r8)
   10ba0:	20001d8c 	.word	0x20001d8c
   10ba4:	fffffdff 	.word	0xfffffdff
   10ba8:	20001860 	.word	0x20001860
   10bac:	0000318d 	.word	0x0000318d
   10bb0:	00009519 	.word	0x00009519
   10bb4:	0000fec9 	.word	0x0000fec9
   10bb8:	00010389 	.word	0x00010389
   10bbc:	0000fb91 	.word	0x0000fb91
   10bc0:	00010279 	.word	0x00010279
   10bc4:	20001d8e 	.word	0x20001d8e

00010bc8 <__gnu_thumb1_case_sqi>:
   10bc8:	b402      	push	{r1}
   10bca:	4671      	mov	r1, lr
   10bcc:	0849      	lsrs	r1, r1, #1
   10bce:	0049      	lsls	r1, r1, #1
   10bd0:	5609      	ldrsb	r1, [r1, r0]
   10bd2:	0049      	lsls	r1, r1, #1
   10bd4:	448e      	add	lr, r1
   10bd6:	bc02      	pop	{r1}
   10bd8:	4770      	bx	lr
   10bda:	46c0      	nop			; (mov r8, r8)

00010bdc <__gnu_thumb1_case_uqi>:
   10bdc:	b402      	push	{r1}
   10bde:	4671      	mov	r1, lr
   10be0:	0849      	lsrs	r1, r1, #1
   10be2:	0049      	lsls	r1, r1, #1
   10be4:	5c09      	ldrb	r1, [r1, r0]
   10be6:	0049      	lsls	r1, r1, #1
   10be8:	448e      	add	lr, r1
   10bea:	bc02      	pop	{r1}
   10bec:	4770      	bx	lr
   10bee:	46c0      	nop			; (mov r8, r8)

00010bf0 <__gnu_thumb1_case_uhi>:
   10bf0:	b403      	push	{r0, r1}
   10bf2:	4671      	mov	r1, lr
   10bf4:	0849      	lsrs	r1, r1, #1
   10bf6:	0040      	lsls	r0, r0, #1
   10bf8:	0049      	lsls	r1, r1, #1
   10bfa:	5a09      	ldrh	r1, [r1, r0]
   10bfc:	0049      	lsls	r1, r1, #1
   10bfe:	448e      	add	lr, r1
   10c00:	bc03      	pop	{r0, r1}
   10c02:	4770      	bx	lr

00010c04 <__udivsi3>:
   10c04:	2200      	movs	r2, #0
   10c06:	0843      	lsrs	r3, r0, #1
   10c08:	428b      	cmp	r3, r1
   10c0a:	d374      	bcc.n	10cf6 <__udivsi3+0xf2>
   10c0c:	0903      	lsrs	r3, r0, #4
   10c0e:	428b      	cmp	r3, r1
   10c10:	d35f      	bcc.n	10cd2 <__udivsi3+0xce>
   10c12:	0a03      	lsrs	r3, r0, #8
   10c14:	428b      	cmp	r3, r1
   10c16:	d344      	bcc.n	10ca2 <__udivsi3+0x9e>
   10c18:	0b03      	lsrs	r3, r0, #12
   10c1a:	428b      	cmp	r3, r1
   10c1c:	d328      	bcc.n	10c70 <__udivsi3+0x6c>
   10c1e:	0c03      	lsrs	r3, r0, #16
   10c20:	428b      	cmp	r3, r1
   10c22:	d30d      	bcc.n	10c40 <__udivsi3+0x3c>
   10c24:	22ff      	movs	r2, #255	; 0xff
   10c26:	0209      	lsls	r1, r1, #8
   10c28:	ba12      	rev	r2, r2
   10c2a:	0c03      	lsrs	r3, r0, #16
   10c2c:	428b      	cmp	r3, r1
   10c2e:	d302      	bcc.n	10c36 <__udivsi3+0x32>
   10c30:	1212      	asrs	r2, r2, #8
   10c32:	0209      	lsls	r1, r1, #8
   10c34:	d065      	beq.n	10d02 <__udivsi3+0xfe>
   10c36:	0b03      	lsrs	r3, r0, #12
   10c38:	428b      	cmp	r3, r1
   10c3a:	d319      	bcc.n	10c70 <__udivsi3+0x6c>
   10c3c:	e000      	b.n	10c40 <__udivsi3+0x3c>
   10c3e:	0a09      	lsrs	r1, r1, #8
   10c40:	0bc3      	lsrs	r3, r0, #15
   10c42:	428b      	cmp	r3, r1
   10c44:	d301      	bcc.n	10c4a <__udivsi3+0x46>
   10c46:	03cb      	lsls	r3, r1, #15
   10c48:	1ac0      	subs	r0, r0, r3
   10c4a:	4152      	adcs	r2, r2
   10c4c:	0b83      	lsrs	r3, r0, #14
   10c4e:	428b      	cmp	r3, r1
   10c50:	d301      	bcc.n	10c56 <__udivsi3+0x52>
   10c52:	038b      	lsls	r3, r1, #14
   10c54:	1ac0      	subs	r0, r0, r3
   10c56:	4152      	adcs	r2, r2
   10c58:	0b43      	lsrs	r3, r0, #13
   10c5a:	428b      	cmp	r3, r1
   10c5c:	d301      	bcc.n	10c62 <__udivsi3+0x5e>
   10c5e:	034b      	lsls	r3, r1, #13
   10c60:	1ac0      	subs	r0, r0, r3
   10c62:	4152      	adcs	r2, r2
   10c64:	0b03      	lsrs	r3, r0, #12
   10c66:	428b      	cmp	r3, r1
   10c68:	d301      	bcc.n	10c6e <__udivsi3+0x6a>
   10c6a:	030b      	lsls	r3, r1, #12
   10c6c:	1ac0      	subs	r0, r0, r3
   10c6e:	4152      	adcs	r2, r2
   10c70:	0ac3      	lsrs	r3, r0, #11
   10c72:	428b      	cmp	r3, r1
   10c74:	d301      	bcc.n	10c7a <__udivsi3+0x76>
   10c76:	02cb      	lsls	r3, r1, #11
   10c78:	1ac0      	subs	r0, r0, r3
   10c7a:	4152      	adcs	r2, r2
   10c7c:	0a83      	lsrs	r3, r0, #10
   10c7e:	428b      	cmp	r3, r1
   10c80:	d301      	bcc.n	10c86 <__udivsi3+0x82>
   10c82:	028b      	lsls	r3, r1, #10
   10c84:	1ac0      	subs	r0, r0, r3
   10c86:	4152      	adcs	r2, r2
   10c88:	0a43      	lsrs	r3, r0, #9
   10c8a:	428b      	cmp	r3, r1
   10c8c:	d301      	bcc.n	10c92 <__udivsi3+0x8e>
   10c8e:	024b      	lsls	r3, r1, #9
   10c90:	1ac0      	subs	r0, r0, r3
   10c92:	4152      	adcs	r2, r2
   10c94:	0a03      	lsrs	r3, r0, #8
   10c96:	428b      	cmp	r3, r1
   10c98:	d301      	bcc.n	10c9e <__udivsi3+0x9a>
   10c9a:	020b      	lsls	r3, r1, #8
   10c9c:	1ac0      	subs	r0, r0, r3
   10c9e:	4152      	adcs	r2, r2
   10ca0:	d2cd      	bcs.n	10c3e <__udivsi3+0x3a>
   10ca2:	09c3      	lsrs	r3, r0, #7
   10ca4:	428b      	cmp	r3, r1
   10ca6:	d301      	bcc.n	10cac <__udivsi3+0xa8>
   10ca8:	01cb      	lsls	r3, r1, #7
   10caa:	1ac0      	subs	r0, r0, r3
   10cac:	4152      	adcs	r2, r2
   10cae:	0983      	lsrs	r3, r0, #6
   10cb0:	428b      	cmp	r3, r1
   10cb2:	d301      	bcc.n	10cb8 <__udivsi3+0xb4>
   10cb4:	018b      	lsls	r3, r1, #6
   10cb6:	1ac0      	subs	r0, r0, r3
   10cb8:	4152      	adcs	r2, r2
   10cba:	0943      	lsrs	r3, r0, #5
   10cbc:	428b      	cmp	r3, r1
   10cbe:	d301      	bcc.n	10cc4 <__udivsi3+0xc0>
   10cc0:	014b      	lsls	r3, r1, #5
   10cc2:	1ac0      	subs	r0, r0, r3
   10cc4:	4152      	adcs	r2, r2
   10cc6:	0903      	lsrs	r3, r0, #4
   10cc8:	428b      	cmp	r3, r1
   10cca:	d301      	bcc.n	10cd0 <__udivsi3+0xcc>
   10ccc:	010b      	lsls	r3, r1, #4
   10cce:	1ac0      	subs	r0, r0, r3
   10cd0:	4152      	adcs	r2, r2
   10cd2:	08c3      	lsrs	r3, r0, #3
   10cd4:	428b      	cmp	r3, r1
   10cd6:	d301      	bcc.n	10cdc <__udivsi3+0xd8>
   10cd8:	00cb      	lsls	r3, r1, #3
   10cda:	1ac0      	subs	r0, r0, r3
   10cdc:	4152      	adcs	r2, r2
   10cde:	0883      	lsrs	r3, r0, #2
   10ce0:	428b      	cmp	r3, r1
   10ce2:	d301      	bcc.n	10ce8 <__udivsi3+0xe4>
   10ce4:	008b      	lsls	r3, r1, #2
   10ce6:	1ac0      	subs	r0, r0, r3
   10ce8:	4152      	adcs	r2, r2
   10cea:	0843      	lsrs	r3, r0, #1
   10cec:	428b      	cmp	r3, r1
   10cee:	d301      	bcc.n	10cf4 <__udivsi3+0xf0>
   10cf0:	004b      	lsls	r3, r1, #1
   10cf2:	1ac0      	subs	r0, r0, r3
   10cf4:	4152      	adcs	r2, r2
   10cf6:	1a41      	subs	r1, r0, r1
   10cf8:	d200      	bcs.n	10cfc <__udivsi3+0xf8>
   10cfa:	4601      	mov	r1, r0
   10cfc:	4152      	adcs	r2, r2
   10cfe:	4610      	mov	r0, r2
   10d00:	4770      	bx	lr
   10d02:	e7ff      	b.n	10d04 <__udivsi3+0x100>
   10d04:	b501      	push	{r0, lr}
   10d06:	2000      	movs	r0, #0
   10d08:	f000 f8f0 	bl	10eec <__aeabi_idiv0>
   10d0c:	bd02      	pop	{r1, pc}
   10d0e:	46c0      	nop			; (mov r8, r8)

00010d10 <__aeabi_uidivmod>:
   10d10:	2900      	cmp	r1, #0
   10d12:	d0f7      	beq.n	10d04 <__udivsi3+0x100>
   10d14:	e776      	b.n	10c04 <__udivsi3>
   10d16:	4770      	bx	lr

00010d18 <__divsi3>:
   10d18:	4603      	mov	r3, r0
   10d1a:	430b      	orrs	r3, r1
   10d1c:	d47f      	bmi.n	10e1e <__divsi3+0x106>
   10d1e:	2200      	movs	r2, #0
   10d20:	0843      	lsrs	r3, r0, #1
   10d22:	428b      	cmp	r3, r1
   10d24:	d374      	bcc.n	10e10 <__divsi3+0xf8>
   10d26:	0903      	lsrs	r3, r0, #4
   10d28:	428b      	cmp	r3, r1
   10d2a:	d35f      	bcc.n	10dec <__divsi3+0xd4>
   10d2c:	0a03      	lsrs	r3, r0, #8
   10d2e:	428b      	cmp	r3, r1
   10d30:	d344      	bcc.n	10dbc <__divsi3+0xa4>
   10d32:	0b03      	lsrs	r3, r0, #12
   10d34:	428b      	cmp	r3, r1
   10d36:	d328      	bcc.n	10d8a <__divsi3+0x72>
   10d38:	0c03      	lsrs	r3, r0, #16
   10d3a:	428b      	cmp	r3, r1
   10d3c:	d30d      	bcc.n	10d5a <__divsi3+0x42>
   10d3e:	22ff      	movs	r2, #255	; 0xff
   10d40:	0209      	lsls	r1, r1, #8
   10d42:	ba12      	rev	r2, r2
   10d44:	0c03      	lsrs	r3, r0, #16
   10d46:	428b      	cmp	r3, r1
   10d48:	d302      	bcc.n	10d50 <__divsi3+0x38>
   10d4a:	1212      	asrs	r2, r2, #8
   10d4c:	0209      	lsls	r1, r1, #8
   10d4e:	d065      	beq.n	10e1c <__divsi3+0x104>
   10d50:	0b03      	lsrs	r3, r0, #12
   10d52:	428b      	cmp	r3, r1
   10d54:	d319      	bcc.n	10d8a <__divsi3+0x72>
   10d56:	e000      	b.n	10d5a <__divsi3+0x42>
   10d58:	0a09      	lsrs	r1, r1, #8
   10d5a:	0bc3      	lsrs	r3, r0, #15
   10d5c:	428b      	cmp	r3, r1
   10d5e:	d301      	bcc.n	10d64 <__divsi3+0x4c>
   10d60:	03cb      	lsls	r3, r1, #15
   10d62:	1ac0      	subs	r0, r0, r3
   10d64:	4152      	adcs	r2, r2
   10d66:	0b83      	lsrs	r3, r0, #14
   10d68:	428b      	cmp	r3, r1
   10d6a:	d301      	bcc.n	10d70 <__divsi3+0x58>
   10d6c:	038b      	lsls	r3, r1, #14
   10d6e:	1ac0      	subs	r0, r0, r3
   10d70:	4152      	adcs	r2, r2
   10d72:	0b43      	lsrs	r3, r0, #13
   10d74:	428b      	cmp	r3, r1
   10d76:	d301      	bcc.n	10d7c <__divsi3+0x64>
   10d78:	034b      	lsls	r3, r1, #13
   10d7a:	1ac0      	subs	r0, r0, r3
   10d7c:	4152      	adcs	r2, r2
   10d7e:	0b03      	lsrs	r3, r0, #12
   10d80:	428b      	cmp	r3, r1
   10d82:	d301      	bcc.n	10d88 <__divsi3+0x70>
   10d84:	030b      	lsls	r3, r1, #12
   10d86:	1ac0      	subs	r0, r0, r3
   10d88:	4152      	adcs	r2, r2
   10d8a:	0ac3      	lsrs	r3, r0, #11
   10d8c:	428b      	cmp	r3, r1
   10d8e:	d301      	bcc.n	10d94 <__divsi3+0x7c>
   10d90:	02cb      	lsls	r3, r1, #11
   10d92:	1ac0      	subs	r0, r0, r3
   10d94:	4152      	adcs	r2, r2
   10d96:	0a83      	lsrs	r3, r0, #10
   10d98:	428b      	cmp	r3, r1
   10d9a:	d301      	bcc.n	10da0 <__divsi3+0x88>
   10d9c:	028b      	lsls	r3, r1, #10
   10d9e:	1ac0      	subs	r0, r0, r3
   10da0:	4152      	adcs	r2, r2
   10da2:	0a43      	lsrs	r3, r0, #9
   10da4:	428b      	cmp	r3, r1
   10da6:	d301      	bcc.n	10dac <__divsi3+0x94>
   10da8:	024b      	lsls	r3, r1, #9
   10daa:	1ac0      	subs	r0, r0, r3
   10dac:	4152      	adcs	r2, r2
   10dae:	0a03      	lsrs	r3, r0, #8
   10db0:	428b      	cmp	r3, r1
   10db2:	d301      	bcc.n	10db8 <__divsi3+0xa0>
   10db4:	020b      	lsls	r3, r1, #8
   10db6:	1ac0      	subs	r0, r0, r3
   10db8:	4152      	adcs	r2, r2
   10dba:	d2cd      	bcs.n	10d58 <__divsi3+0x40>
   10dbc:	09c3      	lsrs	r3, r0, #7
   10dbe:	428b      	cmp	r3, r1
   10dc0:	d301      	bcc.n	10dc6 <__divsi3+0xae>
   10dc2:	01cb      	lsls	r3, r1, #7
   10dc4:	1ac0      	subs	r0, r0, r3
   10dc6:	4152      	adcs	r2, r2
   10dc8:	0983      	lsrs	r3, r0, #6
   10dca:	428b      	cmp	r3, r1
   10dcc:	d301      	bcc.n	10dd2 <__divsi3+0xba>
   10dce:	018b      	lsls	r3, r1, #6
   10dd0:	1ac0      	subs	r0, r0, r3
   10dd2:	4152      	adcs	r2, r2
   10dd4:	0943      	lsrs	r3, r0, #5
   10dd6:	428b      	cmp	r3, r1
   10dd8:	d301      	bcc.n	10dde <__divsi3+0xc6>
   10dda:	014b      	lsls	r3, r1, #5
   10ddc:	1ac0      	subs	r0, r0, r3
   10dde:	4152      	adcs	r2, r2
   10de0:	0903      	lsrs	r3, r0, #4
   10de2:	428b      	cmp	r3, r1
   10de4:	d301      	bcc.n	10dea <__divsi3+0xd2>
   10de6:	010b      	lsls	r3, r1, #4
   10de8:	1ac0      	subs	r0, r0, r3
   10dea:	4152      	adcs	r2, r2
   10dec:	08c3      	lsrs	r3, r0, #3
   10dee:	428b      	cmp	r3, r1
   10df0:	d301      	bcc.n	10df6 <__divsi3+0xde>
   10df2:	00cb      	lsls	r3, r1, #3
   10df4:	1ac0      	subs	r0, r0, r3
   10df6:	4152      	adcs	r2, r2
   10df8:	0883      	lsrs	r3, r0, #2
   10dfa:	428b      	cmp	r3, r1
   10dfc:	d301      	bcc.n	10e02 <__divsi3+0xea>
   10dfe:	008b      	lsls	r3, r1, #2
   10e00:	1ac0      	subs	r0, r0, r3
   10e02:	4152      	adcs	r2, r2
   10e04:	0843      	lsrs	r3, r0, #1
   10e06:	428b      	cmp	r3, r1
   10e08:	d301      	bcc.n	10e0e <__divsi3+0xf6>
   10e0a:	004b      	lsls	r3, r1, #1
   10e0c:	1ac0      	subs	r0, r0, r3
   10e0e:	4152      	adcs	r2, r2
   10e10:	1a41      	subs	r1, r0, r1
   10e12:	d200      	bcs.n	10e16 <__divsi3+0xfe>
   10e14:	4601      	mov	r1, r0
   10e16:	4152      	adcs	r2, r2
   10e18:	4610      	mov	r0, r2
   10e1a:	4770      	bx	lr
   10e1c:	e05d      	b.n	10eda <__divsi3+0x1c2>
   10e1e:	0fca      	lsrs	r2, r1, #31
   10e20:	d000      	beq.n	10e24 <__divsi3+0x10c>
   10e22:	4249      	negs	r1, r1
   10e24:	1003      	asrs	r3, r0, #32
   10e26:	d300      	bcc.n	10e2a <__divsi3+0x112>
   10e28:	4240      	negs	r0, r0
   10e2a:	4053      	eors	r3, r2
   10e2c:	2200      	movs	r2, #0
   10e2e:	469c      	mov	ip, r3
   10e30:	0903      	lsrs	r3, r0, #4
   10e32:	428b      	cmp	r3, r1
   10e34:	d32d      	bcc.n	10e92 <__divsi3+0x17a>
   10e36:	0a03      	lsrs	r3, r0, #8
   10e38:	428b      	cmp	r3, r1
   10e3a:	d312      	bcc.n	10e62 <__divsi3+0x14a>
   10e3c:	22fc      	movs	r2, #252	; 0xfc
   10e3e:	0189      	lsls	r1, r1, #6
   10e40:	ba12      	rev	r2, r2
   10e42:	0a03      	lsrs	r3, r0, #8
   10e44:	428b      	cmp	r3, r1
   10e46:	d30c      	bcc.n	10e62 <__divsi3+0x14a>
   10e48:	0189      	lsls	r1, r1, #6
   10e4a:	1192      	asrs	r2, r2, #6
   10e4c:	428b      	cmp	r3, r1
   10e4e:	d308      	bcc.n	10e62 <__divsi3+0x14a>
   10e50:	0189      	lsls	r1, r1, #6
   10e52:	1192      	asrs	r2, r2, #6
   10e54:	428b      	cmp	r3, r1
   10e56:	d304      	bcc.n	10e62 <__divsi3+0x14a>
   10e58:	0189      	lsls	r1, r1, #6
   10e5a:	d03a      	beq.n	10ed2 <__divsi3+0x1ba>
   10e5c:	1192      	asrs	r2, r2, #6
   10e5e:	e000      	b.n	10e62 <__divsi3+0x14a>
   10e60:	0989      	lsrs	r1, r1, #6
   10e62:	09c3      	lsrs	r3, r0, #7
   10e64:	428b      	cmp	r3, r1
   10e66:	d301      	bcc.n	10e6c <__divsi3+0x154>
   10e68:	01cb      	lsls	r3, r1, #7
   10e6a:	1ac0      	subs	r0, r0, r3
   10e6c:	4152      	adcs	r2, r2
   10e6e:	0983      	lsrs	r3, r0, #6
   10e70:	428b      	cmp	r3, r1
   10e72:	d301      	bcc.n	10e78 <__divsi3+0x160>
   10e74:	018b      	lsls	r3, r1, #6
   10e76:	1ac0      	subs	r0, r0, r3
   10e78:	4152      	adcs	r2, r2
   10e7a:	0943      	lsrs	r3, r0, #5
   10e7c:	428b      	cmp	r3, r1
   10e7e:	d301      	bcc.n	10e84 <__divsi3+0x16c>
   10e80:	014b      	lsls	r3, r1, #5
   10e82:	1ac0      	subs	r0, r0, r3
   10e84:	4152      	adcs	r2, r2
   10e86:	0903      	lsrs	r3, r0, #4
   10e88:	428b      	cmp	r3, r1
   10e8a:	d301      	bcc.n	10e90 <__divsi3+0x178>
   10e8c:	010b      	lsls	r3, r1, #4
   10e8e:	1ac0      	subs	r0, r0, r3
   10e90:	4152      	adcs	r2, r2
   10e92:	08c3      	lsrs	r3, r0, #3
   10e94:	428b      	cmp	r3, r1
   10e96:	d301      	bcc.n	10e9c <__divsi3+0x184>
   10e98:	00cb      	lsls	r3, r1, #3
   10e9a:	1ac0      	subs	r0, r0, r3
   10e9c:	4152      	adcs	r2, r2
   10e9e:	0883      	lsrs	r3, r0, #2
   10ea0:	428b      	cmp	r3, r1
   10ea2:	d301      	bcc.n	10ea8 <__divsi3+0x190>
   10ea4:	008b      	lsls	r3, r1, #2
   10ea6:	1ac0      	subs	r0, r0, r3
   10ea8:	4152      	adcs	r2, r2
   10eaa:	d2d9      	bcs.n	10e60 <__divsi3+0x148>
   10eac:	0843      	lsrs	r3, r0, #1
   10eae:	428b      	cmp	r3, r1
   10eb0:	d301      	bcc.n	10eb6 <__divsi3+0x19e>
   10eb2:	004b      	lsls	r3, r1, #1
   10eb4:	1ac0      	subs	r0, r0, r3
   10eb6:	4152      	adcs	r2, r2
   10eb8:	1a41      	subs	r1, r0, r1
   10eba:	d200      	bcs.n	10ebe <__divsi3+0x1a6>
   10ebc:	4601      	mov	r1, r0
   10ebe:	4663      	mov	r3, ip
   10ec0:	4152      	adcs	r2, r2
   10ec2:	105b      	asrs	r3, r3, #1
   10ec4:	4610      	mov	r0, r2
   10ec6:	d301      	bcc.n	10ecc <__divsi3+0x1b4>
   10ec8:	4240      	negs	r0, r0
   10eca:	2b00      	cmp	r3, #0
   10ecc:	d500      	bpl.n	10ed0 <__divsi3+0x1b8>
   10ece:	4249      	negs	r1, r1
   10ed0:	4770      	bx	lr
   10ed2:	4663      	mov	r3, ip
   10ed4:	105b      	asrs	r3, r3, #1
   10ed6:	d300      	bcc.n	10eda <__divsi3+0x1c2>
   10ed8:	4240      	negs	r0, r0
   10eda:	b501      	push	{r0, lr}
   10edc:	2000      	movs	r0, #0
   10ede:	f000 f805 	bl	10eec <__aeabi_idiv0>
   10ee2:	bd02      	pop	{r1, pc}

00010ee4 <__aeabi_idivmod>:
   10ee4:	2900      	cmp	r1, #0
   10ee6:	d0f8      	beq.n	10eda <__divsi3+0x1c2>
   10ee8:	e716      	b.n	10d18 <__divsi3>
   10eea:	4770      	bx	lr

00010eec <__aeabi_idiv0>:
   10eec:	4770      	bx	lr
   10eee:	46c0      	nop			; (mov r8, r8)

00010ef0 <__aeabi_cfrcmple>:
   10ef0:	4684      	mov	ip, r0
   10ef2:	1c08      	adds	r0, r1, #0
   10ef4:	4661      	mov	r1, ip
   10ef6:	e7ff      	b.n	10ef8 <__aeabi_cfcmpeq>

00010ef8 <__aeabi_cfcmpeq>:
   10ef8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   10efa:	f000 fcb5 	bl	11868 <__lesf2>
   10efe:	2800      	cmp	r0, #0
   10f00:	d401      	bmi.n	10f06 <__aeabi_cfcmpeq+0xe>
   10f02:	2100      	movs	r1, #0
   10f04:	42c8      	cmn	r0, r1
   10f06:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00010f08 <__aeabi_fcmpeq>:
   10f08:	b510      	push	{r4, lr}
   10f0a:	f000 fc47 	bl	1179c <__eqsf2>
   10f0e:	4240      	negs	r0, r0
   10f10:	3001      	adds	r0, #1
   10f12:	bd10      	pop	{r4, pc}

00010f14 <__aeabi_fcmplt>:
   10f14:	b510      	push	{r4, lr}
   10f16:	f000 fca7 	bl	11868 <__lesf2>
   10f1a:	2800      	cmp	r0, #0
   10f1c:	db01      	blt.n	10f22 <__aeabi_fcmplt+0xe>
   10f1e:	2000      	movs	r0, #0
   10f20:	bd10      	pop	{r4, pc}
   10f22:	2001      	movs	r0, #1
   10f24:	bd10      	pop	{r4, pc}
   10f26:	46c0      	nop			; (mov r8, r8)

00010f28 <__aeabi_fcmple>:
   10f28:	b510      	push	{r4, lr}
   10f2a:	f000 fc9d 	bl	11868 <__lesf2>
   10f2e:	2800      	cmp	r0, #0
   10f30:	dd01      	ble.n	10f36 <__aeabi_fcmple+0xe>
   10f32:	2000      	movs	r0, #0
   10f34:	bd10      	pop	{r4, pc}
   10f36:	2001      	movs	r0, #1
   10f38:	bd10      	pop	{r4, pc}
   10f3a:	46c0      	nop			; (mov r8, r8)

00010f3c <__aeabi_fcmpgt>:
   10f3c:	b510      	push	{r4, lr}
   10f3e:	f000 fc53 	bl	117e8 <__gesf2>
   10f42:	2800      	cmp	r0, #0
   10f44:	dc01      	bgt.n	10f4a <__aeabi_fcmpgt+0xe>
   10f46:	2000      	movs	r0, #0
   10f48:	bd10      	pop	{r4, pc}
   10f4a:	2001      	movs	r0, #1
   10f4c:	bd10      	pop	{r4, pc}
   10f4e:	46c0      	nop			; (mov r8, r8)

00010f50 <__aeabi_fcmpge>:
   10f50:	b510      	push	{r4, lr}
   10f52:	f000 fc49 	bl	117e8 <__gesf2>
   10f56:	2800      	cmp	r0, #0
   10f58:	da01      	bge.n	10f5e <__aeabi_fcmpge+0xe>
   10f5a:	2000      	movs	r0, #0
   10f5c:	bd10      	pop	{r4, pc}
   10f5e:	2001      	movs	r0, #1
   10f60:	bd10      	pop	{r4, pc}
   10f62:	46c0      	nop			; (mov r8, r8)

00010f64 <__aeabi_uldivmod>:
   10f64:	2b00      	cmp	r3, #0
   10f66:	d111      	bne.n	10f8c <__aeabi_uldivmod+0x28>
   10f68:	2a00      	cmp	r2, #0
   10f6a:	d10f      	bne.n	10f8c <__aeabi_uldivmod+0x28>
   10f6c:	2900      	cmp	r1, #0
   10f6e:	d100      	bne.n	10f72 <__aeabi_uldivmod+0xe>
   10f70:	2800      	cmp	r0, #0
   10f72:	d002      	beq.n	10f7a <__aeabi_uldivmod+0x16>
   10f74:	2100      	movs	r1, #0
   10f76:	43c9      	mvns	r1, r1
   10f78:	1c08      	adds	r0, r1, #0
   10f7a:	b407      	push	{r0, r1, r2}
   10f7c:	4802      	ldr	r0, [pc, #8]	; (10f88 <__aeabi_uldivmod+0x24>)
   10f7e:	a102      	add	r1, pc, #8	; (adr r1, 10f88 <__aeabi_uldivmod+0x24>)
   10f80:	1840      	adds	r0, r0, r1
   10f82:	9002      	str	r0, [sp, #8]
   10f84:	bd03      	pop	{r0, r1, pc}
   10f86:	46c0      	nop			; (mov r8, r8)
   10f88:	ffffff65 	.word	0xffffff65
   10f8c:	b403      	push	{r0, r1}
   10f8e:	4668      	mov	r0, sp
   10f90:	b501      	push	{r0, lr}
   10f92:	9802      	ldr	r0, [sp, #8]
   10f94:	f000 f868 	bl	11068 <__udivmoddi4>
   10f98:	9b01      	ldr	r3, [sp, #4]
   10f9a:	469e      	mov	lr, r3
   10f9c:	b002      	add	sp, #8
   10f9e:	bc0c      	pop	{r2, r3}
   10fa0:	4770      	bx	lr
   10fa2:	46c0      	nop			; (mov r8, r8)

00010fa4 <__aeabi_lmul>:
   10fa4:	b5f0      	push	{r4, r5, r6, r7, lr}
   10fa6:	46ce      	mov	lr, r9
   10fa8:	4647      	mov	r7, r8
   10faa:	0415      	lsls	r5, r2, #16
   10fac:	0c2d      	lsrs	r5, r5, #16
   10fae:	002e      	movs	r6, r5
   10fb0:	b580      	push	{r7, lr}
   10fb2:	0407      	lsls	r7, r0, #16
   10fb4:	0c14      	lsrs	r4, r2, #16
   10fb6:	0c3f      	lsrs	r7, r7, #16
   10fb8:	4699      	mov	r9, r3
   10fba:	0c03      	lsrs	r3, r0, #16
   10fbc:	437e      	muls	r6, r7
   10fbe:	435d      	muls	r5, r3
   10fc0:	4367      	muls	r7, r4
   10fc2:	4363      	muls	r3, r4
   10fc4:	197f      	adds	r7, r7, r5
   10fc6:	0c34      	lsrs	r4, r6, #16
   10fc8:	19e4      	adds	r4, r4, r7
   10fca:	469c      	mov	ip, r3
   10fcc:	42a5      	cmp	r5, r4
   10fce:	d903      	bls.n	10fd8 <__aeabi_lmul+0x34>
   10fd0:	2380      	movs	r3, #128	; 0x80
   10fd2:	025b      	lsls	r3, r3, #9
   10fd4:	4698      	mov	r8, r3
   10fd6:	44c4      	add	ip, r8
   10fd8:	464b      	mov	r3, r9
   10fda:	4351      	muls	r1, r2
   10fdc:	4343      	muls	r3, r0
   10fde:	0436      	lsls	r6, r6, #16
   10fe0:	0c36      	lsrs	r6, r6, #16
   10fe2:	0c25      	lsrs	r5, r4, #16
   10fe4:	0424      	lsls	r4, r4, #16
   10fe6:	4465      	add	r5, ip
   10fe8:	19a4      	adds	r4, r4, r6
   10fea:	1859      	adds	r1, r3, r1
   10fec:	1949      	adds	r1, r1, r5
   10fee:	0020      	movs	r0, r4
   10ff0:	bc0c      	pop	{r2, r3}
   10ff2:	4690      	mov	r8, r2
   10ff4:	4699      	mov	r9, r3
   10ff6:	bdf0      	pop	{r4, r5, r6, r7, pc}

00010ff8 <__aeabi_f2uiz>:
   10ff8:	219e      	movs	r1, #158	; 0x9e
   10ffa:	b510      	push	{r4, lr}
   10ffc:	05c9      	lsls	r1, r1, #23
   10ffe:	1c04      	adds	r4, r0, #0
   11000:	f7ff ffa6 	bl	10f50 <__aeabi_fcmpge>
   11004:	2800      	cmp	r0, #0
   11006:	d103      	bne.n	11010 <__aeabi_f2uiz+0x18>
   11008:	1c20      	adds	r0, r4, #0
   1100a:	f000 ff2b 	bl	11e64 <__aeabi_f2iz>
   1100e:	bd10      	pop	{r4, pc}
   11010:	219e      	movs	r1, #158	; 0x9e
   11012:	1c20      	adds	r0, r4, #0
   11014:	05c9      	lsls	r1, r1, #23
   11016:	f000 fd89 	bl	11b2c <__aeabi_fsub>
   1101a:	f000 ff23 	bl	11e64 <__aeabi_f2iz>
   1101e:	2380      	movs	r3, #128	; 0x80
   11020:	061b      	lsls	r3, r3, #24
   11022:	469c      	mov	ip, r3
   11024:	4460      	add	r0, ip
   11026:	e7f2      	b.n	1100e <__aeabi_f2uiz+0x16>

00011028 <__aeabi_f2ulz>:
   11028:	b570      	push	{r4, r5, r6, lr}
   1102a:	f002 fc17 	bl	1385c <__aeabi_f2d>
   1102e:	2200      	movs	r2, #0
   11030:	4b0b      	ldr	r3, [pc, #44]	; (11060 <__aeabi_f2ulz+0x38>)
   11032:	000d      	movs	r5, r1
   11034:	0004      	movs	r4, r0
   11036:	f001 fe0f 	bl	12c58 <__aeabi_dmul>
   1103a:	f002 fd15 	bl	13a68 <__aeabi_d2uiz>
   1103e:	0006      	movs	r6, r0
   11040:	f002 fbd4 	bl	137ec <__aeabi_ui2d>
   11044:	2200      	movs	r2, #0
   11046:	4b07      	ldr	r3, [pc, #28]	; (11064 <__aeabi_f2ulz+0x3c>)
   11048:	f001 fe06 	bl	12c58 <__aeabi_dmul>
   1104c:	0002      	movs	r2, r0
   1104e:	000b      	movs	r3, r1
   11050:	0020      	movs	r0, r4
   11052:	0029      	movs	r1, r5
   11054:	f002 f880 	bl	13158 <__aeabi_dsub>
   11058:	f002 fd06 	bl	13a68 <__aeabi_d2uiz>
   1105c:	0031      	movs	r1, r6
   1105e:	bd70      	pop	{r4, r5, r6, pc}
   11060:	3df00000 	.word	0x3df00000
   11064:	41f00000 	.word	0x41f00000

00011068 <__udivmoddi4>:
   11068:	b5f0      	push	{r4, r5, r6, r7, lr}
   1106a:	4657      	mov	r7, sl
   1106c:	464e      	mov	r6, r9
   1106e:	4645      	mov	r5, r8
   11070:	46de      	mov	lr, fp
   11072:	b5e0      	push	{r5, r6, r7, lr}
   11074:	0004      	movs	r4, r0
   11076:	b083      	sub	sp, #12
   11078:	000d      	movs	r5, r1
   1107a:	4692      	mov	sl, r2
   1107c:	4699      	mov	r9, r3
   1107e:	428b      	cmp	r3, r1
   11080:	d82f      	bhi.n	110e2 <__udivmoddi4+0x7a>
   11082:	d02c      	beq.n	110de <__udivmoddi4+0x76>
   11084:	4649      	mov	r1, r9
   11086:	4650      	mov	r0, sl
   11088:	f002 fce2 	bl	13a50 <__clzdi2>
   1108c:	0029      	movs	r1, r5
   1108e:	0006      	movs	r6, r0
   11090:	0020      	movs	r0, r4
   11092:	f002 fcdd 	bl	13a50 <__clzdi2>
   11096:	1a33      	subs	r3, r6, r0
   11098:	4698      	mov	r8, r3
   1109a:	3b20      	subs	r3, #32
   1109c:	469b      	mov	fp, r3
   1109e:	d500      	bpl.n	110a2 <__udivmoddi4+0x3a>
   110a0:	e074      	b.n	1118c <__udivmoddi4+0x124>
   110a2:	4653      	mov	r3, sl
   110a4:	465a      	mov	r2, fp
   110a6:	4093      	lsls	r3, r2
   110a8:	001f      	movs	r7, r3
   110aa:	4653      	mov	r3, sl
   110ac:	4642      	mov	r2, r8
   110ae:	4093      	lsls	r3, r2
   110b0:	001e      	movs	r6, r3
   110b2:	42af      	cmp	r7, r5
   110b4:	d829      	bhi.n	1110a <__udivmoddi4+0xa2>
   110b6:	d026      	beq.n	11106 <__udivmoddi4+0x9e>
   110b8:	465b      	mov	r3, fp
   110ba:	1ba4      	subs	r4, r4, r6
   110bc:	41bd      	sbcs	r5, r7
   110be:	2b00      	cmp	r3, #0
   110c0:	da00      	bge.n	110c4 <__udivmoddi4+0x5c>
   110c2:	e079      	b.n	111b8 <__udivmoddi4+0x150>
   110c4:	2200      	movs	r2, #0
   110c6:	2300      	movs	r3, #0
   110c8:	9200      	str	r2, [sp, #0]
   110ca:	9301      	str	r3, [sp, #4]
   110cc:	2301      	movs	r3, #1
   110ce:	465a      	mov	r2, fp
   110d0:	4093      	lsls	r3, r2
   110d2:	9301      	str	r3, [sp, #4]
   110d4:	2301      	movs	r3, #1
   110d6:	4642      	mov	r2, r8
   110d8:	4093      	lsls	r3, r2
   110da:	9300      	str	r3, [sp, #0]
   110dc:	e019      	b.n	11112 <__udivmoddi4+0xaa>
   110de:	4282      	cmp	r2, r0
   110e0:	d9d0      	bls.n	11084 <__udivmoddi4+0x1c>
   110e2:	2200      	movs	r2, #0
   110e4:	2300      	movs	r3, #0
   110e6:	9200      	str	r2, [sp, #0]
   110e8:	9301      	str	r3, [sp, #4]
   110ea:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   110ec:	2b00      	cmp	r3, #0
   110ee:	d001      	beq.n	110f4 <__udivmoddi4+0x8c>
   110f0:	601c      	str	r4, [r3, #0]
   110f2:	605d      	str	r5, [r3, #4]
   110f4:	9800      	ldr	r0, [sp, #0]
   110f6:	9901      	ldr	r1, [sp, #4]
   110f8:	b003      	add	sp, #12
   110fa:	bc3c      	pop	{r2, r3, r4, r5}
   110fc:	4690      	mov	r8, r2
   110fe:	4699      	mov	r9, r3
   11100:	46a2      	mov	sl, r4
   11102:	46ab      	mov	fp, r5
   11104:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11106:	42a3      	cmp	r3, r4
   11108:	d9d6      	bls.n	110b8 <__udivmoddi4+0x50>
   1110a:	2200      	movs	r2, #0
   1110c:	2300      	movs	r3, #0
   1110e:	9200      	str	r2, [sp, #0]
   11110:	9301      	str	r3, [sp, #4]
   11112:	4643      	mov	r3, r8
   11114:	2b00      	cmp	r3, #0
   11116:	d0e8      	beq.n	110ea <__udivmoddi4+0x82>
   11118:	07fb      	lsls	r3, r7, #31
   1111a:	0872      	lsrs	r2, r6, #1
   1111c:	431a      	orrs	r2, r3
   1111e:	4646      	mov	r6, r8
   11120:	087b      	lsrs	r3, r7, #1
   11122:	e00e      	b.n	11142 <__udivmoddi4+0xda>
   11124:	42ab      	cmp	r3, r5
   11126:	d101      	bne.n	1112c <__udivmoddi4+0xc4>
   11128:	42a2      	cmp	r2, r4
   1112a:	d80c      	bhi.n	11146 <__udivmoddi4+0xde>
   1112c:	1aa4      	subs	r4, r4, r2
   1112e:	419d      	sbcs	r5, r3
   11130:	2001      	movs	r0, #1
   11132:	1924      	adds	r4, r4, r4
   11134:	416d      	adcs	r5, r5
   11136:	2100      	movs	r1, #0
   11138:	3e01      	subs	r6, #1
   1113a:	1824      	adds	r4, r4, r0
   1113c:	414d      	adcs	r5, r1
   1113e:	2e00      	cmp	r6, #0
   11140:	d006      	beq.n	11150 <__udivmoddi4+0xe8>
   11142:	42ab      	cmp	r3, r5
   11144:	d9ee      	bls.n	11124 <__udivmoddi4+0xbc>
   11146:	3e01      	subs	r6, #1
   11148:	1924      	adds	r4, r4, r4
   1114a:	416d      	adcs	r5, r5
   1114c:	2e00      	cmp	r6, #0
   1114e:	d1f8      	bne.n	11142 <__udivmoddi4+0xda>
   11150:	465b      	mov	r3, fp
   11152:	9800      	ldr	r0, [sp, #0]
   11154:	9901      	ldr	r1, [sp, #4]
   11156:	1900      	adds	r0, r0, r4
   11158:	4169      	adcs	r1, r5
   1115a:	2b00      	cmp	r3, #0
   1115c:	db22      	blt.n	111a4 <__udivmoddi4+0x13c>
   1115e:	002b      	movs	r3, r5
   11160:	465a      	mov	r2, fp
   11162:	40d3      	lsrs	r3, r2
   11164:	002a      	movs	r2, r5
   11166:	4644      	mov	r4, r8
   11168:	40e2      	lsrs	r2, r4
   1116a:	001c      	movs	r4, r3
   1116c:	465b      	mov	r3, fp
   1116e:	0015      	movs	r5, r2
   11170:	2b00      	cmp	r3, #0
   11172:	db2c      	blt.n	111ce <__udivmoddi4+0x166>
   11174:	0026      	movs	r6, r4
   11176:	409e      	lsls	r6, r3
   11178:	0033      	movs	r3, r6
   1117a:	0026      	movs	r6, r4
   1117c:	4647      	mov	r7, r8
   1117e:	40be      	lsls	r6, r7
   11180:	0032      	movs	r2, r6
   11182:	1a80      	subs	r0, r0, r2
   11184:	4199      	sbcs	r1, r3
   11186:	9000      	str	r0, [sp, #0]
   11188:	9101      	str	r1, [sp, #4]
   1118a:	e7ae      	b.n	110ea <__udivmoddi4+0x82>
   1118c:	4642      	mov	r2, r8
   1118e:	2320      	movs	r3, #32
   11190:	1a9b      	subs	r3, r3, r2
   11192:	4652      	mov	r2, sl
   11194:	40da      	lsrs	r2, r3
   11196:	4641      	mov	r1, r8
   11198:	0013      	movs	r3, r2
   1119a:	464a      	mov	r2, r9
   1119c:	408a      	lsls	r2, r1
   1119e:	0017      	movs	r7, r2
   111a0:	431f      	orrs	r7, r3
   111a2:	e782      	b.n	110aa <__udivmoddi4+0x42>
   111a4:	4642      	mov	r2, r8
   111a6:	2320      	movs	r3, #32
   111a8:	1a9b      	subs	r3, r3, r2
   111aa:	002a      	movs	r2, r5
   111ac:	4646      	mov	r6, r8
   111ae:	409a      	lsls	r2, r3
   111b0:	0023      	movs	r3, r4
   111b2:	40f3      	lsrs	r3, r6
   111b4:	4313      	orrs	r3, r2
   111b6:	e7d5      	b.n	11164 <__udivmoddi4+0xfc>
   111b8:	4642      	mov	r2, r8
   111ba:	2320      	movs	r3, #32
   111bc:	2100      	movs	r1, #0
   111be:	1a9b      	subs	r3, r3, r2
   111c0:	2200      	movs	r2, #0
   111c2:	9100      	str	r1, [sp, #0]
   111c4:	9201      	str	r2, [sp, #4]
   111c6:	2201      	movs	r2, #1
   111c8:	40da      	lsrs	r2, r3
   111ca:	9201      	str	r2, [sp, #4]
   111cc:	e782      	b.n	110d4 <__udivmoddi4+0x6c>
   111ce:	4642      	mov	r2, r8
   111d0:	2320      	movs	r3, #32
   111d2:	0026      	movs	r6, r4
   111d4:	1a9b      	subs	r3, r3, r2
   111d6:	40de      	lsrs	r6, r3
   111d8:	002f      	movs	r7, r5
   111da:	46b4      	mov	ip, r6
   111dc:	4097      	lsls	r7, r2
   111de:	4666      	mov	r6, ip
   111e0:	003b      	movs	r3, r7
   111e2:	4333      	orrs	r3, r6
   111e4:	e7c9      	b.n	1117a <__udivmoddi4+0x112>
   111e6:	46c0      	nop			; (mov r8, r8)

000111e8 <__aeabi_fadd>:
   111e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   111ea:	46c6      	mov	lr, r8
   111ec:	024e      	lsls	r6, r1, #9
   111ee:	0247      	lsls	r7, r0, #9
   111f0:	0a76      	lsrs	r6, r6, #9
   111f2:	0a7b      	lsrs	r3, r7, #9
   111f4:	0044      	lsls	r4, r0, #1
   111f6:	0fc5      	lsrs	r5, r0, #31
   111f8:	00f7      	lsls	r7, r6, #3
   111fa:	0048      	lsls	r0, r1, #1
   111fc:	4698      	mov	r8, r3
   111fe:	b500      	push	{lr}
   11200:	0e24      	lsrs	r4, r4, #24
   11202:	002a      	movs	r2, r5
   11204:	00db      	lsls	r3, r3, #3
   11206:	0e00      	lsrs	r0, r0, #24
   11208:	0fc9      	lsrs	r1, r1, #31
   1120a:	46bc      	mov	ip, r7
   1120c:	428d      	cmp	r5, r1
   1120e:	d067      	beq.n	112e0 <__aeabi_fadd+0xf8>
   11210:	1a22      	subs	r2, r4, r0
   11212:	2a00      	cmp	r2, #0
   11214:	dc00      	bgt.n	11218 <__aeabi_fadd+0x30>
   11216:	e0a5      	b.n	11364 <__aeabi_fadd+0x17c>
   11218:	2800      	cmp	r0, #0
   1121a:	d13a      	bne.n	11292 <__aeabi_fadd+0xaa>
   1121c:	2f00      	cmp	r7, #0
   1121e:	d100      	bne.n	11222 <__aeabi_fadd+0x3a>
   11220:	e093      	b.n	1134a <__aeabi_fadd+0x162>
   11222:	1e51      	subs	r1, r2, #1
   11224:	2900      	cmp	r1, #0
   11226:	d000      	beq.n	1122a <__aeabi_fadd+0x42>
   11228:	e0bc      	b.n	113a4 <__aeabi_fadd+0x1bc>
   1122a:	2401      	movs	r4, #1
   1122c:	1bdb      	subs	r3, r3, r7
   1122e:	015a      	lsls	r2, r3, #5
   11230:	d546      	bpl.n	112c0 <__aeabi_fadd+0xd8>
   11232:	019b      	lsls	r3, r3, #6
   11234:	099e      	lsrs	r6, r3, #6
   11236:	0030      	movs	r0, r6
   11238:	f002 fbec 	bl	13a14 <__clzsi2>
   1123c:	3805      	subs	r0, #5
   1123e:	4086      	lsls	r6, r0
   11240:	4284      	cmp	r4, r0
   11242:	dd00      	ble.n	11246 <__aeabi_fadd+0x5e>
   11244:	e09d      	b.n	11382 <__aeabi_fadd+0x19a>
   11246:	1b04      	subs	r4, r0, r4
   11248:	0032      	movs	r2, r6
   1124a:	2020      	movs	r0, #32
   1124c:	3401      	adds	r4, #1
   1124e:	40e2      	lsrs	r2, r4
   11250:	1b04      	subs	r4, r0, r4
   11252:	40a6      	lsls	r6, r4
   11254:	0033      	movs	r3, r6
   11256:	1e5e      	subs	r6, r3, #1
   11258:	41b3      	sbcs	r3, r6
   1125a:	2400      	movs	r4, #0
   1125c:	4313      	orrs	r3, r2
   1125e:	075a      	lsls	r2, r3, #29
   11260:	d004      	beq.n	1126c <__aeabi_fadd+0x84>
   11262:	220f      	movs	r2, #15
   11264:	401a      	ands	r2, r3
   11266:	2a04      	cmp	r2, #4
   11268:	d000      	beq.n	1126c <__aeabi_fadd+0x84>
   1126a:	3304      	adds	r3, #4
   1126c:	015a      	lsls	r2, r3, #5
   1126e:	d529      	bpl.n	112c4 <__aeabi_fadd+0xdc>
   11270:	3401      	adds	r4, #1
   11272:	2cff      	cmp	r4, #255	; 0xff
   11274:	d100      	bne.n	11278 <__aeabi_fadd+0x90>
   11276:	e081      	b.n	1137c <__aeabi_fadd+0x194>
   11278:	002a      	movs	r2, r5
   1127a:	019b      	lsls	r3, r3, #6
   1127c:	0a5b      	lsrs	r3, r3, #9
   1127e:	b2e4      	uxtb	r4, r4
   11280:	025b      	lsls	r3, r3, #9
   11282:	05e4      	lsls	r4, r4, #23
   11284:	0a58      	lsrs	r0, r3, #9
   11286:	07d2      	lsls	r2, r2, #31
   11288:	4320      	orrs	r0, r4
   1128a:	4310      	orrs	r0, r2
   1128c:	bc04      	pop	{r2}
   1128e:	4690      	mov	r8, r2
   11290:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11292:	2cff      	cmp	r4, #255	; 0xff
   11294:	d0e3      	beq.n	1125e <__aeabi_fadd+0x76>
   11296:	2180      	movs	r1, #128	; 0x80
   11298:	0038      	movs	r0, r7
   1129a:	04c9      	lsls	r1, r1, #19
   1129c:	4308      	orrs	r0, r1
   1129e:	4684      	mov	ip, r0
   112a0:	2a1b      	cmp	r2, #27
   112a2:	dd00      	ble.n	112a6 <__aeabi_fadd+0xbe>
   112a4:	e082      	b.n	113ac <__aeabi_fadd+0x1c4>
   112a6:	2020      	movs	r0, #32
   112a8:	4661      	mov	r1, ip
   112aa:	40d1      	lsrs	r1, r2
   112ac:	1a82      	subs	r2, r0, r2
   112ae:	4660      	mov	r0, ip
   112b0:	4090      	lsls	r0, r2
   112b2:	0002      	movs	r2, r0
   112b4:	1e50      	subs	r0, r2, #1
   112b6:	4182      	sbcs	r2, r0
   112b8:	430a      	orrs	r2, r1
   112ba:	1a9b      	subs	r3, r3, r2
   112bc:	015a      	lsls	r2, r3, #5
   112be:	d4b8      	bmi.n	11232 <__aeabi_fadd+0x4a>
   112c0:	075a      	lsls	r2, r3, #29
   112c2:	d1ce      	bne.n	11262 <__aeabi_fadd+0x7a>
   112c4:	08de      	lsrs	r6, r3, #3
   112c6:	002a      	movs	r2, r5
   112c8:	2cff      	cmp	r4, #255	; 0xff
   112ca:	d13a      	bne.n	11342 <__aeabi_fadd+0x15a>
   112cc:	2e00      	cmp	r6, #0
   112ce:	d100      	bne.n	112d2 <__aeabi_fadd+0xea>
   112d0:	e0ae      	b.n	11430 <__aeabi_fadd+0x248>
   112d2:	2380      	movs	r3, #128	; 0x80
   112d4:	03db      	lsls	r3, r3, #15
   112d6:	4333      	orrs	r3, r6
   112d8:	025b      	lsls	r3, r3, #9
   112da:	0a5b      	lsrs	r3, r3, #9
   112dc:	24ff      	movs	r4, #255	; 0xff
   112de:	e7cf      	b.n	11280 <__aeabi_fadd+0x98>
   112e0:	1a21      	subs	r1, r4, r0
   112e2:	2900      	cmp	r1, #0
   112e4:	dd52      	ble.n	1138c <__aeabi_fadd+0x1a4>
   112e6:	2800      	cmp	r0, #0
   112e8:	d031      	beq.n	1134e <__aeabi_fadd+0x166>
   112ea:	2cff      	cmp	r4, #255	; 0xff
   112ec:	d0b7      	beq.n	1125e <__aeabi_fadd+0x76>
   112ee:	2080      	movs	r0, #128	; 0x80
   112f0:	003e      	movs	r6, r7
   112f2:	04c0      	lsls	r0, r0, #19
   112f4:	4306      	orrs	r6, r0
   112f6:	46b4      	mov	ip, r6
   112f8:	291b      	cmp	r1, #27
   112fa:	dd00      	ble.n	112fe <__aeabi_fadd+0x116>
   112fc:	e0aa      	b.n	11454 <__aeabi_fadd+0x26c>
   112fe:	2620      	movs	r6, #32
   11300:	4660      	mov	r0, ip
   11302:	40c8      	lsrs	r0, r1
   11304:	1a71      	subs	r1, r6, r1
   11306:	4666      	mov	r6, ip
   11308:	408e      	lsls	r6, r1
   1130a:	0031      	movs	r1, r6
   1130c:	1e4e      	subs	r6, r1, #1
   1130e:	41b1      	sbcs	r1, r6
   11310:	4301      	orrs	r1, r0
   11312:	185b      	adds	r3, r3, r1
   11314:	0159      	lsls	r1, r3, #5
   11316:	d5d3      	bpl.n	112c0 <__aeabi_fadd+0xd8>
   11318:	3401      	adds	r4, #1
   1131a:	2cff      	cmp	r4, #255	; 0xff
   1131c:	d100      	bne.n	11320 <__aeabi_fadd+0x138>
   1131e:	e087      	b.n	11430 <__aeabi_fadd+0x248>
   11320:	2201      	movs	r2, #1
   11322:	4978      	ldr	r1, [pc, #480]	; (11504 <__aeabi_fadd+0x31c>)
   11324:	401a      	ands	r2, r3
   11326:	085b      	lsrs	r3, r3, #1
   11328:	400b      	ands	r3, r1
   1132a:	4313      	orrs	r3, r2
   1132c:	e797      	b.n	1125e <__aeabi_fadd+0x76>
   1132e:	2c00      	cmp	r4, #0
   11330:	d000      	beq.n	11334 <__aeabi_fadd+0x14c>
   11332:	e0a7      	b.n	11484 <__aeabi_fadd+0x29c>
   11334:	2b00      	cmp	r3, #0
   11336:	d000      	beq.n	1133a <__aeabi_fadd+0x152>
   11338:	e0b6      	b.n	114a8 <__aeabi_fadd+0x2c0>
   1133a:	1e3b      	subs	r3, r7, #0
   1133c:	d162      	bne.n	11404 <__aeabi_fadd+0x21c>
   1133e:	2600      	movs	r6, #0
   11340:	2200      	movs	r2, #0
   11342:	0273      	lsls	r3, r6, #9
   11344:	0a5b      	lsrs	r3, r3, #9
   11346:	b2e4      	uxtb	r4, r4
   11348:	e79a      	b.n	11280 <__aeabi_fadd+0x98>
   1134a:	0014      	movs	r4, r2
   1134c:	e787      	b.n	1125e <__aeabi_fadd+0x76>
   1134e:	2f00      	cmp	r7, #0
   11350:	d04d      	beq.n	113ee <__aeabi_fadd+0x206>
   11352:	1e48      	subs	r0, r1, #1
   11354:	2800      	cmp	r0, #0
   11356:	d157      	bne.n	11408 <__aeabi_fadd+0x220>
   11358:	4463      	add	r3, ip
   1135a:	2401      	movs	r4, #1
   1135c:	015a      	lsls	r2, r3, #5
   1135e:	d5af      	bpl.n	112c0 <__aeabi_fadd+0xd8>
   11360:	2402      	movs	r4, #2
   11362:	e7dd      	b.n	11320 <__aeabi_fadd+0x138>
   11364:	2a00      	cmp	r2, #0
   11366:	d124      	bne.n	113b2 <__aeabi_fadd+0x1ca>
   11368:	1c62      	adds	r2, r4, #1
   1136a:	b2d2      	uxtb	r2, r2
   1136c:	2a01      	cmp	r2, #1
   1136e:	ddde      	ble.n	1132e <__aeabi_fadd+0x146>
   11370:	1bde      	subs	r6, r3, r7
   11372:	0172      	lsls	r2, r6, #5
   11374:	d535      	bpl.n	113e2 <__aeabi_fadd+0x1fa>
   11376:	1afe      	subs	r6, r7, r3
   11378:	000d      	movs	r5, r1
   1137a:	e75c      	b.n	11236 <__aeabi_fadd+0x4e>
   1137c:	002a      	movs	r2, r5
   1137e:	2300      	movs	r3, #0
   11380:	e77e      	b.n	11280 <__aeabi_fadd+0x98>
   11382:	0033      	movs	r3, r6
   11384:	4a60      	ldr	r2, [pc, #384]	; (11508 <__aeabi_fadd+0x320>)
   11386:	1a24      	subs	r4, r4, r0
   11388:	4013      	ands	r3, r2
   1138a:	e768      	b.n	1125e <__aeabi_fadd+0x76>
   1138c:	2900      	cmp	r1, #0
   1138e:	d163      	bne.n	11458 <__aeabi_fadd+0x270>
   11390:	1c61      	adds	r1, r4, #1
   11392:	b2c8      	uxtb	r0, r1
   11394:	2801      	cmp	r0, #1
   11396:	dd4e      	ble.n	11436 <__aeabi_fadd+0x24e>
   11398:	29ff      	cmp	r1, #255	; 0xff
   1139a:	d049      	beq.n	11430 <__aeabi_fadd+0x248>
   1139c:	4463      	add	r3, ip
   1139e:	085b      	lsrs	r3, r3, #1
   113a0:	000c      	movs	r4, r1
   113a2:	e75c      	b.n	1125e <__aeabi_fadd+0x76>
   113a4:	2aff      	cmp	r2, #255	; 0xff
   113a6:	d041      	beq.n	1142c <__aeabi_fadd+0x244>
   113a8:	000a      	movs	r2, r1
   113aa:	e779      	b.n	112a0 <__aeabi_fadd+0xb8>
   113ac:	2201      	movs	r2, #1
   113ae:	1a9b      	subs	r3, r3, r2
   113b0:	e784      	b.n	112bc <__aeabi_fadd+0xd4>
   113b2:	2c00      	cmp	r4, #0
   113b4:	d01d      	beq.n	113f2 <__aeabi_fadd+0x20a>
   113b6:	28ff      	cmp	r0, #255	; 0xff
   113b8:	d022      	beq.n	11400 <__aeabi_fadd+0x218>
   113ba:	2480      	movs	r4, #128	; 0x80
   113bc:	04e4      	lsls	r4, r4, #19
   113be:	4252      	negs	r2, r2
   113c0:	4323      	orrs	r3, r4
   113c2:	2a1b      	cmp	r2, #27
   113c4:	dd00      	ble.n	113c8 <__aeabi_fadd+0x1e0>
   113c6:	e08a      	b.n	114de <__aeabi_fadd+0x2f6>
   113c8:	001c      	movs	r4, r3
   113ca:	2520      	movs	r5, #32
   113cc:	40d4      	lsrs	r4, r2
   113ce:	1aaa      	subs	r2, r5, r2
   113d0:	4093      	lsls	r3, r2
   113d2:	1e5a      	subs	r2, r3, #1
   113d4:	4193      	sbcs	r3, r2
   113d6:	4323      	orrs	r3, r4
   113d8:	4662      	mov	r2, ip
   113da:	0004      	movs	r4, r0
   113dc:	1ad3      	subs	r3, r2, r3
   113de:	000d      	movs	r5, r1
   113e0:	e725      	b.n	1122e <__aeabi_fadd+0x46>
   113e2:	2e00      	cmp	r6, #0
   113e4:	d000      	beq.n	113e8 <__aeabi_fadd+0x200>
   113e6:	e726      	b.n	11236 <__aeabi_fadd+0x4e>
   113e8:	2200      	movs	r2, #0
   113ea:	2400      	movs	r4, #0
   113ec:	e7a9      	b.n	11342 <__aeabi_fadd+0x15a>
   113ee:	000c      	movs	r4, r1
   113f0:	e735      	b.n	1125e <__aeabi_fadd+0x76>
   113f2:	2b00      	cmp	r3, #0
   113f4:	d04d      	beq.n	11492 <__aeabi_fadd+0x2aa>
   113f6:	43d2      	mvns	r2, r2
   113f8:	2a00      	cmp	r2, #0
   113fa:	d0ed      	beq.n	113d8 <__aeabi_fadd+0x1f0>
   113fc:	28ff      	cmp	r0, #255	; 0xff
   113fe:	d1e0      	bne.n	113c2 <__aeabi_fadd+0x1da>
   11400:	4663      	mov	r3, ip
   11402:	24ff      	movs	r4, #255	; 0xff
   11404:	000d      	movs	r5, r1
   11406:	e72a      	b.n	1125e <__aeabi_fadd+0x76>
   11408:	29ff      	cmp	r1, #255	; 0xff
   1140a:	d00f      	beq.n	1142c <__aeabi_fadd+0x244>
   1140c:	0001      	movs	r1, r0
   1140e:	e773      	b.n	112f8 <__aeabi_fadd+0x110>
   11410:	2b00      	cmp	r3, #0
   11412:	d061      	beq.n	114d8 <__aeabi_fadd+0x2f0>
   11414:	24ff      	movs	r4, #255	; 0xff
   11416:	2f00      	cmp	r7, #0
   11418:	d100      	bne.n	1141c <__aeabi_fadd+0x234>
   1141a:	e720      	b.n	1125e <__aeabi_fadd+0x76>
   1141c:	2280      	movs	r2, #128	; 0x80
   1141e:	4641      	mov	r1, r8
   11420:	03d2      	lsls	r2, r2, #15
   11422:	4211      	tst	r1, r2
   11424:	d002      	beq.n	1142c <__aeabi_fadd+0x244>
   11426:	4216      	tst	r6, r2
   11428:	d100      	bne.n	1142c <__aeabi_fadd+0x244>
   1142a:	003b      	movs	r3, r7
   1142c:	24ff      	movs	r4, #255	; 0xff
   1142e:	e716      	b.n	1125e <__aeabi_fadd+0x76>
   11430:	24ff      	movs	r4, #255	; 0xff
   11432:	2300      	movs	r3, #0
   11434:	e724      	b.n	11280 <__aeabi_fadd+0x98>
   11436:	2c00      	cmp	r4, #0
   11438:	d1ea      	bne.n	11410 <__aeabi_fadd+0x228>
   1143a:	2b00      	cmp	r3, #0
   1143c:	d058      	beq.n	114f0 <__aeabi_fadd+0x308>
   1143e:	2f00      	cmp	r7, #0
   11440:	d100      	bne.n	11444 <__aeabi_fadd+0x25c>
   11442:	e70c      	b.n	1125e <__aeabi_fadd+0x76>
   11444:	4463      	add	r3, ip
   11446:	015a      	lsls	r2, r3, #5
   11448:	d400      	bmi.n	1144c <__aeabi_fadd+0x264>
   1144a:	e739      	b.n	112c0 <__aeabi_fadd+0xd8>
   1144c:	4a2e      	ldr	r2, [pc, #184]	; (11508 <__aeabi_fadd+0x320>)
   1144e:	000c      	movs	r4, r1
   11450:	4013      	ands	r3, r2
   11452:	e704      	b.n	1125e <__aeabi_fadd+0x76>
   11454:	2101      	movs	r1, #1
   11456:	e75c      	b.n	11312 <__aeabi_fadd+0x12a>
   11458:	2c00      	cmp	r4, #0
   1145a:	d11e      	bne.n	1149a <__aeabi_fadd+0x2b2>
   1145c:	2b00      	cmp	r3, #0
   1145e:	d040      	beq.n	114e2 <__aeabi_fadd+0x2fa>
   11460:	43c9      	mvns	r1, r1
   11462:	2900      	cmp	r1, #0
   11464:	d00b      	beq.n	1147e <__aeabi_fadd+0x296>
   11466:	28ff      	cmp	r0, #255	; 0xff
   11468:	d036      	beq.n	114d8 <__aeabi_fadd+0x2f0>
   1146a:	291b      	cmp	r1, #27
   1146c:	dc47      	bgt.n	114fe <__aeabi_fadd+0x316>
   1146e:	001c      	movs	r4, r3
   11470:	2620      	movs	r6, #32
   11472:	40cc      	lsrs	r4, r1
   11474:	1a71      	subs	r1, r6, r1
   11476:	408b      	lsls	r3, r1
   11478:	1e59      	subs	r1, r3, #1
   1147a:	418b      	sbcs	r3, r1
   1147c:	4323      	orrs	r3, r4
   1147e:	4463      	add	r3, ip
   11480:	0004      	movs	r4, r0
   11482:	e747      	b.n	11314 <__aeabi_fadd+0x12c>
   11484:	2b00      	cmp	r3, #0
   11486:	d118      	bne.n	114ba <__aeabi_fadd+0x2d2>
   11488:	1e3b      	subs	r3, r7, #0
   1148a:	d02d      	beq.n	114e8 <__aeabi_fadd+0x300>
   1148c:	000d      	movs	r5, r1
   1148e:	24ff      	movs	r4, #255	; 0xff
   11490:	e6e5      	b.n	1125e <__aeabi_fadd+0x76>
   11492:	003b      	movs	r3, r7
   11494:	0004      	movs	r4, r0
   11496:	000d      	movs	r5, r1
   11498:	e6e1      	b.n	1125e <__aeabi_fadd+0x76>
   1149a:	28ff      	cmp	r0, #255	; 0xff
   1149c:	d01c      	beq.n	114d8 <__aeabi_fadd+0x2f0>
   1149e:	2480      	movs	r4, #128	; 0x80
   114a0:	04e4      	lsls	r4, r4, #19
   114a2:	4249      	negs	r1, r1
   114a4:	4323      	orrs	r3, r4
   114a6:	e7e0      	b.n	1146a <__aeabi_fadd+0x282>
   114a8:	2f00      	cmp	r7, #0
   114aa:	d100      	bne.n	114ae <__aeabi_fadd+0x2c6>
   114ac:	e6d7      	b.n	1125e <__aeabi_fadd+0x76>
   114ae:	1bde      	subs	r6, r3, r7
   114b0:	0172      	lsls	r2, r6, #5
   114b2:	d51f      	bpl.n	114f4 <__aeabi_fadd+0x30c>
   114b4:	1afb      	subs	r3, r7, r3
   114b6:	000d      	movs	r5, r1
   114b8:	e6d1      	b.n	1125e <__aeabi_fadd+0x76>
   114ba:	24ff      	movs	r4, #255	; 0xff
   114bc:	2f00      	cmp	r7, #0
   114be:	d100      	bne.n	114c2 <__aeabi_fadd+0x2da>
   114c0:	e6cd      	b.n	1125e <__aeabi_fadd+0x76>
   114c2:	2280      	movs	r2, #128	; 0x80
   114c4:	4640      	mov	r0, r8
   114c6:	03d2      	lsls	r2, r2, #15
   114c8:	4210      	tst	r0, r2
   114ca:	d0af      	beq.n	1142c <__aeabi_fadd+0x244>
   114cc:	4216      	tst	r6, r2
   114ce:	d1ad      	bne.n	1142c <__aeabi_fadd+0x244>
   114d0:	003b      	movs	r3, r7
   114d2:	000d      	movs	r5, r1
   114d4:	24ff      	movs	r4, #255	; 0xff
   114d6:	e6c2      	b.n	1125e <__aeabi_fadd+0x76>
   114d8:	4663      	mov	r3, ip
   114da:	24ff      	movs	r4, #255	; 0xff
   114dc:	e6bf      	b.n	1125e <__aeabi_fadd+0x76>
   114de:	2301      	movs	r3, #1
   114e0:	e77a      	b.n	113d8 <__aeabi_fadd+0x1f0>
   114e2:	003b      	movs	r3, r7
   114e4:	0004      	movs	r4, r0
   114e6:	e6ba      	b.n	1125e <__aeabi_fadd+0x76>
   114e8:	2680      	movs	r6, #128	; 0x80
   114ea:	2200      	movs	r2, #0
   114ec:	03f6      	lsls	r6, r6, #15
   114ee:	e6f0      	b.n	112d2 <__aeabi_fadd+0xea>
   114f0:	003b      	movs	r3, r7
   114f2:	e6b4      	b.n	1125e <__aeabi_fadd+0x76>
   114f4:	1e33      	subs	r3, r6, #0
   114f6:	d000      	beq.n	114fa <__aeabi_fadd+0x312>
   114f8:	e6e2      	b.n	112c0 <__aeabi_fadd+0xd8>
   114fa:	2200      	movs	r2, #0
   114fc:	e721      	b.n	11342 <__aeabi_fadd+0x15a>
   114fe:	2301      	movs	r3, #1
   11500:	e7bd      	b.n	1147e <__aeabi_fadd+0x296>
   11502:	46c0      	nop			; (mov r8, r8)
   11504:	7dffffff 	.word	0x7dffffff
   11508:	fbffffff 	.word	0xfbffffff

0001150c <__aeabi_fdiv>:
   1150c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1150e:	4657      	mov	r7, sl
   11510:	464e      	mov	r6, r9
   11512:	46de      	mov	lr, fp
   11514:	4645      	mov	r5, r8
   11516:	b5e0      	push	{r5, r6, r7, lr}
   11518:	0244      	lsls	r4, r0, #9
   1151a:	0043      	lsls	r3, r0, #1
   1151c:	0fc6      	lsrs	r6, r0, #31
   1151e:	b083      	sub	sp, #12
   11520:	1c0f      	adds	r7, r1, #0
   11522:	0a64      	lsrs	r4, r4, #9
   11524:	0e1b      	lsrs	r3, r3, #24
   11526:	46b2      	mov	sl, r6
   11528:	d053      	beq.n	115d2 <__aeabi_fdiv+0xc6>
   1152a:	2bff      	cmp	r3, #255	; 0xff
   1152c:	d027      	beq.n	1157e <__aeabi_fdiv+0x72>
   1152e:	2280      	movs	r2, #128	; 0x80
   11530:	00e4      	lsls	r4, r4, #3
   11532:	04d2      	lsls	r2, r2, #19
   11534:	4314      	orrs	r4, r2
   11536:	227f      	movs	r2, #127	; 0x7f
   11538:	4252      	negs	r2, r2
   1153a:	4690      	mov	r8, r2
   1153c:	4498      	add	r8, r3
   1153e:	2300      	movs	r3, #0
   11540:	4699      	mov	r9, r3
   11542:	469b      	mov	fp, r3
   11544:	027d      	lsls	r5, r7, #9
   11546:	0078      	lsls	r0, r7, #1
   11548:	0ffb      	lsrs	r3, r7, #31
   1154a:	0a6d      	lsrs	r5, r5, #9
   1154c:	0e00      	lsrs	r0, r0, #24
   1154e:	9300      	str	r3, [sp, #0]
   11550:	d024      	beq.n	1159c <__aeabi_fdiv+0x90>
   11552:	28ff      	cmp	r0, #255	; 0xff
   11554:	d046      	beq.n	115e4 <__aeabi_fdiv+0xd8>
   11556:	2380      	movs	r3, #128	; 0x80
   11558:	2100      	movs	r1, #0
   1155a:	00ed      	lsls	r5, r5, #3
   1155c:	04db      	lsls	r3, r3, #19
   1155e:	431d      	orrs	r5, r3
   11560:	387f      	subs	r0, #127	; 0x7f
   11562:	4647      	mov	r7, r8
   11564:	1a38      	subs	r0, r7, r0
   11566:	464f      	mov	r7, r9
   11568:	430f      	orrs	r7, r1
   1156a:	00bf      	lsls	r7, r7, #2
   1156c:	46b9      	mov	r9, r7
   1156e:	0033      	movs	r3, r6
   11570:	9a00      	ldr	r2, [sp, #0]
   11572:	4f87      	ldr	r7, [pc, #540]	; (11790 <__aeabi_fdiv+0x284>)
   11574:	4053      	eors	r3, r2
   11576:	464a      	mov	r2, r9
   11578:	58ba      	ldr	r2, [r7, r2]
   1157a:	9301      	str	r3, [sp, #4]
   1157c:	4697      	mov	pc, r2
   1157e:	2c00      	cmp	r4, #0
   11580:	d14e      	bne.n	11620 <__aeabi_fdiv+0x114>
   11582:	2308      	movs	r3, #8
   11584:	4699      	mov	r9, r3
   11586:	33f7      	adds	r3, #247	; 0xf7
   11588:	4698      	mov	r8, r3
   1158a:	3bfd      	subs	r3, #253	; 0xfd
   1158c:	469b      	mov	fp, r3
   1158e:	027d      	lsls	r5, r7, #9
   11590:	0078      	lsls	r0, r7, #1
   11592:	0ffb      	lsrs	r3, r7, #31
   11594:	0a6d      	lsrs	r5, r5, #9
   11596:	0e00      	lsrs	r0, r0, #24
   11598:	9300      	str	r3, [sp, #0]
   1159a:	d1da      	bne.n	11552 <__aeabi_fdiv+0x46>
   1159c:	2d00      	cmp	r5, #0
   1159e:	d126      	bne.n	115ee <__aeabi_fdiv+0xe2>
   115a0:	2000      	movs	r0, #0
   115a2:	2101      	movs	r1, #1
   115a4:	0033      	movs	r3, r6
   115a6:	9a00      	ldr	r2, [sp, #0]
   115a8:	4f7a      	ldr	r7, [pc, #488]	; (11794 <__aeabi_fdiv+0x288>)
   115aa:	4053      	eors	r3, r2
   115ac:	4642      	mov	r2, r8
   115ae:	1a10      	subs	r0, r2, r0
   115b0:	464a      	mov	r2, r9
   115b2:	430a      	orrs	r2, r1
   115b4:	0092      	lsls	r2, r2, #2
   115b6:	58ba      	ldr	r2, [r7, r2]
   115b8:	001d      	movs	r5, r3
   115ba:	4697      	mov	pc, r2
   115bc:	9b00      	ldr	r3, [sp, #0]
   115be:	002c      	movs	r4, r5
   115c0:	469a      	mov	sl, r3
   115c2:	468b      	mov	fp, r1
   115c4:	465b      	mov	r3, fp
   115c6:	2b02      	cmp	r3, #2
   115c8:	d131      	bne.n	1162e <__aeabi_fdiv+0x122>
   115ca:	4653      	mov	r3, sl
   115cc:	21ff      	movs	r1, #255	; 0xff
   115ce:	2400      	movs	r4, #0
   115d0:	e038      	b.n	11644 <__aeabi_fdiv+0x138>
   115d2:	2c00      	cmp	r4, #0
   115d4:	d117      	bne.n	11606 <__aeabi_fdiv+0xfa>
   115d6:	2304      	movs	r3, #4
   115d8:	4699      	mov	r9, r3
   115da:	2300      	movs	r3, #0
   115dc:	4698      	mov	r8, r3
   115de:	3301      	adds	r3, #1
   115e0:	469b      	mov	fp, r3
   115e2:	e7af      	b.n	11544 <__aeabi_fdiv+0x38>
   115e4:	20ff      	movs	r0, #255	; 0xff
   115e6:	2d00      	cmp	r5, #0
   115e8:	d10b      	bne.n	11602 <__aeabi_fdiv+0xf6>
   115ea:	2102      	movs	r1, #2
   115ec:	e7da      	b.n	115a4 <__aeabi_fdiv+0x98>
   115ee:	0028      	movs	r0, r5
   115f0:	f002 fa10 	bl	13a14 <__clzsi2>
   115f4:	1f43      	subs	r3, r0, #5
   115f6:	409d      	lsls	r5, r3
   115f8:	2376      	movs	r3, #118	; 0x76
   115fa:	425b      	negs	r3, r3
   115fc:	1a18      	subs	r0, r3, r0
   115fe:	2100      	movs	r1, #0
   11600:	e7af      	b.n	11562 <__aeabi_fdiv+0x56>
   11602:	2103      	movs	r1, #3
   11604:	e7ad      	b.n	11562 <__aeabi_fdiv+0x56>
   11606:	0020      	movs	r0, r4
   11608:	f002 fa04 	bl	13a14 <__clzsi2>
   1160c:	1f43      	subs	r3, r0, #5
   1160e:	409c      	lsls	r4, r3
   11610:	2376      	movs	r3, #118	; 0x76
   11612:	425b      	negs	r3, r3
   11614:	1a1b      	subs	r3, r3, r0
   11616:	4698      	mov	r8, r3
   11618:	2300      	movs	r3, #0
   1161a:	4699      	mov	r9, r3
   1161c:	469b      	mov	fp, r3
   1161e:	e791      	b.n	11544 <__aeabi_fdiv+0x38>
   11620:	230c      	movs	r3, #12
   11622:	4699      	mov	r9, r3
   11624:	33f3      	adds	r3, #243	; 0xf3
   11626:	4698      	mov	r8, r3
   11628:	3bfc      	subs	r3, #252	; 0xfc
   1162a:	469b      	mov	fp, r3
   1162c:	e78a      	b.n	11544 <__aeabi_fdiv+0x38>
   1162e:	2b03      	cmp	r3, #3
   11630:	d100      	bne.n	11634 <__aeabi_fdiv+0x128>
   11632:	e0a5      	b.n	11780 <__aeabi_fdiv+0x274>
   11634:	4655      	mov	r5, sl
   11636:	2b01      	cmp	r3, #1
   11638:	d000      	beq.n	1163c <__aeabi_fdiv+0x130>
   1163a:	e081      	b.n	11740 <__aeabi_fdiv+0x234>
   1163c:	2301      	movs	r3, #1
   1163e:	2100      	movs	r1, #0
   11640:	2400      	movs	r4, #0
   11642:	402b      	ands	r3, r5
   11644:	0264      	lsls	r4, r4, #9
   11646:	05c9      	lsls	r1, r1, #23
   11648:	0a60      	lsrs	r0, r4, #9
   1164a:	07db      	lsls	r3, r3, #31
   1164c:	4308      	orrs	r0, r1
   1164e:	4318      	orrs	r0, r3
   11650:	b003      	add	sp, #12
   11652:	bc3c      	pop	{r2, r3, r4, r5}
   11654:	4690      	mov	r8, r2
   11656:	4699      	mov	r9, r3
   11658:	46a2      	mov	sl, r4
   1165a:	46ab      	mov	fp, r5
   1165c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1165e:	2480      	movs	r4, #128	; 0x80
   11660:	2300      	movs	r3, #0
   11662:	03e4      	lsls	r4, r4, #15
   11664:	21ff      	movs	r1, #255	; 0xff
   11666:	e7ed      	b.n	11644 <__aeabi_fdiv+0x138>
   11668:	21ff      	movs	r1, #255	; 0xff
   1166a:	2400      	movs	r4, #0
   1166c:	e7ea      	b.n	11644 <__aeabi_fdiv+0x138>
   1166e:	2301      	movs	r3, #1
   11670:	1a59      	subs	r1, r3, r1
   11672:	291b      	cmp	r1, #27
   11674:	dd66      	ble.n	11744 <__aeabi_fdiv+0x238>
   11676:	9a01      	ldr	r2, [sp, #4]
   11678:	4013      	ands	r3, r2
   1167a:	2100      	movs	r1, #0
   1167c:	2400      	movs	r4, #0
   1167e:	e7e1      	b.n	11644 <__aeabi_fdiv+0x138>
   11680:	2380      	movs	r3, #128	; 0x80
   11682:	03db      	lsls	r3, r3, #15
   11684:	421c      	tst	r4, r3
   11686:	d038      	beq.n	116fa <__aeabi_fdiv+0x1ee>
   11688:	421d      	tst	r5, r3
   1168a:	d051      	beq.n	11730 <__aeabi_fdiv+0x224>
   1168c:	431c      	orrs	r4, r3
   1168e:	0264      	lsls	r4, r4, #9
   11690:	0a64      	lsrs	r4, r4, #9
   11692:	0033      	movs	r3, r6
   11694:	21ff      	movs	r1, #255	; 0xff
   11696:	e7d5      	b.n	11644 <__aeabi_fdiv+0x138>
   11698:	0163      	lsls	r3, r4, #5
   1169a:	016c      	lsls	r4, r5, #5
   1169c:	42a3      	cmp	r3, r4
   1169e:	d23b      	bcs.n	11718 <__aeabi_fdiv+0x20c>
   116a0:	261b      	movs	r6, #27
   116a2:	2100      	movs	r1, #0
   116a4:	3801      	subs	r0, #1
   116a6:	2501      	movs	r5, #1
   116a8:	001f      	movs	r7, r3
   116aa:	0049      	lsls	r1, r1, #1
   116ac:	005b      	lsls	r3, r3, #1
   116ae:	2f00      	cmp	r7, #0
   116b0:	db01      	blt.n	116b6 <__aeabi_fdiv+0x1aa>
   116b2:	429c      	cmp	r4, r3
   116b4:	d801      	bhi.n	116ba <__aeabi_fdiv+0x1ae>
   116b6:	1b1b      	subs	r3, r3, r4
   116b8:	4329      	orrs	r1, r5
   116ba:	3e01      	subs	r6, #1
   116bc:	2e00      	cmp	r6, #0
   116be:	d1f3      	bne.n	116a8 <__aeabi_fdiv+0x19c>
   116c0:	001c      	movs	r4, r3
   116c2:	1e63      	subs	r3, r4, #1
   116c4:	419c      	sbcs	r4, r3
   116c6:	430c      	orrs	r4, r1
   116c8:	0001      	movs	r1, r0
   116ca:	317f      	adds	r1, #127	; 0x7f
   116cc:	2900      	cmp	r1, #0
   116ce:	ddce      	ble.n	1166e <__aeabi_fdiv+0x162>
   116d0:	0763      	lsls	r3, r4, #29
   116d2:	d004      	beq.n	116de <__aeabi_fdiv+0x1d2>
   116d4:	230f      	movs	r3, #15
   116d6:	4023      	ands	r3, r4
   116d8:	2b04      	cmp	r3, #4
   116da:	d000      	beq.n	116de <__aeabi_fdiv+0x1d2>
   116dc:	3404      	adds	r4, #4
   116de:	0123      	lsls	r3, r4, #4
   116e0:	d503      	bpl.n	116ea <__aeabi_fdiv+0x1de>
   116e2:	0001      	movs	r1, r0
   116e4:	4b2c      	ldr	r3, [pc, #176]	; (11798 <__aeabi_fdiv+0x28c>)
   116e6:	3180      	adds	r1, #128	; 0x80
   116e8:	401c      	ands	r4, r3
   116ea:	29fe      	cmp	r1, #254	; 0xfe
   116ec:	dd0d      	ble.n	1170a <__aeabi_fdiv+0x1fe>
   116ee:	2301      	movs	r3, #1
   116f0:	9a01      	ldr	r2, [sp, #4]
   116f2:	21ff      	movs	r1, #255	; 0xff
   116f4:	4013      	ands	r3, r2
   116f6:	2400      	movs	r4, #0
   116f8:	e7a4      	b.n	11644 <__aeabi_fdiv+0x138>
   116fa:	2380      	movs	r3, #128	; 0x80
   116fc:	03db      	lsls	r3, r3, #15
   116fe:	431c      	orrs	r4, r3
   11700:	0264      	lsls	r4, r4, #9
   11702:	0a64      	lsrs	r4, r4, #9
   11704:	0033      	movs	r3, r6
   11706:	21ff      	movs	r1, #255	; 0xff
   11708:	e79c      	b.n	11644 <__aeabi_fdiv+0x138>
   1170a:	2301      	movs	r3, #1
   1170c:	9a01      	ldr	r2, [sp, #4]
   1170e:	01a4      	lsls	r4, r4, #6
   11710:	0a64      	lsrs	r4, r4, #9
   11712:	b2c9      	uxtb	r1, r1
   11714:	4013      	ands	r3, r2
   11716:	e795      	b.n	11644 <__aeabi_fdiv+0x138>
   11718:	1b1b      	subs	r3, r3, r4
   1171a:	261a      	movs	r6, #26
   1171c:	2101      	movs	r1, #1
   1171e:	e7c2      	b.n	116a6 <__aeabi_fdiv+0x19a>
   11720:	9b00      	ldr	r3, [sp, #0]
   11722:	468b      	mov	fp, r1
   11724:	469a      	mov	sl, r3
   11726:	2400      	movs	r4, #0
   11728:	e74c      	b.n	115c4 <__aeabi_fdiv+0xb8>
   1172a:	0263      	lsls	r3, r4, #9
   1172c:	d5e5      	bpl.n	116fa <__aeabi_fdiv+0x1ee>
   1172e:	2500      	movs	r5, #0
   11730:	2480      	movs	r4, #128	; 0x80
   11732:	03e4      	lsls	r4, r4, #15
   11734:	432c      	orrs	r4, r5
   11736:	0264      	lsls	r4, r4, #9
   11738:	0a64      	lsrs	r4, r4, #9
   1173a:	9b00      	ldr	r3, [sp, #0]
   1173c:	21ff      	movs	r1, #255	; 0xff
   1173e:	e781      	b.n	11644 <__aeabi_fdiv+0x138>
   11740:	9501      	str	r5, [sp, #4]
   11742:	e7c1      	b.n	116c8 <__aeabi_fdiv+0x1bc>
   11744:	0023      	movs	r3, r4
   11746:	2020      	movs	r0, #32
   11748:	40cb      	lsrs	r3, r1
   1174a:	1a41      	subs	r1, r0, r1
   1174c:	408c      	lsls	r4, r1
   1174e:	1e61      	subs	r1, r4, #1
   11750:	418c      	sbcs	r4, r1
   11752:	431c      	orrs	r4, r3
   11754:	0763      	lsls	r3, r4, #29
   11756:	d004      	beq.n	11762 <__aeabi_fdiv+0x256>
   11758:	230f      	movs	r3, #15
   1175a:	4023      	ands	r3, r4
   1175c:	2b04      	cmp	r3, #4
   1175e:	d000      	beq.n	11762 <__aeabi_fdiv+0x256>
   11760:	3404      	adds	r4, #4
   11762:	0163      	lsls	r3, r4, #5
   11764:	d505      	bpl.n	11772 <__aeabi_fdiv+0x266>
   11766:	2301      	movs	r3, #1
   11768:	9a01      	ldr	r2, [sp, #4]
   1176a:	2101      	movs	r1, #1
   1176c:	4013      	ands	r3, r2
   1176e:	2400      	movs	r4, #0
   11770:	e768      	b.n	11644 <__aeabi_fdiv+0x138>
   11772:	2301      	movs	r3, #1
   11774:	9a01      	ldr	r2, [sp, #4]
   11776:	01a4      	lsls	r4, r4, #6
   11778:	0a64      	lsrs	r4, r4, #9
   1177a:	4013      	ands	r3, r2
   1177c:	2100      	movs	r1, #0
   1177e:	e761      	b.n	11644 <__aeabi_fdiv+0x138>
   11780:	2380      	movs	r3, #128	; 0x80
   11782:	03db      	lsls	r3, r3, #15
   11784:	431c      	orrs	r4, r3
   11786:	0264      	lsls	r4, r4, #9
   11788:	0a64      	lsrs	r4, r4, #9
   1178a:	4653      	mov	r3, sl
   1178c:	21ff      	movs	r1, #255	; 0xff
   1178e:	e759      	b.n	11644 <__aeabi_fdiv+0x138>
   11790:	0001bb3c 	.word	0x0001bb3c
   11794:	0001bb7c 	.word	0x0001bb7c
   11798:	f7ffffff 	.word	0xf7ffffff

0001179c <__eqsf2>:
   1179c:	b570      	push	{r4, r5, r6, lr}
   1179e:	0042      	lsls	r2, r0, #1
   117a0:	0245      	lsls	r5, r0, #9
   117a2:	024e      	lsls	r6, r1, #9
   117a4:	004c      	lsls	r4, r1, #1
   117a6:	0fc3      	lsrs	r3, r0, #31
   117a8:	0a6d      	lsrs	r5, r5, #9
   117aa:	0e12      	lsrs	r2, r2, #24
   117ac:	0a76      	lsrs	r6, r6, #9
   117ae:	0e24      	lsrs	r4, r4, #24
   117b0:	0fc9      	lsrs	r1, r1, #31
   117b2:	2001      	movs	r0, #1
   117b4:	2aff      	cmp	r2, #255	; 0xff
   117b6:	d006      	beq.n	117c6 <__eqsf2+0x2a>
   117b8:	2cff      	cmp	r4, #255	; 0xff
   117ba:	d003      	beq.n	117c4 <__eqsf2+0x28>
   117bc:	42a2      	cmp	r2, r4
   117be:	d101      	bne.n	117c4 <__eqsf2+0x28>
   117c0:	42b5      	cmp	r5, r6
   117c2:	d006      	beq.n	117d2 <__eqsf2+0x36>
   117c4:	bd70      	pop	{r4, r5, r6, pc}
   117c6:	2d00      	cmp	r5, #0
   117c8:	d1fc      	bne.n	117c4 <__eqsf2+0x28>
   117ca:	2cff      	cmp	r4, #255	; 0xff
   117cc:	d1fa      	bne.n	117c4 <__eqsf2+0x28>
   117ce:	2e00      	cmp	r6, #0
   117d0:	d1f8      	bne.n	117c4 <__eqsf2+0x28>
   117d2:	428b      	cmp	r3, r1
   117d4:	d006      	beq.n	117e4 <__eqsf2+0x48>
   117d6:	2001      	movs	r0, #1
   117d8:	2a00      	cmp	r2, #0
   117da:	d1f3      	bne.n	117c4 <__eqsf2+0x28>
   117dc:	0028      	movs	r0, r5
   117de:	1e45      	subs	r5, r0, #1
   117e0:	41a8      	sbcs	r0, r5
   117e2:	e7ef      	b.n	117c4 <__eqsf2+0x28>
   117e4:	2000      	movs	r0, #0
   117e6:	e7ed      	b.n	117c4 <__eqsf2+0x28>

000117e8 <__gesf2>:
   117e8:	b5f0      	push	{r4, r5, r6, r7, lr}
   117ea:	0042      	lsls	r2, r0, #1
   117ec:	0245      	lsls	r5, r0, #9
   117ee:	024c      	lsls	r4, r1, #9
   117f0:	0fc3      	lsrs	r3, r0, #31
   117f2:	0048      	lsls	r0, r1, #1
   117f4:	0a6d      	lsrs	r5, r5, #9
   117f6:	0e12      	lsrs	r2, r2, #24
   117f8:	0a64      	lsrs	r4, r4, #9
   117fa:	0e00      	lsrs	r0, r0, #24
   117fc:	0fc9      	lsrs	r1, r1, #31
   117fe:	2aff      	cmp	r2, #255	; 0xff
   11800:	d01e      	beq.n	11840 <__gesf2+0x58>
   11802:	28ff      	cmp	r0, #255	; 0xff
   11804:	d021      	beq.n	1184a <__gesf2+0x62>
   11806:	2a00      	cmp	r2, #0
   11808:	d10a      	bne.n	11820 <__gesf2+0x38>
   1180a:	426e      	negs	r6, r5
   1180c:	416e      	adcs	r6, r5
   1180e:	b2f6      	uxtb	r6, r6
   11810:	2800      	cmp	r0, #0
   11812:	d10f      	bne.n	11834 <__gesf2+0x4c>
   11814:	2c00      	cmp	r4, #0
   11816:	d10d      	bne.n	11834 <__gesf2+0x4c>
   11818:	2000      	movs	r0, #0
   1181a:	2d00      	cmp	r5, #0
   1181c:	d009      	beq.n	11832 <__gesf2+0x4a>
   1181e:	e005      	b.n	1182c <__gesf2+0x44>
   11820:	2800      	cmp	r0, #0
   11822:	d101      	bne.n	11828 <__gesf2+0x40>
   11824:	2c00      	cmp	r4, #0
   11826:	d001      	beq.n	1182c <__gesf2+0x44>
   11828:	428b      	cmp	r3, r1
   1182a:	d011      	beq.n	11850 <__gesf2+0x68>
   1182c:	2101      	movs	r1, #1
   1182e:	4258      	negs	r0, r3
   11830:	4308      	orrs	r0, r1
   11832:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11834:	2e00      	cmp	r6, #0
   11836:	d0f7      	beq.n	11828 <__gesf2+0x40>
   11838:	2001      	movs	r0, #1
   1183a:	3901      	subs	r1, #1
   1183c:	4308      	orrs	r0, r1
   1183e:	e7f8      	b.n	11832 <__gesf2+0x4a>
   11840:	2d00      	cmp	r5, #0
   11842:	d0de      	beq.n	11802 <__gesf2+0x1a>
   11844:	2002      	movs	r0, #2
   11846:	4240      	negs	r0, r0
   11848:	e7f3      	b.n	11832 <__gesf2+0x4a>
   1184a:	2c00      	cmp	r4, #0
   1184c:	d0db      	beq.n	11806 <__gesf2+0x1e>
   1184e:	e7f9      	b.n	11844 <__gesf2+0x5c>
   11850:	4282      	cmp	r2, r0
   11852:	dceb      	bgt.n	1182c <__gesf2+0x44>
   11854:	db04      	blt.n	11860 <__gesf2+0x78>
   11856:	42a5      	cmp	r5, r4
   11858:	d8e8      	bhi.n	1182c <__gesf2+0x44>
   1185a:	2000      	movs	r0, #0
   1185c:	42a5      	cmp	r5, r4
   1185e:	d2e8      	bcs.n	11832 <__gesf2+0x4a>
   11860:	2101      	movs	r1, #1
   11862:	1e58      	subs	r0, r3, #1
   11864:	4308      	orrs	r0, r1
   11866:	e7e4      	b.n	11832 <__gesf2+0x4a>

00011868 <__lesf2>:
   11868:	b5f0      	push	{r4, r5, r6, r7, lr}
   1186a:	0042      	lsls	r2, r0, #1
   1186c:	024d      	lsls	r5, r1, #9
   1186e:	004c      	lsls	r4, r1, #1
   11870:	0246      	lsls	r6, r0, #9
   11872:	0a76      	lsrs	r6, r6, #9
   11874:	0e12      	lsrs	r2, r2, #24
   11876:	0fc3      	lsrs	r3, r0, #31
   11878:	0a6d      	lsrs	r5, r5, #9
   1187a:	0e24      	lsrs	r4, r4, #24
   1187c:	0fc9      	lsrs	r1, r1, #31
   1187e:	2aff      	cmp	r2, #255	; 0xff
   11880:	d016      	beq.n	118b0 <__lesf2+0x48>
   11882:	2cff      	cmp	r4, #255	; 0xff
   11884:	d018      	beq.n	118b8 <__lesf2+0x50>
   11886:	2a00      	cmp	r2, #0
   11888:	d10a      	bne.n	118a0 <__lesf2+0x38>
   1188a:	4270      	negs	r0, r6
   1188c:	4170      	adcs	r0, r6
   1188e:	b2c0      	uxtb	r0, r0
   11890:	2c00      	cmp	r4, #0
   11892:	d015      	beq.n	118c0 <__lesf2+0x58>
   11894:	2800      	cmp	r0, #0
   11896:	d005      	beq.n	118a4 <__lesf2+0x3c>
   11898:	2001      	movs	r0, #1
   1189a:	3901      	subs	r1, #1
   1189c:	4308      	orrs	r0, r1
   1189e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   118a0:	2c00      	cmp	r4, #0
   118a2:	d013      	beq.n	118cc <__lesf2+0x64>
   118a4:	4299      	cmp	r1, r3
   118a6:	d014      	beq.n	118d2 <__lesf2+0x6a>
   118a8:	2001      	movs	r0, #1
   118aa:	425b      	negs	r3, r3
   118ac:	4318      	orrs	r0, r3
   118ae:	e7f6      	b.n	1189e <__lesf2+0x36>
   118b0:	2002      	movs	r0, #2
   118b2:	2e00      	cmp	r6, #0
   118b4:	d1f3      	bne.n	1189e <__lesf2+0x36>
   118b6:	e7e4      	b.n	11882 <__lesf2+0x1a>
   118b8:	2002      	movs	r0, #2
   118ba:	2d00      	cmp	r5, #0
   118bc:	d1ef      	bne.n	1189e <__lesf2+0x36>
   118be:	e7e2      	b.n	11886 <__lesf2+0x1e>
   118c0:	2d00      	cmp	r5, #0
   118c2:	d1e7      	bne.n	11894 <__lesf2+0x2c>
   118c4:	2000      	movs	r0, #0
   118c6:	2e00      	cmp	r6, #0
   118c8:	d0e9      	beq.n	1189e <__lesf2+0x36>
   118ca:	e7ed      	b.n	118a8 <__lesf2+0x40>
   118cc:	2d00      	cmp	r5, #0
   118ce:	d1e9      	bne.n	118a4 <__lesf2+0x3c>
   118d0:	e7ea      	b.n	118a8 <__lesf2+0x40>
   118d2:	42a2      	cmp	r2, r4
   118d4:	dc06      	bgt.n	118e4 <__lesf2+0x7c>
   118d6:	dbdf      	blt.n	11898 <__lesf2+0x30>
   118d8:	42ae      	cmp	r6, r5
   118da:	d803      	bhi.n	118e4 <__lesf2+0x7c>
   118dc:	2000      	movs	r0, #0
   118de:	42ae      	cmp	r6, r5
   118e0:	d3da      	bcc.n	11898 <__lesf2+0x30>
   118e2:	e7dc      	b.n	1189e <__lesf2+0x36>
   118e4:	2001      	movs	r0, #1
   118e6:	4249      	negs	r1, r1
   118e8:	4308      	orrs	r0, r1
   118ea:	e7d8      	b.n	1189e <__lesf2+0x36>

000118ec <__aeabi_fmul>:
   118ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   118ee:	4657      	mov	r7, sl
   118f0:	464e      	mov	r6, r9
   118f2:	4645      	mov	r5, r8
   118f4:	46de      	mov	lr, fp
   118f6:	b5e0      	push	{r5, r6, r7, lr}
   118f8:	0247      	lsls	r7, r0, #9
   118fa:	0046      	lsls	r6, r0, #1
   118fc:	4688      	mov	r8, r1
   118fe:	0a7f      	lsrs	r7, r7, #9
   11900:	0e36      	lsrs	r6, r6, #24
   11902:	0fc4      	lsrs	r4, r0, #31
   11904:	2e00      	cmp	r6, #0
   11906:	d047      	beq.n	11998 <__aeabi_fmul+0xac>
   11908:	2eff      	cmp	r6, #255	; 0xff
   1190a:	d024      	beq.n	11956 <__aeabi_fmul+0x6a>
   1190c:	00fb      	lsls	r3, r7, #3
   1190e:	2780      	movs	r7, #128	; 0x80
   11910:	04ff      	lsls	r7, r7, #19
   11912:	431f      	orrs	r7, r3
   11914:	2300      	movs	r3, #0
   11916:	4699      	mov	r9, r3
   11918:	469a      	mov	sl, r3
   1191a:	3e7f      	subs	r6, #127	; 0x7f
   1191c:	4643      	mov	r3, r8
   1191e:	025d      	lsls	r5, r3, #9
   11920:	0058      	lsls	r0, r3, #1
   11922:	0fdb      	lsrs	r3, r3, #31
   11924:	0a6d      	lsrs	r5, r5, #9
   11926:	0e00      	lsrs	r0, r0, #24
   11928:	4698      	mov	r8, r3
   1192a:	d043      	beq.n	119b4 <__aeabi_fmul+0xc8>
   1192c:	28ff      	cmp	r0, #255	; 0xff
   1192e:	d03b      	beq.n	119a8 <__aeabi_fmul+0xbc>
   11930:	00eb      	lsls	r3, r5, #3
   11932:	2580      	movs	r5, #128	; 0x80
   11934:	2200      	movs	r2, #0
   11936:	04ed      	lsls	r5, r5, #19
   11938:	431d      	orrs	r5, r3
   1193a:	387f      	subs	r0, #127	; 0x7f
   1193c:	1836      	adds	r6, r6, r0
   1193e:	1c73      	adds	r3, r6, #1
   11940:	4641      	mov	r1, r8
   11942:	469b      	mov	fp, r3
   11944:	464b      	mov	r3, r9
   11946:	4061      	eors	r1, r4
   11948:	4313      	orrs	r3, r2
   1194a:	2b0f      	cmp	r3, #15
   1194c:	d864      	bhi.n	11a18 <__aeabi_fmul+0x12c>
   1194e:	4875      	ldr	r0, [pc, #468]	; (11b24 <__aeabi_fmul+0x238>)
   11950:	009b      	lsls	r3, r3, #2
   11952:	58c3      	ldr	r3, [r0, r3]
   11954:	469f      	mov	pc, r3
   11956:	2f00      	cmp	r7, #0
   11958:	d142      	bne.n	119e0 <__aeabi_fmul+0xf4>
   1195a:	2308      	movs	r3, #8
   1195c:	4699      	mov	r9, r3
   1195e:	3b06      	subs	r3, #6
   11960:	26ff      	movs	r6, #255	; 0xff
   11962:	469a      	mov	sl, r3
   11964:	e7da      	b.n	1191c <__aeabi_fmul+0x30>
   11966:	4641      	mov	r1, r8
   11968:	2a02      	cmp	r2, #2
   1196a:	d028      	beq.n	119be <__aeabi_fmul+0xd2>
   1196c:	2a03      	cmp	r2, #3
   1196e:	d100      	bne.n	11972 <__aeabi_fmul+0x86>
   11970:	e0ce      	b.n	11b10 <__aeabi_fmul+0x224>
   11972:	2a01      	cmp	r2, #1
   11974:	d000      	beq.n	11978 <__aeabi_fmul+0x8c>
   11976:	e0ac      	b.n	11ad2 <__aeabi_fmul+0x1e6>
   11978:	4011      	ands	r1, r2
   1197a:	2000      	movs	r0, #0
   1197c:	2200      	movs	r2, #0
   1197e:	b2cc      	uxtb	r4, r1
   11980:	0240      	lsls	r0, r0, #9
   11982:	05d2      	lsls	r2, r2, #23
   11984:	0a40      	lsrs	r0, r0, #9
   11986:	07e4      	lsls	r4, r4, #31
   11988:	4310      	orrs	r0, r2
   1198a:	4320      	orrs	r0, r4
   1198c:	bc3c      	pop	{r2, r3, r4, r5}
   1198e:	4690      	mov	r8, r2
   11990:	4699      	mov	r9, r3
   11992:	46a2      	mov	sl, r4
   11994:	46ab      	mov	fp, r5
   11996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11998:	2f00      	cmp	r7, #0
   1199a:	d115      	bne.n	119c8 <__aeabi_fmul+0xdc>
   1199c:	2304      	movs	r3, #4
   1199e:	4699      	mov	r9, r3
   119a0:	3b03      	subs	r3, #3
   119a2:	2600      	movs	r6, #0
   119a4:	469a      	mov	sl, r3
   119a6:	e7b9      	b.n	1191c <__aeabi_fmul+0x30>
   119a8:	20ff      	movs	r0, #255	; 0xff
   119aa:	2202      	movs	r2, #2
   119ac:	2d00      	cmp	r5, #0
   119ae:	d0c5      	beq.n	1193c <__aeabi_fmul+0x50>
   119b0:	2203      	movs	r2, #3
   119b2:	e7c3      	b.n	1193c <__aeabi_fmul+0x50>
   119b4:	2d00      	cmp	r5, #0
   119b6:	d119      	bne.n	119ec <__aeabi_fmul+0x100>
   119b8:	2000      	movs	r0, #0
   119ba:	2201      	movs	r2, #1
   119bc:	e7be      	b.n	1193c <__aeabi_fmul+0x50>
   119be:	2401      	movs	r4, #1
   119c0:	22ff      	movs	r2, #255	; 0xff
   119c2:	400c      	ands	r4, r1
   119c4:	2000      	movs	r0, #0
   119c6:	e7db      	b.n	11980 <__aeabi_fmul+0x94>
   119c8:	0038      	movs	r0, r7
   119ca:	f002 f823 	bl	13a14 <__clzsi2>
   119ce:	2676      	movs	r6, #118	; 0x76
   119d0:	1f43      	subs	r3, r0, #5
   119d2:	409f      	lsls	r7, r3
   119d4:	2300      	movs	r3, #0
   119d6:	4276      	negs	r6, r6
   119d8:	1a36      	subs	r6, r6, r0
   119da:	4699      	mov	r9, r3
   119dc:	469a      	mov	sl, r3
   119de:	e79d      	b.n	1191c <__aeabi_fmul+0x30>
   119e0:	230c      	movs	r3, #12
   119e2:	4699      	mov	r9, r3
   119e4:	3b09      	subs	r3, #9
   119e6:	26ff      	movs	r6, #255	; 0xff
   119e8:	469a      	mov	sl, r3
   119ea:	e797      	b.n	1191c <__aeabi_fmul+0x30>
   119ec:	0028      	movs	r0, r5
   119ee:	f002 f811 	bl	13a14 <__clzsi2>
   119f2:	1f43      	subs	r3, r0, #5
   119f4:	409d      	lsls	r5, r3
   119f6:	2376      	movs	r3, #118	; 0x76
   119f8:	425b      	negs	r3, r3
   119fa:	1a18      	subs	r0, r3, r0
   119fc:	2200      	movs	r2, #0
   119fe:	e79d      	b.n	1193c <__aeabi_fmul+0x50>
   11a00:	2080      	movs	r0, #128	; 0x80
   11a02:	2400      	movs	r4, #0
   11a04:	03c0      	lsls	r0, r0, #15
   11a06:	22ff      	movs	r2, #255	; 0xff
   11a08:	e7ba      	b.n	11980 <__aeabi_fmul+0x94>
   11a0a:	003d      	movs	r5, r7
   11a0c:	4652      	mov	r2, sl
   11a0e:	e7ab      	b.n	11968 <__aeabi_fmul+0x7c>
   11a10:	003d      	movs	r5, r7
   11a12:	0021      	movs	r1, r4
   11a14:	4652      	mov	r2, sl
   11a16:	e7a7      	b.n	11968 <__aeabi_fmul+0x7c>
   11a18:	0c3b      	lsrs	r3, r7, #16
   11a1a:	469c      	mov	ip, r3
   11a1c:	042a      	lsls	r2, r5, #16
   11a1e:	0c12      	lsrs	r2, r2, #16
   11a20:	0c2b      	lsrs	r3, r5, #16
   11a22:	0014      	movs	r4, r2
   11a24:	4660      	mov	r0, ip
   11a26:	4665      	mov	r5, ip
   11a28:	043f      	lsls	r7, r7, #16
   11a2a:	0c3f      	lsrs	r7, r7, #16
   11a2c:	437c      	muls	r4, r7
   11a2e:	4342      	muls	r2, r0
   11a30:	435d      	muls	r5, r3
   11a32:	437b      	muls	r3, r7
   11a34:	0c27      	lsrs	r7, r4, #16
   11a36:	189b      	adds	r3, r3, r2
   11a38:	18ff      	adds	r7, r7, r3
   11a3a:	42ba      	cmp	r2, r7
   11a3c:	d903      	bls.n	11a46 <__aeabi_fmul+0x15a>
   11a3e:	2380      	movs	r3, #128	; 0x80
   11a40:	025b      	lsls	r3, r3, #9
   11a42:	469c      	mov	ip, r3
   11a44:	4465      	add	r5, ip
   11a46:	0424      	lsls	r4, r4, #16
   11a48:	043a      	lsls	r2, r7, #16
   11a4a:	0c24      	lsrs	r4, r4, #16
   11a4c:	1912      	adds	r2, r2, r4
   11a4e:	0193      	lsls	r3, r2, #6
   11a50:	1e5c      	subs	r4, r3, #1
   11a52:	41a3      	sbcs	r3, r4
   11a54:	0c3f      	lsrs	r7, r7, #16
   11a56:	0e92      	lsrs	r2, r2, #26
   11a58:	197d      	adds	r5, r7, r5
   11a5a:	431a      	orrs	r2, r3
   11a5c:	01ad      	lsls	r5, r5, #6
   11a5e:	4315      	orrs	r5, r2
   11a60:	012b      	lsls	r3, r5, #4
   11a62:	d504      	bpl.n	11a6e <__aeabi_fmul+0x182>
   11a64:	2301      	movs	r3, #1
   11a66:	465e      	mov	r6, fp
   11a68:	086a      	lsrs	r2, r5, #1
   11a6a:	401d      	ands	r5, r3
   11a6c:	4315      	orrs	r5, r2
   11a6e:	0032      	movs	r2, r6
   11a70:	327f      	adds	r2, #127	; 0x7f
   11a72:	2a00      	cmp	r2, #0
   11a74:	dd25      	ble.n	11ac2 <__aeabi_fmul+0x1d6>
   11a76:	076b      	lsls	r3, r5, #29
   11a78:	d004      	beq.n	11a84 <__aeabi_fmul+0x198>
   11a7a:	230f      	movs	r3, #15
   11a7c:	402b      	ands	r3, r5
   11a7e:	2b04      	cmp	r3, #4
   11a80:	d000      	beq.n	11a84 <__aeabi_fmul+0x198>
   11a82:	3504      	adds	r5, #4
   11a84:	012b      	lsls	r3, r5, #4
   11a86:	d503      	bpl.n	11a90 <__aeabi_fmul+0x1a4>
   11a88:	0032      	movs	r2, r6
   11a8a:	4b27      	ldr	r3, [pc, #156]	; (11b28 <__aeabi_fmul+0x23c>)
   11a8c:	3280      	adds	r2, #128	; 0x80
   11a8e:	401d      	ands	r5, r3
   11a90:	2afe      	cmp	r2, #254	; 0xfe
   11a92:	dc94      	bgt.n	119be <__aeabi_fmul+0xd2>
   11a94:	2401      	movs	r4, #1
   11a96:	01a8      	lsls	r0, r5, #6
   11a98:	0a40      	lsrs	r0, r0, #9
   11a9a:	b2d2      	uxtb	r2, r2
   11a9c:	400c      	ands	r4, r1
   11a9e:	e76f      	b.n	11980 <__aeabi_fmul+0x94>
   11aa0:	2080      	movs	r0, #128	; 0x80
   11aa2:	03c0      	lsls	r0, r0, #15
   11aa4:	4207      	tst	r7, r0
   11aa6:	d007      	beq.n	11ab8 <__aeabi_fmul+0x1cc>
   11aa8:	4205      	tst	r5, r0
   11aaa:	d105      	bne.n	11ab8 <__aeabi_fmul+0x1cc>
   11aac:	4328      	orrs	r0, r5
   11aae:	0240      	lsls	r0, r0, #9
   11ab0:	0a40      	lsrs	r0, r0, #9
   11ab2:	4644      	mov	r4, r8
   11ab4:	22ff      	movs	r2, #255	; 0xff
   11ab6:	e763      	b.n	11980 <__aeabi_fmul+0x94>
   11ab8:	4338      	orrs	r0, r7
   11aba:	0240      	lsls	r0, r0, #9
   11abc:	0a40      	lsrs	r0, r0, #9
   11abe:	22ff      	movs	r2, #255	; 0xff
   11ac0:	e75e      	b.n	11980 <__aeabi_fmul+0x94>
   11ac2:	2401      	movs	r4, #1
   11ac4:	1aa3      	subs	r3, r4, r2
   11ac6:	2b1b      	cmp	r3, #27
   11ac8:	dd05      	ble.n	11ad6 <__aeabi_fmul+0x1ea>
   11aca:	400c      	ands	r4, r1
   11acc:	2200      	movs	r2, #0
   11ace:	2000      	movs	r0, #0
   11ad0:	e756      	b.n	11980 <__aeabi_fmul+0x94>
   11ad2:	465e      	mov	r6, fp
   11ad4:	e7cb      	b.n	11a6e <__aeabi_fmul+0x182>
   11ad6:	002a      	movs	r2, r5
   11ad8:	2020      	movs	r0, #32
   11ada:	40da      	lsrs	r2, r3
   11adc:	1ac3      	subs	r3, r0, r3
   11ade:	409d      	lsls	r5, r3
   11ae0:	002b      	movs	r3, r5
   11ae2:	1e5d      	subs	r5, r3, #1
   11ae4:	41ab      	sbcs	r3, r5
   11ae6:	4313      	orrs	r3, r2
   11ae8:	075a      	lsls	r2, r3, #29
   11aea:	d004      	beq.n	11af6 <__aeabi_fmul+0x20a>
   11aec:	220f      	movs	r2, #15
   11aee:	401a      	ands	r2, r3
   11af0:	2a04      	cmp	r2, #4
   11af2:	d000      	beq.n	11af6 <__aeabi_fmul+0x20a>
   11af4:	3304      	adds	r3, #4
   11af6:	015a      	lsls	r2, r3, #5
   11af8:	d504      	bpl.n	11b04 <__aeabi_fmul+0x218>
   11afa:	2401      	movs	r4, #1
   11afc:	2201      	movs	r2, #1
   11afe:	400c      	ands	r4, r1
   11b00:	2000      	movs	r0, #0
   11b02:	e73d      	b.n	11980 <__aeabi_fmul+0x94>
   11b04:	2401      	movs	r4, #1
   11b06:	019b      	lsls	r3, r3, #6
   11b08:	0a58      	lsrs	r0, r3, #9
   11b0a:	400c      	ands	r4, r1
   11b0c:	2200      	movs	r2, #0
   11b0e:	e737      	b.n	11980 <__aeabi_fmul+0x94>
   11b10:	2080      	movs	r0, #128	; 0x80
   11b12:	2401      	movs	r4, #1
   11b14:	03c0      	lsls	r0, r0, #15
   11b16:	4328      	orrs	r0, r5
   11b18:	0240      	lsls	r0, r0, #9
   11b1a:	0a40      	lsrs	r0, r0, #9
   11b1c:	400c      	ands	r4, r1
   11b1e:	22ff      	movs	r2, #255	; 0xff
   11b20:	e72e      	b.n	11980 <__aeabi_fmul+0x94>
   11b22:	46c0      	nop			; (mov r8, r8)
   11b24:	0001bbbc 	.word	0x0001bbbc
   11b28:	f7ffffff 	.word	0xf7ffffff

00011b2c <__aeabi_fsub>:
   11b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
   11b2e:	464f      	mov	r7, r9
   11b30:	46d6      	mov	lr, sl
   11b32:	4646      	mov	r6, r8
   11b34:	0044      	lsls	r4, r0, #1
   11b36:	b5c0      	push	{r6, r7, lr}
   11b38:	0fc2      	lsrs	r2, r0, #31
   11b3a:	0247      	lsls	r7, r0, #9
   11b3c:	0248      	lsls	r0, r1, #9
   11b3e:	0a40      	lsrs	r0, r0, #9
   11b40:	4684      	mov	ip, r0
   11b42:	4666      	mov	r6, ip
   11b44:	0a7b      	lsrs	r3, r7, #9
   11b46:	0048      	lsls	r0, r1, #1
   11b48:	0fc9      	lsrs	r1, r1, #31
   11b4a:	469a      	mov	sl, r3
   11b4c:	0e24      	lsrs	r4, r4, #24
   11b4e:	0015      	movs	r5, r2
   11b50:	00db      	lsls	r3, r3, #3
   11b52:	0e00      	lsrs	r0, r0, #24
   11b54:	4689      	mov	r9, r1
   11b56:	00f6      	lsls	r6, r6, #3
   11b58:	28ff      	cmp	r0, #255	; 0xff
   11b5a:	d100      	bne.n	11b5e <__aeabi_fsub+0x32>
   11b5c:	e08f      	b.n	11c7e <__aeabi_fsub+0x152>
   11b5e:	2101      	movs	r1, #1
   11b60:	464f      	mov	r7, r9
   11b62:	404f      	eors	r7, r1
   11b64:	0039      	movs	r1, r7
   11b66:	4291      	cmp	r1, r2
   11b68:	d066      	beq.n	11c38 <__aeabi_fsub+0x10c>
   11b6a:	1a22      	subs	r2, r4, r0
   11b6c:	2a00      	cmp	r2, #0
   11b6e:	dc00      	bgt.n	11b72 <__aeabi_fsub+0x46>
   11b70:	e09d      	b.n	11cae <__aeabi_fsub+0x182>
   11b72:	2800      	cmp	r0, #0
   11b74:	d13d      	bne.n	11bf2 <__aeabi_fsub+0xc6>
   11b76:	2e00      	cmp	r6, #0
   11b78:	d100      	bne.n	11b7c <__aeabi_fsub+0x50>
   11b7a:	e08b      	b.n	11c94 <__aeabi_fsub+0x168>
   11b7c:	1e51      	subs	r1, r2, #1
   11b7e:	2900      	cmp	r1, #0
   11b80:	d000      	beq.n	11b84 <__aeabi_fsub+0x58>
   11b82:	e0b5      	b.n	11cf0 <__aeabi_fsub+0x1c4>
   11b84:	2401      	movs	r4, #1
   11b86:	1b9b      	subs	r3, r3, r6
   11b88:	015a      	lsls	r2, r3, #5
   11b8a:	d544      	bpl.n	11c16 <__aeabi_fsub+0xea>
   11b8c:	019b      	lsls	r3, r3, #6
   11b8e:	099f      	lsrs	r7, r3, #6
   11b90:	0038      	movs	r0, r7
   11b92:	f001 ff3f 	bl	13a14 <__clzsi2>
   11b96:	3805      	subs	r0, #5
   11b98:	4087      	lsls	r7, r0
   11b9a:	4284      	cmp	r4, r0
   11b9c:	dd00      	ble.n	11ba0 <__aeabi_fsub+0x74>
   11b9e:	e096      	b.n	11cce <__aeabi_fsub+0x1a2>
   11ba0:	1b04      	subs	r4, r0, r4
   11ba2:	003a      	movs	r2, r7
   11ba4:	2020      	movs	r0, #32
   11ba6:	3401      	adds	r4, #1
   11ba8:	40e2      	lsrs	r2, r4
   11baa:	1b04      	subs	r4, r0, r4
   11bac:	40a7      	lsls	r7, r4
   11bae:	003b      	movs	r3, r7
   11bb0:	1e5f      	subs	r7, r3, #1
   11bb2:	41bb      	sbcs	r3, r7
   11bb4:	2400      	movs	r4, #0
   11bb6:	4313      	orrs	r3, r2
   11bb8:	075a      	lsls	r2, r3, #29
   11bba:	d004      	beq.n	11bc6 <__aeabi_fsub+0x9a>
   11bbc:	220f      	movs	r2, #15
   11bbe:	401a      	ands	r2, r3
   11bc0:	2a04      	cmp	r2, #4
   11bc2:	d000      	beq.n	11bc6 <__aeabi_fsub+0x9a>
   11bc4:	3304      	adds	r3, #4
   11bc6:	015a      	lsls	r2, r3, #5
   11bc8:	d527      	bpl.n	11c1a <__aeabi_fsub+0xee>
   11bca:	3401      	adds	r4, #1
   11bcc:	2cff      	cmp	r4, #255	; 0xff
   11bce:	d100      	bne.n	11bd2 <__aeabi_fsub+0xa6>
   11bd0:	e079      	b.n	11cc6 <__aeabi_fsub+0x19a>
   11bd2:	2201      	movs	r2, #1
   11bd4:	019b      	lsls	r3, r3, #6
   11bd6:	0a5b      	lsrs	r3, r3, #9
   11bd8:	b2e4      	uxtb	r4, r4
   11bda:	402a      	ands	r2, r5
   11bdc:	025b      	lsls	r3, r3, #9
   11bde:	05e4      	lsls	r4, r4, #23
   11be0:	0a58      	lsrs	r0, r3, #9
   11be2:	07d2      	lsls	r2, r2, #31
   11be4:	4320      	orrs	r0, r4
   11be6:	4310      	orrs	r0, r2
   11be8:	bc1c      	pop	{r2, r3, r4}
   11bea:	4690      	mov	r8, r2
   11bec:	4699      	mov	r9, r3
   11bee:	46a2      	mov	sl, r4
   11bf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   11bf2:	2cff      	cmp	r4, #255	; 0xff
   11bf4:	d0e0      	beq.n	11bb8 <__aeabi_fsub+0x8c>
   11bf6:	2180      	movs	r1, #128	; 0x80
   11bf8:	04c9      	lsls	r1, r1, #19
   11bfa:	430e      	orrs	r6, r1
   11bfc:	2a1b      	cmp	r2, #27
   11bfe:	dc7b      	bgt.n	11cf8 <__aeabi_fsub+0x1cc>
   11c00:	0031      	movs	r1, r6
   11c02:	2020      	movs	r0, #32
   11c04:	40d1      	lsrs	r1, r2
   11c06:	1a82      	subs	r2, r0, r2
   11c08:	4096      	lsls	r6, r2
   11c0a:	1e72      	subs	r2, r6, #1
   11c0c:	4196      	sbcs	r6, r2
   11c0e:	430e      	orrs	r6, r1
   11c10:	1b9b      	subs	r3, r3, r6
   11c12:	015a      	lsls	r2, r3, #5
   11c14:	d4ba      	bmi.n	11b8c <__aeabi_fsub+0x60>
   11c16:	075a      	lsls	r2, r3, #29
   11c18:	d1d0      	bne.n	11bbc <__aeabi_fsub+0x90>
   11c1a:	2201      	movs	r2, #1
   11c1c:	08df      	lsrs	r7, r3, #3
   11c1e:	402a      	ands	r2, r5
   11c20:	2cff      	cmp	r4, #255	; 0xff
   11c22:	d133      	bne.n	11c8c <__aeabi_fsub+0x160>
   11c24:	2f00      	cmp	r7, #0
   11c26:	d100      	bne.n	11c2a <__aeabi_fsub+0xfe>
   11c28:	e0a8      	b.n	11d7c <__aeabi_fsub+0x250>
   11c2a:	2380      	movs	r3, #128	; 0x80
   11c2c:	03db      	lsls	r3, r3, #15
   11c2e:	433b      	orrs	r3, r7
   11c30:	025b      	lsls	r3, r3, #9
   11c32:	0a5b      	lsrs	r3, r3, #9
   11c34:	24ff      	movs	r4, #255	; 0xff
   11c36:	e7d1      	b.n	11bdc <__aeabi_fsub+0xb0>
   11c38:	1a21      	subs	r1, r4, r0
   11c3a:	2900      	cmp	r1, #0
   11c3c:	dd4c      	ble.n	11cd8 <__aeabi_fsub+0x1ac>
   11c3e:	2800      	cmp	r0, #0
   11c40:	d02a      	beq.n	11c98 <__aeabi_fsub+0x16c>
   11c42:	2cff      	cmp	r4, #255	; 0xff
   11c44:	d0b8      	beq.n	11bb8 <__aeabi_fsub+0x8c>
   11c46:	2080      	movs	r0, #128	; 0x80
   11c48:	04c0      	lsls	r0, r0, #19
   11c4a:	4306      	orrs	r6, r0
   11c4c:	291b      	cmp	r1, #27
   11c4e:	dd00      	ble.n	11c52 <__aeabi_fsub+0x126>
   11c50:	e0af      	b.n	11db2 <__aeabi_fsub+0x286>
   11c52:	0030      	movs	r0, r6
   11c54:	2720      	movs	r7, #32
   11c56:	40c8      	lsrs	r0, r1
   11c58:	1a79      	subs	r1, r7, r1
   11c5a:	408e      	lsls	r6, r1
   11c5c:	1e71      	subs	r1, r6, #1
   11c5e:	418e      	sbcs	r6, r1
   11c60:	4306      	orrs	r6, r0
   11c62:	199b      	adds	r3, r3, r6
   11c64:	0159      	lsls	r1, r3, #5
   11c66:	d5d6      	bpl.n	11c16 <__aeabi_fsub+0xea>
   11c68:	3401      	adds	r4, #1
   11c6a:	2cff      	cmp	r4, #255	; 0xff
   11c6c:	d100      	bne.n	11c70 <__aeabi_fsub+0x144>
   11c6e:	e085      	b.n	11d7c <__aeabi_fsub+0x250>
   11c70:	2201      	movs	r2, #1
   11c72:	497a      	ldr	r1, [pc, #488]	; (11e5c <__aeabi_fsub+0x330>)
   11c74:	401a      	ands	r2, r3
   11c76:	085b      	lsrs	r3, r3, #1
   11c78:	400b      	ands	r3, r1
   11c7a:	4313      	orrs	r3, r2
   11c7c:	e79c      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11c7e:	2e00      	cmp	r6, #0
   11c80:	d000      	beq.n	11c84 <__aeabi_fsub+0x158>
   11c82:	e770      	b.n	11b66 <__aeabi_fsub+0x3a>
   11c84:	e76b      	b.n	11b5e <__aeabi_fsub+0x32>
   11c86:	1e3b      	subs	r3, r7, #0
   11c88:	d1c5      	bne.n	11c16 <__aeabi_fsub+0xea>
   11c8a:	2200      	movs	r2, #0
   11c8c:	027b      	lsls	r3, r7, #9
   11c8e:	0a5b      	lsrs	r3, r3, #9
   11c90:	b2e4      	uxtb	r4, r4
   11c92:	e7a3      	b.n	11bdc <__aeabi_fsub+0xb0>
   11c94:	0014      	movs	r4, r2
   11c96:	e78f      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11c98:	2e00      	cmp	r6, #0
   11c9a:	d04d      	beq.n	11d38 <__aeabi_fsub+0x20c>
   11c9c:	1e48      	subs	r0, r1, #1
   11c9e:	2800      	cmp	r0, #0
   11ca0:	d157      	bne.n	11d52 <__aeabi_fsub+0x226>
   11ca2:	199b      	adds	r3, r3, r6
   11ca4:	2401      	movs	r4, #1
   11ca6:	015a      	lsls	r2, r3, #5
   11ca8:	d5b5      	bpl.n	11c16 <__aeabi_fsub+0xea>
   11caa:	2402      	movs	r4, #2
   11cac:	e7e0      	b.n	11c70 <__aeabi_fsub+0x144>
   11cae:	2a00      	cmp	r2, #0
   11cb0:	d125      	bne.n	11cfe <__aeabi_fsub+0x1d2>
   11cb2:	1c62      	adds	r2, r4, #1
   11cb4:	b2d2      	uxtb	r2, r2
   11cb6:	2a01      	cmp	r2, #1
   11cb8:	dd72      	ble.n	11da0 <__aeabi_fsub+0x274>
   11cba:	1b9f      	subs	r7, r3, r6
   11cbc:	017a      	lsls	r2, r7, #5
   11cbe:	d535      	bpl.n	11d2c <__aeabi_fsub+0x200>
   11cc0:	1af7      	subs	r7, r6, r3
   11cc2:	000d      	movs	r5, r1
   11cc4:	e764      	b.n	11b90 <__aeabi_fsub+0x64>
   11cc6:	2201      	movs	r2, #1
   11cc8:	2300      	movs	r3, #0
   11cca:	402a      	ands	r2, r5
   11ccc:	e786      	b.n	11bdc <__aeabi_fsub+0xb0>
   11cce:	003b      	movs	r3, r7
   11cd0:	4a63      	ldr	r2, [pc, #396]	; (11e60 <__aeabi_fsub+0x334>)
   11cd2:	1a24      	subs	r4, r4, r0
   11cd4:	4013      	ands	r3, r2
   11cd6:	e76f      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11cd8:	2900      	cmp	r1, #0
   11cda:	d16c      	bne.n	11db6 <__aeabi_fsub+0x28a>
   11cdc:	1c61      	adds	r1, r4, #1
   11cde:	b2c8      	uxtb	r0, r1
   11ce0:	2801      	cmp	r0, #1
   11ce2:	dd4e      	ble.n	11d82 <__aeabi_fsub+0x256>
   11ce4:	29ff      	cmp	r1, #255	; 0xff
   11ce6:	d049      	beq.n	11d7c <__aeabi_fsub+0x250>
   11ce8:	199b      	adds	r3, r3, r6
   11cea:	085b      	lsrs	r3, r3, #1
   11cec:	000c      	movs	r4, r1
   11cee:	e763      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11cf0:	2aff      	cmp	r2, #255	; 0xff
   11cf2:	d041      	beq.n	11d78 <__aeabi_fsub+0x24c>
   11cf4:	000a      	movs	r2, r1
   11cf6:	e781      	b.n	11bfc <__aeabi_fsub+0xd0>
   11cf8:	2601      	movs	r6, #1
   11cfa:	1b9b      	subs	r3, r3, r6
   11cfc:	e789      	b.n	11c12 <__aeabi_fsub+0xe6>
   11cfe:	2c00      	cmp	r4, #0
   11d00:	d01c      	beq.n	11d3c <__aeabi_fsub+0x210>
   11d02:	28ff      	cmp	r0, #255	; 0xff
   11d04:	d021      	beq.n	11d4a <__aeabi_fsub+0x21e>
   11d06:	2480      	movs	r4, #128	; 0x80
   11d08:	04e4      	lsls	r4, r4, #19
   11d0a:	4252      	negs	r2, r2
   11d0c:	4323      	orrs	r3, r4
   11d0e:	2a1b      	cmp	r2, #27
   11d10:	dd00      	ble.n	11d14 <__aeabi_fsub+0x1e8>
   11d12:	e096      	b.n	11e42 <__aeabi_fsub+0x316>
   11d14:	001c      	movs	r4, r3
   11d16:	2520      	movs	r5, #32
   11d18:	40d4      	lsrs	r4, r2
   11d1a:	1aaa      	subs	r2, r5, r2
   11d1c:	4093      	lsls	r3, r2
   11d1e:	1e5a      	subs	r2, r3, #1
   11d20:	4193      	sbcs	r3, r2
   11d22:	4323      	orrs	r3, r4
   11d24:	1af3      	subs	r3, r6, r3
   11d26:	0004      	movs	r4, r0
   11d28:	000d      	movs	r5, r1
   11d2a:	e72d      	b.n	11b88 <__aeabi_fsub+0x5c>
   11d2c:	2f00      	cmp	r7, #0
   11d2e:	d000      	beq.n	11d32 <__aeabi_fsub+0x206>
   11d30:	e72e      	b.n	11b90 <__aeabi_fsub+0x64>
   11d32:	2200      	movs	r2, #0
   11d34:	2400      	movs	r4, #0
   11d36:	e7a9      	b.n	11c8c <__aeabi_fsub+0x160>
   11d38:	000c      	movs	r4, r1
   11d3a:	e73d      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11d3c:	2b00      	cmp	r3, #0
   11d3e:	d058      	beq.n	11df2 <__aeabi_fsub+0x2c6>
   11d40:	43d2      	mvns	r2, r2
   11d42:	2a00      	cmp	r2, #0
   11d44:	d0ee      	beq.n	11d24 <__aeabi_fsub+0x1f8>
   11d46:	28ff      	cmp	r0, #255	; 0xff
   11d48:	d1e1      	bne.n	11d0e <__aeabi_fsub+0x1e2>
   11d4a:	0033      	movs	r3, r6
   11d4c:	24ff      	movs	r4, #255	; 0xff
   11d4e:	000d      	movs	r5, r1
   11d50:	e732      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11d52:	29ff      	cmp	r1, #255	; 0xff
   11d54:	d010      	beq.n	11d78 <__aeabi_fsub+0x24c>
   11d56:	0001      	movs	r1, r0
   11d58:	e778      	b.n	11c4c <__aeabi_fsub+0x120>
   11d5a:	2b00      	cmp	r3, #0
   11d5c:	d06e      	beq.n	11e3c <__aeabi_fsub+0x310>
   11d5e:	24ff      	movs	r4, #255	; 0xff
   11d60:	2e00      	cmp	r6, #0
   11d62:	d100      	bne.n	11d66 <__aeabi_fsub+0x23a>
   11d64:	e728      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11d66:	2280      	movs	r2, #128	; 0x80
   11d68:	4651      	mov	r1, sl
   11d6a:	03d2      	lsls	r2, r2, #15
   11d6c:	4211      	tst	r1, r2
   11d6e:	d003      	beq.n	11d78 <__aeabi_fsub+0x24c>
   11d70:	4661      	mov	r1, ip
   11d72:	4211      	tst	r1, r2
   11d74:	d100      	bne.n	11d78 <__aeabi_fsub+0x24c>
   11d76:	0033      	movs	r3, r6
   11d78:	24ff      	movs	r4, #255	; 0xff
   11d7a:	e71d      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11d7c:	24ff      	movs	r4, #255	; 0xff
   11d7e:	2300      	movs	r3, #0
   11d80:	e72c      	b.n	11bdc <__aeabi_fsub+0xb0>
   11d82:	2c00      	cmp	r4, #0
   11d84:	d1e9      	bne.n	11d5a <__aeabi_fsub+0x22e>
   11d86:	2b00      	cmp	r3, #0
   11d88:	d063      	beq.n	11e52 <__aeabi_fsub+0x326>
   11d8a:	2e00      	cmp	r6, #0
   11d8c:	d100      	bne.n	11d90 <__aeabi_fsub+0x264>
   11d8e:	e713      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11d90:	199b      	adds	r3, r3, r6
   11d92:	015a      	lsls	r2, r3, #5
   11d94:	d400      	bmi.n	11d98 <__aeabi_fsub+0x26c>
   11d96:	e73e      	b.n	11c16 <__aeabi_fsub+0xea>
   11d98:	4a31      	ldr	r2, [pc, #196]	; (11e60 <__aeabi_fsub+0x334>)
   11d9a:	000c      	movs	r4, r1
   11d9c:	4013      	ands	r3, r2
   11d9e:	e70b      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11da0:	2c00      	cmp	r4, #0
   11da2:	d11e      	bne.n	11de2 <__aeabi_fsub+0x2b6>
   11da4:	2b00      	cmp	r3, #0
   11da6:	d12f      	bne.n	11e08 <__aeabi_fsub+0x2dc>
   11da8:	2e00      	cmp	r6, #0
   11daa:	d04f      	beq.n	11e4c <__aeabi_fsub+0x320>
   11dac:	0033      	movs	r3, r6
   11dae:	000d      	movs	r5, r1
   11db0:	e702      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11db2:	2601      	movs	r6, #1
   11db4:	e755      	b.n	11c62 <__aeabi_fsub+0x136>
   11db6:	2c00      	cmp	r4, #0
   11db8:	d11f      	bne.n	11dfa <__aeabi_fsub+0x2ce>
   11dba:	2b00      	cmp	r3, #0
   11dbc:	d043      	beq.n	11e46 <__aeabi_fsub+0x31a>
   11dbe:	43c9      	mvns	r1, r1
   11dc0:	2900      	cmp	r1, #0
   11dc2:	d00b      	beq.n	11ddc <__aeabi_fsub+0x2b0>
   11dc4:	28ff      	cmp	r0, #255	; 0xff
   11dc6:	d039      	beq.n	11e3c <__aeabi_fsub+0x310>
   11dc8:	291b      	cmp	r1, #27
   11dca:	dc44      	bgt.n	11e56 <__aeabi_fsub+0x32a>
   11dcc:	001c      	movs	r4, r3
   11dce:	2720      	movs	r7, #32
   11dd0:	40cc      	lsrs	r4, r1
   11dd2:	1a79      	subs	r1, r7, r1
   11dd4:	408b      	lsls	r3, r1
   11dd6:	1e59      	subs	r1, r3, #1
   11dd8:	418b      	sbcs	r3, r1
   11dda:	4323      	orrs	r3, r4
   11ddc:	199b      	adds	r3, r3, r6
   11dde:	0004      	movs	r4, r0
   11de0:	e740      	b.n	11c64 <__aeabi_fsub+0x138>
   11de2:	2b00      	cmp	r3, #0
   11de4:	d11a      	bne.n	11e1c <__aeabi_fsub+0x2f0>
   11de6:	2e00      	cmp	r6, #0
   11de8:	d124      	bne.n	11e34 <__aeabi_fsub+0x308>
   11dea:	2780      	movs	r7, #128	; 0x80
   11dec:	2200      	movs	r2, #0
   11dee:	03ff      	lsls	r7, r7, #15
   11df0:	e71b      	b.n	11c2a <__aeabi_fsub+0xfe>
   11df2:	0033      	movs	r3, r6
   11df4:	0004      	movs	r4, r0
   11df6:	000d      	movs	r5, r1
   11df8:	e6de      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11dfa:	28ff      	cmp	r0, #255	; 0xff
   11dfc:	d01e      	beq.n	11e3c <__aeabi_fsub+0x310>
   11dfe:	2480      	movs	r4, #128	; 0x80
   11e00:	04e4      	lsls	r4, r4, #19
   11e02:	4249      	negs	r1, r1
   11e04:	4323      	orrs	r3, r4
   11e06:	e7df      	b.n	11dc8 <__aeabi_fsub+0x29c>
   11e08:	2e00      	cmp	r6, #0
   11e0a:	d100      	bne.n	11e0e <__aeabi_fsub+0x2e2>
   11e0c:	e6d4      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e0e:	1b9f      	subs	r7, r3, r6
   11e10:	017a      	lsls	r2, r7, #5
   11e12:	d400      	bmi.n	11e16 <__aeabi_fsub+0x2ea>
   11e14:	e737      	b.n	11c86 <__aeabi_fsub+0x15a>
   11e16:	1af3      	subs	r3, r6, r3
   11e18:	000d      	movs	r5, r1
   11e1a:	e6cd      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e1c:	24ff      	movs	r4, #255	; 0xff
   11e1e:	2e00      	cmp	r6, #0
   11e20:	d100      	bne.n	11e24 <__aeabi_fsub+0x2f8>
   11e22:	e6c9      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e24:	2280      	movs	r2, #128	; 0x80
   11e26:	4650      	mov	r0, sl
   11e28:	03d2      	lsls	r2, r2, #15
   11e2a:	4210      	tst	r0, r2
   11e2c:	d0a4      	beq.n	11d78 <__aeabi_fsub+0x24c>
   11e2e:	4660      	mov	r0, ip
   11e30:	4210      	tst	r0, r2
   11e32:	d1a1      	bne.n	11d78 <__aeabi_fsub+0x24c>
   11e34:	0033      	movs	r3, r6
   11e36:	000d      	movs	r5, r1
   11e38:	24ff      	movs	r4, #255	; 0xff
   11e3a:	e6bd      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e3c:	0033      	movs	r3, r6
   11e3e:	24ff      	movs	r4, #255	; 0xff
   11e40:	e6ba      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e42:	2301      	movs	r3, #1
   11e44:	e76e      	b.n	11d24 <__aeabi_fsub+0x1f8>
   11e46:	0033      	movs	r3, r6
   11e48:	0004      	movs	r4, r0
   11e4a:	e6b5      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e4c:	2700      	movs	r7, #0
   11e4e:	2200      	movs	r2, #0
   11e50:	e71c      	b.n	11c8c <__aeabi_fsub+0x160>
   11e52:	0033      	movs	r3, r6
   11e54:	e6b0      	b.n	11bb8 <__aeabi_fsub+0x8c>
   11e56:	2301      	movs	r3, #1
   11e58:	e7c0      	b.n	11ddc <__aeabi_fsub+0x2b0>
   11e5a:	46c0      	nop			; (mov r8, r8)
   11e5c:	7dffffff 	.word	0x7dffffff
   11e60:	fbffffff 	.word	0xfbffffff

00011e64 <__aeabi_f2iz>:
   11e64:	0241      	lsls	r1, r0, #9
   11e66:	0043      	lsls	r3, r0, #1
   11e68:	0fc2      	lsrs	r2, r0, #31
   11e6a:	0a49      	lsrs	r1, r1, #9
   11e6c:	0e1b      	lsrs	r3, r3, #24
   11e6e:	2000      	movs	r0, #0
   11e70:	2b7e      	cmp	r3, #126	; 0x7e
   11e72:	dd0d      	ble.n	11e90 <__aeabi_f2iz+0x2c>
   11e74:	2b9d      	cmp	r3, #157	; 0x9d
   11e76:	dc0c      	bgt.n	11e92 <__aeabi_f2iz+0x2e>
   11e78:	2080      	movs	r0, #128	; 0x80
   11e7a:	0400      	lsls	r0, r0, #16
   11e7c:	4301      	orrs	r1, r0
   11e7e:	2b95      	cmp	r3, #149	; 0x95
   11e80:	dc0a      	bgt.n	11e98 <__aeabi_f2iz+0x34>
   11e82:	2096      	movs	r0, #150	; 0x96
   11e84:	1ac3      	subs	r3, r0, r3
   11e86:	40d9      	lsrs	r1, r3
   11e88:	4248      	negs	r0, r1
   11e8a:	2a00      	cmp	r2, #0
   11e8c:	d100      	bne.n	11e90 <__aeabi_f2iz+0x2c>
   11e8e:	0008      	movs	r0, r1
   11e90:	4770      	bx	lr
   11e92:	4b03      	ldr	r3, [pc, #12]	; (11ea0 <__aeabi_f2iz+0x3c>)
   11e94:	18d0      	adds	r0, r2, r3
   11e96:	e7fb      	b.n	11e90 <__aeabi_f2iz+0x2c>
   11e98:	3b96      	subs	r3, #150	; 0x96
   11e9a:	4099      	lsls	r1, r3
   11e9c:	e7f4      	b.n	11e88 <__aeabi_f2iz+0x24>
   11e9e:	46c0      	nop			; (mov r8, r8)
   11ea0:	7fffffff 	.word	0x7fffffff

00011ea4 <__aeabi_i2f>:
   11ea4:	b570      	push	{r4, r5, r6, lr}
   11ea6:	2800      	cmp	r0, #0
   11ea8:	d030      	beq.n	11f0c <__aeabi_i2f+0x68>
   11eaa:	17c3      	asrs	r3, r0, #31
   11eac:	18c4      	adds	r4, r0, r3
   11eae:	405c      	eors	r4, r3
   11eb0:	0fc5      	lsrs	r5, r0, #31
   11eb2:	0020      	movs	r0, r4
   11eb4:	f001 fdae 	bl	13a14 <__clzsi2>
   11eb8:	239e      	movs	r3, #158	; 0x9e
   11eba:	1a1b      	subs	r3, r3, r0
   11ebc:	2b96      	cmp	r3, #150	; 0x96
   11ebe:	dc0d      	bgt.n	11edc <__aeabi_i2f+0x38>
   11ec0:	2296      	movs	r2, #150	; 0x96
   11ec2:	1ad2      	subs	r2, r2, r3
   11ec4:	4094      	lsls	r4, r2
   11ec6:	002a      	movs	r2, r5
   11ec8:	0264      	lsls	r4, r4, #9
   11eca:	0a64      	lsrs	r4, r4, #9
   11ecc:	b2db      	uxtb	r3, r3
   11ece:	0264      	lsls	r4, r4, #9
   11ed0:	05db      	lsls	r3, r3, #23
   11ed2:	0a60      	lsrs	r0, r4, #9
   11ed4:	07d2      	lsls	r2, r2, #31
   11ed6:	4318      	orrs	r0, r3
   11ed8:	4310      	orrs	r0, r2
   11eda:	bd70      	pop	{r4, r5, r6, pc}
   11edc:	2b99      	cmp	r3, #153	; 0x99
   11ede:	dc19      	bgt.n	11f14 <__aeabi_i2f+0x70>
   11ee0:	2299      	movs	r2, #153	; 0x99
   11ee2:	1ad2      	subs	r2, r2, r3
   11ee4:	2a00      	cmp	r2, #0
   11ee6:	dd29      	ble.n	11f3c <__aeabi_i2f+0x98>
   11ee8:	4094      	lsls	r4, r2
   11eea:	0022      	movs	r2, r4
   11eec:	4c14      	ldr	r4, [pc, #80]	; (11f40 <__aeabi_i2f+0x9c>)
   11eee:	4014      	ands	r4, r2
   11ef0:	0751      	lsls	r1, r2, #29
   11ef2:	d004      	beq.n	11efe <__aeabi_i2f+0x5a>
   11ef4:	210f      	movs	r1, #15
   11ef6:	400a      	ands	r2, r1
   11ef8:	2a04      	cmp	r2, #4
   11efa:	d000      	beq.n	11efe <__aeabi_i2f+0x5a>
   11efc:	3404      	adds	r4, #4
   11efe:	0162      	lsls	r2, r4, #5
   11f00:	d413      	bmi.n	11f2a <__aeabi_i2f+0x86>
   11f02:	01a4      	lsls	r4, r4, #6
   11f04:	0a64      	lsrs	r4, r4, #9
   11f06:	b2db      	uxtb	r3, r3
   11f08:	002a      	movs	r2, r5
   11f0a:	e7e0      	b.n	11ece <__aeabi_i2f+0x2a>
   11f0c:	2200      	movs	r2, #0
   11f0e:	2300      	movs	r3, #0
   11f10:	2400      	movs	r4, #0
   11f12:	e7dc      	b.n	11ece <__aeabi_i2f+0x2a>
   11f14:	2205      	movs	r2, #5
   11f16:	0021      	movs	r1, r4
   11f18:	1a12      	subs	r2, r2, r0
   11f1a:	40d1      	lsrs	r1, r2
   11f1c:	22b9      	movs	r2, #185	; 0xb9
   11f1e:	1ad2      	subs	r2, r2, r3
   11f20:	4094      	lsls	r4, r2
   11f22:	1e62      	subs	r2, r4, #1
   11f24:	4194      	sbcs	r4, r2
   11f26:	430c      	orrs	r4, r1
   11f28:	e7da      	b.n	11ee0 <__aeabi_i2f+0x3c>
   11f2a:	4b05      	ldr	r3, [pc, #20]	; (11f40 <__aeabi_i2f+0x9c>)
   11f2c:	002a      	movs	r2, r5
   11f2e:	401c      	ands	r4, r3
   11f30:	239f      	movs	r3, #159	; 0x9f
   11f32:	01a4      	lsls	r4, r4, #6
   11f34:	1a1b      	subs	r3, r3, r0
   11f36:	0a64      	lsrs	r4, r4, #9
   11f38:	b2db      	uxtb	r3, r3
   11f3a:	e7c8      	b.n	11ece <__aeabi_i2f+0x2a>
   11f3c:	0022      	movs	r2, r4
   11f3e:	e7d5      	b.n	11eec <__aeabi_i2f+0x48>
   11f40:	fbffffff 	.word	0xfbffffff

00011f44 <__aeabi_ui2f>:
   11f44:	b510      	push	{r4, lr}
   11f46:	1e04      	subs	r4, r0, #0
   11f48:	d027      	beq.n	11f9a <__aeabi_ui2f+0x56>
   11f4a:	f001 fd63 	bl	13a14 <__clzsi2>
   11f4e:	239e      	movs	r3, #158	; 0x9e
   11f50:	1a1b      	subs	r3, r3, r0
   11f52:	2b96      	cmp	r3, #150	; 0x96
   11f54:	dc0a      	bgt.n	11f6c <__aeabi_ui2f+0x28>
   11f56:	2296      	movs	r2, #150	; 0x96
   11f58:	1ad2      	subs	r2, r2, r3
   11f5a:	4094      	lsls	r4, r2
   11f5c:	0264      	lsls	r4, r4, #9
   11f5e:	0a64      	lsrs	r4, r4, #9
   11f60:	b2db      	uxtb	r3, r3
   11f62:	0264      	lsls	r4, r4, #9
   11f64:	05db      	lsls	r3, r3, #23
   11f66:	0a60      	lsrs	r0, r4, #9
   11f68:	4318      	orrs	r0, r3
   11f6a:	bd10      	pop	{r4, pc}
   11f6c:	2b99      	cmp	r3, #153	; 0x99
   11f6e:	dc17      	bgt.n	11fa0 <__aeabi_ui2f+0x5c>
   11f70:	2299      	movs	r2, #153	; 0x99
   11f72:	1ad2      	subs	r2, r2, r3
   11f74:	2a00      	cmp	r2, #0
   11f76:	dd27      	ble.n	11fc8 <__aeabi_ui2f+0x84>
   11f78:	4094      	lsls	r4, r2
   11f7a:	0022      	movs	r2, r4
   11f7c:	4c13      	ldr	r4, [pc, #76]	; (11fcc <__aeabi_ui2f+0x88>)
   11f7e:	4014      	ands	r4, r2
   11f80:	0751      	lsls	r1, r2, #29
   11f82:	d004      	beq.n	11f8e <__aeabi_ui2f+0x4a>
   11f84:	210f      	movs	r1, #15
   11f86:	400a      	ands	r2, r1
   11f88:	2a04      	cmp	r2, #4
   11f8a:	d000      	beq.n	11f8e <__aeabi_ui2f+0x4a>
   11f8c:	3404      	adds	r4, #4
   11f8e:	0162      	lsls	r2, r4, #5
   11f90:	d412      	bmi.n	11fb8 <__aeabi_ui2f+0x74>
   11f92:	01a4      	lsls	r4, r4, #6
   11f94:	0a64      	lsrs	r4, r4, #9
   11f96:	b2db      	uxtb	r3, r3
   11f98:	e7e3      	b.n	11f62 <__aeabi_ui2f+0x1e>
   11f9a:	2300      	movs	r3, #0
   11f9c:	2400      	movs	r4, #0
   11f9e:	e7e0      	b.n	11f62 <__aeabi_ui2f+0x1e>
   11fa0:	22b9      	movs	r2, #185	; 0xb9
   11fa2:	0021      	movs	r1, r4
   11fa4:	1ad2      	subs	r2, r2, r3
   11fa6:	4091      	lsls	r1, r2
   11fa8:	000a      	movs	r2, r1
   11faa:	1e51      	subs	r1, r2, #1
   11fac:	418a      	sbcs	r2, r1
   11fae:	2105      	movs	r1, #5
   11fb0:	1a09      	subs	r1, r1, r0
   11fb2:	40cc      	lsrs	r4, r1
   11fb4:	4314      	orrs	r4, r2
   11fb6:	e7db      	b.n	11f70 <__aeabi_ui2f+0x2c>
   11fb8:	4b04      	ldr	r3, [pc, #16]	; (11fcc <__aeabi_ui2f+0x88>)
   11fba:	401c      	ands	r4, r3
   11fbc:	239f      	movs	r3, #159	; 0x9f
   11fbe:	01a4      	lsls	r4, r4, #6
   11fc0:	1a1b      	subs	r3, r3, r0
   11fc2:	0a64      	lsrs	r4, r4, #9
   11fc4:	b2db      	uxtb	r3, r3
   11fc6:	e7cc      	b.n	11f62 <__aeabi_ui2f+0x1e>
   11fc8:	0022      	movs	r2, r4
   11fca:	e7d7      	b.n	11f7c <__aeabi_ui2f+0x38>
   11fcc:	fbffffff 	.word	0xfbffffff

00011fd0 <__aeabi_dadd>:
   11fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11fd2:	4645      	mov	r5, r8
   11fd4:	46de      	mov	lr, fp
   11fd6:	4657      	mov	r7, sl
   11fd8:	464e      	mov	r6, r9
   11fda:	030c      	lsls	r4, r1, #12
   11fdc:	b5e0      	push	{r5, r6, r7, lr}
   11fde:	004e      	lsls	r6, r1, #1
   11fe0:	0fc9      	lsrs	r1, r1, #31
   11fe2:	4688      	mov	r8, r1
   11fe4:	000d      	movs	r5, r1
   11fe6:	0a61      	lsrs	r1, r4, #9
   11fe8:	0f44      	lsrs	r4, r0, #29
   11fea:	430c      	orrs	r4, r1
   11fec:	00c7      	lsls	r7, r0, #3
   11fee:	0319      	lsls	r1, r3, #12
   11ff0:	0058      	lsls	r0, r3, #1
   11ff2:	0fdb      	lsrs	r3, r3, #31
   11ff4:	469b      	mov	fp, r3
   11ff6:	0a4b      	lsrs	r3, r1, #9
   11ff8:	0f51      	lsrs	r1, r2, #29
   11ffa:	430b      	orrs	r3, r1
   11ffc:	0d76      	lsrs	r6, r6, #21
   11ffe:	0d40      	lsrs	r0, r0, #21
   12000:	0019      	movs	r1, r3
   12002:	00d2      	lsls	r2, r2, #3
   12004:	45d8      	cmp	r8, fp
   12006:	d100      	bne.n	1200a <__aeabi_dadd+0x3a>
   12008:	e0ae      	b.n	12168 <__aeabi_dadd+0x198>
   1200a:	1a35      	subs	r5, r6, r0
   1200c:	2d00      	cmp	r5, #0
   1200e:	dc00      	bgt.n	12012 <__aeabi_dadd+0x42>
   12010:	e0f6      	b.n	12200 <__aeabi_dadd+0x230>
   12012:	2800      	cmp	r0, #0
   12014:	d10f      	bne.n	12036 <__aeabi_dadd+0x66>
   12016:	4313      	orrs	r3, r2
   12018:	d100      	bne.n	1201c <__aeabi_dadd+0x4c>
   1201a:	e0db      	b.n	121d4 <__aeabi_dadd+0x204>
   1201c:	1e6b      	subs	r3, r5, #1
   1201e:	2b00      	cmp	r3, #0
   12020:	d000      	beq.n	12024 <__aeabi_dadd+0x54>
   12022:	e137      	b.n	12294 <__aeabi_dadd+0x2c4>
   12024:	1aba      	subs	r2, r7, r2
   12026:	4297      	cmp	r7, r2
   12028:	41bf      	sbcs	r7, r7
   1202a:	1a64      	subs	r4, r4, r1
   1202c:	427f      	negs	r7, r7
   1202e:	1be4      	subs	r4, r4, r7
   12030:	2601      	movs	r6, #1
   12032:	0017      	movs	r7, r2
   12034:	e024      	b.n	12080 <__aeabi_dadd+0xb0>
   12036:	4bc6      	ldr	r3, [pc, #792]	; (12350 <__aeabi_dadd+0x380>)
   12038:	429e      	cmp	r6, r3
   1203a:	d04d      	beq.n	120d8 <__aeabi_dadd+0x108>
   1203c:	2380      	movs	r3, #128	; 0x80
   1203e:	041b      	lsls	r3, r3, #16
   12040:	4319      	orrs	r1, r3
   12042:	2d38      	cmp	r5, #56	; 0x38
   12044:	dd00      	ble.n	12048 <__aeabi_dadd+0x78>
   12046:	e107      	b.n	12258 <__aeabi_dadd+0x288>
   12048:	2d1f      	cmp	r5, #31
   1204a:	dd00      	ble.n	1204e <__aeabi_dadd+0x7e>
   1204c:	e138      	b.n	122c0 <__aeabi_dadd+0x2f0>
   1204e:	2020      	movs	r0, #32
   12050:	1b43      	subs	r3, r0, r5
   12052:	469a      	mov	sl, r3
   12054:	000b      	movs	r3, r1
   12056:	4650      	mov	r0, sl
   12058:	4083      	lsls	r3, r0
   1205a:	4699      	mov	r9, r3
   1205c:	0013      	movs	r3, r2
   1205e:	4648      	mov	r0, r9
   12060:	40eb      	lsrs	r3, r5
   12062:	4318      	orrs	r0, r3
   12064:	0003      	movs	r3, r0
   12066:	4650      	mov	r0, sl
   12068:	4082      	lsls	r2, r0
   1206a:	1e50      	subs	r0, r2, #1
   1206c:	4182      	sbcs	r2, r0
   1206e:	40e9      	lsrs	r1, r5
   12070:	431a      	orrs	r2, r3
   12072:	1aba      	subs	r2, r7, r2
   12074:	1a61      	subs	r1, r4, r1
   12076:	4297      	cmp	r7, r2
   12078:	41a4      	sbcs	r4, r4
   1207a:	0017      	movs	r7, r2
   1207c:	4264      	negs	r4, r4
   1207e:	1b0c      	subs	r4, r1, r4
   12080:	0223      	lsls	r3, r4, #8
   12082:	d562      	bpl.n	1214a <__aeabi_dadd+0x17a>
   12084:	0264      	lsls	r4, r4, #9
   12086:	0a65      	lsrs	r5, r4, #9
   12088:	2d00      	cmp	r5, #0
   1208a:	d100      	bne.n	1208e <__aeabi_dadd+0xbe>
   1208c:	e0df      	b.n	1224e <__aeabi_dadd+0x27e>
   1208e:	0028      	movs	r0, r5
   12090:	f001 fcc0 	bl	13a14 <__clzsi2>
   12094:	0003      	movs	r3, r0
   12096:	3b08      	subs	r3, #8
   12098:	2b1f      	cmp	r3, #31
   1209a:	dd00      	ble.n	1209e <__aeabi_dadd+0xce>
   1209c:	e0d2      	b.n	12244 <__aeabi_dadd+0x274>
   1209e:	2220      	movs	r2, #32
   120a0:	003c      	movs	r4, r7
   120a2:	1ad2      	subs	r2, r2, r3
   120a4:	409d      	lsls	r5, r3
   120a6:	40d4      	lsrs	r4, r2
   120a8:	409f      	lsls	r7, r3
   120aa:	4325      	orrs	r5, r4
   120ac:	429e      	cmp	r6, r3
   120ae:	dd00      	ble.n	120b2 <__aeabi_dadd+0xe2>
   120b0:	e0c4      	b.n	1223c <__aeabi_dadd+0x26c>
   120b2:	1b9e      	subs	r6, r3, r6
   120b4:	1c73      	adds	r3, r6, #1
   120b6:	2b1f      	cmp	r3, #31
   120b8:	dd00      	ble.n	120bc <__aeabi_dadd+0xec>
   120ba:	e0f1      	b.n	122a0 <__aeabi_dadd+0x2d0>
   120bc:	2220      	movs	r2, #32
   120be:	0038      	movs	r0, r7
   120c0:	0029      	movs	r1, r5
   120c2:	1ad2      	subs	r2, r2, r3
   120c4:	40d8      	lsrs	r0, r3
   120c6:	4091      	lsls	r1, r2
   120c8:	4097      	lsls	r7, r2
   120ca:	002c      	movs	r4, r5
   120cc:	4301      	orrs	r1, r0
   120ce:	1e78      	subs	r0, r7, #1
   120d0:	4187      	sbcs	r7, r0
   120d2:	40dc      	lsrs	r4, r3
   120d4:	2600      	movs	r6, #0
   120d6:	430f      	orrs	r7, r1
   120d8:	077b      	lsls	r3, r7, #29
   120da:	d009      	beq.n	120f0 <__aeabi_dadd+0x120>
   120dc:	230f      	movs	r3, #15
   120de:	403b      	ands	r3, r7
   120e0:	2b04      	cmp	r3, #4
   120e2:	d005      	beq.n	120f0 <__aeabi_dadd+0x120>
   120e4:	1d3b      	adds	r3, r7, #4
   120e6:	42bb      	cmp	r3, r7
   120e8:	41bf      	sbcs	r7, r7
   120ea:	427f      	negs	r7, r7
   120ec:	19e4      	adds	r4, r4, r7
   120ee:	001f      	movs	r7, r3
   120f0:	0223      	lsls	r3, r4, #8
   120f2:	d52c      	bpl.n	1214e <__aeabi_dadd+0x17e>
   120f4:	4b96      	ldr	r3, [pc, #600]	; (12350 <__aeabi_dadd+0x380>)
   120f6:	3601      	adds	r6, #1
   120f8:	429e      	cmp	r6, r3
   120fa:	d100      	bne.n	120fe <__aeabi_dadd+0x12e>
   120fc:	e09a      	b.n	12234 <__aeabi_dadd+0x264>
   120fe:	4645      	mov	r5, r8
   12100:	4b94      	ldr	r3, [pc, #592]	; (12354 <__aeabi_dadd+0x384>)
   12102:	08ff      	lsrs	r7, r7, #3
   12104:	401c      	ands	r4, r3
   12106:	0760      	lsls	r0, r4, #29
   12108:	0576      	lsls	r6, r6, #21
   1210a:	0264      	lsls	r4, r4, #9
   1210c:	4307      	orrs	r7, r0
   1210e:	0b24      	lsrs	r4, r4, #12
   12110:	0d76      	lsrs	r6, r6, #21
   12112:	2100      	movs	r1, #0
   12114:	0324      	lsls	r4, r4, #12
   12116:	0b23      	lsrs	r3, r4, #12
   12118:	0d0c      	lsrs	r4, r1, #20
   1211a:	4a8f      	ldr	r2, [pc, #572]	; (12358 <__aeabi_dadd+0x388>)
   1211c:	0524      	lsls	r4, r4, #20
   1211e:	431c      	orrs	r4, r3
   12120:	4014      	ands	r4, r2
   12122:	0533      	lsls	r3, r6, #20
   12124:	4323      	orrs	r3, r4
   12126:	005b      	lsls	r3, r3, #1
   12128:	07ed      	lsls	r5, r5, #31
   1212a:	085b      	lsrs	r3, r3, #1
   1212c:	432b      	orrs	r3, r5
   1212e:	0038      	movs	r0, r7
   12130:	0019      	movs	r1, r3
   12132:	bc3c      	pop	{r2, r3, r4, r5}
   12134:	4690      	mov	r8, r2
   12136:	4699      	mov	r9, r3
   12138:	46a2      	mov	sl, r4
   1213a:	46ab      	mov	fp, r5
   1213c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1213e:	4664      	mov	r4, ip
   12140:	4304      	orrs	r4, r0
   12142:	d100      	bne.n	12146 <__aeabi_dadd+0x176>
   12144:	e211      	b.n	1256a <__aeabi_dadd+0x59a>
   12146:	0004      	movs	r4, r0
   12148:	4667      	mov	r7, ip
   1214a:	077b      	lsls	r3, r7, #29
   1214c:	d1c6      	bne.n	120dc <__aeabi_dadd+0x10c>
   1214e:	4645      	mov	r5, r8
   12150:	0760      	lsls	r0, r4, #29
   12152:	08ff      	lsrs	r7, r7, #3
   12154:	4307      	orrs	r7, r0
   12156:	08e4      	lsrs	r4, r4, #3
   12158:	4b7d      	ldr	r3, [pc, #500]	; (12350 <__aeabi_dadd+0x380>)
   1215a:	429e      	cmp	r6, r3
   1215c:	d030      	beq.n	121c0 <__aeabi_dadd+0x1f0>
   1215e:	0324      	lsls	r4, r4, #12
   12160:	0576      	lsls	r6, r6, #21
   12162:	0b24      	lsrs	r4, r4, #12
   12164:	0d76      	lsrs	r6, r6, #21
   12166:	e7d4      	b.n	12112 <__aeabi_dadd+0x142>
   12168:	1a33      	subs	r3, r6, r0
   1216a:	469a      	mov	sl, r3
   1216c:	2b00      	cmp	r3, #0
   1216e:	dd78      	ble.n	12262 <__aeabi_dadd+0x292>
   12170:	2800      	cmp	r0, #0
   12172:	d031      	beq.n	121d8 <__aeabi_dadd+0x208>
   12174:	4876      	ldr	r0, [pc, #472]	; (12350 <__aeabi_dadd+0x380>)
   12176:	4286      	cmp	r6, r0
   12178:	d0ae      	beq.n	120d8 <__aeabi_dadd+0x108>
   1217a:	2080      	movs	r0, #128	; 0x80
   1217c:	0400      	lsls	r0, r0, #16
   1217e:	4301      	orrs	r1, r0
   12180:	4653      	mov	r3, sl
   12182:	2b38      	cmp	r3, #56	; 0x38
   12184:	dc00      	bgt.n	12188 <__aeabi_dadd+0x1b8>
   12186:	e0e9      	b.n	1235c <__aeabi_dadd+0x38c>
   12188:	430a      	orrs	r2, r1
   1218a:	1e51      	subs	r1, r2, #1
   1218c:	418a      	sbcs	r2, r1
   1218e:	2100      	movs	r1, #0
   12190:	19d2      	adds	r2, r2, r7
   12192:	42ba      	cmp	r2, r7
   12194:	41bf      	sbcs	r7, r7
   12196:	1909      	adds	r1, r1, r4
   12198:	427c      	negs	r4, r7
   1219a:	0017      	movs	r7, r2
   1219c:	190c      	adds	r4, r1, r4
   1219e:	0223      	lsls	r3, r4, #8
   121a0:	d5d3      	bpl.n	1214a <__aeabi_dadd+0x17a>
   121a2:	4b6b      	ldr	r3, [pc, #428]	; (12350 <__aeabi_dadd+0x380>)
   121a4:	3601      	adds	r6, #1
   121a6:	429e      	cmp	r6, r3
   121a8:	d100      	bne.n	121ac <__aeabi_dadd+0x1dc>
   121aa:	e13a      	b.n	12422 <__aeabi_dadd+0x452>
   121ac:	2001      	movs	r0, #1
   121ae:	4b69      	ldr	r3, [pc, #420]	; (12354 <__aeabi_dadd+0x384>)
   121b0:	401c      	ands	r4, r3
   121b2:	087b      	lsrs	r3, r7, #1
   121b4:	4007      	ands	r7, r0
   121b6:	431f      	orrs	r7, r3
   121b8:	07e0      	lsls	r0, r4, #31
   121ba:	4307      	orrs	r7, r0
   121bc:	0864      	lsrs	r4, r4, #1
   121be:	e78b      	b.n	120d8 <__aeabi_dadd+0x108>
   121c0:	0023      	movs	r3, r4
   121c2:	433b      	orrs	r3, r7
   121c4:	d100      	bne.n	121c8 <__aeabi_dadd+0x1f8>
   121c6:	e1cb      	b.n	12560 <__aeabi_dadd+0x590>
   121c8:	2280      	movs	r2, #128	; 0x80
   121ca:	0312      	lsls	r2, r2, #12
   121cc:	4314      	orrs	r4, r2
   121ce:	0324      	lsls	r4, r4, #12
   121d0:	0b24      	lsrs	r4, r4, #12
   121d2:	e79e      	b.n	12112 <__aeabi_dadd+0x142>
   121d4:	002e      	movs	r6, r5
   121d6:	e77f      	b.n	120d8 <__aeabi_dadd+0x108>
   121d8:	0008      	movs	r0, r1
   121da:	4310      	orrs	r0, r2
   121dc:	d100      	bne.n	121e0 <__aeabi_dadd+0x210>
   121de:	e0b4      	b.n	1234a <__aeabi_dadd+0x37a>
   121e0:	1e58      	subs	r0, r3, #1
   121e2:	2800      	cmp	r0, #0
   121e4:	d000      	beq.n	121e8 <__aeabi_dadd+0x218>
   121e6:	e0de      	b.n	123a6 <__aeabi_dadd+0x3d6>
   121e8:	18ba      	adds	r2, r7, r2
   121ea:	42ba      	cmp	r2, r7
   121ec:	419b      	sbcs	r3, r3
   121ee:	1864      	adds	r4, r4, r1
   121f0:	425b      	negs	r3, r3
   121f2:	18e4      	adds	r4, r4, r3
   121f4:	0017      	movs	r7, r2
   121f6:	2601      	movs	r6, #1
   121f8:	0223      	lsls	r3, r4, #8
   121fa:	d5a6      	bpl.n	1214a <__aeabi_dadd+0x17a>
   121fc:	2602      	movs	r6, #2
   121fe:	e7d5      	b.n	121ac <__aeabi_dadd+0x1dc>
   12200:	2d00      	cmp	r5, #0
   12202:	d16e      	bne.n	122e2 <__aeabi_dadd+0x312>
   12204:	1c70      	adds	r0, r6, #1
   12206:	0540      	lsls	r0, r0, #21
   12208:	0d40      	lsrs	r0, r0, #21
   1220a:	2801      	cmp	r0, #1
   1220c:	dc00      	bgt.n	12210 <__aeabi_dadd+0x240>
   1220e:	e0f9      	b.n	12404 <__aeabi_dadd+0x434>
   12210:	1ab8      	subs	r0, r7, r2
   12212:	4684      	mov	ip, r0
   12214:	4287      	cmp	r7, r0
   12216:	4180      	sbcs	r0, r0
   12218:	1ae5      	subs	r5, r4, r3
   1221a:	4240      	negs	r0, r0
   1221c:	1a2d      	subs	r5, r5, r0
   1221e:	0228      	lsls	r0, r5, #8
   12220:	d400      	bmi.n	12224 <__aeabi_dadd+0x254>
   12222:	e089      	b.n	12338 <__aeabi_dadd+0x368>
   12224:	1bd7      	subs	r7, r2, r7
   12226:	42ba      	cmp	r2, r7
   12228:	4192      	sbcs	r2, r2
   1222a:	1b1c      	subs	r4, r3, r4
   1222c:	4252      	negs	r2, r2
   1222e:	1aa5      	subs	r5, r4, r2
   12230:	46d8      	mov	r8, fp
   12232:	e729      	b.n	12088 <__aeabi_dadd+0xb8>
   12234:	4645      	mov	r5, r8
   12236:	2400      	movs	r4, #0
   12238:	2700      	movs	r7, #0
   1223a:	e76a      	b.n	12112 <__aeabi_dadd+0x142>
   1223c:	4c45      	ldr	r4, [pc, #276]	; (12354 <__aeabi_dadd+0x384>)
   1223e:	1af6      	subs	r6, r6, r3
   12240:	402c      	ands	r4, r5
   12242:	e749      	b.n	120d8 <__aeabi_dadd+0x108>
   12244:	003d      	movs	r5, r7
   12246:	3828      	subs	r0, #40	; 0x28
   12248:	4085      	lsls	r5, r0
   1224a:	2700      	movs	r7, #0
   1224c:	e72e      	b.n	120ac <__aeabi_dadd+0xdc>
   1224e:	0038      	movs	r0, r7
   12250:	f001 fbe0 	bl	13a14 <__clzsi2>
   12254:	3020      	adds	r0, #32
   12256:	e71d      	b.n	12094 <__aeabi_dadd+0xc4>
   12258:	430a      	orrs	r2, r1
   1225a:	1e51      	subs	r1, r2, #1
   1225c:	418a      	sbcs	r2, r1
   1225e:	2100      	movs	r1, #0
   12260:	e707      	b.n	12072 <__aeabi_dadd+0xa2>
   12262:	2b00      	cmp	r3, #0
   12264:	d000      	beq.n	12268 <__aeabi_dadd+0x298>
   12266:	e0f3      	b.n	12450 <__aeabi_dadd+0x480>
   12268:	1c70      	adds	r0, r6, #1
   1226a:	0543      	lsls	r3, r0, #21
   1226c:	0d5b      	lsrs	r3, r3, #21
   1226e:	2b01      	cmp	r3, #1
   12270:	dc00      	bgt.n	12274 <__aeabi_dadd+0x2a4>
   12272:	e0ad      	b.n	123d0 <__aeabi_dadd+0x400>
   12274:	4b36      	ldr	r3, [pc, #216]	; (12350 <__aeabi_dadd+0x380>)
   12276:	4298      	cmp	r0, r3
   12278:	d100      	bne.n	1227c <__aeabi_dadd+0x2ac>
   1227a:	e0d1      	b.n	12420 <__aeabi_dadd+0x450>
   1227c:	18ba      	adds	r2, r7, r2
   1227e:	42ba      	cmp	r2, r7
   12280:	41bf      	sbcs	r7, r7
   12282:	1864      	adds	r4, r4, r1
   12284:	427f      	negs	r7, r7
   12286:	19e4      	adds	r4, r4, r7
   12288:	07e7      	lsls	r7, r4, #31
   1228a:	0852      	lsrs	r2, r2, #1
   1228c:	4317      	orrs	r7, r2
   1228e:	0864      	lsrs	r4, r4, #1
   12290:	0006      	movs	r6, r0
   12292:	e721      	b.n	120d8 <__aeabi_dadd+0x108>
   12294:	482e      	ldr	r0, [pc, #184]	; (12350 <__aeabi_dadd+0x380>)
   12296:	4285      	cmp	r5, r0
   12298:	d100      	bne.n	1229c <__aeabi_dadd+0x2cc>
   1229a:	e093      	b.n	123c4 <__aeabi_dadd+0x3f4>
   1229c:	001d      	movs	r5, r3
   1229e:	e6d0      	b.n	12042 <__aeabi_dadd+0x72>
   122a0:	0029      	movs	r1, r5
   122a2:	3e1f      	subs	r6, #31
   122a4:	40f1      	lsrs	r1, r6
   122a6:	2b20      	cmp	r3, #32
   122a8:	d100      	bne.n	122ac <__aeabi_dadd+0x2dc>
   122aa:	e08d      	b.n	123c8 <__aeabi_dadd+0x3f8>
   122ac:	2240      	movs	r2, #64	; 0x40
   122ae:	1ad3      	subs	r3, r2, r3
   122b0:	409d      	lsls	r5, r3
   122b2:	432f      	orrs	r7, r5
   122b4:	1e7d      	subs	r5, r7, #1
   122b6:	41af      	sbcs	r7, r5
   122b8:	2400      	movs	r4, #0
   122ba:	430f      	orrs	r7, r1
   122bc:	2600      	movs	r6, #0
   122be:	e744      	b.n	1214a <__aeabi_dadd+0x17a>
   122c0:	002b      	movs	r3, r5
   122c2:	0008      	movs	r0, r1
   122c4:	3b20      	subs	r3, #32
   122c6:	40d8      	lsrs	r0, r3
   122c8:	0003      	movs	r3, r0
   122ca:	2d20      	cmp	r5, #32
   122cc:	d100      	bne.n	122d0 <__aeabi_dadd+0x300>
   122ce:	e07d      	b.n	123cc <__aeabi_dadd+0x3fc>
   122d0:	2040      	movs	r0, #64	; 0x40
   122d2:	1b45      	subs	r5, r0, r5
   122d4:	40a9      	lsls	r1, r5
   122d6:	430a      	orrs	r2, r1
   122d8:	1e51      	subs	r1, r2, #1
   122da:	418a      	sbcs	r2, r1
   122dc:	2100      	movs	r1, #0
   122de:	431a      	orrs	r2, r3
   122e0:	e6c7      	b.n	12072 <__aeabi_dadd+0xa2>
   122e2:	2e00      	cmp	r6, #0
   122e4:	d050      	beq.n	12388 <__aeabi_dadd+0x3b8>
   122e6:	4e1a      	ldr	r6, [pc, #104]	; (12350 <__aeabi_dadd+0x380>)
   122e8:	42b0      	cmp	r0, r6
   122ea:	d057      	beq.n	1239c <__aeabi_dadd+0x3cc>
   122ec:	2680      	movs	r6, #128	; 0x80
   122ee:	426b      	negs	r3, r5
   122f0:	4699      	mov	r9, r3
   122f2:	0436      	lsls	r6, r6, #16
   122f4:	4334      	orrs	r4, r6
   122f6:	464b      	mov	r3, r9
   122f8:	2b38      	cmp	r3, #56	; 0x38
   122fa:	dd00      	ble.n	122fe <__aeabi_dadd+0x32e>
   122fc:	e0d6      	b.n	124ac <__aeabi_dadd+0x4dc>
   122fe:	2b1f      	cmp	r3, #31
   12300:	dd00      	ble.n	12304 <__aeabi_dadd+0x334>
   12302:	e135      	b.n	12570 <__aeabi_dadd+0x5a0>
   12304:	2620      	movs	r6, #32
   12306:	1af5      	subs	r5, r6, r3
   12308:	0026      	movs	r6, r4
   1230a:	40ae      	lsls	r6, r5
   1230c:	46b2      	mov	sl, r6
   1230e:	003e      	movs	r6, r7
   12310:	40de      	lsrs	r6, r3
   12312:	46ac      	mov	ip, r5
   12314:	0035      	movs	r5, r6
   12316:	4656      	mov	r6, sl
   12318:	432e      	orrs	r6, r5
   1231a:	4665      	mov	r5, ip
   1231c:	40af      	lsls	r7, r5
   1231e:	1e7d      	subs	r5, r7, #1
   12320:	41af      	sbcs	r7, r5
   12322:	40dc      	lsrs	r4, r3
   12324:	4337      	orrs	r7, r6
   12326:	1bd7      	subs	r7, r2, r7
   12328:	42ba      	cmp	r2, r7
   1232a:	4192      	sbcs	r2, r2
   1232c:	1b0c      	subs	r4, r1, r4
   1232e:	4252      	negs	r2, r2
   12330:	1aa4      	subs	r4, r4, r2
   12332:	0006      	movs	r6, r0
   12334:	46d8      	mov	r8, fp
   12336:	e6a3      	b.n	12080 <__aeabi_dadd+0xb0>
   12338:	4664      	mov	r4, ip
   1233a:	4667      	mov	r7, ip
   1233c:	432c      	orrs	r4, r5
   1233e:	d000      	beq.n	12342 <__aeabi_dadd+0x372>
   12340:	e6a2      	b.n	12088 <__aeabi_dadd+0xb8>
   12342:	2500      	movs	r5, #0
   12344:	2600      	movs	r6, #0
   12346:	2700      	movs	r7, #0
   12348:	e706      	b.n	12158 <__aeabi_dadd+0x188>
   1234a:	001e      	movs	r6, r3
   1234c:	e6c4      	b.n	120d8 <__aeabi_dadd+0x108>
   1234e:	46c0      	nop			; (mov r8, r8)
   12350:	000007ff 	.word	0x000007ff
   12354:	ff7fffff 	.word	0xff7fffff
   12358:	800fffff 	.word	0x800fffff
   1235c:	2b1f      	cmp	r3, #31
   1235e:	dc63      	bgt.n	12428 <__aeabi_dadd+0x458>
   12360:	2020      	movs	r0, #32
   12362:	1ac3      	subs	r3, r0, r3
   12364:	0008      	movs	r0, r1
   12366:	4098      	lsls	r0, r3
   12368:	469c      	mov	ip, r3
   1236a:	4683      	mov	fp, r0
   1236c:	4653      	mov	r3, sl
   1236e:	0010      	movs	r0, r2
   12370:	40d8      	lsrs	r0, r3
   12372:	0003      	movs	r3, r0
   12374:	4658      	mov	r0, fp
   12376:	4318      	orrs	r0, r3
   12378:	4663      	mov	r3, ip
   1237a:	409a      	lsls	r2, r3
   1237c:	1e53      	subs	r3, r2, #1
   1237e:	419a      	sbcs	r2, r3
   12380:	4653      	mov	r3, sl
   12382:	4302      	orrs	r2, r0
   12384:	40d9      	lsrs	r1, r3
   12386:	e703      	b.n	12190 <__aeabi_dadd+0x1c0>
   12388:	0026      	movs	r6, r4
   1238a:	433e      	orrs	r6, r7
   1238c:	d006      	beq.n	1239c <__aeabi_dadd+0x3cc>
   1238e:	43eb      	mvns	r3, r5
   12390:	4699      	mov	r9, r3
   12392:	2b00      	cmp	r3, #0
   12394:	d0c7      	beq.n	12326 <__aeabi_dadd+0x356>
   12396:	4e94      	ldr	r6, [pc, #592]	; (125e8 <__aeabi_dadd+0x618>)
   12398:	42b0      	cmp	r0, r6
   1239a:	d1ac      	bne.n	122f6 <__aeabi_dadd+0x326>
   1239c:	000c      	movs	r4, r1
   1239e:	0017      	movs	r7, r2
   123a0:	0006      	movs	r6, r0
   123a2:	46d8      	mov	r8, fp
   123a4:	e698      	b.n	120d8 <__aeabi_dadd+0x108>
   123a6:	4b90      	ldr	r3, [pc, #576]	; (125e8 <__aeabi_dadd+0x618>)
   123a8:	459a      	cmp	sl, r3
   123aa:	d00b      	beq.n	123c4 <__aeabi_dadd+0x3f4>
   123ac:	4682      	mov	sl, r0
   123ae:	e6e7      	b.n	12180 <__aeabi_dadd+0x1b0>
   123b0:	2800      	cmp	r0, #0
   123b2:	d000      	beq.n	123b6 <__aeabi_dadd+0x3e6>
   123b4:	e09e      	b.n	124f4 <__aeabi_dadd+0x524>
   123b6:	0018      	movs	r0, r3
   123b8:	4310      	orrs	r0, r2
   123ba:	d100      	bne.n	123be <__aeabi_dadd+0x3ee>
   123bc:	e0e9      	b.n	12592 <__aeabi_dadd+0x5c2>
   123be:	001c      	movs	r4, r3
   123c0:	0017      	movs	r7, r2
   123c2:	46d8      	mov	r8, fp
   123c4:	4e88      	ldr	r6, [pc, #544]	; (125e8 <__aeabi_dadd+0x618>)
   123c6:	e687      	b.n	120d8 <__aeabi_dadd+0x108>
   123c8:	2500      	movs	r5, #0
   123ca:	e772      	b.n	122b2 <__aeabi_dadd+0x2e2>
   123cc:	2100      	movs	r1, #0
   123ce:	e782      	b.n	122d6 <__aeabi_dadd+0x306>
   123d0:	0023      	movs	r3, r4
   123d2:	433b      	orrs	r3, r7
   123d4:	2e00      	cmp	r6, #0
   123d6:	d000      	beq.n	123da <__aeabi_dadd+0x40a>
   123d8:	e0ab      	b.n	12532 <__aeabi_dadd+0x562>
   123da:	2b00      	cmp	r3, #0
   123dc:	d100      	bne.n	123e0 <__aeabi_dadd+0x410>
   123de:	e0e7      	b.n	125b0 <__aeabi_dadd+0x5e0>
   123e0:	000b      	movs	r3, r1
   123e2:	4313      	orrs	r3, r2
   123e4:	d100      	bne.n	123e8 <__aeabi_dadd+0x418>
   123e6:	e677      	b.n	120d8 <__aeabi_dadd+0x108>
   123e8:	18ba      	adds	r2, r7, r2
   123ea:	42ba      	cmp	r2, r7
   123ec:	41bf      	sbcs	r7, r7
   123ee:	1864      	adds	r4, r4, r1
   123f0:	427f      	negs	r7, r7
   123f2:	19e4      	adds	r4, r4, r7
   123f4:	0223      	lsls	r3, r4, #8
   123f6:	d400      	bmi.n	123fa <__aeabi_dadd+0x42a>
   123f8:	e0f2      	b.n	125e0 <__aeabi_dadd+0x610>
   123fa:	4b7c      	ldr	r3, [pc, #496]	; (125ec <__aeabi_dadd+0x61c>)
   123fc:	0017      	movs	r7, r2
   123fe:	401c      	ands	r4, r3
   12400:	0006      	movs	r6, r0
   12402:	e669      	b.n	120d8 <__aeabi_dadd+0x108>
   12404:	0020      	movs	r0, r4
   12406:	4338      	orrs	r0, r7
   12408:	2e00      	cmp	r6, #0
   1240a:	d1d1      	bne.n	123b0 <__aeabi_dadd+0x3e0>
   1240c:	2800      	cmp	r0, #0
   1240e:	d15b      	bne.n	124c8 <__aeabi_dadd+0x4f8>
   12410:	001c      	movs	r4, r3
   12412:	4314      	orrs	r4, r2
   12414:	d100      	bne.n	12418 <__aeabi_dadd+0x448>
   12416:	e0a8      	b.n	1256a <__aeabi_dadd+0x59a>
   12418:	001c      	movs	r4, r3
   1241a:	0017      	movs	r7, r2
   1241c:	46d8      	mov	r8, fp
   1241e:	e65b      	b.n	120d8 <__aeabi_dadd+0x108>
   12420:	0006      	movs	r6, r0
   12422:	2400      	movs	r4, #0
   12424:	2700      	movs	r7, #0
   12426:	e697      	b.n	12158 <__aeabi_dadd+0x188>
   12428:	4650      	mov	r0, sl
   1242a:	000b      	movs	r3, r1
   1242c:	3820      	subs	r0, #32
   1242e:	40c3      	lsrs	r3, r0
   12430:	4699      	mov	r9, r3
   12432:	4653      	mov	r3, sl
   12434:	2b20      	cmp	r3, #32
   12436:	d100      	bne.n	1243a <__aeabi_dadd+0x46a>
   12438:	e095      	b.n	12566 <__aeabi_dadd+0x596>
   1243a:	2340      	movs	r3, #64	; 0x40
   1243c:	4650      	mov	r0, sl
   1243e:	1a1b      	subs	r3, r3, r0
   12440:	4099      	lsls	r1, r3
   12442:	430a      	orrs	r2, r1
   12444:	1e51      	subs	r1, r2, #1
   12446:	418a      	sbcs	r2, r1
   12448:	464b      	mov	r3, r9
   1244a:	2100      	movs	r1, #0
   1244c:	431a      	orrs	r2, r3
   1244e:	e69f      	b.n	12190 <__aeabi_dadd+0x1c0>
   12450:	2e00      	cmp	r6, #0
   12452:	d130      	bne.n	124b6 <__aeabi_dadd+0x4e6>
   12454:	0026      	movs	r6, r4
   12456:	433e      	orrs	r6, r7
   12458:	d067      	beq.n	1252a <__aeabi_dadd+0x55a>
   1245a:	43db      	mvns	r3, r3
   1245c:	469a      	mov	sl, r3
   1245e:	2b00      	cmp	r3, #0
   12460:	d01c      	beq.n	1249c <__aeabi_dadd+0x4cc>
   12462:	4e61      	ldr	r6, [pc, #388]	; (125e8 <__aeabi_dadd+0x618>)
   12464:	42b0      	cmp	r0, r6
   12466:	d060      	beq.n	1252a <__aeabi_dadd+0x55a>
   12468:	4653      	mov	r3, sl
   1246a:	2b38      	cmp	r3, #56	; 0x38
   1246c:	dd00      	ble.n	12470 <__aeabi_dadd+0x4a0>
   1246e:	e096      	b.n	1259e <__aeabi_dadd+0x5ce>
   12470:	2b1f      	cmp	r3, #31
   12472:	dd00      	ble.n	12476 <__aeabi_dadd+0x4a6>
   12474:	e09f      	b.n	125b6 <__aeabi_dadd+0x5e6>
   12476:	2620      	movs	r6, #32
   12478:	1af3      	subs	r3, r6, r3
   1247a:	0026      	movs	r6, r4
   1247c:	409e      	lsls	r6, r3
   1247e:	469c      	mov	ip, r3
   12480:	46b3      	mov	fp, r6
   12482:	4653      	mov	r3, sl
   12484:	003e      	movs	r6, r7
   12486:	40de      	lsrs	r6, r3
   12488:	0033      	movs	r3, r6
   1248a:	465e      	mov	r6, fp
   1248c:	431e      	orrs	r6, r3
   1248e:	4663      	mov	r3, ip
   12490:	409f      	lsls	r7, r3
   12492:	1e7b      	subs	r3, r7, #1
   12494:	419f      	sbcs	r7, r3
   12496:	4653      	mov	r3, sl
   12498:	40dc      	lsrs	r4, r3
   1249a:	4337      	orrs	r7, r6
   1249c:	18bf      	adds	r7, r7, r2
   1249e:	4297      	cmp	r7, r2
   124a0:	4192      	sbcs	r2, r2
   124a2:	1864      	adds	r4, r4, r1
   124a4:	4252      	negs	r2, r2
   124a6:	18a4      	adds	r4, r4, r2
   124a8:	0006      	movs	r6, r0
   124aa:	e678      	b.n	1219e <__aeabi_dadd+0x1ce>
   124ac:	4327      	orrs	r7, r4
   124ae:	1e7c      	subs	r4, r7, #1
   124b0:	41a7      	sbcs	r7, r4
   124b2:	2400      	movs	r4, #0
   124b4:	e737      	b.n	12326 <__aeabi_dadd+0x356>
   124b6:	4e4c      	ldr	r6, [pc, #304]	; (125e8 <__aeabi_dadd+0x618>)
   124b8:	42b0      	cmp	r0, r6
   124ba:	d036      	beq.n	1252a <__aeabi_dadd+0x55a>
   124bc:	2680      	movs	r6, #128	; 0x80
   124be:	425b      	negs	r3, r3
   124c0:	0436      	lsls	r6, r6, #16
   124c2:	469a      	mov	sl, r3
   124c4:	4334      	orrs	r4, r6
   124c6:	e7cf      	b.n	12468 <__aeabi_dadd+0x498>
   124c8:	0018      	movs	r0, r3
   124ca:	4310      	orrs	r0, r2
   124cc:	d100      	bne.n	124d0 <__aeabi_dadd+0x500>
   124ce:	e603      	b.n	120d8 <__aeabi_dadd+0x108>
   124d0:	1ab8      	subs	r0, r7, r2
   124d2:	4684      	mov	ip, r0
   124d4:	4567      	cmp	r7, ip
   124d6:	41ad      	sbcs	r5, r5
   124d8:	1ae0      	subs	r0, r4, r3
   124da:	426d      	negs	r5, r5
   124dc:	1b40      	subs	r0, r0, r5
   124de:	0205      	lsls	r5, r0, #8
   124e0:	d400      	bmi.n	124e4 <__aeabi_dadd+0x514>
   124e2:	e62c      	b.n	1213e <__aeabi_dadd+0x16e>
   124e4:	1bd7      	subs	r7, r2, r7
   124e6:	42ba      	cmp	r2, r7
   124e8:	4192      	sbcs	r2, r2
   124ea:	1b1c      	subs	r4, r3, r4
   124ec:	4252      	negs	r2, r2
   124ee:	1aa4      	subs	r4, r4, r2
   124f0:	46d8      	mov	r8, fp
   124f2:	e5f1      	b.n	120d8 <__aeabi_dadd+0x108>
   124f4:	0018      	movs	r0, r3
   124f6:	4310      	orrs	r0, r2
   124f8:	d100      	bne.n	124fc <__aeabi_dadd+0x52c>
   124fa:	e763      	b.n	123c4 <__aeabi_dadd+0x3f4>
   124fc:	08f8      	lsrs	r0, r7, #3
   124fe:	0767      	lsls	r7, r4, #29
   12500:	4307      	orrs	r7, r0
   12502:	2080      	movs	r0, #128	; 0x80
   12504:	08e4      	lsrs	r4, r4, #3
   12506:	0300      	lsls	r0, r0, #12
   12508:	4204      	tst	r4, r0
   1250a:	d008      	beq.n	1251e <__aeabi_dadd+0x54e>
   1250c:	08dd      	lsrs	r5, r3, #3
   1250e:	4205      	tst	r5, r0
   12510:	d105      	bne.n	1251e <__aeabi_dadd+0x54e>
   12512:	08d2      	lsrs	r2, r2, #3
   12514:	0759      	lsls	r1, r3, #29
   12516:	4311      	orrs	r1, r2
   12518:	000f      	movs	r7, r1
   1251a:	002c      	movs	r4, r5
   1251c:	46d8      	mov	r8, fp
   1251e:	0f7b      	lsrs	r3, r7, #29
   12520:	00e4      	lsls	r4, r4, #3
   12522:	431c      	orrs	r4, r3
   12524:	00ff      	lsls	r7, r7, #3
   12526:	4e30      	ldr	r6, [pc, #192]	; (125e8 <__aeabi_dadd+0x618>)
   12528:	e5d6      	b.n	120d8 <__aeabi_dadd+0x108>
   1252a:	000c      	movs	r4, r1
   1252c:	0017      	movs	r7, r2
   1252e:	0006      	movs	r6, r0
   12530:	e5d2      	b.n	120d8 <__aeabi_dadd+0x108>
   12532:	2b00      	cmp	r3, #0
   12534:	d038      	beq.n	125a8 <__aeabi_dadd+0x5d8>
   12536:	000b      	movs	r3, r1
   12538:	4313      	orrs	r3, r2
   1253a:	d100      	bne.n	1253e <__aeabi_dadd+0x56e>
   1253c:	e742      	b.n	123c4 <__aeabi_dadd+0x3f4>
   1253e:	08f8      	lsrs	r0, r7, #3
   12540:	0767      	lsls	r7, r4, #29
   12542:	4307      	orrs	r7, r0
   12544:	2080      	movs	r0, #128	; 0x80
   12546:	08e4      	lsrs	r4, r4, #3
   12548:	0300      	lsls	r0, r0, #12
   1254a:	4204      	tst	r4, r0
   1254c:	d0e7      	beq.n	1251e <__aeabi_dadd+0x54e>
   1254e:	08cb      	lsrs	r3, r1, #3
   12550:	4203      	tst	r3, r0
   12552:	d1e4      	bne.n	1251e <__aeabi_dadd+0x54e>
   12554:	08d2      	lsrs	r2, r2, #3
   12556:	0749      	lsls	r1, r1, #29
   12558:	4311      	orrs	r1, r2
   1255a:	000f      	movs	r7, r1
   1255c:	001c      	movs	r4, r3
   1255e:	e7de      	b.n	1251e <__aeabi_dadd+0x54e>
   12560:	2700      	movs	r7, #0
   12562:	2400      	movs	r4, #0
   12564:	e5d5      	b.n	12112 <__aeabi_dadd+0x142>
   12566:	2100      	movs	r1, #0
   12568:	e76b      	b.n	12442 <__aeabi_dadd+0x472>
   1256a:	2500      	movs	r5, #0
   1256c:	2700      	movs	r7, #0
   1256e:	e5f3      	b.n	12158 <__aeabi_dadd+0x188>
   12570:	464e      	mov	r6, r9
   12572:	0025      	movs	r5, r4
   12574:	3e20      	subs	r6, #32
   12576:	40f5      	lsrs	r5, r6
   12578:	464b      	mov	r3, r9
   1257a:	002e      	movs	r6, r5
   1257c:	2b20      	cmp	r3, #32
   1257e:	d02d      	beq.n	125dc <__aeabi_dadd+0x60c>
   12580:	2540      	movs	r5, #64	; 0x40
   12582:	1aed      	subs	r5, r5, r3
   12584:	40ac      	lsls	r4, r5
   12586:	4327      	orrs	r7, r4
   12588:	1e7c      	subs	r4, r7, #1
   1258a:	41a7      	sbcs	r7, r4
   1258c:	2400      	movs	r4, #0
   1258e:	4337      	orrs	r7, r6
   12590:	e6c9      	b.n	12326 <__aeabi_dadd+0x356>
   12592:	2480      	movs	r4, #128	; 0x80
   12594:	2500      	movs	r5, #0
   12596:	0324      	lsls	r4, r4, #12
   12598:	4e13      	ldr	r6, [pc, #76]	; (125e8 <__aeabi_dadd+0x618>)
   1259a:	2700      	movs	r7, #0
   1259c:	e5dc      	b.n	12158 <__aeabi_dadd+0x188>
   1259e:	4327      	orrs	r7, r4
   125a0:	1e7c      	subs	r4, r7, #1
   125a2:	41a7      	sbcs	r7, r4
   125a4:	2400      	movs	r4, #0
   125a6:	e779      	b.n	1249c <__aeabi_dadd+0x4cc>
   125a8:	000c      	movs	r4, r1
   125aa:	0017      	movs	r7, r2
   125ac:	4e0e      	ldr	r6, [pc, #56]	; (125e8 <__aeabi_dadd+0x618>)
   125ae:	e593      	b.n	120d8 <__aeabi_dadd+0x108>
   125b0:	000c      	movs	r4, r1
   125b2:	0017      	movs	r7, r2
   125b4:	e590      	b.n	120d8 <__aeabi_dadd+0x108>
   125b6:	4656      	mov	r6, sl
   125b8:	0023      	movs	r3, r4
   125ba:	3e20      	subs	r6, #32
   125bc:	40f3      	lsrs	r3, r6
   125be:	4699      	mov	r9, r3
   125c0:	4653      	mov	r3, sl
   125c2:	2b20      	cmp	r3, #32
   125c4:	d00e      	beq.n	125e4 <__aeabi_dadd+0x614>
   125c6:	2340      	movs	r3, #64	; 0x40
   125c8:	4656      	mov	r6, sl
   125ca:	1b9b      	subs	r3, r3, r6
   125cc:	409c      	lsls	r4, r3
   125ce:	4327      	orrs	r7, r4
   125d0:	1e7c      	subs	r4, r7, #1
   125d2:	41a7      	sbcs	r7, r4
   125d4:	464b      	mov	r3, r9
   125d6:	2400      	movs	r4, #0
   125d8:	431f      	orrs	r7, r3
   125da:	e75f      	b.n	1249c <__aeabi_dadd+0x4cc>
   125dc:	2400      	movs	r4, #0
   125de:	e7d2      	b.n	12586 <__aeabi_dadd+0x5b6>
   125e0:	0017      	movs	r7, r2
   125e2:	e5b2      	b.n	1214a <__aeabi_dadd+0x17a>
   125e4:	2400      	movs	r4, #0
   125e6:	e7f2      	b.n	125ce <__aeabi_dadd+0x5fe>
   125e8:	000007ff 	.word	0x000007ff
   125ec:	ff7fffff 	.word	0xff7fffff

000125f0 <__aeabi_ddiv>:
   125f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   125f2:	4657      	mov	r7, sl
   125f4:	4645      	mov	r5, r8
   125f6:	46de      	mov	lr, fp
   125f8:	464e      	mov	r6, r9
   125fa:	b5e0      	push	{r5, r6, r7, lr}
   125fc:	004c      	lsls	r4, r1, #1
   125fe:	030e      	lsls	r6, r1, #12
   12600:	b087      	sub	sp, #28
   12602:	4683      	mov	fp, r0
   12604:	4692      	mov	sl, r2
   12606:	001d      	movs	r5, r3
   12608:	4680      	mov	r8, r0
   1260a:	0b36      	lsrs	r6, r6, #12
   1260c:	0d64      	lsrs	r4, r4, #21
   1260e:	0fcf      	lsrs	r7, r1, #31
   12610:	2c00      	cmp	r4, #0
   12612:	d04f      	beq.n	126b4 <__aeabi_ddiv+0xc4>
   12614:	4b6f      	ldr	r3, [pc, #444]	; (127d4 <__aeabi_ddiv+0x1e4>)
   12616:	429c      	cmp	r4, r3
   12618:	d035      	beq.n	12686 <__aeabi_ddiv+0x96>
   1261a:	2380      	movs	r3, #128	; 0x80
   1261c:	0f42      	lsrs	r2, r0, #29
   1261e:	041b      	lsls	r3, r3, #16
   12620:	00f6      	lsls	r6, r6, #3
   12622:	4313      	orrs	r3, r2
   12624:	4333      	orrs	r3, r6
   12626:	4699      	mov	r9, r3
   12628:	00c3      	lsls	r3, r0, #3
   1262a:	4698      	mov	r8, r3
   1262c:	4b6a      	ldr	r3, [pc, #424]	; (127d8 <__aeabi_ddiv+0x1e8>)
   1262e:	2600      	movs	r6, #0
   12630:	469c      	mov	ip, r3
   12632:	2300      	movs	r3, #0
   12634:	4464      	add	r4, ip
   12636:	9303      	str	r3, [sp, #12]
   12638:	032b      	lsls	r3, r5, #12
   1263a:	0b1b      	lsrs	r3, r3, #12
   1263c:	469b      	mov	fp, r3
   1263e:	006b      	lsls	r3, r5, #1
   12640:	0fed      	lsrs	r5, r5, #31
   12642:	4650      	mov	r0, sl
   12644:	0d5b      	lsrs	r3, r3, #21
   12646:	9501      	str	r5, [sp, #4]
   12648:	d05e      	beq.n	12708 <__aeabi_ddiv+0x118>
   1264a:	4a62      	ldr	r2, [pc, #392]	; (127d4 <__aeabi_ddiv+0x1e4>)
   1264c:	4293      	cmp	r3, r2
   1264e:	d053      	beq.n	126f8 <__aeabi_ddiv+0x108>
   12650:	465a      	mov	r2, fp
   12652:	00d1      	lsls	r1, r2, #3
   12654:	2280      	movs	r2, #128	; 0x80
   12656:	0f40      	lsrs	r0, r0, #29
   12658:	0412      	lsls	r2, r2, #16
   1265a:	4302      	orrs	r2, r0
   1265c:	430a      	orrs	r2, r1
   1265e:	4693      	mov	fp, r2
   12660:	4652      	mov	r2, sl
   12662:	00d1      	lsls	r1, r2, #3
   12664:	4a5c      	ldr	r2, [pc, #368]	; (127d8 <__aeabi_ddiv+0x1e8>)
   12666:	4694      	mov	ip, r2
   12668:	2200      	movs	r2, #0
   1266a:	4463      	add	r3, ip
   1266c:	0038      	movs	r0, r7
   1266e:	4068      	eors	r0, r5
   12670:	4684      	mov	ip, r0
   12672:	9002      	str	r0, [sp, #8]
   12674:	1ae4      	subs	r4, r4, r3
   12676:	4316      	orrs	r6, r2
   12678:	2e0f      	cmp	r6, #15
   1267a:	d900      	bls.n	1267e <__aeabi_ddiv+0x8e>
   1267c:	e0b4      	b.n	127e8 <__aeabi_ddiv+0x1f8>
   1267e:	4b57      	ldr	r3, [pc, #348]	; (127dc <__aeabi_ddiv+0x1ec>)
   12680:	00b6      	lsls	r6, r6, #2
   12682:	599b      	ldr	r3, [r3, r6]
   12684:	469f      	mov	pc, r3
   12686:	0003      	movs	r3, r0
   12688:	4333      	orrs	r3, r6
   1268a:	4699      	mov	r9, r3
   1268c:	d16c      	bne.n	12768 <__aeabi_ddiv+0x178>
   1268e:	2300      	movs	r3, #0
   12690:	4698      	mov	r8, r3
   12692:	3302      	adds	r3, #2
   12694:	2608      	movs	r6, #8
   12696:	9303      	str	r3, [sp, #12]
   12698:	e7ce      	b.n	12638 <__aeabi_ddiv+0x48>
   1269a:	46cb      	mov	fp, r9
   1269c:	4641      	mov	r1, r8
   1269e:	9a03      	ldr	r2, [sp, #12]
   126a0:	9701      	str	r7, [sp, #4]
   126a2:	2a02      	cmp	r2, #2
   126a4:	d165      	bne.n	12772 <__aeabi_ddiv+0x182>
   126a6:	9b01      	ldr	r3, [sp, #4]
   126a8:	4c4a      	ldr	r4, [pc, #296]	; (127d4 <__aeabi_ddiv+0x1e4>)
   126aa:	469c      	mov	ip, r3
   126ac:	2300      	movs	r3, #0
   126ae:	2200      	movs	r2, #0
   126b0:	4698      	mov	r8, r3
   126b2:	e06b      	b.n	1278c <__aeabi_ddiv+0x19c>
   126b4:	0003      	movs	r3, r0
   126b6:	4333      	orrs	r3, r6
   126b8:	4699      	mov	r9, r3
   126ba:	d04e      	beq.n	1275a <__aeabi_ddiv+0x16a>
   126bc:	2e00      	cmp	r6, #0
   126be:	d100      	bne.n	126c2 <__aeabi_ddiv+0xd2>
   126c0:	e1bc      	b.n	12a3c <__aeabi_ddiv+0x44c>
   126c2:	0030      	movs	r0, r6
   126c4:	f001 f9a6 	bl	13a14 <__clzsi2>
   126c8:	0003      	movs	r3, r0
   126ca:	3b0b      	subs	r3, #11
   126cc:	2b1c      	cmp	r3, #28
   126ce:	dd00      	ble.n	126d2 <__aeabi_ddiv+0xe2>
   126d0:	e1ac      	b.n	12a2c <__aeabi_ddiv+0x43c>
   126d2:	221d      	movs	r2, #29
   126d4:	1ad3      	subs	r3, r2, r3
   126d6:	465a      	mov	r2, fp
   126d8:	0001      	movs	r1, r0
   126da:	40da      	lsrs	r2, r3
   126dc:	3908      	subs	r1, #8
   126de:	408e      	lsls	r6, r1
   126e0:	0013      	movs	r3, r2
   126e2:	4333      	orrs	r3, r6
   126e4:	4699      	mov	r9, r3
   126e6:	465b      	mov	r3, fp
   126e8:	408b      	lsls	r3, r1
   126ea:	4698      	mov	r8, r3
   126ec:	2300      	movs	r3, #0
   126ee:	4c3c      	ldr	r4, [pc, #240]	; (127e0 <__aeabi_ddiv+0x1f0>)
   126f0:	2600      	movs	r6, #0
   126f2:	1a24      	subs	r4, r4, r0
   126f4:	9303      	str	r3, [sp, #12]
   126f6:	e79f      	b.n	12638 <__aeabi_ddiv+0x48>
   126f8:	4651      	mov	r1, sl
   126fa:	465a      	mov	r2, fp
   126fc:	4311      	orrs	r1, r2
   126fe:	d129      	bne.n	12754 <__aeabi_ddiv+0x164>
   12700:	2200      	movs	r2, #0
   12702:	4693      	mov	fp, r2
   12704:	3202      	adds	r2, #2
   12706:	e7b1      	b.n	1266c <__aeabi_ddiv+0x7c>
   12708:	4659      	mov	r1, fp
   1270a:	4301      	orrs	r1, r0
   1270c:	d01e      	beq.n	1274c <__aeabi_ddiv+0x15c>
   1270e:	465b      	mov	r3, fp
   12710:	2b00      	cmp	r3, #0
   12712:	d100      	bne.n	12716 <__aeabi_ddiv+0x126>
   12714:	e19e      	b.n	12a54 <__aeabi_ddiv+0x464>
   12716:	4658      	mov	r0, fp
   12718:	f001 f97c 	bl	13a14 <__clzsi2>
   1271c:	0003      	movs	r3, r0
   1271e:	3b0b      	subs	r3, #11
   12720:	2b1c      	cmp	r3, #28
   12722:	dd00      	ble.n	12726 <__aeabi_ddiv+0x136>
   12724:	e18f      	b.n	12a46 <__aeabi_ddiv+0x456>
   12726:	0002      	movs	r2, r0
   12728:	4659      	mov	r1, fp
   1272a:	3a08      	subs	r2, #8
   1272c:	4091      	lsls	r1, r2
   1272e:	468b      	mov	fp, r1
   12730:	211d      	movs	r1, #29
   12732:	1acb      	subs	r3, r1, r3
   12734:	4651      	mov	r1, sl
   12736:	40d9      	lsrs	r1, r3
   12738:	000b      	movs	r3, r1
   1273a:	4659      	mov	r1, fp
   1273c:	430b      	orrs	r3, r1
   1273e:	4651      	mov	r1, sl
   12740:	469b      	mov	fp, r3
   12742:	4091      	lsls	r1, r2
   12744:	4b26      	ldr	r3, [pc, #152]	; (127e0 <__aeabi_ddiv+0x1f0>)
   12746:	2200      	movs	r2, #0
   12748:	1a1b      	subs	r3, r3, r0
   1274a:	e78f      	b.n	1266c <__aeabi_ddiv+0x7c>
   1274c:	2300      	movs	r3, #0
   1274e:	2201      	movs	r2, #1
   12750:	469b      	mov	fp, r3
   12752:	e78b      	b.n	1266c <__aeabi_ddiv+0x7c>
   12754:	4651      	mov	r1, sl
   12756:	2203      	movs	r2, #3
   12758:	e788      	b.n	1266c <__aeabi_ddiv+0x7c>
   1275a:	2300      	movs	r3, #0
   1275c:	4698      	mov	r8, r3
   1275e:	3301      	adds	r3, #1
   12760:	2604      	movs	r6, #4
   12762:	2400      	movs	r4, #0
   12764:	9303      	str	r3, [sp, #12]
   12766:	e767      	b.n	12638 <__aeabi_ddiv+0x48>
   12768:	2303      	movs	r3, #3
   1276a:	46b1      	mov	r9, r6
   1276c:	9303      	str	r3, [sp, #12]
   1276e:	260c      	movs	r6, #12
   12770:	e762      	b.n	12638 <__aeabi_ddiv+0x48>
   12772:	2a03      	cmp	r2, #3
   12774:	d100      	bne.n	12778 <__aeabi_ddiv+0x188>
   12776:	e25c      	b.n	12c32 <__aeabi_ddiv+0x642>
   12778:	9b01      	ldr	r3, [sp, #4]
   1277a:	2a01      	cmp	r2, #1
   1277c:	d000      	beq.n	12780 <__aeabi_ddiv+0x190>
   1277e:	e1e4      	b.n	12b4a <__aeabi_ddiv+0x55a>
   12780:	4013      	ands	r3, r2
   12782:	469c      	mov	ip, r3
   12784:	2300      	movs	r3, #0
   12786:	2400      	movs	r4, #0
   12788:	2200      	movs	r2, #0
   1278a:	4698      	mov	r8, r3
   1278c:	2100      	movs	r1, #0
   1278e:	0312      	lsls	r2, r2, #12
   12790:	0b13      	lsrs	r3, r2, #12
   12792:	0d0a      	lsrs	r2, r1, #20
   12794:	0512      	lsls	r2, r2, #20
   12796:	431a      	orrs	r2, r3
   12798:	0523      	lsls	r3, r4, #20
   1279a:	4c12      	ldr	r4, [pc, #72]	; (127e4 <__aeabi_ddiv+0x1f4>)
   1279c:	4640      	mov	r0, r8
   1279e:	4022      	ands	r2, r4
   127a0:	4313      	orrs	r3, r2
   127a2:	4662      	mov	r2, ip
   127a4:	005b      	lsls	r3, r3, #1
   127a6:	07d2      	lsls	r2, r2, #31
   127a8:	085b      	lsrs	r3, r3, #1
   127aa:	4313      	orrs	r3, r2
   127ac:	0019      	movs	r1, r3
   127ae:	b007      	add	sp, #28
   127b0:	bc3c      	pop	{r2, r3, r4, r5}
   127b2:	4690      	mov	r8, r2
   127b4:	4699      	mov	r9, r3
   127b6:	46a2      	mov	sl, r4
   127b8:	46ab      	mov	fp, r5
   127ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
   127bc:	2300      	movs	r3, #0
   127be:	2280      	movs	r2, #128	; 0x80
   127c0:	469c      	mov	ip, r3
   127c2:	0312      	lsls	r2, r2, #12
   127c4:	4698      	mov	r8, r3
   127c6:	4c03      	ldr	r4, [pc, #12]	; (127d4 <__aeabi_ddiv+0x1e4>)
   127c8:	e7e0      	b.n	1278c <__aeabi_ddiv+0x19c>
   127ca:	2300      	movs	r3, #0
   127cc:	4c01      	ldr	r4, [pc, #4]	; (127d4 <__aeabi_ddiv+0x1e4>)
   127ce:	2200      	movs	r2, #0
   127d0:	4698      	mov	r8, r3
   127d2:	e7db      	b.n	1278c <__aeabi_ddiv+0x19c>
   127d4:	000007ff 	.word	0x000007ff
   127d8:	fffffc01 	.word	0xfffffc01
   127dc:	0001bbfc 	.word	0x0001bbfc
   127e0:	fffffc0d 	.word	0xfffffc0d
   127e4:	800fffff 	.word	0x800fffff
   127e8:	45d9      	cmp	r9, fp
   127ea:	d900      	bls.n	127ee <__aeabi_ddiv+0x1fe>
   127ec:	e139      	b.n	12a62 <__aeabi_ddiv+0x472>
   127ee:	d100      	bne.n	127f2 <__aeabi_ddiv+0x202>
   127f0:	e134      	b.n	12a5c <__aeabi_ddiv+0x46c>
   127f2:	2300      	movs	r3, #0
   127f4:	4646      	mov	r6, r8
   127f6:	464d      	mov	r5, r9
   127f8:	469a      	mov	sl, r3
   127fa:	3c01      	subs	r4, #1
   127fc:	465b      	mov	r3, fp
   127fe:	0e0a      	lsrs	r2, r1, #24
   12800:	021b      	lsls	r3, r3, #8
   12802:	431a      	orrs	r2, r3
   12804:	020b      	lsls	r3, r1, #8
   12806:	0c17      	lsrs	r7, r2, #16
   12808:	9303      	str	r3, [sp, #12]
   1280a:	0413      	lsls	r3, r2, #16
   1280c:	0c1b      	lsrs	r3, r3, #16
   1280e:	0039      	movs	r1, r7
   12810:	0028      	movs	r0, r5
   12812:	4690      	mov	r8, r2
   12814:	9301      	str	r3, [sp, #4]
   12816:	f7fe f9f5 	bl	10c04 <__udivsi3>
   1281a:	0002      	movs	r2, r0
   1281c:	9b01      	ldr	r3, [sp, #4]
   1281e:	4683      	mov	fp, r0
   12820:	435a      	muls	r2, r3
   12822:	0028      	movs	r0, r5
   12824:	0039      	movs	r1, r7
   12826:	4691      	mov	r9, r2
   12828:	f7fe fa72 	bl	10d10 <__aeabi_uidivmod>
   1282c:	0c35      	lsrs	r5, r6, #16
   1282e:	0409      	lsls	r1, r1, #16
   12830:	430d      	orrs	r5, r1
   12832:	45a9      	cmp	r9, r5
   12834:	d90d      	bls.n	12852 <__aeabi_ddiv+0x262>
   12836:	465b      	mov	r3, fp
   12838:	4445      	add	r5, r8
   1283a:	3b01      	subs	r3, #1
   1283c:	45a8      	cmp	r8, r5
   1283e:	d900      	bls.n	12842 <__aeabi_ddiv+0x252>
   12840:	e13a      	b.n	12ab8 <__aeabi_ddiv+0x4c8>
   12842:	45a9      	cmp	r9, r5
   12844:	d800      	bhi.n	12848 <__aeabi_ddiv+0x258>
   12846:	e137      	b.n	12ab8 <__aeabi_ddiv+0x4c8>
   12848:	2302      	movs	r3, #2
   1284a:	425b      	negs	r3, r3
   1284c:	469c      	mov	ip, r3
   1284e:	4445      	add	r5, r8
   12850:	44e3      	add	fp, ip
   12852:	464b      	mov	r3, r9
   12854:	1aeb      	subs	r3, r5, r3
   12856:	0039      	movs	r1, r7
   12858:	0018      	movs	r0, r3
   1285a:	9304      	str	r3, [sp, #16]
   1285c:	f7fe f9d2 	bl	10c04 <__udivsi3>
   12860:	9b01      	ldr	r3, [sp, #4]
   12862:	0005      	movs	r5, r0
   12864:	4343      	muls	r3, r0
   12866:	0039      	movs	r1, r7
   12868:	9804      	ldr	r0, [sp, #16]
   1286a:	4699      	mov	r9, r3
   1286c:	f7fe fa50 	bl	10d10 <__aeabi_uidivmod>
   12870:	0433      	lsls	r3, r6, #16
   12872:	0409      	lsls	r1, r1, #16
   12874:	0c1b      	lsrs	r3, r3, #16
   12876:	430b      	orrs	r3, r1
   12878:	4599      	cmp	r9, r3
   1287a:	d909      	bls.n	12890 <__aeabi_ddiv+0x2a0>
   1287c:	4443      	add	r3, r8
   1287e:	1e6a      	subs	r2, r5, #1
   12880:	4598      	cmp	r8, r3
   12882:	d900      	bls.n	12886 <__aeabi_ddiv+0x296>
   12884:	e11a      	b.n	12abc <__aeabi_ddiv+0x4cc>
   12886:	4599      	cmp	r9, r3
   12888:	d800      	bhi.n	1288c <__aeabi_ddiv+0x29c>
   1288a:	e117      	b.n	12abc <__aeabi_ddiv+0x4cc>
   1288c:	3d02      	subs	r5, #2
   1288e:	4443      	add	r3, r8
   12890:	464a      	mov	r2, r9
   12892:	1a9b      	subs	r3, r3, r2
   12894:	465a      	mov	r2, fp
   12896:	0412      	lsls	r2, r2, #16
   12898:	432a      	orrs	r2, r5
   1289a:	9903      	ldr	r1, [sp, #12]
   1289c:	4693      	mov	fp, r2
   1289e:	0c10      	lsrs	r0, r2, #16
   128a0:	0c0a      	lsrs	r2, r1, #16
   128a2:	4691      	mov	r9, r2
   128a4:	0409      	lsls	r1, r1, #16
   128a6:	465a      	mov	r2, fp
   128a8:	0c09      	lsrs	r1, r1, #16
   128aa:	464e      	mov	r6, r9
   128ac:	000d      	movs	r5, r1
   128ae:	0412      	lsls	r2, r2, #16
   128b0:	0c12      	lsrs	r2, r2, #16
   128b2:	4345      	muls	r5, r0
   128b4:	9105      	str	r1, [sp, #20]
   128b6:	4351      	muls	r1, r2
   128b8:	4372      	muls	r2, r6
   128ba:	4370      	muls	r0, r6
   128bc:	1952      	adds	r2, r2, r5
   128be:	0c0e      	lsrs	r6, r1, #16
   128c0:	18b2      	adds	r2, r6, r2
   128c2:	4295      	cmp	r5, r2
   128c4:	d903      	bls.n	128ce <__aeabi_ddiv+0x2de>
   128c6:	2580      	movs	r5, #128	; 0x80
   128c8:	026d      	lsls	r5, r5, #9
   128ca:	46ac      	mov	ip, r5
   128cc:	4460      	add	r0, ip
   128ce:	0c15      	lsrs	r5, r2, #16
   128d0:	0409      	lsls	r1, r1, #16
   128d2:	0412      	lsls	r2, r2, #16
   128d4:	0c09      	lsrs	r1, r1, #16
   128d6:	1828      	adds	r0, r5, r0
   128d8:	1852      	adds	r2, r2, r1
   128da:	4283      	cmp	r3, r0
   128dc:	d200      	bcs.n	128e0 <__aeabi_ddiv+0x2f0>
   128de:	e0ce      	b.n	12a7e <__aeabi_ddiv+0x48e>
   128e0:	d100      	bne.n	128e4 <__aeabi_ddiv+0x2f4>
   128e2:	e0c8      	b.n	12a76 <__aeabi_ddiv+0x486>
   128e4:	1a1d      	subs	r5, r3, r0
   128e6:	4653      	mov	r3, sl
   128e8:	1a9e      	subs	r6, r3, r2
   128ea:	45b2      	cmp	sl, r6
   128ec:	4192      	sbcs	r2, r2
   128ee:	4252      	negs	r2, r2
   128f0:	1aab      	subs	r3, r5, r2
   128f2:	469a      	mov	sl, r3
   128f4:	4598      	cmp	r8, r3
   128f6:	d100      	bne.n	128fa <__aeabi_ddiv+0x30a>
   128f8:	e117      	b.n	12b2a <__aeabi_ddiv+0x53a>
   128fa:	0039      	movs	r1, r7
   128fc:	0018      	movs	r0, r3
   128fe:	f7fe f981 	bl	10c04 <__udivsi3>
   12902:	9b01      	ldr	r3, [sp, #4]
   12904:	0005      	movs	r5, r0
   12906:	4343      	muls	r3, r0
   12908:	0039      	movs	r1, r7
   1290a:	4650      	mov	r0, sl
   1290c:	9304      	str	r3, [sp, #16]
   1290e:	f7fe f9ff 	bl	10d10 <__aeabi_uidivmod>
   12912:	9804      	ldr	r0, [sp, #16]
   12914:	040b      	lsls	r3, r1, #16
   12916:	0c31      	lsrs	r1, r6, #16
   12918:	4319      	orrs	r1, r3
   1291a:	4288      	cmp	r0, r1
   1291c:	d909      	bls.n	12932 <__aeabi_ddiv+0x342>
   1291e:	4441      	add	r1, r8
   12920:	1e6b      	subs	r3, r5, #1
   12922:	4588      	cmp	r8, r1
   12924:	d900      	bls.n	12928 <__aeabi_ddiv+0x338>
   12926:	e107      	b.n	12b38 <__aeabi_ddiv+0x548>
   12928:	4288      	cmp	r0, r1
   1292a:	d800      	bhi.n	1292e <__aeabi_ddiv+0x33e>
   1292c:	e104      	b.n	12b38 <__aeabi_ddiv+0x548>
   1292e:	3d02      	subs	r5, #2
   12930:	4441      	add	r1, r8
   12932:	9b04      	ldr	r3, [sp, #16]
   12934:	1acb      	subs	r3, r1, r3
   12936:	0018      	movs	r0, r3
   12938:	0039      	movs	r1, r7
   1293a:	9304      	str	r3, [sp, #16]
   1293c:	f7fe f962 	bl	10c04 <__udivsi3>
   12940:	9b01      	ldr	r3, [sp, #4]
   12942:	4682      	mov	sl, r0
   12944:	4343      	muls	r3, r0
   12946:	0039      	movs	r1, r7
   12948:	9804      	ldr	r0, [sp, #16]
   1294a:	9301      	str	r3, [sp, #4]
   1294c:	f7fe f9e0 	bl	10d10 <__aeabi_uidivmod>
   12950:	9801      	ldr	r0, [sp, #4]
   12952:	040b      	lsls	r3, r1, #16
   12954:	0431      	lsls	r1, r6, #16
   12956:	0c09      	lsrs	r1, r1, #16
   12958:	4319      	orrs	r1, r3
   1295a:	4288      	cmp	r0, r1
   1295c:	d90d      	bls.n	1297a <__aeabi_ddiv+0x38a>
   1295e:	4653      	mov	r3, sl
   12960:	4441      	add	r1, r8
   12962:	3b01      	subs	r3, #1
   12964:	4588      	cmp	r8, r1
   12966:	d900      	bls.n	1296a <__aeabi_ddiv+0x37a>
   12968:	e0e8      	b.n	12b3c <__aeabi_ddiv+0x54c>
   1296a:	4288      	cmp	r0, r1
   1296c:	d800      	bhi.n	12970 <__aeabi_ddiv+0x380>
   1296e:	e0e5      	b.n	12b3c <__aeabi_ddiv+0x54c>
   12970:	2302      	movs	r3, #2
   12972:	425b      	negs	r3, r3
   12974:	469c      	mov	ip, r3
   12976:	4441      	add	r1, r8
   12978:	44e2      	add	sl, ip
   1297a:	9b01      	ldr	r3, [sp, #4]
   1297c:	042d      	lsls	r5, r5, #16
   1297e:	1ace      	subs	r6, r1, r3
   12980:	4651      	mov	r1, sl
   12982:	4329      	orrs	r1, r5
   12984:	9d05      	ldr	r5, [sp, #20]
   12986:	464f      	mov	r7, r9
   12988:	002a      	movs	r2, r5
   1298a:	040b      	lsls	r3, r1, #16
   1298c:	0c08      	lsrs	r0, r1, #16
   1298e:	0c1b      	lsrs	r3, r3, #16
   12990:	435a      	muls	r2, r3
   12992:	4345      	muls	r5, r0
   12994:	437b      	muls	r3, r7
   12996:	4378      	muls	r0, r7
   12998:	195b      	adds	r3, r3, r5
   1299a:	0c17      	lsrs	r7, r2, #16
   1299c:	18fb      	adds	r3, r7, r3
   1299e:	429d      	cmp	r5, r3
   129a0:	d903      	bls.n	129aa <__aeabi_ddiv+0x3ba>
   129a2:	2580      	movs	r5, #128	; 0x80
   129a4:	026d      	lsls	r5, r5, #9
   129a6:	46ac      	mov	ip, r5
   129a8:	4460      	add	r0, ip
   129aa:	0c1d      	lsrs	r5, r3, #16
   129ac:	0412      	lsls	r2, r2, #16
   129ae:	041b      	lsls	r3, r3, #16
   129b0:	0c12      	lsrs	r2, r2, #16
   129b2:	1828      	adds	r0, r5, r0
   129b4:	189b      	adds	r3, r3, r2
   129b6:	4286      	cmp	r6, r0
   129b8:	d200      	bcs.n	129bc <__aeabi_ddiv+0x3cc>
   129ba:	e093      	b.n	12ae4 <__aeabi_ddiv+0x4f4>
   129bc:	d100      	bne.n	129c0 <__aeabi_ddiv+0x3d0>
   129be:	e08e      	b.n	12ade <__aeabi_ddiv+0x4ee>
   129c0:	2301      	movs	r3, #1
   129c2:	4319      	orrs	r1, r3
   129c4:	4ba0      	ldr	r3, [pc, #640]	; (12c48 <__aeabi_ddiv+0x658>)
   129c6:	18e3      	adds	r3, r4, r3
   129c8:	2b00      	cmp	r3, #0
   129ca:	dc00      	bgt.n	129ce <__aeabi_ddiv+0x3de>
   129cc:	e099      	b.n	12b02 <__aeabi_ddiv+0x512>
   129ce:	074a      	lsls	r2, r1, #29
   129d0:	d000      	beq.n	129d4 <__aeabi_ddiv+0x3e4>
   129d2:	e09e      	b.n	12b12 <__aeabi_ddiv+0x522>
   129d4:	465a      	mov	r2, fp
   129d6:	01d2      	lsls	r2, r2, #7
   129d8:	d506      	bpl.n	129e8 <__aeabi_ddiv+0x3f8>
   129da:	465a      	mov	r2, fp
   129dc:	4b9b      	ldr	r3, [pc, #620]	; (12c4c <__aeabi_ddiv+0x65c>)
   129de:	401a      	ands	r2, r3
   129e0:	2380      	movs	r3, #128	; 0x80
   129e2:	4693      	mov	fp, r2
   129e4:	00db      	lsls	r3, r3, #3
   129e6:	18e3      	adds	r3, r4, r3
   129e8:	4a99      	ldr	r2, [pc, #612]	; (12c50 <__aeabi_ddiv+0x660>)
   129ea:	4293      	cmp	r3, r2
   129ec:	dd68      	ble.n	12ac0 <__aeabi_ddiv+0x4d0>
   129ee:	2301      	movs	r3, #1
   129f0:	9a02      	ldr	r2, [sp, #8]
   129f2:	4c98      	ldr	r4, [pc, #608]	; (12c54 <__aeabi_ddiv+0x664>)
   129f4:	401a      	ands	r2, r3
   129f6:	2300      	movs	r3, #0
   129f8:	4694      	mov	ip, r2
   129fa:	4698      	mov	r8, r3
   129fc:	2200      	movs	r2, #0
   129fe:	e6c5      	b.n	1278c <__aeabi_ddiv+0x19c>
   12a00:	2280      	movs	r2, #128	; 0x80
   12a02:	464b      	mov	r3, r9
   12a04:	0312      	lsls	r2, r2, #12
   12a06:	4213      	tst	r3, r2
   12a08:	d00a      	beq.n	12a20 <__aeabi_ddiv+0x430>
   12a0a:	465b      	mov	r3, fp
   12a0c:	4213      	tst	r3, r2
   12a0e:	d106      	bne.n	12a1e <__aeabi_ddiv+0x42e>
   12a10:	431a      	orrs	r2, r3
   12a12:	0312      	lsls	r2, r2, #12
   12a14:	0b12      	lsrs	r2, r2, #12
   12a16:	46ac      	mov	ip, r5
   12a18:	4688      	mov	r8, r1
   12a1a:	4c8e      	ldr	r4, [pc, #568]	; (12c54 <__aeabi_ddiv+0x664>)
   12a1c:	e6b6      	b.n	1278c <__aeabi_ddiv+0x19c>
   12a1e:	464b      	mov	r3, r9
   12a20:	431a      	orrs	r2, r3
   12a22:	0312      	lsls	r2, r2, #12
   12a24:	0b12      	lsrs	r2, r2, #12
   12a26:	46bc      	mov	ip, r7
   12a28:	4c8a      	ldr	r4, [pc, #552]	; (12c54 <__aeabi_ddiv+0x664>)
   12a2a:	e6af      	b.n	1278c <__aeabi_ddiv+0x19c>
   12a2c:	0003      	movs	r3, r0
   12a2e:	465a      	mov	r2, fp
   12a30:	3b28      	subs	r3, #40	; 0x28
   12a32:	409a      	lsls	r2, r3
   12a34:	2300      	movs	r3, #0
   12a36:	4691      	mov	r9, r2
   12a38:	4698      	mov	r8, r3
   12a3a:	e657      	b.n	126ec <__aeabi_ddiv+0xfc>
   12a3c:	4658      	mov	r0, fp
   12a3e:	f000 ffe9 	bl	13a14 <__clzsi2>
   12a42:	3020      	adds	r0, #32
   12a44:	e640      	b.n	126c8 <__aeabi_ddiv+0xd8>
   12a46:	0003      	movs	r3, r0
   12a48:	4652      	mov	r2, sl
   12a4a:	3b28      	subs	r3, #40	; 0x28
   12a4c:	409a      	lsls	r2, r3
   12a4e:	2100      	movs	r1, #0
   12a50:	4693      	mov	fp, r2
   12a52:	e677      	b.n	12744 <__aeabi_ddiv+0x154>
   12a54:	f000 ffde 	bl	13a14 <__clzsi2>
   12a58:	3020      	adds	r0, #32
   12a5a:	e65f      	b.n	1271c <__aeabi_ddiv+0x12c>
   12a5c:	4588      	cmp	r8, r1
   12a5e:	d200      	bcs.n	12a62 <__aeabi_ddiv+0x472>
   12a60:	e6c7      	b.n	127f2 <__aeabi_ddiv+0x202>
   12a62:	464b      	mov	r3, r9
   12a64:	07de      	lsls	r6, r3, #31
   12a66:	085d      	lsrs	r5, r3, #1
   12a68:	4643      	mov	r3, r8
   12a6a:	085b      	lsrs	r3, r3, #1
   12a6c:	431e      	orrs	r6, r3
   12a6e:	4643      	mov	r3, r8
   12a70:	07db      	lsls	r3, r3, #31
   12a72:	469a      	mov	sl, r3
   12a74:	e6c2      	b.n	127fc <__aeabi_ddiv+0x20c>
   12a76:	2500      	movs	r5, #0
   12a78:	4592      	cmp	sl, r2
   12a7a:	d300      	bcc.n	12a7e <__aeabi_ddiv+0x48e>
   12a7c:	e733      	b.n	128e6 <__aeabi_ddiv+0x2f6>
   12a7e:	9e03      	ldr	r6, [sp, #12]
   12a80:	4659      	mov	r1, fp
   12a82:	46b4      	mov	ip, r6
   12a84:	44e2      	add	sl, ip
   12a86:	45b2      	cmp	sl, r6
   12a88:	41ad      	sbcs	r5, r5
   12a8a:	426d      	negs	r5, r5
   12a8c:	4445      	add	r5, r8
   12a8e:	18eb      	adds	r3, r5, r3
   12a90:	3901      	subs	r1, #1
   12a92:	4598      	cmp	r8, r3
   12a94:	d207      	bcs.n	12aa6 <__aeabi_ddiv+0x4b6>
   12a96:	4298      	cmp	r0, r3
   12a98:	d900      	bls.n	12a9c <__aeabi_ddiv+0x4ac>
   12a9a:	e07f      	b.n	12b9c <__aeabi_ddiv+0x5ac>
   12a9c:	d100      	bne.n	12aa0 <__aeabi_ddiv+0x4b0>
   12a9e:	e0bc      	b.n	12c1a <__aeabi_ddiv+0x62a>
   12aa0:	1a1d      	subs	r5, r3, r0
   12aa2:	468b      	mov	fp, r1
   12aa4:	e71f      	b.n	128e6 <__aeabi_ddiv+0x2f6>
   12aa6:	4598      	cmp	r8, r3
   12aa8:	d1fa      	bne.n	12aa0 <__aeabi_ddiv+0x4b0>
   12aaa:	9d03      	ldr	r5, [sp, #12]
   12aac:	4555      	cmp	r5, sl
   12aae:	d9f2      	bls.n	12a96 <__aeabi_ddiv+0x4a6>
   12ab0:	4643      	mov	r3, r8
   12ab2:	468b      	mov	fp, r1
   12ab4:	1a1d      	subs	r5, r3, r0
   12ab6:	e716      	b.n	128e6 <__aeabi_ddiv+0x2f6>
   12ab8:	469b      	mov	fp, r3
   12aba:	e6ca      	b.n	12852 <__aeabi_ddiv+0x262>
   12abc:	0015      	movs	r5, r2
   12abe:	e6e7      	b.n	12890 <__aeabi_ddiv+0x2a0>
   12ac0:	465a      	mov	r2, fp
   12ac2:	08c9      	lsrs	r1, r1, #3
   12ac4:	0752      	lsls	r2, r2, #29
   12ac6:	430a      	orrs	r2, r1
   12ac8:	055b      	lsls	r3, r3, #21
   12aca:	4690      	mov	r8, r2
   12acc:	0d5c      	lsrs	r4, r3, #21
   12ace:	465a      	mov	r2, fp
   12ad0:	2301      	movs	r3, #1
   12ad2:	9902      	ldr	r1, [sp, #8]
   12ad4:	0252      	lsls	r2, r2, #9
   12ad6:	4019      	ands	r1, r3
   12ad8:	0b12      	lsrs	r2, r2, #12
   12ada:	468c      	mov	ip, r1
   12adc:	e656      	b.n	1278c <__aeabi_ddiv+0x19c>
   12ade:	2b00      	cmp	r3, #0
   12ae0:	d100      	bne.n	12ae4 <__aeabi_ddiv+0x4f4>
   12ae2:	e76f      	b.n	129c4 <__aeabi_ddiv+0x3d4>
   12ae4:	4446      	add	r6, r8
   12ae6:	1e4a      	subs	r2, r1, #1
   12ae8:	45b0      	cmp	r8, r6
   12aea:	d929      	bls.n	12b40 <__aeabi_ddiv+0x550>
   12aec:	0011      	movs	r1, r2
   12aee:	4286      	cmp	r6, r0
   12af0:	d000      	beq.n	12af4 <__aeabi_ddiv+0x504>
   12af2:	e765      	b.n	129c0 <__aeabi_ddiv+0x3d0>
   12af4:	9a03      	ldr	r2, [sp, #12]
   12af6:	4293      	cmp	r3, r2
   12af8:	d000      	beq.n	12afc <__aeabi_ddiv+0x50c>
   12afa:	e761      	b.n	129c0 <__aeabi_ddiv+0x3d0>
   12afc:	e762      	b.n	129c4 <__aeabi_ddiv+0x3d4>
   12afe:	2101      	movs	r1, #1
   12b00:	4249      	negs	r1, r1
   12b02:	2001      	movs	r0, #1
   12b04:	1ac2      	subs	r2, r0, r3
   12b06:	2a38      	cmp	r2, #56	; 0x38
   12b08:	dd21      	ble.n	12b4e <__aeabi_ddiv+0x55e>
   12b0a:	9b02      	ldr	r3, [sp, #8]
   12b0c:	4003      	ands	r3, r0
   12b0e:	469c      	mov	ip, r3
   12b10:	e638      	b.n	12784 <__aeabi_ddiv+0x194>
   12b12:	220f      	movs	r2, #15
   12b14:	400a      	ands	r2, r1
   12b16:	2a04      	cmp	r2, #4
   12b18:	d100      	bne.n	12b1c <__aeabi_ddiv+0x52c>
   12b1a:	e75b      	b.n	129d4 <__aeabi_ddiv+0x3e4>
   12b1c:	000a      	movs	r2, r1
   12b1e:	1d11      	adds	r1, r2, #4
   12b20:	4291      	cmp	r1, r2
   12b22:	4192      	sbcs	r2, r2
   12b24:	4252      	negs	r2, r2
   12b26:	4493      	add	fp, r2
   12b28:	e754      	b.n	129d4 <__aeabi_ddiv+0x3e4>
   12b2a:	4b47      	ldr	r3, [pc, #284]	; (12c48 <__aeabi_ddiv+0x658>)
   12b2c:	18e3      	adds	r3, r4, r3
   12b2e:	2b00      	cmp	r3, #0
   12b30:	dde5      	ble.n	12afe <__aeabi_ddiv+0x50e>
   12b32:	2201      	movs	r2, #1
   12b34:	4252      	negs	r2, r2
   12b36:	e7f2      	b.n	12b1e <__aeabi_ddiv+0x52e>
   12b38:	001d      	movs	r5, r3
   12b3a:	e6fa      	b.n	12932 <__aeabi_ddiv+0x342>
   12b3c:	469a      	mov	sl, r3
   12b3e:	e71c      	b.n	1297a <__aeabi_ddiv+0x38a>
   12b40:	42b0      	cmp	r0, r6
   12b42:	d839      	bhi.n	12bb8 <__aeabi_ddiv+0x5c8>
   12b44:	d06e      	beq.n	12c24 <__aeabi_ddiv+0x634>
   12b46:	0011      	movs	r1, r2
   12b48:	e73a      	b.n	129c0 <__aeabi_ddiv+0x3d0>
   12b4a:	9302      	str	r3, [sp, #8]
   12b4c:	e73a      	b.n	129c4 <__aeabi_ddiv+0x3d4>
   12b4e:	2a1f      	cmp	r2, #31
   12b50:	dc3c      	bgt.n	12bcc <__aeabi_ddiv+0x5dc>
   12b52:	2320      	movs	r3, #32
   12b54:	1a9b      	subs	r3, r3, r2
   12b56:	000c      	movs	r4, r1
   12b58:	4658      	mov	r0, fp
   12b5a:	4099      	lsls	r1, r3
   12b5c:	4098      	lsls	r0, r3
   12b5e:	1e4b      	subs	r3, r1, #1
   12b60:	4199      	sbcs	r1, r3
   12b62:	465b      	mov	r3, fp
   12b64:	40d4      	lsrs	r4, r2
   12b66:	40d3      	lsrs	r3, r2
   12b68:	4320      	orrs	r0, r4
   12b6a:	4308      	orrs	r0, r1
   12b6c:	001a      	movs	r2, r3
   12b6e:	0743      	lsls	r3, r0, #29
   12b70:	d009      	beq.n	12b86 <__aeabi_ddiv+0x596>
   12b72:	230f      	movs	r3, #15
   12b74:	4003      	ands	r3, r0
   12b76:	2b04      	cmp	r3, #4
   12b78:	d005      	beq.n	12b86 <__aeabi_ddiv+0x596>
   12b7a:	0001      	movs	r1, r0
   12b7c:	1d08      	adds	r0, r1, #4
   12b7e:	4288      	cmp	r0, r1
   12b80:	419b      	sbcs	r3, r3
   12b82:	425b      	negs	r3, r3
   12b84:	18d2      	adds	r2, r2, r3
   12b86:	0213      	lsls	r3, r2, #8
   12b88:	d53a      	bpl.n	12c00 <__aeabi_ddiv+0x610>
   12b8a:	2301      	movs	r3, #1
   12b8c:	9a02      	ldr	r2, [sp, #8]
   12b8e:	2401      	movs	r4, #1
   12b90:	401a      	ands	r2, r3
   12b92:	2300      	movs	r3, #0
   12b94:	4694      	mov	ip, r2
   12b96:	4698      	mov	r8, r3
   12b98:	2200      	movs	r2, #0
   12b9a:	e5f7      	b.n	1278c <__aeabi_ddiv+0x19c>
   12b9c:	2102      	movs	r1, #2
   12b9e:	4249      	negs	r1, r1
   12ba0:	468c      	mov	ip, r1
   12ba2:	9d03      	ldr	r5, [sp, #12]
   12ba4:	44e3      	add	fp, ip
   12ba6:	46ac      	mov	ip, r5
   12ba8:	44e2      	add	sl, ip
   12baa:	45aa      	cmp	sl, r5
   12bac:	41ad      	sbcs	r5, r5
   12bae:	426d      	negs	r5, r5
   12bb0:	4445      	add	r5, r8
   12bb2:	18ed      	adds	r5, r5, r3
   12bb4:	1a2d      	subs	r5, r5, r0
   12bb6:	e696      	b.n	128e6 <__aeabi_ddiv+0x2f6>
   12bb8:	1e8a      	subs	r2, r1, #2
   12bba:	9903      	ldr	r1, [sp, #12]
   12bbc:	004d      	lsls	r5, r1, #1
   12bbe:	428d      	cmp	r5, r1
   12bc0:	4189      	sbcs	r1, r1
   12bc2:	4249      	negs	r1, r1
   12bc4:	4441      	add	r1, r8
   12bc6:	1876      	adds	r6, r6, r1
   12bc8:	9503      	str	r5, [sp, #12]
   12bca:	e78f      	b.n	12aec <__aeabi_ddiv+0x4fc>
   12bcc:	201f      	movs	r0, #31
   12bce:	4240      	negs	r0, r0
   12bd0:	1ac3      	subs	r3, r0, r3
   12bd2:	4658      	mov	r0, fp
   12bd4:	40d8      	lsrs	r0, r3
   12bd6:	0003      	movs	r3, r0
   12bd8:	2a20      	cmp	r2, #32
   12bda:	d028      	beq.n	12c2e <__aeabi_ddiv+0x63e>
   12bdc:	2040      	movs	r0, #64	; 0x40
   12bde:	465d      	mov	r5, fp
   12be0:	1a82      	subs	r2, r0, r2
   12be2:	4095      	lsls	r5, r2
   12be4:	4329      	orrs	r1, r5
   12be6:	1e4a      	subs	r2, r1, #1
   12be8:	4191      	sbcs	r1, r2
   12bea:	4319      	orrs	r1, r3
   12bec:	2307      	movs	r3, #7
   12bee:	2200      	movs	r2, #0
   12bf0:	400b      	ands	r3, r1
   12bf2:	d009      	beq.n	12c08 <__aeabi_ddiv+0x618>
   12bf4:	230f      	movs	r3, #15
   12bf6:	2200      	movs	r2, #0
   12bf8:	400b      	ands	r3, r1
   12bfa:	0008      	movs	r0, r1
   12bfc:	2b04      	cmp	r3, #4
   12bfe:	d1bd      	bne.n	12b7c <__aeabi_ddiv+0x58c>
   12c00:	0001      	movs	r1, r0
   12c02:	0753      	lsls	r3, r2, #29
   12c04:	0252      	lsls	r2, r2, #9
   12c06:	0b12      	lsrs	r2, r2, #12
   12c08:	08c9      	lsrs	r1, r1, #3
   12c0a:	4319      	orrs	r1, r3
   12c0c:	2301      	movs	r3, #1
   12c0e:	4688      	mov	r8, r1
   12c10:	9902      	ldr	r1, [sp, #8]
   12c12:	2400      	movs	r4, #0
   12c14:	4019      	ands	r1, r3
   12c16:	468c      	mov	ip, r1
   12c18:	e5b8      	b.n	1278c <__aeabi_ddiv+0x19c>
   12c1a:	4552      	cmp	r2, sl
   12c1c:	d8be      	bhi.n	12b9c <__aeabi_ddiv+0x5ac>
   12c1e:	468b      	mov	fp, r1
   12c20:	2500      	movs	r5, #0
   12c22:	e660      	b.n	128e6 <__aeabi_ddiv+0x2f6>
   12c24:	9d03      	ldr	r5, [sp, #12]
   12c26:	429d      	cmp	r5, r3
   12c28:	d3c6      	bcc.n	12bb8 <__aeabi_ddiv+0x5c8>
   12c2a:	0011      	movs	r1, r2
   12c2c:	e762      	b.n	12af4 <__aeabi_ddiv+0x504>
   12c2e:	2500      	movs	r5, #0
   12c30:	e7d8      	b.n	12be4 <__aeabi_ddiv+0x5f4>
   12c32:	2280      	movs	r2, #128	; 0x80
   12c34:	465b      	mov	r3, fp
   12c36:	0312      	lsls	r2, r2, #12
   12c38:	431a      	orrs	r2, r3
   12c3a:	9b01      	ldr	r3, [sp, #4]
   12c3c:	0312      	lsls	r2, r2, #12
   12c3e:	0b12      	lsrs	r2, r2, #12
   12c40:	469c      	mov	ip, r3
   12c42:	4688      	mov	r8, r1
   12c44:	4c03      	ldr	r4, [pc, #12]	; (12c54 <__aeabi_ddiv+0x664>)
   12c46:	e5a1      	b.n	1278c <__aeabi_ddiv+0x19c>
   12c48:	000003ff 	.word	0x000003ff
   12c4c:	feffffff 	.word	0xfeffffff
   12c50:	000007fe 	.word	0x000007fe
   12c54:	000007ff 	.word	0x000007ff

00012c58 <__aeabi_dmul>:
   12c58:	b5f0      	push	{r4, r5, r6, r7, lr}
   12c5a:	4657      	mov	r7, sl
   12c5c:	4645      	mov	r5, r8
   12c5e:	46de      	mov	lr, fp
   12c60:	464e      	mov	r6, r9
   12c62:	b5e0      	push	{r5, r6, r7, lr}
   12c64:	030c      	lsls	r4, r1, #12
   12c66:	4698      	mov	r8, r3
   12c68:	004e      	lsls	r6, r1, #1
   12c6a:	0b23      	lsrs	r3, r4, #12
   12c6c:	b087      	sub	sp, #28
   12c6e:	0007      	movs	r7, r0
   12c70:	4692      	mov	sl, r2
   12c72:	469b      	mov	fp, r3
   12c74:	0d76      	lsrs	r6, r6, #21
   12c76:	0fcd      	lsrs	r5, r1, #31
   12c78:	2e00      	cmp	r6, #0
   12c7a:	d06b      	beq.n	12d54 <__aeabi_dmul+0xfc>
   12c7c:	4b6d      	ldr	r3, [pc, #436]	; (12e34 <__aeabi_dmul+0x1dc>)
   12c7e:	429e      	cmp	r6, r3
   12c80:	d035      	beq.n	12cee <__aeabi_dmul+0x96>
   12c82:	2480      	movs	r4, #128	; 0x80
   12c84:	465b      	mov	r3, fp
   12c86:	0f42      	lsrs	r2, r0, #29
   12c88:	0424      	lsls	r4, r4, #16
   12c8a:	00db      	lsls	r3, r3, #3
   12c8c:	4314      	orrs	r4, r2
   12c8e:	431c      	orrs	r4, r3
   12c90:	00c3      	lsls	r3, r0, #3
   12c92:	4699      	mov	r9, r3
   12c94:	4b68      	ldr	r3, [pc, #416]	; (12e38 <__aeabi_dmul+0x1e0>)
   12c96:	46a3      	mov	fp, r4
   12c98:	469c      	mov	ip, r3
   12c9a:	2300      	movs	r3, #0
   12c9c:	2700      	movs	r7, #0
   12c9e:	4466      	add	r6, ip
   12ca0:	9302      	str	r3, [sp, #8]
   12ca2:	4643      	mov	r3, r8
   12ca4:	031c      	lsls	r4, r3, #12
   12ca6:	005a      	lsls	r2, r3, #1
   12ca8:	0fdb      	lsrs	r3, r3, #31
   12caa:	4650      	mov	r0, sl
   12cac:	0b24      	lsrs	r4, r4, #12
   12cae:	0d52      	lsrs	r2, r2, #21
   12cb0:	4698      	mov	r8, r3
   12cb2:	d100      	bne.n	12cb6 <__aeabi_dmul+0x5e>
   12cb4:	e076      	b.n	12da4 <__aeabi_dmul+0x14c>
   12cb6:	4b5f      	ldr	r3, [pc, #380]	; (12e34 <__aeabi_dmul+0x1dc>)
   12cb8:	429a      	cmp	r2, r3
   12cba:	d06d      	beq.n	12d98 <__aeabi_dmul+0x140>
   12cbc:	2380      	movs	r3, #128	; 0x80
   12cbe:	0f41      	lsrs	r1, r0, #29
   12cc0:	041b      	lsls	r3, r3, #16
   12cc2:	430b      	orrs	r3, r1
   12cc4:	495c      	ldr	r1, [pc, #368]	; (12e38 <__aeabi_dmul+0x1e0>)
   12cc6:	00e4      	lsls	r4, r4, #3
   12cc8:	468c      	mov	ip, r1
   12cca:	431c      	orrs	r4, r3
   12ccc:	00c3      	lsls	r3, r0, #3
   12cce:	2000      	movs	r0, #0
   12cd0:	4462      	add	r2, ip
   12cd2:	4641      	mov	r1, r8
   12cd4:	18b6      	adds	r6, r6, r2
   12cd6:	4069      	eors	r1, r5
   12cd8:	1c72      	adds	r2, r6, #1
   12cda:	9101      	str	r1, [sp, #4]
   12cdc:	4694      	mov	ip, r2
   12cde:	4307      	orrs	r7, r0
   12ce0:	2f0f      	cmp	r7, #15
   12ce2:	d900      	bls.n	12ce6 <__aeabi_dmul+0x8e>
   12ce4:	e0b0      	b.n	12e48 <__aeabi_dmul+0x1f0>
   12ce6:	4a55      	ldr	r2, [pc, #340]	; (12e3c <__aeabi_dmul+0x1e4>)
   12ce8:	00bf      	lsls	r7, r7, #2
   12cea:	59d2      	ldr	r2, [r2, r7]
   12cec:	4697      	mov	pc, r2
   12cee:	465b      	mov	r3, fp
   12cf0:	4303      	orrs	r3, r0
   12cf2:	4699      	mov	r9, r3
   12cf4:	d000      	beq.n	12cf8 <__aeabi_dmul+0xa0>
   12cf6:	e087      	b.n	12e08 <__aeabi_dmul+0x1b0>
   12cf8:	2300      	movs	r3, #0
   12cfa:	469b      	mov	fp, r3
   12cfc:	3302      	adds	r3, #2
   12cfe:	2708      	movs	r7, #8
   12d00:	9302      	str	r3, [sp, #8]
   12d02:	e7ce      	b.n	12ca2 <__aeabi_dmul+0x4a>
   12d04:	4642      	mov	r2, r8
   12d06:	9201      	str	r2, [sp, #4]
   12d08:	2802      	cmp	r0, #2
   12d0a:	d067      	beq.n	12ddc <__aeabi_dmul+0x184>
   12d0c:	2803      	cmp	r0, #3
   12d0e:	d100      	bne.n	12d12 <__aeabi_dmul+0xba>
   12d10:	e20e      	b.n	13130 <__aeabi_dmul+0x4d8>
   12d12:	2801      	cmp	r0, #1
   12d14:	d000      	beq.n	12d18 <__aeabi_dmul+0xc0>
   12d16:	e162      	b.n	12fde <__aeabi_dmul+0x386>
   12d18:	2300      	movs	r3, #0
   12d1a:	2400      	movs	r4, #0
   12d1c:	2200      	movs	r2, #0
   12d1e:	4699      	mov	r9, r3
   12d20:	9901      	ldr	r1, [sp, #4]
   12d22:	4001      	ands	r1, r0
   12d24:	b2cd      	uxtb	r5, r1
   12d26:	2100      	movs	r1, #0
   12d28:	0312      	lsls	r2, r2, #12
   12d2a:	0d0b      	lsrs	r3, r1, #20
   12d2c:	0b12      	lsrs	r2, r2, #12
   12d2e:	051b      	lsls	r3, r3, #20
   12d30:	4313      	orrs	r3, r2
   12d32:	4a43      	ldr	r2, [pc, #268]	; (12e40 <__aeabi_dmul+0x1e8>)
   12d34:	0524      	lsls	r4, r4, #20
   12d36:	4013      	ands	r3, r2
   12d38:	431c      	orrs	r4, r3
   12d3a:	0064      	lsls	r4, r4, #1
   12d3c:	07ed      	lsls	r5, r5, #31
   12d3e:	0864      	lsrs	r4, r4, #1
   12d40:	432c      	orrs	r4, r5
   12d42:	4648      	mov	r0, r9
   12d44:	0021      	movs	r1, r4
   12d46:	b007      	add	sp, #28
   12d48:	bc3c      	pop	{r2, r3, r4, r5}
   12d4a:	4690      	mov	r8, r2
   12d4c:	4699      	mov	r9, r3
   12d4e:	46a2      	mov	sl, r4
   12d50:	46ab      	mov	fp, r5
   12d52:	bdf0      	pop	{r4, r5, r6, r7, pc}
   12d54:	4303      	orrs	r3, r0
   12d56:	4699      	mov	r9, r3
   12d58:	d04f      	beq.n	12dfa <__aeabi_dmul+0x1a2>
   12d5a:	465b      	mov	r3, fp
   12d5c:	2b00      	cmp	r3, #0
   12d5e:	d100      	bne.n	12d62 <__aeabi_dmul+0x10a>
   12d60:	e189      	b.n	13076 <__aeabi_dmul+0x41e>
   12d62:	4658      	mov	r0, fp
   12d64:	f000 fe56 	bl	13a14 <__clzsi2>
   12d68:	0003      	movs	r3, r0
   12d6a:	3b0b      	subs	r3, #11
   12d6c:	2b1c      	cmp	r3, #28
   12d6e:	dd00      	ble.n	12d72 <__aeabi_dmul+0x11a>
   12d70:	e17a      	b.n	13068 <__aeabi_dmul+0x410>
   12d72:	221d      	movs	r2, #29
   12d74:	1ad3      	subs	r3, r2, r3
   12d76:	003a      	movs	r2, r7
   12d78:	0001      	movs	r1, r0
   12d7a:	465c      	mov	r4, fp
   12d7c:	40da      	lsrs	r2, r3
   12d7e:	3908      	subs	r1, #8
   12d80:	408c      	lsls	r4, r1
   12d82:	0013      	movs	r3, r2
   12d84:	408f      	lsls	r7, r1
   12d86:	4323      	orrs	r3, r4
   12d88:	469b      	mov	fp, r3
   12d8a:	46b9      	mov	r9, r7
   12d8c:	2300      	movs	r3, #0
   12d8e:	4e2d      	ldr	r6, [pc, #180]	; (12e44 <__aeabi_dmul+0x1ec>)
   12d90:	2700      	movs	r7, #0
   12d92:	1a36      	subs	r6, r6, r0
   12d94:	9302      	str	r3, [sp, #8]
   12d96:	e784      	b.n	12ca2 <__aeabi_dmul+0x4a>
   12d98:	4653      	mov	r3, sl
   12d9a:	4323      	orrs	r3, r4
   12d9c:	d12a      	bne.n	12df4 <__aeabi_dmul+0x19c>
   12d9e:	2400      	movs	r4, #0
   12da0:	2002      	movs	r0, #2
   12da2:	e796      	b.n	12cd2 <__aeabi_dmul+0x7a>
   12da4:	4653      	mov	r3, sl
   12da6:	4323      	orrs	r3, r4
   12da8:	d020      	beq.n	12dec <__aeabi_dmul+0x194>
   12daa:	2c00      	cmp	r4, #0
   12dac:	d100      	bne.n	12db0 <__aeabi_dmul+0x158>
   12dae:	e157      	b.n	13060 <__aeabi_dmul+0x408>
   12db0:	0020      	movs	r0, r4
   12db2:	f000 fe2f 	bl	13a14 <__clzsi2>
   12db6:	0003      	movs	r3, r0
   12db8:	3b0b      	subs	r3, #11
   12dba:	2b1c      	cmp	r3, #28
   12dbc:	dd00      	ble.n	12dc0 <__aeabi_dmul+0x168>
   12dbe:	e149      	b.n	13054 <__aeabi_dmul+0x3fc>
   12dc0:	211d      	movs	r1, #29
   12dc2:	1acb      	subs	r3, r1, r3
   12dc4:	4651      	mov	r1, sl
   12dc6:	0002      	movs	r2, r0
   12dc8:	40d9      	lsrs	r1, r3
   12dca:	4653      	mov	r3, sl
   12dcc:	3a08      	subs	r2, #8
   12dce:	4094      	lsls	r4, r2
   12dd0:	4093      	lsls	r3, r2
   12dd2:	430c      	orrs	r4, r1
   12dd4:	4a1b      	ldr	r2, [pc, #108]	; (12e44 <__aeabi_dmul+0x1ec>)
   12dd6:	1a12      	subs	r2, r2, r0
   12dd8:	2000      	movs	r0, #0
   12dda:	e77a      	b.n	12cd2 <__aeabi_dmul+0x7a>
   12ddc:	2501      	movs	r5, #1
   12dde:	9b01      	ldr	r3, [sp, #4]
   12de0:	4c14      	ldr	r4, [pc, #80]	; (12e34 <__aeabi_dmul+0x1dc>)
   12de2:	401d      	ands	r5, r3
   12de4:	2300      	movs	r3, #0
   12de6:	2200      	movs	r2, #0
   12de8:	4699      	mov	r9, r3
   12dea:	e79c      	b.n	12d26 <__aeabi_dmul+0xce>
   12dec:	2400      	movs	r4, #0
   12dee:	2200      	movs	r2, #0
   12df0:	2001      	movs	r0, #1
   12df2:	e76e      	b.n	12cd2 <__aeabi_dmul+0x7a>
   12df4:	4653      	mov	r3, sl
   12df6:	2003      	movs	r0, #3
   12df8:	e76b      	b.n	12cd2 <__aeabi_dmul+0x7a>
   12dfa:	2300      	movs	r3, #0
   12dfc:	469b      	mov	fp, r3
   12dfe:	3301      	adds	r3, #1
   12e00:	2704      	movs	r7, #4
   12e02:	2600      	movs	r6, #0
   12e04:	9302      	str	r3, [sp, #8]
   12e06:	e74c      	b.n	12ca2 <__aeabi_dmul+0x4a>
   12e08:	2303      	movs	r3, #3
   12e0a:	4681      	mov	r9, r0
   12e0c:	270c      	movs	r7, #12
   12e0e:	9302      	str	r3, [sp, #8]
   12e10:	e747      	b.n	12ca2 <__aeabi_dmul+0x4a>
   12e12:	2280      	movs	r2, #128	; 0x80
   12e14:	2300      	movs	r3, #0
   12e16:	2500      	movs	r5, #0
   12e18:	0312      	lsls	r2, r2, #12
   12e1a:	4699      	mov	r9, r3
   12e1c:	4c05      	ldr	r4, [pc, #20]	; (12e34 <__aeabi_dmul+0x1dc>)
   12e1e:	e782      	b.n	12d26 <__aeabi_dmul+0xce>
   12e20:	465c      	mov	r4, fp
   12e22:	464b      	mov	r3, r9
   12e24:	9802      	ldr	r0, [sp, #8]
   12e26:	e76f      	b.n	12d08 <__aeabi_dmul+0xb0>
   12e28:	465c      	mov	r4, fp
   12e2a:	464b      	mov	r3, r9
   12e2c:	9501      	str	r5, [sp, #4]
   12e2e:	9802      	ldr	r0, [sp, #8]
   12e30:	e76a      	b.n	12d08 <__aeabi_dmul+0xb0>
   12e32:	46c0      	nop			; (mov r8, r8)
   12e34:	000007ff 	.word	0x000007ff
   12e38:	fffffc01 	.word	0xfffffc01
   12e3c:	0001bc3c 	.word	0x0001bc3c
   12e40:	800fffff 	.word	0x800fffff
   12e44:	fffffc0d 	.word	0xfffffc0d
   12e48:	464a      	mov	r2, r9
   12e4a:	4649      	mov	r1, r9
   12e4c:	0c17      	lsrs	r7, r2, #16
   12e4e:	0c1a      	lsrs	r2, r3, #16
   12e50:	041b      	lsls	r3, r3, #16
   12e52:	0c1b      	lsrs	r3, r3, #16
   12e54:	0408      	lsls	r0, r1, #16
   12e56:	0019      	movs	r1, r3
   12e58:	0c00      	lsrs	r0, r0, #16
   12e5a:	4341      	muls	r1, r0
   12e5c:	0015      	movs	r5, r2
   12e5e:	4688      	mov	r8, r1
   12e60:	0019      	movs	r1, r3
   12e62:	437d      	muls	r5, r7
   12e64:	4379      	muls	r1, r7
   12e66:	9503      	str	r5, [sp, #12]
   12e68:	4689      	mov	r9, r1
   12e6a:	0029      	movs	r1, r5
   12e6c:	0015      	movs	r5, r2
   12e6e:	4345      	muls	r5, r0
   12e70:	444d      	add	r5, r9
   12e72:	9502      	str	r5, [sp, #8]
   12e74:	4645      	mov	r5, r8
   12e76:	0c2d      	lsrs	r5, r5, #16
   12e78:	46aa      	mov	sl, r5
   12e7a:	9d02      	ldr	r5, [sp, #8]
   12e7c:	4455      	add	r5, sl
   12e7e:	45a9      	cmp	r9, r5
   12e80:	d906      	bls.n	12e90 <__aeabi_dmul+0x238>
   12e82:	468a      	mov	sl, r1
   12e84:	2180      	movs	r1, #128	; 0x80
   12e86:	0249      	lsls	r1, r1, #9
   12e88:	4689      	mov	r9, r1
   12e8a:	44ca      	add	sl, r9
   12e8c:	4651      	mov	r1, sl
   12e8e:	9103      	str	r1, [sp, #12]
   12e90:	0c29      	lsrs	r1, r5, #16
   12e92:	9104      	str	r1, [sp, #16]
   12e94:	4641      	mov	r1, r8
   12e96:	0409      	lsls	r1, r1, #16
   12e98:	042d      	lsls	r5, r5, #16
   12e9a:	0c09      	lsrs	r1, r1, #16
   12e9c:	4688      	mov	r8, r1
   12e9e:	0029      	movs	r1, r5
   12ea0:	0c25      	lsrs	r5, r4, #16
   12ea2:	0424      	lsls	r4, r4, #16
   12ea4:	4441      	add	r1, r8
   12ea6:	0c24      	lsrs	r4, r4, #16
   12ea8:	9105      	str	r1, [sp, #20]
   12eaa:	0021      	movs	r1, r4
   12eac:	4341      	muls	r1, r0
   12eae:	4688      	mov	r8, r1
   12eb0:	0021      	movs	r1, r4
   12eb2:	4379      	muls	r1, r7
   12eb4:	468a      	mov	sl, r1
   12eb6:	4368      	muls	r0, r5
   12eb8:	4641      	mov	r1, r8
   12eba:	4450      	add	r0, sl
   12ebc:	4681      	mov	r9, r0
   12ebe:	0c08      	lsrs	r0, r1, #16
   12ec0:	4448      	add	r0, r9
   12ec2:	436f      	muls	r7, r5
   12ec4:	4582      	cmp	sl, r0
   12ec6:	d903      	bls.n	12ed0 <__aeabi_dmul+0x278>
   12ec8:	2180      	movs	r1, #128	; 0x80
   12eca:	0249      	lsls	r1, r1, #9
   12ecc:	4689      	mov	r9, r1
   12ece:	444f      	add	r7, r9
   12ed0:	0c01      	lsrs	r1, r0, #16
   12ed2:	4689      	mov	r9, r1
   12ed4:	0039      	movs	r1, r7
   12ed6:	4449      	add	r1, r9
   12ed8:	9102      	str	r1, [sp, #8]
   12eda:	4641      	mov	r1, r8
   12edc:	040f      	lsls	r7, r1, #16
   12ede:	9904      	ldr	r1, [sp, #16]
   12ee0:	0c3f      	lsrs	r7, r7, #16
   12ee2:	4688      	mov	r8, r1
   12ee4:	0400      	lsls	r0, r0, #16
   12ee6:	19c0      	adds	r0, r0, r7
   12ee8:	4480      	add	r8, r0
   12eea:	4641      	mov	r1, r8
   12eec:	9104      	str	r1, [sp, #16]
   12eee:	4659      	mov	r1, fp
   12ef0:	0c0f      	lsrs	r7, r1, #16
   12ef2:	0409      	lsls	r1, r1, #16
   12ef4:	0c09      	lsrs	r1, r1, #16
   12ef6:	4688      	mov	r8, r1
   12ef8:	4359      	muls	r1, r3
   12efa:	468a      	mov	sl, r1
   12efc:	0039      	movs	r1, r7
   12efe:	4351      	muls	r1, r2
   12f00:	4689      	mov	r9, r1
   12f02:	4641      	mov	r1, r8
   12f04:	434a      	muls	r2, r1
   12f06:	4651      	mov	r1, sl
   12f08:	0c09      	lsrs	r1, r1, #16
   12f0a:	468b      	mov	fp, r1
   12f0c:	437b      	muls	r3, r7
   12f0e:	18d2      	adds	r2, r2, r3
   12f10:	445a      	add	r2, fp
   12f12:	4293      	cmp	r3, r2
   12f14:	d903      	bls.n	12f1e <__aeabi_dmul+0x2c6>
   12f16:	2380      	movs	r3, #128	; 0x80
   12f18:	025b      	lsls	r3, r3, #9
   12f1a:	469b      	mov	fp, r3
   12f1c:	44d9      	add	r9, fp
   12f1e:	4651      	mov	r1, sl
   12f20:	0409      	lsls	r1, r1, #16
   12f22:	0c09      	lsrs	r1, r1, #16
   12f24:	468a      	mov	sl, r1
   12f26:	4641      	mov	r1, r8
   12f28:	4361      	muls	r1, r4
   12f2a:	437c      	muls	r4, r7
   12f2c:	0c13      	lsrs	r3, r2, #16
   12f2e:	0412      	lsls	r2, r2, #16
   12f30:	444b      	add	r3, r9
   12f32:	4452      	add	r2, sl
   12f34:	46a1      	mov	r9, r4
   12f36:	468a      	mov	sl, r1
   12f38:	003c      	movs	r4, r7
   12f3a:	4641      	mov	r1, r8
   12f3c:	436c      	muls	r4, r5
   12f3e:	434d      	muls	r5, r1
   12f40:	4651      	mov	r1, sl
   12f42:	444d      	add	r5, r9
   12f44:	0c0f      	lsrs	r7, r1, #16
   12f46:	197d      	adds	r5, r7, r5
   12f48:	45a9      	cmp	r9, r5
   12f4a:	d903      	bls.n	12f54 <__aeabi_dmul+0x2fc>
   12f4c:	2180      	movs	r1, #128	; 0x80
   12f4e:	0249      	lsls	r1, r1, #9
   12f50:	4688      	mov	r8, r1
   12f52:	4444      	add	r4, r8
   12f54:	9f04      	ldr	r7, [sp, #16]
   12f56:	9903      	ldr	r1, [sp, #12]
   12f58:	46b8      	mov	r8, r7
   12f5a:	4441      	add	r1, r8
   12f5c:	468b      	mov	fp, r1
   12f5e:	4583      	cmp	fp, r0
   12f60:	4180      	sbcs	r0, r0
   12f62:	4241      	negs	r1, r0
   12f64:	4688      	mov	r8, r1
   12f66:	4651      	mov	r1, sl
   12f68:	0408      	lsls	r0, r1, #16
   12f6a:	042f      	lsls	r7, r5, #16
   12f6c:	0c00      	lsrs	r0, r0, #16
   12f6e:	183f      	adds	r7, r7, r0
   12f70:	4658      	mov	r0, fp
   12f72:	9902      	ldr	r1, [sp, #8]
   12f74:	1810      	adds	r0, r2, r0
   12f76:	4689      	mov	r9, r1
   12f78:	4290      	cmp	r0, r2
   12f7a:	4192      	sbcs	r2, r2
   12f7c:	444f      	add	r7, r9
   12f7e:	46ba      	mov	sl, r7
   12f80:	4252      	negs	r2, r2
   12f82:	4699      	mov	r9, r3
   12f84:	4693      	mov	fp, r2
   12f86:	44c2      	add	sl, r8
   12f88:	44d1      	add	r9, sl
   12f8a:	44cb      	add	fp, r9
   12f8c:	428f      	cmp	r7, r1
   12f8e:	41bf      	sbcs	r7, r7
   12f90:	45c2      	cmp	sl, r8
   12f92:	4189      	sbcs	r1, r1
   12f94:	4599      	cmp	r9, r3
   12f96:	419b      	sbcs	r3, r3
   12f98:	4593      	cmp	fp, r2
   12f9a:	4192      	sbcs	r2, r2
   12f9c:	427f      	negs	r7, r7
   12f9e:	4249      	negs	r1, r1
   12fa0:	0c2d      	lsrs	r5, r5, #16
   12fa2:	4252      	negs	r2, r2
   12fa4:	430f      	orrs	r7, r1
   12fa6:	425b      	negs	r3, r3
   12fa8:	4313      	orrs	r3, r2
   12faa:	197f      	adds	r7, r7, r5
   12fac:	18ff      	adds	r7, r7, r3
   12fae:	465b      	mov	r3, fp
   12fb0:	193c      	adds	r4, r7, r4
   12fb2:	0ddb      	lsrs	r3, r3, #23
   12fb4:	9a05      	ldr	r2, [sp, #20]
   12fb6:	0264      	lsls	r4, r4, #9
   12fb8:	431c      	orrs	r4, r3
   12fba:	0243      	lsls	r3, r0, #9
   12fbc:	4313      	orrs	r3, r2
   12fbe:	1e5d      	subs	r5, r3, #1
   12fc0:	41ab      	sbcs	r3, r5
   12fc2:	465a      	mov	r2, fp
   12fc4:	0dc0      	lsrs	r0, r0, #23
   12fc6:	4303      	orrs	r3, r0
   12fc8:	0252      	lsls	r2, r2, #9
   12fca:	4313      	orrs	r3, r2
   12fcc:	01e2      	lsls	r2, r4, #7
   12fce:	d556      	bpl.n	1307e <__aeabi_dmul+0x426>
   12fd0:	2001      	movs	r0, #1
   12fd2:	085a      	lsrs	r2, r3, #1
   12fd4:	4003      	ands	r3, r0
   12fd6:	4313      	orrs	r3, r2
   12fd8:	07e2      	lsls	r2, r4, #31
   12fda:	4313      	orrs	r3, r2
   12fdc:	0864      	lsrs	r4, r4, #1
   12fde:	485a      	ldr	r0, [pc, #360]	; (13148 <__aeabi_dmul+0x4f0>)
   12fe0:	4460      	add	r0, ip
   12fe2:	2800      	cmp	r0, #0
   12fe4:	dd4d      	ble.n	13082 <__aeabi_dmul+0x42a>
   12fe6:	075a      	lsls	r2, r3, #29
   12fe8:	d009      	beq.n	12ffe <__aeabi_dmul+0x3a6>
   12fea:	220f      	movs	r2, #15
   12fec:	401a      	ands	r2, r3
   12fee:	2a04      	cmp	r2, #4
   12ff0:	d005      	beq.n	12ffe <__aeabi_dmul+0x3a6>
   12ff2:	1d1a      	adds	r2, r3, #4
   12ff4:	429a      	cmp	r2, r3
   12ff6:	419b      	sbcs	r3, r3
   12ff8:	425b      	negs	r3, r3
   12ffa:	18e4      	adds	r4, r4, r3
   12ffc:	0013      	movs	r3, r2
   12ffe:	01e2      	lsls	r2, r4, #7
   13000:	d504      	bpl.n	1300c <__aeabi_dmul+0x3b4>
   13002:	2080      	movs	r0, #128	; 0x80
   13004:	4a51      	ldr	r2, [pc, #324]	; (1314c <__aeabi_dmul+0x4f4>)
   13006:	00c0      	lsls	r0, r0, #3
   13008:	4014      	ands	r4, r2
   1300a:	4460      	add	r0, ip
   1300c:	4a50      	ldr	r2, [pc, #320]	; (13150 <__aeabi_dmul+0x4f8>)
   1300e:	4290      	cmp	r0, r2
   13010:	dd00      	ble.n	13014 <__aeabi_dmul+0x3bc>
   13012:	e6e3      	b.n	12ddc <__aeabi_dmul+0x184>
   13014:	2501      	movs	r5, #1
   13016:	08db      	lsrs	r3, r3, #3
   13018:	0762      	lsls	r2, r4, #29
   1301a:	431a      	orrs	r2, r3
   1301c:	0264      	lsls	r4, r4, #9
   1301e:	9b01      	ldr	r3, [sp, #4]
   13020:	4691      	mov	r9, r2
   13022:	0b22      	lsrs	r2, r4, #12
   13024:	0544      	lsls	r4, r0, #21
   13026:	0d64      	lsrs	r4, r4, #21
   13028:	401d      	ands	r5, r3
   1302a:	e67c      	b.n	12d26 <__aeabi_dmul+0xce>
   1302c:	2280      	movs	r2, #128	; 0x80
   1302e:	4659      	mov	r1, fp
   13030:	0312      	lsls	r2, r2, #12
   13032:	4211      	tst	r1, r2
   13034:	d008      	beq.n	13048 <__aeabi_dmul+0x3f0>
   13036:	4214      	tst	r4, r2
   13038:	d106      	bne.n	13048 <__aeabi_dmul+0x3f0>
   1303a:	4322      	orrs	r2, r4
   1303c:	0312      	lsls	r2, r2, #12
   1303e:	0b12      	lsrs	r2, r2, #12
   13040:	4645      	mov	r5, r8
   13042:	4699      	mov	r9, r3
   13044:	4c43      	ldr	r4, [pc, #268]	; (13154 <__aeabi_dmul+0x4fc>)
   13046:	e66e      	b.n	12d26 <__aeabi_dmul+0xce>
   13048:	465b      	mov	r3, fp
   1304a:	431a      	orrs	r2, r3
   1304c:	0312      	lsls	r2, r2, #12
   1304e:	0b12      	lsrs	r2, r2, #12
   13050:	4c40      	ldr	r4, [pc, #256]	; (13154 <__aeabi_dmul+0x4fc>)
   13052:	e668      	b.n	12d26 <__aeabi_dmul+0xce>
   13054:	0003      	movs	r3, r0
   13056:	4654      	mov	r4, sl
   13058:	3b28      	subs	r3, #40	; 0x28
   1305a:	409c      	lsls	r4, r3
   1305c:	2300      	movs	r3, #0
   1305e:	e6b9      	b.n	12dd4 <__aeabi_dmul+0x17c>
   13060:	f000 fcd8 	bl	13a14 <__clzsi2>
   13064:	3020      	adds	r0, #32
   13066:	e6a6      	b.n	12db6 <__aeabi_dmul+0x15e>
   13068:	0003      	movs	r3, r0
   1306a:	3b28      	subs	r3, #40	; 0x28
   1306c:	409f      	lsls	r7, r3
   1306e:	2300      	movs	r3, #0
   13070:	46bb      	mov	fp, r7
   13072:	4699      	mov	r9, r3
   13074:	e68a      	b.n	12d8c <__aeabi_dmul+0x134>
   13076:	f000 fccd 	bl	13a14 <__clzsi2>
   1307a:	3020      	adds	r0, #32
   1307c:	e674      	b.n	12d68 <__aeabi_dmul+0x110>
   1307e:	46b4      	mov	ip, r6
   13080:	e7ad      	b.n	12fde <__aeabi_dmul+0x386>
   13082:	2501      	movs	r5, #1
   13084:	1a2a      	subs	r2, r5, r0
   13086:	2a38      	cmp	r2, #56	; 0x38
   13088:	dd06      	ble.n	13098 <__aeabi_dmul+0x440>
   1308a:	9b01      	ldr	r3, [sp, #4]
   1308c:	2400      	movs	r4, #0
   1308e:	401d      	ands	r5, r3
   13090:	2300      	movs	r3, #0
   13092:	2200      	movs	r2, #0
   13094:	4699      	mov	r9, r3
   13096:	e646      	b.n	12d26 <__aeabi_dmul+0xce>
   13098:	2a1f      	cmp	r2, #31
   1309a:	dc21      	bgt.n	130e0 <__aeabi_dmul+0x488>
   1309c:	2520      	movs	r5, #32
   1309e:	0020      	movs	r0, r4
   130a0:	1aad      	subs	r5, r5, r2
   130a2:	001e      	movs	r6, r3
   130a4:	40ab      	lsls	r3, r5
   130a6:	40a8      	lsls	r0, r5
   130a8:	40d6      	lsrs	r6, r2
   130aa:	1e5d      	subs	r5, r3, #1
   130ac:	41ab      	sbcs	r3, r5
   130ae:	4330      	orrs	r0, r6
   130b0:	4318      	orrs	r0, r3
   130b2:	40d4      	lsrs	r4, r2
   130b4:	0743      	lsls	r3, r0, #29
   130b6:	d009      	beq.n	130cc <__aeabi_dmul+0x474>
   130b8:	230f      	movs	r3, #15
   130ba:	4003      	ands	r3, r0
   130bc:	2b04      	cmp	r3, #4
   130be:	d005      	beq.n	130cc <__aeabi_dmul+0x474>
   130c0:	0003      	movs	r3, r0
   130c2:	1d18      	adds	r0, r3, #4
   130c4:	4298      	cmp	r0, r3
   130c6:	419b      	sbcs	r3, r3
   130c8:	425b      	negs	r3, r3
   130ca:	18e4      	adds	r4, r4, r3
   130cc:	0223      	lsls	r3, r4, #8
   130ce:	d521      	bpl.n	13114 <__aeabi_dmul+0x4bc>
   130d0:	2501      	movs	r5, #1
   130d2:	9b01      	ldr	r3, [sp, #4]
   130d4:	2401      	movs	r4, #1
   130d6:	401d      	ands	r5, r3
   130d8:	2300      	movs	r3, #0
   130da:	2200      	movs	r2, #0
   130dc:	4699      	mov	r9, r3
   130de:	e622      	b.n	12d26 <__aeabi_dmul+0xce>
   130e0:	251f      	movs	r5, #31
   130e2:	0021      	movs	r1, r4
   130e4:	426d      	negs	r5, r5
   130e6:	1a28      	subs	r0, r5, r0
   130e8:	40c1      	lsrs	r1, r0
   130ea:	0008      	movs	r0, r1
   130ec:	2a20      	cmp	r2, #32
   130ee:	d01d      	beq.n	1312c <__aeabi_dmul+0x4d4>
   130f0:	355f      	adds	r5, #95	; 0x5f
   130f2:	1aaa      	subs	r2, r5, r2
   130f4:	4094      	lsls	r4, r2
   130f6:	4323      	orrs	r3, r4
   130f8:	1e5c      	subs	r4, r3, #1
   130fa:	41a3      	sbcs	r3, r4
   130fc:	2507      	movs	r5, #7
   130fe:	4303      	orrs	r3, r0
   13100:	401d      	ands	r5, r3
   13102:	2200      	movs	r2, #0
   13104:	2d00      	cmp	r5, #0
   13106:	d009      	beq.n	1311c <__aeabi_dmul+0x4c4>
   13108:	220f      	movs	r2, #15
   1310a:	2400      	movs	r4, #0
   1310c:	401a      	ands	r2, r3
   1310e:	0018      	movs	r0, r3
   13110:	2a04      	cmp	r2, #4
   13112:	d1d6      	bne.n	130c2 <__aeabi_dmul+0x46a>
   13114:	0003      	movs	r3, r0
   13116:	0765      	lsls	r5, r4, #29
   13118:	0264      	lsls	r4, r4, #9
   1311a:	0b22      	lsrs	r2, r4, #12
   1311c:	08db      	lsrs	r3, r3, #3
   1311e:	432b      	orrs	r3, r5
   13120:	2501      	movs	r5, #1
   13122:	4699      	mov	r9, r3
   13124:	9b01      	ldr	r3, [sp, #4]
   13126:	2400      	movs	r4, #0
   13128:	401d      	ands	r5, r3
   1312a:	e5fc      	b.n	12d26 <__aeabi_dmul+0xce>
   1312c:	2400      	movs	r4, #0
   1312e:	e7e2      	b.n	130f6 <__aeabi_dmul+0x49e>
   13130:	2280      	movs	r2, #128	; 0x80
   13132:	2501      	movs	r5, #1
   13134:	0312      	lsls	r2, r2, #12
   13136:	4322      	orrs	r2, r4
   13138:	9901      	ldr	r1, [sp, #4]
   1313a:	0312      	lsls	r2, r2, #12
   1313c:	0b12      	lsrs	r2, r2, #12
   1313e:	400d      	ands	r5, r1
   13140:	4699      	mov	r9, r3
   13142:	4c04      	ldr	r4, [pc, #16]	; (13154 <__aeabi_dmul+0x4fc>)
   13144:	e5ef      	b.n	12d26 <__aeabi_dmul+0xce>
   13146:	46c0      	nop			; (mov r8, r8)
   13148:	000003ff 	.word	0x000003ff
   1314c:	feffffff 	.word	0xfeffffff
   13150:	000007fe 	.word	0x000007fe
   13154:	000007ff 	.word	0x000007ff

00013158 <__aeabi_dsub>:
   13158:	b5f0      	push	{r4, r5, r6, r7, lr}
   1315a:	4646      	mov	r6, r8
   1315c:	46d6      	mov	lr, sl
   1315e:	464f      	mov	r7, r9
   13160:	030c      	lsls	r4, r1, #12
   13162:	b5c0      	push	{r6, r7, lr}
   13164:	0fcd      	lsrs	r5, r1, #31
   13166:	004e      	lsls	r6, r1, #1
   13168:	0a61      	lsrs	r1, r4, #9
   1316a:	0f44      	lsrs	r4, r0, #29
   1316c:	430c      	orrs	r4, r1
   1316e:	00c1      	lsls	r1, r0, #3
   13170:	0058      	lsls	r0, r3, #1
   13172:	0d40      	lsrs	r0, r0, #21
   13174:	4684      	mov	ip, r0
   13176:	468a      	mov	sl, r1
   13178:	000f      	movs	r7, r1
   1317a:	0319      	lsls	r1, r3, #12
   1317c:	0f50      	lsrs	r0, r2, #29
   1317e:	0a49      	lsrs	r1, r1, #9
   13180:	4301      	orrs	r1, r0
   13182:	48c6      	ldr	r0, [pc, #792]	; (1349c <__aeabi_dsub+0x344>)
   13184:	0d76      	lsrs	r6, r6, #21
   13186:	46a8      	mov	r8, r5
   13188:	0fdb      	lsrs	r3, r3, #31
   1318a:	00d2      	lsls	r2, r2, #3
   1318c:	4584      	cmp	ip, r0
   1318e:	d100      	bne.n	13192 <__aeabi_dsub+0x3a>
   13190:	e0d8      	b.n	13344 <__aeabi_dsub+0x1ec>
   13192:	2001      	movs	r0, #1
   13194:	4043      	eors	r3, r0
   13196:	42ab      	cmp	r3, r5
   13198:	d100      	bne.n	1319c <__aeabi_dsub+0x44>
   1319a:	e0a6      	b.n	132ea <__aeabi_dsub+0x192>
   1319c:	4660      	mov	r0, ip
   1319e:	1a35      	subs	r5, r6, r0
   131a0:	2d00      	cmp	r5, #0
   131a2:	dc00      	bgt.n	131a6 <__aeabi_dsub+0x4e>
   131a4:	e105      	b.n	133b2 <__aeabi_dsub+0x25a>
   131a6:	2800      	cmp	r0, #0
   131a8:	d110      	bne.n	131cc <__aeabi_dsub+0x74>
   131aa:	000b      	movs	r3, r1
   131ac:	4313      	orrs	r3, r2
   131ae:	d100      	bne.n	131b2 <__aeabi_dsub+0x5a>
   131b0:	e0d7      	b.n	13362 <__aeabi_dsub+0x20a>
   131b2:	1e6b      	subs	r3, r5, #1
   131b4:	2b00      	cmp	r3, #0
   131b6:	d000      	beq.n	131ba <__aeabi_dsub+0x62>
   131b8:	e14b      	b.n	13452 <__aeabi_dsub+0x2fa>
   131ba:	4653      	mov	r3, sl
   131bc:	1a9f      	subs	r7, r3, r2
   131be:	45ba      	cmp	sl, r7
   131c0:	4180      	sbcs	r0, r0
   131c2:	1a64      	subs	r4, r4, r1
   131c4:	4240      	negs	r0, r0
   131c6:	1a24      	subs	r4, r4, r0
   131c8:	2601      	movs	r6, #1
   131ca:	e01e      	b.n	1320a <__aeabi_dsub+0xb2>
   131cc:	4bb3      	ldr	r3, [pc, #716]	; (1349c <__aeabi_dsub+0x344>)
   131ce:	429e      	cmp	r6, r3
   131d0:	d048      	beq.n	13264 <__aeabi_dsub+0x10c>
   131d2:	2380      	movs	r3, #128	; 0x80
   131d4:	041b      	lsls	r3, r3, #16
   131d6:	4319      	orrs	r1, r3
   131d8:	2d38      	cmp	r5, #56	; 0x38
   131da:	dd00      	ble.n	131de <__aeabi_dsub+0x86>
   131dc:	e119      	b.n	13412 <__aeabi_dsub+0x2ba>
   131de:	2d1f      	cmp	r5, #31
   131e0:	dd00      	ble.n	131e4 <__aeabi_dsub+0x8c>
   131e2:	e14c      	b.n	1347e <__aeabi_dsub+0x326>
   131e4:	2320      	movs	r3, #32
   131e6:	000f      	movs	r7, r1
   131e8:	1b5b      	subs	r3, r3, r5
   131ea:	0010      	movs	r0, r2
   131ec:	409a      	lsls	r2, r3
   131ee:	409f      	lsls	r7, r3
   131f0:	40e8      	lsrs	r0, r5
   131f2:	1e53      	subs	r3, r2, #1
   131f4:	419a      	sbcs	r2, r3
   131f6:	40e9      	lsrs	r1, r5
   131f8:	4307      	orrs	r7, r0
   131fa:	4317      	orrs	r7, r2
   131fc:	4653      	mov	r3, sl
   131fe:	1bdf      	subs	r7, r3, r7
   13200:	1a61      	subs	r1, r4, r1
   13202:	45ba      	cmp	sl, r7
   13204:	41a4      	sbcs	r4, r4
   13206:	4264      	negs	r4, r4
   13208:	1b0c      	subs	r4, r1, r4
   1320a:	0223      	lsls	r3, r4, #8
   1320c:	d400      	bmi.n	13210 <__aeabi_dsub+0xb8>
   1320e:	e0c5      	b.n	1339c <__aeabi_dsub+0x244>
   13210:	0264      	lsls	r4, r4, #9
   13212:	0a65      	lsrs	r5, r4, #9
   13214:	2d00      	cmp	r5, #0
   13216:	d100      	bne.n	1321a <__aeabi_dsub+0xc2>
   13218:	e0f6      	b.n	13408 <__aeabi_dsub+0x2b0>
   1321a:	0028      	movs	r0, r5
   1321c:	f000 fbfa 	bl	13a14 <__clzsi2>
   13220:	0003      	movs	r3, r0
   13222:	3b08      	subs	r3, #8
   13224:	2b1f      	cmp	r3, #31
   13226:	dd00      	ble.n	1322a <__aeabi_dsub+0xd2>
   13228:	e0e9      	b.n	133fe <__aeabi_dsub+0x2a6>
   1322a:	2220      	movs	r2, #32
   1322c:	003c      	movs	r4, r7
   1322e:	1ad2      	subs	r2, r2, r3
   13230:	409d      	lsls	r5, r3
   13232:	40d4      	lsrs	r4, r2
   13234:	409f      	lsls	r7, r3
   13236:	4325      	orrs	r5, r4
   13238:	429e      	cmp	r6, r3
   1323a:	dd00      	ble.n	1323e <__aeabi_dsub+0xe6>
   1323c:	e0db      	b.n	133f6 <__aeabi_dsub+0x29e>
   1323e:	1b9e      	subs	r6, r3, r6
   13240:	1c73      	adds	r3, r6, #1
   13242:	2b1f      	cmp	r3, #31
   13244:	dd00      	ble.n	13248 <__aeabi_dsub+0xf0>
   13246:	e10a      	b.n	1345e <__aeabi_dsub+0x306>
   13248:	2220      	movs	r2, #32
   1324a:	0038      	movs	r0, r7
   1324c:	1ad2      	subs	r2, r2, r3
   1324e:	0029      	movs	r1, r5
   13250:	4097      	lsls	r7, r2
   13252:	002c      	movs	r4, r5
   13254:	4091      	lsls	r1, r2
   13256:	40d8      	lsrs	r0, r3
   13258:	1e7a      	subs	r2, r7, #1
   1325a:	4197      	sbcs	r7, r2
   1325c:	40dc      	lsrs	r4, r3
   1325e:	2600      	movs	r6, #0
   13260:	4301      	orrs	r1, r0
   13262:	430f      	orrs	r7, r1
   13264:	077b      	lsls	r3, r7, #29
   13266:	d009      	beq.n	1327c <__aeabi_dsub+0x124>
   13268:	230f      	movs	r3, #15
   1326a:	403b      	ands	r3, r7
   1326c:	2b04      	cmp	r3, #4
   1326e:	d005      	beq.n	1327c <__aeabi_dsub+0x124>
   13270:	1d3b      	adds	r3, r7, #4
   13272:	42bb      	cmp	r3, r7
   13274:	41bf      	sbcs	r7, r7
   13276:	427f      	negs	r7, r7
   13278:	19e4      	adds	r4, r4, r7
   1327a:	001f      	movs	r7, r3
   1327c:	0223      	lsls	r3, r4, #8
   1327e:	d525      	bpl.n	132cc <__aeabi_dsub+0x174>
   13280:	4b86      	ldr	r3, [pc, #536]	; (1349c <__aeabi_dsub+0x344>)
   13282:	3601      	adds	r6, #1
   13284:	429e      	cmp	r6, r3
   13286:	d100      	bne.n	1328a <__aeabi_dsub+0x132>
   13288:	e0af      	b.n	133ea <__aeabi_dsub+0x292>
   1328a:	4b85      	ldr	r3, [pc, #532]	; (134a0 <__aeabi_dsub+0x348>)
   1328c:	2501      	movs	r5, #1
   1328e:	401c      	ands	r4, r3
   13290:	4643      	mov	r3, r8
   13292:	0762      	lsls	r2, r4, #29
   13294:	08ff      	lsrs	r7, r7, #3
   13296:	0264      	lsls	r4, r4, #9
   13298:	0576      	lsls	r6, r6, #21
   1329a:	4317      	orrs	r7, r2
   1329c:	0b24      	lsrs	r4, r4, #12
   1329e:	0d76      	lsrs	r6, r6, #21
   132a0:	401d      	ands	r5, r3
   132a2:	2100      	movs	r1, #0
   132a4:	0324      	lsls	r4, r4, #12
   132a6:	0b23      	lsrs	r3, r4, #12
   132a8:	0d0c      	lsrs	r4, r1, #20
   132aa:	4a7e      	ldr	r2, [pc, #504]	; (134a4 <__aeabi_dsub+0x34c>)
   132ac:	0524      	lsls	r4, r4, #20
   132ae:	431c      	orrs	r4, r3
   132b0:	4014      	ands	r4, r2
   132b2:	0533      	lsls	r3, r6, #20
   132b4:	4323      	orrs	r3, r4
   132b6:	005b      	lsls	r3, r3, #1
   132b8:	07ed      	lsls	r5, r5, #31
   132ba:	085b      	lsrs	r3, r3, #1
   132bc:	432b      	orrs	r3, r5
   132be:	0038      	movs	r0, r7
   132c0:	0019      	movs	r1, r3
   132c2:	bc1c      	pop	{r2, r3, r4}
   132c4:	4690      	mov	r8, r2
   132c6:	4699      	mov	r9, r3
   132c8:	46a2      	mov	sl, r4
   132ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
   132cc:	2501      	movs	r5, #1
   132ce:	4643      	mov	r3, r8
   132d0:	0762      	lsls	r2, r4, #29
   132d2:	08ff      	lsrs	r7, r7, #3
   132d4:	4317      	orrs	r7, r2
   132d6:	08e4      	lsrs	r4, r4, #3
   132d8:	401d      	ands	r5, r3
   132da:	4b70      	ldr	r3, [pc, #448]	; (1349c <__aeabi_dsub+0x344>)
   132dc:	429e      	cmp	r6, r3
   132de:	d036      	beq.n	1334e <__aeabi_dsub+0x1f6>
   132e0:	0324      	lsls	r4, r4, #12
   132e2:	0576      	lsls	r6, r6, #21
   132e4:	0b24      	lsrs	r4, r4, #12
   132e6:	0d76      	lsrs	r6, r6, #21
   132e8:	e7db      	b.n	132a2 <__aeabi_dsub+0x14a>
   132ea:	4663      	mov	r3, ip
   132ec:	1af3      	subs	r3, r6, r3
   132ee:	2b00      	cmp	r3, #0
   132f0:	dc00      	bgt.n	132f4 <__aeabi_dsub+0x19c>
   132f2:	e094      	b.n	1341e <__aeabi_dsub+0x2c6>
   132f4:	4660      	mov	r0, ip
   132f6:	2800      	cmp	r0, #0
   132f8:	d035      	beq.n	13366 <__aeabi_dsub+0x20e>
   132fa:	4868      	ldr	r0, [pc, #416]	; (1349c <__aeabi_dsub+0x344>)
   132fc:	4286      	cmp	r6, r0
   132fe:	d0b1      	beq.n	13264 <__aeabi_dsub+0x10c>
   13300:	2780      	movs	r7, #128	; 0x80
   13302:	043f      	lsls	r7, r7, #16
   13304:	4339      	orrs	r1, r7
   13306:	2b38      	cmp	r3, #56	; 0x38
   13308:	dc00      	bgt.n	1330c <__aeabi_dsub+0x1b4>
   1330a:	e0fd      	b.n	13508 <__aeabi_dsub+0x3b0>
   1330c:	430a      	orrs	r2, r1
   1330e:	0017      	movs	r7, r2
   13310:	2100      	movs	r1, #0
   13312:	1e7a      	subs	r2, r7, #1
   13314:	4197      	sbcs	r7, r2
   13316:	4457      	add	r7, sl
   13318:	4557      	cmp	r7, sl
   1331a:	4180      	sbcs	r0, r0
   1331c:	1909      	adds	r1, r1, r4
   1331e:	4244      	negs	r4, r0
   13320:	190c      	adds	r4, r1, r4
   13322:	0223      	lsls	r3, r4, #8
   13324:	d53a      	bpl.n	1339c <__aeabi_dsub+0x244>
   13326:	4b5d      	ldr	r3, [pc, #372]	; (1349c <__aeabi_dsub+0x344>)
   13328:	3601      	adds	r6, #1
   1332a:	429e      	cmp	r6, r3
   1332c:	d100      	bne.n	13330 <__aeabi_dsub+0x1d8>
   1332e:	e14b      	b.n	135c8 <__aeabi_dsub+0x470>
   13330:	2201      	movs	r2, #1
   13332:	4b5b      	ldr	r3, [pc, #364]	; (134a0 <__aeabi_dsub+0x348>)
   13334:	401c      	ands	r4, r3
   13336:	087b      	lsrs	r3, r7, #1
   13338:	4017      	ands	r7, r2
   1333a:	431f      	orrs	r7, r3
   1333c:	07e2      	lsls	r2, r4, #31
   1333e:	4317      	orrs	r7, r2
   13340:	0864      	lsrs	r4, r4, #1
   13342:	e78f      	b.n	13264 <__aeabi_dsub+0x10c>
   13344:	0008      	movs	r0, r1
   13346:	4310      	orrs	r0, r2
   13348:	d000      	beq.n	1334c <__aeabi_dsub+0x1f4>
   1334a:	e724      	b.n	13196 <__aeabi_dsub+0x3e>
   1334c:	e721      	b.n	13192 <__aeabi_dsub+0x3a>
   1334e:	0023      	movs	r3, r4
   13350:	433b      	orrs	r3, r7
   13352:	d100      	bne.n	13356 <__aeabi_dsub+0x1fe>
   13354:	e1b9      	b.n	136ca <__aeabi_dsub+0x572>
   13356:	2280      	movs	r2, #128	; 0x80
   13358:	0312      	lsls	r2, r2, #12
   1335a:	4314      	orrs	r4, r2
   1335c:	0324      	lsls	r4, r4, #12
   1335e:	0b24      	lsrs	r4, r4, #12
   13360:	e79f      	b.n	132a2 <__aeabi_dsub+0x14a>
   13362:	002e      	movs	r6, r5
   13364:	e77e      	b.n	13264 <__aeabi_dsub+0x10c>
   13366:	0008      	movs	r0, r1
   13368:	4310      	orrs	r0, r2
   1336a:	d100      	bne.n	1336e <__aeabi_dsub+0x216>
   1336c:	e0ca      	b.n	13504 <__aeabi_dsub+0x3ac>
   1336e:	1e58      	subs	r0, r3, #1
   13370:	4684      	mov	ip, r0
   13372:	2800      	cmp	r0, #0
   13374:	d000      	beq.n	13378 <__aeabi_dsub+0x220>
   13376:	e0e7      	b.n	13548 <__aeabi_dsub+0x3f0>
   13378:	4452      	add	r2, sl
   1337a:	4552      	cmp	r2, sl
   1337c:	4180      	sbcs	r0, r0
   1337e:	1864      	adds	r4, r4, r1
   13380:	4240      	negs	r0, r0
   13382:	1824      	adds	r4, r4, r0
   13384:	0017      	movs	r7, r2
   13386:	2601      	movs	r6, #1
   13388:	0223      	lsls	r3, r4, #8
   1338a:	d507      	bpl.n	1339c <__aeabi_dsub+0x244>
   1338c:	2602      	movs	r6, #2
   1338e:	e7cf      	b.n	13330 <__aeabi_dsub+0x1d8>
   13390:	4664      	mov	r4, ip
   13392:	432c      	orrs	r4, r5
   13394:	d100      	bne.n	13398 <__aeabi_dsub+0x240>
   13396:	e1b3      	b.n	13700 <__aeabi_dsub+0x5a8>
   13398:	002c      	movs	r4, r5
   1339a:	4667      	mov	r7, ip
   1339c:	077b      	lsls	r3, r7, #29
   1339e:	d000      	beq.n	133a2 <__aeabi_dsub+0x24a>
   133a0:	e762      	b.n	13268 <__aeabi_dsub+0x110>
   133a2:	0763      	lsls	r3, r4, #29
   133a4:	08ff      	lsrs	r7, r7, #3
   133a6:	431f      	orrs	r7, r3
   133a8:	2501      	movs	r5, #1
   133aa:	4643      	mov	r3, r8
   133ac:	08e4      	lsrs	r4, r4, #3
   133ae:	401d      	ands	r5, r3
   133b0:	e793      	b.n	132da <__aeabi_dsub+0x182>
   133b2:	2d00      	cmp	r5, #0
   133b4:	d178      	bne.n	134a8 <__aeabi_dsub+0x350>
   133b6:	1c75      	adds	r5, r6, #1
   133b8:	056d      	lsls	r5, r5, #21
   133ba:	0d6d      	lsrs	r5, r5, #21
   133bc:	2d01      	cmp	r5, #1
   133be:	dc00      	bgt.n	133c2 <__aeabi_dsub+0x26a>
   133c0:	e0f2      	b.n	135a8 <__aeabi_dsub+0x450>
   133c2:	4650      	mov	r0, sl
   133c4:	1a80      	subs	r0, r0, r2
   133c6:	4582      	cmp	sl, r0
   133c8:	41bf      	sbcs	r7, r7
   133ca:	1a65      	subs	r5, r4, r1
   133cc:	427f      	negs	r7, r7
   133ce:	1bed      	subs	r5, r5, r7
   133d0:	4684      	mov	ip, r0
   133d2:	0228      	lsls	r0, r5, #8
   133d4:	d400      	bmi.n	133d8 <__aeabi_dsub+0x280>
   133d6:	e08c      	b.n	134f2 <__aeabi_dsub+0x39a>
   133d8:	4650      	mov	r0, sl
   133da:	1a17      	subs	r7, r2, r0
   133dc:	42ba      	cmp	r2, r7
   133de:	4192      	sbcs	r2, r2
   133e0:	1b0c      	subs	r4, r1, r4
   133e2:	4255      	negs	r5, r2
   133e4:	1b65      	subs	r5, r4, r5
   133e6:	4698      	mov	r8, r3
   133e8:	e714      	b.n	13214 <__aeabi_dsub+0xbc>
   133ea:	2501      	movs	r5, #1
   133ec:	4643      	mov	r3, r8
   133ee:	2400      	movs	r4, #0
   133f0:	401d      	ands	r5, r3
   133f2:	2700      	movs	r7, #0
   133f4:	e755      	b.n	132a2 <__aeabi_dsub+0x14a>
   133f6:	4c2a      	ldr	r4, [pc, #168]	; (134a0 <__aeabi_dsub+0x348>)
   133f8:	1af6      	subs	r6, r6, r3
   133fa:	402c      	ands	r4, r5
   133fc:	e732      	b.n	13264 <__aeabi_dsub+0x10c>
   133fe:	003d      	movs	r5, r7
   13400:	3828      	subs	r0, #40	; 0x28
   13402:	4085      	lsls	r5, r0
   13404:	2700      	movs	r7, #0
   13406:	e717      	b.n	13238 <__aeabi_dsub+0xe0>
   13408:	0038      	movs	r0, r7
   1340a:	f000 fb03 	bl	13a14 <__clzsi2>
   1340e:	3020      	adds	r0, #32
   13410:	e706      	b.n	13220 <__aeabi_dsub+0xc8>
   13412:	430a      	orrs	r2, r1
   13414:	0017      	movs	r7, r2
   13416:	2100      	movs	r1, #0
   13418:	1e7a      	subs	r2, r7, #1
   1341a:	4197      	sbcs	r7, r2
   1341c:	e6ee      	b.n	131fc <__aeabi_dsub+0xa4>
   1341e:	2b00      	cmp	r3, #0
   13420:	d000      	beq.n	13424 <__aeabi_dsub+0x2cc>
   13422:	e0e5      	b.n	135f0 <__aeabi_dsub+0x498>
   13424:	1c73      	adds	r3, r6, #1
   13426:	469c      	mov	ip, r3
   13428:	055b      	lsls	r3, r3, #21
   1342a:	0d5b      	lsrs	r3, r3, #21
   1342c:	2b01      	cmp	r3, #1
   1342e:	dc00      	bgt.n	13432 <__aeabi_dsub+0x2da>
   13430:	e09f      	b.n	13572 <__aeabi_dsub+0x41a>
   13432:	4b1a      	ldr	r3, [pc, #104]	; (1349c <__aeabi_dsub+0x344>)
   13434:	459c      	cmp	ip, r3
   13436:	d100      	bne.n	1343a <__aeabi_dsub+0x2e2>
   13438:	e0c5      	b.n	135c6 <__aeabi_dsub+0x46e>
   1343a:	4452      	add	r2, sl
   1343c:	4552      	cmp	r2, sl
   1343e:	4180      	sbcs	r0, r0
   13440:	1864      	adds	r4, r4, r1
   13442:	4240      	negs	r0, r0
   13444:	1824      	adds	r4, r4, r0
   13446:	07e7      	lsls	r7, r4, #31
   13448:	0852      	lsrs	r2, r2, #1
   1344a:	4317      	orrs	r7, r2
   1344c:	0864      	lsrs	r4, r4, #1
   1344e:	4666      	mov	r6, ip
   13450:	e708      	b.n	13264 <__aeabi_dsub+0x10c>
   13452:	4812      	ldr	r0, [pc, #72]	; (1349c <__aeabi_dsub+0x344>)
   13454:	4285      	cmp	r5, r0
   13456:	d100      	bne.n	1345a <__aeabi_dsub+0x302>
   13458:	e085      	b.n	13566 <__aeabi_dsub+0x40e>
   1345a:	001d      	movs	r5, r3
   1345c:	e6bc      	b.n	131d8 <__aeabi_dsub+0x80>
   1345e:	0029      	movs	r1, r5
   13460:	3e1f      	subs	r6, #31
   13462:	40f1      	lsrs	r1, r6
   13464:	2b20      	cmp	r3, #32
   13466:	d100      	bne.n	1346a <__aeabi_dsub+0x312>
   13468:	e07f      	b.n	1356a <__aeabi_dsub+0x412>
   1346a:	2240      	movs	r2, #64	; 0x40
   1346c:	1ad3      	subs	r3, r2, r3
   1346e:	409d      	lsls	r5, r3
   13470:	432f      	orrs	r7, r5
   13472:	1e7d      	subs	r5, r7, #1
   13474:	41af      	sbcs	r7, r5
   13476:	2400      	movs	r4, #0
   13478:	430f      	orrs	r7, r1
   1347a:	2600      	movs	r6, #0
   1347c:	e78e      	b.n	1339c <__aeabi_dsub+0x244>
   1347e:	002b      	movs	r3, r5
   13480:	000f      	movs	r7, r1
   13482:	3b20      	subs	r3, #32
   13484:	40df      	lsrs	r7, r3
   13486:	2d20      	cmp	r5, #32
   13488:	d071      	beq.n	1356e <__aeabi_dsub+0x416>
   1348a:	2340      	movs	r3, #64	; 0x40
   1348c:	1b5d      	subs	r5, r3, r5
   1348e:	40a9      	lsls	r1, r5
   13490:	430a      	orrs	r2, r1
   13492:	1e51      	subs	r1, r2, #1
   13494:	418a      	sbcs	r2, r1
   13496:	2100      	movs	r1, #0
   13498:	4317      	orrs	r7, r2
   1349a:	e6af      	b.n	131fc <__aeabi_dsub+0xa4>
   1349c:	000007ff 	.word	0x000007ff
   134a0:	ff7fffff 	.word	0xff7fffff
   134a4:	800fffff 	.word	0x800fffff
   134a8:	2e00      	cmp	r6, #0
   134aa:	d03e      	beq.n	1352a <__aeabi_dsub+0x3d2>
   134ac:	4eb3      	ldr	r6, [pc, #716]	; (1377c <__aeabi_dsub+0x624>)
   134ae:	45b4      	cmp	ip, r6
   134b0:	d045      	beq.n	1353e <__aeabi_dsub+0x3e6>
   134b2:	2680      	movs	r6, #128	; 0x80
   134b4:	0436      	lsls	r6, r6, #16
   134b6:	426d      	negs	r5, r5
   134b8:	4334      	orrs	r4, r6
   134ba:	2d38      	cmp	r5, #56	; 0x38
   134bc:	dd00      	ble.n	134c0 <__aeabi_dsub+0x368>
   134be:	e0a8      	b.n	13612 <__aeabi_dsub+0x4ba>
   134c0:	2d1f      	cmp	r5, #31
   134c2:	dd00      	ble.n	134c6 <__aeabi_dsub+0x36e>
   134c4:	e11f      	b.n	13706 <__aeabi_dsub+0x5ae>
   134c6:	2620      	movs	r6, #32
   134c8:	0027      	movs	r7, r4
   134ca:	4650      	mov	r0, sl
   134cc:	1b76      	subs	r6, r6, r5
   134ce:	40b7      	lsls	r7, r6
   134d0:	40e8      	lsrs	r0, r5
   134d2:	4307      	orrs	r7, r0
   134d4:	4650      	mov	r0, sl
   134d6:	40b0      	lsls	r0, r6
   134d8:	1e46      	subs	r6, r0, #1
   134da:	41b0      	sbcs	r0, r6
   134dc:	40ec      	lsrs	r4, r5
   134de:	4338      	orrs	r0, r7
   134e0:	1a17      	subs	r7, r2, r0
   134e2:	42ba      	cmp	r2, r7
   134e4:	4192      	sbcs	r2, r2
   134e6:	1b0c      	subs	r4, r1, r4
   134e8:	4252      	negs	r2, r2
   134ea:	1aa4      	subs	r4, r4, r2
   134ec:	4666      	mov	r6, ip
   134ee:	4698      	mov	r8, r3
   134f0:	e68b      	b.n	1320a <__aeabi_dsub+0xb2>
   134f2:	4664      	mov	r4, ip
   134f4:	4667      	mov	r7, ip
   134f6:	432c      	orrs	r4, r5
   134f8:	d000      	beq.n	134fc <__aeabi_dsub+0x3a4>
   134fa:	e68b      	b.n	13214 <__aeabi_dsub+0xbc>
   134fc:	2500      	movs	r5, #0
   134fe:	2600      	movs	r6, #0
   13500:	2700      	movs	r7, #0
   13502:	e6ea      	b.n	132da <__aeabi_dsub+0x182>
   13504:	001e      	movs	r6, r3
   13506:	e6ad      	b.n	13264 <__aeabi_dsub+0x10c>
   13508:	2b1f      	cmp	r3, #31
   1350a:	dc60      	bgt.n	135ce <__aeabi_dsub+0x476>
   1350c:	2720      	movs	r7, #32
   1350e:	1af8      	subs	r0, r7, r3
   13510:	000f      	movs	r7, r1
   13512:	4684      	mov	ip, r0
   13514:	4087      	lsls	r7, r0
   13516:	0010      	movs	r0, r2
   13518:	40d8      	lsrs	r0, r3
   1351a:	4307      	orrs	r7, r0
   1351c:	4660      	mov	r0, ip
   1351e:	4082      	lsls	r2, r0
   13520:	1e50      	subs	r0, r2, #1
   13522:	4182      	sbcs	r2, r0
   13524:	40d9      	lsrs	r1, r3
   13526:	4317      	orrs	r7, r2
   13528:	e6f5      	b.n	13316 <__aeabi_dsub+0x1be>
   1352a:	0026      	movs	r6, r4
   1352c:	4650      	mov	r0, sl
   1352e:	4306      	orrs	r6, r0
   13530:	d005      	beq.n	1353e <__aeabi_dsub+0x3e6>
   13532:	43ed      	mvns	r5, r5
   13534:	2d00      	cmp	r5, #0
   13536:	d0d3      	beq.n	134e0 <__aeabi_dsub+0x388>
   13538:	4e90      	ldr	r6, [pc, #576]	; (1377c <__aeabi_dsub+0x624>)
   1353a:	45b4      	cmp	ip, r6
   1353c:	d1bd      	bne.n	134ba <__aeabi_dsub+0x362>
   1353e:	000c      	movs	r4, r1
   13540:	0017      	movs	r7, r2
   13542:	4666      	mov	r6, ip
   13544:	4698      	mov	r8, r3
   13546:	e68d      	b.n	13264 <__aeabi_dsub+0x10c>
   13548:	488c      	ldr	r0, [pc, #560]	; (1377c <__aeabi_dsub+0x624>)
   1354a:	4283      	cmp	r3, r0
   1354c:	d00b      	beq.n	13566 <__aeabi_dsub+0x40e>
   1354e:	4663      	mov	r3, ip
   13550:	e6d9      	b.n	13306 <__aeabi_dsub+0x1ae>
   13552:	2d00      	cmp	r5, #0
   13554:	d000      	beq.n	13558 <__aeabi_dsub+0x400>
   13556:	e096      	b.n	13686 <__aeabi_dsub+0x52e>
   13558:	0008      	movs	r0, r1
   1355a:	4310      	orrs	r0, r2
   1355c:	d100      	bne.n	13560 <__aeabi_dsub+0x408>
   1355e:	e0e2      	b.n	13726 <__aeabi_dsub+0x5ce>
   13560:	000c      	movs	r4, r1
   13562:	0017      	movs	r7, r2
   13564:	4698      	mov	r8, r3
   13566:	4e85      	ldr	r6, [pc, #532]	; (1377c <__aeabi_dsub+0x624>)
   13568:	e67c      	b.n	13264 <__aeabi_dsub+0x10c>
   1356a:	2500      	movs	r5, #0
   1356c:	e780      	b.n	13470 <__aeabi_dsub+0x318>
   1356e:	2100      	movs	r1, #0
   13570:	e78e      	b.n	13490 <__aeabi_dsub+0x338>
   13572:	0023      	movs	r3, r4
   13574:	4650      	mov	r0, sl
   13576:	4303      	orrs	r3, r0
   13578:	2e00      	cmp	r6, #0
   1357a:	d000      	beq.n	1357e <__aeabi_dsub+0x426>
   1357c:	e0a8      	b.n	136d0 <__aeabi_dsub+0x578>
   1357e:	2b00      	cmp	r3, #0
   13580:	d100      	bne.n	13584 <__aeabi_dsub+0x42c>
   13582:	e0de      	b.n	13742 <__aeabi_dsub+0x5ea>
   13584:	000b      	movs	r3, r1
   13586:	4313      	orrs	r3, r2
   13588:	d100      	bne.n	1358c <__aeabi_dsub+0x434>
   1358a:	e66b      	b.n	13264 <__aeabi_dsub+0x10c>
   1358c:	4452      	add	r2, sl
   1358e:	4552      	cmp	r2, sl
   13590:	4180      	sbcs	r0, r0
   13592:	1864      	adds	r4, r4, r1
   13594:	4240      	negs	r0, r0
   13596:	1824      	adds	r4, r4, r0
   13598:	0017      	movs	r7, r2
   1359a:	0223      	lsls	r3, r4, #8
   1359c:	d400      	bmi.n	135a0 <__aeabi_dsub+0x448>
   1359e:	e6fd      	b.n	1339c <__aeabi_dsub+0x244>
   135a0:	4b77      	ldr	r3, [pc, #476]	; (13780 <__aeabi_dsub+0x628>)
   135a2:	4666      	mov	r6, ip
   135a4:	401c      	ands	r4, r3
   135a6:	e65d      	b.n	13264 <__aeabi_dsub+0x10c>
   135a8:	0025      	movs	r5, r4
   135aa:	4650      	mov	r0, sl
   135ac:	4305      	orrs	r5, r0
   135ae:	2e00      	cmp	r6, #0
   135b0:	d1cf      	bne.n	13552 <__aeabi_dsub+0x3fa>
   135b2:	2d00      	cmp	r5, #0
   135b4:	d14f      	bne.n	13656 <__aeabi_dsub+0x4fe>
   135b6:	000c      	movs	r4, r1
   135b8:	4314      	orrs	r4, r2
   135ba:	d100      	bne.n	135be <__aeabi_dsub+0x466>
   135bc:	e0a0      	b.n	13700 <__aeabi_dsub+0x5a8>
   135be:	000c      	movs	r4, r1
   135c0:	0017      	movs	r7, r2
   135c2:	4698      	mov	r8, r3
   135c4:	e64e      	b.n	13264 <__aeabi_dsub+0x10c>
   135c6:	4666      	mov	r6, ip
   135c8:	2400      	movs	r4, #0
   135ca:	2700      	movs	r7, #0
   135cc:	e685      	b.n	132da <__aeabi_dsub+0x182>
   135ce:	001f      	movs	r7, r3
   135d0:	0008      	movs	r0, r1
   135d2:	3f20      	subs	r7, #32
   135d4:	40f8      	lsrs	r0, r7
   135d6:	0007      	movs	r7, r0
   135d8:	2b20      	cmp	r3, #32
   135da:	d100      	bne.n	135de <__aeabi_dsub+0x486>
   135dc:	e08e      	b.n	136fc <__aeabi_dsub+0x5a4>
   135de:	2040      	movs	r0, #64	; 0x40
   135e0:	1ac3      	subs	r3, r0, r3
   135e2:	4099      	lsls	r1, r3
   135e4:	430a      	orrs	r2, r1
   135e6:	1e51      	subs	r1, r2, #1
   135e8:	418a      	sbcs	r2, r1
   135ea:	2100      	movs	r1, #0
   135ec:	4317      	orrs	r7, r2
   135ee:	e692      	b.n	13316 <__aeabi_dsub+0x1be>
   135f0:	2e00      	cmp	r6, #0
   135f2:	d114      	bne.n	1361e <__aeabi_dsub+0x4c6>
   135f4:	0026      	movs	r6, r4
   135f6:	4650      	mov	r0, sl
   135f8:	4306      	orrs	r6, r0
   135fa:	d062      	beq.n	136c2 <__aeabi_dsub+0x56a>
   135fc:	43db      	mvns	r3, r3
   135fe:	2b00      	cmp	r3, #0
   13600:	d15c      	bne.n	136bc <__aeabi_dsub+0x564>
   13602:	1887      	adds	r7, r0, r2
   13604:	4297      	cmp	r7, r2
   13606:	4192      	sbcs	r2, r2
   13608:	1864      	adds	r4, r4, r1
   1360a:	4252      	negs	r2, r2
   1360c:	18a4      	adds	r4, r4, r2
   1360e:	4666      	mov	r6, ip
   13610:	e687      	b.n	13322 <__aeabi_dsub+0x1ca>
   13612:	4650      	mov	r0, sl
   13614:	4320      	orrs	r0, r4
   13616:	1e44      	subs	r4, r0, #1
   13618:	41a0      	sbcs	r0, r4
   1361a:	2400      	movs	r4, #0
   1361c:	e760      	b.n	134e0 <__aeabi_dsub+0x388>
   1361e:	4e57      	ldr	r6, [pc, #348]	; (1377c <__aeabi_dsub+0x624>)
   13620:	45b4      	cmp	ip, r6
   13622:	d04e      	beq.n	136c2 <__aeabi_dsub+0x56a>
   13624:	2680      	movs	r6, #128	; 0x80
   13626:	0436      	lsls	r6, r6, #16
   13628:	425b      	negs	r3, r3
   1362a:	4334      	orrs	r4, r6
   1362c:	2b38      	cmp	r3, #56	; 0x38
   1362e:	dd00      	ble.n	13632 <__aeabi_dsub+0x4da>
   13630:	e07f      	b.n	13732 <__aeabi_dsub+0x5da>
   13632:	2b1f      	cmp	r3, #31
   13634:	dd00      	ble.n	13638 <__aeabi_dsub+0x4e0>
   13636:	e08b      	b.n	13750 <__aeabi_dsub+0x5f8>
   13638:	2620      	movs	r6, #32
   1363a:	0027      	movs	r7, r4
   1363c:	4650      	mov	r0, sl
   1363e:	1af6      	subs	r6, r6, r3
   13640:	40b7      	lsls	r7, r6
   13642:	40d8      	lsrs	r0, r3
   13644:	4307      	orrs	r7, r0
   13646:	4650      	mov	r0, sl
   13648:	40b0      	lsls	r0, r6
   1364a:	1e46      	subs	r6, r0, #1
   1364c:	41b0      	sbcs	r0, r6
   1364e:	4307      	orrs	r7, r0
   13650:	40dc      	lsrs	r4, r3
   13652:	18bf      	adds	r7, r7, r2
   13654:	e7d6      	b.n	13604 <__aeabi_dsub+0x4ac>
   13656:	000d      	movs	r5, r1
   13658:	4315      	orrs	r5, r2
   1365a:	d100      	bne.n	1365e <__aeabi_dsub+0x506>
   1365c:	e602      	b.n	13264 <__aeabi_dsub+0x10c>
   1365e:	4650      	mov	r0, sl
   13660:	1a80      	subs	r0, r0, r2
   13662:	4582      	cmp	sl, r0
   13664:	41bf      	sbcs	r7, r7
   13666:	1a65      	subs	r5, r4, r1
   13668:	427f      	negs	r7, r7
   1366a:	1bed      	subs	r5, r5, r7
   1366c:	4684      	mov	ip, r0
   1366e:	0228      	lsls	r0, r5, #8
   13670:	d400      	bmi.n	13674 <__aeabi_dsub+0x51c>
   13672:	e68d      	b.n	13390 <__aeabi_dsub+0x238>
   13674:	4650      	mov	r0, sl
   13676:	1a17      	subs	r7, r2, r0
   13678:	42ba      	cmp	r2, r7
   1367a:	4192      	sbcs	r2, r2
   1367c:	1b0c      	subs	r4, r1, r4
   1367e:	4252      	negs	r2, r2
   13680:	1aa4      	subs	r4, r4, r2
   13682:	4698      	mov	r8, r3
   13684:	e5ee      	b.n	13264 <__aeabi_dsub+0x10c>
   13686:	000d      	movs	r5, r1
   13688:	4315      	orrs	r5, r2
   1368a:	d100      	bne.n	1368e <__aeabi_dsub+0x536>
   1368c:	e76b      	b.n	13566 <__aeabi_dsub+0x40e>
   1368e:	4650      	mov	r0, sl
   13690:	0767      	lsls	r7, r4, #29
   13692:	08c0      	lsrs	r0, r0, #3
   13694:	4307      	orrs	r7, r0
   13696:	2080      	movs	r0, #128	; 0x80
   13698:	08e4      	lsrs	r4, r4, #3
   1369a:	0300      	lsls	r0, r0, #12
   1369c:	4204      	tst	r4, r0
   1369e:	d007      	beq.n	136b0 <__aeabi_dsub+0x558>
   136a0:	08cd      	lsrs	r5, r1, #3
   136a2:	4205      	tst	r5, r0
   136a4:	d104      	bne.n	136b0 <__aeabi_dsub+0x558>
   136a6:	002c      	movs	r4, r5
   136a8:	4698      	mov	r8, r3
   136aa:	08d7      	lsrs	r7, r2, #3
   136ac:	0749      	lsls	r1, r1, #29
   136ae:	430f      	orrs	r7, r1
   136b0:	0f7b      	lsrs	r3, r7, #29
   136b2:	00e4      	lsls	r4, r4, #3
   136b4:	431c      	orrs	r4, r3
   136b6:	00ff      	lsls	r7, r7, #3
   136b8:	4e30      	ldr	r6, [pc, #192]	; (1377c <__aeabi_dsub+0x624>)
   136ba:	e5d3      	b.n	13264 <__aeabi_dsub+0x10c>
   136bc:	4e2f      	ldr	r6, [pc, #188]	; (1377c <__aeabi_dsub+0x624>)
   136be:	45b4      	cmp	ip, r6
   136c0:	d1b4      	bne.n	1362c <__aeabi_dsub+0x4d4>
   136c2:	000c      	movs	r4, r1
   136c4:	0017      	movs	r7, r2
   136c6:	4666      	mov	r6, ip
   136c8:	e5cc      	b.n	13264 <__aeabi_dsub+0x10c>
   136ca:	2700      	movs	r7, #0
   136cc:	2400      	movs	r4, #0
   136ce:	e5e8      	b.n	132a2 <__aeabi_dsub+0x14a>
   136d0:	2b00      	cmp	r3, #0
   136d2:	d039      	beq.n	13748 <__aeabi_dsub+0x5f0>
   136d4:	000b      	movs	r3, r1
   136d6:	4313      	orrs	r3, r2
   136d8:	d100      	bne.n	136dc <__aeabi_dsub+0x584>
   136da:	e744      	b.n	13566 <__aeabi_dsub+0x40e>
   136dc:	08c0      	lsrs	r0, r0, #3
   136de:	0767      	lsls	r7, r4, #29
   136e0:	4307      	orrs	r7, r0
   136e2:	2080      	movs	r0, #128	; 0x80
   136e4:	08e4      	lsrs	r4, r4, #3
   136e6:	0300      	lsls	r0, r0, #12
   136e8:	4204      	tst	r4, r0
   136ea:	d0e1      	beq.n	136b0 <__aeabi_dsub+0x558>
   136ec:	08cb      	lsrs	r3, r1, #3
   136ee:	4203      	tst	r3, r0
   136f0:	d1de      	bne.n	136b0 <__aeabi_dsub+0x558>
   136f2:	08d7      	lsrs	r7, r2, #3
   136f4:	0749      	lsls	r1, r1, #29
   136f6:	430f      	orrs	r7, r1
   136f8:	001c      	movs	r4, r3
   136fa:	e7d9      	b.n	136b0 <__aeabi_dsub+0x558>
   136fc:	2100      	movs	r1, #0
   136fe:	e771      	b.n	135e4 <__aeabi_dsub+0x48c>
   13700:	2500      	movs	r5, #0
   13702:	2700      	movs	r7, #0
   13704:	e5e9      	b.n	132da <__aeabi_dsub+0x182>
   13706:	002e      	movs	r6, r5
   13708:	0027      	movs	r7, r4
   1370a:	3e20      	subs	r6, #32
   1370c:	40f7      	lsrs	r7, r6
   1370e:	2d20      	cmp	r5, #32
   13710:	d02f      	beq.n	13772 <__aeabi_dsub+0x61a>
   13712:	2640      	movs	r6, #64	; 0x40
   13714:	1b75      	subs	r5, r6, r5
   13716:	40ac      	lsls	r4, r5
   13718:	4650      	mov	r0, sl
   1371a:	4320      	orrs	r0, r4
   1371c:	1e44      	subs	r4, r0, #1
   1371e:	41a0      	sbcs	r0, r4
   13720:	2400      	movs	r4, #0
   13722:	4338      	orrs	r0, r7
   13724:	e6dc      	b.n	134e0 <__aeabi_dsub+0x388>
   13726:	2480      	movs	r4, #128	; 0x80
   13728:	2500      	movs	r5, #0
   1372a:	0324      	lsls	r4, r4, #12
   1372c:	4e13      	ldr	r6, [pc, #76]	; (1377c <__aeabi_dsub+0x624>)
   1372e:	2700      	movs	r7, #0
   13730:	e5d3      	b.n	132da <__aeabi_dsub+0x182>
   13732:	4650      	mov	r0, sl
   13734:	4320      	orrs	r0, r4
   13736:	0007      	movs	r7, r0
   13738:	1e78      	subs	r0, r7, #1
   1373a:	4187      	sbcs	r7, r0
   1373c:	2400      	movs	r4, #0
   1373e:	18bf      	adds	r7, r7, r2
   13740:	e760      	b.n	13604 <__aeabi_dsub+0x4ac>
   13742:	000c      	movs	r4, r1
   13744:	0017      	movs	r7, r2
   13746:	e58d      	b.n	13264 <__aeabi_dsub+0x10c>
   13748:	000c      	movs	r4, r1
   1374a:	0017      	movs	r7, r2
   1374c:	4e0b      	ldr	r6, [pc, #44]	; (1377c <__aeabi_dsub+0x624>)
   1374e:	e589      	b.n	13264 <__aeabi_dsub+0x10c>
   13750:	001e      	movs	r6, r3
   13752:	0027      	movs	r7, r4
   13754:	3e20      	subs	r6, #32
   13756:	40f7      	lsrs	r7, r6
   13758:	2b20      	cmp	r3, #32
   1375a:	d00c      	beq.n	13776 <__aeabi_dsub+0x61e>
   1375c:	2640      	movs	r6, #64	; 0x40
   1375e:	1af3      	subs	r3, r6, r3
   13760:	409c      	lsls	r4, r3
   13762:	4650      	mov	r0, sl
   13764:	4320      	orrs	r0, r4
   13766:	1e44      	subs	r4, r0, #1
   13768:	41a0      	sbcs	r0, r4
   1376a:	4307      	orrs	r7, r0
   1376c:	2400      	movs	r4, #0
   1376e:	18bf      	adds	r7, r7, r2
   13770:	e748      	b.n	13604 <__aeabi_dsub+0x4ac>
   13772:	2400      	movs	r4, #0
   13774:	e7d0      	b.n	13718 <__aeabi_dsub+0x5c0>
   13776:	2400      	movs	r4, #0
   13778:	e7f3      	b.n	13762 <__aeabi_dsub+0x60a>
   1377a:	46c0      	nop			; (mov r8, r8)
   1377c:	000007ff 	.word	0x000007ff
   13780:	ff7fffff 	.word	0xff7fffff

00013784 <__aeabi_d2iz>:
   13784:	b530      	push	{r4, r5, lr}
   13786:	4d13      	ldr	r5, [pc, #76]	; (137d4 <__aeabi_d2iz+0x50>)
   13788:	030a      	lsls	r2, r1, #12
   1378a:	004b      	lsls	r3, r1, #1
   1378c:	0b12      	lsrs	r2, r2, #12
   1378e:	0d5b      	lsrs	r3, r3, #21
   13790:	0fc9      	lsrs	r1, r1, #31
   13792:	2400      	movs	r4, #0
   13794:	42ab      	cmp	r3, r5
   13796:	dd10      	ble.n	137ba <__aeabi_d2iz+0x36>
   13798:	4c0f      	ldr	r4, [pc, #60]	; (137d8 <__aeabi_d2iz+0x54>)
   1379a:	42a3      	cmp	r3, r4
   1379c:	dc0f      	bgt.n	137be <__aeabi_d2iz+0x3a>
   1379e:	2480      	movs	r4, #128	; 0x80
   137a0:	4d0e      	ldr	r5, [pc, #56]	; (137dc <__aeabi_d2iz+0x58>)
   137a2:	0364      	lsls	r4, r4, #13
   137a4:	4322      	orrs	r2, r4
   137a6:	1aed      	subs	r5, r5, r3
   137a8:	2d1f      	cmp	r5, #31
   137aa:	dd0b      	ble.n	137c4 <__aeabi_d2iz+0x40>
   137ac:	480c      	ldr	r0, [pc, #48]	; (137e0 <__aeabi_d2iz+0x5c>)
   137ae:	1ac3      	subs	r3, r0, r3
   137b0:	40da      	lsrs	r2, r3
   137b2:	4254      	negs	r4, r2
   137b4:	2900      	cmp	r1, #0
   137b6:	d100      	bne.n	137ba <__aeabi_d2iz+0x36>
   137b8:	0014      	movs	r4, r2
   137ba:	0020      	movs	r0, r4
   137bc:	bd30      	pop	{r4, r5, pc}
   137be:	4b09      	ldr	r3, [pc, #36]	; (137e4 <__aeabi_d2iz+0x60>)
   137c0:	18cc      	adds	r4, r1, r3
   137c2:	e7fa      	b.n	137ba <__aeabi_d2iz+0x36>
   137c4:	4c08      	ldr	r4, [pc, #32]	; (137e8 <__aeabi_d2iz+0x64>)
   137c6:	40e8      	lsrs	r0, r5
   137c8:	46a4      	mov	ip, r4
   137ca:	4463      	add	r3, ip
   137cc:	409a      	lsls	r2, r3
   137ce:	4302      	orrs	r2, r0
   137d0:	e7ef      	b.n	137b2 <__aeabi_d2iz+0x2e>
   137d2:	46c0      	nop			; (mov r8, r8)
   137d4:	000003fe 	.word	0x000003fe
   137d8:	0000041d 	.word	0x0000041d
   137dc:	00000433 	.word	0x00000433
   137e0:	00000413 	.word	0x00000413
   137e4:	7fffffff 	.word	0x7fffffff
   137e8:	fffffbed 	.word	0xfffffbed

000137ec <__aeabi_ui2d>:
   137ec:	b510      	push	{r4, lr}
   137ee:	1e04      	subs	r4, r0, #0
   137f0:	d028      	beq.n	13844 <__aeabi_ui2d+0x58>
   137f2:	f000 f90f 	bl	13a14 <__clzsi2>
   137f6:	4b15      	ldr	r3, [pc, #84]	; (1384c <__aeabi_ui2d+0x60>)
   137f8:	4a15      	ldr	r2, [pc, #84]	; (13850 <__aeabi_ui2d+0x64>)
   137fa:	1a1b      	subs	r3, r3, r0
   137fc:	1ad2      	subs	r2, r2, r3
   137fe:	2a1f      	cmp	r2, #31
   13800:	dd15      	ble.n	1382e <__aeabi_ui2d+0x42>
   13802:	4a14      	ldr	r2, [pc, #80]	; (13854 <__aeabi_ui2d+0x68>)
   13804:	1ad2      	subs	r2, r2, r3
   13806:	4094      	lsls	r4, r2
   13808:	2200      	movs	r2, #0
   1380a:	0324      	lsls	r4, r4, #12
   1380c:	055b      	lsls	r3, r3, #21
   1380e:	0b24      	lsrs	r4, r4, #12
   13810:	0d5b      	lsrs	r3, r3, #21
   13812:	2100      	movs	r1, #0
   13814:	0010      	movs	r0, r2
   13816:	0324      	lsls	r4, r4, #12
   13818:	0d0a      	lsrs	r2, r1, #20
   1381a:	0b24      	lsrs	r4, r4, #12
   1381c:	0512      	lsls	r2, r2, #20
   1381e:	4322      	orrs	r2, r4
   13820:	4c0d      	ldr	r4, [pc, #52]	; (13858 <__aeabi_ui2d+0x6c>)
   13822:	051b      	lsls	r3, r3, #20
   13824:	4022      	ands	r2, r4
   13826:	4313      	orrs	r3, r2
   13828:	005b      	lsls	r3, r3, #1
   1382a:	0859      	lsrs	r1, r3, #1
   1382c:	bd10      	pop	{r4, pc}
   1382e:	0021      	movs	r1, r4
   13830:	4091      	lsls	r1, r2
   13832:	000a      	movs	r2, r1
   13834:	210b      	movs	r1, #11
   13836:	1a08      	subs	r0, r1, r0
   13838:	40c4      	lsrs	r4, r0
   1383a:	055b      	lsls	r3, r3, #21
   1383c:	0324      	lsls	r4, r4, #12
   1383e:	0b24      	lsrs	r4, r4, #12
   13840:	0d5b      	lsrs	r3, r3, #21
   13842:	e7e6      	b.n	13812 <__aeabi_ui2d+0x26>
   13844:	2300      	movs	r3, #0
   13846:	2400      	movs	r4, #0
   13848:	2200      	movs	r2, #0
   1384a:	e7e2      	b.n	13812 <__aeabi_ui2d+0x26>
   1384c:	0000041e 	.word	0x0000041e
   13850:	00000433 	.word	0x00000433
   13854:	00000413 	.word	0x00000413
   13858:	800fffff 	.word	0x800fffff

0001385c <__aeabi_f2d>:
   1385c:	0041      	lsls	r1, r0, #1
   1385e:	0e09      	lsrs	r1, r1, #24
   13860:	1c4b      	adds	r3, r1, #1
   13862:	b570      	push	{r4, r5, r6, lr}
   13864:	b2db      	uxtb	r3, r3
   13866:	0246      	lsls	r6, r0, #9
   13868:	0a75      	lsrs	r5, r6, #9
   1386a:	0fc4      	lsrs	r4, r0, #31
   1386c:	2b01      	cmp	r3, #1
   1386e:	dd14      	ble.n	1389a <__aeabi_f2d+0x3e>
   13870:	23e0      	movs	r3, #224	; 0xe0
   13872:	009b      	lsls	r3, r3, #2
   13874:	076d      	lsls	r5, r5, #29
   13876:	0b36      	lsrs	r6, r6, #12
   13878:	18cb      	adds	r3, r1, r3
   1387a:	2100      	movs	r1, #0
   1387c:	0d0a      	lsrs	r2, r1, #20
   1387e:	0028      	movs	r0, r5
   13880:	0512      	lsls	r2, r2, #20
   13882:	4d1c      	ldr	r5, [pc, #112]	; (138f4 <__aeabi_f2d+0x98>)
   13884:	4332      	orrs	r2, r6
   13886:	055b      	lsls	r3, r3, #21
   13888:	402a      	ands	r2, r5
   1388a:	085b      	lsrs	r3, r3, #1
   1388c:	4313      	orrs	r3, r2
   1388e:	005b      	lsls	r3, r3, #1
   13890:	07e4      	lsls	r4, r4, #31
   13892:	085b      	lsrs	r3, r3, #1
   13894:	4323      	orrs	r3, r4
   13896:	0019      	movs	r1, r3
   13898:	bd70      	pop	{r4, r5, r6, pc}
   1389a:	2900      	cmp	r1, #0
   1389c:	d114      	bne.n	138c8 <__aeabi_f2d+0x6c>
   1389e:	2d00      	cmp	r5, #0
   138a0:	d01e      	beq.n	138e0 <__aeabi_f2d+0x84>
   138a2:	0028      	movs	r0, r5
   138a4:	f000 f8b6 	bl	13a14 <__clzsi2>
   138a8:	280a      	cmp	r0, #10
   138aa:	dc1c      	bgt.n	138e6 <__aeabi_f2d+0x8a>
   138ac:	230b      	movs	r3, #11
   138ae:	002a      	movs	r2, r5
   138b0:	1a1b      	subs	r3, r3, r0
   138b2:	40da      	lsrs	r2, r3
   138b4:	0003      	movs	r3, r0
   138b6:	3315      	adds	r3, #21
   138b8:	409d      	lsls	r5, r3
   138ba:	4b0f      	ldr	r3, [pc, #60]	; (138f8 <__aeabi_f2d+0x9c>)
   138bc:	0312      	lsls	r2, r2, #12
   138be:	1a1b      	subs	r3, r3, r0
   138c0:	055b      	lsls	r3, r3, #21
   138c2:	0b16      	lsrs	r6, r2, #12
   138c4:	0d5b      	lsrs	r3, r3, #21
   138c6:	e7d8      	b.n	1387a <__aeabi_f2d+0x1e>
   138c8:	2d00      	cmp	r5, #0
   138ca:	d006      	beq.n	138da <__aeabi_f2d+0x7e>
   138cc:	0b32      	lsrs	r2, r6, #12
   138ce:	2680      	movs	r6, #128	; 0x80
   138d0:	0336      	lsls	r6, r6, #12
   138d2:	076d      	lsls	r5, r5, #29
   138d4:	4316      	orrs	r6, r2
   138d6:	4b09      	ldr	r3, [pc, #36]	; (138fc <__aeabi_f2d+0xa0>)
   138d8:	e7cf      	b.n	1387a <__aeabi_f2d+0x1e>
   138da:	4b08      	ldr	r3, [pc, #32]	; (138fc <__aeabi_f2d+0xa0>)
   138dc:	2600      	movs	r6, #0
   138de:	e7cc      	b.n	1387a <__aeabi_f2d+0x1e>
   138e0:	2300      	movs	r3, #0
   138e2:	2600      	movs	r6, #0
   138e4:	e7c9      	b.n	1387a <__aeabi_f2d+0x1e>
   138e6:	0003      	movs	r3, r0
   138e8:	002a      	movs	r2, r5
   138ea:	3b0b      	subs	r3, #11
   138ec:	409a      	lsls	r2, r3
   138ee:	2500      	movs	r5, #0
   138f0:	e7e3      	b.n	138ba <__aeabi_f2d+0x5e>
   138f2:	46c0      	nop			; (mov r8, r8)
   138f4:	800fffff 	.word	0x800fffff
   138f8:	00000389 	.word	0x00000389
   138fc:	000007ff 	.word	0x000007ff

00013900 <__aeabi_d2f>:
   13900:	b5f0      	push	{r4, r5, r6, r7, lr}
   13902:	004c      	lsls	r4, r1, #1
   13904:	0d64      	lsrs	r4, r4, #21
   13906:	030b      	lsls	r3, r1, #12
   13908:	1c62      	adds	r2, r4, #1
   1390a:	0f45      	lsrs	r5, r0, #29
   1390c:	0a5b      	lsrs	r3, r3, #9
   1390e:	0552      	lsls	r2, r2, #21
   13910:	432b      	orrs	r3, r5
   13912:	0fc9      	lsrs	r1, r1, #31
   13914:	00c5      	lsls	r5, r0, #3
   13916:	0d52      	lsrs	r2, r2, #21
   13918:	2a01      	cmp	r2, #1
   1391a:	dd28      	ble.n	1396e <__aeabi_d2f+0x6e>
   1391c:	4a3a      	ldr	r2, [pc, #232]	; (13a08 <__aeabi_d2f+0x108>)
   1391e:	18a6      	adds	r6, r4, r2
   13920:	2efe      	cmp	r6, #254	; 0xfe
   13922:	dc1b      	bgt.n	1395c <__aeabi_d2f+0x5c>
   13924:	2e00      	cmp	r6, #0
   13926:	dd3e      	ble.n	139a6 <__aeabi_d2f+0xa6>
   13928:	0180      	lsls	r0, r0, #6
   1392a:	0002      	movs	r2, r0
   1392c:	1e50      	subs	r0, r2, #1
   1392e:	4182      	sbcs	r2, r0
   13930:	0f6d      	lsrs	r5, r5, #29
   13932:	432a      	orrs	r2, r5
   13934:	00db      	lsls	r3, r3, #3
   13936:	4313      	orrs	r3, r2
   13938:	075a      	lsls	r2, r3, #29
   1393a:	d004      	beq.n	13946 <__aeabi_d2f+0x46>
   1393c:	220f      	movs	r2, #15
   1393e:	401a      	ands	r2, r3
   13940:	2a04      	cmp	r2, #4
   13942:	d000      	beq.n	13946 <__aeabi_d2f+0x46>
   13944:	3304      	adds	r3, #4
   13946:	2280      	movs	r2, #128	; 0x80
   13948:	04d2      	lsls	r2, r2, #19
   1394a:	401a      	ands	r2, r3
   1394c:	d05a      	beq.n	13a04 <__aeabi_d2f+0x104>
   1394e:	3601      	adds	r6, #1
   13950:	2eff      	cmp	r6, #255	; 0xff
   13952:	d003      	beq.n	1395c <__aeabi_d2f+0x5c>
   13954:	019b      	lsls	r3, r3, #6
   13956:	0a5b      	lsrs	r3, r3, #9
   13958:	b2f4      	uxtb	r4, r6
   1395a:	e001      	b.n	13960 <__aeabi_d2f+0x60>
   1395c:	24ff      	movs	r4, #255	; 0xff
   1395e:	2300      	movs	r3, #0
   13960:	0258      	lsls	r0, r3, #9
   13962:	05e4      	lsls	r4, r4, #23
   13964:	0a40      	lsrs	r0, r0, #9
   13966:	07c9      	lsls	r1, r1, #31
   13968:	4320      	orrs	r0, r4
   1396a:	4308      	orrs	r0, r1
   1396c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1396e:	2c00      	cmp	r4, #0
   13970:	d007      	beq.n	13982 <__aeabi_d2f+0x82>
   13972:	431d      	orrs	r5, r3
   13974:	d0f2      	beq.n	1395c <__aeabi_d2f+0x5c>
   13976:	2080      	movs	r0, #128	; 0x80
   13978:	00db      	lsls	r3, r3, #3
   1397a:	0480      	lsls	r0, r0, #18
   1397c:	4303      	orrs	r3, r0
   1397e:	26ff      	movs	r6, #255	; 0xff
   13980:	e7da      	b.n	13938 <__aeabi_d2f+0x38>
   13982:	432b      	orrs	r3, r5
   13984:	d003      	beq.n	1398e <__aeabi_d2f+0x8e>
   13986:	2305      	movs	r3, #5
   13988:	08db      	lsrs	r3, r3, #3
   1398a:	2cff      	cmp	r4, #255	; 0xff
   1398c:	d003      	beq.n	13996 <__aeabi_d2f+0x96>
   1398e:	025b      	lsls	r3, r3, #9
   13990:	0a5b      	lsrs	r3, r3, #9
   13992:	b2e4      	uxtb	r4, r4
   13994:	e7e4      	b.n	13960 <__aeabi_d2f+0x60>
   13996:	2b00      	cmp	r3, #0
   13998:	d032      	beq.n	13a00 <__aeabi_d2f+0x100>
   1399a:	2080      	movs	r0, #128	; 0x80
   1399c:	03c0      	lsls	r0, r0, #15
   1399e:	4303      	orrs	r3, r0
   139a0:	025b      	lsls	r3, r3, #9
   139a2:	0a5b      	lsrs	r3, r3, #9
   139a4:	e7dc      	b.n	13960 <__aeabi_d2f+0x60>
   139a6:	0032      	movs	r2, r6
   139a8:	3217      	adds	r2, #23
   139aa:	db14      	blt.n	139d6 <__aeabi_d2f+0xd6>
   139ac:	2280      	movs	r2, #128	; 0x80
   139ae:	271e      	movs	r7, #30
   139b0:	0412      	lsls	r2, r2, #16
   139b2:	4313      	orrs	r3, r2
   139b4:	1bbf      	subs	r7, r7, r6
   139b6:	2f1f      	cmp	r7, #31
   139b8:	dc0f      	bgt.n	139da <__aeabi_d2f+0xda>
   139ba:	4a14      	ldr	r2, [pc, #80]	; (13a0c <__aeabi_d2f+0x10c>)
   139bc:	4694      	mov	ip, r2
   139be:	4464      	add	r4, ip
   139c0:	002a      	movs	r2, r5
   139c2:	40a5      	lsls	r5, r4
   139c4:	002e      	movs	r6, r5
   139c6:	40a3      	lsls	r3, r4
   139c8:	1e75      	subs	r5, r6, #1
   139ca:	41ae      	sbcs	r6, r5
   139cc:	40fa      	lsrs	r2, r7
   139ce:	4333      	orrs	r3, r6
   139d0:	4313      	orrs	r3, r2
   139d2:	2600      	movs	r6, #0
   139d4:	e7b0      	b.n	13938 <__aeabi_d2f+0x38>
   139d6:	2400      	movs	r4, #0
   139d8:	e7d5      	b.n	13986 <__aeabi_d2f+0x86>
   139da:	2202      	movs	r2, #2
   139dc:	4252      	negs	r2, r2
   139de:	1b96      	subs	r6, r2, r6
   139e0:	001a      	movs	r2, r3
   139e2:	40f2      	lsrs	r2, r6
   139e4:	2f20      	cmp	r7, #32
   139e6:	d009      	beq.n	139fc <__aeabi_d2f+0xfc>
   139e8:	4809      	ldr	r0, [pc, #36]	; (13a10 <__aeabi_d2f+0x110>)
   139ea:	4684      	mov	ip, r0
   139ec:	4464      	add	r4, ip
   139ee:	40a3      	lsls	r3, r4
   139f0:	432b      	orrs	r3, r5
   139f2:	1e5d      	subs	r5, r3, #1
   139f4:	41ab      	sbcs	r3, r5
   139f6:	2600      	movs	r6, #0
   139f8:	4313      	orrs	r3, r2
   139fa:	e79d      	b.n	13938 <__aeabi_d2f+0x38>
   139fc:	2300      	movs	r3, #0
   139fe:	e7f7      	b.n	139f0 <__aeabi_d2f+0xf0>
   13a00:	2300      	movs	r3, #0
   13a02:	e7ad      	b.n	13960 <__aeabi_d2f+0x60>
   13a04:	0034      	movs	r4, r6
   13a06:	e7bf      	b.n	13988 <__aeabi_d2f+0x88>
   13a08:	fffffc80 	.word	0xfffffc80
   13a0c:	fffffc82 	.word	0xfffffc82
   13a10:	fffffca2 	.word	0xfffffca2

00013a14 <__clzsi2>:
   13a14:	211c      	movs	r1, #28
   13a16:	2301      	movs	r3, #1
   13a18:	041b      	lsls	r3, r3, #16
   13a1a:	4298      	cmp	r0, r3
   13a1c:	d301      	bcc.n	13a22 <__clzsi2+0xe>
   13a1e:	0c00      	lsrs	r0, r0, #16
   13a20:	3910      	subs	r1, #16
   13a22:	0a1b      	lsrs	r3, r3, #8
   13a24:	4298      	cmp	r0, r3
   13a26:	d301      	bcc.n	13a2c <__clzsi2+0x18>
   13a28:	0a00      	lsrs	r0, r0, #8
   13a2a:	3908      	subs	r1, #8
   13a2c:	091b      	lsrs	r3, r3, #4
   13a2e:	4298      	cmp	r0, r3
   13a30:	d301      	bcc.n	13a36 <__clzsi2+0x22>
   13a32:	0900      	lsrs	r0, r0, #4
   13a34:	3904      	subs	r1, #4
   13a36:	a202      	add	r2, pc, #8	; (adr r2, 13a40 <__clzsi2+0x2c>)
   13a38:	5c10      	ldrb	r0, [r2, r0]
   13a3a:	1840      	adds	r0, r0, r1
   13a3c:	4770      	bx	lr
   13a3e:	46c0      	nop			; (mov r8, r8)
   13a40:	02020304 	.word	0x02020304
   13a44:	01010101 	.word	0x01010101
	...

00013a50 <__clzdi2>:
   13a50:	b510      	push	{r4, lr}
   13a52:	2900      	cmp	r1, #0
   13a54:	d103      	bne.n	13a5e <__clzdi2+0xe>
   13a56:	f7ff ffdd 	bl	13a14 <__clzsi2>
   13a5a:	3020      	adds	r0, #32
   13a5c:	e002      	b.n	13a64 <__clzdi2+0x14>
   13a5e:	1c08      	adds	r0, r1, #0
   13a60:	f7ff ffd8 	bl	13a14 <__clzsi2>
   13a64:	bd10      	pop	{r4, pc}
   13a66:	46c0      	nop			; (mov r8, r8)

00013a68 <__aeabi_d2uiz>:
   13a68:	b570      	push	{r4, r5, r6, lr}
   13a6a:	2200      	movs	r2, #0
   13a6c:	4b0c      	ldr	r3, [pc, #48]	; (13aa0 <__aeabi_d2uiz+0x38>)
   13a6e:	0004      	movs	r4, r0
   13a70:	000d      	movs	r5, r1
   13a72:	f000 f84b 	bl	13b0c <__aeabi_dcmpge>
   13a76:	2800      	cmp	r0, #0
   13a78:	d104      	bne.n	13a84 <__aeabi_d2uiz+0x1c>
   13a7a:	0020      	movs	r0, r4
   13a7c:	0029      	movs	r1, r5
   13a7e:	f7ff fe81 	bl	13784 <__aeabi_d2iz>
   13a82:	bd70      	pop	{r4, r5, r6, pc}
   13a84:	4b06      	ldr	r3, [pc, #24]	; (13aa0 <__aeabi_d2uiz+0x38>)
   13a86:	2200      	movs	r2, #0
   13a88:	0020      	movs	r0, r4
   13a8a:	0029      	movs	r1, r5
   13a8c:	f7ff fb64 	bl	13158 <__aeabi_dsub>
   13a90:	f7ff fe78 	bl	13784 <__aeabi_d2iz>
   13a94:	2380      	movs	r3, #128	; 0x80
   13a96:	061b      	lsls	r3, r3, #24
   13a98:	469c      	mov	ip, r3
   13a9a:	4460      	add	r0, ip
   13a9c:	e7f1      	b.n	13a82 <__aeabi_d2uiz+0x1a>
   13a9e:	46c0      	nop			; (mov r8, r8)
   13aa0:	41e00000 	.word	0x41e00000

00013aa4 <__aeabi_cdrcmple>:
   13aa4:	4684      	mov	ip, r0
   13aa6:	1c10      	adds	r0, r2, #0
   13aa8:	4662      	mov	r2, ip
   13aaa:	468c      	mov	ip, r1
   13aac:	1c19      	adds	r1, r3, #0
   13aae:	4663      	mov	r3, ip
   13ab0:	e000      	b.n	13ab4 <__aeabi_cdcmpeq>
   13ab2:	46c0      	nop			; (mov r8, r8)

00013ab4 <__aeabi_cdcmpeq>:
   13ab4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
   13ab6:	f000 f8d1 	bl	13c5c <__ledf2>
   13aba:	2800      	cmp	r0, #0
   13abc:	d401      	bmi.n	13ac2 <__aeabi_cdcmpeq+0xe>
   13abe:	2100      	movs	r1, #0
   13ac0:	42c8      	cmn	r0, r1
   13ac2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

00013ac4 <__aeabi_dcmpeq>:
   13ac4:	b510      	push	{r4, lr}
   13ac6:	f000 f82b 	bl	13b20 <__eqdf2>
   13aca:	4240      	negs	r0, r0
   13acc:	3001      	adds	r0, #1
   13ace:	bd10      	pop	{r4, pc}

00013ad0 <__aeabi_dcmplt>:
   13ad0:	b510      	push	{r4, lr}
   13ad2:	f000 f8c3 	bl	13c5c <__ledf2>
   13ad6:	2800      	cmp	r0, #0
   13ad8:	db01      	blt.n	13ade <__aeabi_dcmplt+0xe>
   13ada:	2000      	movs	r0, #0
   13adc:	bd10      	pop	{r4, pc}
   13ade:	2001      	movs	r0, #1
   13ae0:	bd10      	pop	{r4, pc}
   13ae2:	46c0      	nop			; (mov r8, r8)

00013ae4 <__aeabi_dcmple>:
   13ae4:	b510      	push	{r4, lr}
   13ae6:	f000 f8b9 	bl	13c5c <__ledf2>
   13aea:	2800      	cmp	r0, #0
   13aec:	dd01      	ble.n	13af2 <__aeabi_dcmple+0xe>
   13aee:	2000      	movs	r0, #0
   13af0:	bd10      	pop	{r4, pc}
   13af2:	2001      	movs	r0, #1
   13af4:	bd10      	pop	{r4, pc}
   13af6:	46c0      	nop			; (mov r8, r8)

00013af8 <__aeabi_dcmpgt>:
   13af8:	b510      	push	{r4, lr}
   13afa:	f000 f84b 	bl	13b94 <__gedf2>
   13afe:	2800      	cmp	r0, #0
   13b00:	dc01      	bgt.n	13b06 <__aeabi_dcmpgt+0xe>
   13b02:	2000      	movs	r0, #0
   13b04:	bd10      	pop	{r4, pc}
   13b06:	2001      	movs	r0, #1
   13b08:	bd10      	pop	{r4, pc}
   13b0a:	46c0      	nop			; (mov r8, r8)

00013b0c <__aeabi_dcmpge>:
   13b0c:	b510      	push	{r4, lr}
   13b0e:	f000 f841 	bl	13b94 <__gedf2>
   13b12:	2800      	cmp	r0, #0
   13b14:	da01      	bge.n	13b1a <__aeabi_dcmpge+0xe>
   13b16:	2000      	movs	r0, #0
   13b18:	bd10      	pop	{r4, pc}
   13b1a:	2001      	movs	r0, #1
   13b1c:	bd10      	pop	{r4, pc}
   13b1e:	46c0      	nop			; (mov r8, r8)

00013b20 <__eqdf2>:
   13b20:	b5f0      	push	{r4, r5, r6, r7, lr}
   13b22:	464f      	mov	r7, r9
   13b24:	4646      	mov	r6, r8
   13b26:	46d6      	mov	lr, sl
   13b28:	005c      	lsls	r4, r3, #1
   13b2a:	b5c0      	push	{r6, r7, lr}
   13b2c:	031f      	lsls	r7, r3, #12
   13b2e:	0fdb      	lsrs	r3, r3, #31
   13b30:	469a      	mov	sl, r3
   13b32:	4b17      	ldr	r3, [pc, #92]	; (13b90 <__eqdf2+0x70>)
   13b34:	030e      	lsls	r6, r1, #12
   13b36:	004d      	lsls	r5, r1, #1
   13b38:	4684      	mov	ip, r0
   13b3a:	4680      	mov	r8, r0
   13b3c:	0b36      	lsrs	r6, r6, #12
   13b3e:	0d6d      	lsrs	r5, r5, #21
   13b40:	0fc9      	lsrs	r1, r1, #31
   13b42:	4691      	mov	r9, r2
   13b44:	0b3f      	lsrs	r7, r7, #12
   13b46:	0d64      	lsrs	r4, r4, #21
   13b48:	2001      	movs	r0, #1
   13b4a:	429d      	cmp	r5, r3
   13b4c:	d008      	beq.n	13b60 <__eqdf2+0x40>
   13b4e:	429c      	cmp	r4, r3
   13b50:	d001      	beq.n	13b56 <__eqdf2+0x36>
   13b52:	42a5      	cmp	r5, r4
   13b54:	d00b      	beq.n	13b6e <__eqdf2+0x4e>
   13b56:	bc1c      	pop	{r2, r3, r4}
   13b58:	4690      	mov	r8, r2
   13b5a:	4699      	mov	r9, r3
   13b5c:	46a2      	mov	sl, r4
   13b5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13b60:	4663      	mov	r3, ip
   13b62:	4333      	orrs	r3, r6
   13b64:	d1f7      	bne.n	13b56 <__eqdf2+0x36>
   13b66:	42ac      	cmp	r4, r5
   13b68:	d1f5      	bne.n	13b56 <__eqdf2+0x36>
   13b6a:	433a      	orrs	r2, r7
   13b6c:	d1f3      	bne.n	13b56 <__eqdf2+0x36>
   13b6e:	2001      	movs	r0, #1
   13b70:	42be      	cmp	r6, r7
   13b72:	d1f0      	bne.n	13b56 <__eqdf2+0x36>
   13b74:	45c8      	cmp	r8, r9
   13b76:	d1ee      	bne.n	13b56 <__eqdf2+0x36>
   13b78:	4551      	cmp	r1, sl
   13b7a:	d007      	beq.n	13b8c <__eqdf2+0x6c>
   13b7c:	2d00      	cmp	r5, #0
   13b7e:	d1ea      	bne.n	13b56 <__eqdf2+0x36>
   13b80:	4663      	mov	r3, ip
   13b82:	431e      	orrs	r6, r3
   13b84:	0030      	movs	r0, r6
   13b86:	1e46      	subs	r6, r0, #1
   13b88:	41b0      	sbcs	r0, r6
   13b8a:	e7e4      	b.n	13b56 <__eqdf2+0x36>
   13b8c:	2000      	movs	r0, #0
   13b8e:	e7e2      	b.n	13b56 <__eqdf2+0x36>
   13b90:	000007ff 	.word	0x000007ff

00013b94 <__gedf2>:
   13b94:	b5f0      	push	{r4, r5, r6, r7, lr}
   13b96:	4645      	mov	r5, r8
   13b98:	46de      	mov	lr, fp
   13b9a:	4657      	mov	r7, sl
   13b9c:	464e      	mov	r6, r9
   13b9e:	b5e0      	push	{r5, r6, r7, lr}
   13ba0:	031f      	lsls	r7, r3, #12
   13ba2:	0b3d      	lsrs	r5, r7, #12
   13ba4:	4f2c      	ldr	r7, [pc, #176]	; (13c58 <__gedf2+0xc4>)
   13ba6:	030e      	lsls	r6, r1, #12
   13ba8:	004c      	lsls	r4, r1, #1
   13baa:	46ab      	mov	fp, r5
   13bac:	005d      	lsls	r5, r3, #1
   13bae:	4684      	mov	ip, r0
   13bb0:	0b36      	lsrs	r6, r6, #12
   13bb2:	0d64      	lsrs	r4, r4, #21
   13bb4:	0fc9      	lsrs	r1, r1, #31
   13bb6:	4690      	mov	r8, r2
   13bb8:	0d6d      	lsrs	r5, r5, #21
   13bba:	0fdb      	lsrs	r3, r3, #31
   13bbc:	42bc      	cmp	r4, r7
   13bbe:	d02a      	beq.n	13c16 <__gedf2+0x82>
   13bc0:	4f25      	ldr	r7, [pc, #148]	; (13c58 <__gedf2+0xc4>)
   13bc2:	42bd      	cmp	r5, r7
   13bc4:	d02d      	beq.n	13c22 <__gedf2+0x8e>
   13bc6:	2c00      	cmp	r4, #0
   13bc8:	d10f      	bne.n	13bea <__gedf2+0x56>
   13bca:	4330      	orrs	r0, r6
   13bcc:	0007      	movs	r7, r0
   13bce:	4681      	mov	r9, r0
   13bd0:	4278      	negs	r0, r7
   13bd2:	4178      	adcs	r0, r7
   13bd4:	b2c0      	uxtb	r0, r0
   13bd6:	2d00      	cmp	r5, #0
   13bd8:	d117      	bne.n	13c0a <__gedf2+0x76>
   13bda:	465f      	mov	r7, fp
   13bdc:	433a      	orrs	r2, r7
   13bde:	d114      	bne.n	13c0a <__gedf2+0x76>
   13be0:	464b      	mov	r3, r9
   13be2:	2000      	movs	r0, #0
   13be4:	2b00      	cmp	r3, #0
   13be6:	d00a      	beq.n	13bfe <__gedf2+0x6a>
   13be8:	e006      	b.n	13bf8 <__gedf2+0x64>
   13bea:	2d00      	cmp	r5, #0
   13bec:	d102      	bne.n	13bf4 <__gedf2+0x60>
   13bee:	4658      	mov	r0, fp
   13bf0:	4302      	orrs	r2, r0
   13bf2:	d001      	beq.n	13bf8 <__gedf2+0x64>
   13bf4:	4299      	cmp	r1, r3
   13bf6:	d018      	beq.n	13c2a <__gedf2+0x96>
   13bf8:	4248      	negs	r0, r1
   13bfa:	2101      	movs	r1, #1
   13bfc:	4308      	orrs	r0, r1
   13bfe:	bc3c      	pop	{r2, r3, r4, r5}
   13c00:	4690      	mov	r8, r2
   13c02:	4699      	mov	r9, r3
   13c04:	46a2      	mov	sl, r4
   13c06:	46ab      	mov	fp, r5
   13c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13c0a:	2800      	cmp	r0, #0
   13c0c:	d0f2      	beq.n	13bf4 <__gedf2+0x60>
   13c0e:	2001      	movs	r0, #1
   13c10:	3b01      	subs	r3, #1
   13c12:	4318      	orrs	r0, r3
   13c14:	e7f3      	b.n	13bfe <__gedf2+0x6a>
   13c16:	0037      	movs	r7, r6
   13c18:	4307      	orrs	r7, r0
   13c1a:	d0d1      	beq.n	13bc0 <__gedf2+0x2c>
   13c1c:	2002      	movs	r0, #2
   13c1e:	4240      	negs	r0, r0
   13c20:	e7ed      	b.n	13bfe <__gedf2+0x6a>
   13c22:	465f      	mov	r7, fp
   13c24:	4317      	orrs	r7, r2
   13c26:	d0ce      	beq.n	13bc6 <__gedf2+0x32>
   13c28:	e7f8      	b.n	13c1c <__gedf2+0x88>
   13c2a:	42ac      	cmp	r4, r5
   13c2c:	dce4      	bgt.n	13bf8 <__gedf2+0x64>
   13c2e:	da03      	bge.n	13c38 <__gedf2+0xa4>
   13c30:	1e48      	subs	r0, r1, #1
   13c32:	2101      	movs	r1, #1
   13c34:	4308      	orrs	r0, r1
   13c36:	e7e2      	b.n	13bfe <__gedf2+0x6a>
   13c38:	455e      	cmp	r6, fp
   13c3a:	d8dd      	bhi.n	13bf8 <__gedf2+0x64>
   13c3c:	d006      	beq.n	13c4c <__gedf2+0xb8>
   13c3e:	2000      	movs	r0, #0
   13c40:	455e      	cmp	r6, fp
   13c42:	d2dc      	bcs.n	13bfe <__gedf2+0x6a>
   13c44:	2301      	movs	r3, #1
   13c46:	1e48      	subs	r0, r1, #1
   13c48:	4318      	orrs	r0, r3
   13c4a:	e7d8      	b.n	13bfe <__gedf2+0x6a>
   13c4c:	45c4      	cmp	ip, r8
   13c4e:	d8d3      	bhi.n	13bf8 <__gedf2+0x64>
   13c50:	2000      	movs	r0, #0
   13c52:	45c4      	cmp	ip, r8
   13c54:	d3f6      	bcc.n	13c44 <__gedf2+0xb0>
   13c56:	e7d2      	b.n	13bfe <__gedf2+0x6a>
   13c58:	000007ff 	.word	0x000007ff

00013c5c <__ledf2>:
   13c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
   13c5e:	464e      	mov	r6, r9
   13c60:	4645      	mov	r5, r8
   13c62:	46de      	mov	lr, fp
   13c64:	4657      	mov	r7, sl
   13c66:	005c      	lsls	r4, r3, #1
   13c68:	b5e0      	push	{r5, r6, r7, lr}
   13c6a:	031f      	lsls	r7, r3, #12
   13c6c:	0fdb      	lsrs	r3, r3, #31
   13c6e:	4699      	mov	r9, r3
   13c70:	4b2a      	ldr	r3, [pc, #168]	; (13d1c <__ledf2+0xc0>)
   13c72:	030e      	lsls	r6, r1, #12
   13c74:	004d      	lsls	r5, r1, #1
   13c76:	0fc9      	lsrs	r1, r1, #31
   13c78:	4684      	mov	ip, r0
   13c7a:	0b36      	lsrs	r6, r6, #12
   13c7c:	0d6d      	lsrs	r5, r5, #21
   13c7e:	468b      	mov	fp, r1
   13c80:	4690      	mov	r8, r2
   13c82:	0b3f      	lsrs	r7, r7, #12
   13c84:	0d64      	lsrs	r4, r4, #21
   13c86:	429d      	cmp	r5, r3
   13c88:	d020      	beq.n	13ccc <__ledf2+0x70>
   13c8a:	4b24      	ldr	r3, [pc, #144]	; (13d1c <__ledf2+0xc0>)
   13c8c:	429c      	cmp	r4, r3
   13c8e:	d022      	beq.n	13cd6 <__ledf2+0x7a>
   13c90:	2d00      	cmp	r5, #0
   13c92:	d112      	bne.n	13cba <__ledf2+0x5e>
   13c94:	4330      	orrs	r0, r6
   13c96:	4243      	negs	r3, r0
   13c98:	4143      	adcs	r3, r0
   13c9a:	b2db      	uxtb	r3, r3
   13c9c:	2c00      	cmp	r4, #0
   13c9e:	d01f      	beq.n	13ce0 <__ledf2+0x84>
   13ca0:	2b00      	cmp	r3, #0
   13ca2:	d00c      	beq.n	13cbe <__ledf2+0x62>
   13ca4:	464b      	mov	r3, r9
   13ca6:	2001      	movs	r0, #1
   13ca8:	3b01      	subs	r3, #1
   13caa:	4303      	orrs	r3, r0
   13cac:	0018      	movs	r0, r3
   13cae:	bc3c      	pop	{r2, r3, r4, r5}
   13cb0:	4690      	mov	r8, r2
   13cb2:	4699      	mov	r9, r3
   13cb4:	46a2      	mov	sl, r4
   13cb6:	46ab      	mov	fp, r5
   13cb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13cba:	2c00      	cmp	r4, #0
   13cbc:	d016      	beq.n	13cec <__ledf2+0x90>
   13cbe:	45cb      	cmp	fp, r9
   13cc0:	d017      	beq.n	13cf2 <__ledf2+0x96>
   13cc2:	465b      	mov	r3, fp
   13cc4:	4259      	negs	r1, r3
   13cc6:	2301      	movs	r3, #1
   13cc8:	430b      	orrs	r3, r1
   13cca:	e7ef      	b.n	13cac <__ledf2+0x50>
   13ccc:	0031      	movs	r1, r6
   13cce:	2302      	movs	r3, #2
   13cd0:	4301      	orrs	r1, r0
   13cd2:	d1eb      	bne.n	13cac <__ledf2+0x50>
   13cd4:	e7d9      	b.n	13c8a <__ledf2+0x2e>
   13cd6:	0039      	movs	r1, r7
   13cd8:	2302      	movs	r3, #2
   13cda:	4311      	orrs	r1, r2
   13cdc:	d1e6      	bne.n	13cac <__ledf2+0x50>
   13cde:	e7d7      	b.n	13c90 <__ledf2+0x34>
   13ce0:	433a      	orrs	r2, r7
   13ce2:	d1dd      	bne.n	13ca0 <__ledf2+0x44>
   13ce4:	2300      	movs	r3, #0
   13ce6:	2800      	cmp	r0, #0
   13ce8:	d0e0      	beq.n	13cac <__ledf2+0x50>
   13cea:	e7ea      	b.n	13cc2 <__ledf2+0x66>
   13cec:	433a      	orrs	r2, r7
   13cee:	d1e6      	bne.n	13cbe <__ledf2+0x62>
   13cf0:	e7e7      	b.n	13cc2 <__ledf2+0x66>
   13cf2:	42a5      	cmp	r5, r4
   13cf4:	dce5      	bgt.n	13cc2 <__ledf2+0x66>
   13cf6:	db05      	blt.n	13d04 <__ledf2+0xa8>
   13cf8:	42be      	cmp	r6, r7
   13cfa:	d8e2      	bhi.n	13cc2 <__ledf2+0x66>
   13cfc:	d007      	beq.n	13d0e <__ledf2+0xb2>
   13cfe:	2300      	movs	r3, #0
   13d00:	42be      	cmp	r6, r7
   13d02:	d2d3      	bcs.n	13cac <__ledf2+0x50>
   13d04:	4659      	mov	r1, fp
   13d06:	2301      	movs	r3, #1
   13d08:	3901      	subs	r1, #1
   13d0a:	430b      	orrs	r3, r1
   13d0c:	e7ce      	b.n	13cac <__ledf2+0x50>
   13d0e:	45c4      	cmp	ip, r8
   13d10:	d8d7      	bhi.n	13cc2 <__ledf2+0x66>
   13d12:	2300      	movs	r3, #0
   13d14:	45c4      	cmp	ip, r8
   13d16:	d3f5      	bcc.n	13d04 <__ledf2+0xa8>
   13d18:	e7c8      	b.n	13cac <__ledf2+0x50>
   13d1a:	46c0      	nop			; (mov r8, r8)
   13d1c:	000007ff 	.word	0x000007ff

00013d20 <atoi>:
   13d20:	b510      	push	{r4, lr}
   13d22:	220a      	movs	r2, #10
   13d24:	2100      	movs	r1, #0
   13d26:	f000 fb43 	bl	143b0 <strtol>
   13d2a:	bd10      	pop	{r4, pc}

00013d2c <__libc_init_array>:
   13d2c:	b570      	push	{r4, r5, r6, lr}
   13d2e:	4e0d      	ldr	r6, [pc, #52]	; (13d64 <__libc_init_array+0x38>)
   13d30:	4d0d      	ldr	r5, [pc, #52]	; (13d68 <__libc_init_array+0x3c>)
   13d32:	2400      	movs	r4, #0
   13d34:	1bad      	subs	r5, r5, r6
   13d36:	10ad      	asrs	r5, r5, #2
   13d38:	d005      	beq.n	13d46 <__libc_init_array+0x1a>
   13d3a:	00a3      	lsls	r3, r4, #2
   13d3c:	58f3      	ldr	r3, [r6, r3]
   13d3e:	3401      	adds	r4, #1
   13d40:	4798      	blx	r3
   13d42:	42a5      	cmp	r5, r4
   13d44:	d1f9      	bne.n	13d3a <__libc_init_array+0xe>
   13d46:	f008 fa63 	bl	1c210 <_init>
   13d4a:	4e08      	ldr	r6, [pc, #32]	; (13d6c <__libc_init_array+0x40>)
   13d4c:	4d08      	ldr	r5, [pc, #32]	; (13d70 <__libc_init_array+0x44>)
   13d4e:	2400      	movs	r4, #0
   13d50:	1bad      	subs	r5, r5, r6
   13d52:	10ad      	asrs	r5, r5, #2
   13d54:	d005      	beq.n	13d62 <__libc_init_array+0x36>
   13d56:	00a3      	lsls	r3, r4, #2
   13d58:	58f3      	ldr	r3, [r6, r3]
   13d5a:	3401      	adds	r4, #1
   13d5c:	4798      	blx	r3
   13d5e:	42a5      	cmp	r5, r4
   13d60:	d1f9      	bne.n	13d56 <__libc_init_array+0x2a>
   13d62:	bd70      	pop	{r4, r5, r6, pc}
   13d64:	0001c21c 	.word	0x0001c21c
   13d68:	0001c21c 	.word	0x0001c21c
   13d6c:	0001c21c 	.word	0x0001c21c
   13d70:	0001c224 	.word	0x0001c224

00013d74 <__itoa>:
   13d74:	1e93      	subs	r3, r2, #2
   13d76:	b510      	push	{r4, lr}
   13d78:	000c      	movs	r4, r1
   13d7a:	2b22      	cmp	r3, #34	; 0x22
   13d7c:	d80e      	bhi.n	13d9c <__itoa+0x28>
   13d7e:	2a0a      	cmp	r2, #10
   13d80:	d005      	beq.n	13d8e <__itoa+0x1a>
   13d82:	2100      	movs	r1, #0
   13d84:	1861      	adds	r1, r4, r1
   13d86:	f001 fe2d 	bl	159e4 <__utoa>
   13d8a:	0020      	movs	r0, r4
   13d8c:	bd10      	pop	{r4, pc}
   13d8e:	2800      	cmp	r0, #0
   13d90:	daf7      	bge.n	13d82 <__itoa+0xe>
   13d92:	232d      	movs	r3, #45	; 0x2d
   13d94:	4240      	negs	r0, r0
   13d96:	700b      	strb	r3, [r1, #0]
   13d98:	2101      	movs	r1, #1
   13d9a:	e7f3      	b.n	13d84 <__itoa+0x10>
   13d9c:	2300      	movs	r3, #0
   13d9e:	2000      	movs	r0, #0
   13da0:	700b      	strb	r3, [r1, #0]
   13da2:	e7f3      	b.n	13d8c <__itoa+0x18>

00013da4 <itoa>:
   13da4:	b510      	push	{r4, lr}
   13da6:	f7ff ffe5 	bl	13d74 <__itoa>
   13daa:	bd10      	pop	{r4, pc}

00013dac <memcpy>:
   13dac:	b5f0      	push	{r4, r5, r6, r7, lr}
   13dae:	0005      	movs	r5, r0
   13db0:	2a0f      	cmp	r2, #15
   13db2:	d92f      	bls.n	13e14 <memcpy+0x68>
   13db4:	000b      	movs	r3, r1
   13db6:	4303      	orrs	r3, r0
   13db8:	079b      	lsls	r3, r3, #30
   13dba:	d134      	bne.n	13e26 <memcpy+0x7a>
   13dbc:	0016      	movs	r6, r2
   13dbe:	000c      	movs	r4, r1
   13dc0:	0003      	movs	r3, r0
   13dc2:	3e10      	subs	r6, #16
   13dc4:	0935      	lsrs	r5, r6, #4
   13dc6:	3501      	adds	r5, #1
   13dc8:	012d      	lsls	r5, r5, #4
   13dca:	1945      	adds	r5, r0, r5
   13dcc:	6827      	ldr	r7, [r4, #0]
   13dce:	601f      	str	r7, [r3, #0]
   13dd0:	6867      	ldr	r7, [r4, #4]
   13dd2:	605f      	str	r7, [r3, #4]
   13dd4:	68a7      	ldr	r7, [r4, #8]
   13dd6:	609f      	str	r7, [r3, #8]
   13dd8:	68e7      	ldr	r7, [r4, #12]
   13dda:	3410      	adds	r4, #16
   13ddc:	60df      	str	r7, [r3, #12]
   13dde:	3310      	adds	r3, #16
   13de0:	429d      	cmp	r5, r3
   13de2:	d1f3      	bne.n	13dcc <memcpy+0x20>
   13de4:	230f      	movs	r3, #15
   13de6:	439e      	bics	r6, r3
   13de8:	3610      	adds	r6, #16
   13dea:	1985      	adds	r5, r0, r6
   13dec:	1989      	adds	r1, r1, r6
   13dee:	4013      	ands	r3, r2
   13df0:	2b03      	cmp	r3, #3
   13df2:	d91a      	bls.n	13e2a <memcpy+0x7e>
   13df4:	1f1e      	subs	r6, r3, #4
   13df6:	2300      	movs	r3, #0
   13df8:	08b4      	lsrs	r4, r6, #2
   13dfa:	3401      	adds	r4, #1
   13dfc:	00a4      	lsls	r4, r4, #2
   13dfe:	58cf      	ldr	r7, [r1, r3]
   13e00:	50ef      	str	r7, [r5, r3]
   13e02:	3304      	adds	r3, #4
   13e04:	42a3      	cmp	r3, r4
   13e06:	d1fa      	bne.n	13dfe <memcpy+0x52>
   13e08:	2403      	movs	r4, #3
   13e0a:	43a6      	bics	r6, r4
   13e0c:	1d33      	adds	r3, r6, #4
   13e0e:	4022      	ands	r2, r4
   13e10:	18c9      	adds	r1, r1, r3
   13e12:	18ed      	adds	r5, r5, r3
   13e14:	2a00      	cmp	r2, #0
   13e16:	d005      	beq.n	13e24 <memcpy+0x78>
   13e18:	2300      	movs	r3, #0
   13e1a:	5ccc      	ldrb	r4, [r1, r3]
   13e1c:	54ec      	strb	r4, [r5, r3]
   13e1e:	3301      	adds	r3, #1
   13e20:	4293      	cmp	r3, r2
   13e22:	d1fa      	bne.n	13e1a <memcpy+0x6e>
   13e24:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13e26:	0005      	movs	r5, r0
   13e28:	e7f6      	b.n	13e18 <memcpy+0x6c>
   13e2a:	001a      	movs	r2, r3
   13e2c:	e7f2      	b.n	13e14 <memcpy+0x68>
   13e2e:	46c0      	nop			; (mov r8, r8)

00013e30 <memset>:
   13e30:	b5f0      	push	{r4, r5, r6, r7, lr}
   13e32:	0783      	lsls	r3, r0, #30
   13e34:	d043      	beq.n	13ebe <memset+0x8e>
   13e36:	1e54      	subs	r4, r2, #1
   13e38:	2a00      	cmp	r2, #0
   13e3a:	d03f      	beq.n	13ebc <memset+0x8c>
   13e3c:	b2ce      	uxtb	r6, r1
   13e3e:	0002      	movs	r2, r0
   13e40:	2503      	movs	r5, #3
   13e42:	e002      	b.n	13e4a <memset+0x1a>
   13e44:	001a      	movs	r2, r3
   13e46:	3c01      	subs	r4, #1
   13e48:	d338      	bcc.n	13ebc <memset+0x8c>
   13e4a:	1c53      	adds	r3, r2, #1
   13e4c:	7016      	strb	r6, [r2, #0]
   13e4e:	422b      	tst	r3, r5
   13e50:	d1f8      	bne.n	13e44 <memset+0x14>
   13e52:	2c03      	cmp	r4, #3
   13e54:	d92a      	bls.n	13eac <memset+0x7c>
   13e56:	22ff      	movs	r2, #255	; 0xff
   13e58:	400a      	ands	r2, r1
   13e5a:	0215      	lsls	r5, r2, #8
   13e5c:	4315      	orrs	r5, r2
   13e5e:	042a      	lsls	r2, r5, #16
   13e60:	4315      	orrs	r5, r2
   13e62:	2c0f      	cmp	r4, #15
   13e64:	d914      	bls.n	13e90 <memset+0x60>
   13e66:	0027      	movs	r7, r4
   13e68:	001a      	movs	r2, r3
   13e6a:	3f10      	subs	r7, #16
   13e6c:	093e      	lsrs	r6, r7, #4
   13e6e:	3601      	adds	r6, #1
   13e70:	0136      	lsls	r6, r6, #4
   13e72:	199e      	adds	r6, r3, r6
   13e74:	6015      	str	r5, [r2, #0]
   13e76:	6055      	str	r5, [r2, #4]
   13e78:	6095      	str	r5, [r2, #8]
   13e7a:	60d5      	str	r5, [r2, #12]
   13e7c:	3210      	adds	r2, #16
   13e7e:	4296      	cmp	r6, r2
   13e80:	d1f8      	bne.n	13e74 <memset+0x44>
   13e82:	220f      	movs	r2, #15
   13e84:	4397      	bics	r7, r2
   13e86:	3710      	adds	r7, #16
   13e88:	19db      	adds	r3, r3, r7
   13e8a:	4014      	ands	r4, r2
   13e8c:	2c03      	cmp	r4, #3
   13e8e:	d90d      	bls.n	13eac <memset+0x7c>
   13e90:	001a      	movs	r2, r3
   13e92:	1f27      	subs	r7, r4, #4
   13e94:	08be      	lsrs	r6, r7, #2
   13e96:	3601      	adds	r6, #1
   13e98:	00b6      	lsls	r6, r6, #2
   13e9a:	199e      	adds	r6, r3, r6
   13e9c:	c220      	stmia	r2!, {r5}
   13e9e:	42b2      	cmp	r2, r6
   13ea0:	d1fc      	bne.n	13e9c <memset+0x6c>
   13ea2:	2203      	movs	r2, #3
   13ea4:	4397      	bics	r7, r2
   13ea6:	3704      	adds	r7, #4
   13ea8:	19db      	adds	r3, r3, r7
   13eaa:	4014      	ands	r4, r2
   13eac:	2c00      	cmp	r4, #0
   13eae:	d005      	beq.n	13ebc <memset+0x8c>
   13eb0:	b2c9      	uxtb	r1, r1
   13eb2:	191c      	adds	r4, r3, r4
   13eb4:	7019      	strb	r1, [r3, #0]
   13eb6:	3301      	adds	r3, #1
   13eb8:	429c      	cmp	r4, r3
   13eba:	d1fb      	bne.n	13eb4 <memset+0x84>
   13ebc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   13ebe:	0014      	movs	r4, r2
   13ec0:	0003      	movs	r3, r0
   13ec2:	e7c6      	b.n	13e52 <memset+0x22>

00013ec4 <printf>:
   13ec4:	b40f      	push	{r0, r1, r2, r3}
   13ec6:	b500      	push	{lr}
   13ec8:	4906      	ldr	r1, [pc, #24]	; (13ee4 <printf+0x20>)
   13eca:	b083      	sub	sp, #12
   13ecc:	ab04      	add	r3, sp, #16
   13ece:	6808      	ldr	r0, [r1, #0]
   13ed0:	cb04      	ldmia	r3!, {r2}
   13ed2:	6881      	ldr	r1, [r0, #8]
   13ed4:	9301      	str	r3, [sp, #4]
   13ed6:	f001 fdcb 	bl	15a70 <_vfprintf_r>
   13eda:	b003      	add	sp, #12
   13edc:	bc08      	pop	{r3}
   13ede:	b004      	add	sp, #16
   13ee0:	4718      	bx	r3
   13ee2:	46c0      	nop			; (mov r8, r8)
   13ee4:	200000cc 	.word	0x200000cc

00013ee8 <_puts_r>:
   13ee8:	b530      	push	{r4, r5, lr}
   13eea:	0004      	movs	r4, r0
   13eec:	b089      	sub	sp, #36	; 0x24
   13eee:	0008      	movs	r0, r1
   13ef0:	000d      	movs	r5, r1
   13ef2:	f000 f993 	bl	1421c <strlen>
   13ef6:	ab04      	add	r3, sp, #16
   13ef8:	4a21      	ldr	r2, [pc, #132]	; (13f80 <_puts_r+0x98>)
   13efa:	9301      	str	r3, [sp, #4]
   13efc:	2302      	movs	r3, #2
   13efe:	9206      	str	r2, [sp, #24]
   13f00:	2201      	movs	r2, #1
   13f02:	9302      	str	r3, [sp, #8]
   13f04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   13f06:	9005      	str	r0, [sp, #20]
   13f08:	3001      	adds	r0, #1
   13f0a:	9504      	str	r5, [sp, #16]
   13f0c:	9207      	str	r2, [sp, #28]
   13f0e:	9003      	str	r0, [sp, #12]
   13f10:	68a5      	ldr	r5, [r4, #8]
   13f12:	2b00      	cmp	r3, #0
   13f14:	d02f      	beq.n	13f76 <_puts_r+0x8e>
   13f16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   13f18:	07db      	lsls	r3, r3, #31
   13f1a:	d424      	bmi.n	13f66 <_puts_r+0x7e>
   13f1c:	230c      	movs	r3, #12
   13f1e:	5eea      	ldrsh	r2, [r5, r3]
   13f20:	b291      	uxth	r1, r2
   13f22:	058b      	lsls	r3, r1, #22
   13f24:	d51c      	bpl.n	13f60 <_puts_r+0x78>
   13f26:	2380      	movs	r3, #128	; 0x80
   13f28:	019b      	lsls	r3, r3, #6
   13f2a:	4219      	tst	r1, r3
   13f2c:	d105      	bne.n	13f3a <_puts_r+0x52>
   13f2e:	4313      	orrs	r3, r2
   13f30:	81ab      	strh	r3, [r5, #12]
   13f32:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   13f34:	4b13      	ldr	r3, [pc, #76]	; (13f84 <_puts_r+0x9c>)
   13f36:	4013      	ands	r3, r2
   13f38:	666b      	str	r3, [r5, #100]	; 0x64
   13f3a:	0020      	movs	r0, r4
   13f3c:	aa01      	add	r2, sp, #4
   13f3e:	0029      	movs	r1, r5
   13f40:	f004 fcbc 	bl	188bc <__sfvwrite_r>
   13f44:	1e44      	subs	r4, r0, #1
   13f46:	41a0      	sbcs	r0, r4
   13f48:	4244      	negs	r4, r0
   13f4a:	200a      	movs	r0, #10
   13f4c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
   13f4e:	4304      	orrs	r4, r0
   13f50:	07db      	lsls	r3, r3, #31
   13f52:	d402      	bmi.n	13f5a <_puts_r+0x72>
   13f54:	89ab      	ldrh	r3, [r5, #12]
   13f56:	059b      	lsls	r3, r3, #22
   13f58:	d509      	bpl.n	13f6e <_puts_r+0x86>
   13f5a:	0020      	movs	r0, r4
   13f5c:	b009      	add	sp, #36	; 0x24
   13f5e:	bd30      	pop	{r4, r5, pc}
   13f60:	6da8      	ldr	r0, [r5, #88]	; 0x58
   13f62:	f004 fe79 	bl	18c58 <__retarget_lock_acquire_recursive>
   13f66:	230c      	movs	r3, #12
   13f68:	5eea      	ldrsh	r2, [r5, r3]
   13f6a:	b291      	uxth	r1, r2
   13f6c:	e7db      	b.n	13f26 <_puts_r+0x3e>
   13f6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
   13f70:	f004 fe74 	bl	18c5c <__retarget_lock_release_recursive>
   13f74:	e7f1      	b.n	13f5a <_puts_r+0x72>
   13f76:	0020      	movs	r0, r4
   13f78:	f004 fb18 	bl	185ac <__sinit>
   13f7c:	e7cb      	b.n	13f16 <_puts_r+0x2e>
   13f7e:	46c0      	nop			; (mov r8, r8)
   13f80:	0001b9d8 	.word	0x0001b9d8
   13f84:	ffffdfff 	.word	0xffffdfff

00013f88 <puts>:
   13f88:	b510      	push	{r4, lr}
   13f8a:	4b03      	ldr	r3, [pc, #12]	; (13f98 <puts+0x10>)
   13f8c:	0001      	movs	r1, r0
   13f8e:	6818      	ldr	r0, [r3, #0]
   13f90:	f7ff ffaa 	bl	13ee8 <_puts_r>
   13f94:	bd10      	pop	{r4, pc}
   13f96:	46c0      	nop			; (mov r8, r8)
   13f98:	200000cc 	.word	0x200000cc

00013f9c <srand>:
   13f9c:	2200      	movs	r2, #0
   13f9e:	4b03      	ldr	r3, [pc, #12]	; (13fac <srand+0x10>)
   13fa0:	681b      	ldr	r3, [r3, #0]
   13fa2:	33a8      	adds	r3, #168	; 0xa8
   13fa4:	6018      	str	r0, [r3, #0]
   13fa6:	605a      	str	r2, [r3, #4]
   13fa8:	4770      	bx	lr
   13faa:	46c0      	nop			; (mov r8, r8)
   13fac:	200000cc 	.word	0x200000cc

00013fb0 <rand>:
   13fb0:	b510      	push	{r4, lr}
   13fb2:	4b09      	ldr	r3, [pc, #36]	; (13fd8 <rand+0x28>)
   13fb4:	4a09      	ldr	r2, [pc, #36]	; (13fdc <rand+0x2c>)
   13fb6:	681c      	ldr	r4, [r3, #0]
   13fb8:	4b09      	ldr	r3, [pc, #36]	; (13fe0 <rand+0x30>)
   13fba:	34a8      	adds	r4, #168	; 0xa8
   13fbc:	6820      	ldr	r0, [r4, #0]
   13fbe:	6861      	ldr	r1, [r4, #4]
   13fc0:	f7fc fff0 	bl	10fa4 <__aeabi_lmul>
   13fc4:	2201      	movs	r2, #1
   13fc6:	2300      	movs	r3, #0
   13fc8:	1880      	adds	r0, r0, r2
   13fca:	4159      	adcs	r1, r3
   13fcc:	6020      	str	r0, [r4, #0]
   13fce:	6061      	str	r1, [r4, #4]
   13fd0:	0048      	lsls	r0, r1, #1
   13fd2:	0840      	lsrs	r0, r0, #1
   13fd4:	bd10      	pop	{r4, pc}
   13fd6:	46c0      	nop			; (mov r8, r8)
   13fd8:	200000cc 	.word	0x200000cc
   13fdc:	4c957f2d 	.word	0x4c957f2d
   13fe0:	5851f42d 	.word	0x5851f42d

00013fe4 <setbuf>:
   13fe4:	424a      	negs	r2, r1
   13fe6:	414a      	adcs	r2, r1
   13fe8:	2380      	movs	r3, #128	; 0x80
   13fea:	b510      	push	{r4, lr}
   13fec:	0052      	lsls	r2, r2, #1
   13fee:	00db      	lsls	r3, r3, #3
   13ff0:	f000 f802 	bl	13ff8 <setvbuf>
   13ff4:	bd10      	pop	{r4, pc}
   13ff6:	46c0      	nop			; (mov r8, r8)

00013ff8 <setvbuf>:
   13ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
   13ffa:	4647      	mov	r7, r8
   13ffc:	46ce      	mov	lr, r9
   13ffe:	b580      	push	{r7, lr}
   14000:	001f      	movs	r7, r3
   14002:	4b63      	ldr	r3, [pc, #396]	; (14190 <setvbuf+0x198>)
   14004:	b083      	sub	sp, #12
   14006:	681d      	ldr	r5, [r3, #0]
   14008:	0004      	movs	r4, r0
   1400a:	4688      	mov	r8, r1
   1400c:	0016      	movs	r6, r2
   1400e:	2d00      	cmp	r5, #0
   14010:	d002      	beq.n	14018 <setvbuf+0x20>
   14012:	6bab      	ldr	r3, [r5, #56]	; 0x38
   14014:	2b00      	cmp	r3, #0
   14016:	d066      	beq.n	140e6 <setvbuf+0xee>
   14018:	2e02      	cmp	r6, #2
   1401a:	d005      	beq.n	14028 <setvbuf+0x30>
   1401c:	2e01      	cmp	r6, #1
   1401e:	d900      	bls.n	14022 <setvbuf+0x2a>
   14020:	e0a1      	b.n	14166 <setvbuf+0x16e>
   14022:	2f00      	cmp	r7, #0
   14024:	da00      	bge.n	14028 <setvbuf+0x30>
   14026:	e09e      	b.n	14166 <setvbuf+0x16e>
   14028:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1402a:	07db      	lsls	r3, r3, #31
   1402c:	d533      	bpl.n	14096 <setvbuf+0x9e>
   1402e:	0021      	movs	r1, r4
   14030:	0028      	movs	r0, r5
   14032:	f004 fa61 	bl	184f8 <_fflush_r>
   14036:	6b21      	ldr	r1, [r4, #48]	; 0x30
   14038:	2900      	cmp	r1, #0
   1403a:	d008      	beq.n	1404e <setvbuf+0x56>
   1403c:	0023      	movs	r3, r4
   1403e:	3340      	adds	r3, #64	; 0x40
   14040:	4299      	cmp	r1, r3
   14042:	d002      	beq.n	1404a <setvbuf+0x52>
   14044:	0028      	movs	r0, r5
   14046:	f004 fb5b 	bl	18700 <_free_r>
   1404a:	2300      	movs	r3, #0
   1404c:	6323      	str	r3, [r4, #48]	; 0x30
   1404e:	2300      	movs	r3, #0
   14050:	61a3      	str	r3, [r4, #24]
   14052:	6063      	str	r3, [r4, #4]
   14054:	220c      	movs	r2, #12
   14056:	5ea3      	ldrsh	r3, [r4, r2]
   14058:	061a      	lsls	r2, r3, #24
   1405a:	d43d      	bmi.n	140d8 <setvbuf+0xe0>
   1405c:	4a4d      	ldr	r2, [pc, #308]	; (14194 <setvbuf+0x19c>)
   1405e:	4013      	ands	r3, r2
   14060:	81a3      	strh	r3, [r4, #12]
   14062:	2e02      	cmp	r6, #2
   14064:	d01e      	beq.n	140a4 <setvbuf+0xac>
   14066:	ab01      	add	r3, sp, #4
   14068:	466a      	mov	r2, sp
   1406a:	0021      	movs	r1, r4
   1406c:	0028      	movs	r0, r5
   1406e:	f004 fdf7 	bl	18c60 <__swhatbuf_r>
   14072:	89a3      	ldrh	r3, [r4, #12]
   14074:	4318      	orrs	r0, r3
   14076:	81a0      	strh	r0, [r4, #12]
   14078:	2f00      	cmp	r7, #0
   1407a:	d138      	bne.n	140ee <setvbuf+0xf6>
   1407c:	9f00      	ldr	r7, [sp, #0]
   1407e:	0038      	movs	r0, r7
   14080:	f004 fe66 	bl	18d50 <malloc>
   14084:	4680      	mov	r8, r0
   14086:	2800      	cmp	r0, #0
   14088:	d100      	bne.n	1408c <setvbuf+0x94>
   1408a:	e06f      	b.n	1416c <setvbuf+0x174>
   1408c:	2280      	movs	r2, #128	; 0x80
   1408e:	89a3      	ldrh	r3, [r4, #12]
   14090:	4313      	orrs	r3, r2
   14092:	81a3      	strh	r3, [r4, #12]
   14094:	e02e      	b.n	140f4 <setvbuf+0xfc>
   14096:	89a3      	ldrh	r3, [r4, #12]
   14098:	059b      	lsls	r3, r3, #22
   1409a:	d4c8      	bmi.n	1402e <setvbuf+0x36>
   1409c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1409e:	f004 fddb 	bl	18c58 <__retarget_lock_acquire_recursive>
   140a2:	e7c4      	b.n	1402e <setvbuf+0x36>
   140a4:	2500      	movs	r5, #0
   140a6:	2202      	movs	r2, #2
   140a8:	4313      	orrs	r3, r2
   140aa:	2200      	movs	r2, #0
   140ac:	60a2      	str	r2, [r4, #8]
   140ae:	0022      	movs	r2, r4
   140b0:	3243      	adds	r2, #67	; 0x43
   140b2:	6022      	str	r2, [r4, #0]
   140b4:	6122      	str	r2, [r4, #16]
   140b6:	2201      	movs	r2, #1
   140b8:	6e61      	ldr	r1, [r4, #100]	; 0x64
   140ba:	81a3      	strh	r3, [r4, #12]
   140bc:	6162      	str	r2, [r4, #20]
   140be:	4211      	tst	r1, r2
   140c0:	d104      	bne.n	140cc <setvbuf+0xd4>
   140c2:	059b      	lsls	r3, r3, #22
   140c4:	d402      	bmi.n	140cc <setvbuf+0xd4>
   140c6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   140c8:	f004 fdc8 	bl	18c5c <__retarget_lock_release_recursive>
   140cc:	0028      	movs	r0, r5
   140ce:	b003      	add	sp, #12
   140d0:	bc0c      	pop	{r2, r3}
   140d2:	4690      	mov	r8, r2
   140d4:	4699      	mov	r9, r3
   140d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
   140d8:	6921      	ldr	r1, [r4, #16]
   140da:	0028      	movs	r0, r5
   140dc:	f004 fb10 	bl	18700 <_free_r>
   140e0:	220c      	movs	r2, #12
   140e2:	5ea3      	ldrsh	r3, [r4, r2]
   140e4:	e7ba      	b.n	1405c <setvbuf+0x64>
   140e6:	0028      	movs	r0, r5
   140e8:	f004 fa60 	bl	185ac <__sinit>
   140ec:	e794      	b.n	14018 <setvbuf+0x20>
   140ee:	4643      	mov	r3, r8
   140f0:	2b00      	cmp	r3, #0
   140f2:	d0c4      	beq.n	1407e <setvbuf+0x86>
   140f4:	6bab      	ldr	r3, [r5, #56]	; 0x38
   140f6:	2b00      	cmp	r3, #0
   140f8:	d027      	beq.n	1414a <setvbuf+0x152>
   140fa:	9b00      	ldr	r3, [sp, #0]
   140fc:	429f      	cmp	r7, r3
   140fe:	d02a      	beq.n	14156 <setvbuf+0x15e>
   14100:	2380      	movs	r3, #128	; 0x80
   14102:	89a2      	ldrh	r2, [r4, #12]
   14104:	011b      	lsls	r3, r3, #4
   14106:	4313      	orrs	r3, r2
   14108:	b21b      	sxth	r3, r3
   1410a:	81a3      	strh	r3, [r4, #12]
   1410c:	2e01      	cmp	r6, #1
   1410e:	d026      	beq.n	1415e <setvbuf+0x166>
   14110:	4642      	mov	r2, r8
   14112:	6022      	str	r2, [r4, #0]
   14114:	6122      	str	r2, [r4, #16]
   14116:	2208      	movs	r2, #8
   14118:	b29b      	uxth	r3, r3
   1411a:	6167      	str	r7, [r4, #20]
   1411c:	401a      	ands	r2, r3
   1411e:	d00b      	beq.n	14138 <setvbuf+0x140>
   14120:	07da      	lsls	r2, r3, #31
   14122:	d510      	bpl.n	14146 <setvbuf+0x14e>
   14124:	2200      	movs	r2, #0
   14126:	2501      	movs	r5, #1
   14128:	60a2      	str	r2, [r4, #8]
   1412a:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1412c:	427f      	negs	r7, r7
   1412e:	61a7      	str	r7, [r4, #24]
   14130:	4015      	ands	r5, r2
   14132:	d0c6      	beq.n	140c2 <setvbuf+0xca>
   14134:	2500      	movs	r5, #0
   14136:	e7c9      	b.n	140cc <setvbuf+0xd4>
   14138:	60a2      	str	r2, [r4, #8]
   1413a:	2501      	movs	r5, #1
   1413c:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1413e:	4015      	ands	r5, r2
   14140:	d0bf      	beq.n	140c2 <setvbuf+0xca>
   14142:	2500      	movs	r5, #0
   14144:	e7c2      	b.n	140cc <setvbuf+0xd4>
   14146:	60a7      	str	r7, [r4, #8]
   14148:	e7f7      	b.n	1413a <setvbuf+0x142>
   1414a:	0028      	movs	r0, r5
   1414c:	f004 fa2e 	bl	185ac <__sinit>
   14150:	9b00      	ldr	r3, [sp, #0]
   14152:	429f      	cmp	r7, r3
   14154:	d1d4      	bne.n	14100 <setvbuf+0x108>
   14156:	220c      	movs	r2, #12
   14158:	5ea3      	ldrsh	r3, [r4, r2]
   1415a:	2e01      	cmp	r6, #1
   1415c:	d1d8      	bne.n	14110 <setvbuf+0x118>
   1415e:	2201      	movs	r2, #1
   14160:	4313      	orrs	r3, r2
   14162:	81a3      	strh	r3, [r4, #12]
   14164:	e7d4      	b.n	14110 <setvbuf+0x118>
   14166:	2501      	movs	r5, #1
   14168:	426d      	negs	r5, r5
   1416a:	e7af      	b.n	140cc <setvbuf+0xd4>
   1416c:	9b00      	ldr	r3, [sp, #0]
   1416e:	4699      	mov	r9, r3
   14170:	42bb      	cmp	r3, r7
   14172:	d005      	beq.n	14180 <setvbuf+0x188>
   14174:	0018      	movs	r0, r3
   14176:	f004 fdeb 	bl	18d50 <malloc>
   1417a:	4680      	mov	r8, r0
   1417c:	2800      	cmp	r0, #0
   1417e:	d104      	bne.n	1418a <setvbuf+0x192>
   14180:	2501      	movs	r5, #1
   14182:	220c      	movs	r2, #12
   14184:	5ea3      	ldrsh	r3, [r4, r2]
   14186:	426d      	negs	r5, r5
   14188:	e78d      	b.n	140a6 <setvbuf+0xae>
   1418a:	464f      	mov	r7, r9
   1418c:	e77e      	b.n	1408c <setvbuf+0x94>
   1418e:	46c0      	nop			; (mov r8, r8)
   14190:	200000cc 	.word	0x200000cc
   14194:	fffff35c 	.word	0xfffff35c

00014198 <snprintf>:
   14198:	b40c      	push	{r2, r3}
   1419a:	b530      	push	{r4, r5, lr}
   1419c:	4b1e      	ldr	r3, [pc, #120]	; (14218 <snprintf+0x80>)
   1419e:	b09d      	sub	sp, #116	; 0x74
   141a0:	681d      	ldr	r5, [r3, #0]
   141a2:	2900      	cmp	r1, #0
   141a4:	db33      	blt.n	1420e <snprintf+0x76>
   141a6:	2382      	movs	r3, #130	; 0x82
   141a8:	ac02      	add	r4, sp, #8
   141aa:	009b      	lsls	r3, r3, #2
   141ac:	81a3      	strh	r3, [r4, #12]
   141ae:	9002      	str	r0, [sp, #8]
   141b0:	6120      	str	r0, [r4, #16]
   141b2:	2900      	cmp	r1, #0
   141b4:	d012      	beq.n	141dc <snprintf+0x44>
   141b6:	2301      	movs	r3, #1
   141b8:	3901      	subs	r1, #1
   141ba:	425b      	negs	r3, r3
   141bc:	60a1      	str	r1, [r4, #8]
   141be:	6161      	str	r1, [r4, #20]
   141c0:	81e3      	strh	r3, [r4, #14]
   141c2:	9a20      	ldr	r2, [sp, #128]	; 0x80
   141c4:	ab21      	add	r3, sp, #132	; 0x84
   141c6:	0021      	movs	r1, r4
   141c8:	0028      	movs	r0, r5
   141ca:	9301      	str	r3, [sp, #4]
   141cc:	f000 f906 	bl	143dc <_svfprintf_r>
   141d0:	1c43      	adds	r3, r0, #1
   141d2:	db16      	blt.n	14202 <snprintf+0x6a>
   141d4:	2300      	movs	r3, #0
   141d6:	9a02      	ldr	r2, [sp, #8]
   141d8:	7013      	strb	r3, [r2, #0]
   141da:	e00d      	b.n	141f8 <snprintf+0x60>
   141dc:	2301      	movs	r3, #1
   141de:	425b      	negs	r3, r3
   141e0:	60a1      	str	r1, [r4, #8]
   141e2:	6161      	str	r1, [r4, #20]
   141e4:	81e3      	strh	r3, [r4, #14]
   141e6:	9a20      	ldr	r2, [sp, #128]	; 0x80
   141e8:	ab21      	add	r3, sp, #132	; 0x84
   141ea:	0021      	movs	r1, r4
   141ec:	0028      	movs	r0, r5
   141ee:	9301      	str	r3, [sp, #4]
   141f0:	f000 f8f4 	bl	143dc <_svfprintf_r>
   141f4:	1c43      	adds	r3, r0, #1
   141f6:	db07      	blt.n	14208 <snprintf+0x70>
   141f8:	b01d      	add	sp, #116	; 0x74
   141fa:	bc30      	pop	{r4, r5}
   141fc:	bc08      	pop	{r3}
   141fe:	b002      	add	sp, #8
   14200:	4718      	bx	r3
   14202:	238b      	movs	r3, #139	; 0x8b
   14204:	602b      	str	r3, [r5, #0]
   14206:	e7e5      	b.n	141d4 <snprintf+0x3c>
   14208:	238b      	movs	r3, #139	; 0x8b
   1420a:	602b      	str	r3, [r5, #0]
   1420c:	e7f4      	b.n	141f8 <snprintf+0x60>
   1420e:	238b      	movs	r3, #139	; 0x8b
   14210:	2001      	movs	r0, #1
   14212:	602b      	str	r3, [r5, #0]
   14214:	4240      	negs	r0, r0
   14216:	e7ef      	b.n	141f8 <snprintf+0x60>
   14218:	200000cc 	.word	0x200000cc

0001421c <strlen>:
   1421c:	b510      	push	{r4, lr}
   1421e:	0783      	lsls	r3, r0, #30
   14220:	d025      	beq.n	1426e <strlen+0x52>
   14222:	7803      	ldrb	r3, [r0, #0]
   14224:	2b00      	cmp	r3, #0
   14226:	d024      	beq.n	14272 <strlen+0x56>
   14228:	0003      	movs	r3, r0
   1422a:	2103      	movs	r1, #3
   1422c:	e002      	b.n	14234 <strlen+0x18>
   1422e:	781a      	ldrb	r2, [r3, #0]
   14230:	2a00      	cmp	r2, #0
   14232:	d01a      	beq.n	1426a <strlen+0x4e>
   14234:	3301      	adds	r3, #1
   14236:	420b      	tst	r3, r1
   14238:	d1f9      	bne.n	1422e <strlen+0x12>
   1423a:	6819      	ldr	r1, [r3, #0]
   1423c:	4a0e      	ldr	r2, [pc, #56]	; (14278 <strlen+0x5c>)
   1423e:	4c0f      	ldr	r4, [pc, #60]	; (1427c <strlen+0x60>)
   14240:	188a      	adds	r2, r1, r2
   14242:	438a      	bics	r2, r1
   14244:	4222      	tst	r2, r4
   14246:	d106      	bne.n	14256 <strlen+0x3a>
   14248:	3304      	adds	r3, #4
   1424a:	6819      	ldr	r1, [r3, #0]
   1424c:	4a0a      	ldr	r2, [pc, #40]	; (14278 <strlen+0x5c>)
   1424e:	188a      	adds	r2, r1, r2
   14250:	438a      	bics	r2, r1
   14252:	4222      	tst	r2, r4
   14254:	d0f8      	beq.n	14248 <strlen+0x2c>
   14256:	001a      	movs	r2, r3
   14258:	781b      	ldrb	r3, [r3, #0]
   1425a:	2b00      	cmp	r3, #0
   1425c:	d003      	beq.n	14266 <strlen+0x4a>
   1425e:	3201      	adds	r2, #1
   14260:	7811      	ldrb	r1, [r2, #0]
   14262:	2900      	cmp	r1, #0
   14264:	d1fb      	bne.n	1425e <strlen+0x42>
   14266:	1a10      	subs	r0, r2, r0
   14268:	bd10      	pop	{r4, pc}
   1426a:	1a18      	subs	r0, r3, r0
   1426c:	e7fc      	b.n	14268 <strlen+0x4c>
   1426e:	0003      	movs	r3, r0
   14270:	e7e3      	b.n	1423a <strlen+0x1e>
   14272:	2000      	movs	r0, #0
   14274:	e7f8      	b.n	14268 <strlen+0x4c>
   14276:	46c0      	nop			; (mov r8, r8)
   14278:	fefefeff 	.word	0xfefefeff
   1427c:	80808080 	.word	0x80808080

00014280 <_strtol_l.isra.0>:
   14280:	b5f0      	push	{r4, r5, r6, r7, lr}
   14282:	4657      	mov	r7, sl
   14284:	464e      	mov	r6, r9
   14286:	46de      	mov	lr, fp
   14288:	4645      	mov	r5, r8
   1428a:	b5e0      	push	{r5, r6, r7, lr}
   1428c:	001e      	movs	r6, r3
   1428e:	2308      	movs	r3, #8
   14290:	b083      	sub	sp, #12
   14292:	9001      	str	r0, [sp, #4]
   14294:	9100      	str	r1, [sp, #0]
   14296:	4692      	mov	sl, r2
   14298:	000f      	movs	r7, r1
   1429a:	4699      	mov	r9, r3
   1429c:	e000      	b.n	142a0 <_strtol_l.isra.0+0x20>
   1429e:	002f      	movs	r7, r5
   142a0:	980c      	ldr	r0, [sp, #48]	; 0x30
   142a2:	783c      	ldrb	r4, [r7, #0]
   142a4:	f004 fcc2 	bl	18c2c <__locale_ctype_ptr_l>
   142a8:	464a      	mov	r2, r9
   142aa:	1900      	adds	r0, r0, r4
   142ac:	7843      	ldrb	r3, [r0, #1]
   142ae:	1c7d      	adds	r5, r7, #1
   142b0:	421a      	tst	r2, r3
   142b2:	d1f4      	bne.n	1429e <_strtol_l.isra.0+0x1e>
   142b4:	2c2d      	cmp	r4, #45	; 0x2d
   142b6:	d04f      	beq.n	14358 <_strtol_l.isra.0+0xd8>
   142b8:	2300      	movs	r3, #0
   142ba:	4698      	mov	r8, r3
   142bc:	2c2b      	cmp	r4, #43	; 0x2b
   142be:	d05c      	beq.n	1437a <_strtol_l.isra.0+0xfa>
   142c0:	2e00      	cmp	r6, #0
   142c2:	d003      	beq.n	142cc <_strtol_l.isra.0+0x4c>
   142c4:	2e10      	cmp	r6, #16
   142c6:	d05b      	beq.n	14380 <_strtol_l.isra.0+0x100>
   142c8:	0037      	movs	r7, r6
   142ca:	e003      	b.n	142d4 <_strtol_l.isra.0+0x54>
   142cc:	2c30      	cmp	r4, #48	; 0x30
   142ce:	d063      	beq.n	14398 <_strtol_l.isra.0+0x118>
   142d0:	270a      	movs	r7, #10
   142d2:	260a      	movs	r6, #10
   142d4:	4b35      	ldr	r3, [pc, #212]	; (143ac <_strtol_l.isra.0+0x12c>)
   142d6:	0039      	movs	r1, r7
   142d8:	4443      	add	r3, r8
   142da:	0018      	movs	r0, r3
   142dc:	4699      	mov	r9, r3
   142de:	f7fc fd17 	bl	10d10 <__aeabi_uidivmod>
   142e2:	4648      	mov	r0, r9
   142e4:	468b      	mov	fp, r1
   142e6:	0039      	movs	r1, r7
   142e8:	f7fc fc8c 	bl	10c04 <__udivsi3>
   142ec:	2200      	movs	r2, #0
   142ee:	0001      	movs	r1, r0
   142f0:	2000      	movs	r0, #0
   142f2:	0023      	movs	r3, r4
   142f4:	3b30      	subs	r3, #48	; 0x30
   142f6:	2b09      	cmp	r3, #9
   142f8:	d907      	bls.n	1430a <_strtol_l.isra.0+0x8a>
   142fa:	3b11      	subs	r3, #17
   142fc:	2b19      	cmp	r3, #25
   142fe:	d903      	bls.n	14308 <_strtol_l.isra.0+0x88>
   14300:	0023      	movs	r3, r4
   14302:	3b61      	subs	r3, #97	; 0x61
   14304:	2b19      	cmp	r3, #25
   14306:	d80d      	bhi.n	14324 <_strtol_l.isra.0+0xa4>
   14308:	330a      	adds	r3, #10
   1430a:	429e      	cmp	r6, r3
   1430c:	dd0a      	ble.n	14324 <_strtol_l.isra.0+0xa4>
   1430e:	1c54      	adds	r4, r2, #1
   14310:	d005      	beq.n	1431e <_strtol_l.isra.0+0x9e>
   14312:	4281      	cmp	r1, r0
   14314:	d31d      	bcc.n	14352 <_strtol_l.isra.0+0xd2>
   14316:	d01a      	beq.n	1434e <_strtol_l.isra.0+0xce>
   14318:	2201      	movs	r2, #1
   1431a:	4378      	muls	r0, r7
   1431c:	1818      	adds	r0, r3, r0
   1431e:	782c      	ldrb	r4, [r5, #0]
   14320:	3501      	adds	r5, #1
   14322:	e7e6      	b.n	142f2 <_strtol_l.isra.0+0x72>
   14324:	1c53      	adds	r3, r2, #1
   14326:	d01c      	beq.n	14362 <_strtol_l.isra.0+0xe2>
   14328:	4643      	mov	r3, r8
   1432a:	2b00      	cmp	r3, #0
   1432c:	d000      	beq.n	14330 <_strtol_l.isra.0+0xb0>
   1432e:	4240      	negs	r0, r0
   14330:	4653      	mov	r3, sl
   14332:	2b00      	cmp	r3, #0
   14334:	d004      	beq.n	14340 <_strtol_l.isra.0+0xc0>
   14336:	9b00      	ldr	r3, [sp, #0]
   14338:	2a00      	cmp	r2, #0
   1433a:	d11c      	bne.n	14376 <_strtol_l.isra.0+0xf6>
   1433c:	4652      	mov	r2, sl
   1433e:	6013      	str	r3, [r2, #0]
   14340:	b003      	add	sp, #12
   14342:	bc3c      	pop	{r2, r3, r4, r5}
   14344:	4690      	mov	r8, r2
   14346:	4699      	mov	r9, r3
   14348:	46a2      	mov	sl, r4
   1434a:	46ab      	mov	fp, r5
   1434c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1434e:	459b      	cmp	fp, r3
   14350:	dae2      	bge.n	14318 <_strtol_l.isra.0+0x98>
   14352:	2201      	movs	r2, #1
   14354:	4252      	negs	r2, r2
   14356:	e7e2      	b.n	1431e <_strtol_l.isra.0+0x9e>
   14358:	2301      	movs	r3, #1
   1435a:	782c      	ldrb	r4, [r5, #0]
   1435c:	4698      	mov	r8, r3
   1435e:	1cbd      	adds	r5, r7, #2
   14360:	e7ae      	b.n	142c0 <_strtol_l.isra.0+0x40>
   14362:	2322      	movs	r3, #34	; 0x22
   14364:	9a01      	ldr	r2, [sp, #4]
   14366:	4648      	mov	r0, r9
   14368:	6013      	str	r3, [r2, #0]
   1436a:	4653      	mov	r3, sl
   1436c:	2b00      	cmp	r3, #0
   1436e:	d0e7      	beq.n	14340 <_strtol_l.isra.0+0xc0>
   14370:	1e6b      	subs	r3, r5, #1
   14372:	4648      	mov	r0, r9
   14374:	e7e2      	b.n	1433c <_strtol_l.isra.0+0xbc>
   14376:	4681      	mov	r9, r0
   14378:	e7fa      	b.n	14370 <_strtol_l.isra.0+0xf0>
   1437a:	782c      	ldrb	r4, [r5, #0]
   1437c:	1cbd      	adds	r5, r7, #2
   1437e:	e79f      	b.n	142c0 <_strtol_l.isra.0+0x40>
   14380:	2c30      	cmp	r4, #48	; 0x30
   14382:	d111      	bne.n	143a8 <_strtol_l.isra.0+0x128>
   14384:	2220      	movs	r2, #32
   14386:	782b      	ldrb	r3, [r5, #0]
   14388:	4393      	bics	r3, r2
   1438a:	2b58      	cmp	r3, #88	; 0x58
   1438c:	d10c      	bne.n	143a8 <_strtol_l.isra.0+0x128>
   1438e:	786c      	ldrb	r4, [r5, #1]
   14390:	2710      	movs	r7, #16
   14392:	3502      	adds	r5, #2
   14394:	2610      	movs	r6, #16
   14396:	e79d      	b.n	142d4 <_strtol_l.isra.0+0x54>
   14398:	2220      	movs	r2, #32
   1439a:	782b      	ldrb	r3, [r5, #0]
   1439c:	4393      	bics	r3, r2
   1439e:	2b58      	cmp	r3, #88	; 0x58
   143a0:	d0f5      	beq.n	1438e <_strtol_l.isra.0+0x10e>
   143a2:	2708      	movs	r7, #8
   143a4:	2608      	movs	r6, #8
   143a6:	e795      	b.n	142d4 <_strtol_l.isra.0+0x54>
   143a8:	2710      	movs	r7, #16
   143aa:	e793      	b.n	142d4 <_strtol_l.isra.0+0x54>
   143ac:	7fffffff 	.word	0x7fffffff

000143b0 <strtol>:
   143b0:	0013      	movs	r3, r2
   143b2:	4a08      	ldr	r2, [pc, #32]	; (143d4 <strtol+0x24>)
   143b4:	b530      	push	{r4, r5, lr}
   143b6:	0005      	movs	r5, r0
   143b8:	6810      	ldr	r0, [r2, #0]
   143ba:	b083      	sub	sp, #12
   143bc:	6b44      	ldr	r4, [r0, #52]	; 0x34
   143be:	2c00      	cmp	r4, #0
   143c0:	d006      	beq.n	143d0 <strtol+0x20>
   143c2:	000a      	movs	r2, r1
   143c4:	9400      	str	r4, [sp, #0]
   143c6:	0029      	movs	r1, r5
   143c8:	f7ff ff5a 	bl	14280 <_strtol_l.isra.0>
   143cc:	b003      	add	sp, #12
   143ce:	bd30      	pop	{r4, r5, pc}
   143d0:	4c01      	ldr	r4, [pc, #4]	; (143d8 <strtol+0x28>)
   143d2:	e7f6      	b.n	143c2 <strtol+0x12>
   143d4:	200000cc 	.word	0x200000cc
   143d8:	200004fc 	.word	0x200004fc

000143dc <_svfprintf_r>:
   143dc:	b5f0      	push	{r4, r5, r6, r7, lr}
   143de:	46de      	mov	lr, fp
   143e0:	4645      	mov	r5, r8
   143e2:	4657      	mov	r7, sl
   143e4:	464e      	mov	r6, r9
   143e6:	b5e0      	push	{r5, r6, r7, lr}
   143e8:	b0c3      	sub	sp, #268	; 0x10c
   143ea:	000d      	movs	r5, r1
   143ec:	9106      	str	r1, [sp, #24]
   143ee:	0014      	movs	r4, r2
   143f0:	930f      	str	r3, [sp, #60]	; 0x3c
   143f2:	9009      	str	r0, [sp, #36]	; 0x24
   143f4:	f004 fc1e 	bl	18c34 <_localeconv_r>
   143f8:	6803      	ldr	r3, [r0, #0]
   143fa:	0018      	movs	r0, r3
   143fc:	9319      	str	r3, [sp, #100]	; 0x64
   143fe:	f7ff ff0d 	bl	1421c <strlen>
   14402:	9018      	str	r0, [sp, #96]	; 0x60
   14404:	89ab      	ldrh	r3, [r5, #12]
   14406:	061b      	lsls	r3, r3, #24
   14408:	d505      	bpl.n	14416 <_svfprintf_r+0x3a>
   1440a:	692b      	ldr	r3, [r5, #16]
   1440c:	9307      	str	r3, [sp, #28]
   1440e:	2b00      	cmp	r3, #0
   14410:	d101      	bne.n	14416 <_svfprintf_r+0x3a>
   14412:	f001 f863 	bl	154dc <_svfprintf_r+0x1100>
   14416:	ab32      	add	r3, sp, #200	; 0xc8
   14418:	9325      	str	r3, [sp, #148]	; 0x94
   1441a:	2300      	movs	r3, #0
   1441c:	46a3      	mov	fp, r4
   1441e:	af25      	add	r7, sp, #148	; 0x94
   14420:	60bb      	str	r3, [r7, #8]
   14422:	607b      	str	r3, [r7, #4]
   14424:	9314      	str	r3, [sp, #80]	; 0x50
   14426:	9316      	str	r3, [sp, #88]	; 0x58
   14428:	9315      	str	r3, [sp, #84]	; 0x54
   1442a:	ae32      	add	r6, sp, #200	; 0xc8
   1442c:	9317      	str	r3, [sp, #92]	; 0x5c
   1442e:	931a      	str	r3, [sp, #104]	; 0x68
   14430:	930a      	str	r3, [sp, #40]	; 0x28
   14432:	465b      	mov	r3, fp
   14434:	781b      	ldrb	r3, [r3, #0]
   14436:	465c      	mov	r4, fp
   14438:	2b00      	cmp	r3, #0
   1443a:	d01c      	beq.n	14476 <_svfprintf_r+0x9a>
   1443c:	2b25      	cmp	r3, #37	; 0x25
   1443e:	d102      	bne.n	14446 <_svfprintf_r+0x6a>
   14440:	e019      	b.n	14476 <_svfprintf_r+0x9a>
   14442:	2b25      	cmp	r3, #37	; 0x25
   14444:	d003      	beq.n	1444e <_svfprintf_r+0x72>
   14446:	3401      	adds	r4, #1
   14448:	7823      	ldrb	r3, [r4, #0]
   1444a:	2b00      	cmp	r3, #0
   1444c:	d1f9      	bne.n	14442 <_svfprintf_r+0x66>
   1444e:	465b      	mov	r3, fp
   14450:	1ae5      	subs	r5, r4, r3
   14452:	d010      	beq.n	14476 <_svfprintf_r+0x9a>
   14454:	465b      	mov	r3, fp
   14456:	6033      	str	r3, [r6, #0]
   14458:	68bb      	ldr	r3, [r7, #8]
   1445a:	6075      	str	r5, [r6, #4]
   1445c:	195b      	adds	r3, r3, r5
   1445e:	60bb      	str	r3, [r7, #8]
   14460:	687b      	ldr	r3, [r7, #4]
   14462:	3301      	adds	r3, #1
   14464:	607b      	str	r3, [r7, #4]
   14466:	2b07      	cmp	r3, #7
   14468:	dc2e      	bgt.n	144c8 <_svfprintf_r+0xec>
   1446a:	3608      	adds	r6, #8
   1446c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1446e:	469c      	mov	ip, r3
   14470:	44ac      	add	ip, r5
   14472:	4663      	mov	r3, ip
   14474:	930a      	str	r3, [sp, #40]	; 0x28
   14476:	7823      	ldrb	r3, [r4, #0]
   14478:	2b00      	cmp	r3, #0
   1447a:	d02e      	beq.n	144da <_svfprintf_r+0xfe>
   1447c:	1c63      	adds	r3, r4, #1
   1447e:	469b      	mov	fp, r3
   14480:	2300      	movs	r3, #0
   14482:	aa16      	add	r2, sp, #88	; 0x58
   14484:	77d3      	strb	r3, [r2, #31]
   14486:	2201      	movs	r2, #1
   14488:	4252      	negs	r2, r2
   1448a:	4692      	mov	sl, r2
   1448c:	2200      	movs	r2, #0
   1448e:	2100      	movs	r1, #0
   14490:	920b      	str	r2, [sp, #44]	; 0x2c
   14492:	3220      	adds	r2, #32
   14494:	4691      	mov	r9, r2
   14496:	3220      	adds	r2, #32
   14498:	7863      	ldrb	r3, [r4, #1]
   1449a:	4688      	mov	r8, r1
   1449c:	2000      	movs	r0, #0
   1449e:	2400      	movs	r4, #0
   144a0:	4694      	mov	ip, r2
   144a2:	4659      	mov	r1, fp
   144a4:	3101      	adds	r1, #1
   144a6:	001a      	movs	r2, r3
   144a8:	3a20      	subs	r2, #32
   144aa:	2a58      	cmp	r2, #88	; 0x58
   144ac:	d900      	bls.n	144b0 <_svfprintf_r+0xd4>
   144ae:	e2fd      	b.n	14aac <_svfprintf_r+0x6d0>
   144b0:	4dd7      	ldr	r5, [pc, #860]	; (14810 <_svfprintf_r+0x434>)
   144b2:	0092      	lsls	r2, r2, #2
   144b4:	58aa      	ldr	r2, [r5, r2]
   144b6:	4697      	mov	pc, r2
   144b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   144ba:	920f      	str	r2, [sp, #60]	; 0x3c
   144bc:	425b      	negs	r3, r3
   144be:	930b      	str	r3, [sp, #44]	; 0x2c
   144c0:	2304      	movs	r3, #4
   144c2:	431c      	orrs	r4, r3
   144c4:	780b      	ldrb	r3, [r1, #0]
   144c6:	e7ed      	b.n	144a4 <_svfprintf_r+0xc8>
   144c8:	003a      	movs	r2, r7
   144ca:	9906      	ldr	r1, [sp, #24]
   144cc:	9809      	ldr	r0, [sp, #36]	; 0x24
   144ce:	f005 fd19 	bl	19f04 <__ssprint_r>
   144d2:	2800      	cmp	r0, #0
   144d4:	d109      	bne.n	144ea <_svfprintf_r+0x10e>
   144d6:	ae32      	add	r6, sp, #200	; 0xc8
   144d8:	e7c8      	b.n	1446c <_svfprintf_r+0x90>
   144da:	68bb      	ldr	r3, [r7, #8]
   144dc:	2b00      	cmp	r3, #0
   144de:	d004      	beq.n	144ea <_svfprintf_r+0x10e>
   144e0:	003a      	movs	r2, r7
   144e2:	9906      	ldr	r1, [sp, #24]
   144e4:	9809      	ldr	r0, [sp, #36]	; 0x24
   144e6:	f005 fd0d 	bl	19f04 <__ssprint_r>
   144ea:	9b06      	ldr	r3, [sp, #24]
   144ec:	899b      	ldrh	r3, [r3, #12]
   144ee:	065b      	lsls	r3, r3, #25
   144f0:	d501      	bpl.n	144f6 <_svfprintf_r+0x11a>
   144f2:	f001 f8ce 	bl	15692 <_svfprintf_r+0x12b6>
   144f6:	980a      	ldr	r0, [sp, #40]	; 0x28
   144f8:	b043      	add	sp, #268	; 0x10c
   144fa:	bc3c      	pop	{r2, r3, r4, r5}
   144fc:	4690      	mov	r8, r2
   144fe:	4699      	mov	r9, r3
   14500:	46a2      	mov	sl, r4
   14502:	46ab      	mov	fp, r5
   14504:	bdf0      	pop	{r4, r5, r6, r7, pc}
   14506:	2201      	movs	r2, #1
   14508:	780b      	ldrb	r3, [r1, #0]
   1450a:	4690      	mov	r8, r2
   1450c:	202b      	movs	r0, #43	; 0x2b
   1450e:	e7c9      	b.n	144a4 <_svfprintf_r+0xc8>
   14510:	1c4b      	adds	r3, r1, #1
   14512:	469b      	mov	fp, r3
   14514:	780b      	ldrb	r3, [r1, #0]
   14516:	2b2a      	cmp	r3, #42	; 0x2a
   14518:	d101      	bne.n	1451e <_svfprintf_r+0x142>
   1451a:	f001 fa1b 	bl	15954 <_svfprintf_r+0x1578>
   1451e:	001a      	movs	r2, r3
   14520:	2100      	movs	r1, #0
   14522:	3a30      	subs	r2, #48	; 0x30
   14524:	468a      	mov	sl, r1
   14526:	4659      	mov	r1, fp
   14528:	2a09      	cmp	r2, #9
   1452a:	d8bc      	bhi.n	144a6 <_svfprintf_r+0xca>
   1452c:	0003      	movs	r3, r0
   1452e:	0011      	movs	r1, r2
   14530:	4650      	mov	r0, sl
   14532:	465a      	mov	r2, fp
   14534:	469a      	mov	sl, r3
   14536:	46a3      	mov	fp, r4
   14538:	0083      	lsls	r3, r0, #2
   1453a:	181b      	adds	r3, r3, r0
   1453c:	7814      	ldrb	r4, [r2, #0]
   1453e:	005b      	lsls	r3, r3, #1
   14540:	1858      	adds	r0, r3, r1
   14542:	0021      	movs	r1, r4
   14544:	1c53      	adds	r3, r2, #1
   14546:	3930      	subs	r1, #48	; 0x30
   14548:	001a      	movs	r2, r3
   1454a:	2909      	cmp	r1, #9
   1454c:	d9f4      	bls.n	14538 <_svfprintf_r+0x15c>
   1454e:	4652      	mov	r2, sl
   14550:	0019      	movs	r1, r3
   14552:	4682      	mov	sl, r0
   14554:	0023      	movs	r3, r4
   14556:	0010      	movs	r0, r2
   14558:	465c      	mov	r4, fp
   1455a:	e7a4      	b.n	144a6 <_svfprintf_r+0xca>
   1455c:	2380      	movs	r3, #128	; 0x80
   1455e:	431c      	orrs	r4, r3
   14560:	780b      	ldrb	r3, [r1, #0]
   14562:	e79f      	b.n	144a4 <_svfprintf_r+0xc8>
   14564:	468b      	mov	fp, r1
   14566:	4641      	mov	r1, r8
   14568:	9312      	str	r3, [sp, #72]	; 0x48
   1456a:	2900      	cmp	r1, #0
   1456c:	d001      	beq.n	14572 <_svfprintf_r+0x196>
   1456e:	f001 fa1f 	bl	159b0 <_svfprintf_r+0x15d4>
   14572:	2310      	movs	r3, #16
   14574:	431c      	orrs	r4, r3
   14576:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   14578:	06a3      	lsls	r3, r4, #26
   1457a:	d501      	bpl.n	14580 <_svfprintf_r+0x1a4>
   1457c:	f000 fe88 	bl	15290 <_svfprintf_r+0xeb4>
   14580:	06e3      	lsls	r3, r4, #27
   14582:	d501      	bpl.n	14588 <_svfprintf_r+0x1ac>
   14584:	f000 fd80 	bl	15088 <_svfprintf_r+0xcac>
   14588:	0663      	lsls	r3, r4, #25
   1458a:	d401      	bmi.n	14590 <_svfprintf_r+0x1b4>
   1458c:	f000 fd7c 	bl	15088 <_svfprintf_r+0xcac>
   14590:	2100      	movs	r1, #0
   14592:	5e53      	ldrsh	r3, [r2, r1]
   14594:	930c      	str	r3, [sp, #48]	; 0x30
   14596:	3204      	adds	r2, #4
   14598:	17db      	asrs	r3, r3, #31
   1459a:	930d      	str	r3, [sp, #52]	; 0x34
   1459c:	920f      	str	r2, [sp, #60]	; 0x3c
   1459e:	d501      	bpl.n	145a4 <_svfprintf_r+0x1c8>
   145a0:	f000 fe86 	bl	152b0 <_svfprintf_r+0xed4>
   145a4:	990c      	ldr	r1, [sp, #48]	; 0x30
   145a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   145a8:	0008      	movs	r0, r1
   145aa:	ab16      	add	r3, sp, #88	; 0x58
   145ac:	7fdb      	ldrb	r3, [r3, #31]
   145ae:	4310      	orrs	r0, r2
   145b0:	4698      	mov	r8, r3
   145b2:	0002      	movs	r2, r0
   145b4:	2301      	movs	r3, #1
   145b6:	4651      	mov	r1, sl
   145b8:	3101      	adds	r1, #1
   145ba:	d100      	bne.n	145be <_svfprintf_r+0x1e2>
   145bc:	e0ff      	b.n	147be <_svfprintf_r+0x3e2>
   145be:	2180      	movs	r1, #128	; 0x80
   145c0:	0020      	movs	r0, r4
   145c2:	4388      	bics	r0, r1
   145c4:	9008      	str	r0, [sp, #32]
   145c6:	2a00      	cmp	r2, #0
   145c8:	d000      	beq.n	145cc <_svfprintf_r+0x1f0>
   145ca:	e0fc      	b.n	147c6 <_svfprintf_r+0x3ea>
   145cc:	4652      	mov	r2, sl
   145ce:	2a00      	cmp	r2, #0
   145d0:	d001      	beq.n	145d6 <_svfprintf_r+0x1fa>
   145d2:	f000 fc2c 	bl	14e2e <_svfprintf_r+0xa52>
   145d6:	2b00      	cmp	r3, #0
   145d8:	d001      	beq.n	145de <_svfprintf_r+0x202>
   145da:	f000 fd04 	bl	14fe6 <_svfprintf_r+0xc0a>
   145de:	2001      	movs	r0, #1
   145e0:	ab32      	add	r3, sp, #200	; 0xc8
   145e2:	4020      	ands	r0, r4
   145e4:	900e      	str	r0, [sp, #56]	; 0x38
   145e6:	9311      	str	r3, [sp, #68]	; 0x44
   145e8:	d008      	beq.n	145fc <_svfprintf_r+0x220>
   145ea:	2327      	movs	r3, #39	; 0x27
   145ec:	2130      	movs	r1, #48	; 0x30
   145ee:	aa28      	add	r2, sp, #160	; 0xa0
   145f0:	54d1      	strb	r1, [r2, r3]
   145f2:	aa16      	add	r2, sp, #88	; 0x58
   145f4:	4694      	mov	ip, r2
   145f6:	3348      	adds	r3, #72	; 0x48
   145f8:	4463      	add	r3, ip
   145fa:	9311      	str	r3, [sp, #68]	; 0x44
   145fc:	4653      	mov	r3, sl
   145fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14600:	9307      	str	r3, [sp, #28]
   14602:	4592      	cmp	sl, r2
   14604:	da00      	bge.n	14608 <_svfprintf_r+0x22c>
   14606:	9207      	str	r2, [sp, #28]
   14608:	2300      	movs	r3, #0
   1460a:	9313      	str	r3, [sp, #76]	; 0x4c
   1460c:	4643      	mov	r3, r8
   1460e:	2b00      	cmp	r3, #0
   14610:	d002      	beq.n	14618 <_svfprintf_r+0x23c>
   14612:	9b07      	ldr	r3, [sp, #28]
   14614:	3301      	adds	r3, #1
   14616:	9307      	str	r3, [sp, #28]
   14618:	2302      	movs	r3, #2
   1461a:	9a08      	ldr	r2, [sp, #32]
   1461c:	401a      	ands	r2, r3
   1461e:	4691      	mov	r9, r2
   14620:	d002      	beq.n	14628 <_svfprintf_r+0x24c>
   14622:	9b07      	ldr	r3, [sp, #28]
   14624:	3302      	adds	r3, #2
   14626:	9307      	str	r3, [sp, #28]
   14628:	2384      	movs	r3, #132	; 0x84
   1462a:	9a08      	ldr	r2, [sp, #32]
   1462c:	401a      	ands	r2, r3
   1462e:	9210      	str	r2, [sp, #64]	; 0x40
   14630:	d000      	beq.n	14634 <_svfprintf_r+0x258>
   14632:	e24d      	b.n	14ad0 <_svfprintf_r+0x6f4>
   14634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14636:	9a07      	ldr	r2, [sp, #28]
   14638:	1a9c      	subs	r4, r3, r2
   1463a:	2c00      	cmp	r4, #0
   1463c:	dc00      	bgt.n	14640 <_svfprintf_r+0x264>
   1463e:	e247      	b.n	14ad0 <_svfprintf_r+0x6f4>
   14640:	4974      	ldr	r1, [pc, #464]	; (14814 <_svfprintf_r+0x438>)
   14642:	68ba      	ldr	r2, [r7, #8]
   14644:	687b      	ldr	r3, [r7, #4]
   14646:	4688      	mov	r8, r1
   14648:	2c10      	cmp	r4, #16
   1464a:	dd1f      	ble.n	1468c <_svfprintf_r+0x2b0>
   1464c:	0031      	movs	r1, r6
   1464e:	2510      	movs	r5, #16
   14650:	4646      	mov	r6, r8
   14652:	e003      	b.n	1465c <_svfprintf_r+0x280>
   14654:	3c10      	subs	r4, #16
   14656:	3108      	adds	r1, #8
   14658:	2c10      	cmp	r4, #16
   1465a:	dd15      	ble.n	14688 <_svfprintf_r+0x2ac>
   1465c:	3210      	adds	r2, #16
   1465e:	3301      	adds	r3, #1
   14660:	600e      	str	r6, [r1, #0]
   14662:	604d      	str	r5, [r1, #4]
   14664:	60ba      	str	r2, [r7, #8]
   14666:	607b      	str	r3, [r7, #4]
   14668:	2b07      	cmp	r3, #7
   1466a:	ddf3      	ble.n	14654 <_svfprintf_r+0x278>
   1466c:	003a      	movs	r2, r7
   1466e:	9906      	ldr	r1, [sp, #24]
   14670:	9809      	ldr	r0, [sp, #36]	; 0x24
   14672:	f005 fc47 	bl	19f04 <__ssprint_r>
   14676:	2800      	cmp	r0, #0
   14678:	d000      	beq.n	1467c <_svfprintf_r+0x2a0>
   1467a:	e736      	b.n	144ea <_svfprintf_r+0x10e>
   1467c:	3c10      	subs	r4, #16
   1467e:	68ba      	ldr	r2, [r7, #8]
   14680:	687b      	ldr	r3, [r7, #4]
   14682:	a932      	add	r1, sp, #200	; 0xc8
   14684:	2c10      	cmp	r4, #16
   14686:	dce9      	bgt.n	1465c <_svfprintf_r+0x280>
   14688:	46b0      	mov	r8, r6
   1468a:	000e      	movs	r6, r1
   1468c:	4641      	mov	r1, r8
   1468e:	6074      	str	r4, [r6, #4]
   14690:	3301      	adds	r3, #1
   14692:	18a4      	adds	r4, r4, r2
   14694:	6031      	str	r1, [r6, #0]
   14696:	60bc      	str	r4, [r7, #8]
   14698:	607b      	str	r3, [r7, #4]
   1469a:	2b07      	cmp	r3, #7
   1469c:	dd01      	ble.n	146a2 <_svfprintf_r+0x2c6>
   1469e:	f000 fca8 	bl	14ff2 <_svfprintf_r+0xc16>
   146a2:	ab16      	add	r3, sp, #88	; 0x58
   146a4:	7fdb      	ldrb	r3, [r3, #31]
   146a6:	3608      	adds	r6, #8
   146a8:	4698      	mov	r8, r3
   146aa:	e212      	b.n	14ad2 <_svfprintf_r+0x6f6>
   146ac:	468b      	mov	fp, r1
   146ae:	4641      	mov	r1, r8
   146b0:	9312      	str	r3, [sp, #72]	; 0x48
   146b2:	2900      	cmp	r1, #0
   146b4:	d001      	beq.n	146ba <_svfprintf_r+0x2de>
   146b6:	f001 f977 	bl	159a8 <_svfprintf_r+0x15cc>
   146ba:	2207      	movs	r2, #7
   146bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   146be:	3307      	adds	r3, #7
   146c0:	4393      	bics	r3, r2
   146c2:	3201      	adds	r2, #1
   146c4:	4694      	mov	ip, r2
   146c6:	449c      	add	ip, r3
   146c8:	4662      	mov	r2, ip
   146ca:	920f      	str	r2, [sp, #60]	; 0x3c
   146cc:	681a      	ldr	r2, [r3, #0]
   146ce:	9216      	str	r2, [sp, #88]	; 0x58
   146d0:	685b      	ldr	r3, [r3, #4]
   146d2:	2201      	movs	r2, #1
   146d4:	9315      	str	r3, [sp, #84]	; 0x54
   146d6:	9b15      	ldr	r3, [sp, #84]	; 0x54
   146d8:	9d16      	ldr	r5, [sp, #88]	; 0x58
   146da:	005b      	lsls	r3, r3, #1
   146dc:	085b      	lsrs	r3, r3, #1
   146de:	4698      	mov	r8, r3
   146e0:	4252      	negs	r2, r2
   146e2:	4b4d      	ldr	r3, [pc, #308]	; (14818 <_svfprintf_r+0x43c>)
   146e4:	0028      	movs	r0, r5
   146e6:	4641      	mov	r1, r8
   146e8:	f005 ff78 	bl	1a5dc <__aeabi_dcmpun>
   146ec:	2800      	cmp	r0, #0
   146ee:	d001      	beq.n	146f4 <_svfprintf_r+0x318>
   146f0:	f000 fdfd 	bl	152ee <_svfprintf_r+0xf12>
   146f4:	2201      	movs	r2, #1
   146f6:	4b48      	ldr	r3, [pc, #288]	; (14818 <_svfprintf_r+0x43c>)
   146f8:	4252      	negs	r2, r2
   146fa:	0028      	movs	r0, r5
   146fc:	4641      	mov	r1, r8
   146fe:	f7ff f9f1 	bl	13ae4 <__aeabi_dcmple>
   14702:	2800      	cmp	r0, #0
   14704:	d001      	beq.n	1470a <_svfprintf_r+0x32e>
   14706:	f000 fdf2 	bl	152ee <_svfprintf_r+0xf12>
   1470a:	2200      	movs	r2, #0
   1470c:	2300      	movs	r3, #0
   1470e:	9816      	ldr	r0, [sp, #88]	; 0x58
   14710:	9915      	ldr	r1, [sp, #84]	; 0x54
   14712:	f7ff f9dd 	bl	13ad0 <__aeabi_dcmplt>
   14716:	2800      	cmp	r0, #0
   14718:	d001      	beq.n	1471e <_svfprintf_r+0x342>
   1471a:	f001 f822 	bl	15762 <_svfprintf_r+0x1386>
   1471e:	ab16      	add	r3, sp, #88	; 0x58
   14720:	7fdb      	ldrb	r3, [r3, #31]
   14722:	4698      	mov	r8, r3
   14724:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14726:	2b47      	cmp	r3, #71	; 0x47
   14728:	dd01      	ble.n	1472e <_svfprintf_r+0x352>
   1472a:	f000 fec7 	bl	154bc <_svfprintf_r+0x10e0>
   1472e:	4b3b      	ldr	r3, [pc, #236]	; (1481c <_svfprintf_r+0x440>)
   14730:	9311      	str	r3, [sp, #68]	; 0x44
   14732:	2380      	movs	r3, #128	; 0x80
   14734:	439c      	bics	r4, r3
   14736:	3b7d      	subs	r3, #125	; 0x7d
   14738:	9307      	str	r3, [sp, #28]
   1473a:	930e      	str	r3, [sp, #56]	; 0x38
   1473c:	2300      	movs	r3, #0
   1473e:	9408      	str	r4, [sp, #32]
   14740:	469a      	mov	sl, r3
   14742:	9313      	str	r3, [sp, #76]	; 0x4c
   14744:	e762      	b.n	1460c <_svfprintf_r+0x230>
   14746:	2200      	movs	r2, #0
   14748:	3b30      	subs	r3, #48	; 0x30
   1474a:	0015      	movs	r5, r2
   1474c:	001a      	movs	r2, r3
   1474e:	0003      	movs	r3, r0
   14750:	9407      	str	r4, [sp, #28]
   14752:	0008      	movs	r0, r1
   14754:	002c      	movs	r4, r5
   14756:	469b      	mov	fp, r3
   14758:	00a3      	lsls	r3, r4, #2
   1475a:	191c      	adds	r4, r3, r4
   1475c:	7803      	ldrb	r3, [r0, #0]
   1475e:	0064      	lsls	r4, r4, #1
   14760:	1914      	adds	r4, r2, r4
   14762:	001a      	movs	r2, r3
   14764:	3101      	adds	r1, #1
   14766:	3a30      	subs	r2, #48	; 0x30
   14768:	0008      	movs	r0, r1
   1476a:	2a09      	cmp	r2, #9
   1476c:	d9f4      	bls.n	14758 <_svfprintf_r+0x37c>
   1476e:	940b      	str	r4, [sp, #44]	; 0x2c
   14770:	4658      	mov	r0, fp
   14772:	9c07      	ldr	r4, [sp, #28]
   14774:	e697      	b.n	144a6 <_svfprintf_r+0xca>
   14776:	2308      	movs	r3, #8
   14778:	431c      	orrs	r4, r3
   1477a:	780b      	ldrb	r3, [r1, #0]
   1477c:	e692      	b.n	144a4 <_svfprintf_r+0xc8>
   1477e:	9312      	str	r3, [sp, #72]	; 0x48
   14780:	2310      	movs	r3, #16
   14782:	431c      	orrs	r4, r3
   14784:	468b      	mov	fp, r1
   14786:	06a3      	lsls	r3, r4, #26
   14788:	d500      	bpl.n	1478c <_svfprintf_r+0x3b0>
   1478a:	e17b      	b.n	14a84 <_svfprintf_r+0x6a8>
   1478c:	06e3      	lsls	r3, r4, #27
   1478e:	d501      	bpl.n	14794 <_svfprintf_r+0x3b8>
   14790:	f000 fc7e 	bl	15090 <_svfprintf_r+0xcb4>
   14794:	0663      	lsls	r3, r4, #25
   14796:	d401      	bmi.n	1479c <_svfprintf_r+0x3c0>
   14798:	f000 fc7a 	bl	15090 <_svfprintf_r+0xcb4>
   1479c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1479e:	881a      	ldrh	r2, [r3, #0]
   147a0:	920c      	str	r2, [sp, #48]	; 0x30
   147a2:	2200      	movs	r2, #0
   147a4:	3304      	adds	r3, #4
   147a6:	930f      	str	r3, [sp, #60]	; 0x3c
   147a8:	2300      	movs	r3, #0
   147aa:	920d      	str	r2, [sp, #52]	; 0x34
   147ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   147ae:	2100      	movs	r1, #0
   147b0:	a816      	add	r0, sp, #88	; 0x58
   147b2:	77c1      	strb	r1, [r0, #31]
   147b4:	4688      	mov	r8, r1
   147b6:	4651      	mov	r1, sl
   147b8:	3101      	adds	r1, #1
   147ba:	d000      	beq.n	147be <_svfprintf_r+0x3e2>
   147bc:	e6ff      	b.n	145be <_svfprintf_r+0x1e2>
   147be:	2a00      	cmp	r2, #0
   147c0:	d100      	bne.n	147c4 <_svfprintf_r+0x3e8>
   147c2:	e335      	b.n	14e30 <_svfprintf_r+0xa54>
   147c4:	9408      	str	r4, [sp, #32]
   147c6:	2b01      	cmp	r3, #1
   147c8:	d100      	bne.n	147cc <_svfprintf_r+0x3f0>
   147ca:	e3e5      	b.n	14f98 <_svfprintf_r+0xbbc>
   147cc:	2b02      	cmp	r3, #2
   147ce:	d000      	beq.n	147d2 <_svfprintf_r+0x3f6>
   147d0:	e362      	b.n	14e98 <_svfprintf_r+0xabc>
   147d2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
   147d4:	200f      	movs	r0, #15
   147d6:	46a1      	mov	r9, r4
   147d8:	46b4      	mov	ip, r6
   147da:	ab32      	add	r3, sp, #200	; 0xc8
   147dc:	0019      	movs	r1, r3
   147de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   147e0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   147e2:	0004      	movs	r4, r0
   147e4:	464d      	mov	r5, r9
   147e6:	4014      	ands	r4, r2
   147e8:	5d2c      	ldrb	r4, [r5, r4]
   147ea:	071e      	lsls	r6, r3, #28
   147ec:	0915      	lsrs	r5, r2, #4
   147ee:	3901      	subs	r1, #1
   147f0:	432e      	orrs	r6, r5
   147f2:	700c      	strb	r4, [r1, #0]
   147f4:	091c      	lsrs	r4, r3, #4
   147f6:	0023      	movs	r3, r4
   147f8:	0034      	movs	r4, r6
   147fa:	0032      	movs	r2, r6
   147fc:	431c      	orrs	r4, r3
   147fe:	d1f0      	bne.n	147e2 <_svfprintf_r+0x406>
   14800:	920c      	str	r2, [sp, #48]	; 0x30
   14802:	930d      	str	r3, [sp, #52]	; 0x34
   14804:	ab32      	add	r3, sp, #200	; 0xc8
   14806:	1a5b      	subs	r3, r3, r1
   14808:	9111      	str	r1, [sp, #68]	; 0x44
   1480a:	4666      	mov	r6, ip
   1480c:	930e      	str	r3, [sp, #56]	; 0x38
   1480e:	e6f5      	b.n	145fc <_svfprintf_r+0x220>
   14810:	0001bc80 	.word	0x0001bc80
   14814:	0001be24 	.word	0x0001be24
   14818:	7fefffff 	.word	0x7fefffff
   1481c:	0001bde4 	.word	0x0001bde4
   14820:	9312      	str	r3, [sp, #72]	; 0x48
   14822:	2310      	movs	r3, #16
   14824:	431c      	orrs	r4, r3
   14826:	468b      	mov	fp, r1
   14828:	06a3      	lsls	r3, r4, #26
   1482a:	d500      	bpl.n	1482e <_svfprintf_r+0x452>
   1482c:	e111      	b.n	14a52 <_svfprintf_r+0x676>
   1482e:	06e3      	lsls	r3, r4, #27
   14830:	d501      	bpl.n	14836 <_svfprintf_r+0x45a>
   14832:	f000 fc31 	bl	15098 <_svfprintf_r+0xcbc>
   14836:	0663      	lsls	r3, r4, #25
   14838:	d401      	bmi.n	1483e <_svfprintf_r+0x462>
   1483a:	f000 fc2d 	bl	15098 <_svfprintf_r+0xcbc>
   1483e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14840:	881a      	ldrh	r2, [r3, #0]
   14842:	920c      	str	r2, [sp, #48]	; 0x30
   14844:	2200      	movs	r2, #0
   14846:	3304      	adds	r3, #4
   14848:	920d      	str	r2, [sp, #52]	; 0x34
   1484a:	930f      	str	r3, [sp, #60]	; 0x3c
   1484c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   1484e:	2301      	movs	r3, #1
   14850:	e7ad      	b.n	147ae <_svfprintf_r+0x3d2>
   14852:	468b      	mov	fp, r1
   14854:	4641      	mov	r1, r8
   14856:	9312      	str	r3, [sp, #72]	; 0x48
   14858:	2900      	cmp	r1, #0
   1485a:	d001      	beq.n	14860 <_svfprintf_r+0x484>
   1485c:	f001 f890 	bl	15980 <_svfprintf_r+0x15a4>
   14860:	4bb8      	ldr	r3, [pc, #736]	; (14b44 <_svfprintf_r+0x768>)
   14862:	9317      	str	r3, [sp, #92]	; 0x5c
   14864:	06a3      	lsls	r3, r4, #26
   14866:	d500      	bpl.n	1486a <_svfprintf_r+0x48e>
   14868:	e0ab      	b.n	149c2 <_svfprintf_r+0x5e6>
   1486a:	06e3      	lsls	r3, r4, #27
   1486c:	d501      	bpl.n	14872 <_svfprintf_r+0x496>
   1486e:	f000 fc07 	bl	15080 <_svfprintf_r+0xca4>
   14872:	0663      	lsls	r3, r4, #25
   14874:	d401      	bmi.n	1487a <_svfprintf_r+0x49e>
   14876:	f000 fc03 	bl	15080 <_svfprintf_r+0xca4>
   1487a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1487c:	881a      	ldrh	r2, [r3, #0]
   1487e:	920c      	str	r2, [sp, #48]	; 0x30
   14880:	2200      	movs	r2, #0
   14882:	3304      	adds	r3, #4
   14884:	920d      	str	r2, [sp, #52]	; 0x34
   14886:	930f      	str	r3, [sp, #60]	; 0x3c
   14888:	07e3      	lsls	r3, r4, #31
   1488a:	d400      	bmi.n	1488e <_svfprintf_r+0x4b2>
   1488c:	e0a9      	b.n	149e2 <_svfprintf_r+0x606>
   1488e:	990c      	ldr	r1, [sp, #48]	; 0x30
   14890:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   14892:	000b      	movs	r3, r1
   14894:	4313      	orrs	r3, r2
   14896:	001a      	movs	r2, r3
   14898:	2302      	movs	r3, #2
   1489a:	2a00      	cmp	r2, #0
   1489c:	d100      	bne.n	148a0 <_svfprintf_r+0x4c4>
   1489e:	e786      	b.n	147ae <_svfprintf_r+0x3d2>
   148a0:	2030      	movs	r0, #48	; 0x30
   148a2:	a91e      	add	r1, sp, #120	; 0x78
   148a4:	7008      	strb	r0, [r1, #0]
   148a6:	2548      	movs	r5, #72	; 0x48
   148a8:	4668      	mov	r0, sp
   148aa:	1940      	adds	r0, r0, r5
   148ac:	7800      	ldrb	r0, [r0, #0]
   148ae:	431c      	orrs	r4, r3
   148b0:	7048      	strb	r0, [r1, #1]
   148b2:	e77c      	b.n	147ae <_svfprintf_r+0x3d2>
   148b4:	468b      	mov	fp, r1
   148b6:	4641      	mov	r1, r8
   148b8:	2900      	cmp	r1, #0
   148ba:	d001      	beq.n	148c0 <_svfprintf_r+0x4e4>
   148bc:	f001 f883 	bl	159c6 <_svfprintf_r+0x15ea>
   148c0:	06a3      	lsls	r3, r4, #26
   148c2:	d501      	bpl.n	148c8 <_svfprintf_r+0x4ec>
   148c4:	f000 fde9 	bl	1549a <_svfprintf_r+0x10be>
   148c8:	06e3      	lsls	r3, r4, #27
   148ca:	d501      	bpl.n	148d0 <_svfprintf_r+0x4f4>
   148cc:	f000 fd9b 	bl	15406 <_svfprintf_r+0x102a>
   148d0:	0663      	lsls	r3, r4, #25
   148d2:	d401      	bmi.n	148d8 <_svfprintf_r+0x4fc>
   148d4:	f000 fd97 	bl	15406 <_svfprintf_r+0x102a>
   148d8:	4669      	mov	r1, sp
   148da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   148dc:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   148de:	681a      	ldr	r2, [r3, #0]
   148e0:	3304      	adds	r3, #4
   148e2:	9207      	str	r2, [sp, #28]
   148e4:	8011      	strh	r1, [r2, #0]
   148e6:	930f      	str	r3, [sp, #60]	; 0x3c
   148e8:	e5a3      	b.n	14432 <_svfprintf_r+0x56>
   148ea:	464b      	mov	r3, r9
   148ec:	431c      	orrs	r4, r3
   148ee:	780b      	ldrb	r3, [r1, #0]
   148f0:	e5d8      	b.n	144a4 <_svfprintf_r+0xc8>
   148f2:	9312      	str	r3, [sp, #72]	; 0x48
   148f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   148f6:	468b      	mov	fp, r1
   148f8:	1d1d      	adds	r5, r3, #4
   148fa:	681b      	ldr	r3, [r3, #0]
   148fc:	a916      	add	r1, sp, #88	; 0x58
   148fe:	001a      	movs	r2, r3
   14900:	9311      	str	r3, [sp, #68]	; 0x44
   14902:	2300      	movs	r3, #0
   14904:	77cb      	strb	r3, [r1, #31]
   14906:	2a00      	cmp	r2, #0
   14908:	d101      	bne.n	1490e <_svfprintf_r+0x532>
   1490a:	f000 fefb 	bl	15704 <_svfprintf_r+0x1328>
   1490e:	4653      	mov	r3, sl
   14910:	3301      	adds	r3, #1
   14912:	d101      	bne.n	14918 <_svfprintf_r+0x53c>
   14914:	f000 fe38 	bl	15588 <_svfprintf_r+0x11ac>
   14918:	4652      	mov	r2, sl
   1491a:	2100      	movs	r1, #0
   1491c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1491e:	f004 fceb 	bl	192f8 <memchr>
   14922:	2800      	cmp	r0, #0
   14924:	d101      	bne.n	1492a <_svfprintf_r+0x54e>
   14926:	f000 ff54 	bl	157d2 <_svfprintf_r+0x13f6>
   1492a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1492c:	1ac3      	subs	r3, r0, r3
   1492e:	001a      	movs	r2, r3
   14930:	930e      	str	r3, [sp, #56]	; 0x38
   14932:	43db      	mvns	r3, r3
   14934:	17db      	asrs	r3, r3, #31
   14936:	401a      	ands	r2, r3
   14938:	ab16      	add	r3, sp, #88	; 0x58
   1493a:	7fdb      	ldrb	r3, [r3, #31]
   1493c:	9207      	str	r2, [sp, #28]
   1493e:	4698      	mov	r8, r3
   14940:	2300      	movs	r3, #0
   14942:	950f      	str	r5, [sp, #60]	; 0x3c
   14944:	9408      	str	r4, [sp, #32]
   14946:	469a      	mov	sl, r3
   14948:	9313      	str	r3, [sp, #76]	; 0x4c
   1494a:	e65f      	b.n	1460c <_svfprintf_r+0x230>
   1494c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1494e:	9312      	str	r3, [sp, #72]	; 0x48
   14950:	6813      	ldr	r3, [r2, #0]
   14952:	ad28      	add	r5, sp, #160	; 0xa0
   14954:	9307      	str	r3, [sp, #28]
   14956:	466b      	mov	r3, sp
   14958:	7f1b      	ldrb	r3, [r3, #28]
   1495a:	468b      	mov	fp, r1
   1495c:	702b      	strb	r3, [r5, #0]
   1495e:	2300      	movs	r3, #0
   14960:	a916      	add	r1, sp, #88	; 0x58
   14962:	77cb      	strb	r3, [r1, #31]
   14964:	0013      	movs	r3, r2
   14966:	3304      	adds	r3, #4
   14968:	930f      	str	r3, [sp, #60]	; 0x3c
   1496a:	2300      	movs	r3, #0
   1496c:	9408      	str	r4, [sp, #32]
   1496e:	4698      	mov	r8, r3
   14970:	3301      	adds	r3, #1
   14972:	9307      	str	r3, [sp, #28]
   14974:	930e      	str	r3, [sp, #56]	; 0x38
   14976:	2300      	movs	r3, #0
   14978:	9511      	str	r5, [sp, #68]	; 0x44
   1497a:	469a      	mov	sl, r3
   1497c:	9313      	str	r3, [sp, #76]	; 0x4c
   1497e:	e64b      	b.n	14618 <_svfprintf_r+0x23c>
   14980:	468b      	mov	fp, r1
   14982:	4641      	mov	r1, r8
   14984:	9312      	str	r3, [sp, #72]	; 0x48
   14986:	2900      	cmp	r1, #0
   14988:	d100      	bne.n	1498c <_svfprintf_r+0x5b0>
   1498a:	e5f4      	b.n	14576 <_svfprintf_r+0x19a>
   1498c:	ab16      	add	r3, sp, #88	; 0x58
   1498e:	77d8      	strb	r0, [r3, #31]
   14990:	e5f1      	b.n	14576 <_svfprintf_r+0x19a>
   14992:	4663      	mov	r3, ip
   14994:	431c      	orrs	r4, r3
   14996:	780b      	ldrb	r3, [r1, #0]
   14998:	e584      	b.n	144a4 <_svfprintf_r+0xc8>
   1499a:	780b      	ldrb	r3, [r1, #0]
   1499c:	2b6c      	cmp	r3, #108	; 0x6c
   1499e:	d101      	bne.n	149a4 <_svfprintf_r+0x5c8>
   149a0:	f000 fd86 	bl	154b0 <_svfprintf_r+0x10d4>
   149a4:	2210      	movs	r2, #16
   149a6:	4314      	orrs	r4, r2
   149a8:	e57c      	b.n	144a4 <_svfprintf_r+0xc8>
   149aa:	468b      	mov	fp, r1
   149ac:	4641      	mov	r1, r8
   149ae:	9312      	str	r3, [sp, #72]	; 0x48
   149b0:	2900      	cmp	r1, #0
   149b2:	d001      	beq.n	149b8 <_svfprintf_r+0x5dc>
   149b4:	f000 ffe8 	bl	15988 <_svfprintf_r+0x15ac>
   149b8:	4b63      	ldr	r3, [pc, #396]	; (14b48 <_svfprintf_r+0x76c>)
   149ba:	9317      	str	r3, [sp, #92]	; 0x5c
   149bc:	06a3      	lsls	r3, r4, #26
   149be:	d400      	bmi.n	149c2 <_svfprintf_r+0x5e6>
   149c0:	e753      	b.n	1486a <_svfprintf_r+0x48e>
   149c2:	2207      	movs	r2, #7
   149c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   149c6:	3307      	adds	r3, #7
   149c8:	4393      	bics	r3, r2
   149ca:	3201      	adds	r2, #1
   149cc:	4694      	mov	ip, r2
   149ce:	449c      	add	ip, r3
   149d0:	4662      	mov	r2, ip
   149d2:	920f      	str	r2, [sp, #60]	; 0x3c
   149d4:	681a      	ldr	r2, [r3, #0]
   149d6:	685b      	ldr	r3, [r3, #4]
   149d8:	920c      	str	r2, [sp, #48]	; 0x30
   149da:	930d      	str	r3, [sp, #52]	; 0x34
   149dc:	07e3      	lsls	r3, r4, #31
   149de:	d500      	bpl.n	149e2 <_svfprintf_r+0x606>
   149e0:	e755      	b.n	1488e <_svfprintf_r+0x4b2>
   149e2:	990c      	ldr	r1, [sp, #48]	; 0x30
   149e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   149e6:	0008      	movs	r0, r1
   149e8:	4310      	orrs	r0, r2
   149ea:	2302      	movs	r3, #2
   149ec:	0002      	movs	r2, r0
   149ee:	e6de      	b.n	147ae <_svfprintf_r+0x3d2>
   149f0:	468b      	mov	fp, r1
   149f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
   149f4:	2230      	movs	r2, #48	; 0x30
   149f6:	680b      	ldr	r3, [r1, #0]
   149f8:	930c      	str	r3, [sp, #48]	; 0x30
   149fa:	2300      	movs	r3, #0
   149fc:	930d      	str	r3, [sp, #52]	; 0x34
   149fe:	3302      	adds	r3, #2
   14a00:	431c      	orrs	r4, r3
   14a02:	ab1e      	add	r3, sp, #120	; 0x78
   14a04:	701a      	strb	r2, [r3, #0]
   14a06:	3248      	adds	r2, #72	; 0x48
   14a08:	705a      	strb	r2, [r3, #1]
   14a0a:	000b      	movs	r3, r1
   14a0c:	3304      	adds	r3, #4
   14a0e:	930f      	str	r3, [sp, #60]	; 0x3c
   14a10:	4b4d      	ldr	r3, [pc, #308]	; (14b48 <_svfprintf_r+0x76c>)
   14a12:	9212      	str	r2, [sp, #72]	; 0x48
   14a14:	9317      	str	r3, [sp, #92]	; 0x5c
   14a16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   14a18:	2302      	movs	r3, #2
   14a1a:	e6c8      	b.n	147ae <_svfprintf_r+0x3d2>
   14a1c:	2301      	movs	r3, #1
   14a1e:	431c      	orrs	r4, r3
   14a20:	780b      	ldrb	r3, [r1, #0]
   14a22:	e53f      	b.n	144a4 <_svfprintf_r+0xc8>
   14a24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14a26:	1d1a      	adds	r2, r3, #4
   14a28:	681b      	ldr	r3, [r3, #0]
   14a2a:	930b      	str	r3, [sp, #44]	; 0x2c
   14a2c:	2b00      	cmp	r3, #0
   14a2e:	da00      	bge.n	14a32 <_svfprintf_r+0x656>
   14a30:	e542      	b.n	144b8 <_svfprintf_r+0xdc>
   14a32:	780b      	ldrb	r3, [r1, #0]
   14a34:	920f      	str	r2, [sp, #60]	; 0x3c
   14a36:	e535      	b.n	144a4 <_svfprintf_r+0xc8>
   14a38:	780b      	ldrb	r3, [r1, #0]
   14a3a:	2800      	cmp	r0, #0
   14a3c:	d000      	beq.n	14a40 <_svfprintf_r+0x664>
   14a3e:	e531      	b.n	144a4 <_svfprintf_r+0xc8>
   14a40:	2201      	movs	r2, #1
   14a42:	3020      	adds	r0, #32
   14a44:	4690      	mov	r8, r2
   14a46:	e52d      	b.n	144a4 <_svfprintf_r+0xc8>
   14a48:	468b      	mov	fp, r1
   14a4a:	9312      	str	r3, [sp, #72]	; 0x48
   14a4c:	06a3      	lsls	r3, r4, #26
   14a4e:	d400      	bmi.n	14a52 <_svfprintf_r+0x676>
   14a50:	e6ed      	b.n	1482e <_svfprintf_r+0x452>
   14a52:	2207      	movs	r2, #7
   14a54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14a56:	3307      	adds	r3, #7
   14a58:	4393      	bics	r3, r2
   14a5a:	3201      	adds	r2, #1
   14a5c:	4694      	mov	ip, r2
   14a5e:	449c      	add	ip, r3
   14a60:	4662      	mov	r2, ip
   14a62:	920f      	str	r2, [sp, #60]	; 0x3c
   14a64:	681a      	ldr	r2, [r3, #0]
   14a66:	685b      	ldr	r3, [r3, #4]
   14a68:	0011      	movs	r1, r2
   14a6a:	001a      	movs	r2, r3
   14a6c:	0008      	movs	r0, r1
   14a6e:	4310      	orrs	r0, r2
   14a70:	910c      	str	r1, [sp, #48]	; 0x30
   14a72:	920d      	str	r2, [sp, #52]	; 0x34
   14a74:	2301      	movs	r3, #1
   14a76:	0002      	movs	r2, r0
   14a78:	e699      	b.n	147ae <_svfprintf_r+0x3d2>
   14a7a:	468b      	mov	fp, r1
   14a7c:	9312      	str	r3, [sp, #72]	; 0x48
   14a7e:	06a3      	lsls	r3, r4, #26
   14a80:	d400      	bmi.n	14a84 <_svfprintf_r+0x6a8>
   14a82:	e683      	b.n	1478c <_svfprintf_r+0x3b0>
   14a84:	2207      	movs	r2, #7
   14a86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   14a88:	3307      	adds	r3, #7
   14a8a:	4393      	bics	r3, r2
   14a8c:	3201      	adds	r2, #1
   14a8e:	4694      	mov	ip, r2
   14a90:	449c      	add	ip, r3
   14a92:	4662      	mov	r2, ip
   14a94:	920f      	str	r2, [sp, #60]	; 0x3c
   14a96:	681a      	ldr	r2, [r3, #0]
   14a98:	685b      	ldr	r3, [r3, #4]
   14a9a:	0011      	movs	r1, r2
   14a9c:	001a      	movs	r2, r3
   14a9e:	0008      	movs	r0, r1
   14aa0:	4310      	orrs	r0, r2
   14aa2:	910c      	str	r1, [sp, #48]	; 0x30
   14aa4:	920d      	str	r2, [sp, #52]	; 0x34
   14aa6:	2300      	movs	r3, #0
   14aa8:	0002      	movs	r2, r0
   14aaa:	e680      	b.n	147ae <_svfprintf_r+0x3d2>
   14aac:	468b      	mov	fp, r1
   14aae:	4641      	mov	r1, r8
   14ab0:	9312      	str	r3, [sp, #72]	; 0x48
   14ab2:	2900      	cmp	r1, #0
   14ab4:	d001      	beq.n	14aba <_svfprintf_r+0x6de>
   14ab6:	f000 ff7f 	bl	159b8 <_svfprintf_r+0x15dc>
   14aba:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14abc:	2b00      	cmp	r3, #0
   14abe:	d100      	bne.n	14ac2 <_svfprintf_r+0x6e6>
   14ac0:	e50b      	b.n	144da <_svfprintf_r+0xfe>
   14ac2:	ad28      	add	r5, sp, #160	; 0xa0
   14ac4:	702b      	strb	r3, [r5, #0]
   14ac6:	2300      	movs	r3, #0
   14ac8:	aa16      	add	r2, sp, #88	; 0x58
   14aca:	77d3      	strb	r3, [r2, #31]
   14acc:	9408      	str	r4, [sp, #32]
   14ace:	e74e      	b.n	1496e <_svfprintf_r+0x592>
   14ad0:	68bc      	ldr	r4, [r7, #8]
   14ad2:	4643      	mov	r3, r8
   14ad4:	2b00      	cmp	r3, #0
   14ad6:	d00f      	beq.n	14af8 <_svfprintf_r+0x71c>
   14ad8:	aa16      	add	r2, sp, #88	; 0x58
   14ada:	231f      	movs	r3, #31
   14adc:	4694      	mov	ip, r2
   14ade:	4463      	add	r3, ip
   14ae0:	6033      	str	r3, [r6, #0]
   14ae2:	2301      	movs	r3, #1
   14ae4:	6073      	str	r3, [r6, #4]
   14ae6:	687b      	ldr	r3, [r7, #4]
   14ae8:	3401      	adds	r4, #1
   14aea:	3301      	adds	r3, #1
   14aec:	60bc      	str	r4, [r7, #8]
   14aee:	607b      	str	r3, [r7, #4]
   14af0:	2b07      	cmp	r3, #7
   14af2:	dd00      	ble.n	14af6 <_svfprintf_r+0x71a>
   14af4:	e1b3      	b.n	14e5e <_svfprintf_r+0xa82>
   14af6:	3608      	adds	r6, #8
   14af8:	464b      	mov	r3, r9
   14afa:	2b00      	cmp	r3, #0
   14afc:	d00c      	beq.n	14b18 <_svfprintf_r+0x73c>
   14afe:	ab1e      	add	r3, sp, #120	; 0x78
   14b00:	6033      	str	r3, [r6, #0]
   14b02:	2302      	movs	r3, #2
   14b04:	6073      	str	r3, [r6, #4]
   14b06:	687b      	ldr	r3, [r7, #4]
   14b08:	3402      	adds	r4, #2
   14b0a:	3301      	adds	r3, #1
   14b0c:	60bc      	str	r4, [r7, #8]
   14b0e:	607b      	str	r3, [r7, #4]
   14b10:	2b07      	cmp	r3, #7
   14b12:	dd00      	ble.n	14b16 <_svfprintf_r+0x73a>
   14b14:	e1af      	b.n	14e76 <_svfprintf_r+0xa9a>
   14b16:	3608      	adds	r6, #8
   14b18:	9b10      	ldr	r3, [sp, #64]	; 0x40
   14b1a:	2b80      	cmp	r3, #128	; 0x80
   14b1c:	d100      	bne.n	14b20 <_svfprintf_r+0x744>
   14b1e:	e120      	b.n	14d62 <_svfprintf_r+0x986>
   14b20:	4653      	mov	r3, sl
   14b22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   14b24:	1a9d      	subs	r5, r3, r2
   14b26:	2d00      	cmp	r5, #0
   14b28:	dd3c      	ble.n	14ba4 <_svfprintf_r+0x7c8>
   14b2a:	4a08      	ldr	r2, [pc, #32]	; (14b4c <_svfprintf_r+0x770>)
   14b2c:	687b      	ldr	r3, [r7, #4]
   14b2e:	4691      	mov	r9, r2
   14b30:	2d10      	cmp	r5, #16
   14b32:	dd2c      	ble.n	14b8e <_svfprintf_r+0x7b2>
   14b34:	2210      	movs	r2, #16
   14b36:	0021      	movs	r1, r4
   14b38:	4692      	mov	sl, r2
   14b3a:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14b3c:	0032      	movs	r2, r6
   14b3e:	002e      	movs	r6, r5
   14b40:	464d      	mov	r5, r9
   14b42:	e009      	b.n	14b58 <_svfprintf_r+0x77c>
   14b44:	0001bdf4 	.word	0x0001bdf4
   14b48:	0001be08 	.word	0x0001be08
   14b4c:	0001be34 	.word	0x0001be34
   14b50:	3e10      	subs	r6, #16
   14b52:	3208      	adds	r2, #8
   14b54:	2e10      	cmp	r6, #16
   14b56:	dd16      	ble.n	14b86 <_svfprintf_r+0x7aa>
   14b58:	4650      	mov	r0, sl
   14b5a:	3110      	adds	r1, #16
   14b5c:	3301      	adds	r3, #1
   14b5e:	6015      	str	r5, [r2, #0]
   14b60:	6050      	str	r0, [r2, #4]
   14b62:	60b9      	str	r1, [r7, #8]
   14b64:	607b      	str	r3, [r7, #4]
   14b66:	2b07      	cmp	r3, #7
   14b68:	ddf2      	ble.n	14b50 <_svfprintf_r+0x774>
   14b6a:	003a      	movs	r2, r7
   14b6c:	9906      	ldr	r1, [sp, #24]
   14b6e:	0020      	movs	r0, r4
   14b70:	f005 f9c8 	bl	19f04 <__ssprint_r>
   14b74:	2800      	cmp	r0, #0
   14b76:	d000      	beq.n	14b7a <_svfprintf_r+0x79e>
   14b78:	e4b7      	b.n	144ea <_svfprintf_r+0x10e>
   14b7a:	3e10      	subs	r6, #16
   14b7c:	68b9      	ldr	r1, [r7, #8]
   14b7e:	687b      	ldr	r3, [r7, #4]
   14b80:	aa32      	add	r2, sp, #200	; 0xc8
   14b82:	2e10      	cmp	r6, #16
   14b84:	dce8      	bgt.n	14b58 <_svfprintf_r+0x77c>
   14b86:	46a9      	mov	r9, r5
   14b88:	000c      	movs	r4, r1
   14b8a:	0035      	movs	r5, r6
   14b8c:	0016      	movs	r6, r2
   14b8e:	464a      	mov	r2, r9
   14b90:	1964      	adds	r4, r4, r5
   14b92:	3301      	adds	r3, #1
   14b94:	6032      	str	r2, [r6, #0]
   14b96:	6075      	str	r5, [r6, #4]
   14b98:	60bc      	str	r4, [r7, #8]
   14b9a:	607b      	str	r3, [r7, #4]
   14b9c:	2b07      	cmp	r3, #7
   14b9e:	dd00      	ble.n	14ba2 <_svfprintf_r+0x7c6>
   14ba0:	e151      	b.n	14e46 <_svfprintf_r+0xa6a>
   14ba2:	3608      	adds	r6, #8
   14ba4:	9b08      	ldr	r3, [sp, #32]
   14ba6:	05db      	lsls	r3, r3, #23
   14ba8:	d500      	bpl.n	14bac <_svfprintf_r+0x7d0>
   14baa:	e0b6      	b.n	14d1a <_svfprintf_r+0x93e>
   14bac:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14bae:	6033      	str	r3, [r6, #0]
   14bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   14bb2:	469c      	mov	ip, r3
   14bb4:	6073      	str	r3, [r6, #4]
   14bb6:	687b      	ldr	r3, [r7, #4]
   14bb8:	4464      	add	r4, ip
   14bba:	3301      	adds	r3, #1
   14bbc:	60bc      	str	r4, [r7, #8]
   14bbe:	607b      	str	r3, [r7, #4]
   14bc0:	2b07      	cmp	r3, #7
   14bc2:	dd00      	ble.n	14bc6 <_svfprintf_r+0x7ea>
   14bc4:	e09d      	b.n	14d02 <_svfprintf_r+0x926>
   14bc6:	3608      	adds	r6, #8
   14bc8:	9b08      	ldr	r3, [sp, #32]
   14bca:	075b      	lsls	r3, r3, #29
   14bcc:	d541      	bpl.n	14c52 <_svfprintf_r+0x876>
   14bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14bd0:	9a07      	ldr	r2, [sp, #28]
   14bd2:	1a9d      	subs	r5, r3, r2
   14bd4:	2d00      	cmp	r5, #0
   14bd6:	dd3c      	ble.n	14c52 <_svfprintf_r+0x876>
   14bd8:	4ac4      	ldr	r2, [pc, #784]	; (14eec <_svfprintf_r+0xb10>)
   14bda:	687b      	ldr	r3, [r7, #4]
   14bdc:	4690      	mov	r8, r2
   14bde:	2d10      	cmp	r5, #16
   14be0:	dd26      	ble.n	14c30 <_svfprintf_r+0x854>
   14be2:	2210      	movs	r2, #16
   14be4:	0021      	movs	r1, r4
   14be6:	4691      	mov	r9, r2
   14be8:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14bea:	0032      	movs	r2, r6
   14bec:	002e      	movs	r6, r5
   14bee:	9d06      	ldr	r5, [sp, #24]
   14bf0:	e003      	b.n	14bfa <_svfprintf_r+0x81e>
   14bf2:	3e10      	subs	r6, #16
   14bf4:	3208      	adds	r2, #8
   14bf6:	2e10      	cmp	r6, #16
   14bf8:	dd17      	ble.n	14c2a <_svfprintf_r+0x84e>
   14bfa:	48bc      	ldr	r0, [pc, #752]	; (14eec <_svfprintf_r+0xb10>)
   14bfc:	3110      	adds	r1, #16
   14bfe:	6010      	str	r0, [r2, #0]
   14c00:	4648      	mov	r0, r9
   14c02:	3301      	adds	r3, #1
   14c04:	6050      	str	r0, [r2, #4]
   14c06:	60b9      	str	r1, [r7, #8]
   14c08:	607b      	str	r3, [r7, #4]
   14c0a:	2b07      	cmp	r3, #7
   14c0c:	ddf1      	ble.n	14bf2 <_svfprintf_r+0x816>
   14c0e:	003a      	movs	r2, r7
   14c10:	0029      	movs	r1, r5
   14c12:	0020      	movs	r0, r4
   14c14:	f005 f976 	bl	19f04 <__ssprint_r>
   14c18:	2800      	cmp	r0, #0
   14c1a:	d000      	beq.n	14c1e <_svfprintf_r+0x842>
   14c1c:	e465      	b.n	144ea <_svfprintf_r+0x10e>
   14c1e:	3e10      	subs	r6, #16
   14c20:	68b9      	ldr	r1, [r7, #8]
   14c22:	687b      	ldr	r3, [r7, #4]
   14c24:	aa32      	add	r2, sp, #200	; 0xc8
   14c26:	2e10      	cmp	r6, #16
   14c28:	dce7      	bgt.n	14bfa <_svfprintf_r+0x81e>
   14c2a:	0035      	movs	r5, r6
   14c2c:	000c      	movs	r4, r1
   14c2e:	0016      	movs	r6, r2
   14c30:	4642      	mov	r2, r8
   14c32:	1964      	adds	r4, r4, r5
   14c34:	3301      	adds	r3, #1
   14c36:	c624      	stmia	r6!, {r2, r5}
   14c38:	60bc      	str	r4, [r7, #8]
   14c3a:	607b      	str	r3, [r7, #4]
   14c3c:	2b07      	cmp	r3, #7
   14c3e:	dd08      	ble.n	14c52 <_svfprintf_r+0x876>
   14c40:	003a      	movs	r2, r7
   14c42:	9906      	ldr	r1, [sp, #24]
   14c44:	9809      	ldr	r0, [sp, #36]	; 0x24
   14c46:	f005 f95d 	bl	19f04 <__ssprint_r>
   14c4a:	2800      	cmp	r0, #0
   14c4c:	d000      	beq.n	14c50 <_svfprintf_r+0x874>
   14c4e:	e44c      	b.n	144ea <_svfprintf_r+0x10e>
   14c50:	68bc      	ldr	r4, [r7, #8]
   14c52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14c54:	9907      	ldr	r1, [sp, #28]
   14c56:	428b      	cmp	r3, r1
   14c58:	da00      	bge.n	14c5c <_svfprintf_r+0x880>
   14c5a:	000b      	movs	r3, r1
   14c5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   14c5e:	4694      	mov	ip, r2
   14c60:	449c      	add	ip, r3
   14c62:	4663      	mov	r3, ip
   14c64:	930a      	str	r3, [sp, #40]	; 0x28
   14c66:	2c00      	cmp	r4, #0
   14c68:	d000      	beq.n	14c6c <_svfprintf_r+0x890>
   14c6a:	e0d6      	b.n	14e1a <_svfprintf_r+0xa3e>
   14c6c:	2300      	movs	r3, #0
   14c6e:	ae32      	add	r6, sp, #200	; 0xc8
   14c70:	607b      	str	r3, [r7, #4]
   14c72:	f7ff fbde 	bl	14432 <_svfprintf_r+0x56>
   14c76:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14c78:	2b01      	cmp	r3, #1
   14c7a:	dc00      	bgt.n	14c7e <_svfprintf_r+0x8a2>
   14c7c:	e0ae      	b.n	14ddc <_svfprintf_r+0xa00>
   14c7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14c80:	3401      	adds	r4, #1
   14c82:	6033      	str	r3, [r6, #0]
   14c84:	2301      	movs	r3, #1
   14c86:	6073      	str	r3, [r6, #4]
   14c88:	687b      	ldr	r3, [r7, #4]
   14c8a:	60bc      	str	r4, [r7, #8]
   14c8c:	3301      	adds	r3, #1
   14c8e:	607b      	str	r3, [r7, #4]
   14c90:	2b07      	cmp	r3, #7
   14c92:	dd00      	ble.n	14c96 <_svfprintf_r+0x8ba>
   14c94:	e2df      	b.n	15256 <_svfprintf_r+0xe7a>
   14c96:	3608      	adds	r6, #8
   14c98:	9a19      	ldr	r2, [sp, #100]	; 0x64
   14c9a:	3301      	adds	r3, #1
   14c9c:	6032      	str	r2, [r6, #0]
   14c9e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   14ca0:	4698      	mov	r8, r3
   14ca2:	4694      	mov	ip, r2
   14ca4:	4464      	add	r4, ip
   14ca6:	6072      	str	r2, [r6, #4]
   14ca8:	60bc      	str	r4, [r7, #8]
   14caa:	607b      	str	r3, [r7, #4]
   14cac:	2b07      	cmp	r3, #7
   14cae:	dd00      	ble.n	14cb2 <_svfprintf_r+0x8d6>
   14cb0:	e2de      	b.n	15270 <_svfprintf_r+0xe94>
   14cb2:	3608      	adds	r6, #8
   14cb4:	2200      	movs	r2, #0
   14cb6:	2300      	movs	r3, #0
   14cb8:	9816      	ldr	r0, [sp, #88]	; 0x58
   14cba:	9915      	ldr	r1, [sp, #84]	; 0x54
   14cbc:	f7fe ff02 	bl	13ac4 <__aeabi_dcmpeq>
   14cc0:	2800      	cmp	r0, #0
   14cc2:	d000      	beq.n	14cc6 <_svfprintf_r+0x8ea>
   14cc4:	e1a4      	b.n	15010 <_svfprintf_r+0xc34>
   14cc6:	9d11      	ldr	r5, [sp, #68]	; 0x44
   14cc8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   14cca:	3501      	adds	r5, #1
   14ccc:	3b01      	subs	r3, #1
   14cce:	6035      	str	r5, [r6, #0]
   14cd0:	6073      	str	r3, [r6, #4]
   14cd2:	18e4      	adds	r4, r4, r3
   14cd4:	2301      	movs	r3, #1
   14cd6:	469c      	mov	ip, r3
   14cd8:	44e0      	add	r8, ip
   14cda:	4643      	mov	r3, r8
   14cdc:	60bc      	str	r4, [r7, #8]
   14cde:	607b      	str	r3, [r7, #4]
   14ce0:	2b07      	cmp	r3, #7
   14ce2:	dd00      	ble.n	14ce6 <_svfprintf_r+0x90a>
   14ce4:	e08b      	b.n	14dfe <_svfprintf_r+0xa22>
   14ce6:	3608      	adds	r6, #8
   14ce8:	ab21      	add	r3, sp, #132	; 0x84
   14cea:	6033      	str	r3, [r6, #0]
   14cec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   14cee:	469c      	mov	ip, r3
   14cf0:	6073      	str	r3, [r6, #4]
   14cf2:	4643      	mov	r3, r8
   14cf4:	4464      	add	r4, ip
   14cf6:	3301      	adds	r3, #1
   14cf8:	60bc      	str	r4, [r7, #8]
   14cfa:	607b      	str	r3, [r7, #4]
   14cfc:	2b07      	cmp	r3, #7
   14cfe:	dc00      	bgt.n	14d02 <_svfprintf_r+0x926>
   14d00:	e761      	b.n	14bc6 <_svfprintf_r+0x7ea>
   14d02:	003a      	movs	r2, r7
   14d04:	9906      	ldr	r1, [sp, #24]
   14d06:	9809      	ldr	r0, [sp, #36]	; 0x24
   14d08:	f005 f8fc 	bl	19f04 <__ssprint_r>
   14d0c:	2800      	cmp	r0, #0
   14d0e:	d001      	beq.n	14d14 <_svfprintf_r+0x938>
   14d10:	f7ff fbeb 	bl	144ea <_svfprintf_r+0x10e>
   14d14:	68bc      	ldr	r4, [r7, #8]
   14d16:	ae32      	add	r6, sp, #200	; 0xc8
   14d18:	e756      	b.n	14bc8 <_svfprintf_r+0x7ec>
   14d1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   14d1c:	2b65      	cmp	r3, #101	; 0x65
   14d1e:	ddaa      	ble.n	14c76 <_svfprintf_r+0x89a>
   14d20:	2200      	movs	r2, #0
   14d22:	2300      	movs	r3, #0
   14d24:	9816      	ldr	r0, [sp, #88]	; 0x58
   14d26:	9915      	ldr	r1, [sp, #84]	; 0x54
   14d28:	f7fe fecc 	bl	13ac4 <__aeabi_dcmpeq>
   14d2c:	2800      	cmp	r0, #0
   14d2e:	d100      	bne.n	14d32 <_svfprintf_r+0x956>
   14d30:	e0e2      	b.n	14ef8 <_svfprintf_r+0xb1c>
   14d32:	4b6f      	ldr	r3, [pc, #444]	; (14ef0 <_svfprintf_r+0xb14>)
   14d34:	3401      	adds	r4, #1
   14d36:	6033      	str	r3, [r6, #0]
   14d38:	2301      	movs	r3, #1
   14d3a:	6073      	str	r3, [r6, #4]
   14d3c:	687b      	ldr	r3, [r7, #4]
   14d3e:	60bc      	str	r4, [r7, #8]
   14d40:	3301      	adds	r3, #1
   14d42:	607b      	str	r3, [r7, #4]
   14d44:	2b07      	cmp	r3, #7
   14d46:	dd00      	ble.n	14d4a <_svfprintf_r+0x96e>
   14d48:	e366      	b.n	15418 <_svfprintf_r+0x103c>
   14d4a:	3608      	adds	r6, #8
   14d4c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   14d4e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   14d50:	4293      	cmp	r3, r2
   14d52:	da00      	bge.n	14d56 <_svfprintf_r+0x97a>
   14d54:	e1a4      	b.n	150a0 <_svfprintf_r+0xcc4>
   14d56:	9b08      	ldr	r3, [sp, #32]
   14d58:	07db      	lsls	r3, r3, #31
   14d5a:	d500      	bpl.n	14d5e <_svfprintf_r+0x982>
   14d5c:	e1a0      	b.n	150a0 <_svfprintf_r+0xcc4>
   14d5e:	68bc      	ldr	r4, [r7, #8]
   14d60:	e732      	b.n	14bc8 <_svfprintf_r+0x7ec>
   14d62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   14d64:	9a07      	ldr	r2, [sp, #28]
   14d66:	1a9d      	subs	r5, r3, r2
   14d68:	2d00      	cmp	r5, #0
   14d6a:	dc00      	bgt.n	14d6e <_svfprintf_r+0x992>
   14d6c:	e6d8      	b.n	14b20 <_svfprintf_r+0x744>
   14d6e:	4a61      	ldr	r2, [pc, #388]	; (14ef4 <_svfprintf_r+0xb18>)
   14d70:	687b      	ldr	r3, [r7, #4]
   14d72:	4691      	mov	r9, r2
   14d74:	2d10      	cmp	r5, #16
   14d76:	dd25      	ble.n	14dc4 <_svfprintf_r+0x9e8>
   14d78:	2210      	movs	r2, #16
   14d7a:	0021      	movs	r1, r4
   14d7c:	4690      	mov	r8, r2
   14d7e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   14d80:	0032      	movs	r2, r6
   14d82:	464e      	mov	r6, r9
   14d84:	e003      	b.n	14d8e <_svfprintf_r+0x9b2>
   14d86:	3d10      	subs	r5, #16
   14d88:	3208      	adds	r2, #8
   14d8a:	2d10      	cmp	r5, #16
   14d8c:	dd17      	ble.n	14dbe <_svfprintf_r+0x9e2>
   14d8e:	4640      	mov	r0, r8
   14d90:	3110      	adds	r1, #16
   14d92:	3301      	adds	r3, #1
   14d94:	6016      	str	r6, [r2, #0]
   14d96:	6050      	str	r0, [r2, #4]
   14d98:	60b9      	str	r1, [r7, #8]
   14d9a:	607b      	str	r3, [r7, #4]
   14d9c:	2b07      	cmp	r3, #7
   14d9e:	ddf2      	ble.n	14d86 <_svfprintf_r+0x9aa>
   14da0:	003a      	movs	r2, r7
   14da2:	9906      	ldr	r1, [sp, #24]
   14da4:	0020      	movs	r0, r4
   14da6:	f005 f8ad 	bl	19f04 <__ssprint_r>
   14daa:	2800      	cmp	r0, #0
   14dac:	d001      	beq.n	14db2 <_svfprintf_r+0x9d6>
   14dae:	f7ff fb9c 	bl	144ea <_svfprintf_r+0x10e>
   14db2:	3d10      	subs	r5, #16
   14db4:	68b9      	ldr	r1, [r7, #8]
   14db6:	687b      	ldr	r3, [r7, #4]
   14db8:	aa32      	add	r2, sp, #200	; 0xc8
   14dba:	2d10      	cmp	r5, #16
   14dbc:	dce7      	bgt.n	14d8e <_svfprintf_r+0x9b2>
   14dbe:	46b1      	mov	r9, r6
   14dc0:	000c      	movs	r4, r1
   14dc2:	0016      	movs	r6, r2
   14dc4:	464a      	mov	r2, r9
   14dc6:	1964      	adds	r4, r4, r5
   14dc8:	3301      	adds	r3, #1
   14dca:	6032      	str	r2, [r6, #0]
   14dcc:	6075      	str	r5, [r6, #4]
   14dce:	60bc      	str	r4, [r7, #8]
   14dd0:	607b      	str	r3, [r7, #4]
   14dd2:	2b07      	cmp	r3, #7
   14dd4:	dd00      	ble.n	14dd8 <_svfprintf_r+0x9fc>
   14dd6:	e27e      	b.n	152d6 <_svfprintf_r+0xefa>
   14dd8:	3608      	adds	r6, #8
   14dda:	e6a1      	b.n	14b20 <_svfprintf_r+0x744>
   14ddc:	2301      	movs	r3, #1
   14dde:	9a08      	ldr	r2, [sp, #32]
   14de0:	4213      	tst	r3, r2
   14de2:	d000      	beq.n	14de6 <_svfprintf_r+0xa0a>
   14de4:	e74b      	b.n	14c7e <_svfprintf_r+0x8a2>
   14de6:	6073      	str	r3, [r6, #4]
   14de8:	687b      	ldr	r3, [r7, #4]
   14dea:	9a11      	ldr	r2, [sp, #68]	; 0x44
   14dec:	3301      	adds	r3, #1
   14dee:	3401      	adds	r4, #1
   14df0:	6032      	str	r2, [r6, #0]
   14df2:	60bc      	str	r4, [r7, #8]
   14df4:	4698      	mov	r8, r3
   14df6:	607b      	str	r3, [r7, #4]
   14df8:	2b07      	cmp	r3, #7
   14dfa:	dc00      	bgt.n	14dfe <_svfprintf_r+0xa22>
   14dfc:	e773      	b.n	14ce6 <_svfprintf_r+0x90a>
   14dfe:	003a      	movs	r2, r7
   14e00:	9906      	ldr	r1, [sp, #24]
   14e02:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e04:	f005 f87e 	bl	19f04 <__ssprint_r>
   14e08:	2800      	cmp	r0, #0
   14e0a:	d001      	beq.n	14e10 <_svfprintf_r+0xa34>
   14e0c:	f7ff fb6d 	bl	144ea <_svfprintf_r+0x10e>
   14e10:	687b      	ldr	r3, [r7, #4]
   14e12:	68bc      	ldr	r4, [r7, #8]
   14e14:	4698      	mov	r8, r3
   14e16:	ae32      	add	r6, sp, #200	; 0xc8
   14e18:	e766      	b.n	14ce8 <_svfprintf_r+0x90c>
   14e1a:	003a      	movs	r2, r7
   14e1c:	9906      	ldr	r1, [sp, #24]
   14e1e:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e20:	f005 f870 	bl	19f04 <__ssprint_r>
   14e24:	2800      	cmp	r0, #0
   14e26:	d100      	bne.n	14e2a <_svfprintf_r+0xa4e>
   14e28:	e720      	b.n	14c6c <_svfprintf_r+0x890>
   14e2a:	f7ff fb5e 	bl	144ea <_svfprintf_r+0x10e>
   14e2e:	9c08      	ldr	r4, [sp, #32]
   14e30:	2b01      	cmp	r3, #1
   14e32:	d100      	bne.n	14e36 <_svfprintf_r+0xa5a>
   14e34:	e184      	b.n	15140 <_svfprintf_r+0xd64>
   14e36:	2b02      	cmp	r3, #2
   14e38:	d129      	bne.n	14e8e <_svfprintf_r+0xab2>
   14e3a:	9408      	str	r4, [sp, #32]
   14e3c:	2300      	movs	r3, #0
   14e3e:	2400      	movs	r4, #0
   14e40:	930c      	str	r3, [sp, #48]	; 0x30
   14e42:	940d      	str	r4, [sp, #52]	; 0x34
   14e44:	e4c5      	b.n	147d2 <_svfprintf_r+0x3f6>
   14e46:	003a      	movs	r2, r7
   14e48:	9906      	ldr	r1, [sp, #24]
   14e4a:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e4c:	f005 f85a 	bl	19f04 <__ssprint_r>
   14e50:	2800      	cmp	r0, #0
   14e52:	d001      	beq.n	14e58 <_svfprintf_r+0xa7c>
   14e54:	f7ff fb49 	bl	144ea <_svfprintf_r+0x10e>
   14e58:	68bc      	ldr	r4, [r7, #8]
   14e5a:	ae32      	add	r6, sp, #200	; 0xc8
   14e5c:	e6a2      	b.n	14ba4 <_svfprintf_r+0x7c8>
   14e5e:	003a      	movs	r2, r7
   14e60:	9906      	ldr	r1, [sp, #24]
   14e62:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e64:	f005 f84e 	bl	19f04 <__ssprint_r>
   14e68:	2800      	cmp	r0, #0
   14e6a:	d001      	beq.n	14e70 <_svfprintf_r+0xa94>
   14e6c:	f7ff fb3d 	bl	144ea <_svfprintf_r+0x10e>
   14e70:	68bc      	ldr	r4, [r7, #8]
   14e72:	ae32      	add	r6, sp, #200	; 0xc8
   14e74:	e640      	b.n	14af8 <_svfprintf_r+0x71c>
   14e76:	003a      	movs	r2, r7
   14e78:	9906      	ldr	r1, [sp, #24]
   14e7a:	9809      	ldr	r0, [sp, #36]	; 0x24
   14e7c:	f005 f842 	bl	19f04 <__ssprint_r>
   14e80:	2800      	cmp	r0, #0
   14e82:	d001      	beq.n	14e88 <_svfprintf_r+0xaac>
   14e84:	f7ff fb31 	bl	144ea <_svfprintf_r+0x10e>
   14e88:	68bc      	ldr	r4, [r7, #8]
   14e8a:	ae32      	add	r6, sp, #200	; 0xc8
   14e8c:	e644      	b.n	14b18 <_svfprintf_r+0x73c>
   14e8e:	9408      	str	r4, [sp, #32]
   14e90:	2300      	movs	r3, #0
   14e92:	2400      	movs	r4, #0
   14e94:	930c      	str	r3, [sp, #48]	; 0x30
   14e96:	940d      	str	r4, [sp, #52]	; 0x34
   14e98:	980c      	ldr	r0, [sp, #48]	; 0x30
   14e9a:	990d      	ldr	r1, [sp, #52]	; 0x34
   14e9c:	465b      	mov	r3, fp
   14e9e:	aa32      	add	r2, sp, #200	; 0xc8
   14ea0:	9307      	str	r3, [sp, #28]
   14ea2:	4691      	mov	r9, r2
   14ea4:	46b3      	mov	fp, r6
   14ea6:	e000      	b.n	14eaa <_svfprintf_r+0xace>
   14ea8:	46a1      	mov	r9, r4
   14eaa:	074a      	lsls	r2, r1, #29
   14eac:	4694      	mov	ip, r2
   14eae:	464b      	mov	r3, r9
   14eb0:	4665      	mov	r5, ip
   14eb2:	1e5c      	subs	r4, r3, #1
   14eb4:	08c6      	lsrs	r6, r0, #3
   14eb6:	2307      	movs	r3, #7
   14eb8:	08ca      	lsrs	r2, r1, #3
   14eba:	4335      	orrs	r5, r6
   14ebc:	0011      	movs	r1, r2
   14ebe:	002a      	movs	r2, r5
   14ec0:	4003      	ands	r3, r0
   14ec2:	3330      	adds	r3, #48	; 0x30
   14ec4:	7023      	strb	r3, [r4, #0]
   14ec6:	0028      	movs	r0, r5
   14ec8:	430a      	orrs	r2, r1
   14eca:	d1ed      	bne.n	14ea8 <_svfprintf_r+0xacc>
   14ecc:	900c      	str	r0, [sp, #48]	; 0x30
   14ece:	910d      	str	r1, [sp, #52]	; 0x34
   14ed0:	9907      	ldr	r1, [sp, #28]
   14ed2:	465e      	mov	r6, fp
   14ed4:	468b      	mov	fp, r1
   14ed6:	9908      	ldr	r1, [sp, #32]
   14ed8:	464a      	mov	r2, r9
   14eda:	9411      	str	r4, [sp, #68]	; 0x44
   14edc:	07c9      	lsls	r1, r1, #31
   14ede:	d500      	bpl.n	14ee2 <_svfprintf_r+0xb06>
   14ee0:	e13d      	b.n	1515e <_svfprintf_r+0xd82>
   14ee2:	ab32      	add	r3, sp, #200	; 0xc8
   14ee4:	1b1b      	subs	r3, r3, r4
   14ee6:	930e      	str	r3, [sp, #56]	; 0x38
   14ee8:	f7ff fb88 	bl	145fc <_svfprintf_r+0x220>
   14eec:	0001be24 	.word	0x0001be24
   14ef0:	0001b8f8 	.word	0x0001b8f8
   14ef4:	0001be34 	.word	0x0001be34
   14ef8:	981f      	ldr	r0, [sp, #124]	; 0x7c
   14efa:	2800      	cmp	r0, #0
   14efc:	dc00      	bgt.n	14f00 <_svfprintf_r+0xb24>
   14efe:	e296      	b.n	1542e <_svfprintf_r+0x1052>
   14f00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14f02:	9914      	ldr	r1, [sp, #80]	; 0x50
   14f04:	0013      	movs	r3, r2
   14f06:	4690      	mov	r8, r2
   14f08:	428b      	cmp	r3, r1
   14f0a:	dd00      	ble.n	14f0e <_svfprintf_r+0xb32>
   14f0c:	4688      	mov	r8, r1
   14f0e:	4643      	mov	r3, r8
   14f10:	2b00      	cmp	r3, #0
   14f12:	dd0c      	ble.n	14f2e <_svfprintf_r+0xb52>
   14f14:	9b11      	ldr	r3, [sp, #68]	; 0x44
   14f16:	4444      	add	r4, r8
   14f18:	6033      	str	r3, [r6, #0]
   14f1a:	4643      	mov	r3, r8
   14f1c:	6073      	str	r3, [r6, #4]
   14f1e:	687b      	ldr	r3, [r7, #4]
   14f20:	60bc      	str	r4, [r7, #8]
   14f22:	3301      	adds	r3, #1
   14f24:	607b      	str	r3, [r7, #4]
   14f26:	2b07      	cmp	r3, #7
   14f28:	dd00      	ble.n	14f2c <_svfprintf_r+0xb50>
   14f2a:	e3b7      	b.n	1569c <_svfprintf_r+0x12c0>
   14f2c:	3608      	adds	r6, #8
   14f2e:	4643      	mov	r3, r8
   14f30:	43db      	mvns	r3, r3
   14f32:	4642      	mov	r2, r8
   14f34:	17db      	asrs	r3, r3, #31
   14f36:	4013      	ands	r3, r2
   14f38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   14f3a:	1ad3      	subs	r3, r2, r3
   14f3c:	4698      	mov	r8, r3
   14f3e:	2b00      	cmp	r3, #0
   14f40:	dc00      	bgt.n	14f44 <_svfprintf_r+0xb68>
   14f42:	e128      	b.n	15196 <_svfprintf_r+0xdba>
   14f44:	2b10      	cmp	r3, #16
   14f46:	dc01      	bgt.n	14f4c <_svfprintf_r+0xb70>
   14f48:	f000 fce7 	bl	1591a <_svfprintf_r+0x153e>
   14f4c:	4acf      	ldr	r2, [pc, #828]	; (1528c <_svfprintf_r+0xeb0>)
   14f4e:	0021      	movs	r1, r4
   14f50:	4691      	mov	r9, r2
   14f52:	2210      	movs	r2, #16
   14f54:	687b      	ldr	r3, [r7, #4]
   14f56:	4692      	mov	sl, r2
   14f58:	9d09      	ldr	r5, [sp, #36]	; 0x24
   14f5a:	0032      	movs	r2, r6
   14f5c:	464c      	mov	r4, r9
   14f5e:	4646      	mov	r6, r8
   14f60:	e004      	b.n	14f6c <_svfprintf_r+0xb90>
   14f62:	3208      	adds	r2, #8
   14f64:	3e10      	subs	r6, #16
   14f66:	2e10      	cmp	r6, #16
   14f68:	dc00      	bgt.n	14f6c <_svfprintf_r+0xb90>
   14f6a:	e104      	b.n	15176 <_svfprintf_r+0xd9a>
   14f6c:	4650      	mov	r0, sl
   14f6e:	3110      	adds	r1, #16
   14f70:	3301      	adds	r3, #1
   14f72:	6014      	str	r4, [r2, #0]
   14f74:	6050      	str	r0, [r2, #4]
   14f76:	60b9      	str	r1, [r7, #8]
   14f78:	607b      	str	r3, [r7, #4]
   14f7a:	2b07      	cmp	r3, #7
   14f7c:	ddf1      	ble.n	14f62 <_svfprintf_r+0xb86>
   14f7e:	003a      	movs	r2, r7
   14f80:	9906      	ldr	r1, [sp, #24]
   14f82:	0028      	movs	r0, r5
   14f84:	f004 ffbe 	bl	19f04 <__ssprint_r>
   14f88:	2800      	cmp	r0, #0
   14f8a:	d001      	beq.n	14f90 <_svfprintf_r+0xbb4>
   14f8c:	f7ff faad 	bl	144ea <_svfprintf_r+0x10e>
   14f90:	68b9      	ldr	r1, [r7, #8]
   14f92:	687b      	ldr	r3, [r7, #4]
   14f94:	aa32      	add	r2, sp, #200	; 0xc8
   14f96:	e7e5      	b.n	14f64 <_svfprintf_r+0xb88>
   14f98:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   14f9a:	2b00      	cmp	r3, #0
   14f9c:	d100      	bne.n	14fa0 <_svfprintf_r+0xbc4>
   14f9e:	e0ca      	b.n	15136 <_svfprintf_r+0xd5a>
   14fa0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   14fa2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   14fa4:	ab32      	add	r3, sp, #200	; 0xc8
   14fa6:	46b1      	mov	r9, r6
   14fa8:	001e      	movs	r6, r3
   14faa:	0020      	movs	r0, r4
   14fac:	0029      	movs	r1, r5
   14fae:	220a      	movs	r2, #10
   14fb0:	2300      	movs	r3, #0
   14fb2:	f7fb ffd7 	bl	10f64 <__aeabi_uldivmod>
   14fb6:	3e01      	subs	r6, #1
   14fb8:	3230      	adds	r2, #48	; 0x30
   14fba:	7032      	strb	r2, [r6, #0]
   14fbc:	2300      	movs	r3, #0
   14fbe:	0020      	movs	r0, r4
   14fc0:	0029      	movs	r1, r5
   14fc2:	220a      	movs	r2, #10
   14fc4:	f7fb ffce 	bl	10f64 <__aeabi_uldivmod>
   14fc8:	0003      	movs	r3, r0
   14fca:	0004      	movs	r4, r0
   14fcc:	000d      	movs	r5, r1
   14fce:	430b      	orrs	r3, r1
   14fd0:	d1eb      	bne.n	14faa <_svfprintf_r+0xbce>
   14fd2:	0032      	movs	r2, r6
   14fd4:	ab32      	add	r3, sp, #200	; 0xc8
   14fd6:	1a9b      	subs	r3, r3, r2
   14fd8:	9611      	str	r6, [sp, #68]	; 0x44
   14fda:	940c      	str	r4, [sp, #48]	; 0x30
   14fdc:	950d      	str	r5, [sp, #52]	; 0x34
   14fde:	464e      	mov	r6, r9
   14fe0:	930e      	str	r3, [sp, #56]	; 0x38
   14fe2:	f7ff fb0b 	bl	145fc <_svfprintf_r+0x220>
   14fe6:	2300      	movs	r3, #0
   14fe8:	930e      	str	r3, [sp, #56]	; 0x38
   14fea:	ab32      	add	r3, sp, #200	; 0xc8
   14fec:	9311      	str	r3, [sp, #68]	; 0x44
   14fee:	f7ff fb05 	bl	145fc <_svfprintf_r+0x220>
   14ff2:	003a      	movs	r2, r7
   14ff4:	9906      	ldr	r1, [sp, #24]
   14ff6:	9809      	ldr	r0, [sp, #36]	; 0x24
   14ff8:	f004 ff84 	bl	19f04 <__ssprint_r>
   14ffc:	2800      	cmp	r0, #0
   14ffe:	d001      	beq.n	15004 <_svfprintf_r+0xc28>
   15000:	f7ff fa73 	bl	144ea <_svfprintf_r+0x10e>
   15004:	ab16      	add	r3, sp, #88	; 0x58
   15006:	7fdb      	ldrb	r3, [r3, #31]
   15008:	68bc      	ldr	r4, [r7, #8]
   1500a:	4698      	mov	r8, r3
   1500c:	ae32      	add	r6, sp, #200	; 0xc8
   1500e:	e560      	b.n	14ad2 <_svfprintf_r+0x6f6>
   15010:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15012:	1e5d      	subs	r5, r3, #1
   15014:	2d00      	cmp	r5, #0
   15016:	dc00      	bgt.n	1501a <_svfprintf_r+0xc3e>
   15018:	e666      	b.n	14ce8 <_svfprintf_r+0x90c>
   1501a:	4b9c      	ldr	r3, [pc, #624]	; (1528c <_svfprintf_r+0xeb0>)
   1501c:	4699      	mov	r9, r3
   1501e:	2d10      	cmp	r5, #16
   15020:	dd29      	ble.n	15076 <_svfprintf_r+0xc9a>
   15022:	2310      	movs	r3, #16
   15024:	0032      	movs	r2, r6
   15026:	469a      	mov	sl, r3
   15028:	002e      	movs	r6, r5
   1502a:	0021      	movs	r1, r4
   1502c:	4643      	mov	r3, r8
   1502e:	9c09      	ldr	r4, [sp, #36]	; 0x24
   15030:	464d      	mov	r5, r9
   15032:	e003      	b.n	1503c <_svfprintf_r+0xc60>
   15034:	3e10      	subs	r6, #16
   15036:	3208      	adds	r2, #8
   15038:	2e10      	cmp	r6, #16
   1503a:	dd17      	ble.n	1506c <_svfprintf_r+0xc90>
   1503c:	4650      	mov	r0, sl
   1503e:	3110      	adds	r1, #16
   15040:	3301      	adds	r3, #1
   15042:	6015      	str	r5, [r2, #0]
   15044:	6050      	str	r0, [r2, #4]
   15046:	60b9      	str	r1, [r7, #8]
   15048:	607b      	str	r3, [r7, #4]
   1504a:	2b07      	cmp	r3, #7
   1504c:	ddf2      	ble.n	15034 <_svfprintf_r+0xc58>
   1504e:	003a      	movs	r2, r7
   15050:	9906      	ldr	r1, [sp, #24]
   15052:	0020      	movs	r0, r4
   15054:	f004 ff56 	bl	19f04 <__ssprint_r>
   15058:	2800      	cmp	r0, #0
   1505a:	d001      	beq.n	15060 <_svfprintf_r+0xc84>
   1505c:	f7ff fa45 	bl	144ea <_svfprintf_r+0x10e>
   15060:	3e10      	subs	r6, #16
   15062:	68b9      	ldr	r1, [r7, #8]
   15064:	687b      	ldr	r3, [r7, #4]
   15066:	aa32      	add	r2, sp, #200	; 0xc8
   15068:	2e10      	cmp	r6, #16
   1506a:	dce7      	bgt.n	1503c <_svfprintf_r+0xc60>
   1506c:	46a9      	mov	r9, r5
   1506e:	000c      	movs	r4, r1
   15070:	0035      	movs	r5, r6
   15072:	4698      	mov	r8, r3
   15074:	0016      	movs	r6, r2
   15076:	464b      	mov	r3, r9
   15078:	6075      	str	r5, [r6, #4]
   1507a:	6033      	str	r3, [r6, #0]
   1507c:	1964      	adds	r4, r4, r5
   1507e:	e629      	b.n	14cd4 <_svfprintf_r+0x8f8>
   15080:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15082:	681a      	ldr	r2, [r3, #0]
   15084:	f7ff fbfb 	bl	1487e <_svfprintf_r+0x4a2>
   15088:	6813      	ldr	r3, [r2, #0]
   1508a:	9307      	str	r3, [sp, #28]
   1508c:	f7ff fa82 	bl	14594 <_svfprintf_r+0x1b8>
   15090:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15092:	681a      	ldr	r2, [r3, #0]
   15094:	f7ff fb84 	bl	147a0 <_svfprintf_r+0x3c4>
   15098:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1509a:	681a      	ldr	r2, [r3, #0]
   1509c:	f7ff fbd1 	bl	14842 <_svfprintf_r+0x466>
   150a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
   150a2:	68ba      	ldr	r2, [r7, #8]
   150a4:	6033      	str	r3, [r6, #0]
   150a6:	9b18      	ldr	r3, [sp, #96]	; 0x60
   150a8:	469c      	mov	ip, r3
   150aa:	6073      	str	r3, [r6, #4]
   150ac:	687b      	ldr	r3, [r7, #4]
   150ae:	4462      	add	r2, ip
   150b0:	3301      	adds	r3, #1
   150b2:	0014      	movs	r4, r2
   150b4:	60ba      	str	r2, [r7, #8]
   150b6:	607b      	str	r3, [r7, #4]
   150b8:	2b07      	cmp	r3, #7
   150ba:	dd00      	ble.n	150be <_svfprintf_r+0xce2>
   150bc:	e202      	b.n	154c4 <_svfprintf_r+0x10e8>
   150be:	3608      	adds	r6, #8
   150c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   150c2:	1e5d      	subs	r5, r3, #1
   150c4:	2d00      	cmp	r5, #0
   150c6:	dc00      	bgt.n	150ca <_svfprintf_r+0xcee>
   150c8:	e57e      	b.n	14bc8 <_svfprintf_r+0x7ec>
   150ca:	4a70      	ldr	r2, [pc, #448]	; (1528c <_svfprintf_r+0xeb0>)
   150cc:	687b      	ldr	r3, [r7, #4]
   150ce:	4691      	mov	r9, r2
   150d0:	2d10      	cmp	r5, #16
   150d2:	dd25      	ble.n	15120 <_svfprintf_r+0xd44>
   150d4:	2210      	movs	r2, #16
   150d6:	0021      	movs	r1, r4
   150d8:	4690      	mov	r8, r2
   150da:	9c09      	ldr	r4, [sp, #36]	; 0x24
   150dc:	0032      	movs	r2, r6
   150de:	002e      	movs	r6, r5
   150e0:	464d      	mov	r5, r9
   150e2:	e003      	b.n	150ec <_svfprintf_r+0xd10>
   150e4:	3208      	adds	r2, #8
   150e6:	3e10      	subs	r6, #16
   150e8:	2e10      	cmp	r6, #16
   150ea:	dd15      	ble.n	15118 <_svfprintf_r+0xd3c>
   150ec:	4640      	mov	r0, r8
   150ee:	3110      	adds	r1, #16
   150f0:	3301      	adds	r3, #1
   150f2:	6015      	str	r5, [r2, #0]
   150f4:	6050      	str	r0, [r2, #4]
   150f6:	60b9      	str	r1, [r7, #8]
   150f8:	607b      	str	r3, [r7, #4]
   150fa:	2b07      	cmp	r3, #7
   150fc:	ddf2      	ble.n	150e4 <_svfprintf_r+0xd08>
   150fe:	003a      	movs	r2, r7
   15100:	9906      	ldr	r1, [sp, #24]
   15102:	0020      	movs	r0, r4
   15104:	f004 fefe 	bl	19f04 <__ssprint_r>
   15108:	2800      	cmp	r0, #0
   1510a:	d001      	beq.n	15110 <_svfprintf_r+0xd34>
   1510c:	f7ff f9ed 	bl	144ea <_svfprintf_r+0x10e>
   15110:	68b9      	ldr	r1, [r7, #8]
   15112:	687b      	ldr	r3, [r7, #4]
   15114:	aa32      	add	r2, sp, #200	; 0xc8
   15116:	e7e6      	b.n	150e6 <_svfprintf_r+0xd0a>
   15118:	46a9      	mov	r9, r5
   1511a:	000c      	movs	r4, r1
   1511c:	0035      	movs	r5, r6
   1511e:	0016      	movs	r6, r2
   15120:	464a      	mov	r2, r9
   15122:	1964      	adds	r4, r4, r5
   15124:	3301      	adds	r3, #1
   15126:	6032      	str	r2, [r6, #0]
   15128:	6075      	str	r5, [r6, #4]
   1512a:	60bc      	str	r4, [r7, #8]
   1512c:	607b      	str	r3, [r7, #4]
   1512e:	2b07      	cmp	r3, #7
   15130:	dc00      	bgt.n	15134 <_svfprintf_r+0xd58>
   15132:	e548      	b.n	14bc6 <_svfprintf_r+0x7ea>
   15134:	e5e5      	b.n	14d02 <_svfprintf_r+0x926>
   15136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15138:	2b09      	cmp	r3, #9
   1513a:	d900      	bls.n	1513e <_svfprintf_r+0xd62>
   1513c:	e730      	b.n	14fa0 <_svfprintf_r+0xbc4>
   1513e:	9c08      	ldr	r4, [sp, #32]
   15140:	2227      	movs	r2, #39	; 0x27
   15142:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   15144:	a928      	add	r1, sp, #160	; 0xa0
   15146:	3330      	adds	r3, #48	; 0x30
   15148:	548b      	strb	r3, [r1, r2]
   1514a:	2301      	movs	r3, #1
   1514c:	aa16      	add	r2, sp, #88	; 0x58
   1514e:	4694      	mov	ip, r2
   15150:	930e      	str	r3, [sp, #56]	; 0x38
   15152:	336e      	adds	r3, #110	; 0x6e
   15154:	4463      	add	r3, ip
   15156:	9408      	str	r4, [sp, #32]
   15158:	9311      	str	r3, [sp, #68]	; 0x44
   1515a:	f7ff fa4f 	bl	145fc <_svfprintf_r+0x220>
   1515e:	2b30      	cmp	r3, #48	; 0x30
   15160:	d100      	bne.n	15164 <_svfprintf_r+0xd88>
   15162:	e20b      	b.n	1557c <_svfprintf_r+0x11a0>
   15164:	2330      	movs	r3, #48	; 0x30
   15166:	3a02      	subs	r2, #2
   15168:	7013      	strb	r3, [r2, #0]
   1516a:	ab32      	add	r3, sp, #200	; 0xc8
   1516c:	1a9b      	subs	r3, r3, r2
   1516e:	930e      	str	r3, [sp, #56]	; 0x38
   15170:	9211      	str	r2, [sp, #68]	; 0x44
   15172:	f7ff fa43 	bl	145fc <_svfprintf_r+0x220>
   15176:	46b0      	mov	r8, r6
   15178:	46a1      	mov	r9, r4
   1517a:	0016      	movs	r6, r2
   1517c:	000c      	movs	r4, r1
   1517e:	464a      	mov	r2, r9
   15180:	6032      	str	r2, [r6, #0]
   15182:	4642      	mov	r2, r8
   15184:	4444      	add	r4, r8
   15186:	3301      	adds	r3, #1
   15188:	6072      	str	r2, [r6, #4]
   1518a:	60bc      	str	r4, [r7, #8]
   1518c:	607b      	str	r3, [r7, #4]
   1518e:	2b07      	cmp	r3, #7
   15190:	dd00      	ble.n	15194 <_svfprintf_r+0xdb8>
   15192:	e29c      	b.n	156ce <_svfprintf_r+0x12f2>
   15194:	3608      	adds	r6, #8
   15196:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15198:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1519a:	4293      	cmp	r3, r2
   1519c:	db4c      	blt.n	15238 <_svfprintf_r+0xe5c>
   1519e:	9a08      	ldr	r2, [sp, #32]
   151a0:	07d2      	lsls	r2, r2, #31
   151a2:	d449      	bmi.n	15238 <_svfprintf_r+0xe5c>
   151a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   151a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   151a8:	1ad3      	subs	r3, r2, r3
   151aa:	1a52      	subs	r2, r2, r1
   151ac:	4690      	mov	r8, r2
   151ae:	429a      	cmp	r2, r3
   151b0:	dd00      	ble.n	151b4 <_svfprintf_r+0xdd8>
   151b2:	4698      	mov	r8, r3
   151b4:	4642      	mov	r2, r8
   151b6:	2a00      	cmp	r2, #0
   151b8:	dd0f      	ble.n	151da <_svfprintf_r+0xdfe>
   151ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
   151bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   151be:	468c      	mov	ip, r1
   151c0:	4462      	add	r2, ip
   151c2:	6032      	str	r2, [r6, #0]
   151c4:	4642      	mov	r2, r8
   151c6:	6072      	str	r2, [r6, #4]
   151c8:	687a      	ldr	r2, [r7, #4]
   151ca:	4444      	add	r4, r8
   151cc:	3201      	adds	r2, #1
   151ce:	60bc      	str	r4, [r7, #8]
   151d0:	607a      	str	r2, [r7, #4]
   151d2:	2a07      	cmp	r2, #7
   151d4:	dd00      	ble.n	151d8 <_svfprintf_r+0xdfc>
   151d6:	e286      	b.n	156e6 <_svfprintf_r+0x130a>
   151d8:	3608      	adds	r6, #8
   151da:	4642      	mov	r2, r8
   151dc:	43d5      	mvns	r5, r2
   151de:	17ed      	asrs	r5, r5, #31
   151e0:	4015      	ands	r5, r2
   151e2:	1b5d      	subs	r5, r3, r5
   151e4:	2d00      	cmp	r5, #0
   151e6:	dc00      	bgt.n	151ea <_svfprintf_r+0xe0e>
   151e8:	e4ee      	b.n	14bc8 <_svfprintf_r+0x7ec>
   151ea:	4a28      	ldr	r2, [pc, #160]	; (1528c <_svfprintf_r+0xeb0>)
   151ec:	687b      	ldr	r3, [r7, #4]
   151ee:	4691      	mov	r9, r2
   151f0:	2d10      	cmp	r5, #16
   151f2:	dd95      	ble.n	15120 <_svfprintf_r+0xd44>
   151f4:	2210      	movs	r2, #16
   151f6:	0021      	movs	r1, r4
   151f8:	4690      	mov	r8, r2
   151fa:	9c09      	ldr	r4, [sp, #36]	; 0x24
   151fc:	0032      	movs	r2, r6
   151fe:	002e      	movs	r6, r5
   15200:	464d      	mov	r5, r9
   15202:	e003      	b.n	1520c <_svfprintf_r+0xe30>
   15204:	3208      	adds	r2, #8
   15206:	3e10      	subs	r6, #16
   15208:	2e10      	cmp	r6, #16
   1520a:	dd85      	ble.n	15118 <_svfprintf_r+0xd3c>
   1520c:	4640      	mov	r0, r8
   1520e:	3110      	adds	r1, #16
   15210:	3301      	adds	r3, #1
   15212:	6015      	str	r5, [r2, #0]
   15214:	6050      	str	r0, [r2, #4]
   15216:	60b9      	str	r1, [r7, #8]
   15218:	607b      	str	r3, [r7, #4]
   1521a:	2b07      	cmp	r3, #7
   1521c:	ddf2      	ble.n	15204 <_svfprintf_r+0xe28>
   1521e:	003a      	movs	r2, r7
   15220:	9906      	ldr	r1, [sp, #24]
   15222:	0020      	movs	r0, r4
   15224:	f004 fe6e 	bl	19f04 <__ssprint_r>
   15228:	2800      	cmp	r0, #0
   1522a:	d001      	beq.n	15230 <_svfprintf_r+0xe54>
   1522c:	f7ff f95d 	bl	144ea <_svfprintf_r+0x10e>
   15230:	68b9      	ldr	r1, [r7, #8]
   15232:	687b      	ldr	r3, [r7, #4]
   15234:	aa32      	add	r2, sp, #200	; 0xc8
   15236:	e7e6      	b.n	15206 <_svfprintf_r+0xe2a>
   15238:	9a19      	ldr	r2, [sp, #100]	; 0x64
   1523a:	6032      	str	r2, [r6, #0]
   1523c:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1523e:	4694      	mov	ip, r2
   15240:	6072      	str	r2, [r6, #4]
   15242:	687a      	ldr	r2, [r7, #4]
   15244:	4464      	add	r4, ip
   15246:	3201      	adds	r2, #1
   15248:	60bc      	str	r4, [r7, #8]
   1524a:	607a      	str	r2, [r7, #4]
   1524c:	2a07      	cmp	r2, #7
   1524e:	dd00      	ble.n	15252 <_svfprintf_r+0xe76>
   15250:	e230      	b.n	156b4 <_svfprintf_r+0x12d8>
   15252:	3608      	adds	r6, #8
   15254:	e7a6      	b.n	151a4 <_svfprintf_r+0xdc8>
   15256:	003a      	movs	r2, r7
   15258:	9906      	ldr	r1, [sp, #24]
   1525a:	9809      	ldr	r0, [sp, #36]	; 0x24
   1525c:	f004 fe52 	bl	19f04 <__ssprint_r>
   15260:	2800      	cmp	r0, #0
   15262:	d001      	beq.n	15268 <_svfprintf_r+0xe8c>
   15264:	f7ff f941 	bl	144ea <_svfprintf_r+0x10e>
   15268:	68bc      	ldr	r4, [r7, #8]
   1526a:	687b      	ldr	r3, [r7, #4]
   1526c:	ae32      	add	r6, sp, #200	; 0xc8
   1526e:	e513      	b.n	14c98 <_svfprintf_r+0x8bc>
   15270:	003a      	movs	r2, r7
   15272:	9906      	ldr	r1, [sp, #24]
   15274:	9809      	ldr	r0, [sp, #36]	; 0x24
   15276:	f004 fe45 	bl	19f04 <__ssprint_r>
   1527a:	2800      	cmp	r0, #0
   1527c:	d001      	beq.n	15282 <_svfprintf_r+0xea6>
   1527e:	f7ff f934 	bl	144ea <_svfprintf_r+0x10e>
   15282:	687b      	ldr	r3, [r7, #4]
   15284:	68bc      	ldr	r4, [r7, #8]
   15286:	4698      	mov	r8, r3
   15288:	ae32      	add	r6, sp, #200	; 0xc8
   1528a:	e513      	b.n	14cb4 <_svfprintf_r+0x8d8>
   1528c:	0001be34 	.word	0x0001be34
   15290:	2307      	movs	r3, #7
   15292:	3207      	adds	r2, #7
   15294:	439a      	bics	r2, r3
   15296:	3301      	adds	r3, #1
   15298:	469c      	mov	ip, r3
   1529a:	4494      	add	ip, r2
   1529c:	4663      	mov	r3, ip
   1529e:	930f      	str	r3, [sp, #60]	; 0x3c
   152a0:	6853      	ldr	r3, [r2, #4]
   152a2:	6812      	ldr	r2, [r2, #0]
   152a4:	930d      	str	r3, [sp, #52]	; 0x34
   152a6:	920c      	str	r2, [sp, #48]	; 0x30
   152a8:	2b00      	cmp	r3, #0
   152aa:	db01      	blt.n	152b0 <_svfprintf_r+0xed4>
   152ac:	f7ff f97a 	bl	145a4 <_svfprintf_r+0x1c8>
   152b0:	980c      	ldr	r0, [sp, #48]	; 0x30
   152b2:	990d      	ldr	r1, [sp, #52]	; 0x34
   152b4:	2300      	movs	r3, #0
   152b6:	4242      	negs	r2, r0
   152b8:	418b      	sbcs	r3, r1
   152ba:	0011      	movs	r1, r2
   152bc:	001a      	movs	r2, r3
   152be:	232d      	movs	r3, #45	; 0x2d
   152c0:	a816      	add	r0, sp, #88	; 0x58
   152c2:	77c3      	strb	r3, [r0, #31]
   152c4:	0008      	movs	r0, r1
   152c6:	4310      	orrs	r0, r2
   152c8:	910c      	str	r1, [sp, #48]	; 0x30
   152ca:	920d      	str	r2, [sp, #52]	; 0x34
   152cc:	4698      	mov	r8, r3
   152ce:	0002      	movs	r2, r0
   152d0:	3b2c      	subs	r3, #44	; 0x2c
   152d2:	f7ff f970 	bl	145b6 <_svfprintf_r+0x1da>
   152d6:	003a      	movs	r2, r7
   152d8:	9906      	ldr	r1, [sp, #24]
   152da:	9809      	ldr	r0, [sp, #36]	; 0x24
   152dc:	f004 fe12 	bl	19f04 <__ssprint_r>
   152e0:	2800      	cmp	r0, #0
   152e2:	d001      	beq.n	152e8 <_svfprintf_r+0xf0c>
   152e4:	f7ff f901 	bl	144ea <_svfprintf_r+0x10e>
   152e8:	68bc      	ldr	r4, [r7, #8]
   152ea:	ae32      	add	r6, sp, #200	; 0xc8
   152ec:	e418      	b.n	14b20 <_svfprintf_r+0x744>
   152ee:	9916      	ldr	r1, [sp, #88]	; 0x58
   152f0:	9d15      	ldr	r5, [sp, #84]	; 0x54
   152f2:	000a      	movs	r2, r1
   152f4:	0008      	movs	r0, r1
   152f6:	002b      	movs	r3, r5
   152f8:	0029      	movs	r1, r5
   152fa:	f005 f96f 	bl	1a5dc <__aeabi_dcmpun>
   152fe:	2800      	cmp	r0, #0
   15300:	d000      	beq.n	15304 <_svfprintf_r+0xf28>
   15302:	e2e6      	b.n	158d2 <_svfprintf_r+0x14f6>
   15304:	4653      	mov	r3, sl
   15306:	3301      	adds	r3, #1
   15308:	d100      	bne.n	1530c <_svfprintf_r+0xf30>
   1530a:	e20d      	b.n	15728 <_svfprintf_r+0x134c>
   1530c:	2320      	movs	r3, #32
   1530e:	9a12      	ldr	r2, [sp, #72]	; 0x48
   15310:	439a      	bics	r2, r3
   15312:	920e      	str	r2, [sp, #56]	; 0x38
   15314:	2a47      	cmp	r2, #71	; 0x47
   15316:	d100      	bne.n	1531a <_svfprintf_r+0xf3e>
   15318:	e11c      	b.n	15554 <_svfprintf_r+0x1178>
   1531a:	2380      	movs	r3, #128	; 0x80
   1531c:	005b      	lsls	r3, r3, #1
   1531e:	4323      	orrs	r3, r4
   15320:	9308      	str	r3, [sp, #32]
   15322:	9b15      	ldr	r3, [sp, #84]	; 0x54
   15324:	2b00      	cmp	r3, #0
   15326:	da00      	bge.n	1532a <_svfprintf_r+0xf4e>
   15328:	e221      	b.n	1576e <_svfprintf_r+0x1392>
   1532a:	9a16      	ldr	r2, [sp, #88]	; 0x58
   1532c:	9307      	str	r3, [sp, #28]
   1532e:	2300      	movs	r3, #0
   15330:	4691      	mov	r9, r2
   15332:	9310      	str	r3, [sp, #64]	; 0x40
   15334:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15336:	2b66      	cmp	r3, #102	; 0x66
   15338:	d100      	bne.n	1533c <_svfprintf_r+0xf60>
   1533a:	e1fc      	b.n	15736 <_svfprintf_r+0x135a>
   1533c:	2b46      	cmp	r3, #70	; 0x46
   1533e:	d100      	bne.n	15342 <_svfprintf_r+0xf66>
   15340:	e0db      	b.n	154fa <_svfprintf_r+0x111e>
   15342:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15344:	9809      	ldr	r0, [sp, #36]	; 0x24
   15346:	3a45      	subs	r2, #69	; 0x45
   15348:	0013      	movs	r3, r2
   1534a:	4259      	negs	r1, r3
   1534c:	4159      	adcs	r1, r3
   1534e:	ab20      	add	r3, sp, #128	; 0x80
   15350:	000d      	movs	r5, r1
   15352:	9303      	str	r3, [sp, #12]
   15354:	ab1f      	add	r3, sp, #124	; 0x7c
   15356:	9302      	str	r3, [sp, #8]
   15358:	2302      	movs	r3, #2
   1535a:	aa23      	add	r2, sp, #140	; 0x8c
   1535c:	4455      	add	r5, sl
   1535e:	921b      	str	r2, [sp, #108]	; 0x6c
   15360:	9204      	str	r2, [sp, #16]
   15362:	9300      	str	r3, [sp, #0]
   15364:	9501      	str	r5, [sp, #4]
   15366:	9b07      	ldr	r3, [sp, #28]
   15368:	464a      	mov	r2, r9
   1536a:	f002 f859 	bl	17420 <_dtoa_r>
   1536e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15370:	9011      	str	r0, [sp, #68]	; 0x44
   15372:	2b67      	cmp	r3, #103	; 0x67
   15374:	d000      	beq.n	15378 <_svfprintf_r+0xf9c>
   15376:	e239      	b.n	157ec <_svfprintf_r+0x1410>
   15378:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1537a:	4698      	mov	r8, r3
   1537c:	44a8      	add	r8, r5
   1537e:	07e3      	lsls	r3, r4, #31
   15380:	d400      	bmi.n	15384 <_svfprintf_r+0xfa8>
   15382:	e28b      	b.n	1589c <_svfprintf_r+0x14c0>
   15384:	2300      	movs	r3, #0
   15386:	2200      	movs	r2, #0
   15388:	4648      	mov	r0, r9
   1538a:	9907      	ldr	r1, [sp, #28]
   1538c:	f7fe fb9a 	bl	13ac4 <__aeabi_dcmpeq>
   15390:	4643      	mov	r3, r8
   15392:	2800      	cmp	r0, #0
   15394:	d10a      	bne.n	153ac <_svfprintf_r+0xfd0>
   15396:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   15398:	4543      	cmp	r3, r8
   1539a:	d207      	bcs.n	153ac <_svfprintf_r+0xfd0>
   1539c:	2130      	movs	r1, #48	; 0x30
   1539e:	4640      	mov	r0, r8
   153a0:	1c5a      	adds	r2, r3, #1
   153a2:	9223      	str	r2, [sp, #140]	; 0x8c
   153a4:	7019      	strb	r1, [r3, #0]
   153a6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   153a8:	4298      	cmp	r0, r3
   153aa:	d8f9      	bhi.n	153a0 <_svfprintf_r+0xfc4>
   153ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
   153ae:	1a9b      	subs	r3, r3, r2
   153b0:	9314      	str	r3, [sp, #80]	; 0x50
   153b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   153b4:	2b47      	cmp	r3, #71	; 0x47
   153b6:	d100      	bne.n	153ba <_svfprintf_r+0xfde>
   153b8:	e0f6      	b.n	155a8 <_svfprintf_r+0x11cc>
   153ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
   153bc:	2b65      	cmp	r3, #101	; 0x65
   153be:	dc00      	bgt.n	153c2 <_svfprintf_r+0xfe6>
   153c0:	e226      	b.n	15810 <_svfprintf_r+0x1434>
   153c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
   153c4:	2b66      	cmp	r3, #102	; 0x66
   153c6:	d100      	bne.n	153ca <_svfprintf_r+0xfee>
   153c8:	e1f4      	b.n	157b4 <_svfprintf_r+0x13d8>
   153ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   153cc:	9313      	str	r3, [sp, #76]	; 0x4c
   153ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
   153d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   153d2:	0019      	movs	r1, r3
   153d4:	4291      	cmp	r1, r2
   153d6:	dd00      	ble.n	153da <_svfprintf_r+0xffe>
   153d8:	e1d4      	b.n	15784 <_svfprintf_r+0x13a8>
   153da:	07e3      	lsls	r3, r4, #31
   153dc:	d500      	bpl.n	153e0 <_svfprintf_r+0x1004>
   153de:	e249      	b.n	15874 <_svfprintf_r+0x1498>
   153e0:	43d3      	mvns	r3, r2
   153e2:	17db      	asrs	r3, r3, #31
   153e4:	0011      	movs	r1, r2
   153e6:	401a      	ands	r2, r3
   153e8:	2367      	movs	r3, #103	; 0x67
   153ea:	9207      	str	r2, [sp, #28]
   153ec:	910e      	str	r1, [sp, #56]	; 0x38
   153ee:	9312      	str	r3, [sp, #72]	; 0x48
   153f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
   153f2:	2b00      	cmp	r3, #0
   153f4:	d000      	beq.n	153f8 <_svfprintf_r+0x101c>
   153f6:	e0cf      	b.n	15598 <_svfprintf_r+0x11bc>
   153f8:	ab16      	add	r3, sp, #88	; 0x58
   153fa:	7fdb      	ldrb	r3, [r3, #31]
   153fc:	4698      	mov	r8, r3
   153fe:	2300      	movs	r3, #0
   15400:	469a      	mov	sl, r3
   15402:	f7ff f903 	bl	1460c <_svfprintf_r+0x230>
   15406:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15408:	990a      	ldr	r1, [sp, #40]	; 0x28
   1540a:	6813      	ldr	r3, [r2, #0]
   1540c:	6019      	str	r1, [r3, #0]
   1540e:	0013      	movs	r3, r2
   15410:	3304      	adds	r3, #4
   15412:	930f      	str	r3, [sp, #60]	; 0x3c
   15414:	f7ff f80d 	bl	14432 <_svfprintf_r+0x56>
   15418:	003a      	movs	r2, r7
   1541a:	9906      	ldr	r1, [sp, #24]
   1541c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1541e:	f004 fd71 	bl	19f04 <__ssprint_r>
   15422:	2800      	cmp	r0, #0
   15424:	d001      	beq.n	1542a <_svfprintf_r+0x104e>
   15426:	f7ff f860 	bl	144ea <_svfprintf_r+0x10e>
   1542a:	ae32      	add	r6, sp, #200	; 0xc8
   1542c:	e48e      	b.n	14d4c <_svfprintf_r+0x970>
   1542e:	4bde      	ldr	r3, [pc, #888]	; (157a8 <_svfprintf_r+0x13cc>)
   15430:	3401      	adds	r4, #1
   15432:	6033      	str	r3, [r6, #0]
   15434:	2301      	movs	r3, #1
   15436:	6073      	str	r3, [r6, #4]
   15438:	687b      	ldr	r3, [r7, #4]
   1543a:	60bc      	str	r4, [r7, #8]
   1543c:	3301      	adds	r3, #1
   1543e:	607b      	str	r3, [r7, #4]
   15440:	2b07      	cmp	r3, #7
   15442:	dc7a      	bgt.n	1553a <_svfprintf_r+0x115e>
   15444:	3608      	adds	r6, #8
   15446:	2800      	cmp	r0, #0
   15448:	d107      	bne.n	1545a <_svfprintf_r+0x107e>
   1544a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1544c:	2b00      	cmp	r3, #0
   1544e:	d104      	bne.n	1545a <_svfprintf_r+0x107e>
   15450:	9b08      	ldr	r3, [sp, #32]
   15452:	07db      	lsls	r3, r3, #31
   15454:	d401      	bmi.n	1545a <_svfprintf_r+0x107e>
   15456:	f7ff fbb7 	bl	14bc8 <_svfprintf_r+0x7ec>
   1545a:	9b19      	ldr	r3, [sp, #100]	; 0x64
   1545c:	6033      	str	r3, [r6, #0]
   1545e:	9b18      	ldr	r3, [sp, #96]	; 0x60
   15460:	1919      	adds	r1, r3, r4
   15462:	6073      	str	r3, [r6, #4]
   15464:	687b      	ldr	r3, [r7, #4]
   15466:	60b9      	str	r1, [r7, #8]
   15468:	3301      	adds	r3, #1
   1546a:	607b      	str	r3, [r7, #4]
   1546c:	2b07      	cmp	r3, #7
   1546e:	dd00      	ble.n	15472 <_svfprintf_r+0x1096>
   15470:	e1f2      	b.n	15858 <_svfprintf_r+0x147c>
   15472:	0032      	movs	r2, r6
   15474:	3208      	adds	r2, #8
   15476:	2800      	cmp	r0, #0
   15478:	da00      	bge.n	1547c <_svfprintf_r+0x10a0>
   1547a:	e1cc      	b.n	15816 <_svfprintf_r+0x143a>
   1547c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1547e:	3301      	adds	r3, #1
   15480:	6010      	str	r0, [r2, #0]
   15482:	9814      	ldr	r0, [sp, #80]	; 0x50
   15484:	607b      	str	r3, [r7, #4]
   15486:	1844      	adds	r4, r0, r1
   15488:	6050      	str	r0, [r2, #4]
   1548a:	60bc      	str	r4, [r7, #8]
   1548c:	2b07      	cmp	r3, #7
   1548e:	dd00      	ble.n	15492 <_svfprintf_r+0x10b6>
   15490:	e437      	b.n	14d02 <_svfprintf_r+0x926>
   15492:	3208      	adds	r2, #8
   15494:	0016      	movs	r6, r2
   15496:	f7ff fb97 	bl	14bc8 <_svfprintf_r+0x7ec>
   1549a:	990f      	ldr	r1, [sp, #60]	; 0x3c
   1549c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1549e:	680b      	ldr	r3, [r1, #0]
   154a0:	601a      	str	r2, [r3, #0]
   154a2:	17d2      	asrs	r2, r2, #31
   154a4:	605a      	str	r2, [r3, #4]
   154a6:	000b      	movs	r3, r1
   154a8:	3304      	adds	r3, #4
   154aa:	930f      	str	r3, [sp, #60]	; 0x3c
   154ac:	f7fe ffc1 	bl	14432 <_svfprintf_r+0x56>
   154b0:	464b      	mov	r3, r9
   154b2:	3101      	adds	r1, #1
   154b4:	431c      	orrs	r4, r3
   154b6:	780b      	ldrb	r3, [r1, #0]
   154b8:	f7fe fff4 	bl	144a4 <_svfprintf_r+0xc8>
   154bc:	4bbb      	ldr	r3, [pc, #748]	; (157ac <_svfprintf_r+0x13d0>)
   154be:	9311      	str	r3, [sp, #68]	; 0x44
   154c0:	f7ff f937 	bl	14732 <_svfprintf_r+0x356>
   154c4:	003a      	movs	r2, r7
   154c6:	9906      	ldr	r1, [sp, #24]
   154c8:	9809      	ldr	r0, [sp, #36]	; 0x24
   154ca:	f004 fd1b 	bl	19f04 <__ssprint_r>
   154ce:	2800      	cmp	r0, #0
   154d0:	d001      	beq.n	154d6 <_svfprintf_r+0x10fa>
   154d2:	f7ff f80a 	bl	144ea <_svfprintf_r+0x10e>
   154d6:	68bc      	ldr	r4, [r7, #8]
   154d8:	ae32      	add	r6, sp, #200	; 0xc8
   154da:	e5f1      	b.n	150c0 <_svfprintf_r+0xce4>
   154dc:	2140      	movs	r1, #64	; 0x40
   154de:	9809      	ldr	r0, [sp, #36]	; 0x24
   154e0:	f003 fc40 	bl	18d64 <_malloc_r>
   154e4:	9b06      	ldr	r3, [sp, #24]
   154e6:	6018      	str	r0, [r3, #0]
   154e8:	6118      	str	r0, [r3, #16]
   154ea:	2800      	cmp	r0, #0
   154ec:	d100      	bne.n	154f0 <_svfprintf_r+0x1114>
   154ee:	e24f      	b.n	15990 <_svfprintf_r+0x15b4>
   154f0:	2340      	movs	r3, #64	; 0x40
   154f2:	9a06      	ldr	r2, [sp, #24]
   154f4:	6153      	str	r3, [r2, #20]
   154f6:	f7fe ff8e 	bl	14416 <_svfprintf_r+0x3a>
   154fa:	ab23      	add	r3, sp, #140	; 0x8c
   154fc:	931b      	str	r3, [sp, #108]	; 0x6c
   154fe:	9304      	str	r3, [sp, #16]
   15500:	ab20      	add	r3, sp, #128	; 0x80
   15502:	9303      	str	r3, [sp, #12]
   15504:	ab1f      	add	r3, sp, #124	; 0x7c
   15506:	9302      	str	r3, [sp, #8]
   15508:	4653      	mov	r3, sl
   1550a:	9301      	str	r3, [sp, #4]
   1550c:	2303      	movs	r3, #3
   1550e:	464a      	mov	r2, r9
   15510:	9300      	str	r3, [sp, #0]
   15512:	9809      	ldr	r0, [sp, #36]	; 0x24
   15514:	9b07      	ldr	r3, [sp, #28]
   15516:	f001 ff83 	bl	17420 <_dtoa_r>
   1551a:	4655      	mov	r5, sl
   1551c:	9011      	str	r0, [sp, #68]	; 0x44
   1551e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15520:	4698      	mov	r8, r3
   15522:	9b12      	ldr	r3, [sp, #72]	; 0x48
   15524:	44a8      	add	r8, r5
   15526:	2b46      	cmp	r3, #70	; 0x46
   15528:	d000      	beq.n	1552c <_svfprintf_r+0x1150>
   1552a:	e72b      	b.n	15384 <_svfprintf_r+0xfa8>
   1552c:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1552e:	781b      	ldrb	r3, [r3, #0]
   15530:	2b30      	cmp	r3, #48	; 0x30
   15532:	d016      	beq.n	15562 <_svfprintf_r+0x1186>
   15534:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15536:	4498      	add	r8, r3
   15538:	e724      	b.n	15384 <_svfprintf_r+0xfa8>
   1553a:	003a      	movs	r2, r7
   1553c:	9906      	ldr	r1, [sp, #24]
   1553e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15540:	f004 fce0 	bl	19f04 <__ssprint_r>
   15544:	2800      	cmp	r0, #0
   15546:	d001      	beq.n	1554c <_svfprintf_r+0x1170>
   15548:	f7fe ffcf 	bl	144ea <_svfprintf_r+0x10e>
   1554c:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1554e:	68bc      	ldr	r4, [r7, #8]
   15550:	ae32      	add	r6, sp, #200	; 0xc8
   15552:	e778      	b.n	15446 <_svfprintf_r+0x106a>
   15554:	4653      	mov	r3, sl
   15556:	2b00      	cmp	r3, #0
   15558:	d000      	beq.n	1555c <_svfprintf_r+0x1180>
   1555a:	e6de      	b.n	1531a <_svfprintf_r+0xf3e>
   1555c:	3301      	adds	r3, #1
   1555e:	469a      	mov	sl, r3
   15560:	e6db      	b.n	1531a <_svfprintf_r+0xf3e>
   15562:	2200      	movs	r2, #0
   15564:	2300      	movs	r3, #0
   15566:	4648      	mov	r0, r9
   15568:	9907      	ldr	r1, [sp, #28]
   1556a:	f7fe faab 	bl	13ac4 <__aeabi_dcmpeq>
   1556e:	2800      	cmp	r0, #0
   15570:	d1e0      	bne.n	15534 <_svfprintf_r+0x1158>
   15572:	2301      	movs	r3, #1
   15574:	1b5b      	subs	r3, r3, r5
   15576:	931f      	str	r3, [sp, #124]	; 0x7c
   15578:	4498      	add	r8, r3
   1557a:	e703      	b.n	15384 <_svfprintf_r+0xfa8>
   1557c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   1557e:	ab32      	add	r3, sp, #200	; 0xc8
   15580:	1a9b      	subs	r3, r3, r2
   15582:	930e      	str	r3, [sp, #56]	; 0x38
   15584:	f7ff f83a 	bl	145fc <_svfprintf_r+0x220>
   15588:	9811      	ldr	r0, [sp, #68]	; 0x44
   1558a:	f7fe fe47 	bl	1421c <strlen>
   1558e:	0002      	movs	r2, r0
   15590:	900e      	str	r0, [sp, #56]	; 0x38
   15592:	0003      	movs	r3, r0
   15594:	f7ff f9cd 	bl	14932 <_svfprintf_r+0x556>
   15598:	232d      	movs	r3, #45	; 0x2d
   1559a:	aa16      	add	r2, sp, #88	; 0x58
   1559c:	77d3      	strb	r3, [r2, #31]
   1559e:	4698      	mov	r8, r3
   155a0:	2300      	movs	r3, #0
   155a2:	469a      	mov	sl, r3
   155a4:	f7ff f835 	bl	14612 <_svfprintf_r+0x236>
   155a8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   155aa:	9313      	str	r3, [sp, #76]	; 0x4c
   155ac:	1cda      	adds	r2, r3, #3
   155ae:	db02      	blt.n	155b6 <_svfprintf_r+0x11da>
   155b0:	459a      	cmp	sl, r3
   155b2:	db00      	blt.n	155b6 <_svfprintf_r+0x11da>
   155b4:	e70b      	b.n	153ce <_svfprintf_r+0xff2>
   155b6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   155b8:	3b02      	subs	r3, #2
   155ba:	9312      	str	r3, [sp, #72]	; 0x48
   155bc:	222c      	movs	r2, #44	; 0x2c
   155be:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   155c0:	2148      	movs	r1, #72	; 0x48
   155c2:	1e5d      	subs	r5, r3, #1
   155c4:	ab16      	add	r3, sp, #88	; 0x58
   155c6:	189b      	adds	r3, r3, r2
   155c8:	466a      	mov	r2, sp
   155ca:	1852      	adds	r2, r2, r1
   155cc:	7812      	ldrb	r2, [r2, #0]
   155ce:	951f      	str	r5, [sp, #124]	; 0x7c
   155d0:	701a      	strb	r2, [r3, #0]
   155d2:	2d00      	cmp	r5, #0
   155d4:	da00      	bge.n	155d8 <_svfprintf_r+0x11fc>
   155d6:	e1a4      	b.n	15922 <_svfprintf_r+0x1546>
   155d8:	212d      	movs	r1, #45	; 0x2d
   155da:	232b      	movs	r3, #43	; 0x2b
   155dc:	aa16      	add	r2, sp, #88	; 0x58
   155de:	1852      	adds	r2, r2, r1
   155e0:	7013      	strb	r3, [r2, #0]
   155e2:	2d09      	cmp	r5, #9
   155e4:	dc00      	bgt.n	155e8 <_svfprintf_r+0x120c>
   155e6:	e14c      	b.n	15882 <_svfprintf_r+0x14a6>
   155e8:	aa16      	add	r2, sp, #88	; 0x58
   155ea:	233b      	movs	r3, #59	; 0x3b
   155ec:	4694      	mov	ip, r2
   155ee:	4463      	add	r3, ip
   155f0:	469a      	mov	sl, r3
   155f2:	46b1      	mov	r9, r6
   155f4:	46a0      	mov	r8, r4
   155f6:	4656      	mov	r6, sl
   155f8:	e000      	b.n	155fc <_svfprintf_r+0x1220>
   155fa:	0026      	movs	r6, r4
   155fc:	0028      	movs	r0, r5
   155fe:	210a      	movs	r1, #10
   15600:	f7fb fc70 	bl	10ee4 <__aeabi_idivmod>
   15604:	1e74      	subs	r4, r6, #1
   15606:	3130      	adds	r1, #48	; 0x30
   15608:	7021      	strb	r1, [r4, #0]
   1560a:	0028      	movs	r0, r5
   1560c:	210a      	movs	r1, #10
   1560e:	f7fb fb83 	bl	10d18 <__divsi3>
   15612:	0005      	movs	r5, r0
   15614:	2809      	cmp	r0, #9
   15616:	dcf0      	bgt.n	155fa <_svfprintf_r+0x121e>
   15618:	0023      	movs	r3, r4
   1561a:	4644      	mov	r4, r8
   1561c:	46b0      	mov	r8, r6
   1561e:	464e      	mov	r6, r9
   15620:	4699      	mov	r9, r3
   15622:	0003      	movs	r3, r0
   15624:	3330      	adds	r3, #48	; 0x30
   15626:	b2d8      	uxtb	r0, r3
   15628:	4643      	mov	r3, r8
   1562a:	3b02      	subs	r3, #2
   1562c:	7018      	strb	r0, [r3, #0]
   1562e:	459a      	cmp	sl, r3
   15630:	d800      	bhi.n	15634 <_svfprintf_r+0x1258>
   15632:	e1b4      	b.n	1599e <_svfprintf_r+0x15c2>
   15634:	4642      	mov	r2, r8
   15636:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   15638:	4645      	mov	r5, r8
   1563a:	1a99      	subs	r1, r3, r2
   1563c:	2301      	movs	r3, #1
   1563e:	3107      	adds	r1, #7
   15640:	425b      	negs	r3, r3
   15642:	e001      	b.n	15648 <_svfprintf_r+0x126c>
   15644:	5ce8      	ldrb	r0, [r5, r3]
   15646:	3301      	adds	r3, #1
   15648:	aa21      	add	r2, sp, #132	; 0x84
   1564a:	18d2      	adds	r2, r2, r3
   1564c:	70d0      	strb	r0, [r2, #3]
   1564e:	428b      	cmp	r3, r1
   15650:	d1f8      	bne.n	15644 <_svfprintf_r+0x1268>
   15652:	a916      	add	r1, sp, #88	; 0x58
   15654:	468c      	mov	ip, r1
   15656:	222e      	movs	r2, #46	; 0x2e
   15658:	464b      	mov	r3, r9
   1565a:	4462      	add	r2, ip
   1565c:	4694      	mov	ip, r2
   1565e:	1afb      	subs	r3, r7, r3
   15660:	4463      	add	r3, ip
   15662:	aa21      	add	r2, sp, #132	; 0x84
   15664:	9914      	ldr	r1, [sp, #80]	; 0x50
   15666:	1a9b      	subs	r3, r3, r2
   15668:	469c      	mov	ip, r3
   1566a:	000a      	movs	r2, r1
   1566c:	4462      	add	r2, ip
   1566e:	931a      	str	r3, [sp, #104]	; 0x68
   15670:	920e      	str	r2, [sp, #56]	; 0x38
   15672:	2901      	cmp	r1, #1
   15674:	dc00      	bgt.n	15678 <_svfprintf_r+0x129c>
   15676:	e145      	b.n	15904 <_svfprintf_r+0x1528>
   15678:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1567a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1567c:	4694      	mov	ip, r2
   1567e:	4463      	add	r3, ip
   15680:	001a      	movs	r2, r3
   15682:	930e      	str	r3, [sp, #56]	; 0x38
   15684:	43db      	mvns	r3, r3
   15686:	17db      	asrs	r3, r3, #31
   15688:	401a      	ands	r2, r3
   1568a:	2300      	movs	r3, #0
   1568c:	9207      	str	r2, [sp, #28]
   1568e:	9313      	str	r3, [sp, #76]	; 0x4c
   15690:	e6ae      	b.n	153f0 <_svfprintf_r+0x1014>
   15692:	2301      	movs	r3, #1
   15694:	425b      	negs	r3, r3
   15696:	930a      	str	r3, [sp, #40]	; 0x28
   15698:	f7fe ff2d 	bl	144f6 <_svfprintf_r+0x11a>
   1569c:	003a      	movs	r2, r7
   1569e:	9906      	ldr	r1, [sp, #24]
   156a0:	9809      	ldr	r0, [sp, #36]	; 0x24
   156a2:	f004 fc2f 	bl	19f04 <__ssprint_r>
   156a6:	2800      	cmp	r0, #0
   156a8:	d001      	beq.n	156ae <_svfprintf_r+0x12d2>
   156aa:	f7fe ff1e 	bl	144ea <_svfprintf_r+0x10e>
   156ae:	68bc      	ldr	r4, [r7, #8]
   156b0:	ae32      	add	r6, sp, #200	; 0xc8
   156b2:	e43c      	b.n	14f2e <_svfprintf_r+0xb52>
   156b4:	003a      	movs	r2, r7
   156b6:	9906      	ldr	r1, [sp, #24]
   156b8:	9809      	ldr	r0, [sp, #36]	; 0x24
   156ba:	f004 fc23 	bl	19f04 <__ssprint_r>
   156be:	2800      	cmp	r0, #0
   156c0:	d001      	beq.n	156c6 <_svfprintf_r+0x12ea>
   156c2:	f7fe ff12 	bl	144ea <_svfprintf_r+0x10e>
   156c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   156c8:	68bc      	ldr	r4, [r7, #8]
   156ca:	ae32      	add	r6, sp, #200	; 0xc8
   156cc:	e56a      	b.n	151a4 <_svfprintf_r+0xdc8>
   156ce:	003a      	movs	r2, r7
   156d0:	9906      	ldr	r1, [sp, #24]
   156d2:	9809      	ldr	r0, [sp, #36]	; 0x24
   156d4:	f004 fc16 	bl	19f04 <__ssprint_r>
   156d8:	2800      	cmp	r0, #0
   156da:	d001      	beq.n	156e0 <_svfprintf_r+0x1304>
   156dc:	f7fe ff05 	bl	144ea <_svfprintf_r+0x10e>
   156e0:	68bc      	ldr	r4, [r7, #8]
   156e2:	ae32      	add	r6, sp, #200	; 0xc8
   156e4:	e557      	b.n	15196 <_svfprintf_r+0xdba>
   156e6:	003a      	movs	r2, r7
   156e8:	9906      	ldr	r1, [sp, #24]
   156ea:	9809      	ldr	r0, [sp, #36]	; 0x24
   156ec:	f004 fc0a 	bl	19f04 <__ssprint_r>
   156f0:	2800      	cmp	r0, #0
   156f2:	d001      	beq.n	156f8 <_svfprintf_r+0x131c>
   156f4:	f7fe fef9 	bl	144ea <_svfprintf_r+0x10e>
   156f8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   156fa:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   156fc:	68bc      	ldr	r4, [r7, #8]
   156fe:	1a9b      	subs	r3, r3, r2
   15700:	ae32      	add	r6, sp, #200	; 0xc8
   15702:	e56a      	b.n	151da <_svfprintf_r+0xdfe>
   15704:	4653      	mov	r3, sl
   15706:	9307      	str	r3, [sp, #28]
   15708:	2b06      	cmp	r3, #6
   1570a:	d901      	bls.n	15710 <_svfprintf_r+0x1334>
   1570c:	2306      	movs	r3, #6
   1570e:	9307      	str	r3, [sp, #28]
   15710:	9b07      	ldr	r3, [sp, #28]
   15712:	950f      	str	r5, [sp, #60]	; 0x3c
   15714:	930e      	str	r3, [sp, #56]	; 0x38
   15716:	2300      	movs	r3, #0
   15718:	4698      	mov	r8, r3
   1571a:	469a      	mov	sl, r3
   1571c:	9313      	str	r3, [sp, #76]	; 0x4c
   1571e:	4b24      	ldr	r3, [pc, #144]	; (157b0 <_svfprintf_r+0x13d4>)
   15720:	9408      	str	r4, [sp, #32]
   15722:	9311      	str	r3, [sp, #68]	; 0x44
   15724:	f7fe ff78 	bl	14618 <_svfprintf_r+0x23c>
   15728:	2320      	movs	r3, #32
   1572a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   1572c:	439a      	bics	r2, r3
   1572e:	3b1a      	subs	r3, #26
   15730:	920e      	str	r2, [sp, #56]	; 0x38
   15732:	469a      	mov	sl, r3
   15734:	e5f1      	b.n	1531a <_svfprintf_r+0xf3e>
   15736:	ab23      	add	r3, sp, #140	; 0x8c
   15738:	931b      	str	r3, [sp, #108]	; 0x6c
   1573a:	9304      	str	r3, [sp, #16]
   1573c:	ab20      	add	r3, sp, #128	; 0x80
   1573e:	9303      	str	r3, [sp, #12]
   15740:	ab1f      	add	r3, sp, #124	; 0x7c
   15742:	9302      	str	r3, [sp, #8]
   15744:	4653      	mov	r3, sl
   15746:	9301      	str	r3, [sp, #4]
   15748:	2303      	movs	r3, #3
   1574a:	464a      	mov	r2, r9
   1574c:	9300      	str	r3, [sp, #0]
   1574e:	9809      	ldr	r0, [sp, #36]	; 0x24
   15750:	9b07      	ldr	r3, [sp, #28]
   15752:	f001 fe65 	bl	17420 <_dtoa_r>
   15756:	0003      	movs	r3, r0
   15758:	4453      	add	r3, sl
   1575a:	9011      	str	r0, [sp, #68]	; 0x44
   1575c:	4698      	mov	r8, r3
   1575e:	4655      	mov	r5, sl
   15760:	e6e4      	b.n	1552c <_svfprintf_r+0x1150>
   15762:	232d      	movs	r3, #45	; 0x2d
   15764:	aa16      	add	r2, sp, #88	; 0x58
   15766:	77d3      	strb	r3, [r2, #31]
   15768:	4698      	mov	r8, r3
   1576a:	f7fe ffdb 	bl	14724 <_svfprintf_r+0x348>
   1576e:	2280      	movs	r2, #128	; 0x80
   15770:	0612      	lsls	r2, r2, #24
   15772:	4694      	mov	ip, r2
   15774:	9b16      	ldr	r3, [sp, #88]	; 0x58
   15776:	4699      	mov	r9, r3
   15778:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1577a:	4463      	add	r3, ip
   1577c:	9307      	str	r3, [sp, #28]
   1577e:	232d      	movs	r3, #45	; 0x2d
   15780:	9310      	str	r3, [sp, #64]	; 0x40
   15782:	e5d7      	b.n	15334 <_svfprintf_r+0xf58>
   15784:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15786:	9b14      	ldr	r3, [sp, #80]	; 0x50
   15788:	4694      	mov	ip, r2
   1578a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1578c:	4463      	add	r3, ip
   1578e:	930e      	str	r3, [sp, #56]	; 0x38
   15790:	2a00      	cmp	r2, #0
   15792:	dc00      	bgt.n	15796 <_svfprintf_r+0x13ba>
   15794:	e0ce      	b.n	15934 <_svfprintf_r+0x1558>
   15796:	001a      	movs	r2, r3
   15798:	43db      	mvns	r3, r3
   1579a:	17db      	asrs	r3, r3, #31
   1579c:	401a      	ands	r2, r3
   1579e:	2367      	movs	r3, #103	; 0x67
   157a0:	9207      	str	r2, [sp, #28]
   157a2:	9312      	str	r3, [sp, #72]	; 0x48
   157a4:	e624      	b.n	153f0 <_svfprintf_r+0x1014>
   157a6:	46c0      	nop			; (mov r8, r8)
   157a8:	0001b8f8 	.word	0x0001b8f8
   157ac:	0001bde8 	.word	0x0001bde8
   157b0:	0001be1c 	.word	0x0001be1c
   157b4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   157b6:	9313      	str	r3, [sp, #76]	; 0x4c
   157b8:	2b00      	cmp	r3, #0
   157ba:	dc00      	bgt.n	157be <_svfprintf_r+0x13e2>
   157bc:	e0d5      	b.n	1596a <_svfprintf_r+0x158e>
   157be:	4652      	mov	r2, sl
   157c0:	2a00      	cmp	r2, #0
   157c2:	d000      	beq.n	157c6 <_svfprintf_r+0x13ea>
   157c4:	e092      	b.n	158ec <_svfprintf_r+0x1510>
   157c6:	07e2      	lsls	r2, r4, #31
   157c8:	d500      	bpl.n	157cc <_svfprintf_r+0x13f0>
   157ca:	e08f      	b.n	158ec <_svfprintf_r+0x1510>
   157cc:	9307      	str	r3, [sp, #28]
   157ce:	930e      	str	r3, [sp, #56]	; 0x38
   157d0:	e60e      	b.n	153f0 <_svfprintf_r+0x1014>
   157d2:	ab16      	add	r3, sp, #88	; 0x58
   157d4:	7fdb      	ldrb	r3, [r3, #31]
   157d6:	950f      	str	r5, [sp, #60]	; 0x3c
   157d8:	4698      	mov	r8, r3
   157da:	4653      	mov	r3, sl
   157dc:	9307      	str	r3, [sp, #28]
   157de:	930e      	str	r3, [sp, #56]	; 0x38
   157e0:	2300      	movs	r3, #0
   157e2:	9408      	str	r4, [sp, #32]
   157e4:	469a      	mov	sl, r3
   157e6:	9313      	str	r3, [sp, #76]	; 0x4c
   157e8:	f7fe ff10 	bl	1460c <_svfprintf_r+0x230>
   157ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   157ee:	4698      	mov	r8, r3
   157f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   157f2:	44a8      	add	r8, r5
   157f4:	2b47      	cmp	r3, #71	; 0x47
   157f6:	d000      	beq.n	157fa <_svfprintf_r+0x141e>
   157f8:	e5c4      	b.n	15384 <_svfprintf_r+0xfa8>
   157fa:	07e3      	lsls	r3, r4, #31
   157fc:	d500      	bpl.n	15800 <_svfprintf_r+0x1424>
   157fe:	e68e      	b.n	1551e <_svfprintf_r+0x1142>
   15800:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   15802:	9a11      	ldr	r2, [sp, #68]	; 0x44
   15804:	1a9b      	subs	r3, r3, r2
   15806:	9314      	str	r3, [sp, #80]	; 0x50
   15808:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1580a:	2b47      	cmp	r3, #71	; 0x47
   1580c:	d100      	bne.n	15810 <_svfprintf_r+0x1434>
   1580e:	e6cb      	b.n	155a8 <_svfprintf_r+0x11cc>
   15810:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   15812:	9313      	str	r3, [sp, #76]	; 0x4c
   15814:	e6d2      	b.n	155bc <_svfprintf_r+0x11e0>
   15816:	4244      	negs	r4, r0
   15818:	3010      	adds	r0, #16
   1581a:	db00      	blt.n	1581e <_svfprintf_r+0x1442>
   1581c:	e0d0      	b.n	159c0 <_svfprintf_r+0x15e4>
   1581e:	486e      	ldr	r0, [pc, #440]	; (159d8 <_svfprintf_r+0x15fc>)
   15820:	2610      	movs	r6, #16
   15822:	0005      	movs	r5, r0
   15824:	e003      	b.n	1582e <_svfprintf_r+0x1452>
   15826:	3208      	adds	r2, #8
   15828:	3c10      	subs	r4, #16
   1582a:	2c10      	cmp	r4, #16
   1582c:	dd38      	ble.n	158a0 <_svfprintf_r+0x14c4>
   1582e:	3110      	adds	r1, #16
   15830:	3301      	adds	r3, #1
   15832:	6015      	str	r5, [r2, #0]
   15834:	6056      	str	r6, [r2, #4]
   15836:	60b9      	str	r1, [r7, #8]
   15838:	607b      	str	r3, [r7, #4]
   1583a:	2b07      	cmp	r3, #7
   1583c:	ddf3      	ble.n	15826 <_svfprintf_r+0x144a>
   1583e:	003a      	movs	r2, r7
   15840:	9906      	ldr	r1, [sp, #24]
   15842:	9809      	ldr	r0, [sp, #36]	; 0x24
   15844:	f004 fb5e 	bl	19f04 <__ssprint_r>
   15848:	2800      	cmp	r0, #0
   1584a:	d001      	beq.n	15850 <_svfprintf_r+0x1474>
   1584c:	f7fe fe4d 	bl	144ea <_svfprintf_r+0x10e>
   15850:	68b9      	ldr	r1, [r7, #8]
   15852:	687b      	ldr	r3, [r7, #4]
   15854:	aa32      	add	r2, sp, #200	; 0xc8
   15856:	e7e7      	b.n	15828 <_svfprintf_r+0x144c>
   15858:	003a      	movs	r2, r7
   1585a:	9906      	ldr	r1, [sp, #24]
   1585c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1585e:	f004 fb51 	bl	19f04 <__ssprint_r>
   15862:	2800      	cmp	r0, #0
   15864:	d001      	beq.n	1586a <_svfprintf_r+0x148e>
   15866:	f7fe fe40 	bl	144ea <_svfprintf_r+0x10e>
   1586a:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1586c:	68b9      	ldr	r1, [r7, #8]
   1586e:	687b      	ldr	r3, [r7, #4]
   15870:	aa32      	add	r2, sp, #200	; 0xc8
   15872:	e600      	b.n	15476 <_svfprintf_r+0x109a>
   15874:	9a18      	ldr	r2, [sp, #96]	; 0x60
   15876:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   15878:	4694      	mov	ip, r2
   1587a:	4463      	add	r3, ip
   1587c:	001a      	movs	r2, r3
   1587e:	930e      	str	r3, [sp, #56]	; 0x38
   15880:	e78a      	b.n	15798 <_svfprintf_r+0x13bc>
   15882:	212e      	movs	r1, #46	; 0x2e
   15884:	2330      	movs	r3, #48	; 0x30
   15886:	aa16      	add	r2, sp, #88	; 0x58
   15888:	1852      	adds	r2, r2, r1
   1588a:	7013      	strb	r3, [r2, #0]
   1588c:	002b      	movs	r3, r5
   1588e:	aa16      	add	r2, sp, #88	; 0x58
   15890:	3101      	adds	r1, #1
   15892:	3330      	adds	r3, #48	; 0x30
   15894:	1852      	adds	r2, r2, r1
   15896:	7013      	strb	r3, [r2, #0]
   15898:	ab22      	add	r3, sp, #136	; 0x88
   1589a:	e6e2      	b.n	15662 <_svfprintf_r+0x1286>
   1589c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   1589e:	e585      	b.n	153ac <_svfprintf_r+0xfd0>
   158a0:	46a9      	mov	r9, r5
   158a2:	4648      	mov	r0, r9
   158a4:	1909      	adds	r1, r1, r4
   158a6:	3301      	adds	r3, #1
   158a8:	6010      	str	r0, [r2, #0]
   158aa:	6054      	str	r4, [r2, #4]
   158ac:	60b9      	str	r1, [r7, #8]
   158ae:	3208      	adds	r2, #8
   158b0:	607b      	str	r3, [r7, #4]
   158b2:	2b07      	cmp	r3, #7
   158b4:	dc00      	bgt.n	158b8 <_svfprintf_r+0x14dc>
   158b6:	e5e1      	b.n	1547c <_svfprintf_r+0x10a0>
   158b8:	003a      	movs	r2, r7
   158ba:	9906      	ldr	r1, [sp, #24]
   158bc:	9809      	ldr	r0, [sp, #36]	; 0x24
   158be:	f004 fb21 	bl	19f04 <__ssprint_r>
   158c2:	2800      	cmp	r0, #0
   158c4:	d001      	beq.n	158ca <_svfprintf_r+0x14ee>
   158c6:	f7fe fe10 	bl	144ea <_svfprintf_r+0x10e>
   158ca:	68b9      	ldr	r1, [r7, #8]
   158cc:	687b      	ldr	r3, [r7, #4]
   158ce:	aa32      	add	r2, sp, #200	; 0xc8
   158d0:	e5d4      	b.n	1547c <_svfprintf_r+0x10a0>
   158d2:	9b15      	ldr	r3, [sp, #84]	; 0x54
   158d4:	2b00      	cmp	r3, #0
   158d6:	db38      	blt.n	1594a <_svfprintf_r+0x156e>
   158d8:	ab16      	add	r3, sp, #88	; 0x58
   158da:	7fdb      	ldrb	r3, [r3, #31]
   158dc:	4698      	mov	r8, r3
   158de:	9b12      	ldr	r3, [sp, #72]	; 0x48
   158e0:	2b47      	cmp	r3, #71	; 0x47
   158e2:	dc2e      	bgt.n	15942 <_svfprintf_r+0x1566>
   158e4:	4b3d      	ldr	r3, [pc, #244]	; (159dc <_svfprintf_r+0x1600>)
   158e6:	9311      	str	r3, [sp, #68]	; 0x44
   158e8:	f7fe ff23 	bl	14732 <_svfprintf_r+0x356>
   158ec:	9a18      	ldr	r2, [sp, #96]	; 0x60
   158ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   158f0:	4694      	mov	ip, r2
   158f2:	4463      	add	r3, ip
   158f4:	4453      	add	r3, sl
   158f6:	001a      	movs	r2, r3
   158f8:	930e      	str	r3, [sp, #56]	; 0x38
   158fa:	43db      	mvns	r3, r3
   158fc:	17db      	asrs	r3, r3, #31
   158fe:	401a      	ands	r2, r3
   15900:	9207      	str	r2, [sp, #28]
   15902:	e575      	b.n	153f0 <_svfprintf_r+0x1014>
   15904:	2301      	movs	r3, #1
   15906:	4023      	ands	r3, r4
   15908:	9313      	str	r3, [sp, #76]	; 0x4c
   1590a:	d000      	beq.n	1590e <_svfprintf_r+0x1532>
   1590c:	e6b4      	b.n	15678 <_svfprintf_r+0x129c>
   1590e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15910:	43d3      	mvns	r3, r2
   15912:	17db      	asrs	r3, r3, #31
   15914:	401a      	ands	r2, r3
   15916:	9207      	str	r2, [sp, #28]
   15918:	e56a      	b.n	153f0 <_svfprintf_r+0x1014>
   1591a:	4a2f      	ldr	r2, [pc, #188]	; (159d8 <_svfprintf_r+0x15fc>)
   1591c:	687b      	ldr	r3, [r7, #4]
   1591e:	4691      	mov	r9, r2
   15920:	e42d      	b.n	1517e <_svfprintf_r+0xda2>
   15922:	2301      	movs	r3, #1
   15924:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15926:	391b      	subs	r1, #27
   15928:	1a9d      	subs	r5, r3, r2
   1592a:	aa16      	add	r2, sp, #88	; 0x58
   1592c:	332c      	adds	r3, #44	; 0x2c
   1592e:	1852      	adds	r2, r2, r1
   15930:	7013      	strb	r3, [r2, #0]
   15932:	e656      	b.n	155e2 <_svfprintf_r+0x1206>
   15934:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   15936:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   15938:	1a98      	subs	r0, r3, r2
   1593a:	1c43      	adds	r3, r0, #1
   1593c:	001a      	movs	r2, r3
   1593e:	930e      	str	r3, [sp, #56]	; 0x38
   15940:	e72a      	b.n	15798 <_svfprintf_r+0x13bc>
   15942:	4b27      	ldr	r3, [pc, #156]	; (159e0 <_svfprintf_r+0x1604>)
   15944:	9311      	str	r3, [sp, #68]	; 0x44
   15946:	f7fe fef4 	bl	14732 <_svfprintf_r+0x356>
   1594a:	232d      	movs	r3, #45	; 0x2d
   1594c:	aa16      	add	r2, sp, #88	; 0x58
   1594e:	77d3      	strb	r3, [r2, #31]
   15950:	4698      	mov	r8, r3
   15952:	e7c4      	b.n	158de <_svfprintf_r+0x1502>
   15954:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15956:	1d1a      	adds	r2, r3, #4
   15958:	681b      	ldr	r3, [r3, #0]
   1595a:	469a      	mov	sl, r3
   1595c:	2b00      	cmp	r3, #0
   1595e:	db36      	blt.n	159ce <_svfprintf_r+0x15f2>
   15960:	784b      	ldrb	r3, [r1, #1]
   15962:	920f      	str	r2, [sp, #60]	; 0x3c
   15964:	4659      	mov	r1, fp
   15966:	f7fe fd9d 	bl	144a4 <_svfprintf_r+0xc8>
   1596a:	4653      	mov	r3, sl
   1596c:	2b00      	cmp	r3, #0
   1596e:	d101      	bne.n	15974 <_svfprintf_r+0x1598>
   15970:	07e3      	lsls	r3, r4, #31
   15972:	d503      	bpl.n	1597c <_svfprintf_r+0x15a0>
   15974:	9b18      	ldr	r3, [sp, #96]	; 0x60
   15976:	1c58      	adds	r0, r3, #1
   15978:	0003      	movs	r3, r0
   1597a:	e7bb      	b.n	158f4 <_svfprintf_r+0x1518>
   1597c:	2301      	movs	r3, #1
   1597e:	e725      	b.n	157cc <_svfprintf_r+0x13f0>
   15980:	ab16      	add	r3, sp, #88	; 0x58
   15982:	77d8      	strb	r0, [r3, #31]
   15984:	f7fe ff6c 	bl	14860 <_svfprintf_r+0x484>
   15988:	ab16      	add	r3, sp, #88	; 0x58
   1598a:	77d8      	strb	r0, [r3, #31]
   1598c:	f7ff f814 	bl	149b8 <_svfprintf_r+0x5dc>
   15990:	230c      	movs	r3, #12
   15992:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15994:	6013      	str	r3, [r2, #0]
   15996:	3b0d      	subs	r3, #13
   15998:	930a      	str	r3, [sp, #40]	; 0x28
   1599a:	f7fe fdac 	bl	144f6 <_svfprintf_r+0x11a>
   1599e:	aa16      	add	r2, sp, #88	; 0x58
   159a0:	232e      	movs	r3, #46	; 0x2e
   159a2:	4694      	mov	ip, r2
   159a4:	4463      	add	r3, ip
   159a6:	e65c      	b.n	15662 <_svfprintf_r+0x1286>
   159a8:	ab16      	add	r3, sp, #88	; 0x58
   159aa:	77d8      	strb	r0, [r3, #31]
   159ac:	f7fe fe85 	bl	146ba <_svfprintf_r+0x2de>
   159b0:	ab16      	add	r3, sp, #88	; 0x58
   159b2:	77d8      	strb	r0, [r3, #31]
   159b4:	f7fe fddd 	bl	14572 <_svfprintf_r+0x196>
   159b8:	ab16      	add	r3, sp, #88	; 0x58
   159ba:	77d8      	strb	r0, [r3, #31]
   159bc:	f7ff f87d 	bl	14aba <_svfprintf_r+0x6de>
   159c0:	4805      	ldr	r0, [pc, #20]	; (159d8 <_svfprintf_r+0x15fc>)
   159c2:	4681      	mov	r9, r0
   159c4:	e76d      	b.n	158a2 <_svfprintf_r+0x14c6>
   159c6:	ab16      	add	r3, sp, #88	; 0x58
   159c8:	77d8      	strb	r0, [r3, #31]
   159ca:	f7fe ff79 	bl	148c0 <_svfprintf_r+0x4e4>
   159ce:	2301      	movs	r3, #1
   159d0:	425b      	negs	r3, r3
   159d2:	469a      	mov	sl, r3
   159d4:	e7c4      	b.n	15960 <_svfprintf_r+0x1584>
   159d6:	46c0      	nop			; (mov r8, r8)
   159d8:	0001be34 	.word	0x0001be34
   159dc:	0001bdec 	.word	0x0001bdec
   159e0:	0001bdf0 	.word	0x0001bdf0

000159e4 <__utoa>:
   159e4:	b5f0      	push	{r4, r5, r6, r7, lr}
   159e6:	4646      	mov	r6, r8
   159e8:	46d6      	mov	lr, sl
   159ea:	464f      	mov	r7, r9
   159ec:	b5c0      	push	{r6, r7, lr}
   159ee:	b08a      	sub	sp, #40	; 0x28
   159f0:	4690      	mov	r8, r2
   159f2:	466a      	mov	r2, sp
   159f4:	4b1d      	ldr	r3, [pc, #116]	; (15a6c <__utoa+0x88>)
   159f6:	000d      	movs	r5, r1
   159f8:	0006      	movs	r6, r0
   159fa:	cb13      	ldmia	r3!, {r0, r1, r4}
   159fc:	c213      	stmia	r2!, {r0, r1, r4}
   159fe:	cb13      	ldmia	r3!, {r0, r1, r4}
   15a00:	c213      	stmia	r2!, {r0, r1, r4}
   15a02:	cb13      	ldmia	r3!, {r0, r1, r4}
   15a04:	c213      	stmia	r2!, {r0, r1, r4}
   15a06:	781b      	ldrb	r3, [r3, #0]
   15a08:	46ea      	mov	sl, sp
   15a0a:	7013      	strb	r3, [r2, #0]
   15a0c:	4643      	mov	r3, r8
   15a0e:	3b02      	subs	r3, #2
   15a10:	002f      	movs	r7, r5
   15a12:	2400      	movs	r4, #0
   15a14:	2b22      	cmp	r3, #34	; 0x22
   15a16:	d901      	bls.n	15a1c <__utoa+0x38>
   15a18:	e024      	b.n	15a64 <__utoa+0x80>
   15a1a:	464c      	mov	r4, r9
   15a1c:	1c63      	adds	r3, r4, #1
   15a1e:	0030      	movs	r0, r6
   15a20:	4641      	mov	r1, r8
   15a22:	4699      	mov	r9, r3
   15a24:	f7fb f974 	bl	10d10 <__aeabi_uidivmod>
   15a28:	4653      	mov	r3, sl
   15a2a:	5c5b      	ldrb	r3, [r3, r1]
   15a2c:	0030      	movs	r0, r6
   15a2e:	703b      	strb	r3, [r7, #0]
   15a30:	4641      	mov	r1, r8
   15a32:	f7fb f8e7 	bl	10c04 <__udivsi3>
   15a36:	3701      	adds	r7, #1
   15a38:	1e06      	subs	r6, r0, #0
   15a3a:	d1ee      	bne.n	15a1a <__utoa+0x36>
   15a3c:	464b      	mov	r3, r9
   15a3e:	54e8      	strb	r0, [r5, r3]
   15a40:	2300      	movs	r3, #0
   15a42:	2c00      	cmp	r4, #0
   15a44:	d007      	beq.n	15a56 <__utoa+0x72>
   15a46:	5cea      	ldrb	r2, [r5, r3]
   15a48:	5d29      	ldrb	r1, [r5, r4]
   15a4a:	54e9      	strb	r1, [r5, r3]
   15a4c:	552a      	strb	r2, [r5, r4]
   15a4e:	3301      	adds	r3, #1
   15a50:	3c01      	subs	r4, #1
   15a52:	42a3      	cmp	r3, r4
   15a54:	dbf7      	blt.n	15a46 <__utoa+0x62>
   15a56:	0028      	movs	r0, r5
   15a58:	b00a      	add	sp, #40	; 0x28
   15a5a:	bc1c      	pop	{r2, r3, r4}
   15a5c:	4690      	mov	r8, r2
   15a5e:	4699      	mov	r9, r3
   15a60:	46a2      	mov	sl, r4
   15a62:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15a64:	702c      	strb	r4, [r5, #0]
   15a66:	2000      	movs	r0, #0
   15a68:	e7f6      	b.n	15a58 <__utoa+0x74>
   15a6a:	46c0      	nop			; (mov r8, r8)
   15a6c:	0001be44 	.word	0x0001be44

00015a70 <_vfprintf_r>:
   15a70:	b5f0      	push	{r4, r5, r6, r7, lr}
   15a72:	46de      	mov	lr, fp
   15a74:	464e      	mov	r6, r9
   15a76:	4645      	mov	r5, r8
   15a78:	4657      	mov	r7, sl
   15a7a:	b5e0      	push	{r5, r6, r7, lr}
   15a7c:	b0c3      	sub	sp, #268	; 0x10c
   15a7e:	4689      	mov	r9, r1
   15a80:	0014      	movs	r4, r2
   15a82:	001d      	movs	r5, r3
   15a84:	930f      	str	r3, [sp, #60]	; 0x3c
   15a86:	0006      	movs	r6, r0
   15a88:	9006      	str	r0, [sp, #24]
   15a8a:	f003 f8d3 	bl	18c34 <_localeconv_r>
   15a8e:	6803      	ldr	r3, [r0, #0]
   15a90:	0018      	movs	r0, r3
   15a92:	9318      	str	r3, [sp, #96]	; 0x60
   15a94:	f7fe fbc2 	bl	1421c <strlen>
   15a98:	9017      	str	r0, [sp, #92]	; 0x5c
   15a9a:	2e00      	cmp	r6, #0
   15a9c:	d004      	beq.n	15aa8 <_vfprintf_r+0x38>
   15a9e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
   15aa0:	9307      	str	r3, [sp, #28]
   15aa2:	2b00      	cmp	r3, #0
   15aa4:	d100      	bne.n	15aa8 <_vfprintf_r+0x38>
   15aa6:	e0a7      	b.n	15bf8 <_vfprintf_r+0x188>
   15aa8:	464b      	mov	r3, r9
   15aaa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15aac:	07db      	lsls	r3, r3, #31
   15aae:	d478      	bmi.n	15ba2 <_vfprintf_r+0x132>
   15ab0:	464b      	mov	r3, r9
   15ab2:	210c      	movs	r1, #12
   15ab4:	5e59      	ldrsh	r1, [r3, r1]
   15ab6:	b28b      	uxth	r3, r1
   15ab8:	059a      	lsls	r2, r3, #22
   15aba:	d56e      	bpl.n	15b9a <_vfprintf_r+0x12a>
   15abc:	2280      	movs	r2, #128	; 0x80
   15abe:	0192      	lsls	r2, r2, #6
   15ac0:	4213      	tst	r3, r2
   15ac2:	d109      	bne.n	15ad8 <_vfprintf_r+0x68>
   15ac4:	430a      	orrs	r2, r1
   15ac6:	464b      	mov	r3, r9
   15ac8:	4649      	mov	r1, r9
   15aca:	819a      	strh	r2, [r3, #12]
   15acc:	6e49      	ldr	r1, [r1, #100]	; 0x64
   15ace:	4bcc      	ldr	r3, [pc, #816]	; (15e00 <_vfprintf_r+0x390>)
   15ad0:	400b      	ands	r3, r1
   15ad2:	4649      	mov	r1, r9
   15ad4:	664b      	str	r3, [r1, #100]	; 0x64
   15ad6:	b293      	uxth	r3, r2
   15ad8:	071a      	lsls	r2, r3, #28
   15ada:	d567      	bpl.n	15bac <_vfprintf_r+0x13c>
   15adc:	464a      	mov	r2, r9
   15ade:	6912      	ldr	r2, [r2, #16]
   15ae0:	2a00      	cmp	r2, #0
   15ae2:	d063      	beq.n	15bac <_vfprintf_r+0x13c>
   15ae4:	221a      	movs	r2, #26
   15ae6:	401a      	ands	r2, r3
   15ae8:	2a0a      	cmp	r2, #10
   15aea:	d100      	bne.n	15aee <_vfprintf_r+0x7e>
   15aec:	e088      	b.n	15c00 <_vfprintf_r+0x190>
   15aee:	ab32      	add	r3, sp, #200	; 0xc8
   15af0:	9325      	str	r3, [sp, #148]	; 0x94
   15af2:	2300      	movs	r3, #0
   15af4:	46cb      	mov	fp, r9
   15af6:	af25      	add	r7, sp, #148	; 0x94
   15af8:	60bb      	str	r3, [r7, #8]
   15afa:	607b      	str	r3, [r7, #4]
   15afc:	9407      	str	r4, [sp, #28]
   15afe:	9314      	str	r3, [sp, #80]	; 0x50
   15b00:	9316      	str	r3, [sp, #88]	; 0x58
   15b02:	9315      	str	r3, [sp, #84]	; 0x54
   15b04:	ae32      	add	r6, sp, #200	; 0xc8
   15b06:	9319      	str	r3, [sp, #100]	; 0x64
   15b08:	931a      	str	r3, [sp, #104]	; 0x68
   15b0a:	930a      	str	r3, [sp, #40]	; 0x28
   15b0c:	9c07      	ldr	r4, [sp, #28]
   15b0e:	7823      	ldrb	r3, [r4, #0]
   15b10:	2b00      	cmp	r3, #0
   15b12:	d101      	bne.n	15b18 <_vfprintf_r+0xa8>
   15b14:	f000 fd9e 	bl	16654 <_vfprintf_r+0xbe4>
   15b18:	2b25      	cmp	r3, #37	; 0x25
   15b1a:	d103      	bne.n	15b24 <_vfprintf_r+0xb4>
   15b1c:	f000 fd9a 	bl	16654 <_vfprintf_r+0xbe4>
   15b20:	2b25      	cmp	r3, #37	; 0x25
   15b22:	d003      	beq.n	15b2c <_vfprintf_r+0xbc>
   15b24:	3401      	adds	r4, #1
   15b26:	7823      	ldrb	r3, [r4, #0]
   15b28:	2b00      	cmp	r3, #0
   15b2a:	d1f9      	bne.n	15b20 <_vfprintf_r+0xb0>
   15b2c:	9b07      	ldr	r3, [sp, #28]
   15b2e:	1ae5      	subs	r5, r4, r3
   15b30:	d010      	beq.n	15b54 <_vfprintf_r+0xe4>
   15b32:	9b07      	ldr	r3, [sp, #28]
   15b34:	6075      	str	r5, [r6, #4]
   15b36:	6033      	str	r3, [r6, #0]
   15b38:	68bb      	ldr	r3, [r7, #8]
   15b3a:	195b      	adds	r3, r3, r5
   15b3c:	60bb      	str	r3, [r7, #8]
   15b3e:	687b      	ldr	r3, [r7, #4]
   15b40:	3301      	adds	r3, #1
   15b42:	607b      	str	r3, [r7, #4]
   15b44:	2b07      	cmp	r3, #7
   15b46:	dc4c      	bgt.n	15be2 <_vfprintf_r+0x172>
   15b48:	3608      	adds	r6, #8
   15b4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   15b4c:	469c      	mov	ip, r3
   15b4e:	44ac      	add	ip, r5
   15b50:	4663      	mov	r3, ip
   15b52:	930a      	str	r3, [sp, #40]	; 0x28
   15b54:	7823      	ldrb	r3, [r4, #0]
   15b56:	2b00      	cmp	r3, #0
   15b58:	d101      	bne.n	15b5e <_vfprintf_r+0xee>
   15b5a:	f000 fc99 	bl	16490 <_vfprintf_r+0xa20>
   15b5e:	1c63      	adds	r3, r4, #1
   15b60:	9307      	str	r3, [sp, #28]
   15b62:	2300      	movs	r3, #0
   15b64:	aa16      	add	r2, sp, #88	; 0x58
   15b66:	77d3      	strb	r3, [r2, #31]
   15b68:	2201      	movs	r2, #1
   15b6a:	4252      	negs	r2, r2
   15b6c:	4692      	mov	sl, r2
   15b6e:	2200      	movs	r2, #0
   15b70:	920b      	str	r2, [sp, #44]	; 0x2c
   15b72:	3220      	adds	r2, #32
   15b74:	4691      	mov	r9, r2
   15b76:	3220      	adds	r2, #32
   15b78:	7863      	ldrb	r3, [r4, #1]
   15b7a:	2100      	movs	r1, #0
   15b7c:	2000      	movs	r0, #0
   15b7e:	2400      	movs	r4, #0
   15b80:	4694      	mov	ip, r2
   15b82:	9a07      	ldr	r2, [sp, #28]
   15b84:	3201      	adds	r2, #1
   15b86:	9207      	str	r2, [sp, #28]
   15b88:	001a      	movs	r2, r3
   15b8a:	3a20      	subs	r2, #32
   15b8c:	2a58      	cmp	r2, #88	; 0x58
   15b8e:	d900      	bls.n	15b92 <_vfprintf_r+0x122>
   15b90:	e2e7      	b.n	16162 <_vfprintf_r+0x6f2>
   15b92:	4d9c      	ldr	r5, [pc, #624]	; (15e04 <_vfprintf_r+0x394>)
   15b94:	0092      	lsls	r2, r2, #2
   15b96:	58aa      	ldr	r2, [r5, r2]
   15b98:	4697      	mov	pc, r2
   15b9a:	464b      	mov	r3, r9
   15b9c:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15b9e:	f003 f85b 	bl	18c58 <__retarget_lock_acquire_recursive>
   15ba2:	464b      	mov	r3, r9
   15ba4:	210c      	movs	r1, #12
   15ba6:	5e59      	ldrsh	r1, [r3, r1]
   15ba8:	b28b      	uxth	r3, r1
   15baa:	e787      	b.n	15abc <_vfprintf_r+0x4c>
   15bac:	4649      	mov	r1, r9
   15bae:	9806      	ldr	r0, [sp, #24]
   15bb0:	f001 fb0e 	bl	171d0 <__swsetup_r>
   15bb4:	464b      	mov	r3, r9
   15bb6:	2800      	cmp	r0, #0
   15bb8:	d03a      	beq.n	15c30 <_vfprintf_r+0x1c0>
   15bba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   15bbc:	07db      	lsls	r3, r3, #31
   15bbe:	d405      	bmi.n	15bcc <_vfprintf_r+0x15c>
   15bc0:	464b      	mov	r3, r9
   15bc2:	899b      	ldrh	r3, [r3, #12]
   15bc4:	059b      	lsls	r3, r3, #22
   15bc6:	d401      	bmi.n	15bcc <_vfprintf_r+0x15c>
   15bc8:	f000 ffcf 	bl	16b6a <_vfprintf_r+0x10fa>
   15bcc:	2301      	movs	r3, #1
   15bce:	425b      	negs	r3, r3
   15bd0:	930a      	str	r3, [sp, #40]	; 0x28
   15bd2:	980a      	ldr	r0, [sp, #40]	; 0x28
   15bd4:	b043      	add	sp, #268	; 0x10c
   15bd6:	bc3c      	pop	{r2, r3, r4, r5}
   15bd8:	4690      	mov	r8, r2
   15bda:	4699      	mov	r9, r3
   15bdc:	46a2      	mov	sl, r4
   15bde:	46ab      	mov	fp, r5
   15be0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15be2:	003a      	movs	r2, r7
   15be4:	4659      	mov	r1, fp
   15be6:	9806      	ldr	r0, [sp, #24]
   15be8:	f004 fa5e 	bl	1a0a8 <__sprint_r>
   15bec:	2800      	cmp	r0, #0
   15bee:	d001      	beq.n	15bf4 <_vfprintf_r+0x184>
   15bf0:	f000 fcce 	bl	16590 <_vfprintf_r+0xb20>
   15bf4:	ae32      	add	r6, sp, #200	; 0xc8
   15bf6:	e7a8      	b.n	15b4a <_vfprintf_r+0xda>
   15bf8:	9806      	ldr	r0, [sp, #24]
   15bfa:	f002 fcd7 	bl	185ac <__sinit>
   15bfe:	e753      	b.n	15aa8 <_vfprintf_r+0x38>
   15c00:	464a      	mov	r2, r9
   15c02:	210e      	movs	r1, #14
   15c04:	5e52      	ldrsh	r2, [r2, r1]
   15c06:	2a00      	cmp	r2, #0
   15c08:	da00      	bge.n	15c0c <_vfprintf_r+0x19c>
   15c0a:	e770      	b.n	15aee <_vfprintf_r+0x7e>
   15c0c:	464a      	mov	r2, r9
   15c0e:	6e52      	ldr	r2, [r2, #100]	; 0x64
   15c10:	07d2      	lsls	r2, r2, #31
   15c12:	d405      	bmi.n	15c20 <_vfprintf_r+0x1b0>
   15c14:	059b      	lsls	r3, r3, #22
   15c16:	d403      	bmi.n	15c20 <_vfprintf_r+0x1b0>
   15c18:	464b      	mov	r3, r9
   15c1a:	6d98      	ldr	r0, [r3, #88]	; 0x58
   15c1c:	f003 f81e 	bl	18c5c <__retarget_lock_release_recursive>
   15c20:	002b      	movs	r3, r5
   15c22:	0022      	movs	r2, r4
   15c24:	4649      	mov	r1, r9
   15c26:	9806      	ldr	r0, [sp, #24]
   15c28:	f001 fa8e 	bl	17148 <__sbprintf>
   15c2c:	900a      	str	r0, [sp, #40]	; 0x28
   15c2e:	e7d0      	b.n	15bd2 <_vfprintf_r+0x162>
   15c30:	899b      	ldrh	r3, [r3, #12]
   15c32:	e757      	b.n	15ae4 <_vfprintf_r+0x74>
   15c34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15c36:	920f      	str	r2, [sp, #60]	; 0x3c
   15c38:	425b      	negs	r3, r3
   15c3a:	930b      	str	r3, [sp, #44]	; 0x2c
   15c3c:	2304      	movs	r3, #4
   15c3e:	431c      	orrs	r4, r3
   15c40:	9b07      	ldr	r3, [sp, #28]
   15c42:	781b      	ldrb	r3, [r3, #0]
   15c44:	e79d      	b.n	15b82 <_vfprintf_r+0x112>
   15c46:	9b07      	ldr	r3, [sp, #28]
   15c48:	2101      	movs	r1, #1
   15c4a:	781b      	ldrb	r3, [r3, #0]
   15c4c:	202b      	movs	r0, #43	; 0x2b
   15c4e:	e798      	b.n	15b82 <_vfprintf_r+0x112>
   15c50:	9b07      	ldr	r3, [sp, #28]
   15c52:	1c5a      	adds	r2, r3, #1
   15c54:	781b      	ldrb	r3, [r3, #0]
   15c56:	4690      	mov	r8, r2
   15c58:	2b2a      	cmp	r3, #42	; 0x2a
   15c5a:	d101      	bne.n	15c60 <_vfprintf_r+0x1f0>
   15c5c:	f001 fa38 	bl	170d0 <_vfprintf_r+0x1660>
   15c60:	001a      	movs	r2, r3
   15c62:	2500      	movs	r5, #0
   15c64:	3a30      	subs	r2, #48	; 0x30
   15c66:	46aa      	mov	sl, r5
   15c68:	2a09      	cmp	r2, #9
   15c6a:	d901      	bls.n	15c70 <_vfprintf_r+0x200>
   15c6c:	f001 f96d 	bl	16f4a <_vfprintf_r+0x14da>
   15c70:	0025      	movs	r5, r4
   15c72:	4643      	mov	r3, r8
   15c74:	4654      	mov	r4, sl
   15c76:	4688      	mov	r8, r1
   15c78:	4682      	mov	sl, r0
   15c7a:	00a1      	lsls	r1, r4, #2
   15c7c:	190c      	adds	r4, r1, r4
   15c7e:	7818      	ldrb	r0, [r3, #0]
   15c80:	0064      	lsls	r4, r4, #1
   15c82:	18a4      	adds	r4, r4, r2
   15c84:	0002      	movs	r2, r0
   15c86:	1c59      	adds	r1, r3, #1
   15c88:	3a30      	subs	r2, #48	; 0x30
   15c8a:	000b      	movs	r3, r1
   15c8c:	2a09      	cmp	r2, #9
   15c8e:	d9f4      	bls.n	15c7a <_vfprintf_r+0x20a>
   15c90:	9107      	str	r1, [sp, #28]
   15c92:	0003      	movs	r3, r0
   15c94:	4641      	mov	r1, r8
   15c96:	4650      	mov	r0, sl
   15c98:	46a2      	mov	sl, r4
   15c9a:	002c      	movs	r4, r5
   15c9c:	e774      	b.n	15b88 <_vfprintf_r+0x118>
   15c9e:	9312      	str	r3, [sp, #72]	; 0x48
   15ca0:	2900      	cmp	r1, #0
   15ca2:	d001      	beq.n	15ca8 <_vfprintf_r+0x238>
   15ca4:	f001 fa2e 	bl	17104 <_vfprintf_r+0x1694>
   15ca8:	4b57      	ldr	r3, [pc, #348]	; (15e08 <_vfprintf_r+0x398>)
   15caa:	9319      	str	r3, [sp, #100]	; 0x64
   15cac:	06a3      	lsls	r3, r4, #26
   15cae:	d501      	bpl.n	15cb4 <_vfprintf_r+0x244>
   15cb0:	f000 fe9a 	bl	169e8 <_vfprintf_r+0xf78>
   15cb4:	06e3      	lsls	r3, r4, #27
   15cb6:	d501      	bpl.n	15cbc <_vfprintf_r+0x24c>
   15cb8:	f000 fd9a 	bl	167f0 <_vfprintf_r+0xd80>
   15cbc:	0663      	lsls	r3, r4, #25
   15cbe:	d401      	bmi.n	15cc4 <_vfprintf_r+0x254>
   15cc0:	f000 fd96 	bl	167f0 <_vfprintf_r+0xd80>
   15cc4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15cc6:	881a      	ldrh	r2, [r3, #0]
   15cc8:	920c      	str	r2, [sp, #48]	; 0x30
   15cca:	2200      	movs	r2, #0
   15ccc:	3304      	adds	r3, #4
   15cce:	920d      	str	r2, [sp, #52]	; 0x34
   15cd0:	930f      	str	r3, [sp, #60]	; 0x3c
   15cd2:	07e3      	lsls	r3, r4, #31
   15cd4:	d401      	bmi.n	15cda <_vfprintf_r+0x26a>
   15cd6:	f000 fd76 	bl	167c6 <_vfprintf_r+0xd56>
   15cda:	990c      	ldr	r1, [sp, #48]	; 0x30
   15cdc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15cde:	000b      	movs	r3, r1
   15ce0:	4313      	orrs	r3, r2
   15ce2:	001a      	movs	r2, r3
   15ce4:	2302      	movs	r3, #2
   15ce6:	2a00      	cmp	r2, #0
   15ce8:	d008      	beq.n	15cfc <_vfprintf_r+0x28c>
   15cea:	2030      	movs	r0, #48	; 0x30
   15cec:	a91e      	add	r1, sp, #120	; 0x78
   15cee:	7008      	strb	r0, [r1, #0]
   15cf0:	2548      	movs	r5, #72	; 0x48
   15cf2:	4668      	mov	r0, sp
   15cf4:	1940      	adds	r0, r0, r5
   15cf6:	7800      	ldrb	r0, [r0, #0]
   15cf8:	431c      	orrs	r4, r3
   15cfa:	7048      	strb	r0, [r1, #1]
   15cfc:	2100      	movs	r1, #0
   15cfe:	4688      	mov	r8, r1
   15d00:	a816      	add	r0, sp, #88	; 0x58
   15d02:	77c1      	strb	r1, [r0, #31]
   15d04:	4651      	mov	r1, sl
   15d06:	3101      	adds	r1, #1
   15d08:	d100      	bne.n	15d0c <_vfprintf_r+0x29c>
   15d0a:	e0e6      	b.n	15eda <_vfprintf_r+0x46a>
   15d0c:	2180      	movs	r1, #128	; 0x80
   15d0e:	0020      	movs	r0, r4
   15d10:	4388      	bics	r0, r1
   15d12:	9009      	str	r0, [sp, #36]	; 0x24
   15d14:	2a00      	cmp	r2, #0
   15d16:	d000      	beq.n	15d1a <_vfprintf_r+0x2aa>
   15d18:	e0e3      	b.n	15ee2 <_vfprintf_r+0x472>
   15d1a:	4652      	mov	r2, sl
   15d1c:	2a00      	cmp	r2, #0
   15d1e:	d001      	beq.n	15d24 <_vfprintf_r+0x2b4>
   15d20:	f000 fc38 	bl	16594 <_vfprintf_r+0xb24>
   15d24:	2b00      	cmp	r3, #0
   15d26:	d001      	beq.n	15d2c <_vfprintf_r+0x2bc>
   15d28:	f000 fd0c 	bl	16744 <_vfprintf_r+0xcd4>
   15d2c:	2001      	movs	r0, #1
   15d2e:	ab32      	add	r3, sp, #200	; 0xc8
   15d30:	4020      	ands	r0, r4
   15d32:	900e      	str	r0, [sp, #56]	; 0x38
   15d34:	9311      	str	r3, [sp, #68]	; 0x44
   15d36:	d008      	beq.n	15d4a <_vfprintf_r+0x2da>
   15d38:	2327      	movs	r3, #39	; 0x27
   15d3a:	2130      	movs	r1, #48	; 0x30
   15d3c:	aa28      	add	r2, sp, #160	; 0xa0
   15d3e:	54d1      	strb	r1, [r2, r3]
   15d40:	aa16      	add	r2, sp, #88	; 0x58
   15d42:	4694      	mov	ip, r2
   15d44:	3348      	adds	r3, #72	; 0x48
   15d46:	4463      	add	r3, ip
   15d48:	9311      	str	r3, [sp, #68]	; 0x44
   15d4a:	4653      	mov	r3, sl
   15d4c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   15d4e:	9308      	str	r3, [sp, #32]
   15d50:	4592      	cmp	sl, r2
   15d52:	da00      	bge.n	15d56 <_vfprintf_r+0x2e6>
   15d54:	9208      	str	r2, [sp, #32]
   15d56:	2300      	movs	r3, #0
   15d58:	9313      	str	r3, [sp, #76]	; 0x4c
   15d5a:	4643      	mov	r3, r8
   15d5c:	2b00      	cmp	r3, #0
   15d5e:	d002      	beq.n	15d66 <_vfprintf_r+0x2f6>
   15d60:	9b08      	ldr	r3, [sp, #32]
   15d62:	3301      	adds	r3, #1
   15d64:	9308      	str	r3, [sp, #32]
   15d66:	2302      	movs	r3, #2
   15d68:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15d6a:	401a      	ands	r2, r3
   15d6c:	4691      	mov	r9, r2
   15d6e:	d002      	beq.n	15d76 <_vfprintf_r+0x306>
   15d70:	9b08      	ldr	r3, [sp, #32]
   15d72:	3302      	adds	r3, #2
   15d74:	9308      	str	r3, [sp, #32]
   15d76:	2384      	movs	r3, #132	; 0x84
   15d78:	9a09      	ldr	r2, [sp, #36]	; 0x24
   15d7a:	401a      	ands	r2, r3
   15d7c:	9210      	str	r2, [sp, #64]	; 0x40
   15d7e:	d000      	beq.n	15d82 <_vfprintf_r+0x312>
   15d80:	e207      	b.n	16192 <_vfprintf_r+0x722>
   15d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   15d84:	9a08      	ldr	r2, [sp, #32]
   15d86:	1a9c      	subs	r4, r3, r2
   15d88:	2c00      	cmp	r4, #0
   15d8a:	dc00      	bgt.n	15d8e <_vfprintf_r+0x31e>
   15d8c:	e201      	b.n	16192 <_vfprintf_r+0x722>
   15d8e:	491f      	ldr	r1, [pc, #124]	; (15e0c <_vfprintf_r+0x39c>)
   15d90:	68ba      	ldr	r2, [r7, #8]
   15d92:	687b      	ldr	r3, [r7, #4]
   15d94:	4688      	mov	r8, r1
   15d96:	2c10      	cmp	r4, #16
   15d98:	dd21      	ble.n	15dde <_vfprintf_r+0x36e>
   15d9a:	0031      	movs	r1, r6
   15d9c:	2510      	movs	r5, #16
   15d9e:	465e      	mov	r6, fp
   15da0:	e003      	b.n	15daa <_vfprintf_r+0x33a>
   15da2:	3c10      	subs	r4, #16
   15da4:	3108      	adds	r1, #8
   15da6:	2c10      	cmp	r4, #16
   15da8:	dd17      	ble.n	15dda <_vfprintf_r+0x36a>
   15daa:	4640      	mov	r0, r8
   15dac:	3210      	adds	r2, #16
   15dae:	3301      	adds	r3, #1
   15db0:	6008      	str	r0, [r1, #0]
   15db2:	604d      	str	r5, [r1, #4]
   15db4:	60ba      	str	r2, [r7, #8]
   15db6:	607b      	str	r3, [r7, #4]
   15db8:	2b07      	cmp	r3, #7
   15dba:	ddf2      	ble.n	15da2 <_vfprintf_r+0x332>
   15dbc:	003a      	movs	r2, r7
   15dbe:	0031      	movs	r1, r6
   15dc0:	9806      	ldr	r0, [sp, #24]
   15dc2:	f004 f971 	bl	1a0a8 <__sprint_r>
   15dc6:	2800      	cmp	r0, #0
   15dc8:	d001      	beq.n	15dce <_vfprintf_r+0x35e>
   15dca:	f000 fccf 	bl	1676c <_vfprintf_r+0xcfc>
   15dce:	3c10      	subs	r4, #16
   15dd0:	68ba      	ldr	r2, [r7, #8]
   15dd2:	687b      	ldr	r3, [r7, #4]
   15dd4:	a932      	add	r1, sp, #200	; 0xc8
   15dd6:	2c10      	cmp	r4, #16
   15dd8:	dce7      	bgt.n	15daa <_vfprintf_r+0x33a>
   15dda:	46b3      	mov	fp, r6
   15ddc:	000e      	movs	r6, r1
   15dde:	4641      	mov	r1, r8
   15de0:	6074      	str	r4, [r6, #4]
   15de2:	3301      	adds	r3, #1
   15de4:	18a4      	adds	r4, r4, r2
   15de6:	6031      	str	r1, [r6, #0]
   15de8:	60bc      	str	r4, [r7, #8]
   15dea:	607b      	str	r3, [r7, #4]
   15dec:	2b07      	cmp	r3, #7
   15dee:	dd01      	ble.n	15df4 <_vfprintf_r+0x384>
   15df0:	f000 fcae 	bl	16750 <_vfprintf_r+0xce0>
   15df4:	ab16      	add	r3, sp, #88	; 0x58
   15df6:	7fdb      	ldrb	r3, [r3, #31]
   15df8:	3608      	adds	r6, #8
   15dfa:	4698      	mov	r8, r3
   15dfc:	e1ca      	b.n	16194 <_vfprintf_r+0x724>
   15dfe:	46c0      	nop			; (mov r8, r8)
   15e00:	ffffdfff 	.word	0xffffdfff
   15e04:	0001be6c 	.word	0x0001be6c
   15e08:	0001be08 	.word	0x0001be08
   15e0c:	0001bfd0 	.word	0x0001bfd0
   15e10:	2200      	movs	r2, #0
   15e12:	9d07      	ldr	r5, [sp, #28]
   15e14:	3b30      	subs	r3, #48	; 0x30
   15e16:	46a8      	mov	r8, r5
   15e18:	920b      	str	r2, [sp, #44]	; 0x2c
   15e1a:	001a      	movs	r2, r3
   15e1c:	9408      	str	r4, [sp, #32]
   15e1e:	002c      	movs	r4, r5
   15e20:	4655      	mov	r5, sl
   15e22:	4682      	mov	sl, r0
   15e24:	4640      	mov	r0, r8
   15e26:	4688      	mov	r8, r1
   15e28:	0011      	movs	r1, r2
   15e2a:	2200      	movs	r2, #0
   15e2c:	0093      	lsls	r3, r2, #2
   15e2e:	189a      	adds	r2, r3, r2
   15e30:	7803      	ldrb	r3, [r0, #0]
   15e32:	0052      	lsls	r2, r2, #1
   15e34:	188a      	adds	r2, r1, r2
   15e36:	0019      	movs	r1, r3
   15e38:	3401      	adds	r4, #1
   15e3a:	3930      	subs	r1, #48	; 0x30
   15e3c:	0020      	movs	r0, r4
   15e3e:	2909      	cmp	r1, #9
   15e40:	d9f4      	bls.n	15e2c <_vfprintf_r+0x3bc>
   15e42:	9407      	str	r4, [sp, #28]
   15e44:	4650      	mov	r0, sl
   15e46:	9c08      	ldr	r4, [sp, #32]
   15e48:	920b      	str	r2, [sp, #44]	; 0x2c
   15e4a:	4641      	mov	r1, r8
   15e4c:	46aa      	mov	sl, r5
   15e4e:	e69b      	b.n	15b88 <_vfprintf_r+0x118>
   15e50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15e52:	9312      	str	r3, [sp, #72]	; 0x48
   15e54:	6813      	ldr	r3, [r2, #0]
   15e56:	2120      	movs	r1, #32
   15e58:	9308      	str	r3, [sp, #32]
   15e5a:	466b      	mov	r3, sp
   15e5c:	185b      	adds	r3, r3, r1
   15e5e:	781b      	ldrb	r3, [r3, #0]
   15e60:	ad28      	add	r5, sp, #160	; 0xa0
   15e62:	702b      	strb	r3, [r5, #0]
   15e64:	2300      	movs	r3, #0
   15e66:	a916      	add	r1, sp, #88	; 0x58
   15e68:	77cb      	strb	r3, [r1, #31]
   15e6a:	0013      	movs	r3, r2
   15e6c:	3304      	adds	r3, #4
   15e6e:	930f      	str	r3, [sp, #60]	; 0x3c
   15e70:	2300      	movs	r3, #0
   15e72:	9409      	str	r4, [sp, #36]	; 0x24
   15e74:	4698      	mov	r8, r3
   15e76:	3301      	adds	r3, #1
   15e78:	9308      	str	r3, [sp, #32]
   15e7a:	930e      	str	r3, [sp, #56]	; 0x38
   15e7c:	2300      	movs	r3, #0
   15e7e:	9511      	str	r5, [sp, #68]	; 0x44
   15e80:	469a      	mov	sl, r3
   15e82:	9313      	str	r3, [sp, #76]	; 0x4c
   15e84:	e76f      	b.n	15d66 <_vfprintf_r+0x2f6>
   15e86:	9312      	str	r3, [sp, #72]	; 0x48
   15e88:	2900      	cmp	r1, #0
   15e8a:	d001      	beq.n	15e90 <_vfprintf_r+0x420>
   15e8c:	f001 f94d 	bl	1712a <_vfprintf_r+0x16ba>
   15e90:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   15e92:	06a3      	lsls	r3, r4, #26
   15e94:	d501      	bpl.n	15e9a <_vfprintf_r+0x42a>
   15e96:	f000 fd5a 	bl	1694e <_vfprintf_r+0xede>
   15e9a:	06e3      	lsls	r3, r4, #27
   15e9c:	d501      	bpl.n	15ea2 <_vfprintf_r+0x432>
   15e9e:	f000 fcab 	bl	167f8 <_vfprintf_r+0xd88>
   15ea2:	0663      	lsls	r3, r4, #25
   15ea4:	d401      	bmi.n	15eaa <_vfprintf_r+0x43a>
   15ea6:	f000 fca7 	bl	167f8 <_vfprintf_r+0xd88>
   15eaa:	2100      	movs	r1, #0
   15eac:	5e53      	ldrsh	r3, [r2, r1]
   15eae:	930c      	str	r3, [sp, #48]	; 0x30
   15eb0:	3204      	adds	r2, #4
   15eb2:	17db      	asrs	r3, r3, #31
   15eb4:	930d      	str	r3, [sp, #52]	; 0x34
   15eb6:	920f      	str	r2, [sp, #60]	; 0x3c
   15eb8:	2b00      	cmp	r3, #0
   15eba:	da01      	bge.n	15ec0 <_vfprintf_r+0x450>
   15ebc:	f000 fdb2 	bl	16a24 <_vfprintf_r+0xfb4>
   15ec0:	990c      	ldr	r1, [sp, #48]	; 0x30
   15ec2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   15ec4:	0008      	movs	r0, r1
   15ec6:	4651      	mov	r1, sl
   15ec8:	ab16      	add	r3, sp, #88	; 0x58
   15eca:	7fdb      	ldrb	r3, [r3, #31]
   15ecc:	4310      	orrs	r0, r2
   15ece:	4698      	mov	r8, r3
   15ed0:	0002      	movs	r2, r0
   15ed2:	2301      	movs	r3, #1
   15ed4:	3101      	adds	r1, #1
   15ed6:	d000      	beq.n	15eda <_vfprintf_r+0x46a>
   15ed8:	e718      	b.n	15d0c <_vfprintf_r+0x29c>
   15eda:	2a00      	cmp	r2, #0
   15edc:	d100      	bne.n	15ee0 <_vfprintf_r+0x470>
   15ede:	e35a      	b.n	16596 <_vfprintf_r+0xb26>
   15ee0:	9409      	str	r4, [sp, #36]	; 0x24
   15ee2:	2b01      	cmp	r3, #1
   15ee4:	d101      	bne.n	15eea <_vfprintf_r+0x47a>
   15ee6:	f000 fc06 	bl	166f6 <_vfprintf_r+0xc86>
   15eea:	2b02      	cmp	r3, #2
   15eec:	d000      	beq.n	15ef0 <_vfprintf_r+0x480>
   15eee:	e380      	b.n	165f2 <_vfprintf_r+0xb82>
   15ef0:	9c19      	ldr	r4, [sp, #100]	; 0x64
   15ef2:	200f      	movs	r0, #15
   15ef4:	46a1      	mov	r9, r4
   15ef6:	46b4      	mov	ip, r6
   15ef8:	ab32      	add	r3, sp, #200	; 0xc8
   15efa:	0019      	movs	r1, r3
   15efc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15efe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   15f00:	0004      	movs	r4, r0
   15f02:	464d      	mov	r5, r9
   15f04:	4014      	ands	r4, r2
   15f06:	5d2c      	ldrb	r4, [r5, r4]
   15f08:	071e      	lsls	r6, r3, #28
   15f0a:	0915      	lsrs	r5, r2, #4
   15f0c:	3901      	subs	r1, #1
   15f0e:	432e      	orrs	r6, r5
   15f10:	700c      	strb	r4, [r1, #0]
   15f12:	091c      	lsrs	r4, r3, #4
   15f14:	0023      	movs	r3, r4
   15f16:	0034      	movs	r4, r6
   15f18:	0032      	movs	r2, r6
   15f1a:	431c      	orrs	r4, r3
   15f1c:	d1f0      	bne.n	15f00 <_vfprintf_r+0x490>
   15f1e:	920c      	str	r2, [sp, #48]	; 0x30
   15f20:	930d      	str	r3, [sp, #52]	; 0x34
   15f22:	ab32      	add	r3, sp, #200	; 0xc8
   15f24:	1a5b      	subs	r3, r3, r1
   15f26:	9111      	str	r1, [sp, #68]	; 0x44
   15f28:	4666      	mov	r6, ip
   15f2a:	930e      	str	r3, [sp, #56]	; 0x38
   15f2c:	e70d      	b.n	15d4a <_vfprintf_r+0x2da>
   15f2e:	4663      	mov	r3, ip
   15f30:	431c      	orrs	r4, r3
   15f32:	9b07      	ldr	r3, [sp, #28]
   15f34:	781b      	ldrb	r3, [r3, #0]
   15f36:	e624      	b.n	15b82 <_vfprintf_r+0x112>
   15f38:	9b07      	ldr	r3, [sp, #28]
   15f3a:	781b      	ldrb	r3, [r3, #0]
   15f3c:	2b6c      	cmp	r3, #108	; 0x6c
   15f3e:	d101      	bne.n	15f44 <_vfprintf_r+0x4d4>
   15f40:	f000 fe8c 	bl	16c5c <_vfprintf_r+0x11ec>
   15f44:	2210      	movs	r2, #16
   15f46:	4314      	orrs	r4, r2
   15f48:	e61b      	b.n	15b82 <_vfprintf_r+0x112>
   15f4a:	2900      	cmp	r1, #0
   15f4c:	d001      	beq.n	15f52 <_vfprintf_r+0x4e2>
   15f4e:	f001 f8d5 	bl	170fc <_vfprintf_r+0x168c>
   15f52:	06a3      	lsls	r3, r4, #26
   15f54:	d501      	bpl.n	15f5a <_vfprintf_r+0x4ea>
   15f56:	f000 fe76 	bl	16c46 <_vfprintf_r+0x11d6>
   15f5a:	06e3      	lsls	r3, r4, #27
   15f5c:	d500      	bpl.n	15f60 <_vfprintf_r+0x4f0>
   15f5e:	e110      	b.n	16182 <_vfprintf_r+0x712>
   15f60:	0663      	lsls	r3, r4, #25
   15f62:	d400      	bmi.n	15f66 <_vfprintf_r+0x4f6>
   15f64:	e10d      	b.n	16182 <_vfprintf_r+0x712>
   15f66:	4669      	mov	r1, sp
   15f68:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15f6a:	8d09      	ldrh	r1, [r1, #40]	; 0x28
   15f6c:	681a      	ldr	r2, [r3, #0]
   15f6e:	3304      	adds	r3, #4
   15f70:	9208      	str	r2, [sp, #32]
   15f72:	8011      	strh	r1, [r2, #0]
   15f74:	930f      	str	r3, [sp, #60]	; 0x3c
   15f76:	e5c9      	b.n	15b0c <_vfprintf_r+0x9c>
   15f78:	990f      	ldr	r1, [sp, #60]	; 0x3c
   15f7a:	2230      	movs	r2, #48	; 0x30
   15f7c:	680b      	ldr	r3, [r1, #0]
   15f7e:	930c      	str	r3, [sp, #48]	; 0x30
   15f80:	2300      	movs	r3, #0
   15f82:	930d      	str	r3, [sp, #52]	; 0x34
   15f84:	3302      	adds	r3, #2
   15f86:	431c      	orrs	r4, r3
   15f88:	ab1e      	add	r3, sp, #120	; 0x78
   15f8a:	701a      	strb	r2, [r3, #0]
   15f8c:	3248      	adds	r2, #72	; 0x48
   15f8e:	705a      	strb	r2, [r3, #1]
   15f90:	000b      	movs	r3, r1
   15f92:	3304      	adds	r3, #4
   15f94:	930f      	str	r3, [sp, #60]	; 0x3c
   15f96:	4bc1      	ldr	r3, [pc, #772]	; (1629c <_vfprintf_r+0x82c>)
   15f98:	9212      	str	r2, [sp, #72]	; 0x48
   15f9a:	9319      	str	r3, [sp, #100]	; 0x64
   15f9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   15f9e:	2302      	movs	r3, #2
   15fa0:	e6ac      	b.n	15cfc <_vfprintf_r+0x28c>
   15fa2:	464b      	mov	r3, r9
   15fa4:	431c      	orrs	r4, r3
   15fa6:	9b07      	ldr	r3, [sp, #28]
   15fa8:	781b      	ldrb	r3, [r3, #0]
   15faa:	e5ea      	b.n	15b82 <_vfprintf_r+0x112>
   15fac:	9312      	str	r3, [sp, #72]	; 0x48
   15fae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   15fb0:	a916      	add	r1, sp, #88	; 0x58
   15fb2:	1d1d      	adds	r5, r3, #4
   15fb4:	681b      	ldr	r3, [r3, #0]
   15fb6:	001a      	movs	r2, r3
   15fb8:	9311      	str	r3, [sp, #68]	; 0x44
   15fba:	2300      	movs	r3, #0
   15fbc:	77cb      	strb	r3, [r1, #31]
   15fbe:	2a00      	cmp	r2, #0
   15fc0:	d101      	bne.n	15fc6 <_vfprintf_r+0x556>
   15fc2:	f000 ff01 	bl	16dc8 <_vfprintf_r+0x1358>
   15fc6:	4653      	mov	r3, sl
   15fc8:	3301      	adds	r3, #1
   15fca:	d101      	bne.n	15fd0 <_vfprintf_r+0x560>
   15fcc:	f000 fe64 	bl	16c98 <_vfprintf_r+0x1228>
   15fd0:	4652      	mov	r2, sl
   15fd2:	2100      	movs	r1, #0
   15fd4:	9811      	ldr	r0, [sp, #68]	; 0x44
   15fd6:	f003 f98f 	bl	192f8 <memchr>
   15fda:	2800      	cmp	r0, #0
   15fdc:	d101      	bne.n	15fe2 <_vfprintf_r+0x572>
   15fde:	f000 ff78 	bl	16ed2 <_vfprintf_r+0x1462>
   15fe2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   15fe4:	1ac3      	subs	r3, r0, r3
   15fe6:	001a      	movs	r2, r3
   15fe8:	930e      	str	r3, [sp, #56]	; 0x38
   15fea:	43db      	mvns	r3, r3
   15fec:	17db      	asrs	r3, r3, #31
   15fee:	401a      	ands	r2, r3
   15ff0:	ab16      	add	r3, sp, #88	; 0x58
   15ff2:	7fdb      	ldrb	r3, [r3, #31]
   15ff4:	9208      	str	r2, [sp, #32]
   15ff6:	4698      	mov	r8, r3
   15ff8:	2300      	movs	r3, #0
   15ffa:	950f      	str	r5, [sp, #60]	; 0x3c
   15ffc:	9409      	str	r4, [sp, #36]	; 0x24
   15ffe:	469a      	mov	sl, r3
   16000:	9313      	str	r3, [sp, #76]	; 0x4c
   16002:	e6aa      	b.n	15d5a <_vfprintf_r+0x2ea>
   16004:	2308      	movs	r3, #8
   16006:	431c      	orrs	r4, r3
   16008:	9b07      	ldr	r3, [sp, #28]
   1600a:	781b      	ldrb	r3, [r3, #0]
   1600c:	e5b9      	b.n	15b82 <_vfprintf_r+0x112>
   1600e:	9312      	str	r3, [sp, #72]	; 0x48
   16010:	2310      	movs	r3, #16
   16012:	431c      	orrs	r4, r3
   16014:	06a3      	lsls	r3, r4, #26
   16016:	d501      	bpl.n	1601c <_vfprintf_r+0x5ac>
   16018:	f000 fca7 	bl	1696a <_vfprintf_r+0xefa>
   1601c:	06e3      	lsls	r3, r4, #27
   1601e:	d500      	bpl.n	16022 <_vfprintf_r+0x5b2>
   16020:	e3ee      	b.n	16800 <_vfprintf_r+0xd90>
   16022:	0663      	lsls	r3, r4, #25
   16024:	d400      	bmi.n	16028 <_vfprintf_r+0x5b8>
   16026:	e3eb      	b.n	16800 <_vfprintf_r+0xd90>
   16028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1602a:	881a      	ldrh	r2, [r3, #0]
   1602c:	920c      	str	r2, [sp, #48]	; 0x30
   1602e:	2200      	movs	r2, #0
   16030:	3304      	adds	r3, #4
   16032:	920d      	str	r2, [sp, #52]	; 0x34
   16034:	930f      	str	r3, [sp, #60]	; 0x3c
   16036:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16038:	2300      	movs	r3, #0
   1603a:	e65f      	b.n	15cfc <_vfprintf_r+0x28c>
   1603c:	9312      	str	r3, [sp, #72]	; 0x48
   1603e:	2310      	movs	r3, #16
   16040:	431c      	orrs	r4, r3
   16042:	06a3      	lsls	r3, r4, #26
   16044:	d501      	bpl.n	1604a <_vfprintf_r+0x5da>
   16046:	f000 fcba 	bl	169be <_vfprintf_r+0xf4e>
   1604a:	06e3      	lsls	r3, r4, #27
   1604c:	d500      	bpl.n	16050 <_vfprintf_r+0x5e0>
   1604e:	e3da      	b.n	16806 <_vfprintf_r+0xd96>
   16050:	0663      	lsls	r3, r4, #25
   16052:	d400      	bmi.n	16056 <_vfprintf_r+0x5e6>
   16054:	e3d7      	b.n	16806 <_vfprintf_r+0xd96>
   16056:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16058:	881a      	ldrh	r2, [r3, #0]
   1605a:	920c      	str	r2, [sp, #48]	; 0x30
   1605c:	2200      	movs	r2, #0
   1605e:	3304      	adds	r3, #4
   16060:	920d      	str	r2, [sp, #52]	; 0x34
   16062:	930f      	str	r3, [sp, #60]	; 0x3c
   16064:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   16066:	2301      	movs	r3, #1
   16068:	e648      	b.n	15cfc <_vfprintf_r+0x28c>
   1606a:	9312      	str	r3, [sp, #72]	; 0x48
   1606c:	2900      	cmp	r1, #0
   1606e:	d001      	beq.n	16074 <_vfprintf_r+0x604>
   16070:	f001 f857 	bl	17122 <_vfprintf_r+0x16b2>
   16074:	4b8a      	ldr	r3, [pc, #552]	; (162a0 <_vfprintf_r+0x830>)
   16076:	9319      	str	r3, [sp, #100]	; 0x64
   16078:	e618      	b.n	15cac <_vfprintf_r+0x23c>
   1607a:	2301      	movs	r3, #1
   1607c:	431c      	orrs	r4, r3
   1607e:	9b07      	ldr	r3, [sp, #28]
   16080:	781b      	ldrb	r3, [r3, #0]
   16082:	e57e      	b.n	15b82 <_vfprintf_r+0x112>
   16084:	2380      	movs	r3, #128	; 0x80
   16086:	431c      	orrs	r4, r3
   16088:	9b07      	ldr	r3, [sp, #28]
   1608a:	781b      	ldrb	r3, [r3, #0]
   1608c:	e579      	b.n	15b82 <_vfprintf_r+0x112>
   1608e:	9b07      	ldr	r3, [sp, #28]
   16090:	781b      	ldrb	r3, [r3, #0]
   16092:	2800      	cmp	r0, #0
   16094:	d000      	beq.n	16098 <_vfprintf_r+0x628>
   16096:	e574      	b.n	15b82 <_vfprintf_r+0x112>
   16098:	2101      	movs	r1, #1
   1609a:	3020      	adds	r0, #32
   1609c:	e571      	b.n	15b82 <_vfprintf_r+0x112>
   1609e:	9312      	str	r3, [sp, #72]	; 0x48
   160a0:	2900      	cmp	r1, #0
   160a2:	d001      	beq.n	160a8 <_vfprintf_r+0x638>
   160a4:	f001 f839 	bl	1711a <_vfprintf_r+0x16aa>
   160a8:	2207      	movs	r2, #7
   160aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   160ac:	3307      	adds	r3, #7
   160ae:	4393      	bics	r3, r2
   160b0:	3201      	adds	r2, #1
   160b2:	4694      	mov	ip, r2
   160b4:	449c      	add	ip, r3
   160b6:	4662      	mov	r2, ip
   160b8:	920f      	str	r2, [sp, #60]	; 0x3c
   160ba:	681a      	ldr	r2, [r3, #0]
   160bc:	9216      	str	r2, [sp, #88]	; 0x58
   160be:	685b      	ldr	r3, [r3, #4]
   160c0:	2201      	movs	r2, #1
   160c2:	9315      	str	r3, [sp, #84]	; 0x54
   160c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   160c6:	9d16      	ldr	r5, [sp, #88]	; 0x58
   160c8:	005b      	lsls	r3, r3, #1
   160ca:	085b      	lsrs	r3, r3, #1
   160cc:	4698      	mov	r8, r3
   160ce:	4252      	negs	r2, r2
   160d0:	4b74      	ldr	r3, [pc, #464]	; (162a4 <_vfprintf_r+0x834>)
   160d2:	0028      	movs	r0, r5
   160d4:	4641      	mov	r1, r8
   160d6:	f004 fa81 	bl	1a5dc <__aeabi_dcmpun>
   160da:	2800      	cmp	r0, #0
   160dc:	d001      	beq.n	160e2 <_vfprintf_r+0x672>
   160de:	f000 fcb4 	bl	16a4a <_vfprintf_r+0xfda>
   160e2:	2201      	movs	r2, #1
   160e4:	4b6f      	ldr	r3, [pc, #444]	; (162a4 <_vfprintf_r+0x834>)
   160e6:	4252      	negs	r2, r2
   160e8:	0028      	movs	r0, r5
   160ea:	4641      	mov	r1, r8
   160ec:	f7fd fcfa 	bl	13ae4 <__aeabi_dcmple>
   160f0:	2800      	cmp	r0, #0
   160f2:	d001      	beq.n	160f8 <_vfprintf_r+0x688>
   160f4:	f000 fca9 	bl	16a4a <_vfprintf_r+0xfda>
   160f8:	2200      	movs	r2, #0
   160fa:	2300      	movs	r3, #0
   160fc:	9816      	ldr	r0, [sp, #88]	; 0x58
   160fe:	9915      	ldr	r1, [sp, #84]	; 0x54
   16100:	f7fd fce6 	bl	13ad0 <__aeabi_dcmplt>
   16104:	2800      	cmp	r0, #0
   16106:	d001      	beq.n	1610c <_vfprintf_r+0x69c>
   16108:	f000 fd55 	bl	16bb6 <_vfprintf_r+0x1146>
   1610c:	ab16      	add	r3, sp, #88	; 0x58
   1610e:	7fdb      	ldrb	r3, [r3, #31]
   16110:	4698      	mov	r8, r3
   16112:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16114:	2b47      	cmp	r3, #71	; 0x47
   16116:	dd01      	ble.n	1611c <_vfprintf_r+0x6ac>
   16118:	f000 fdb4 	bl	16c84 <_vfprintf_r+0x1214>
   1611c:	4b62      	ldr	r3, [pc, #392]	; (162a8 <_vfprintf_r+0x838>)
   1611e:	9311      	str	r3, [sp, #68]	; 0x44
   16120:	2380      	movs	r3, #128	; 0x80
   16122:	439c      	bics	r4, r3
   16124:	3b7d      	subs	r3, #125	; 0x7d
   16126:	9308      	str	r3, [sp, #32]
   16128:	930e      	str	r3, [sp, #56]	; 0x38
   1612a:	2300      	movs	r3, #0
   1612c:	9409      	str	r4, [sp, #36]	; 0x24
   1612e:	469a      	mov	sl, r3
   16130:	9313      	str	r3, [sp, #76]	; 0x4c
   16132:	e612      	b.n	15d5a <_vfprintf_r+0x2ea>
   16134:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16136:	1d1a      	adds	r2, r3, #4
   16138:	681b      	ldr	r3, [r3, #0]
   1613a:	930b      	str	r3, [sp, #44]	; 0x2c
   1613c:	2b00      	cmp	r3, #0
   1613e:	da00      	bge.n	16142 <_vfprintf_r+0x6d2>
   16140:	e578      	b.n	15c34 <_vfprintf_r+0x1c4>
   16142:	9b07      	ldr	r3, [sp, #28]
   16144:	920f      	str	r2, [sp, #60]	; 0x3c
   16146:	781b      	ldrb	r3, [r3, #0]
   16148:	e51b      	b.n	15b82 <_vfprintf_r+0x112>
   1614a:	9312      	str	r3, [sp, #72]	; 0x48
   1614c:	2900      	cmp	r1, #0
   1614e:	d001      	beq.n	16154 <_vfprintf_r+0x6e4>
   16150:	f000 ffcc 	bl	170ec <_vfprintf_r+0x167c>
   16154:	2310      	movs	r3, #16
   16156:	431c      	orrs	r4, r3
   16158:	e69a      	b.n	15e90 <_vfprintf_r+0x420>
   1615a:	9312      	str	r3, [sp, #72]	; 0x48
   1615c:	e771      	b.n	16042 <_vfprintf_r+0x5d2>
   1615e:	9312      	str	r3, [sp, #72]	; 0x48
   16160:	e758      	b.n	16014 <_vfprintf_r+0x5a4>
   16162:	9312      	str	r3, [sp, #72]	; 0x48
   16164:	2900      	cmp	r1, #0
   16166:	d001      	beq.n	1616c <_vfprintf_r+0x6fc>
   16168:	f000 ffd3 	bl	17112 <_vfprintf_r+0x16a2>
   1616c:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1616e:	2b00      	cmp	r3, #0
   16170:	d100      	bne.n	16174 <_vfprintf_r+0x704>
   16172:	e18d      	b.n	16490 <_vfprintf_r+0xa20>
   16174:	ad28      	add	r5, sp, #160	; 0xa0
   16176:	702b      	strb	r3, [r5, #0]
   16178:	2300      	movs	r3, #0
   1617a:	aa16      	add	r2, sp, #88	; 0x58
   1617c:	77d3      	strb	r3, [r2, #31]
   1617e:	9409      	str	r4, [sp, #36]	; 0x24
   16180:	e678      	b.n	15e74 <_vfprintf_r+0x404>
   16182:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   16184:	990a      	ldr	r1, [sp, #40]	; 0x28
   16186:	6813      	ldr	r3, [r2, #0]
   16188:	6019      	str	r1, [r3, #0]
   1618a:	0013      	movs	r3, r2
   1618c:	3304      	adds	r3, #4
   1618e:	930f      	str	r3, [sp, #60]	; 0x3c
   16190:	e4bc      	b.n	15b0c <_vfprintf_r+0x9c>
   16192:	68bc      	ldr	r4, [r7, #8]
   16194:	4643      	mov	r3, r8
   16196:	2b00      	cmp	r3, #0
   16198:	d00f      	beq.n	161ba <_vfprintf_r+0x74a>
   1619a:	aa16      	add	r2, sp, #88	; 0x58
   1619c:	231f      	movs	r3, #31
   1619e:	4694      	mov	ip, r2
   161a0:	4463      	add	r3, ip
   161a2:	6033      	str	r3, [r6, #0]
   161a4:	2301      	movs	r3, #1
   161a6:	6073      	str	r3, [r6, #4]
   161a8:	687b      	ldr	r3, [r7, #4]
   161aa:	3401      	adds	r4, #1
   161ac:	3301      	adds	r3, #1
   161ae:	60bc      	str	r4, [r7, #8]
   161b0:	607b      	str	r3, [r7, #4]
   161b2:	2b07      	cmp	r3, #7
   161b4:	dd00      	ble.n	161b8 <_vfprintf_r+0x748>
   161b6:	e203      	b.n	165c0 <_vfprintf_r+0xb50>
   161b8:	3608      	adds	r6, #8
   161ba:	464b      	mov	r3, r9
   161bc:	2b00      	cmp	r3, #0
   161be:	d00c      	beq.n	161da <_vfprintf_r+0x76a>
   161c0:	ab1e      	add	r3, sp, #120	; 0x78
   161c2:	6033      	str	r3, [r6, #0]
   161c4:	2302      	movs	r3, #2
   161c6:	6073      	str	r3, [r6, #4]
   161c8:	687b      	ldr	r3, [r7, #4]
   161ca:	3402      	adds	r4, #2
   161cc:	3301      	adds	r3, #1
   161ce:	60bc      	str	r4, [r7, #8]
   161d0:	607b      	str	r3, [r7, #4]
   161d2:	2b07      	cmp	r3, #7
   161d4:	dd00      	ble.n	161d8 <_vfprintf_r+0x768>
   161d6:	e1fd      	b.n	165d4 <_vfprintf_r+0xb64>
   161d8:	3608      	adds	r6, #8
   161da:	9b10      	ldr	r3, [sp, #64]	; 0x40
   161dc:	2b80      	cmp	r3, #128	; 0x80
   161de:	d100      	bne.n	161e2 <_vfprintf_r+0x772>
   161e0:	e173      	b.n	164ca <_vfprintf_r+0xa5a>
   161e2:	4653      	mov	r3, sl
   161e4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   161e6:	1a9d      	subs	r5, r3, r2
   161e8:	2d00      	cmp	r5, #0
   161ea:	dd32      	ble.n	16252 <_vfprintf_r+0x7e2>
   161ec:	4a2f      	ldr	r2, [pc, #188]	; (162ac <_vfprintf_r+0x83c>)
   161ee:	687b      	ldr	r3, [r7, #4]
   161f0:	4691      	mov	r9, r2
   161f2:	2d10      	cmp	r5, #16
   161f4:	dd22      	ble.n	1623c <_vfprintf_r+0x7cc>
   161f6:	2210      	movs	r2, #16
   161f8:	4692      	mov	sl, r2
   161fa:	0022      	movs	r2, r4
   161fc:	465c      	mov	r4, fp
   161fe:	e003      	b.n	16208 <_vfprintf_r+0x798>
   16200:	3d10      	subs	r5, #16
   16202:	3608      	adds	r6, #8
   16204:	2d10      	cmp	r5, #16
   16206:	dd17      	ble.n	16238 <_vfprintf_r+0x7c8>
   16208:	4649      	mov	r1, r9
   1620a:	6031      	str	r1, [r6, #0]
   1620c:	4651      	mov	r1, sl
   1620e:	3210      	adds	r2, #16
   16210:	3301      	adds	r3, #1
   16212:	6071      	str	r1, [r6, #4]
   16214:	60ba      	str	r2, [r7, #8]
   16216:	607b      	str	r3, [r7, #4]
   16218:	2b07      	cmp	r3, #7
   1621a:	ddf1      	ble.n	16200 <_vfprintf_r+0x790>
   1621c:	003a      	movs	r2, r7
   1621e:	0021      	movs	r1, r4
   16220:	9806      	ldr	r0, [sp, #24]
   16222:	f003 ff41 	bl	1a0a8 <__sprint_r>
   16226:	2800      	cmp	r0, #0
   16228:	d000      	beq.n	1622c <_vfprintf_r+0x7bc>
   1622a:	e18a      	b.n	16542 <_vfprintf_r+0xad2>
   1622c:	3d10      	subs	r5, #16
   1622e:	68ba      	ldr	r2, [r7, #8]
   16230:	687b      	ldr	r3, [r7, #4]
   16232:	ae32      	add	r6, sp, #200	; 0xc8
   16234:	2d10      	cmp	r5, #16
   16236:	dce7      	bgt.n	16208 <_vfprintf_r+0x798>
   16238:	46a3      	mov	fp, r4
   1623a:	0014      	movs	r4, r2
   1623c:	464a      	mov	r2, r9
   1623e:	1964      	adds	r4, r4, r5
   16240:	3301      	adds	r3, #1
   16242:	6032      	str	r2, [r6, #0]
   16244:	6075      	str	r5, [r6, #4]
   16246:	60bc      	str	r4, [r7, #8]
   16248:	607b      	str	r3, [r7, #4]
   1624a:	2b07      	cmp	r3, #7
   1624c:	dd00      	ble.n	16250 <_vfprintf_r+0x7e0>
   1624e:	e1ad      	b.n	165ac <_vfprintf_r+0xb3c>
   16250:	3608      	adds	r6, #8
   16252:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16254:	05db      	lsls	r3, r3, #23
   16256:	d500      	bpl.n	1625a <_vfprintf_r+0x7ea>
   16258:	e0be      	b.n	163d8 <_vfprintf_r+0x968>
   1625a:	9b11      	ldr	r3, [sp, #68]	; 0x44
   1625c:	6033      	str	r3, [r6, #0]
   1625e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16260:	469c      	mov	ip, r3
   16262:	6073      	str	r3, [r6, #4]
   16264:	687b      	ldr	r3, [r7, #4]
   16266:	4464      	add	r4, ip
   16268:	3301      	adds	r3, #1
   1626a:	60bc      	str	r4, [r7, #8]
   1626c:	607b      	str	r3, [r7, #4]
   1626e:	2b07      	cmp	r3, #7
   16270:	dd00      	ble.n	16274 <_vfprintf_r+0x804>
   16272:	e0a6      	b.n	163c2 <_vfprintf_r+0x952>
   16274:	3608      	adds	r6, #8
   16276:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16278:	075b      	lsls	r3, r3, #29
   1627a:	d54a      	bpl.n	16312 <_vfprintf_r+0x8a2>
   1627c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   1627e:	9a08      	ldr	r2, [sp, #32]
   16280:	1a9d      	subs	r5, r3, r2
   16282:	2d00      	cmp	r5, #0
   16284:	dd45      	ble.n	16312 <_vfprintf_r+0x8a2>
   16286:	4a0a      	ldr	r2, [pc, #40]	; (162b0 <_vfprintf_r+0x840>)
   16288:	687b      	ldr	r3, [r7, #4]
   1628a:	4690      	mov	r8, r2
   1628c:	2d10      	cmp	r5, #16
   1628e:	dd2f      	ble.n	162f0 <_vfprintf_r+0x880>
   16290:	2210      	movs	r2, #16
   16292:	4691      	mov	r9, r2
   16294:	0022      	movs	r2, r4
   16296:	465c      	mov	r4, fp
   16298:	e010      	b.n	162bc <_vfprintf_r+0x84c>
   1629a:	46c0      	nop			; (mov r8, r8)
   1629c:	0001be08 	.word	0x0001be08
   162a0:	0001bdf4 	.word	0x0001bdf4
   162a4:	7fefffff 	.word	0x7fefffff
   162a8:	0001bde4 	.word	0x0001bde4
   162ac:	0001bfe0 	.word	0x0001bfe0
   162b0:	0001bfd0 	.word	0x0001bfd0
   162b4:	3d10      	subs	r5, #16
   162b6:	3608      	adds	r6, #8
   162b8:	2d10      	cmp	r5, #16
   162ba:	dd17      	ble.n	162ec <_vfprintf_r+0x87c>
   162bc:	49d1      	ldr	r1, [pc, #836]	; (16604 <_vfprintf_r+0xb94>)
   162be:	3210      	adds	r2, #16
   162c0:	6031      	str	r1, [r6, #0]
   162c2:	4649      	mov	r1, r9
   162c4:	3301      	adds	r3, #1
   162c6:	6071      	str	r1, [r6, #4]
   162c8:	60ba      	str	r2, [r7, #8]
   162ca:	607b      	str	r3, [r7, #4]
   162cc:	2b07      	cmp	r3, #7
   162ce:	ddf1      	ble.n	162b4 <_vfprintf_r+0x844>
   162d0:	003a      	movs	r2, r7
   162d2:	0021      	movs	r1, r4
   162d4:	9806      	ldr	r0, [sp, #24]
   162d6:	f003 fee7 	bl	1a0a8 <__sprint_r>
   162da:	2800      	cmp	r0, #0
   162dc:	d000      	beq.n	162e0 <_vfprintf_r+0x870>
   162de:	e130      	b.n	16542 <_vfprintf_r+0xad2>
   162e0:	3d10      	subs	r5, #16
   162e2:	68ba      	ldr	r2, [r7, #8]
   162e4:	687b      	ldr	r3, [r7, #4]
   162e6:	ae32      	add	r6, sp, #200	; 0xc8
   162e8:	2d10      	cmp	r5, #16
   162ea:	dce7      	bgt.n	162bc <_vfprintf_r+0x84c>
   162ec:	46a3      	mov	fp, r4
   162ee:	0014      	movs	r4, r2
   162f0:	4642      	mov	r2, r8
   162f2:	1964      	adds	r4, r4, r5
   162f4:	3301      	adds	r3, #1
   162f6:	c624      	stmia	r6!, {r2, r5}
   162f8:	60bc      	str	r4, [r7, #8]
   162fa:	607b      	str	r3, [r7, #4]
   162fc:	2b07      	cmp	r3, #7
   162fe:	dd08      	ble.n	16312 <_vfprintf_r+0x8a2>
   16300:	003a      	movs	r2, r7
   16302:	4659      	mov	r1, fp
   16304:	9806      	ldr	r0, [sp, #24]
   16306:	f003 fecf 	bl	1a0a8 <__sprint_r>
   1630a:	2800      	cmp	r0, #0
   1630c:	d000      	beq.n	16310 <_vfprintf_r+0x8a0>
   1630e:	e13f      	b.n	16590 <_vfprintf_r+0xb20>
   16310:	68bc      	ldr	r4, [r7, #8]
   16312:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16314:	9908      	ldr	r1, [sp, #32]
   16316:	428b      	cmp	r3, r1
   16318:	da00      	bge.n	1631c <_vfprintf_r+0x8ac>
   1631a:	000b      	movs	r3, r1
   1631c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1631e:	4694      	mov	ip, r2
   16320:	449c      	add	ip, r3
   16322:	4663      	mov	r3, ip
   16324:	930a      	str	r3, [sp, #40]	; 0x28
   16326:	2c00      	cmp	r4, #0
   16328:	d000      	beq.n	1632c <_vfprintf_r+0x8bc>
   1632a:	e129      	b.n	16580 <_vfprintf_r+0xb10>
   1632c:	2300      	movs	r3, #0
   1632e:	ae32      	add	r6, sp, #200	; 0xc8
   16330:	607b      	str	r3, [r7, #4]
   16332:	f7ff fbeb 	bl	15b0c <_vfprintf_r+0x9c>
   16336:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16338:	2b01      	cmp	r3, #1
   1633a:	dc00      	bgt.n	1633e <_vfprintf_r+0x8ce>
   1633c:	e103      	b.n	16546 <_vfprintf_r+0xad6>
   1633e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16340:	3401      	adds	r4, #1
   16342:	6033      	str	r3, [r6, #0]
   16344:	2301      	movs	r3, #1
   16346:	6073      	str	r3, [r6, #4]
   16348:	687b      	ldr	r3, [r7, #4]
   1634a:	60bc      	str	r4, [r7, #8]
   1634c:	3301      	adds	r3, #1
   1634e:	607b      	str	r3, [r7, #4]
   16350:	2b07      	cmp	r3, #7
   16352:	dd00      	ble.n	16356 <_vfprintf_r+0x8e6>
   16354:	e2ef      	b.n	16936 <_vfprintf_r+0xec6>
   16356:	3608      	adds	r6, #8
   16358:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1635a:	3301      	adds	r3, #1
   1635c:	6032      	str	r2, [r6, #0]
   1635e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16360:	4698      	mov	r8, r3
   16362:	4694      	mov	ip, r2
   16364:	4464      	add	r4, ip
   16366:	6072      	str	r2, [r6, #4]
   16368:	60bc      	str	r4, [r7, #8]
   1636a:	607b      	str	r3, [r7, #4]
   1636c:	2b07      	cmp	r3, #7
   1636e:	dd00      	ble.n	16372 <_vfprintf_r+0x902>
   16370:	e318      	b.n	169a4 <_vfprintf_r+0xf34>
   16372:	3608      	adds	r6, #8
   16374:	2200      	movs	r2, #0
   16376:	2300      	movs	r3, #0
   16378:	9816      	ldr	r0, [sp, #88]	; 0x58
   1637a:	9915      	ldr	r1, [sp, #84]	; 0x54
   1637c:	f7fd fba2 	bl	13ac4 <__aeabi_dcmpeq>
   16380:	2800      	cmp	r0, #0
   16382:	d000      	beq.n	16386 <_vfprintf_r+0x916>
   16384:	e1f4      	b.n	16770 <_vfprintf_r+0xd00>
   16386:	9d11      	ldr	r5, [sp, #68]	; 0x44
   16388:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1638a:	3501      	adds	r5, #1
   1638c:	3b01      	subs	r3, #1
   1638e:	6035      	str	r5, [r6, #0]
   16390:	6073      	str	r3, [r6, #4]
   16392:	18e4      	adds	r4, r4, r3
   16394:	2301      	movs	r3, #1
   16396:	469c      	mov	ip, r3
   16398:	44e0      	add	r8, ip
   1639a:	4643      	mov	r3, r8
   1639c:	60bc      	str	r4, [r7, #8]
   1639e:	607b      	str	r3, [r7, #4]
   163a0:	2b07      	cmp	r3, #7
   163a2:	dd00      	ble.n	163a6 <_vfprintf_r+0x936>
   163a4:	e0e0      	b.n	16568 <_vfprintf_r+0xaf8>
   163a6:	3608      	adds	r6, #8
   163a8:	ab21      	add	r3, sp, #132	; 0x84
   163aa:	6033      	str	r3, [r6, #0]
   163ac:	9b1a      	ldr	r3, [sp, #104]	; 0x68
   163ae:	469c      	mov	ip, r3
   163b0:	6073      	str	r3, [r6, #4]
   163b2:	4643      	mov	r3, r8
   163b4:	4464      	add	r4, ip
   163b6:	3301      	adds	r3, #1
   163b8:	60bc      	str	r4, [r7, #8]
   163ba:	607b      	str	r3, [r7, #4]
   163bc:	2b07      	cmp	r3, #7
   163be:	dc00      	bgt.n	163c2 <_vfprintf_r+0x952>
   163c0:	e758      	b.n	16274 <_vfprintf_r+0x804>
   163c2:	003a      	movs	r2, r7
   163c4:	4659      	mov	r1, fp
   163c6:	9806      	ldr	r0, [sp, #24]
   163c8:	f003 fe6e 	bl	1a0a8 <__sprint_r>
   163cc:	2800      	cmp	r0, #0
   163ce:	d000      	beq.n	163d2 <_vfprintf_r+0x962>
   163d0:	e0de      	b.n	16590 <_vfprintf_r+0xb20>
   163d2:	68bc      	ldr	r4, [r7, #8]
   163d4:	ae32      	add	r6, sp, #200	; 0xc8
   163d6:	e74e      	b.n	16276 <_vfprintf_r+0x806>
   163d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
   163da:	2b65      	cmp	r3, #101	; 0x65
   163dc:	ddab      	ble.n	16336 <_vfprintf_r+0x8c6>
   163de:	2200      	movs	r2, #0
   163e0:	2300      	movs	r3, #0
   163e2:	9816      	ldr	r0, [sp, #88]	; 0x58
   163e4:	9915      	ldr	r1, [sp, #84]	; 0x54
   163e6:	f7fd fb6d 	bl	13ac4 <__aeabi_dcmpeq>
   163ea:	2800      	cmp	r0, #0
   163ec:	d100      	bne.n	163f0 <_vfprintf_r+0x980>
   163ee:	e134      	b.n	1665a <_vfprintf_r+0xbea>
   163f0:	4b85      	ldr	r3, [pc, #532]	; (16608 <_vfprintf_r+0xb98>)
   163f2:	3401      	adds	r4, #1
   163f4:	6033      	str	r3, [r6, #0]
   163f6:	2301      	movs	r3, #1
   163f8:	6073      	str	r3, [r6, #4]
   163fa:	687b      	ldr	r3, [r7, #4]
   163fc:	60bc      	str	r4, [r7, #8]
   163fe:	3301      	adds	r3, #1
   16400:	607b      	str	r3, [r7, #4]
   16402:	2b07      	cmp	r3, #7
   16404:	dd00      	ble.n	16408 <_vfprintf_r+0x998>
   16406:	e3dc      	b.n	16bc2 <_vfprintf_r+0x1152>
   16408:	3608      	adds	r6, #8
   1640a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   1640c:	9a14      	ldr	r2, [sp, #80]	; 0x50
   1640e:	4293      	cmp	r3, r2
   16410:	db03      	blt.n	1641a <_vfprintf_r+0x9aa>
   16412:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16414:	07db      	lsls	r3, r3, #31
   16416:	d400      	bmi.n	1641a <_vfprintf_r+0x9aa>
   16418:	e3b7      	b.n	16b8a <_vfprintf_r+0x111a>
   1641a:	9b18      	ldr	r3, [sp, #96]	; 0x60
   1641c:	68ba      	ldr	r2, [r7, #8]
   1641e:	6033      	str	r3, [r6, #0]
   16420:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16422:	469c      	mov	ip, r3
   16424:	6073      	str	r3, [r6, #4]
   16426:	687b      	ldr	r3, [r7, #4]
   16428:	4462      	add	r2, ip
   1642a:	3301      	adds	r3, #1
   1642c:	0014      	movs	r4, r2
   1642e:	60ba      	str	r2, [r7, #8]
   16430:	607b      	str	r3, [r7, #4]
   16432:	2b07      	cmp	r3, #7
   16434:	dd01      	ble.n	1643a <_vfprintf_r+0x9ca>
   16436:	f000 fc19 	bl	16c6c <_vfprintf_r+0x11fc>
   1643a:	3608      	adds	r6, #8
   1643c:	9b14      	ldr	r3, [sp, #80]	; 0x50
   1643e:	1e5d      	subs	r5, r3, #1
   16440:	2d00      	cmp	r5, #0
   16442:	dc00      	bgt.n	16446 <_vfprintf_r+0x9d6>
   16444:	e717      	b.n	16276 <_vfprintf_r+0x806>
   16446:	4a71      	ldr	r2, [pc, #452]	; (1660c <_vfprintf_r+0xb9c>)
   16448:	687b      	ldr	r3, [r7, #4]
   1644a:	4691      	mov	r9, r2
   1644c:	2d10      	cmp	r5, #16
   1644e:	dc00      	bgt.n	16452 <_vfprintf_r+0x9e2>
   16450:	e1c3      	b.n	167da <_vfprintf_r+0xd6a>
   16452:	2210      	movs	r2, #16
   16454:	4690      	mov	r8, r2
   16456:	0022      	movs	r2, r4
   16458:	464c      	mov	r4, r9
   1645a:	46d9      	mov	r9, fp
   1645c:	e004      	b.n	16468 <_vfprintf_r+0x9f8>
   1645e:	3608      	adds	r6, #8
   16460:	3d10      	subs	r5, #16
   16462:	2d10      	cmp	r5, #16
   16464:	dc00      	bgt.n	16468 <_vfprintf_r+0x9f8>
   16466:	e37c      	b.n	16b62 <_vfprintf_r+0x10f2>
   16468:	4641      	mov	r1, r8
   1646a:	3210      	adds	r2, #16
   1646c:	3301      	adds	r3, #1
   1646e:	6034      	str	r4, [r6, #0]
   16470:	6071      	str	r1, [r6, #4]
   16472:	60ba      	str	r2, [r7, #8]
   16474:	607b      	str	r3, [r7, #4]
   16476:	2b07      	cmp	r3, #7
   16478:	ddf1      	ble.n	1645e <_vfprintf_r+0x9ee>
   1647a:	003a      	movs	r2, r7
   1647c:	4649      	mov	r1, r9
   1647e:	9806      	ldr	r0, [sp, #24]
   16480:	f003 fe12 	bl	1a0a8 <__sprint_r>
   16484:	2800      	cmp	r0, #0
   16486:	d10b      	bne.n	164a0 <_vfprintf_r+0xa30>
   16488:	68ba      	ldr	r2, [r7, #8]
   1648a:	687b      	ldr	r3, [r7, #4]
   1648c:	ae32      	add	r6, sp, #200	; 0xc8
   1648e:	e7e7      	b.n	16460 <_vfprintf_r+0x9f0>
   16490:	68bb      	ldr	r3, [r7, #8]
   16492:	46d9      	mov	r9, fp
   16494:	2b00      	cmp	r3, #0
   16496:	d001      	beq.n	1649c <_vfprintf_r+0xa2c>
   16498:	f000 fd4c 	bl	16f34 <_vfprintf_r+0x14c4>
   1649c:	2300      	movs	r3, #0
   1649e:	607b      	str	r3, [r7, #4]
   164a0:	464b      	mov	r3, r9
   164a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
   164a4:	07db      	lsls	r3, r3, #31
   164a6:	d40d      	bmi.n	164c4 <_vfprintf_r+0xa54>
   164a8:	464b      	mov	r3, r9
   164aa:	899b      	ldrh	r3, [r3, #12]
   164ac:	059a      	lsls	r2, r3, #22
   164ae:	d505      	bpl.n	164bc <_vfprintf_r+0xa4c>
   164b0:	065b      	lsls	r3, r3, #25
   164b2:	d401      	bmi.n	164b8 <_vfprintf_r+0xa48>
   164b4:	f7ff fb8d 	bl	15bd2 <_vfprintf_r+0x162>
   164b8:	f7ff fb88 	bl	15bcc <_vfprintf_r+0x15c>
   164bc:	464b      	mov	r3, r9
   164be:	6d98      	ldr	r0, [r3, #88]	; 0x58
   164c0:	f002 fbcc 	bl	18c5c <__retarget_lock_release_recursive>
   164c4:	464b      	mov	r3, r9
   164c6:	899b      	ldrh	r3, [r3, #12]
   164c8:	e7f2      	b.n	164b0 <_vfprintf_r+0xa40>
   164ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   164cc:	9a08      	ldr	r2, [sp, #32]
   164ce:	1a9d      	subs	r5, r3, r2
   164d0:	2d00      	cmp	r5, #0
   164d2:	dc00      	bgt.n	164d6 <_vfprintf_r+0xa66>
   164d4:	e685      	b.n	161e2 <_vfprintf_r+0x772>
   164d6:	4a4d      	ldr	r2, [pc, #308]	; (1660c <_vfprintf_r+0xb9c>)
   164d8:	687b      	ldr	r3, [r7, #4]
   164da:	4691      	mov	r9, r2
   164dc:	2d10      	cmp	r5, #16
   164de:	dd24      	ble.n	1652a <_vfprintf_r+0xaba>
   164e0:	2210      	movs	r2, #16
   164e2:	0021      	movs	r1, r4
   164e4:	4690      	mov	r8, r2
   164e6:	465c      	mov	r4, fp
   164e8:	0032      	movs	r2, r6
   164ea:	464e      	mov	r6, r9
   164ec:	e003      	b.n	164f6 <_vfprintf_r+0xa86>
   164ee:	3d10      	subs	r5, #16
   164f0:	3208      	adds	r2, #8
   164f2:	2d10      	cmp	r5, #16
   164f4:	dd15      	ble.n	16522 <_vfprintf_r+0xab2>
   164f6:	4640      	mov	r0, r8
   164f8:	3110      	adds	r1, #16
   164fa:	3301      	adds	r3, #1
   164fc:	6016      	str	r6, [r2, #0]
   164fe:	6050      	str	r0, [r2, #4]
   16500:	60b9      	str	r1, [r7, #8]
   16502:	607b      	str	r3, [r7, #4]
   16504:	2b07      	cmp	r3, #7
   16506:	ddf2      	ble.n	164ee <_vfprintf_r+0xa7e>
   16508:	003a      	movs	r2, r7
   1650a:	0021      	movs	r1, r4
   1650c:	9806      	ldr	r0, [sp, #24]
   1650e:	f003 fdcb 	bl	1a0a8 <__sprint_r>
   16512:	2800      	cmp	r0, #0
   16514:	d115      	bne.n	16542 <_vfprintf_r+0xad2>
   16516:	3d10      	subs	r5, #16
   16518:	68b9      	ldr	r1, [r7, #8]
   1651a:	687b      	ldr	r3, [r7, #4]
   1651c:	aa32      	add	r2, sp, #200	; 0xc8
   1651e:	2d10      	cmp	r5, #16
   16520:	dce9      	bgt.n	164f6 <_vfprintf_r+0xa86>
   16522:	46a3      	mov	fp, r4
   16524:	46b1      	mov	r9, r6
   16526:	000c      	movs	r4, r1
   16528:	0016      	movs	r6, r2
   1652a:	464a      	mov	r2, r9
   1652c:	1964      	adds	r4, r4, r5
   1652e:	3301      	adds	r3, #1
   16530:	6032      	str	r2, [r6, #0]
   16532:	6075      	str	r5, [r6, #4]
   16534:	60bc      	str	r4, [r7, #8]
   16536:	607b      	str	r3, [r7, #4]
   16538:	2b07      	cmp	r3, #7
   1653a:	dd00      	ble.n	1653e <_vfprintf_r+0xace>
   1653c:	e263      	b.n	16a06 <_vfprintf_r+0xf96>
   1653e:	3608      	adds	r6, #8
   16540:	e64f      	b.n	161e2 <_vfprintf_r+0x772>
   16542:	46a1      	mov	r9, r4
   16544:	e7ac      	b.n	164a0 <_vfprintf_r+0xa30>
   16546:	2301      	movs	r3, #1
   16548:	9a09      	ldr	r2, [sp, #36]	; 0x24
   1654a:	4213      	tst	r3, r2
   1654c:	d000      	beq.n	16550 <_vfprintf_r+0xae0>
   1654e:	e6f6      	b.n	1633e <_vfprintf_r+0x8ce>
   16550:	6073      	str	r3, [r6, #4]
   16552:	687b      	ldr	r3, [r7, #4]
   16554:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16556:	3301      	adds	r3, #1
   16558:	3401      	adds	r4, #1
   1655a:	6032      	str	r2, [r6, #0]
   1655c:	60bc      	str	r4, [r7, #8]
   1655e:	4698      	mov	r8, r3
   16560:	607b      	str	r3, [r7, #4]
   16562:	2b07      	cmp	r3, #7
   16564:	dc00      	bgt.n	16568 <_vfprintf_r+0xaf8>
   16566:	e71e      	b.n	163a6 <_vfprintf_r+0x936>
   16568:	003a      	movs	r2, r7
   1656a:	4659      	mov	r1, fp
   1656c:	9806      	ldr	r0, [sp, #24]
   1656e:	f003 fd9b 	bl	1a0a8 <__sprint_r>
   16572:	2800      	cmp	r0, #0
   16574:	d10c      	bne.n	16590 <_vfprintf_r+0xb20>
   16576:	687b      	ldr	r3, [r7, #4]
   16578:	68bc      	ldr	r4, [r7, #8]
   1657a:	4698      	mov	r8, r3
   1657c:	ae32      	add	r6, sp, #200	; 0xc8
   1657e:	e713      	b.n	163a8 <_vfprintf_r+0x938>
   16580:	003a      	movs	r2, r7
   16582:	4659      	mov	r1, fp
   16584:	9806      	ldr	r0, [sp, #24]
   16586:	f003 fd8f 	bl	1a0a8 <__sprint_r>
   1658a:	2800      	cmp	r0, #0
   1658c:	d100      	bne.n	16590 <_vfprintf_r+0xb20>
   1658e:	e6cd      	b.n	1632c <_vfprintf_r+0x8bc>
   16590:	46d9      	mov	r9, fp
   16592:	e785      	b.n	164a0 <_vfprintf_r+0xa30>
   16594:	9c09      	ldr	r4, [sp, #36]	; 0x24
   16596:	2b01      	cmp	r3, #1
   16598:	d100      	bne.n	1659c <_vfprintf_r+0xb2c>
   1659a:	e148      	b.n	1682e <_vfprintf_r+0xdbe>
   1659c:	2b02      	cmp	r3, #2
   1659e:	d123      	bne.n	165e8 <_vfprintf_r+0xb78>
   165a0:	9409      	str	r4, [sp, #36]	; 0x24
   165a2:	2300      	movs	r3, #0
   165a4:	2400      	movs	r4, #0
   165a6:	930c      	str	r3, [sp, #48]	; 0x30
   165a8:	940d      	str	r4, [sp, #52]	; 0x34
   165aa:	e4a1      	b.n	15ef0 <_vfprintf_r+0x480>
   165ac:	003a      	movs	r2, r7
   165ae:	4659      	mov	r1, fp
   165b0:	9806      	ldr	r0, [sp, #24]
   165b2:	f003 fd79 	bl	1a0a8 <__sprint_r>
   165b6:	2800      	cmp	r0, #0
   165b8:	d1ea      	bne.n	16590 <_vfprintf_r+0xb20>
   165ba:	68bc      	ldr	r4, [r7, #8]
   165bc:	ae32      	add	r6, sp, #200	; 0xc8
   165be:	e648      	b.n	16252 <_vfprintf_r+0x7e2>
   165c0:	003a      	movs	r2, r7
   165c2:	4659      	mov	r1, fp
   165c4:	9806      	ldr	r0, [sp, #24]
   165c6:	f003 fd6f 	bl	1a0a8 <__sprint_r>
   165ca:	2800      	cmp	r0, #0
   165cc:	d1e0      	bne.n	16590 <_vfprintf_r+0xb20>
   165ce:	68bc      	ldr	r4, [r7, #8]
   165d0:	ae32      	add	r6, sp, #200	; 0xc8
   165d2:	e5f2      	b.n	161ba <_vfprintf_r+0x74a>
   165d4:	003a      	movs	r2, r7
   165d6:	4659      	mov	r1, fp
   165d8:	9806      	ldr	r0, [sp, #24]
   165da:	f003 fd65 	bl	1a0a8 <__sprint_r>
   165de:	2800      	cmp	r0, #0
   165e0:	d1d6      	bne.n	16590 <_vfprintf_r+0xb20>
   165e2:	68bc      	ldr	r4, [r7, #8]
   165e4:	ae32      	add	r6, sp, #200	; 0xc8
   165e6:	e5f8      	b.n	161da <_vfprintf_r+0x76a>
   165e8:	9409      	str	r4, [sp, #36]	; 0x24
   165ea:	2300      	movs	r3, #0
   165ec:	2400      	movs	r4, #0
   165ee:	930c      	str	r3, [sp, #48]	; 0x30
   165f0:	940d      	str	r4, [sp, #52]	; 0x34
   165f2:	980c      	ldr	r0, [sp, #48]	; 0x30
   165f4:	990d      	ldr	r1, [sp, #52]	; 0x34
   165f6:	4653      	mov	r3, sl
   165f8:	aa32      	add	r2, sp, #200	; 0xc8
   165fa:	4691      	mov	r9, r2
   165fc:	9308      	str	r3, [sp, #32]
   165fe:	46b2      	mov	sl, r6
   16600:	e007      	b.n	16612 <_vfprintf_r+0xba2>
   16602:	46c0      	nop			; (mov r8, r8)
   16604:	0001bfd0 	.word	0x0001bfd0
   16608:	0001b8f8 	.word	0x0001b8f8
   1660c:	0001bfe0 	.word	0x0001bfe0
   16610:	46a1      	mov	r9, r4
   16612:	074a      	lsls	r2, r1, #29
   16614:	4694      	mov	ip, r2
   16616:	464b      	mov	r3, r9
   16618:	4665      	mov	r5, ip
   1661a:	1e5c      	subs	r4, r3, #1
   1661c:	08c6      	lsrs	r6, r0, #3
   1661e:	2307      	movs	r3, #7
   16620:	08ca      	lsrs	r2, r1, #3
   16622:	4335      	orrs	r5, r6
   16624:	0011      	movs	r1, r2
   16626:	002a      	movs	r2, r5
   16628:	4003      	ands	r3, r0
   1662a:	3330      	adds	r3, #48	; 0x30
   1662c:	7023      	strb	r3, [r4, #0]
   1662e:	0028      	movs	r0, r5
   16630:	430a      	orrs	r2, r1
   16632:	d1ed      	bne.n	16610 <_vfprintf_r+0xba0>
   16634:	900c      	str	r0, [sp, #48]	; 0x30
   16636:	910d      	str	r1, [sp, #52]	; 0x34
   16638:	9908      	ldr	r1, [sp, #32]
   1663a:	4656      	mov	r6, sl
   1663c:	468a      	mov	sl, r1
   1663e:	9909      	ldr	r1, [sp, #36]	; 0x24
   16640:	464a      	mov	r2, r9
   16642:	9411      	str	r4, [sp, #68]	; 0x44
   16644:	07c9      	lsls	r1, r1, #31
   16646:	d500      	bpl.n	1664a <_vfprintf_r+0xbda>
   16648:	e0e0      	b.n	1680c <_vfprintf_r+0xd9c>
   1664a:	ab32      	add	r3, sp, #200	; 0xc8
   1664c:	1b1b      	subs	r3, r3, r4
   1664e:	930e      	str	r3, [sp, #56]	; 0x38
   16650:	f7ff fb7b 	bl	15d4a <_vfprintf_r+0x2da>
   16654:	9c07      	ldr	r4, [sp, #28]
   16656:	f7ff fa7d 	bl	15b54 <_vfprintf_r+0xe4>
   1665a:	981f      	ldr	r0, [sp, #124]	; 0x7c
   1665c:	2800      	cmp	r0, #0
   1665e:	dc00      	bgt.n	16662 <_vfprintf_r+0xbf2>
   16660:	e2b9      	b.n	16bd6 <_vfprintf_r+0x1166>
   16662:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16664:	9914      	ldr	r1, [sp, #80]	; 0x50
   16666:	0013      	movs	r3, r2
   16668:	4690      	mov	r8, r2
   1666a:	428b      	cmp	r3, r1
   1666c:	dd00      	ble.n	16670 <_vfprintf_r+0xc00>
   1666e:	4688      	mov	r8, r1
   16670:	4643      	mov	r3, r8
   16672:	2b00      	cmp	r3, #0
   16674:	dd0c      	ble.n	16690 <_vfprintf_r+0xc20>
   16676:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16678:	4444      	add	r4, r8
   1667a:	6033      	str	r3, [r6, #0]
   1667c:	4643      	mov	r3, r8
   1667e:	6073      	str	r3, [r6, #4]
   16680:	687b      	ldr	r3, [r7, #4]
   16682:	60bc      	str	r4, [r7, #8]
   16684:	3301      	adds	r3, #1
   16686:	607b      	str	r3, [r7, #4]
   16688:	2b07      	cmp	r3, #7
   1668a:	dd00      	ble.n	1668e <_vfprintf_r+0xc1e>
   1668c:	e389      	b.n	16da2 <_vfprintf_r+0x1332>
   1668e:	3608      	adds	r6, #8
   16690:	4643      	mov	r3, r8
   16692:	43db      	mvns	r3, r3
   16694:	4642      	mov	r2, r8
   16696:	17db      	asrs	r3, r3, #31
   16698:	4013      	ands	r3, r2
   1669a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1669c:	1ad3      	subs	r3, r2, r3
   1669e:	4698      	mov	r8, r3
   166a0:	2b00      	cmp	r3, #0
   166a2:	dc00      	bgt.n	166a6 <_vfprintf_r+0xc36>
   166a4:	e0eb      	b.n	1687e <_vfprintf_r+0xe0e>
   166a6:	2b10      	cmp	r3, #16
   166a8:	dc01      	bgt.n	166ae <_vfprintf_r+0xc3e>
   166aa:	f000 fcd9 	bl	17060 <_vfprintf_r+0x15f0>
   166ae:	4adc      	ldr	r2, [pc, #880]	; (16a20 <_vfprintf_r+0xfb0>)
   166b0:	687b      	ldr	r3, [r7, #4]
   166b2:	4691      	mov	r9, r2
   166b4:	2210      	movs	r2, #16
   166b6:	464d      	mov	r5, r9
   166b8:	4692      	mov	sl, r2
   166ba:	0022      	movs	r2, r4
   166bc:	4644      	mov	r4, r8
   166be:	46d8      	mov	r8, fp
   166c0:	e004      	b.n	166cc <_vfprintf_r+0xc5c>
   166c2:	3608      	adds	r6, #8
   166c4:	3c10      	subs	r4, #16
   166c6:	2c10      	cmp	r4, #16
   166c8:	dc00      	bgt.n	166cc <_vfprintf_r+0xc5c>
   166ca:	e0bf      	b.n	1684c <_vfprintf_r+0xddc>
   166cc:	4651      	mov	r1, sl
   166ce:	3210      	adds	r2, #16
   166d0:	3301      	adds	r3, #1
   166d2:	6035      	str	r5, [r6, #0]
   166d4:	6071      	str	r1, [r6, #4]
   166d6:	60ba      	str	r2, [r7, #8]
   166d8:	607b      	str	r3, [r7, #4]
   166da:	2b07      	cmp	r3, #7
   166dc:	ddf1      	ble.n	166c2 <_vfprintf_r+0xc52>
   166de:	003a      	movs	r2, r7
   166e0:	4641      	mov	r1, r8
   166e2:	9806      	ldr	r0, [sp, #24]
   166e4:	f003 fce0 	bl	1a0a8 <__sprint_r>
   166e8:	2800      	cmp	r0, #0
   166ea:	d000      	beq.n	166ee <_vfprintf_r+0xc7e>
   166ec:	e3b6      	b.n	16e5c <_vfprintf_r+0x13ec>
   166ee:	68ba      	ldr	r2, [r7, #8]
   166f0:	687b      	ldr	r3, [r7, #4]
   166f2:	ae32      	add	r6, sp, #200	; 0xc8
   166f4:	e7e6      	b.n	166c4 <_vfprintf_r+0xc54>
   166f6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   166f8:	2b00      	cmp	r3, #0
   166fa:	d100      	bne.n	166fe <_vfprintf_r+0xc8e>
   166fc:	e092      	b.n	16824 <_vfprintf_r+0xdb4>
   166fe:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   16700:	9d0d      	ldr	r5, [sp, #52]	; 0x34
   16702:	ab32      	add	r3, sp, #200	; 0xc8
   16704:	46b1      	mov	r9, r6
   16706:	001e      	movs	r6, r3
   16708:	0020      	movs	r0, r4
   1670a:	0029      	movs	r1, r5
   1670c:	220a      	movs	r2, #10
   1670e:	2300      	movs	r3, #0
   16710:	f7fa fc28 	bl	10f64 <__aeabi_uldivmod>
   16714:	3e01      	subs	r6, #1
   16716:	3230      	adds	r2, #48	; 0x30
   16718:	7032      	strb	r2, [r6, #0]
   1671a:	2300      	movs	r3, #0
   1671c:	0020      	movs	r0, r4
   1671e:	0029      	movs	r1, r5
   16720:	220a      	movs	r2, #10
   16722:	f7fa fc1f 	bl	10f64 <__aeabi_uldivmod>
   16726:	0003      	movs	r3, r0
   16728:	0004      	movs	r4, r0
   1672a:	000d      	movs	r5, r1
   1672c:	430b      	orrs	r3, r1
   1672e:	d1eb      	bne.n	16708 <_vfprintf_r+0xc98>
   16730:	0032      	movs	r2, r6
   16732:	ab32      	add	r3, sp, #200	; 0xc8
   16734:	1a9b      	subs	r3, r3, r2
   16736:	9611      	str	r6, [sp, #68]	; 0x44
   16738:	940c      	str	r4, [sp, #48]	; 0x30
   1673a:	950d      	str	r5, [sp, #52]	; 0x34
   1673c:	464e      	mov	r6, r9
   1673e:	930e      	str	r3, [sp, #56]	; 0x38
   16740:	f7ff fb03 	bl	15d4a <_vfprintf_r+0x2da>
   16744:	2300      	movs	r3, #0
   16746:	930e      	str	r3, [sp, #56]	; 0x38
   16748:	ab32      	add	r3, sp, #200	; 0xc8
   1674a:	9311      	str	r3, [sp, #68]	; 0x44
   1674c:	f7ff fafd 	bl	15d4a <_vfprintf_r+0x2da>
   16750:	003a      	movs	r2, r7
   16752:	4659      	mov	r1, fp
   16754:	9806      	ldr	r0, [sp, #24]
   16756:	f003 fca7 	bl	1a0a8 <__sprint_r>
   1675a:	2800      	cmp	r0, #0
   1675c:	d000      	beq.n	16760 <_vfprintf_r+0xcf0>
   1675e:	e717      	b.n	16590 <_vfprintf_r+0xb20>
   16760:	ab16      	add	r3, sp, #88	; 0x58
   16762:	7fdb      	ldrb	r3, [r3, #31]
   16764:	68bc      	ldr	r4, [r7, #8]
   16766:	4698      	mov	r8, r3
   16768:	ae32      	add	r6, sp, #200	; 0xc8
   1676a:	e513      	b.n	16194 <_vfprintf_r+0x724>
   1676c:	46b1      	mov	r9, r6
   1676e:	e697      	b.n	164a0 <_vfprintf_r+0xa30>
   16770:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16772:	1e5d      	subs	r5, r3, #1
   16774:	2d00      	cmp	r5, #0
   16776:	dc00      	bgt.n	1677a <_vfprintf_r+0xd0a>
   16778:	e616      	b.n	163a8 <_vfprintf_r+0x938>
   1677a:	4ba9      	ldr	r3, [pc, #676]	; (16a20 <_vfprintf_r+0xfb0>)
   1677c:	4699      	mov	r9, r3
   1677e:	2d10      	cmp	r5, #16
   16780:	dc00      	bgt.n	16784 <_vfprintf_r+0xd14>
   16782:	e10a      	b.n	1699a <_vfprintf_r+0xf2a>
   16784:	2310      	movs	r3, #16
   16786:	0022      	movs	r2, r4
   16788:	469a      	mov	sl, r3
   1678a:	465c      	mov	r4, fp
   1678c:	4643      	mov	r3, r8
   1678e:	e004      	b.n	1679a <_vfprintf_r+0xd2a>
   16790:	3608      	adds	r6, #8
   16792:	3d10      	subs	r5, #16
   16794:	2d10      	cmp	r5, #16
   16796:	dc00      	bgt.n	1679a <_vfprintf_r+0xd2a>
   16798:	e0fc      	b.n	16994 <_vfprintf_r+0xf24>
   1679a:	4649      	mov	r1, r9
   1679c:	6031      	str	r1, [r6, #0]
   1679e:	4651      	mov	r1, sl
   167a0:	3210      	adds	r2, #16
   167a2:	3301      	adds	r3, #1
   167a4:	6071      	str	r1, [r6, #4]
   167a6:	60ba      	str	r2, [r7, #8]
   167a8:	607b      	str	r3, [r7, #4]
   167aa:	2b07      	cmp	r3, #7
   167ac:	ddf0      	ble.n	16790 <_vfprintf_r+0xd20>
   167ae:	003a      	movs	r2, r7
   167b0:	0021      	movs	r1, r4
   167b2:	9806      	ldr	r0, [sp, #24]
   167b4:	f003 fc78 	bl	1a0a8 <__sprint_r>
   167b8:	2800      	cmp	r0, #0
   167ba:	d000      	beq.n	167be <_vfprintf_r+0xd4e>
   167bc:	e6c1      	b.n	16542 <_vfprintf_r+0xad2>
   167be:	68ba      	ldr	r2, [r7, #8]
   167c0:	687b      	ldr	r3, [r7, #4]
   167c2:	ae32      	add	r6, sp, #200	; 0xc8
   167c4:	e7e5      	b.n	16792 <_vfprintf_r+0xd22>
   167c6:	990c      	ldr	r1, [sp, #48]	; 0x30
   167c8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   167ca:	0008      	movs	r0, r1
   167cc:	4310      	orrs	r0, r2
   167ce:	2302      	movs	r3, #2
   167d0:	0002      	movs	r2, r0
   167d2:	f7ff fa93 	bl	15cfc <_vfprintf_r+0x28c>
   167d6:	46a3      	mov	fp, r4
   167d8:	0014      	movs	r4, r2
   167da:	464a      	mov	r2, r9
   167dc:	1964      	adds	r4, r4, r5
   167de:	3301      	adds	r3, #1
   167e0:	6032      	str	r2, [r6, #0]
   167e2:	6075      	str	r5, [r6, #4]
   167e4:	60bc      	str	r4, [r7, #8]
   167e6:	607b      	str	r3, [r7, #4]
   167e8:	2b07      	cmp	r3, #7
   167ea:	dc00      	bgt.n	167ee <_vfprintf_r+0xd7e>
   167ec:	e542      	b.n	16274 <_vfprintf_r+0x804>
   167ee:	e5e8      	b.n	163c2 <_vfprintf_r+0x952>
   167f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   167f2:	681a      	ldr	r2, [r3, #0]
   167f4:	f7ff fa68 	bl	15cc8 <_vfprintf_r+0x258>
   167f8:	6813      	ldr	r3, [r2, #0]
   167fa:	9308      	str	r3, [sp, #32]
   167fc:	f7ff fb57 	bl	15eae <_vfprintf_r+0x43e>
   16800:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16802:	681a      	ldr	r2, [r3, #0]
   16804:	e412      	b.n	1602c <_vfprintf_r+0x5bc>
   16806:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   16808:	681a      	ldr	r2, [r3, #0]
   1680a:	e426      	b.n	1605a <_vfprintf_r+0x5ea>
   1680c:	2b30      	cmp	r3, #48	; 0x30
   1680e:	d100      	bne.n	16812 <_vfprintf_r+0xda2>
   16810:	e23c      	b.n	16c8c <_vfprintf_r+0x121c>
   16812:	2330      	movs	r3, #48	; 0x30
   16814:	3a02      	subs	r2, #2
   16816:	7013      	strb	r3, [r2, #0]
   16818:	ab32      	add	r3, sp, #200	; 0xc8
   1681a:	1a9b      	subs	r3, r3, r2
   1681c:	930e      	str	r3, [sp, #56]	; 0x38
   1681e:	9211      	str	r2, [sp, #68]	; 0x44
   16820:	f7ff fa93 	bl	15d4a <_vfprintf_r+0x2da>
   16824:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16826:	2b09      	cmp	r3, #9
   16828:	d900      	bls.n	1682c <_vfprintf_r+0xdbc>
   1682a:	e768      	b.n	166fe <_vfprintf_r+0xc8e>
   1682c:	9c09      	ldr	r4, [sp, #36]	; 0x24
   1682e:	2227      	movs	r2, #39	; 0x27
   16830:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   16832:	a928      	add	r1, sp, #160	; 0xa0
   16834:	3330      	adds	r3, #48	; 0x30
   16836:	548b      	strb	r3, [r1, r2]
   16838:	2301      	movs	r3, #1
   1683a:	aa16      	add	r2, sp, #88	; 0x58
   1683c:	4694      	mov	ip, r2
   1683e:	930e      	str	r3, [sp, #56]	; 0x38
   16840:	336e      	adds	r3, #110	; 0x6e
   16842:	4463      	add	r3, ip
   16844:	9409      	str	r4, [sp, #36]	; 0x24
   16846:	9311      	str	r3, [sp, #68]	; 0x44
   16848:	f7ff fa7f 	bl	15d4a <_vfprintf_r+0x2da>
   1684c:	46c3      	mov	fp, r8
   1684e:	46a9      	mov	r9, r5
   16850:	46a0      	mov	r8, r4
   16852:	0014      	movs	r4, r2
   16854:	464a      	mov	r2, r9
   16856:	6032      	str	r2, [r6, #0]
   16858:	4642      	mov	r2, r8
   1685a:	4444      	add	r4, r8
   1685c:	3301      	adds	r3, #1
   1685e:	6072      	str	r2, [r6, #4]
   16860:	60bc      	str	r4, [r7, #8]
   16862:	607b      	str	r3, [r7, #4]
   16864:	2b07      	cmp	r3, #7
   16866:	dc00      	bgt.n	1686a <_vfprintf_r+0xdfa>
   16868:	e18d      	b.n	16b86 <_vfprintf_r+0x1116>
   1686a:	003a      	movs	r2, r7
   1686c:	4659      	mov	r1, fp
   1686e:	9806      	ldr	r0, [sp, #24]
   16870:	f003 fc1a 	bl	1a0a8 <__sprint_r>
   16874:	2800      	cmp	r0, #0
   16876:	d000      	beq.n	1687a <_vfprintf_r+0xe0a>
   16878:	e68a      	b.n	16590 <_vfprintf_r+0xb20>
   1687a:	68bc      	ldr	r4, [r7, #8]
   1687c:	ae32      	add	r6, sp, #200	; 0xc8
   1687e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16880:	9a14      	ldr	r2, [sp, #80]	; 0x50
   16882:	4293      	cmp	r3, r2
   16884:	db00      	blt.n	16888 <_vfprintf_r+0xe18>
   16886:	e179      	b.n	16b7c <_vfprintf_r+0x110c>
   16888:	9a18      	ldr	r2, [sp, #96]	; 0x60
   1688a:	6032      	str	r2, [r6, #0]
   1688c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1688e:	4694      	mov	ip, r2
   16890:	6072      	str	r2, [r6, #4]
   16892:	687a      	ldr	r2, [r7, #4]
   16894:	4464      	add	r4, ip
   16896:	3201      	adds	r2, #1
   16898:	60bc      	str	r4, [r7, #8]
   1689a:	607a      	str	r2, [r7, #4]
   1689c:	2a07      	cmp	r2, #7
   1689e:	dd00      	ble.n	168a2 <_vfprintf_r+0xe32>
   168a0:	e176      	b.n	16b90 <_vfprintf_r+0x1120>
   168a2:	3608      	adds	r6, #8
   168a4:	9a14      	ldr	r2, [sp, #80]	; 0x50
   168a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
   168a8:	1ad3      	subs	r3, r2, r3
   168aa:	1a52      	subs	r2, r2, r1
   168ac:	4690      	mov	r8, r2
   168ae:	429a      	cmp	r2, r3
   168b0:	dd00      	ble.n	168b4 <_vfprintf_r+0xe44>
   168b2:	4698      	mov	r8, r3
   168b4:	4642      	mov	r2, r8
   168b6:	2a00      	cmp	r2, #0
   168b8:	dd0f      	ble.n	168da <_vfprintf_r+0xe6a>
   168ba:	9913      	ldr	r1, [sp, #76]	; 0x4c
   168bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   168be:	468c      	mov	ip, r1
   168c0:	4462      	add	r2, ip
   168c2:	6032      	str	r2, [r6, #0]
   168c4:	4642      	mov	r2, r8
   168c6:	6072      	str	r2, [r6, #4]
   168c8:	687a      	ldr	r2, [r7, #4]
   168ca:	4444      	add	r4, r8
   168cc:	3201      	adds	r2, #1
   168ce:	60bc      	str	r4, [r7, #8]
   168d0:	607a      	str	r2, [r7, #4]
   168d2:	2a07      	cmp	r2, #7
   168d4:	dd00      	ble.n	168d8 <_vfprintf_r+0xe68>
   168d6:	e289      	b.n	16dec <_vfprintf_r+0x137c>
   168d8:	3608      	adds	r6, #8
   168da:	4642      	mov	r2, r8
   168dc:	43d5      	mvns	r5, r2
   168de:	17ed      	asrs	r5, r5, #31
   168e0:	4015      	ands	r5, r2
   168e2:	1b5d      	subs	r5, r3, r5
   168e4:	2d00      	cmp	r5, #0
   168e6:	dc00      	bgt.n	168ea <_vfprintf_r+0xe7a>
   168e8:	e4c5      	b.n	16276 <_vfprintf_r+0x806>
   168ea:	4a4d      	ldr	r2, [pc, #308]	; (16a20 <_vfprintf_r+0xfb0>)
   168ec:	687b      	ldr	r3, [r7, #4]
   168ee:	4691      	mov	r9, r2
   168f0:	2d10      	cmp	r5, #16
   168f2:	dc00      	bgt.n	168f6 <_vfprintf_r+0xe86>
   168f4:	e771      	b.n	167da <_vfprintf_r+0xd6a>
   168f6:	2210      	movs	r2, #16
   168f8:	4690      	mov	r8, r2
   168fa:	0022      	movs	r2, r4
   168fc:	465c      	mov	r4, fp
   168fe:	e004      	b.n	1690a <_vfprintf_r+0xe9a>
   16900:	3608      	adds	r6, #8
   16902:	3d10      	subs	r5, #16
   16904:	2d10      	cmp	r5, #16
   16906:	dc00      	bgt.n	1690a <_vfprintf_r+0xe9a>
   16908:	e765      	b.n	167d6 <_vfprintf_r+0xd66>
   1690a:	4649      	mov	r1, r9
   1690c:	6031      	str	r1, [r6, #0]
   1690e:	4641      	mov	r1, r8
   16910:	3210      	adds	r2, #16
   16912:	3301      	adds	r3, #1
   16914:	6071      	str	r1, [r6, #4]
   16916:	60ba      	str	r2, [r7, #8]
   16918:	607b      	str	r3, [r7, #4]
   1691a:	2b07      	cmp	r3, #7
   1691c:	ddf0      	ble.n	16900 <_vfprintf_r+0xe90>
   1691e:	003a      	movs	r2, r7
   16920:	0021      	movs	r1, r4
   16922:	9806      	ldr	r0, [sp, #24]
   16924:	f003 fbc0 	bl	1a0a8 <__sprint_r>
   16928:	2800      	cmp	r0, #0
   1692a:	d000      	beq.n	1692e <_vfprintf_r+0xebe>
   1692c:	e609      	b.n	16542 <_vfprintf_r+0xad2>
   1692e:	68ba      	ldr	r2, [r7, #8]
   16930:	687b      	ldr	r3, [r7, #4]
   16932:	ae32      	add	r6, sp, #200	; 0xc8
   16934:	e7e5      	b.n	16902 <_vfprintf_r+0xe92>
   16936:	003a      	movs	r2, r7
   16938:	4659      	mov	r1, fp
   1693a:	9806      	ldr	r0, [sp, #24]
   1693c:	f003 fbb4 	bl	1a0a8 <__sprint_r>
   16940:	2800      	cmp	r0, #0
   16942:	d000      	beq.n	16946 <_vfprintf_r+0xed6>
   16944:	e624      	b.n	16590 <_vfprintf_r+0xb20>
   16946:	68bc      	ldr	r4, [r7, #8]
   16948:	687b      	ldr	r3, [r7, #4]
   1694a:	ae32      	add	r6, sp, #200	; 0xc8
   1694c:	e504      	b.n	16358 <_vfprintf_r+0x8e8>
   1694e:	2307      	movs	r3, #7
   16950:	3207      	adds	r2, #7
   16952:	439a      	bics	r2, r3
   16954:	3301      	adds	r3, #1
   16956:	469c      	mov	ip, r3
   16958:	4494      	add	ip, r2
   1695a:	4663      	mov	r3, ip
   1695c:	930f      	str	r3, [sp, #60]	; 0x3c
   1695e:	6853      	ldr	r3, [r2, #4]
   16960:	6812      	ldr	r2, [r2, #0]
   16962:	930d      	str	r3, [sp, #52]	; 0x34
   16964:	920c      	str	r2, [sp, #48]	; 0x30
   16966:	f7ff faa7 	bl	15eb8 <_vfprintf_r+0x448>
   1696a:	2207      	movs	r2, #7
   1696c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   1696e:	3307      	adds	r3, #7
   16970:	4393      	bics	r3, r2
   16972:	3201      	adds	r2, #1
   16974:	4694      	mov	ip, r2
   16976:	449c      	add	ip, r3
   16978:	4662      	mov	r2, ip
   1697a:	920f      	str	r2, [sp, #60]	; 0x3c
   1697c:	681a      	ldr	r2, [r3, #0]
   1697e:	685b      	ldr	r3, [r3, #4]
   16980:	0011      	movs	r1, r2
   16982:	001a      	movs	r2, r3
   16984:	0008      	movs	r0, r1
   16986:	4310      	orrs	r0, r2
   16988:	910c      	str	r1, [sp, #48]	; 0x30
   1698a:	920d      	str	r2, [sp, #52]	; 0x34
   1698c:	2300      	movs	r3, #0
   1698e:	0002      	movs	r2, r0
   16990:	f7ff f9b4 	bl	15cfc <_vfprintf_r+0x28c>
   16994:	46a3      	mov	fp, r4
   16996:	4698      	mov	r8, r3
   16998:	0014      	movs	r4, r2
   1699a:	464b      	mov	r3, r9
   1699c:	6075      	str	r5, [r6, #4]
   1699e:	6033      	str	r3, [r6, #0]
   169a0:	1964      	adds	r4, r4, r5
   169a2:	e4f7      	b.n	16394 <_vfprintf_r+0x924>
   169a4:	003a      	movs	r2, r7
   169a6:	4659      	mov	r1, fp
   169a8:	9806      	ldr	r0, [sp, #24]
   169aa:	f003 fb7d 	bl	1a0a8 <__sprint_r>
   169ae:	2800      	cmp	r0, #0
   169b0:	d000      	beq.n	169b4 <_vfprintf_r+0xf44>
   169b2:	e5ed      	b.n	16590 <_vfprintf_r+0xb20>
   169b4:	687b      	ldr	r3, [r7, #4]
   169b6:	68bc      	ldr	r4, [r7, #8]
   169b8:	4698      	mov	r8, r3
   169ba:	ae32      	add	r6, sp, #200	; 0xc8
   169bc:	e4da      	b.n	16374 <_vfprintf_r+0x904>
   169be:	2207      	movs	r2, #7
   169c0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   169c2:	3307      	adds	r3, #7
   169c4:	4393      	bics	r3, r2
   169c6:	3201      	adds	r2, #1
   169c8:	4694      	mov	ip, r2
   169ca:	449c      	add	ip, r3
   169cc:	4662      	mov	r2, ip
   169ce:	920f      	str	r2, [sp, #60]	; 0x3c
   169d0:	681a      	ldr	r2, [r3, #0]
   169d2:	685b      	ldr	r3, [r3, #4]
   169d4:	0011      	movs	r1, r2
   169d6:	001a      	movs	r2, r3
   169d8:	0008      	movs	r0, r1
   169da:	4310      	orrs	r0, r2
   169dc:	910c      	str	r1, [sp, #48]	; 0x30
   169de:	920d      	str	r2, [sp, #52]	; 0x34
   169e0:	2301      	movs	r3, #1
   169e2:	0002      	movs	r2, r0
   169e4:	f7ff f98a 	bl	15cfc <_vfprintf_r+0x28c>
   169e8:	2207      	movs	r2, #7
   169ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   169ec:	3307      	adds	r3, #7
   169ee:	4393      	bics	r3, r2
   169f0:	3201      	adds	r2, #1
   169f2:	4694      	mov	ip, r2
   169f4:	449c      	add	ip, r3
   169f6:	4662      	mov	r2, ip
   169f8:	920f      	str	r2, [sp, #60]	; 0x3c
   169fa:	681a      	ldr	r2, [r3, #0]
   169fc:	685b      	ldr	r3, [r3, #4]
   169fe:	920c      	str	r2, [sp, #48]	; 0x30
   16a00:	930d      	str	r3, [sp, #52]	; 0x34
   16a02:	f7ff f966 	bl	15cd2 <_vfprintf_r+0x262>
   16a06:	003a      	movs	r2, r7
   16a08:	4659      	mov	r1, fp
   16a0a:	9806      	ldr	r0, [sp, #24]
   16a0c:	f003 fb4c 	bl	1a0a8 <__sprint_r>
   16a10:	2800      	cmp	r0, #0
   16a12:	d000      	beq.n	16a16 <_vfprintf_r+0xfa6>
   16a14:	e5bc      	b.n	16590 <_vfprintf_r+0xb20>
   16a16:	68bc      	ldr	r4, [r7, #8]
   16a18:	ae32      	add	r6, sp, #200	; 0xc8
   16a1a:	f7ff fbe2 	bl	161e2 <_vfprintf_r+0x772>
   16a1e:	46c0      	nop			; (mov r8, r8)
   16a20:	0001bfe0 	.word	0x0001bfe0
   16a24:	980c      	ldr	r0, [sp, #48]	; 0x30
   16a26:	990d      	ldr	r1, [sp, #52]	; 0x34
   16a28:	2300      	movs	r3, #0
   16a2a:	4242      	negs	r2, r0
   16a2c:	418b      	sbcs	r3, r1
   16a2e:	0011      	movs	r1, r2
   16a30:	001a      	movs	r2, r3
   16a32:	232d      	movs	r3, #45	; 0x2d
   16a34:	a816      	add	r0, sp, #88	; 0x58
   16a36:	77c3      	strb	r3, [r0, #31]
   16a38:	0008      	movs	r0, r1
   16a3a:	4310      	orrs	r0, r2
   16a3c:	910c      	str	r1, [sp, #48]	; 0x30
   16a3e:	920d      	str	r2, [sp, #52]	; 0x34
   16a40:	4698      	mov	r8, r3
   16a42:	0002      	movs	r2, r0
   16a44:	3b2c      	subs	r3, #44	; 0x2c
   16a46:	f7ff f95d 	bl	15d04 <_vfprintf_r+0x294>
   16a4a:	9916      	ldr	r1, [sp, #88]	; 0x58
   16a4c:	9d15      	ldr	r5, [sp, #84]	; 0x54
   16a4e:	000a      	movs	r2, r1
   16a50:	0008      	movs	r0, r1
   16a52:	002b      	movs	r3, r5
   16a54:	0029      	movs	r1, r5
   16a56:	f003 fdc1 	bl	1a5dc <__aeabi_dcmpun>
   16a5a:	2800      	cmp	r0, #0
   16a5c:	d000      	beq.n	16a60 <_vfprintf_r+0xff0>
   16a5e:	e2c6      	b.n	16fee <_vfprintf_r+0x157e>
   16a60:	4653      	mov	r3, sl
   16a62:	3301      	adds	r3, #1
   16a64:	d100      	bne.n	16a68 <_vfprintf_r+0xff8>
   16a66:	e09f      	b.n	16ba8 <_vfprintf_r+0x1138>
   16a68:	2320      	movs	r3, #32
   16a6a:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16a6c:	439a      	bics	r2, r3
   16a6e:	920e      	str	r2, [sp, #56]	; 0x38
   16a70:	2a47      	cmp	r2, #71	; 0x47
   16a72:	d100      	bne.n	16a76 <_vfprintf_r+0x1006>
   16a74:	e1a1      	b.n	16dba <_vfprintf_r+0x134a>
   16a76:	2380      	movs	r3, #128	; 0x80
   16a78:	005b      	lsls	r3, r3, #1
   16a7a:	4323      	orrs	r3, r4
   16a7c:	9309      	str	r3, [sp, #36]	; 0x24
   16a7e:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16a80:	2b00      	cmp	r3, #0
   16a82:	da00      	bge.n	16a86 <_vfprintf_r+0x1016>
   16a84:	e1ed      	b.n	16e62 <_vfprintf_r+0x13f2>
   16a86:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16a88:	9308      	str	r3, [sp, #32]
   16a8a:	2300      	movs	r3, #0
   16a8c:	4691      	mov	r9, r2
   16a8e:	9310      	str	r3, [sp, #64]	; 0x40
   16a90:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16a92:	2b66      	cmp	r3, #102	; 0x66
   16a94:	d100      	bne.n	16a98 <_vfprintf_r+0x1028>
   16a96:	e1b8      	b.n	16e0a <_vfprintf_r+0x139a>
   16a98:	2b46      	cmp	r3, #70	; 0x46
   16a9a:	d100      	bne.n	16a9e <_vfprintf_r+0x102e>
   16a9c:	e237      	b.n	16f0e <_vfprintf_r+0x149e>
   16a9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   16aa0:	9806      	ldr	r0, [sp, #24]
   16aa2:	3a45      	subs	r2, #69	; 0x45
   16aa4:	0013      	movs	r3, r2
   16aa6:	4259      	negs	r1, r3
   16aa8:	4159      	adcs	r1, r3
   16aaa:	ab20      	add	r3, sp, #128	; 0x80
   16aac:	000d      	movs	r5, r1
   16aae:	9303      	str	r3, [sp, #12]
   16ab0:	ab1f      	add	r3, sp, #124	; 0x7c
   16ab2:	9302      	str	r3, [sp, #8]
   16ab4:	2302      	movs	r3, #2
   16ab6:	aa23      	add	r2, sp, #140	; 0x8c
   16ab8:	4455      	add	r5, sl
   16aba:	921b      	str	r2, [sp, #108]	; 0x6c
   16abc:	9204      	str	r2, [sp, #16]
   16abe:	9300      	str	r3, [sp, #0]
   16ac0:	9501      	str	r5, [sp, #4]
   16ac2:	9b08      	ldr	r3, [sp, #32]
   16ac4:	464a      	mov	r2, r9
   16ac6:	f000 fcab 	bl	17420 <_dtoa_r>
   16aca:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16acc:	9011      	str	r0, [sp, #68]	; 0x44
   16ace:	2b67      	cmp	r3, #103	; 0x67
   16ad0:	d000      	beq.n	16ad4 <_vfprintf_r+0x1064>
   16ad2:	e20b      	b.n	16eec <_vfprintf_r+0x147c>
   16ad4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16ad6:	4698      	mov	r8, r3
   16ad8:	44a8      	add	r8, r5
   16ada:	07e3      	lsls	r3, r4, #31
   16adc:	d400      	bmi.n	16ae0 <_vfprintf_r+0x1070>
   16ade:	e277      	b.n	16fd0 <_vfprintf_r+0x1560>
   16ae0:	2300      	movs	r3, #0
   16ae2:	2200      	movs	r2, #0
   16ae4:	4648      	mov	r0, r9
   16ae6:	9908      	ldr	r1, [sp, #32]
   16ae8:	f7fc ffec 	bl	13ac4 <__aeabi_dcmpeq>
   16aec:	4643      	mov	r3, r8
   16aee:	2800      	cmp	r0, #0
   16af0:	d10a      	bne.n	16b08 <_vfprintf_r+0x1098>
   16af2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16af4:	4543      	cmp	r3, r8
   16af6:	d207      	bcs.n	16b08 <_vfprintf_r+0x1098>
   16af8:	2130      	movs	r1, #48	; 0x30
   16afa:	4640      	mov	r0, r8
   16afc:	1c5a      	adds	r2, r3, #1
   16afe:	9223      	str	r2, [sp, #140]	; 0x8c
   16b00:	7019      	strb	r1, [r3, #0]
   16b02:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16b04:	4298      	cmp	r0, r3
   16b06:	d8f9      	bhi.n	16afc <_vfprintf_r+0x108c>
   16b08:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16b0a:	1a9b      	subs	r3, r3, r2
   16b0c:	9314      	str	r3, [sp, #80]	; 0x50
   16b0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16b10:	2b47      	cmp	r3, #71	; 0x47
   16b12:	d100      	bne.n	16b16 <_vfprintf_r+0x10a6>
   16b14:	e0d0      	b.n	16cb8 <_vfprintf_r+0x1248>
   16b16:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16b18:	2b65      	cmp	r3, #101	; 0x65
   16b1a:	dc00      	bgt.n	16b1e <_vfprintf_r+0x10ae>
   16b1c:	e2d5      	b.n	170ca <_vfprintf_r+0x165a>
   16b1e:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16b20:	2b66      	cmp	r3, #102	; 0x66
   16b22:	d100      	bne.n	16b26 <_vfprintf_r+0x10b6>
   16b24:	e1c6      	b.n	16eb4 <_vfprintf_r+0x1444>
   16b26:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16b28:	9313      	str	r3, [sp, #76]	; 0x4c
   16b2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16b2c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16b2e:	0019      	movs	r1, r3
   16b30:	4291      	cmp	r1, r2
   16b32:	dd00      	ble.n	16b36 <_vfprintf_r+0x10c6>
   16b34:	e1a0      	b.n	16e78 <_vfprintf_r+0x1408>
   16b36:	07e3      	lsls	r3, r4, #31
   16b38:	d500      	bpl.n	16b3c <_vfprintf_r+0x10cc>
   16b3a:	e242      	b.n	16fc2 <_vfprintf_r+0x1552>
   16b3c:	43d3      	mvns	r3, r2
   16b3e:	17db      	asrs	r3, r3, #31
   16b40:	0011      	movs	r1, r2
   16b42:	401a      	ands	r2, r3
   16b44:	2367      	movs	r3, #103	; 0x67
   16b46:	9208      	str	r2, [sp, #32]
   16b48:	910e      	str	r1, [sp, #56]	; 0x38
   16b4a:	9312      	str	r3, [sp, #72]	; 0x48
   16b4c:	9b10      	ldr	r3, [sp, #64]	; 0x40
   16b4e:	2b00      	cmp	r3, #0
   16b50:	d000      	beq.n	16b54 <_vfprintf_r+0x10e4>
   16b52:	e0a9      	b.n	16ca8 <_vfprintf_r+0x1238>
   16b54:	ab16      	add	r3, sp, #88	; 0x58
   16b56:	7fdb      	ldrb	r3, [r3, #31]
   16b58:	4698      	mov	r8, r3
   16b5a:	2300      	movs	r3, #0
   16b5c:	469a      	mov	sl, r3
   16b5e:	f7ff f8fc 	bl	15d5a <_vfprintf_r+0x2ea>
   16b62:	46cb      	mov	fp, r9
   16b64:	46a1      	mov	r9, r4
   16b66:	0014      	movs	r4, r2
   16b68:	e637      	b.n	167da <_vfprintf_r+0xd6a>
   16b6a:	464b      	mov	r3, r9
   16b6c:	6d98      	ldr	r0, [r3, #88]	; 0x58
   16b6e:	f002 f875 	bl	18c5c <__retarget_lock_release_recursive>
   16b72:	2301      	movs	r3, #1
   16b74:	425b      	negs	r3, r3
   16b76:	930a      	str	r3, [sp, #40]	; 0x28
   16b78:	f7ff f82b 	bl	15bd2 <_vfprintf_r+0x162>
   16b7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
   16b7e:	07d2      	lsls	r2, r2, #31
   16b80:	d400      	bmi.n	16b84 <_vfprintf_r+0x1114>
   16b82:	e68f      	b.n	168a4 <_vfprintf_r+0xe34>
   16b84:	e680      	b.n	16888 <_vfprintf_r+0xe18>
   16b86:	3608      	adds	r6, #8
   16b88:	e679      	b.n	1687e <_vfprintf_r+0xe0e>
   16b8a:	68bc      	ldr	r4, [r7, #8]
   16b8c:	f7ff fb73 	bl	16276 <_vfprintf_r+0x806>
   16b90:	003a      	movs	r2, r7
   16b92:	4659      	mov	r1, fp
   16b94:	9806      	ldr	r0, [sp, #24]
   16b96:	f003 fa87 	bl	1a0a8 <__sprint_r>
   16b9a:	2800      	cmp	r0, #0
   16b9c:	d000      	beq.n	16ba0 <_vfprintf_r+0x1130>
   16b9e:	e4f7      	b.n	16590 <_vfprintf_r+0xb20>
   16ba0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16ba2:	68bc      	ldr	r4, [r7, #8]
   16ba4:	ae32      	add	r6, sp, #200	; 0xc8
   16ba6:	e67d      	b.n	168a4 <_vfprintf_r+0xe34>
   16ba8:	2320      	movs	r3, #32
   16baa:	9a12      	ldr	r2, [sp, #72]	; 0x48
   16bac:	439a      	bics	r2, r3
   16bae:	3b1a      	subs	r3, #26
   16bb0:	920e      	str	r2, [sp, #56]	; 0x38
   16bb2:	469a      	mov	sl, r3
   16bb4:	e75f      	b.n	16a76 <_vfprintf_r+0x1006>
   16bb6:	232d      	movs	r3, #45	; 0x2d
   16bb8:	aa16      	add	r2, sp, #88	; 0x58
   16bba:	77d3      	strb	r3, [r2, #31]
   16bbc:	4698      	mov	r8, r3
   16bbe:	f7ff faa8 	bl	16112 <_vfprintf_r+0x6a2>
   16bc2:	003a      	movs	r2, r7
   16bc4:	4659      	mov	r1, fp
   16bc6:	9806      	ldr	r0, [sp, #24]
   16bc8:	f003 fa6e 	bl	1a0a8 <__sprint_r>
   16bcc:	2800      	cmp	r0, #0
   16bce:	d000      	beq.n	16bd2 <_vfprintf_r+0x1162>
   16bd0:	e4de      	b.n	16590 <_vfprintf_r+0xb20>
   16bd2:	ae32      	add	r6, sp, #200	; 0xc8
   16bd4:	e419      	b.n	1640a <_vfprintf_r+0x99a>
   16bd6:	4be3      	ldr	r3, [pc, #908]	; (16f64 <_vfprintf_r+0x14f4>)
   16bd8:	3401      	adds	r4, #1
   16bda:	6033      	str	r3, [r6, #0]
   16bdc:	2301      	movs	r3, #1
   16bde:	6073      	str	r3, [r6, #4]
   16be0:	687b      	ldr	r3, [r7, #4]
   16be2:	60bc      	str	r4, [r7, #8]
   16be4:	3301      	adds	r3, #1
   16be6:	607b      	str	r3, [r7, #4]
   16be8:	2b07      	cmp	r3, #7
   16bea:	dd00      	ble.n	16bee <_vfprintf_r+0x117e>
   16bec:	e155      	b.n	16e9a <_vfprintf_r+0x142a>
   16bee:	3608      	adds	r6, #8
   16bf0:	2800      	cmp	r0, #0
   16bf2:	d107      	bne.n	16c04 <_vfprintf_r+0x1194>
   16bf4:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16bf6:	2b00      	cmp	r3, #0
   16bf8:	d104      	bne.n	16c04 <_vfprintf_r+0x1194>
   16bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
   16bfc:	07db      	lsls	r3, r3, #31
   16bfe:	d401      	bmi.n	16c04 <_vfprintf_r+0x1194>
   16c00:	f7ff fb39 	bl	16276 <_vfprintf_r+0x806>
   16c04:	9b18      	ldr	r3, [sp, #96]	; 0x60
   16c06:	6033      	str	r3, [r6, #0]
   16c08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   16c0a:	1919      	adds	r1, r3, r4
   16c0c:	6073      	str	r3, [r6, #4]
   16c0e:	687b      	ldr	r3, [r7, #4]
   16c10:	60b9      	str	r1, [r7, #8]
   16c12:	3301      	adds	r3, #1
   16c14:	607b      	str	r3, [r7, #4]
   16c16:	2b07      	cmp	r3, #7
   16c18:	dd00      	ble.n	16c1c <_vfprintf_r+0x11ac>
   16c1a:	e1c4      	b.n	16fa6 <_vfprintf_r+0x1536>
   16c1c:	0032      	movs	r2, r6
   16c1e:	3208      	adds	r2, #8
   16c20:	2800      	cmp	r0, #0
   16c22:	da00      	bge.n	16c26 <_vfprintf_r+0x11b6>
   16c24:	e195      	b.n	16f52 <_vfprintf_r+0x14e2>
   16c26:	9811      	ldr	r0, [sp, #68]	; 0x44
   16c28:	3301      	adds	r3, #1
   16c2a:	6010      	str	r0, [r2, #0]
   16c2c:	9814      	ldr	r0, [sp, #80]	; 0x50
   16c2e:	607b      	str	r3, [r7, #4]
   16c30:	1844      	adds	r4, r0, r1
   16c32:	6050      	str	r0, [r2, #4]
   16c34:	60bc      	str	r4, [r7, #8]
   16c36:	2b07      	cmp	r3, #7
   16c38:	dd01      	ble.n	16c3e <_vfprintf_r+0x11ce>
   16c3a:	f7ff fbc2 	bl	163c2 <_vfprintf_r+0x952>
   16c3e:	3208      	adds	r2, #8
   16c40:	0016      	movs	r6, r2
   16c42:	f7ff fb18 	bl	16276 <_vfprintf_r+0x806>
   16c46:	990f      	ldr	r1, [sp, #60]	; 0x3c
   16c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16c4a:	680b      	ldr	r3, [r1, #0]
   16c4c:	601a      	str	r2, [r3, #0]
   16c4e:	17d2      	asrs	r2, r2, #31
   16c50:	605a      	str	r2, [r3, #4]
   16c52:	000b      	movs	r3, r1
   16c54:	3304      	adds	r3, #4
   16c56:	930f      	str	r3, [sp, #60]	; 0x3c
   16c58:	f7fe ff58 	bl	15b0c <_vfprintf_r+0x9c>
   16c5c:	464b      	mov	r3, r9
   16c5e:	9a07      	ldr	r2, [sp, #28]
   16c60:	431c      	orrs	r4, r3
   16c62:	3201      	adds	r2, #1
   16c64:	7813      	ldrb	r3, [r2, #0]
   16c66:	9207      	str	r2, [sp, #28]
   16c68:	f7fe ff8b 	bl	15b82 <_vfprintf_r+0x112>
   16c6c:	003a      	movs	r2, r7
   16c6e:	4659      	mov	r1, fp
   16c70:	9806      	ldr	r0, [sp, #24]
   16c72:	f003 fa19 	bl	1a0a8 <__sprint_r>
   16c76:	2800      	cmp	r0, #0
   16c78:	d000      	beq.n	16c7c <_vfprintf_r+0x120c>
   16c7a:	e489      	b.n	16590 <_vfprintf_r+0xb20>
   16c7c:	68bc      	ldr	r4, [r7, #8]
   16c7e:	ae32      	add	r6, sp, #200	; 0xc8
   16c80:	f7ff fbdc 	bl	1643c <_vfprintf_r+0x9cc>
   16c84:	4bb8      	ldr	r3, [pc, #736]	; (16f68 <_vfprintf_r+0x14f8>)
   16c86:	9311      	str	r3, [sp, #68]	; 0x44
   16c88:	f7ff fa4a 	bl	16120 <_vfprintf_r+0x6b0>
   16c8c:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16c8e:	ab32      	add	r3, sp, #200	; 0xc8
   16c90:	1a9b      	subs	r3, r3, r2
   16c92:	930e      	str	r3, [sp, #56]	; 0x38
   16c94:	f7ff f859 	bl	15d4a <_vfprintf_r+0x2da>
   16c98:	9811      	ldr	r0, [sp, #68]	; 0x44
   16c9a:	f7fd fabf 	bl	1421c <strlen>
   16c9e:	0002      	movs	r2, r0
   16ca0:	900e      	str	r0, [sp, #56]	; 0x38
   16ca2:	0003      	movs	r3, r0
   16ca4:	f7ff f9a1 	bl	15fea <_vfprintf_r+0x57a>
   16ca8:	232d      	movs	r3, #45	; 0x2d
   16caa:	aa16      	add	r2, sp, #88	; 0x58
   16cac:	77d3      	strb	r3, [r2, #31]
   16cae:	4698      	mov	r8, r3
   16cb0:	2300      	movs	r3, #0
   16cb2:	469a      	mov	sl, r3
   16cb4:	f7ff f854 	bl	15d60 <_vfprintf_r+0x2f0>
   16cb8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16cba:	9313      	str	r3, [sp, #76]	; 0x4c
   16cbc:	1cda      	adds	r2, r3, #3
   16cbe:	db02      	blt.n	16cc6 <_vfprintf_r+0x1256>
   16cc0:	459a      	cmp	sl, r3
   16cc2:	db00      	blt.n	16cc6 <_vfprintf_r+0x1256>
   16cc4:	e731      	b.n	16b2a <_vfprintf_r+0x10ba>
   16cc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16cc8:	3b02      	subs	r3, #2
   16cca:	9312      	str	r3, [sp, #72]	; 0x48
   16ccc:	222c      	movs	r2, #44	; 0x2c
   16cce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16cd0:	2148      	movs	r1, #72	; 0x48
   16cd2:	1e5d      	subs	r5, r3, #1
   16cd4:	ab16      	add	r3, sp, #88	; 0x58
   16cd6:	189b      	adds	r3, r3, r2
   16cd8:	466a      	mov	r2, sp
   16cda:	1852      	adds	r2, r2, r1
   16cdc:	7812      	ldrb	r2, [r2, #0]
   16cde:	951f      	str	r5, [sp, #124]	; 0x7c
   16ce0:	701a      	strb	r2, [r3, #0]
   16ce2:	2d00      	cmp	r5, #0
   16ce4:	da00      	bge.n	16ce8 <_vfprintf_r+0x1278>
   16ce6:	e1cb      	b.n	17080 <_vfprintf_r+0x1610>
   16ce8:	212d      	movs	r1, #45	; 0x2d
   16cea:	232b      	movs	r3, #43	; 0x2b
   16cec:	aa16      	add	r2, sp, #88	; 0x58
   16cee:	1852      	adds	r2, r2, r1
   16cf0:	7013      	strb	r3, [r2, #0]
   16cf2:	2d09      	cmp	r5, #9
   16cf4:	dc00      	bgt.n	16cf8 <_vfprintf_r+0x1288>
   16cf6:	e16d      	b.n	16fd4 <_vfprintf_r+0x1564>
   16cf8:	aa16      	add	r2, sp, #88	; 0x58
   16cfa:	233b      	movs	r3, #59	; 0x3b
   16cfc:	4694      	mov	ip, r2
   16cfe:	4463      	add	r3, ip
   16d00:	469a      	mov	sl, r3
   16d02:	46b1      	mov	r9, r6
   16d04:	46a0      	mov	r8, r4
   16d06:	4656      	mov	r6, sl
   16d08:	e000      	b.n	16d0c <_vfprintf_r+0x129c>
   16d0a:	0026      	movs	r6, r4
   16d0c:	0028      	movs	r0, r5
   16d0e:	210a      	movs	r1, #10
   16d10:	f7fa f8e8 	bl	10ee4 <__aeabi_idivmod>
   16d14:	1e74      	subs	r4, r6, #1
   16d16:	3130      	adds	r1, #48	; 0x30
   16d18:	7021      	strb	r1, [r4, #0]
   16d1a:	0028      	movs	r0, r5
   16d1c:	210a      	movs	r1, #10
   16d1e:	f7f9 fffb 	bl	10d18 <__divsi3>
   16d22:	0005      	movs	r5, r0
   16d24:	2809      	cmp	r0, #9
   16d26:	dcf0      	bgt.n	16d0a <_vfprintf_r+0x129a>
   16d28:	0023      	movs	r3, r4
   16d2a:	4644      	mov	r4, r8
   16d2c:	46b0      	mov	r8, r6
   16d2e:	464e      	mov	r6, r9
   16d30:	4699      	mov	r9, r3
   16d32:	0003      	movs	r3, r0
   16d34:	3330      	adds	r3, #48	; 0x30
   16d36:	b2d8      	uxtb	r0, r3
   16d38:	4643      	mov	r3, r8
   16d3a:	3b02      	subs	r3, #2
   16d3c:	7018      	strb	r0, [r3, #0]
   16d3e:	459a      	cmp	sl, r3
   16d40:	d800      	bhi.n	16d44 <_vfprintf_r+0x12d4>
   16d42:	e1f6      	b.n	17132 <_vfprintf_r+0x16c2>
   16d44:	4642      	mov	r2, r8
   16d46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
   16d48:	4645      	mov	r5, r8
   16d4a:	1a99      	subs	r1, r3, r2
   16d4c:	2301      	movs	r3, #1
   16d4e:	3107      	adds	r1, #7
   16d50:	425b      	negs	r3, r3
   16d52:	e001      	b.n	16d58 <_vfprintf_r+0x12e8>
   16d54:	5ce8      	ldrb	r0, [r5, r3]
   16d56:	3301      	adds	r3, #1
   16d58:	aa21      	add	r2, sp, #132	; 0x84
   16d5a:	18d2      	adds	r2, r2, r3
   16d5c:	70d0      	strb	r0, [r2, #3]
   16d5e:	428b      	cmp	r3, r1
   16d60:	d1f8      	bne.n	16d54 <_vfprintf_r+0x12e4>
   16d62:	a916      	add	r1, sp, #88	; 0x58
   16d64:	468c      	mov	ip, r1
   16d66:	222e      	movs	r2, #46	; 0x2e
   16d68:	464b      	mov	r3, r9
   16d6a:	4462      	add	r2, ip
   16d6c:	4694      	mov	ip, r2
   16d6e:	1afb      	subs	r3, r7, r3
   16d70:	4463      	add	r3, ip
   16d72:	aa21      	add	r2, sp, #132	; 0x84
   16d74:	9914      	ldr	r1, [sp, #80]	; 0x50
   16d76:	1a9b      	subs	r3, r3, r2
   16d78:	469c      	mov	ip, r3
   16d7a:	000a      	movs	r2, r1
   16d7c:	4462      	add	r2, ip
   16d7e:	931a      	str	r3, [sp, #104]	; 0x68
   16d80:	920e      	str	r2, [sp, #56]	; 0x38
   16d82:	2901      	cmp	r1, #1
   16d84:	dc00      	bgt.n	16d88 <_vfprintf_r+0x1318>
   16d86:	e170      	b.n	1706a <_vfprintf_r+0x15fa>
   16d88:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16d8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   16d8c:	4694      	mov	ip, r2
   16d8e:	4463      	add	r3, ip
   16d90:	001a      	movs	r2, r3
   16d92:	930e      	str	r3, [sp, #56]	; 0x38
   16d94:	43db      	mvns	r3, r3
   16d96:	17db      	asrs	r3, r3, #31
   16d98:	401a      	ands	r2, r3
   16d9a:	2300      	movs	r3, #0
   16d9c:	9208      	str	r2, [sp, #32]
   16d9e:	9313      	str	r3, [sp, #76]	; 0x4c
   16da0:	e6d4      	b.n	16b4c <_vfprintf_r+0x10dc>
   16da2:	003a      	movs	r2, r7
   16da4:	4659      	mov	r1, fp
   16da6:	9806      	ldr	r0, [sp, #24]
   16da8:	f003 f97e 	bl	1a0a8 <__sprint_r>
   16dac:	2800      	cmp	r0, #0
   16dae:	d001      	beq.n	16db4 <_vfprintf_r+0x1344>
   16db0:	f7ff fbee 	bl	16590 <_vfprintf_r+0xb20>
   16db4:	68bc      	ldr	r4, [r7, #8]
   16db6:	ae32      	add	r6, sp, #200	; 0xc8
   16db8:	e46a      	b.n	16690 <_vfprintf_r+0xc20>
   16dba:	4653      	mov	r3, sl
   16dbc:	2b00      	cmp	r3, #0
   16dbe:	d000      	beq.n	16dc2 <_vfprintf_r+0x1352>
   16dc0:	e659      	b.n	16a76 <_vfprintf_r+0x1006>
   16dc2:	3301      	adds	r3, #1
   16dc4:	469a      	mov	sl, r3
   16dc6:	e656      	b.n	16a76 <_vfprintf_r+0x1006>
   16dc8:	4653      	mov	r3, sl
   16dca:	9308      	str	r3, [sp, #32]
   16dcc:	2b06      	cmp	r3, #6
   16dce:	d901      	bls.n	16dd4 <_vfprintf_r+0x1364>
   16dd0:	2306      	movs	r3, #6
   16dd2:	9308      	str	r3, [sp, #32]
   16dd4:	9b08      	ldr	r3, [sp, #32]
   16dd6:	950f      	str	r5, [sp, #60]	; 0x3c
   16dd8:	930e      	str	r3, [sp, #56]	; 0x38
   16dda:	2300      	movs	r3, #0
   16ddc:	4698      	mov	r8, r3
   16dde:	469a      	mov	sl, r3
   16de0:	9313      	str	r3, [sp, #76]	; 0x4c
   16de2:	4b62      	ldr	r3, [pc, #392]	; (16f6c <_vfprintf_r+0x14fc>)
   16de4:	9409      	str	r4, [sp, #36]	; 0x24
   16de6:	9311      	str	r3, [sp, #68]	; 0x44
   16de8:	f7fe ffbd 	bl	15d66 <_vfprintf_r+0x2f6>
   16dec:	003a      	movs	r2, r7
   16dee:	4659      	mov	r1, fp
   16df0:	9806      	ldr	r0, [sp, #24]
   16df2:	f003 f959 	bl	1a0a8 <__sprint_r>
   16df6:	2800      	cmp	r0, #0
   16df8:	d001      	beq.n	16dfe <_vfprintf_r+0x138e>
   16dfa:	f7ff fbc9 	bl	16590 <_vfprintf_r+0xb20>
   16dfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16e00:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
   16e02:	68bc      	ldr	r4, [r7, #8]
   16e04:	1a9b      	subs	r3, r3, r2
   16e06:	ae32      	add	r6, sp, #200	; 0xc8
   16e08:	e567      	b.n	168da <_vfprintf_r+0xe6a>
   16e0a:	ab23      	add	r3, sp, #140	; 0x8c
   16e0c:	931b      	str	r3, [sp, #108]	; 0x6c
   16e0e:	9304      	str	r3, [sp, #16]
   16e10:	ab20      	add	r3, sp, #128	; 0x80
   16e12:	9303      	str	r3, [sp, #12]
   16e14:	ab1f      	add	r3, sp, #124	; 0x7c
   16e16:	9302      	str	r3, [sp, #8]
   16e18:	4653      	mov	r3, sl
   16e1a:	9301      	str	r3, [sp, #4]
   16e1c:	2303      	movs	r3, #3
   16e1e:	464a      	mov	r2, r9
   16e20:	9300      	str	r3, [sp, #0]
   16e22:	9806      	ldr	r0, [sp, #24]
   16e24:	9b08      	ldr	r3, [sp, #32]
   16e26:	f000 fafb 	bl	17420 <_dtoa_r>
   16e2a:	0003      	movs	r3, r0
   16e2c:	4453      	add	r3, sl
   16e2e:	4698      	mov	r8, r3
   16e30:	4655      	mov	r5, sl
   16e32:	9011      	str	r0, [sp, #68]	; 0x44
   16e34:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16e36:	781b      	ldrb	r3, [r3, #0]
   16e38:	2b30      	cmp	r3, #48	; 0x30
   16e3a:	d002      	beq.n	16e42 <_vfprintf_r+0x13d2>
   16e3c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16e3e:	4498      	add	r8, r3
   16e40:	e64e      	b.n	16ae0 <_vfprintf_r+0x1070>
   16e42:	2200      	movs	r2, #0
   16e44:	2300      	movs	r3, #0
   16e46:	4648      	mov	r0, r9
   16e48:	9908      	ldr	r1, [sp, #32]
   16e4a:	f7fc fe3b 	bl	13ac4 <__aeabi_dcmpeq>
   16e4e:	2800      	cmp	r0, #0
   16e50:	d1f4      	bne.n	16e3c <_vfprintf_r+0x13cc>
   16e52:	2301      	movs	r3, #1
   16e54:	1b5b      	subs	r3, r3, r5
   16e56:	931f      	str	r3, [sp, #124]	; 0x7c
   16e58:	4498      	add	r8, r3
   16e5a:	e641      	b.n	16ae0 <_vfprintf_r+0x1070>
   16e5c:	46c1      	mov	r9, r8
   16e5e:	f7ff fb1f 	bl	164a0 <_vfprintf_r+0xa30>
   16e62:	2280      	movs	r2, #128	; 0x80
   16e64:	0612      	lsls	r2, r2, #24
   16e66:	4694      	mov	ip, r2
   16e68:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16e6a:	4699      	mov	r9, r3
   16e6c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16e6e:	4463      	add	r3, ip
   16e70:	9308      	str	r3, [sp, #32]
   16e72:	232d      	movs	r3, #45	; 0x2d
   16e74:	9310      	str	r3, [sp, #64]	; 0x40
   16e76:	e60b      	b.n	16a90 <_vfprintf_r+0x1020>
   16e78:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16e7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16e7c:	4694      	mov	ip, r2
   16e7e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   16e80:	4463      	add	r3, ip
   16e82:	930e      	str	r3, [sp, #56]	; 0x38
   16e84:	2a00      	cmp	r2, #0
   16e86:	dc00      	bgt.n	16e8a <_vfprintf_r+0x141a>
   16e88:	e0e3      	b.n	17052 <_vfprintf_r+0x15e2>
   16e8a:	001a      	movs	r2, r3
   16e8c:	43db      	mvns	r3, r3
   16e8e:	17db      	asrs	r3, r3, #31
   16e90:	401a      	ands	r2, r3
   16e92:	2367      	movs	r3, #103	; 0x67
   16e94:	9208      	str	r2, [sp, #32]
   16e96:	9312      	str	r3, [sp, #72]	; 0x48
   16e98:	e658      	b.n	16b4c <_vfprintf_r+0x10dc>
   16e9a:	003a      	movs	r2, r7
   16e9c:	4659      	mov	r1, fp
   16e9e:	9806      	ldr	r0, [sp, #24]
   16ea0:	f003 f902 	bl	1a0a8 <__sprint_r>
   16ea4:	2800      	cmp	r0, #0
   16ea6:	d001      	beq.n	16eac <_vfprintf_r+0x143c>
   16ea8:	f7ff fb72 	bl	16590 <_vfprintf_r+0xb20>
   16eac:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16eae:	68bc      	ldr	r4, [r7, #8]
   16eb0:	ae32      	add	r6, sp, #200	; 0xc8
   16eb2:	e69d      	b.n	16bf0 <_vfprintf_r+0x1180>
   16eb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   16eb6:	9313      	str	r3, [sp, #76]	; 0x4c
   16eb8:	2b00      	cmp	r3, #0
   16eba:	dc00      	bgt.n	16ebe <_vfprintf_r+0x144e>
   16ebc:	e0f2      	b.n	170a4 <_vfprintf_r+0x1634>
   16ebe:	4652      	mov	r2, sl
   16ec0:	2a00      	cmp	r2, #0
   16ec2:	d000      	beq.n	16ec6 <_vfprintf_r+0x1456>
   16ec4:	e0a0      	b.n	17008 <_vfprintf_r+0x1598>
   16ec6:	07e2      	lsls	r2, r4, #31
   16ec8:	d500      	bpl.n	16ecc <_vfprintf_r+0x145c>
   16eca:	e09d      	b.n	17008 <_vfprintf_r+0x1598>
   16ecc:	9308      	str	r3, [sp, #32]
   16ece:	930e      	str	r3, [sp, #56]	; 0x38
   16ed0:	e63c      	b.n	16b4c <_vfprintf_r+0x10dc>
   16ed2:	ab16      	add	r3, sp, #88	; 0x58
   16ed4:	7fdb      	ldrb	r3, [r3, #31]
   16ed6:	950f      	str	r5, [sp, #60]	; 0x3c
   16ed8:	4698      	mov	r8, r3
   16eda:	4653      	mov	r3, sl
   16edc:	9308      	str	r3, [sp, #32]
   16ede:	930e      	str	r3, [sp, #56]	; 0x38
   16ee0:	2300      	movs	r3, #0
   16ee2:	9409      	str	r4, [sp, #36]	; 0x24
   16ee4:	469a      	mov	sl, r3
   16ee6:	9313      	str	r3, [sp, #76]	; 0x4c
   16ee8:	f7fe ff37 	bl	15d5a <_vfprintf_r+0x2ea>
   16eec:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16eee:	4698      	mov	r8, r3
   16ef0:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16ef2:	44a8      	add	r8, r5
   16ef4:	2b47      	cmp	r3, #71	; 0x47
   16ef6:	d000      	beq.n	16efa <_vfprintf_r+0x148a>
   16ef8:	e5f2      	b.n	16ae0 <_vfprintf_r+0x1070>
   16efa:	07e3      	lsls	r3, r4, #31
   16efc:	d400      	bmi.n	16f00 <_vfprintf_r+0x1490>
   16efe:	e0dc      	b.n	170ba <_vfprintf_r+0x164a>
   16f00:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16f02:	4698      	mov	r8, r3
   16f04:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16f06:	44a8      	add	r8, r5
   16f08:	2b46      	cmp	r3, #70	; 0x46
   16f0a:	d093      	beq.n	16e34 <_vfprintf_r+0x13c4>
   16f0c:	e5e8      	b.n	16ae0 <_vfprintf_r+0x1070>
   16f0e:	ab23      	add	r3, sp, #140	; 0x8c
   16f10:	931b      	str	r3, [sp, #108]	; 0x6c
   16f12:	9304      	str	r3, [sp, #16]
   16f14:	ab20      	add	r3, sp, #128	; 0x80
   16f16:	9303      	str	r3, [sp, #12]
   16f18:	ab1f      	add	r3, sp, #124	; 0x7c
   16f1a:	9302      	str	r3, [sp, #8]
   16f1c:	4653      	mov	r3, sl
   16f1e:	9301      	str	r3, [sp, #4]
   16f20:	2303      	movs	r3, #3
   16f22:	464a      	mov	r2, r9
   16f24:	9300      	str	r3, [sp, #0]
   16f26:	9806      	ldr	r0, [sp, #24]
   16f28:	9b08      	ldr	r3, [sp, #32]
   16f2a:	f000 fa79 	bl	17420 <_dtoa_r>
   16f2e:	4655      	mov	r5, sl
   16f30:	9011      	str	r0, [sp, #68]	; 0x44
   16f32:	e7e5      	b.n	16f00 <_vfprintf_r+0x1490>
   16f34:	003a      	movs	r2, r7
   16f36:	4659      	mov	r1, fp
   16f38:	9806      	ldr	r0, [sp, #24]
   16f3a:	f003 f8b5 	bl	1a0a8 <__sprint_r>
   16f3e:	2800      	cmp	r0, #0
   16f40:	d101      	bne.n	16f46 <_vfprintf_r+0x14d6>
   16f42:	f7ff faab 	bl	1649c <_vfprintf_r+0xa2c>
   16f46:	f7ff faab 	bl	164a0 <_vfprintf_r+0xa30>
   16f4a:	4642      	mov	r2, r8
   16f4c:	9207      	str	r2, [sp, #28]
   16f4e:	f7fe fe1b 	bl	15b88 <_vfprintf_r+0x118>
   16f52:	4244      	negs	r4, r0
   16f54:	3010      	adds	r0, #16
   16f56:	db00      	blt.n	16f5a <_vfprintf_r+0x14ea>
   16f58:	e0d8      	b.n	1710c <_vfprintf_r+0x169c>
   16f5a:	4805      	ldr	r0, [pc, #20]	; (16f70 <_vfprintf_r+0x1500>)
   16f5c:	2610      	movs	r6, #16
   16f5e:	0005      	movs	r5, r0
   16f60:	e00c      	b.n	16f7c <_vfprintf_r+0x150c>
   16f62:	46c0      	nop			; (mov r8, r8)
   16f64:	0001b8f8 	.word	0x0001b8f8
   16f68:	0001bde8 	.word	0x0001bde8
   16f6c:	0001be1c 	.word	0x0001be1c
   16f70:	0001bfe0 	.word	0x0001bfe0
   16f74:	3208      	adds	r2, #8
   16f76:	3c10      	subs	r4, #16
   16f78:	2c10      	cmp	r4, #16
   16f7a:	dd51      	ble.n	17020 <_vfprintf_r+0x15b0>
   16f7c:	3110      	adds	r1, #16
   16f7e:	3301      	adds	r3, #1
   16f80:	6015      	str	r5, [r2, #0]
   16f82:	6056      	str	r6, [r2, #4]
   16f84:	60b9      	str	r1, [r7, #8]
   16f86:	607b      	str	r3, [r7, #4]
   16f88:	2b07      	cmp	r3, #7
   16f8a:	ddf3      	ble.n	16f74 <_vfprintf_r+0x1504>
   16f8c:	003a      	movs	r2, r7
   16f8e:	4659      	mov	r1, fp
   16f90:	9806      	ldr	r0, [sp, #24]
   16f92:	f003 f889 	bl	1a0a8 <__sprint_r>
   16f96:	2800      	cmp	r0, #0
   16f98:	d001      	beq.n	16f9e <_vfprintf_r+0x152e>
   16f9a:	f7ff faf9 	bl	16590 <_vfprintf_r+0xb20>
   16f9e:	68b9      	ldr	r1, [r7, #8]
   16fa0:	687b      	ldr	r3, [r7, #4]
   16fa2:	aa32      	add	r2, sp, #200	; 0xc8
   16fa4:	e7e7      	b.n	16f76 <_vfprintf_r+0x1506>
   16fa6:	003a      	movs	r2, r7
   16fa8:	4659      	mov	r1, fp
   16faa:	9806      	ldr	r0, [sp, #24]
   16fac:	f003 f87c 	bl	1a0a8 <__sprint_r>
   16fb0:	2800      	cmp	r0, #0
   16fb2:	d001      	beq.n	16fb8 <_vfprintf_r+0x1548>
   16fb4:	f7ff faec 	bl	16590 <_vfprintf_r+0xb20>
   16fb8:	981f      	ldr	r0, [sp, #124]	; 0x7c
   16fba:	68b9      	ldr	r1, [r7, #8]
   16fbc:	687b      	ldr	r3, [r7, #4]
   16fbe:	aa32      	add	r2, sp, #200	; 0xc8
   16fc0:	e62e      	b.n	16c20 <_vfprintf_r+0x11b0>
   16fc2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   16fc4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   16fc6:	4694      	mov	ip, r2
   16fc8:	4463      	add	r3, ip
   16fca:	001a      	movs	r2, r3
   16fcc:	930e      	str	r3, [sp, #56]	; 0x38
   16fce:	e75d      	b.n	16e8c <_vfprintf_r+0x141c>
   16fd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   16fd2:	e599      	b.n	16b08 <_vfprintf_r+0x1098>
   16fd4:	212e      	movs	r1, #46	; 0x2e
   16fd6:	2330      	movs	r3, #48	; 0x30
   16fd8:	aa16      	add	r2, sp, #88	; 0x58
   16fda:	1852      	adds	r2, r2, r1
   16fdc:	7013      	strb	r3, [r2, #0]
   16fde:	002b      	movs	r3, r5
   16fe0:	aa16      	add	r2, sp, #88	; 0x58
   16fe2:	3101      	adds	r1, #1
   16fe4:	3330      	adds	r3, #48	; 0x30
   16fe6:	1852      	adds	r2, r2, r1
   16fe8:	7013      	strb	r3, [r2, #0]
   16fea:	ab22      	add	r3, sp, #136	; 0x88
   16fec:	e6c1      	b.n	16d72 <_vfprintf_r+0x1302>
   16fee:	9b15      	ldr	r3, [sp, #84]	; 0x54
   16ff0:	2b00      	cmp	r3, #0
   16ff2:	db52      	blt.n	1709a <_vfprintf_r+0x162a>
   16ff4:	ab16      	add	r3, sp, #88	; 0x58
   16ff6:	7fdb      	ldrb	r3, [r3, #31]
   16ff8:	4698      	mov	r8, r3
   16ffa:	9b12      	ldr	r3, [sp, #72]	; 0x48
   16ffc:	2b47      	cmp	r3, #71	; 0x47
   16ffe:	dc48      	bgt.n	17092 <_vfprintf_r+0x1622>
   17000:	4b4e      	ldr	r3, [pc, #312]	; (1713c <_vfprintf_r+0x16cc>)
   17002:	9311      	str	r3, [sp, #68]	; 0x44
   17004:	f7ff f88c 	bl	16120 <_vfprintf_r+0x6b0>
   17008:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   1700a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1700c:	4694      	mov	ip, r2
   1700e:	4463      	add	r3, ip
   17010:	4453      	add	r3, sl
   17012:	001a      	movs	r2, r3
   17014:	930e      	str	r3, [sp, #56]	; 0x38
   17016:	43db      	mvns	r3, r3
   17018:	17db      	asrs	r3, r3, #31
   1701a:	401a      	ands	r2, r3
   1701c:	9208      	str	r2, [sp, #32]
   1701e:	e595      	b.n	16b4c <_vfprintf_r+0x10dc>
   17020:	46a9      	mov	r9, r5
   17022:	4648      	mov	r0, r9
   17024:	1909      	adds	r1, r1, r4
   17026:	3301      	adds	r3, #1
   17028:	6010      	str	r0, [r2, #0]
   1702a:	6054      	str	r4, [r2, #4]
   1702c:	60b9      	str	r1, [r7, #8]
   1702e:	3208      	adds	r2, #8
   17030:	607b      	str	r3, [r7, #4]
   17032:	2b07      	cmp	r3, #7
   17034:	dc00      	bgt.n	17038 <_vfprintf_r+0x15c8>
   17036:	e5f6      	b.n	16c26 <_vfprintf_r+0x11b6>
   17038:	003a      	movs	r2, r7
   1703a:	4659      	mov	r1, fp
   1703c:	9806      	ldr	r0, [sp, #24]
   1703e:	f003 f833 	bl	1a0a8 <__sprint_r>
   17042:	2800      	cmp	r0, #0
   17044:	d001      	beq.n	1704a <_vfprintf_r+0x15da>
   17046:	f7ff faa3 	bl	16590 <_vfprintf_r+0xb20>
   1704a:	68b9      	ldr	r1, [r7, #8]
   1704c:	687b      	ldr	r3, [r7, #4]
   1704e:	aa32      	add	r2, sp, #200	; 0xc8
   17050:	e5e9      	b.n	16c26 <_vfprintf_r+0x11b6>
   17052:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17054:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17056:	1a98      	subs	r0, r3, r2
   17058:	1c43      	adds	r3, r0, #1
   1705a:	001a      	movs	r2, r3
   1705c:	930e      	str	r3, [sp, #56]	; 0x38
   1705e:	e715      	b.n	16e8c <_vfprintf_r+0x141c>
   17060:	4a37      	ldr	r2, [pc, #220]	; (17140 <_vfprintf_r+0x16d0>)
   17062:	687b      	ldr	r3, [r7, #4]
   17064:	4691      	mov	r9, r2
   17066:	f7ff fbf5 	bl	16854 <_vfprintf_r+0xde4>
   1706a:	2301      	movs	r3, #1
   1706c:	4023      	ands	r3, r4
   1706e:	9313      	str	r3, [sp, #76]	; 0x4c
   17070:	d000      	beq.n	17074 <_vfprintf_r+0x1604>
   17072:	e689      	b.n	16d88 <_vfprintf_r+0x1318>
   17074:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17076:	43d3      	mvns	r3, r2
   17078:	17db      	asrs	r3, r3, #31
   1707a:	401a      	ands	r2, r3
   1707c:	9208      	str	r2, [sp, #32]
   1707e:	e565      	b.n	16b4c <_vfprintf_r+0x10dc>
   17080:	2301      	movs	r3, #1
   17082:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   17084:	391b      	subs	r1, #27
   17086:	1a9d      	subs	r5, r3, r2
   17088:	aa16      	add	r2, sp, #88	; 0x58
   1708a:	332c      	adds	r3, #44	; 0x2c
   1708c:	1852      	adds	r2, r2, r1
   1708e:	7013      	strb	r3, [r2, #0]
   17090:	e62f      	b.n	16cf2 <_vfprintf_r+0x1282>
   17092:	4b2c      	ldr	r3, [pc, #176]	; (17144 <_vfprintf_r+0x16d4>)
   17094:	9311      	str	r3, [sp, #68]	; 0x44
   17096:	f7ff f843 	bl	16120 <_vfprintf_r+0x6b0>
   1709a:	232d      	movs	r3, #45	; 0x2d
   1709c:	aa16      	add	r2, sp, #88	; 0x58
   1709e:	77d3      	strb	r3, [r2, #31]
   170a0:	4698      	mov	r8, r3
   170a2:	e7aa      	b.n	16ffa <_vfprintf_r+0x158a>
   170a4:	4653      	mov	r3, sl
   170a6:	2b00      	cmp	r3, #0
   170a8:	d101      	bne.n	170ae <_vfprintf_r+0x163e>
   170aa:	07e3      	lsls	r3, r4, #31
   170ac:	d503      	bpl.n	170b6 <_vfprintf_r+0x1646>
   170ae:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   170b0:	1c58      	adds	r0, r3, #1
   170b2:	0003      	movs	r3, r0
   170b4:	e7ac      	b.n	17010 <_vfprintf_r+0x15a0>
   170b6:	2301      	movs	r3, #1
   170b8:	e708      	b.n	16ecc <_vfprintf_r+0x145c>
   170ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   170bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
   170be:	1a9b      	subs	r3, r3, r2
   170c0:	9314      	str	r3, [sp, #80]	; 0x50
   170c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   170c4:	2b47      	cmp	r3, #71	; 0x47
   170c6:	d100      	bne.n	170ca <_vfprintf_r+0x165a>
   170c8:	e5f6      	b.n	16cb8 <_vfprintf_r+0x1248>
   170ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   170cc:	9313      	str	r3, [sp, #76]	; 0x4c
   170ce:	e5fd      	b.n	16ccc <_vfprintf_r+0x125c>
   170d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   170d2:	1d1d      	adds	r5, r3, #4
   170d4:	681b      	ldr	r3, [r3, #0]
   170d6:	46a8      	mov	r8, r5
   170d8:	469a      	mov	sl, r3
   170da:	2b00      	cmp	r3, #0
   170dc:	db0a      	blt.n	170f4 <_vfprintf_r+0x1684>
   170de:	4645      	mov	r5, r8
   170e0:	9b07      	ldr	r3, [sp, #28]
   170e2:	950f      	str	r5, [sp, #60]	; 0x3c
   170e4:	785b      	ldrb	r3, [r3, #1]
   170e6:	9207      	str	r2, [sp, #28]
   170e8:	f7fe fd4b 	bl	15b82 <_vfprintf_r+0x112>
   170ec:	ab16      	add	r3, sp, #88	; 0x58
   170ee:	77d8      	strb	r0, [r3, #31]
   170f0:	f7ff f830 	bl	16154 <_vfprintf_r+0x6e4>
   170f4:	2301      	movs	r3, #1
   170f6:	425b      	negs	r3, r3
   170f8:	469a      	mov	sl, r3
   170fa:	e7f0      	b.n	170de <_vfprintf_r+0x166e>
   170fc:	ab16      	add	r3, sp, #88	; 0x58
   170fe:	77d8      	strb	r0, [r3, #31]
   17100:	f7fe ff27 	bl	15f52 <_vfprintf_r+0x4e2>
   17104:	ab16      	add	r3, sp, #88	; 0x58
   17106:	77d8      	strb	r0, [r3, #31]
   17108:	f7fe fdce 	bl	15ca8 <_vfprintf_r+0x238>
   1710c:	480c      	ldr	r0, [pc, #48]	; (17140 <_vfprintf_r+0x16d0>)
   1710e:	4681      	mov	r9, r0
   17110:	e787      	b.n	17022 <_vfprintf_r+0x15b2>
   17112:	ab16      	add	r3, sp, #88	; 0x58
   17114:	77d8      	strb	r0, [r3, #31]
   17116:	f7ff f829 	bl	1616c <_vfprintf_r+0x6fc>
   1711a:	ab16      	add	r3, sp, #88	; 0x58
   1711c:	77d8      	strb	r0, [r3, #31]
   1711e:	f7fe ffc3 	bl	160a8 <_vfprintf_r+0x638>
   17122:	ab16      	add	r3, sp, #88	; 0x58
   17124:	77d8      	strb	r0, [r3, #31]
   17126:	f7fe ffa5 	bl	16074 <_vfprintf_r+0x604>
   1712a:	ab16      	add	r3, sp, #88	; 0x58
   1712c:	77d8      	strb	r0, [r3, #31]
   1712e:	f7fe feaf 	bl	15e90 <_vfprintf_r+0x420>
   17132:	aa16      	add	r2, sp, #88	; 0x58
   17134:	232e      	movs	r3, #46	; 0x2e
   17136:	4694      	mov	ip, r2
   17138:	4463      	add	r3, ip
   1713a:	e61a      	b.n	16d72 <_vfprintf_r+0x1302>
   1713c:	0001bdec 	.word	0x0001bdec
   17140:	0001bfe0 	.word	0x0001bfe0
   17144:	0001bdf0 	.word	0x0001bdf0

00017148 <__sbprintf>:
   17148:	b5f0      	push	{r4, r5, r6, r7, lr}
   1714a:	0015      	movs	r5, r2
   1714c:	2202      	movs	r2, #2
   1714e:	4c1e      	ldr	r4, [pc, #120]	; (171c8 <__sbprintf+0x80>)
   17150:	001f      	movs	r7, r3
   17152:	898b      	ldrh	r3, [r1, #12]
   17154:	44a5      	add	sp, r4
   17156:	4393      	bics	r3, r2
   17158:	466a      	mov	r2, sp
   1715a:	8193      	strh	r3, [r2, #12]
   1715c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1715e:	0006      	movs	r6, r0
   17160:	9319      	str	r3, [sp, #100]	; 0x64
   17162:	89cb      	ldrh	r3, [r1, #14]
   17164:	a816      	add	r0, sp, #88	; 0x58
   17166:	81d3      	strh	r3, [r2, #14]
   17168:	69cb      	ldr	r3, [r1, #28]
   1716a:	000c      	movs	r4, r1
   1716c:	9307      	str	r3, [sp, #28]
   1716e:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   17170:	9309      	str	r3, [sp, #36]	; 0x24
   17172:	ab1a      	add	r3, sp, #104	; 0x68
   17174:	9300      	str	r3, [sp, #0]
   17176:	9304      	str	r3, [sp, #16]
   17178:	2380      	movs	r3, #128	; 0x80
   1717a:	00db      	lsls	r3, r3, #3
   1717c:	9302      	str	r3, [sp, #8]
   1717e:	9305      	str	r3, [sp, #20]
   17180:	2300      	movs	r3, #0
   17182:	9306      	str	r3, [sp, #24]
   17184:	f001 fd64 	bl	18c50 <__retarget_lock_init_recursive>
   17188:	002a      	movs	r2, r5
   1718a:	003b      	movs	r3, r7
   1718c:	4669      	mov	r1, sp
   1718e:	0030      	movs	r0, r6
   17190:	f7fe fc6e 	bl	15a70 <_vfprintf_r>
   17194:	1e05      	subs	r5, r0, #0
   17196:	db05      	blt.n	171a4 <__sbprintf+0x5c>
   17198:	4669      	mov	r1, sp
   1719a:	0030      	movs	r0, r6
   1719c:	f001 f9ac 	bl	184f8 <_fflush_r>
   171a0:	2800      	cmp	r0, #0
   171a2:	d10e      	bne.n	171c2 <__sbprintf+0x7a>
   171a4:	466b      	mov	r3, sp
   171a6:	899b      	ldrh	r3, [r3, #12]
   171a8:	065b      	lsls	r3, r3, #25
   171aa:	d503      	bpl.n	171b4 <__sbprintf+0x6c>
   171ac:	2240      	movs	r2, #64	; 0x40
   171ae:	89a3      	ldrh	r3, [r4, #12]
   171b0:	4313      	orrs	r3, r2
   171b2:	81a3      	strh	r3, [r4, #12]
   171b4:	9816      	ldr	r0, [sp, #88]	; 0x58
   171b6:	f001 fd4d 	bl	18c54 <__retarget_lock_close_recursive>
   171ba:	0028      	movs	r0, r5
   171bc:	4b03      	ldr	r3, [pc, #12]	; (171cc <__sbprintf+0x84>)
   171be:	449d      	add	sp, r3
   171c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   171c2:	2501      	movs	r5, #1
   171c4:	426d      	negs	r5, r5
   171c6:	e7ed      	b.n	171a4 <__sbprintf+0x5c>
   171c8:	fffffb94 	.word	0xfffffb94
   171cc:	0000046c 	.word	0x0000046c

000171d0 <__swsetup_r>:
   171d0:	4b33      	ldr	r3, [pc, #204]	; (172a0 <__swsetup_r+0xd0>)
   171d2:	b570      	push	{r4, r5, r6, lr}
   171d4:	0005      	movs	r5, r0
   171d6:	6818      	ldr	r0, [r3, #0]
   171d8:	000c      	movs	r4, r1
   171da:	2800      	cmp	r0, #0
   171dc:	d002      	beq.n	171e4 <__swsetup_r+0x14>
   171de:	6b83      	ldr	r3, [r0, #56]	; 0x38
   171e0:	2b00      	cmp	r3, #0
   171e2:	d03c      	beq.n	1725e <__swsetup_r+0x8e>
   171e4:	230c      	movs	r3, #12
   171e6:	5ee2      	ldrsh	r2, [r4, r3]
   171e8:	b293      	uxth	r3, r2
   171ea:	0719      	lsls	r1, r3, #28
   171ec:	d50d      	bpl.n	1720a <__swsetup_r+0x3a>
   171ee:	6921      	ldr	r1, [r4, #16]
   171f0:	2900      	cmp	r1, #0
   171f2:	d015      	beq.n	17220 <__swsetup_r+0x50>
   171f4:	07da      	lsls	r2, r3, #31
   171f6:	d521      	bpl.n	1723c <__swsetup_r+0x6c>
   171f8:	2300      	movs	r3, #0
   171fa:	60a3      	str	r3, [r4, #8]
   171fc:	6963      	ldr	r3, [r4, #20]
   171fe:	2000      	movs	r0, #0
   17200:	425b      	negs	r3, r3
   17202:	61a3      	str	r3, [r4, #24]
   17204:	2900      	cmp	r1, #0
   17206:	d021      	beq.n	1724c <__swsetup_r+0x7c>
   17208:	bd70      	pop	{r4, r5, r6, pc}
   1720a:	06d9      	lsls	r1, r3, #27
   1720c:	d53f      	bpl.n	1728e <__swsetup_r+0xbe>
   1720e:	075b      	lsls	r3, r3, #29
   17210:	d428      	bmi.n	17264 <__swsetup_r+0x94>
   17212:	6921      	ldr	r1, [r4, #16]
   17214:	2308      	movs	r3, #8
   17216:	4313      	orrs	r3, r2
   17218:	81a3      	strh	r3, [r4, #12]
   1721a:	b29b      	uxth	r3, r3
   1721c:	2900      	cmp	r1, #0
   1721e:	d1e9      	bne.n	171f4 <__swsetup_r+0x24>
   17220:	22a0      	movs	r2, #160	; 0xa0
   17222:	2080      	movs	r0, #128	; 0x80
   17224:	0092      	lsls	r2, r2, #2
   17226:	0080      	lsls	r0, r0, #2
   17228:	401a      	ands	r2, r3
   1722a:	4282      	cmp	r2, r0
   1722c:	d0e2      	beq.n	171f4 <__swsetup_r+0x24>
   1722e:	0021      	movs	r1, r4
   17230:	0028      	movs	r0, r5
   17232:	f001 fd45 	bl	18cc0 <__smakebuf_r>
   17236:	89a3      	ldrh	r3, [r4, #12]
   17238:	6921      	ldr	r1, [r4, #16]
   1723a:	e7db      	b.n	171f4 <__swsetup_r+0x24>
   1723c:	2200      	movs	r2, #0
   1723e:	079b      	lsls	r3, r3, #30
   17240:	d400      	bmi.n	17244 <__swsetup_r+0x74>
   17242:	6962      	ldr	r2, [r4, #20]
   17244:	60a2      	str	r2, [r4, #8]
   17246:	2000      	movs	r0, #0
   17248:	2900      	cmp	r1, #0
   1724a:	d1dd      	bne.n	17208 <__swsetup_r+0x38>
   1724c:	220c      	movs	r2, #12
   1724e:	5ea3      	ldrsh	r3, [r4, r2]
   17250:	061a      	lsls	r2, r3, #24
   17252:	d5d9      	bpl.n	17208 <__swsetup_r+0x38>
   17254:	2240      	movs	r2, #64	; 0x40
   17256:	4313      	orrs	r3, r2
   17258:	81a3      	strh	r3, [r4, #12]
   1725a:	3801      	subs	r0, #1
   1725c:	e7d4      	b.n	17208 <__swsetup_r+0x38>
   1725e:	f001 f9a5 	bl	185ac <__sinit>
   17262:	e7bf      	b.n	171e4 <__swsetup_r+0x14>
   17264:	6b21      	ldr	r1, [r4, #48]	; 0x30
   17266:	2900      	cmp	r1, #0
   17268:	d00a      	beq.n	17280 <__swsetup_r+0xb0>
   1726a:	0023      	movs	r3, r4
   1726c:	3340      	adds	r3, #64	; 0x40
   1726e:	4299      	cmp	r1, r3
   17270:	d004      	beq.n	1727c <__swsetup_r+0xac>
   17272:	0028      	movs	r0, r5
   17274:	f001 fa44 	bl	18700 <_free_r>
   17278:	230c      	movs	r3, #12
   1727a:	5ee2      	ldrsh	r2, [r4, r3]
   1727c:	2300      	movs	r3, #0
   1727e:	6323      	str	r3, [r4, #48]	; 0x30
   17280:	2324      	movs	r3, #36	; 0x24
   17282:	439a      	bics	r2, r3
   17284:	2300      	movs	r3, #0
   17286:	6921      	ldr	r1, [r4, #16]
   17288:	6063      	str	r3, [r4, #4]
   1728a:	6021      	str	r1, [r4, #0]
   1728c:	e7c2      	b.n	17214 <__swsetup_r+0x44>
   1728e:	2309      	movs	r3, #9
   17290:	602b      	str	r3, [r5, #0]
   17292:	2340      	movs	r3, #64	; 0x40
   17294:	2001      	movs	r0, #1
   17296:	431a      	orrs	r2, r3
   17298:	81a2      	strh	r2, [r4, #12]
   1729a:	4240      	negs	r0, r0
   1729c:	e7b4      	b.n	17208 <__swsetup_r+0x38>
   1729e:	46c0      	nop			; (mov r8, r8)
   172a0:	200000cc 	.word	0x200000cc

000172a4 <register_fini>:
   172a4:	4b03      	ldr	r3, [pc, #12]	; (172b4 <register_fini+0x10>)
   172a6:	b510      	push	{r4, lr}
   172a8:	2b00      	cmp	r3, #0
   172aa:	d002      	beq.n	172b2 <register_fini+0xe>
   172ac:	4802      	ldr	r0, [pc, #8]	; (172b8 <register_fini+0x14>)
   172ae:	f000 f805 	bl	172bc <atexit>
   172b2:	bd10      	pop	{r4, pc}
   172b4:	00000000 	.word	0x00000000
   172b8:	0001862d 	.word	0x0001862d

000172bc <atexit>:
   172bc:	b510      	push	{r4, lr}
   172be:	0001      	movs	r1, r0
   172c0:	2300      	movs	r3, #0
   172c2:	2200      	movs	r2, #0
   172c4:	2000      	movs	r0, #0
   172c6:	f002 ff1b 	bl	1a100 <__register_exitproc>
   172ca:	bd10      	pop	{r4, pc}

000172cc <quorem>:
   172cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   172ce:	4645      	mov	r5, r8
   172d0:	4680      	mov	r8, r0
   172d2:	46de      	mov	lr, fp
   172d4:	4657      	mov	r7, sl
   172d6:	464e      	mov	r6, r9
   172d8:	4642      	mov	r2, r8
   172da:	b5e0      	push	{r5, r6, r7, lr}
   172dc:	690c      	ldr	r4, [r1, #16]
   172de:	6912      	ldr	r2, [r2, #16]
   172e0:	b085      	sub	sp, #20
   172e2:	000b      	movs	r3, r1
   172e4:	9102      	str	r1, [sp, #8]
   172e6:	2000      	movs	r0, #0
   172e8:	4294      	cmp	r4, r2
   172ea:	dd00      	ble.n	172ee <quorem+0x22>
   172ec:	e090      	b.n	17410 <quorem+0x144>
   172ee:	2214      	movs	r2, #20
   172f0:	4694      	mov	ip, r2
   172f2:	4463      	add	r3, ip
   172f4:	4699      	mov	r9, r3
   172f6:	464a      	mov	r2, r9
   172f8:	3c01      	subs	r4, #1
   172fa:	00a3      	lsls	r3, r4, #2
   172fc:	18d6      	adds	r6, r2, r3
   172fe:	2214      	movs	r2, #20
   17300:	4442      	add	r2, r8
   17302:	4693      	mov	fp, r2
   17304:	449b      	add	fp, r3
   17306:	6833      	ldr	r3, [r6, #0]
   17308:	0015      	movs	r5, r2
   1730a:	1c59      	adds	r1, r3, #1
   1730c:	465b      	mov	r3, fp
   1730e:	6818      	ldr	r0, [r3, #0]
   17310:	9201      	str	r2, [sp, #4]
   17312:	f7f9 fc77 	bl	10c04 <__udivsi3>
   17316:	1e03      	subs	r3, r0, #0
   17318:	9000      	str	r0, [sp, #0]
   1731a:	d042      	beq.n	173a2 <quorem+0xd6>
   1731c:	0029      	movs	r1, r5
   1731e:	2700      	movs	r7, #0
   17320:	464d      	mov	r5, r9
   17322:	2000      	movs	r0, #0
   17324:	46b1      	mov	r9, r6
   17326:	46a2      	mov	sl, r4
   17328:	003e      	movs	r6, r7
   1732a:	0004      	movs	r4, r0
   1732c:	469c      	mov	ip, r3
   1732e:	002f      	movs	r7, r5
   17330:	0008      	movs	r0, r1
   17332:	9503      	str	r5, [sp, #12]
   17334:	4663      	mov	r3, ip
   17336:	cf04      	ldmia	r7!, {r2}
   17338:	0415      	lsls	r5, r2, #16
   1733a:	0c2d      	lsrs	r5, r5, #16
   1733c:	435d      	muls	r5, r3
   1733e:	0c12      	lsrs	r2, r2, #16
   17340:	435a      	muls	r2, r3
   17342:	19ad      	adds	r5, r5, r6
   17344:	0c2b      	lsrs	r3, r5, #16
   17346:	18d2      	adds	r2, r2, r3
   17348:	6803      	ldr	r3, [r0, #0]
   1734a:	042d      	lsls	r5, r5, #16
   1734c:	0419      	lsls	r1, r3, #16
   1734e:	0c09      	lsrs	r1, r1, #16
   17350:	1909      	adds	r1, r1, r4
   17352:	0c16      	lsrs	r6, r2, #16
   17354:	0c2d      	lsrs	r5, r5, #16
   17356:	0412      	lsls	r2, r2, #16
   17358:	1b49      	subs	r1, r1, r5
   1735a:	0c12      	lsrs	r2, r2, #16
   1735c:	0c1b      	lsrs	r3, r3, #16
   1735e:	1a9b      	subs	r3, r3, r2
   17360:	140a      	asrs	r2, r1, #16
   17362:	189b      	adds	r3, r3, r2
   17364:	0409      	lsls	r1, r1, #16
   17366:	141c      	asrs	r4, r3, #16
   17368:	0c09      	lsrs	r1, r1, #16
   1736a:	041b      	lsls	r3, r3, #16
   1736c:	4319      	orrs	r1, r3
   1736e:	c002      	stmia	r0!, {r1}
   17370:	45b9      	cmp	r9, r7
   17372:	d2df      	bcs.n	17334 <quorem+0x68>
   17374:	9b03      	ldr	r3, [sp, #12]
   17376:	464e      	mov	r6, r9
   17378:	4699      	mov	r9, r3
   1737a:	465b      	mov	r3, fp
   1737c:	681b      	ldr	r3, [r3, #0]
   1737e:	4654      	mov	r4, sl
   17380:	2b00      	cmp	r3, #0
   17382:	d10e      	bne.n	173a2 <quorem+0xd6>
   17384:	465b      	mov	r3, fp
   17386:	9a01      	ldr	r2, [sp, #4]
   17388:	3b04      	subs	r3, #4
   1738a:	429a      	cmp	r2, r3
   1738c:	d304      	bcc.n	17398 <quorem+0xcc>
   1738e:	e006      	b.n	1739e <quorem+0xd2>
   17390:	3b04      	subs	r3, #4
   17392:	3c01      	subs	r4, #1
   17394:	429a      	cmp	r2, r3
   17396:	d202      	bcs.n	1739e <quorem+0xd2>
   17398:	6819      	ldr	r1, [r3, #0]
   1739a:	2900      	cmp	r1, #0
   1739c:	d0f8      	beq.n	17390 <quorem+0xc4>
   1739e:	4643      	mov	r3, r8
   173a0:	611c      	str	r4, [r3, #16]
   173a2:	9902      	ldr	r1, [sp, #8]
   173a4:	4640      	mov	r0, r8
   173a6:	f002 fa7b 	bl	198a0 <__mcmp>
   173aa:	2800      	cmp	r0, #0
   173ac:	db2f      	blt.n	1740e <quorem+0x142>
   173ae:	464f      	mov	r7, r9
   173b0:	2000      	movs	r0, #0
   173b2:	9b00      	ldr	r3, [sp, #0]
   173b4:	9d01      	ldr	r5, [sp, #4]
   173b6:	3301      	adds	r3, #1
   173b8:	9300      	str	r3, [sp, #0]
   173ba:	682b      	ldr	r3, [r5, #0]
   173bc:	cf02      	ldmia	r7!, {r1}
   173be:	041a      	lsls	r2, r3, #16
   173c0:	0c12      	lsrs	r2, r2, #16
   173c2:	1810      	adds	r0, r2, r0
   173c4:	040a      	lsls	r2, r1, #16
   173c6:	0c12      	lsrs	r2, r2, #16
   173c8:	1a82      	subs	r2, r0, r2
   173ca:	0c09      	lsrs	r1, r1, #16
   173cc:	0c1b      	lsrs	r3, r3, #16
   173ce:	1a5b      	subs	r3, r3, r1
   173d0:	1411      	asrs	r1, r2, #16
   173d2:	185b      	adds	r3, r3, r1
   173d4:	0412      	lsls	r2, r2, #16
   173d6:	1418      	asrs	r0, r3, #16
   173d8:	0c12      	lsrs	r2, r2, #16
   173da:	041b      	lsls	r3, r3, #16
   173dc:	4313      	orrs	r3, r2
   173de:	c508      	stmia	r5!, {r3}
   173e0:	42be      	cmp	r6, r7
   173e2:	d2ea      	bcs.n	173ba <quorem+0xee>
   173e4:	9901      	ldr	r1, [sp, #4]
   173e6:	00a3      	lsls	r3, r4, #2
   173e8:	468c      	mov	ip, r1
   173ea:	4463      	add	r3, ip
   173ec:	681a      	ldr	r2, [r3, #0]
   173ee:	2a00      	cmp	r2, #0
   173f0:	d10d      	bne.n	1740e <quorem+0x142>
   173f2:	3b04      	subs	r3, #4
   173f4:	000a      	movs	r2, r1
   173f6:	4299      	cmp	r1, r3
   173f8:	d304      	bcc.n	17404 <quorem+0x138>
   173fa:	e006      	b.n	1740a <quorem+0x13e>
   173fc:	3b04      	subs	r3, #4
   173fe:	3c01      	subs	r4, #1
   17400:	429a      	cmp	r2, r3
   17402:	d202      	bcs.n	1740a <quorem+0x13e>
   17404:	6819      	ldr	r1, [r3, #0]
   17406:	2900      	cmp	r1, #0
   17408:	d0f8      	beq.n	173fc <quorem+0x130>
   1740a:	4643      	mov	r3, r8
   1740c:	611c      	str	r4, [r3, #16]
   1740e:	9800      	ldr	r0, [sp, #0]
   17410:	b005      	add	sp, #20
   17412:	bc3c      	pop	{r2, r3, r4, r5}
   17414:	4690      	mov	r8, r2
   17416:	4699      	mov	r9, r3
   17418:	46a2      	mov	sl, r4
   1741a:	46ab      	mov	fp, r5
   1741c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1741e:	46c0      	nop			; (mov r8, r8)

00017420 <_dtoa_r>:
   17420:	b5f0      	push	{r4, r5, r6, r7, lr}
   17422:	4657      	mov	r7, sl
   17424:	464e      	mov	r6, r9
   17426:	4645      	mov	r5, r8
   17428:	46de      	mov	lr, fp
   1742a:	b5e0      	push	{r5, r6, r7, lr}
   1742c:	6c01      	ldr	r1, [r0, #64]	; 0x40
   1742e:	b099      	sub	sp, #100	; 0x64
   17430:	4682      	mov	sl, r0
   17432:	001d      	movs	r5, r3
   17434:	0016      	movs	r6, r2
   17436:	001f      	movs	r7, r3
   17438:	2900      	cmp	r1, #0
   1743a:	d009      	beq.n	17450 <_dtoa_r+0x30>
   1743c:	2301      	movs	r3, #1
   1743e:	6c42      	ldr	r2, [r0, #68]	; 0x44
   17440:	4093      	lsls	r3, r2
   17442:	604a      	str	r2, [r1, #4]
   17444:	608b      	str	r3, [r1, #8]
   17446:	f002 f81f 	bl	19488 <_Bfree>
   1744a:	2300      	movs	r3, #0
   1744c:	4652      	mov	r2, sl
   1744e:	6413      	str	r3, [r2, #64]	; 0x40
   17450:	46b8      	mov	r8, r7
   17452:	2f00      	cmp	r7, #0
   17454:	db37      	blt.n	174c6 <_dtoa_r+0xa6>
   17456:	2300      	movs	r3, #0
   17458:	9a25      	ldr	r2, [sp, #148]	; 0x94
   1745a:	6013      	str	r3, [r2, #0]
   1745c:	4642      	mov	r2, r8
   1745e:	4bd6      	ldr	r3, [pc, #856]	; (177b8 <_dtoa_r+0x398>)
   17460:	401a      	ands	r2, r3
   17462:	429a      	cmp	r2, r3
   17464:	d018      	beq.n	17498 <_dtoa_r+0x78>
   17466:	2200      	movs	r2, #0
   17468:	2300      	movs	r3, #0
   1746a:	0030      	movs	r0, r6
   1746c:	0039      	movs	r1, r7
   1746e:	f7fc fb29 	bl	13ac4 <__aeabi_dcmpeq>
   17472:	2800      	cmp	r0, #0
   17474:	d02f      	beq.n	174d6 <_dtoa_r+0xb6>
   17476:	2301      	movs	r3, #1
   17478:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1747a:	6013      	str	r3, [r2, #0]
   1747c:	9b26      	ldr	r3, [sp, #152]	; 0x98
   1747e:	2b00      	cmp	r3, #0
   17480:	d100      	bne.n	17484 <_dtoa_r+0x64>
   17482:	e22a      	b.n	178da <_dtoa_r+0x4ba>
   17484:	48cd      	ldr	r0, [pc, #820]	; (177bc <_dtoa_r+0x39c>)
   17486:	6018      	str	r0, [r3, #0]
   17488:	3801      	subs	r0, #1
   1748a:	b019      	add	sp, #100	; 0x64
   1748c:	bc3c      	pop	{r2, r3, r4, r5}
   1748e:	4690      	mov	r8, r2
   17490:	4699      	mov	r9, r3
   17492:	46a2      	mov	sl, r4
   17494:	46ab      	mov	fp, r5
   17496:	bdf0      	pop	{r4, r5, r6, r7, pc}
   17498:	4bc9      	ldr	r3, [pc, #804]	; (177c0 <_dtoa_r+0x3a0>)
   1749a:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1749c:	6013      	str	r3, [r2, #0]
   1749e:	2e00      	cmp	r6, #0
   174a0:	d10b      	bne.n	174ba <_dtoa_r+0x9a>
   174a2:	4643      	mov	r3, r8
   174a4:	0318      	lsls	r0, r3, #12
   174a6:	d108      	bne.n	174ba <_dtoa_r+0x9a>
   174a8:	9b26      	ldr	r3, [sp, #152]	; 0x98
   174aa:	48c6      	ldr	r0, [pc, #792]	; (177c4 <_dtoa_r+0x3a4>)
   174ac:	2b00      	cmp	r3, #0
   174ae:	d0ec      	beq.n	1748a <_dtoa_r+0x6a>
   174b0:	0003      	movs	r3, r0
   174b2:	3308      	adds	r3, #8
   174b4:	9a26      	ldr	r2, [sp, #152]	; 0x98
   174b6:	6013      	str	r3, [r2, #0]
   174b8:	e7e7      	b.n	1748a <_dtoa_r+0x6a>
   174ba:	9b26      	ldr	r3, [sp, #152]	; 0x98
   174bc:	48c2      	ldr	r0, [pc, #776]	; (177c8 <_dtoa_r+0x3a8>)
   174be:	2b00      	cmp	r3, #0
   174c0:	d0e3      	beq.n	1748a <_dtoa_r+0x6a>
   174c2:	1cc3      	adds	r3, r0, #3
   174c4:	e7f6      	b.n	174b4 <_dtoa_r+0x94>
   174c6:	2301      	movs	r3, #1
   174c8:	9a25      	ldr	r2, [sp, #148]	; 0x94
   174ca:	0068      	lsls	r0, r5, #1
   174cc:	6013      	str	r3, [r2, #0]
   174ce:	0843      	lsrs	r3, r0, #1
   174d0:	4698      	mov	r8, r3
   174d2:	001f      	movs	r7, r3
   174d4:	e7c2      	b.n	1745c <_dtoa_r+0x3c>
   174d6:	ab16      	add	r3, sp, #88	; 0x58
   174d8:	9301      	str	r3, [sp, #4]
   174da:	ab17      	add	r3, sp, #92	; 0x5c
   174dc:	9300      	str	r3, [sp, #0]
   174de:	0032      	movs	r2, r6
   174e0:	003b      	movs	r3, r7
   174e2:	4650      	mov	r0, sl
   174e4:	f002 fa92 	bl	19a0c <__d2b>
   174e8:	4643      	mov	r3, r8
   174ea:	4683      	mov	fp, r0
   174ec:	0d1a      	lsrs	r2, r3, #20
   174ee:	d100      	bne.n	174f2 <_dtoa_r+0xd2>
   174f0:	e1d6      	b.n	178a0 <_dtoa_r+0x480>
   174f2:	033b      	lsls	r3, r7, #12
   174f4:	4cb5      	ldr	r4, [pc, #724]	; (177cc <_dtoa_r+0x3ac>)
   174f6:	0b1b      	lsrs	r3, r3, #12
   174f8:	431c      	orrs	r4, r3
   174fa:	4bb5      	ldr	r3, [pc, #724]	; (177d0 <_dtoa_r+0x3b0>)
   174fc:	0030      	movs	r0, r6
   174fe:	4698      	mov	r8, r3
   17500:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17502:	0021      	movs	r1, r4
   17504:	4699      	mov	r9, r3
   17506:	2300      	movs	r3, #0
   17508:	4490      	add	r8, r2
   1750a:	930f      	str	r3, [sp, #60]	; 0x3c
   1750c:	2200      	movs	r2, #0
   1750e:	4bb1      	ldr	r3, [pc, #708]	; (177d4 <_dtoa_r+0x3b4>)
   17510:	f7fb fe22 	bl	13158 <__aeabi_dsub>
   17514:	4ab0      	ldr	r2, [pc, #704]	; (177d8 <_dtoa_r+0x3b8>)
   17516:	4bb1      	ldr	r3, [pc, #708]	; (177dc <_dtoa_r+0x3bc>)
   17518:	f7fb fb9e 	bl	12c58 <__aeabi_dmul>
   1751c:	4ab0      	ldr	r2, [pc, #704]	; (177e0 <_dtoa_r+0x3c0>)
   1751e:	4bb1      	ldr	r3, [pc, #708]	; (177e4 <_dtoa_r+0x3c4>)
   17520:	f7fa fd56 	bl	11fd0 <__aeabi_dadd>
   17524:	0004      	movs	r4, r0
   17526:	4640      	mov	r0, r8
   17528:	000d      	movs	r5, r1
   1752a:	f003 f877 	bl	1a61c <__aeabi_i2d>
   1752e:	4aae      	ldr	r2, [pc, #696]	; (177e8 <_dtoa_r+0x3c8>)
   17530:	4bae      	ldr	r3, [pc, #696]	; (177ec <_dtoa_r+0x3cc>)
   17532:	f7fb fb91 	bl	12c58 <__aeabi_dmul>
   17536:	0002      	movs	r2, r0
   17538:	000b      	movs	r3, r1
   1753a:	0020      	movs	r0, r4
   1753c:	0029      	movs	r1, r5
   1753e:	f7fa fd47 	bl	11fd0 <__aeabi_dadd>
   17542:	0004      	movs	r4, r0
   17544:	000d      	movs	r5, r1
   17546:	f7fc f91d 	bl	13784 <__aeabi_d2iz>
   1754a:	2200      	movs	r2, #0
   1754c:	9003      	str	r0, [sp, #12]
   1754e:	2300      	movs	r3, #0
   17550:	0020      	movs	r0, r4
   17552:	0029      	movs	r1, r5
   17554:	f7fc fabc 	bl	13ad0 <__aeabi_dcmplt>
   17558:	2800      	cmp	r0, #0
   1755a:	d000      	beq.n	1755e <_dtoa_r+0x13e>
   1755c:	e2b1      	b.n	17ac2 <_dtoa_r+0x6a2>
   1755e:	2301      	movs	r3, #1
   17560:	9c03      	ldr	r4, [sp, #12]
   17562:	930c      	str	r3, [sp, #48]	; 0x30
   17564:	2c16      	cmp	r4, #22
   17566:	d810      	bhi.n	1758a <_dtoa_r+0x16a>
   17568:	49a1      	ldr	r1, [pc, #644]	; (177f0 <_dtoa_r+0x3d0>)
   1756a:	00e3      	lsls	r3, r4, #3
   1756c:	18c9      	adds	r1, r1, r3
   1756e:	0032      	movs	r2, r6
   17570:	6808      	ldr	r0, [r1, #0]
   17572:	6849      	ldr	r1, [r1, #4]
   17574:	003b      	movs	r3, r7
   17576:	f7fc fabf 	bl	13af8 <__aeabi_dcmpgt>
   1757a:	2800      	cmp	r0, #0
   1757c:	d100      	bne.n	17580 <_dtoa_r+0x160>
   1757e:	e31d      	b.n	17bbc <_dtoa_r+0x79c>
   17580:	0023      	movs	r3, r4
   17582:	3b01      	subs	r3, #1
   17584:	9303      	str	r3, [sp, #12]
   17586:	2300      	movs	r3, #0
   17588:	930c      	str	r3, [sp, #48]	; 0x30
   1758a:	464b      	mov	r3, r9
   1758c:	4642      	mov	r2, r8
   1758e:	1a9a      	subs	r2, r3, r2
   17590:	2300      	movs	r3, #0
   17592:	9306      	str	r3, [sp, #24]
   17594:	0013      	movs	r3, r2
   17596:	3b01      	subs	r3, #1
   17598:	9304      	str	r3, [sp, #16]
   1759a:	d500      	bpl.n	1759e <_dtoa_r+0x17e>
   1759c:	e2a1      	b.n	17ae2 <_dtoa_r+0x6c2>
   1759e:	9b03      	ldr	r3, [sp, #12]
   175a0:	2b00      	cmp	r3, #0
   175a2:	da00      	bge.n	175a6 <_dtoa_r+0x186>
   175a4:	e284      	b.n	17ab0 <_dtoa_r+0x690>
   175a6:	469c      	mov	ip, r3
   175a8:	930d      	str	r3, [sp, #52]	; 0x34
   175aa:	2300      	movs	r3, #0
   175ac:	9a04      	ldr	r2, [sp, #16]
   175ae:	4699      	mov	r9, r3
   175b0:	0011      	movs	r1, r2
   175b2:	4461      	add	r1, ip
   175b4:	9104      	str	r1, [sp, #16]
   175b6:	9b22      	ldr	r3, [sp, #136]	; 0x88
   175b8:	2b09      	cmp	r3, #9
   175ba:	d900      	bls.n	175be <_dtoa_r+0x19e>
   175bc:	e18f      	b.n	178de <_dtoa_r+0x4be>
   175be:	2401      	movs	r4, #1
   175c0:	2b05      	cmp	r3, #5
   175c2:	dd02      	ble.n	175ca <_dtoa_r+0x1aa>
   175c4:	2400      	movs	r4, #0
   175c6:	3b04      	subs	r3, #4
   175c8:	9322      	str	r3, [sp, #136]	; 0x88
   175ca:	9b22      	ldr	r3, [sp, #136]	; 0x88
   175cc:	2b03      	cmp	r3, #3
   175ce:	d101      	bne.n	175d4 <_dtoa_r+0x1b4>
   175d0:	f000 fcce 	bl	17f70 <_dtoa_r+0xb50>
   175d4:	dc01      	bgt.n	175da <_dtoa_r+0x1ba>
   175d6:	f000 fc92 	bl	17efe <_dtoa_r+0xade>
   175da:	9b22      	ldr	r3, [sp, #136]	; 0x88
   175dc:	2b04      	cmp	r3, #4
   175de:	d101      	bne.n	175e4 <_dtoa_r+0x1c4>
   175e0:	f000 fc40 	bl	17e64 <_dtoa_r+0xa44>
   175e4:	2301      	movs	r3, #1
   175e6:	930b      	str	r3, [sp, #44]	; 0x2c
   175e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
   175ea:	2b05      	cmp	r3, #5
   175ec:	d001      	beq.n	175f2 <_dtoa_r+0x1d2>
   175ee:	f000 fc8b 	bl	17f08 <_dtoa_r+0xae8>
   175f2:	9a23      	ldr	r2, [sp, #140]	; 0x8c
   175f4:	9b03      	ldr	r3, [sp, #12]
   175f6:	4694      	mov	ip, r2
   175f8:	4463      	add	r3, ip
   175fa:	930e      	str	r3, [sp, #56]	; 0x38
   175fc:	3301      	adds	r3, #1
   175fe:	9307      	str	r3, [sp, #28]
   17600:	1e1d      	subs	r5, r3, #0
   17602:	dc01      	bgt.n	17608 <_dtoa_r+0x1e8>
   17604:	f000 fd49 	bl	1809a <_dtoa_r+0xc7a>
   17608:	9b07      	ldr	r3, [sp, #28]
   1760a:	4698      	mov	r8, r3
   1760c:	2300      	movs	r3, #0
   1760e:	4652      	mov	r2, sl
   17610:	2100      	movs	r1, #0
   17612:	6453      	str	r3, [r2, #68]	; 0x44
   17614:	2d17      	cmp	r5, #23
   17616:	d90a      	bls.n	1762e <_dtoa_r+0x20e>
   17618:	2201      	movs	r2, #1
   1761a:	3304      	adds	r3, #4
   1761c:	005b      	lsls	r3, r3, #1
   1761e:	0018      	movs	r0, r3
   17620:	3014      	adds	r0, #20
   17622:	0011      	movs	r1, r2
   17624:	3201      	adds	r2, #1
   17626:	4285      	cmp	r5, r0
   17628:	d2f8      	bcs.n	1761c <_dtoa_r+0x1fc>
   1762a:	4653      	mov	r3, sl
   1762c:	6459      	str	r1, [r3, #68]	; 0x44
   1762e:	4650      	mov	r0, sl
   17630:	f001 ff02 	bl	19438 <_Balloc>
   17634:	4653      	mov	r3, sl
   17636:	6418      	str	r0, [r3, #64]	; 0x40
   17638:	4643      	mov	r3, r8
   1763a:	900a      	str	r0, [sp, #40]	; 0x28
   1763c:	2b0e      	cmp	r3, #14
   1763e:	d900      	bls.n	17642 <_dtoa_r+0x222>
   17640:	e161      	b.n	17906 <_dtoa_r+0x4e6>
   17642:	2c00      	cmp	r4, #0
   17644:	d100      	bne.n	17648 <_dtoa_r+0x228>
   17646:	e15e      	b.n	17906 <_dtoa_r+0x4e6>
   17648:	9610      	str	r6, [sp, #64]	; 0x40
   1764a:	9711      	str	r7, [sp, #68]	; 0x44
   1764c:	9e03      	ldr	r6, [sp, #12]
   1764e:	2e00      	cmp	r6, #0
   17650:	dc01      	bgt.n	17656 <_dtoa_r+0x236>
   17652:	f000 fd25 	bl	180a0 <_dtoa_r+0xc80>
   17656:	0032      	movs	r2, r6
   17658:	210f      	movs	r1, #15
   1765a:	4b65      	ldr	r3, [pc, #404]	; (177f0 <_dtoa_r+0x3d0>)
   1765c:	400a      	ands	r2, r1
   1765e:	00d2      	lsls	r2, r2, #3
   17660:	189b      	adds	r3, r3, r2
   17662:	1136      	asrs	r6, r6, #4
   17664:	681c      	ldr	r4, [r3, #0]
   17666:	685d      	ldr	r5, [r3, #4]
   17668:	06f3      	lsls	r3, r6, #27
   1766a:	d401      	bmi.n	17670 <_dtoa_r+0x250>
   1766c:	f000 fcca 	bl	18004 <_dtoa_r+0xbe4>
   17670:	4b60      	ldr	r3, [pc, #384]	; (177f4 <_dtoa_r+0x3d4>)
   17672:	400e      	ands	r6, r1
   17674:	6a1a      	ldr	r2, [r3, #32]
   17676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   17678:	9810      	ldr	r0, [sp, #64]	; 0x40
   1767a:	9911      	ldr	r1, [sp, #68]	; 0x44
   1767c:	f7fa ffb8 	bl	125f0 <__aeabi_ddiv>
   17680:	2303      	movs	r3, #3
   17682:	4698      	mov	r8, r3
   17684:	9008      	str	r0, [sp, #32]
   17686:	9109      	str	r1, [sp, #36]	; 0x24
   17688:	2e00      	cmp	r6, #0
   1768a:	d011      	beq.n	176b0 <_dtoa_r+0x290>
   1768c:	4f59      	ldr	r7, [pc, #356]	; (177f4 <_dtoa_r+0x3d4>)
   1768e:	2301      	movs	r3, #1
   17690:	4233      	tst	r3, r6
   17692:	d009      	beq.n	176a8 <_dtoa_r+0x288>
   17694:	469c      	mov	ip, r3
   17696:	683a      	ldr	r2, [r7, #0]
   17698:	687b      	ldr	r3, [r7, #4]
   1769a:	0020      	movs	r0, r4
   1769c:	0029      	movs	r1, r5
   1769e:	44e0      	add	r8, ip
   176a0:	f7fb fada 	bl	12c58 <__aeabi_dmul>
   176a4:	0004      	movs	r4, r0
   176a6:	000d      	movs	r5, r1
   176a8:	1076      	asrs	r6, r6, #1
   176aa:	3708      	adds	r7, #8
   176ac:	2e00      	cmp	r6, #0
   176ae:	d1ee      	bne.n	1768e <_dtoa_r+0x26e>
   176b0:	0022      	movs	r2, r4
   176b2:	9808      	ldr	r0, [sp, #32]
   176b4:	9909      	ldr	r1, [sp, #36]	; 0x24
   176b6:	002b      	movs	r3, r5
   176b8:	f7fa ff9a 	bl	125f0 <__aeabi_ddiv>
   176bc:	0006      	movs	r6, r0
   176be:	000f      	movs	r7, r1
   176c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   176c2:	2b00      	cmp	r3, #0
   176c4:	d009      	beq.n	176da <_dtoa_r+0x2ba>
   176c6:	2200      	movs	r2, #0
   176c8:	4b40      	ldr	r3, [pc, #256]	; (177cc <_dtoa_r+0x3ac>)
   176ca:	0030      	movs	r0, r6
   176cc:	0039      	movs	r1, r7
   176ce:	f7fc f9ff 	bl	13ad0 <__aeabi_dcmplt>
   176d2:	2800      	cmp	r0, #0
   176d4:	d001      	beq.n	176da <_dtoa_r+0x2ba>
   176d6:	f000 fdc2 	bl	1825e <_dtoa_r+0xe3e>
   176da:	4640      	mov	r0, r8
   176dc:	f002 ff9e 	bl	1a61c <__aeabi_i2d>
   176e0:	0032      	movs	r2, r6
   176e2:	003b      	movs	r3, r7
   176e4:	f7fb fab8 	bl	12c58 <__aeabi_dmul>
   176e8:	2200      	movs	r2, #0
   176ea:	4b43      	ldr	r3, [pc, #268]	; (177f8 <_dtoa_r+0x3d8>)
   176ec:	f7fa fc70 	bl	11fd0 <__aeabi_dadd>
   176f0:	4a42      	ldr	r2, [pc, #264]	; (177fc <_dtoa_r+0x3dc>)
   176f2:	000b      	movs	r3, r1
   176f4:	4694      	mov	ip, r2
   176f6:	4463      	add	r3, ip
   176f8:	9008      	str	r0, [sp, #32]
   176fa:	9109      	str	r1, [sp, #36]	; 0x24
   176fc:	9309      	str	r3, [sp, #36]	; 0x24
   176fe:	9b07      	ldr	r3, [sp, #28]
   17700:	2b00      	cmp	r3, #0
   17702:	d101      	bne.n	17708 <_dtoa_r+0x2e8>
   17704:	f000 fc50 	bl	17fa8 <_dtoa_r+0xb88>
   17708:	9b03      	ldr	r3, [sp, #12]
   1770a:	9313      	str	r3, [sp, #76]	; 0x4c
   1770c:	9b07      	ldr	r3, [sp, #28]
   1770e:	9312      	str	r3, [sp, #72]	; 0x48
   17710:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17712:	2b00      	cmp	r3, #0
   17714:	d101      	bne.n	1771a <_dtoa_r+0x2fa>
   17716:	f000 fd1d 	bl	18154 <_dtoa_r+0xd34>
   1771a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1771c:	2000      	movs	r0, #0
   1771e:	1e5a      	subs	r2, r3, #1
   17720:	4b33      	ldr	r3, [pc, #204]	; (177f0 <_dtoa_r+0x3d0>)
   17722:	00d2      	lsls	r2, r2, #3
   17724:	189b      	adds	r3, r3, r2
   17726:	681a      	ldr	r2, [r3, #0]
   17728:	685b      	ldr	r3, [r3, #4]
   1772a:	4935      	ldr	r1, [pc, #212]	; (17800 <_dtoa_r+0x3e0>)
   1772c:	f7fa ff60 	bl	125f0 <__aeabi_ddiv>
   17730:	9a08      	ldr	r2, [sp, #32]
   17732:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17734:	f7fb fd10 	bl	13158 <__aeabi_dsub>
   17738:	9008      	str	r0, [sp, #32]
   1773a:	9109      	str	r1, [sp, #36]	; 0x24
   1773c:	0039      	movs	r1, r7
   1773e:	0030      	movs	r0, r6
   17740:	f7fc f820 	bl	13784 <__aeabi_d2iz>
   17744:	0004      	movs	r4, r0
   17746:	f002 ff69 	bl	1a61c <__aeabi_i2d>
   1774a:	0002      	movs	r2, r0
   1774c:	000b      	movs	r3, r1
   1774e:	0030      	movs	r0, r6
   17750:	0039      	movs	r1, r7
   17752:	f7fb fd01 	bl	13158 <__aeabi_dsub>
   17756:	0005      	movs	r5, r0
   17758:	000e      	movs	r6, r1
   1775a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1775c:	3430      	adds	r4, #48	; 0x30
   1775e:	1c51      	adds	r1, r2, #1
   17760:	b2e7      	uxtb	r7, r4
   17762:	9114      	str	r1, [sp, #80]	; 0x50
   17764:	7017      	strb	r7, [r2, #0]
   17766:	0033      	movs	r3, r6
   17768:	9808      	ldr	r0, [sp, #32]
   1776a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1776c:	002a      	movs	r2, r5
   1776e:	f7fc f9c3 	bl	13af8 <__aeabi_dcmpgt>
   17772:	2800      	cmp	r0, #0
   17774:	d001      	beq.n	1777a <_dtoa_r+0x35a>
   17776:	f000 fdfe 	bl	18376 <_dtoa_r+0xf56>
   1777a:	002a      	movs	r2, r5
   1777c:	0033      	movs	r3, r6
   1777e:	2000      	movs	r0, #0
   17780:	4912      	ldr	r1, [pc, #72]	; (177cc <_dtoa_r+0x3ac>)
   17782:	f7fb fce9 	bl	13158 <__aeabi_dsub>
   17786:	0002      	movs	r2, r0
   17788:	000b      	movs	r3, r1
   1778a:	9808      	ldr	r0, [sp, #32]
   1778c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1778e:	f7fc f9b3 	bl	13af8 <__aeabi_dcmpgt>
   17792:	2800      	cmp	r0, #0
   17794:	d001      	beq.n	1779a <_dtoa_r+0x37a>
   17796:	f000 fde7 	bl	18368 <_dtoa_r+0xf48>
   1779a:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1779c:	2b01      	cmp	r3, #1
   1779e:	d101      	bne.n	177a4 <_dtoa_r+0x384>
   177a0:	f000 fc78 	bl	18094 <_dtoa_r+0xc74>
   177a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   177a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
   177a8:	4694      	mov	ip, r2
   177aa:	4463      	add	r3, ip
   177ac:	4698      	mov	r8, r3
   177ae:	464b      	mov	r3, r9
   177b0:	9312      	str	r3, [sp, #72]	; 0x48
   177b2:	9b14      	ldr	r3, [sp, #80]	; 0x50
   177b4:	4699      	mov	r9, r3
   177b6:	e038      	b.n	1782a <_dtoa_r+0x40a>
   177b8:	7ff00000 	.word	0x7ff00000
   177bc:	0001b8f9 	.word	0x0001b8f9
   177c0:	0000270f 	.word	0x0000270f
   177c4:	0001bff0 	.word	0x0001bff0
   177c8:	0001bffc 	.word	0x0001bffc
   177cc:	3ff00000 	.word	0x3ff00000
   177d0:	fffffc01 	.word	0xfffffc01
   177d4:	3ff80000 	.word	0x3ff80000
   177d8:	636f4361 	.word	0x636f4361
   177dc:	3fd287a7 	.word	0x3fd287a7
   177e0:	8b60c8b3 	.word	0x8b60c8b3
   177e4:	3fc68a28 	.word	0x3fc68a28
   177e8:	509f79fb 	.word	0x509f79fb
   177ec:	3fd34413 	.word	0x3fd34413
   177f0:	0001c038 	.word	0x0001c038
   177f4:	0001c010 	.word	0x0001c010
   177f8:	401c0000 	.word	0x401c0000
   177fc:	fcc00000 	.word	0xfcc00000
   17800:	3fe00000 	.word	0x3fe00000
   17804:	002a      	movs	r2, r5
   17806:	0033      	movs	r3, r6
   17808:	2000      	movs	r0, #0
   1780a:	49b9      	ldr	r1, [pc, #740]	; (17af0 <_dtoa_r+0x6d0>)
   1780c:	f7fb fca4 	bl	13158 <__aeabi_dsub>
   17810:	9a08      	ldr	r2, [sp, #32]
   17812:	9b09      	ldr	r3, [sp, #36]	; 0x24
   17814:	f7fc f95c 	bl	13ad0 <__aeabi_dcmplt>
   17818:	2800      	cmp	r0, #0
   1781a:	d001      	beq.n	17820 <_dtoa_r+0x400>
   1781c:	f000 fd74 	bl	18308 <_dtoa_r+0xee8>
   17820:	46a1      	mov	r9, r4
   17822:	4544      	cmp	r4, r8
   17824:	d101      	bne.n	1782a <_dtoa_r+0x40a>
   17826:	f000 fc33 	bl	18090 <_dtoa_r+0xc70>
   1782a:	9808      	ldr	r0, [sp, #32]
   1782c:	9909      	ldr	r1, [sp, #36]	; 0x24
   1782e:	2200      	movs	r2, #0
   17830:	4bb0      	ldr	r3, [pc, #704]	; (17af4 <_dtoa_r+0x6d4>)
   17832:	f7fb fa11 	bl	12c58 <__aeabi_dmul>
   17836:	2200      	movs	r2, #0
   17838:	4bae      	ldr	r3, [pc, #696]	; (17af4 <_dtoa_r+0x6d4>)
   1783a:	9008      	str	r0, [sp, #32]
   1783c:	9109      	str	r1, [sp, #36]	; 0x24
   1783e:	0028      	movs	r0, r5
   17840:	0031      	movs	r1, r6
   17842:	f7fb fa09 	bl	12c58 <__aeabi_dmul>
   17846:	000d      	movs	r5, r1
   17848:	0004      	movs	r4, r0
   1784a:	f7fb ff9b 	bl	13784 <__aeabi_d2iz>
   1784e:	0007      	movs	r7, r0
   17850:	f002 fee4 	bl	1a61c <__aeabi_i2d>
   17854:	0002      	movs	r2, r0
   17856:	000b      	movs	r3, r1
   17858:	0020      	movs	r0, r4
   1785a:	0029      	movs	r1, r5
   1785c:	f7fb fc7c 	bl	13158 <__aeabi_dsub>
   17860:	464b      	mov	r3, r9
   17862:	3730      	adds	r7, #48	; 0x30
   17864:	b2ff      	uxtb	r7, r7
   17866:	1c5c      	adds	r4, r3, #1
   17868:	701f      	strb	r7, [r3, #0]
   1786a:	9a08      	ldr	r2, [sp, #32]
   1786c:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1786e:	0005      	movs	r5, r0
   17870:	000e      	movs	r6, r1
   17872:	f7fc f92d 	bl	13ad0 <__aeabi_dcmplt>
   17876:	2800      	cmp	r0, #0
   17878:	d0c4      	beq.n	17804 <_dtoa_r+0x3e4>
   1787a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1787c:	9303      	str	r3, [sp, #12]
   1787e:	4659      	mov	r1, fp
   17880:	4650      	mov	r0, sl
   17882:	f001 fe01 	bl	19488 <_Bfree>
   17886:	2300      	movs	r3, #0
   17888:	7023      	strb	r3, [r4, #0]
   1788a:	9b03      	ldr	r3, [sp, #12]
   1788c:	9a24      	ldr	r2, [sp, #144]	; 0x90
   1788e:	3301      	adds	r3, #1
   17890:	6013      	str	r3, [r2, #0]
   17892:	9b26      	ldr	r3, [sp, #152]	; 0x98
   17894:	2b00      	cmp	r3, #0
   17896:	d100      	bne.n	1789a <_dtoa_r+0x47a>
   17898:	e3a8      	b.n	17fec <_dtoa_r+0xbcc>
   1789a:	601c      	str	r4, [r3, #0]
   1789c:	980a      	ldr	r0, [sp, #40]	; 0x28
   1789e:	e5f4      	b.n	1748a <_dtoa_r+0x6a>
   178a0:	9b16      	ldr	r3, [sp, #88]	; 0x58
   178a2:	4699      	mov	r9, r3
   178a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   178a6:	444b      	add	r3, r9
   178a8:	001c      	movs	r4, r3
   178aa:	4b93      	ldr	r3, [pc, #588]	; (17af8 <_dtoa_r+0x6d8>)
   178ac:	18e3      	adds	r3, r4, r3
   178ae:	2b20      	cmp	r3, #32
   178b0:	dc00      	bgt.n	178b4 <_dtoa_r+0x494>
   178b2:	e17e      	b.n	17bb2 <_dtoa_r+0x792>
   178b4:	0031      	movs	r1, r6
   178b6:	4a91      	ldr	r2, [pc, #580]	; (17afc <_dtoa_r+0x6dc>)
   178b8:	4640      	mov	r0, r8
   178ba:	18a2      	adds	r2, r4, r2
   178bc:	40d1      	lsrs	r1, r2
   178be:	000a      	movs	r2, r1
   178c0:	2140      	movs	r1, #64	; 0x40
   178c2:	1acb      	subs	r3, r1, r3
   178c4:	4098      	lsls	r0, r3
   178c6:	4310      	orrs	r0, r2
   178c8:	f7fb ff90 	bl	137ec <__aeabi_ui2d>
   178cc:	1e63      	subs	r3, r4, #1
   178ce:	4698      	mov	r8, r3
   178d0:	2301      	movs	r3, #1
   178d2:	4d8b      	ldr	r5, [pc, #556]	; (17b00 <_dtoa_r+0x6e0>)
   178d4:	930f      	str	r3, [sp, #60]	; 0x3c
   178d6:	1949      	adds	r1, r1, r5
   178d8:	e618      	b.n	1750c <_dtoa_r+0xec>
   178da:	488a      	ldr	r0, [pc, #552]	; (17b04 <_dtoa_r+0x6e4>)
   178dc:	e5d5      	b.n	1748a <_dtoa_r+0x6a>
   178de:	2300      	movs	r3, #0
   178e0:	4652      	mov	r2, sl
   178e2:	2100      	movs	r1, #0
   178e4:	6453      	str	r3, [r2, #68]	; 0x44
   178e6:	4650      	mov	r0, sl
   178e8:	f001 fda6 	bl	19438 <_Balloc>
   178ec:	4653      	mov	r3, sl
   178ee:	6418      	str	r0, [r3, #64]	; 0x40
   178f0:	2301      	movs	r3, #1
   178f2:	425b      	negs	r3, r3
   178f4:	9307      	str	r3, [sp, #28]
   178f6:	930e      	str	r3, [sp, #56]	; 0x38
   178f8:	3302      	adds	r3, #2
   178fa:	2200      	movs	r2, #0
   178fc:	930b      	str	r3, [sp, #44]	; 0x2c
   178fe:	2300      	movs	r3, #0
   17900:	900a      	str	r0, [sp, #40]	; 0x28
   17902:	9223      	str	r2, [sp, #140]	; 0x8c
   17904:	9322      	str	r3, [sp, #136]	; 0x88
   17906:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17908:	2b00      	cmp	r3, #0
   1790a:	da00      	bge.n	1790e <_dtoa_r+0x4ee>
   1790c:	e0ab      	b.n	17a66 <_dtoa_r+0x646>
   1790e:	9a03      	ldr	r2, [sp, #12]
   17910:	2a0e      	cmp	r2, #14
   17912:	dd00      	ble.n	17916 <_dtoa_r+0x4f6>
   17914:	e0a7      	b.n	17a66 <_dtoa_r+0x646>
   17916:	4b7c      	ldr	r3, [pc, #496]	; (17b08 <_dtoa_r+0x6e8>)
   17918:	00d2      	lsls	r2, r2, #3
   1791a:	189b      	adds	r3, r3, r2
   1791c:	685c      	ldr	r4, [r3, #4]
   1791e:	681b      	ldr	r3, [r3, #0]
   17920:	9304      	str	r3, [sp, #16]
   17922:	9405      	str	r4, [sp, #20]
   17924:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17926:	2b00      	cmp	r3, #0
   17928:	da00      	bge.n	1792c <_dtoa_r+0x50c>
   1792a:	e2a7      	b.n	17e7c <_dtoa_r+0xa5c>
   1792c:	9c04      	ldr	r4, [sp, #16]
   1792e:	9d05      	ldr	r5, [sp, #20]
   17930:	0030      	movs	r0, r6
   17932:	0022      	movs	r2, r4
   17934:	002b      	movs	r3, r5
   17936:	0039      	movs	r1, r7
   17938:	f7fa fe5a 	bl	125f0 <__aeabi_ddiv>
   1793c:	f7fb ff22 	bl	13784 <__aeabi_d2iz>
   17940:	4680      	mov	r8, r0
   17942:	f002 fe6b 	bl	1a61c <__aeabi_i2d>
   17946:	0022      	movs	r2, r4
   17948:	002b      	movs	r3, r5
   1794a:	f7fb f985 	bl	12c58 <__aeabi_dmul>
   1794e:	0002      	movs	r2, r0
   17950:	000b      	movs	r3, r1
   17952:	0030      	movs	r0, r6
   17954:	0039      	movs	r1, r7
   17956:	f7fb fbff 	bl	13158 <__aeabi_dsub>
   1795a:	4643      	mov	r3, r8
   1795c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   1795e:	3330      	adds	r3, #48	; 0x30
   17960:	7013      	strb	r3, [r2, #0]
   17962:	9b07      	ldr	r3, [sp, #28]
   17964:	0006      	movs	r6, r0
   17966:	000f      	movs	r7, r1
   17968:	1c54      	adds	r4, r2, #1
   1796a:	2b01      	cmp	r3, #1
   1796c:	d04e      	beq.n	17a0c <_dtoa_r+0x5ec>
   1796e:	2200      	movs	r2, #0
   17970:	4b60      	ldr	r3, [pc, #384]	; (17af4 <_dtoa_r+0x6d4>)
   17972:	f7fb f971 	bl	12c58 <__aeabi_dmul>
   17976:	2200      	movs	r2, #0
   17978:	2300      	movs	r3, #0
   1797a:	0006      	movs	r6, r0
   1797c:	000f      	movs	r7, r1
   1797e:	f7fc f8a1 	bl	13ac4 <__aeabi_dcmpeq>
   17982:	2800      	cmp	r0, #0
   17984:	d000      	beq.n	17988 <_dtoa_r+0x568>
   17986:	e77a      	b.n	1787e <_dtoa_r+0x45e>
   17988:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1798a:	9a07      	ldr	r2, [sp, #28]
   1798c:	1c9d      	adds	r5, r3, #2
   1798e:	469c      	mov	ip, r3
   17990:	465b      	mov	r3, fp
   17992:	9306      	str	r3, [sp, #24]
   17994:	4653      	mov	r3, sl
   17996:	4462      	add	r2, ip
   17998:	46aa      	mov	sl, r5
   1799a:	9c04      	ldr	r4, [sp, #16]
   1799c:	9d05      	ldr	r5, [sp, #20]
   1799e:	4691      	mov	r9, r2
   179a0:	9307      	str	r3, [sp, #28]
   179a2:	e00f      	b.n	179c4 <_dtoa_r+0x5a4>
   179a4:	2200      	movs	r2, #0
   179a6:	4b53      	ldr	r3, [pc, #332]	; (17af4 <_dtoa_r+0x6d4>)
   179a8:	f7fb f956 	bl	12c58 <__aeabi_dmul>
   179ac:	2301      	movs	r3, #1
   179ae:	469c      	mov	ip, r3
   179b0:	2200      	movs	r2, #0
   179b2:	2300      	movs	r3, #0
   179b4:	0006      	movs	r6, r0
   179b6:	000f      	movs	r7, r1
   179b8:	44e2      	add	sl, ip
   179ba:	f7fc f883 	bl	13ac4 <__aeabi_dcmpeq>
   179be:	2800      	cmp	r0, #0
   179c0:	d000      	beq.n	179c4 <_dtoa_r+0x5a4>
   179c2:	e2d9      	b.n	17f78 <_dtoa_r+0xb58>
   179c4:	0022      	movs	r2, r4
   179c6:	002b      	movs	r3, r5
   179c8:	0030      	movs	r0, r6
   179ca:	0039      	movs	r1, r7
   179cc:	f7fa fe10 	bl	125f0 <__aeabi_ddiv>
   179d0:	f7fb fed8 	bl	13784 <__aeabi_d2iz>
   179d4:	4680      	mov	r8, r0
   179d6:	f002 fe21 	bl	1a61c <__aeabi_i2d>
   179da:	0022      	movs	r2, r4
   179dc:	002b      	movs	r3, r5
   179de:	f7fb f93b 	bl	12c58 <__aeabi_dmul>
   179e2:	0002      	movs	r2, r0
   179e4:	000b      	movs	r3, r1
   179e6:	0030      	movs	r0, r6
   179e8:	0039      	movs	r1, r7
   179ea:	f7fb fbb5 	bl	13158 <__aeabi_dsub>
   179ee:	4653      	mov	r3, sl
   179f0:	4642      	mov	r2, r8
   179f2:	3b01      	subs	r3, #1
   179f4:	3230      	adds	r2, #48	; 0x30
   179f6:	0006      	movs	r6, r0
   179f8:	000f      	movs	r7, r1
   179fa:	46d3      	mov	fp, sl
   179fc:	701a      	strb	r2, [r3, #0]
   179fe:	45d1      	cmp	r9, sl
   17a00:	d1d0      	bne.n	179a4 <_dtoa_r+0x584>
   17a02:	9b06      	ldr	r3, [sp, #24]
   17a04:	4654      	mov	r4, sl
   17a06:	469b      	mov	fp, r3
   17a08:	9b07      	ldr	r3, [sp, #28]
   17a0a:	469a      	mov	sl, r3
   17a0c:	0032      	movs	r2, r6
   17a0e:	003b      	movs	r3, r7
   17a10:	0030      	movs	r0, r6
   17a12:	0039      	movs	r1, r7
   17a14:	f7fa fadc 	bl	11fd0 <__aeabi_dadd>
   17a18:	0006      	movs	r6, r0
   17a1a:	000f      	movs	r7, r1
   17a1c:	0002      	movs	r2, r0
   17a1e:	000b      	movs	r3, r1
   17a20:	9804      	ldr	r0, [sp, #16]
   17a22:	9905      	ldr	r1, [sp, #20]
   17a24:	f7fc f854 	bl	13ad0 <__aeabi_dcmplt>
   17a28:	2800      	cmp	r0, #0
   17a2a:	d10c      	bne.n	17a46 <_dtoa_r+0x626>
   17a2c:	9804      	ldr	r0, [sp, #16]
   17a2e:	9905      	ldr	r1, [sp, #20]
   17a30:	0032      	movs	r2, r6
   17a32:	003b      	movs	r3, r7
   17a34:	f7fc f846 	bl	13ac4 <__aeabi_dcmpeq>
   17a38:	2800      	cmp	r0, #0
   17a3a:	d100      	bne.n	17a3e <_dtoa_r+0x61e>
   17a3c:	e71f      	b.n	1787e <_dtoa_r+0x45e>
   17a3e:	4643      	mov	r3, r8
   17a40:	07db      	lsls	r3, r3, #31
   17a42:	d400      	bmi.n	17a46 <_dtoa_r+0x626>
   17a44:	e71b      	b.n	1787e <_dtoa_r+0x45e>
   17a46:	1e65      	subs	r5, r4, #1
   17a48:	782f      	ldrb	r7, [r5, #0]
   17a4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17a4c:	e006      	b.n	17a5c <_dtoa_r+0x63c>
   17a4e:	429d      	cmp	r5, r3
   17a50:	d100      	bne.n	17a54 <_dtoa_r+0x634>
   17a52:	e351      	b.n	180f8 <_dtoa_r+0xcd8>
   17a54:	3c02      	subs	r4, #2
   17a56:	7827      	ldrb	r7, [r4, #0]
   17a58:	002c      	movs	r4, r5
   17a5a:	3d01      	subs	r5, #1
   17a5c:	2f39      	cmp	r7, #57	; 0x39
   17a5e:	d0f6      	beq.n	17a4e <_dtoa_r+0x62e>
   17a60:	3701      	adds	r7, #1
   17a62:	702f      	strb	r7, [r5, #0]
   17a64:	e70b      	b.n	1787e <_dtoa_r+0x45e>
   17a66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17a68:	2a00      	cmp	r2, #0
   17a6a:	d04f      	beq.n	17b0c <_dtoa_r+0x6ec>
   17a6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17a6e:	2a01      	cmp	r2, #1
   17a70:	dc00      	bgt.n	17a74 <_dtoa_r+0x654>
   17a72:	e22c      	b.n	17ece <_dtoa_r+0xaae>
   17a74:	9b07      	ldr	r3, [sp, #28]
   17a76:	1e5c      	subs	r4, r3, #1
   17a78:	464b      	mov	r3, r9
   17a7a:	45a1      	cmp	r9, r4
   17a7c:	da00      	bge.n	17a80 <_dtoa_r+0x660>
   17a7e:	e2b8      	b.n	17ff2 <_dtoa_r+0xbd2>
   17a80:	1b1c      	subs	r4, r3, r4
   17a82:	9b07      	ldr	r3, [sp, #28]
   17a84:	2b00      	cmp	r3, #0
   17a86:	da00      	bge.n	17a8a <_dtoa_r+0x66a>
   17a88:	e3d4      	b.n	18234 <_dtoa_r+0xe14>
   17a8a:	9b06      	ldr	r3, [sp, #24]
   17a8c:	9308      	str	r3, [sp, #32]
   17a8e:	9b07      	ldr	r3, [sp, #28]
   17a90:	9a06      	ldr	r2, [sp, #24]
   17a92:	2101      	movs	r1, #1
   17a94:	4694      	mov	ip, r2
   17a96:	449c      	add	ip, r3
   17a98:	4662      	mov	r2, ip
   17a9a:	9206      	str	r2, [sp, #24]
   17a9c:	9a04      	ldr	r2, [sp, #16]
   17a9e:	4650      	mov	r0, sl
   17aa0:	4694      	mov	ip, r2
   17aa2:	449c      	add	ip, r3
   17aa4:	4663      	mov	r3, ip
   17aa6:	9304      	str	r3, [sp, #16]
   17aa8:	f001 fd86 	bl	195b8 <__i2b>
   17aac:	4680      	mov	r8, r0
   17aae:	e032      	b.n	17b16 <_dtoa_r+0x6f6>
   17ab0:	9a06      	ldr	r2, [sp, #24]
   17ab2:	9b03      	ldr	r3, [sp, #12]
   17ab4:	1ad2      	subs	r2, r2, r3
   17ab6:	425b      	negs	r3, r3
   17ab8:	4699      	mov	r9, r3
   17aba:	2300      	movs	r3, #0
   17abc:	9206      	str	r2, [sp, #24]
   17abe:	930d      	str	r3, [sp, #52]	; 0x34
   17ac0:	e579      	b.n	175b6 <_dtoa_r+0x196>
   17ac2:	9803      	ldr	r0, [sp, #12]
   17ac4:	f002 fdaa 	bl	1a61c <__aeabi_i2d>
   17ac8:	000b      	movs	r3, r1
   17aca:	0002      	movs	r2, r0
   17acc:	0029      	movs	r1, r5
   17ace:	0020      	movs	r0, r4
   17ad0:	f7fb fff8 	bl	13ac4 <__aeabi_dcmpeq>
   17ad4:	0002      	movs	r2, r0
   17ad6:	4250      	negs	r0, r2
   17ad8:	4150      	adcs	r0, r2
   17ada:	9b03      	ldr	r3, [sp, #12]
   17adc:	1a1b      	subs	r3, r3, r0
   17ade:	9303      	str	r3, [sp, #12]
   17ae0:	e53d      	b.n	1755e <_dtoa_r+0x13e>
   17ae2:	2301      	movs	r3, #1
   17ae4:	1a9b      	subs	r3, r3, r2
   17ae6:	9306      	str	r3, [sp, #24]
   17ae8:	2300      	movs	r3, #0
   17aea:	9304      	str	r3, [sp, #16]
   17aec:	e557      	b.n	1759e <_dtoa_r+0x17e>
   17aee:	46c0      	nop			; (mov r8, r8)
   17af0:	3ff00000 	.word	0x3ff00000
   17af4:	40240000 	.word	0x40240000
   17af8:	00000432 	.word	0x00000432
   17afc:	00000412 	.word	0x00000412
   17b00:	fe100000 	.word	0xfe100000
   17b04:	0001b8f8 	.word	0x0001b8f8
   17b08:	0001c038 	.word	0x0001c038
   17b0c:	9b06      	ldr	r3, [sp, #24]
   17b0e:	464c      	mov	r4, r9
   17b10:	9308      	str	r3, [sp, #32]
   17b12:	2300      	movs	r3, #0
   17b14:	4698      	mov	r8, r3
   17b16:	9908      	ldr	r1, [sp, #32]
   17b18:	1e0b      	subs	r3, r1, #0
   17b1a:	dd0e      	ble.n	17b3a <_dtoa_r+0x71a>
   17b1c:	9a04      	ldr	r2, [sp, #16]
   17b1e:	2a00      	cmp	r2, #0
   17b20:	dd0b      	ble.n	17b3a <_dtoa_r+0x71a>
   17b22:	4293      	cmp	r3, r2
   17b24:	dd00      	ble.n	17b28 <_dtoa_r+0x708>
   17b26:	e187      	b.n	17e38 <_dtoa_r+0xa18>
   17b28:	9a06      	ldr	r2, [sp, #24]
   17b2a:	1ad2      	subs	r2, r2, r3
   17b2c:	9206      	str	r2, [sp, #24]
   17b2e:	9a08      	ldr	r2, [sp, #32]
   17b30:	1ad2      	subs	r2, r2, r3
   17b32:	9208      	str	r2, [sp, #32]
   17b34:	9a04      	ldr	r2, [sp, #16]
   17b36:	1ad3      	subs	r3, r2, r3
   17b38:	9304      	str	r3, [sp, #16]
   17b3a:	464b      	mov	r3, r9
   17b3c:	2b00      	cmp	r3, #0
   17b3e:	d01a      	beq.n	17b76 <_dtoa_r+0x756>
   17b40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17b42:	2b00      	cmp	r3, #0
   17b44:	d100      	bne.n	17b48 <_dtoa_r+0x728>
   17b46:	e1bb      	b.n	17ec0 <_dtoa_r+0xaa0>
   17b48:	2c00      	cmp	r4, #0
   17b4a:	dd10      	ble.n	17b6e <_dtoa_r+0x74e>
   17b4c:	4641      	mov	r1, r8
   17b4e:	0022      	movs	r2, r4
   17b50:	4650      	mov	r0, sl
   17b52:	f001 fde5 	bl	19720 <__pow5mult>
   17b56:	465a      	mov	r2, fp
   17b58:	0001      	movs	r1, r0
   17b5a:	4680      	mov	r8, r0
   17b5c:	4650      	mov	r0, sl
   17b5e:	f001 fd35 	bl	195cc <__multiply>
   17b62:	0005      	movs	r5, r0
   17b64:	4659      	mov	r1, fp
   17b66:	4650      	mov	r0, sl
   17b68:	f001 fc8e 	bl	19488 <_Bfree>
   17b6c:	46ab      	mov	fp, r5
   17b6e:	464b      	mov	r3, r9
   17b70:	1b1a      	subs	r2, r3, r4
   17b72:	d000      	beq.n	17b76 <_dtoa_r+0x756>
   17b74:	e1a5      	b.n	17ec2 <_dtoa_r+0xaa2>
   17b76:	2101      	movs	r1, #1
   17b78:	4650      	mov	r0, sl
   17b7a:	f001 fd1d 	bl	195b8 <__i2b>
   17b7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17b80:	4681      	mov	r9, r0
   17b82:	2b00      	cmp	r3, #0
   17b84:	dd1d      	ble.n	17bc2 <_dtoa_r+0x7a2>
   17b86:	001a      	movs	r2, r3
   17b88:	0001      	movs	r1, r0
   17b8a:	4650      	mov	r0, sl
   17b8c:	f001 fdc8 	bl	19720 <__pow5mult>
   17b90:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17b92:	4681      	mov	r9, r0
   17b94:	2b01      	cmp	r3, #1
   17b96:	dc00      	bgt.n	17b9a <_dtoa_r+0x77a>
   17b98:	e150      	b.n	17e3c <_dtoa_r+0xa1c>
   17b9a:	2400      	movs	r4, #0
   17b9c:	464b      	mov	r3, r9
   17b9e:	691b      	ldr	r3, [r3, #16]
   17ba0:	3303      	adds	r3, #3
   17ba2:	009b      	lsls	r3, r3, #2
   17ba4:	444b      	add	r3, r9
   17ba6:	6858      	ldr	r0, [r3, #4]
   17ba8:	f001 fcbe 	bl	19528 <__hi0bits>
   17bac:	2320      	movs	r3, #32
   17bae:	1a1b      	subs	r3, r3, r0
   17bb0:	e010      	b.n	17bd4 <_dtoa_r+0x7b4>
   17bb2:	2220      	movs	r2, #32
   17bb4:	0030      	movs	r0, r6
   17bb6:	1ad3      	subs	r3, r2, r3
   17bb8:	4098      	lsls	r0, r3
   17bba:	e685      	b.n	178c8 <_dtoa_r+0x4a8>
   17bbc:	2300      	movs	r3, #0
   17bbe:	930c      	str	r3, [sp, #48]	; 0x30
   17bc0:	e4e3      	b.n	1758a <_dtoa_r+0x16a>
   17bc2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17bc4:	2400      	movs	r4, #0
   17bc6:	2b01      	cmp	r3, #1
   17bc8:	dc00      	bgt.n	17bcc <_dtoa_r+0x7ac>
   17bca:	e18b      	b.n	17ee4 <_dtoa_r+0xac4>
   17bcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   17bce:	2301      	movs	r3, #1
   17bd0:	2a00      	cmp	r2, #0
   17bd2:	d1e3      	bne.n	17b9c <_dtoa_r+0x77c>
   17bd4:	9904      	ldr	r1, [sp, #16]
   17bd6:	201f      	movs	r0, #31
   17bd8:	468c      	mov	ip, r1
   17bda:	4463      	add	r3, ip
   17bdc:	4018      	ands	r0, r3
   17bde:	d100      	bne.n	17be2 <_dtoa_r+0x7c2>
   17be0:	e0ae      	b.n	17d40 <_dtoa_r+0x920>
   17be2:	2320      	movs	r3, #32
   17be4:	1a1b      	subs	r3, r3, r0
   17be6:	2b04      	cmp	r3, #4
   17be8:	dc00      	bgt.n	17bec <_dtoa_r+0x7cc>
   17bea:	e3cc      	b.n	18386 <_dtoa_r+0xf66>
   17bec:	231c      	movs	r3, #28
   17bee:	1a18      	subs	r0, r3, r0
   17bf0:	9b06      	ldr	r3, [sp, #24]
   17bf2:	469c      	mov	ip, r3
   17bf4:	4484      	add	ip, r0
   17bf6:	4663      	mov	r3, ip
   17bf8:	9306      	str	r3, [sp, #24]
   17bfa:	9b08      	ldr	r3, [sp, #32]
   17bfc:	469c      	mov	ip, r3
   17bfe:	4484      	add	ip, r0
   17c00:	4663      	mov	r3, ip
   17c02:	468c      	mov	ip, r1
   17c04:	4484      	add	ip, r0
   17c06:	9308      	str	r3, [sp, #32]
   17c08:	4663      	mov	r3, ip
   17c0a:	9304      	str	r3, [sp, #16]
   17c0c:	9b06      	ldr	r3, [sp, #24]
   17c0e:	2b00      	cmp	r3, #0
   17c10:	dd05      	ble.n	17c1e <_dtoa_r+0x7fe>
   17c12:	4659      	mov	r1, fp
   17c14:	001a      	movs	r2, r3
   17c16:	4650      	mov	r0, sl
   17c18:	f001 fde2 	bl	197e0 <__lshift>
   17c1c:	4683      	mov	fp, r0
   17c1e:	9b04      	ldr	r3, [sp, #16]
   17c20:	2b00      	cmp	r3, #0
   17c22:	dd05      	ble.n	17c30 <_dtoa_r+0x810>
   17c24:	4649      	mov	r1, r9
   17c26:	001a      	movs	r2, r3
   17c28:	4650      	mov	r0, sl
   17c2a:	f001 fdd9 	bl	197e0 <__lshift>
   17c2e:	4681      	mov	r9, r0
   17c30:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17c32:	2b00      	cmp	r3, #0
   17c34:	d000      	beq.n	17c38 <_dtoa_r+0x818>
   17c36:	e094      	b.n	17d62 <_dtoa_r+0x942>
   17c38:	9b07      	ldr	r3, [sp, #28]
   17c3a:	2b00      	cmp	r3, #0
   17c3c:	dc00      	bgt.n	17c40 <_dtoa_r+0x820>
   17c3e:	e175      	b.n	17f2c <_dtoa_r+0xb0c>
   17c40:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17c42:	2b00      	cmp	r3, #0
   17c44:	d100      	bne.n	17c48 <_dtoa_r+0x828>
   17c46:	e0a6      	b.n	17d96 <_dtoa_r+0x976>
   17c48:	9b08      	ldr	r3, [sp, #32]
   17c4a:	2b00      	cmp	r3, #0
   17c4c:	dd05      	ble.n	17c5a <_dtoa_r+0x83a>
   17c4e:	4641      	mov	r1, r8
   17c50:	001a      	movs	r2, r3
   17c52:	4650      	mov	r0, sl
   17c54:	f001 fdc4 	bl	197e0 <__lshift>
   17c58:	4680      	mov	r8, r0
   17c5a:	4643      	mov	r3, r8
   17c5c:	930c      	str	r3, [sp, #48]	; 0x30
   17c5e:	2c00      	cmp	r4, #0
   17c60:	d000      	beq.n	17c64 <_dtoa_r+0x844>
   17c62:	e250      	b.n	18106 <_dtoa_r+0xce6>
   17c64:	9c07      	ldr	r4, [sp, #28]
   17c66:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17c68:	3c01      	subs	r4, #1
   17c6a:	0023      	movs	r3, r4
   17c6c:	4694      	mov	ip, r2
   17c6e:	4463      	add	r3, ip
   17c70:	9308      	str	r3, [sp, #32]
   17c72:	2301      	movs	r3, #1
   17c74:	4033      	ands	r3, r6
   17c76:	9307      	str	r3, [sp, #28]
   17c78:	464b      	mov	r3, r9
   17c7a:	9306      	str	r3, [sp, #24]
   17c7c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17c7e:	4657      	mov	r7, sl
   17c80:	4645      	mov	r5, r8
   17c82:	465e      	mov	r6, fp
   17c84:	4692      	mov	sl, r2
   17c86:	4698      	mov	r8, r3
   17c88:	9b06      	ldr	r3, [sp, #24]
   17c8a:	0030      	movs	r0, r6
   17c8c:	0019      	movs	r1, r3
   17c8e:	4699      	mov	r9, r3
   17c90:	f7ff fb1c 	bl	172cc <quorem>
   17c94:	0003      	movs	r3, r0
   17c96:	900b      	str	r0, [sp, #44]	; 0x2c
   17c98:	3330      	adds	r3, #48	; 0x30
   17c9a:	0029      	movs	r1, r5
   17c9c:	0030      	movs	r0, r6
   17c9e:	9304      	str	r3, [sp, #16]
   17ca0:	f001 fdfe 	bl	198a0 <__mcmp>
   17ca4:	4649      	mov	r1, r9
   17ca6:	0004      	movs	r4, r0
   17ca8:	4642      	mov	r2, r8
   17caa:	0038      	movs	r0, r7
   17cac:	f001 fe12 	bl	198d4 <__mdiff>
   17cb0:	68c3      	ldr	r3, [r0, #12]
   17cb2:	4681      	mov	r9, r0
   17cb4:	2b00      	cmp	r3, #0
   17cb6:	d000      	beq.n	17cba <_dtoa_r+0x89a>
   17cb8:	e11e      	b.n	17ef8 <_dtoa_r+0xad8>
   17cba:	0001      	movs	r1, r0
   17cbc:	0030      	movs	r0, r6
   17cbe:	f001 fdef 	bl	198a0 <__mcmp>
   17cc2:	4683      	mov	fp, r0
   17cc4:	4649      	mov	r1, r9
   17cc6:	0038      	movs	r0, r7
   17cc8:	f001 fbde 	bl	19488 <_Bfree>
   17ccc:	465b      	mov	r3, fp
   17cce:	9a22      	ldr	r2, [sp, #136]	; 0x88
   17cd0:	4313      	orrs	r3, r2
   17cd2:	d103      	bne.n	17cdc <_dtoa_r+0x8bc>
   17cd4:	9b07      	ldr	r3, [sp, #28]
   17cd6:	2b00      	cmp	r3, #0
   17cd8:	d100      	bne.n	17cdc <_dtoa_r+0x8bc>
   17cda:	e306      	b.n	182ea <_dtoa_r+0xeca>
   17cdc:	2c00      	cmp	r4, #0
   17cde:	da00      	bge.n	17ce2 <_dtoa_r+0x8c2>
   17ce0:	e1a8      	b.n	18034 <_dtoa_r+0xc14>
   17ce2:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17ce4:	431c      	orrs	r4, r3
   17ce6:	d103      	bne.n	17cf0 <_dtoa_r+0x8d0>
   17ce8:	9b07      	ldr	r3, [sp, #28]
   17cea:	2b00      	cmp	r3, #0
   17cec:	d100      	bne.n	17cf0 <_dtoa_r+0x8d0>
   17cee:	e1a1      	b.n	18034 <_dtoa_r+0xc14>
   17cf0:	465b      	mov	r3, fp
   17cf2:	2b00      	cmp	r3, #0
   17cf4:	dd00      	ble.n	17cf8 <_dtoa_r+0x8d8>
   17cf6:	e282      	b.n	181fe <_dtoa_r+0xdde>
   17cf8:	4669      	mov	r1, sp
   17cfa:	4652      	mov	r2, sl
   17cfc:	4653      	mov	r3, sl
   17cfe:	7c09      	ldrb	r1, [r1, #16]
   17d00:	1c5c      	adds	r4, r3, #1
   17d02:	7011      	strb	r1, [r2, #0]
   17d04:	9a08      	ldr	r2, [sp, #32]
   17d06:	4552      	cmp	r2, sl
   17d08:	d100      	bne.n	17d0c <_dtoa_r+0x8ec>
   17d0a:	e28a      	b.n	18222 <_dtoa_r+0xe02>
   17d0c:	0031      	movs	r1, r6
   17d0e:	2300      	movs	r3, #0
   17d10:	220a      	movs	r2, #10
   17d12:	0038      	movs	r0, r7
   17d14:	f001 fbc2 	bl	1949c <__multadd>
   17d18:	2300      	movs	r3, #0
   17d1a:	0006      	movs	r6, r0
   17d1c:	220a      	movs	r2, #10
   17d1e:	0029      	movs	r1, r5
   17d20:	0038      	movs	r0, r7
   17d22:	4545      	cmp	r5, r8
   17d24:	d100      	bne.n	17d28 <_dtoa_r+0x908>
   17d26:	e0e1      	b.n	17eec <_dtoa_r+0xacc>
   17d28:	f001 fbb8 	bl	1949c <__multadd>
   17d2c:	4641      	mov	r1, r8
   17d2e:	0005      	movs	r5, r0
   17d30:	2300      	movs	r3, #0
   17d32:	220a      	movs	r2, #10
   17d34:	0038      	movs	r0, r7
   17d36:	f001 fbb1 	bl	1949c <__multadd>
   17d3a:	46a2      	mov	sl, r4
   17d3c:	4680      	mov	r8, r0
   17d3e:	e7a3      	b.n	17c88 <_dtoa_r+0x868>
   17d40:	201c      	movs	r0, #28
   17d42:	9b06      	ldr	r3, [sp, #24]
   17d44:	469c      	mov	ip, r3
   17d46:	4484      	add	ip, r0
   17d48:	4663      	mov	r3, ip
   17d4a:	9306      	str	r3, [sp, #24]
   17d4c:	9b08      	ldr	r3, [sp, #32]
   17d4e:	469c      	mov	ip, r3
   17d50:	4484      	add	ip, r0
   17d52:	4663      	mov	r3, ip
   17d54:	9308      	str	r3, [sp, #32]
   17d56:	9b04      	ldr	r3, [sp, #16]
   17d58:	469c      	mov	ip, r3
   17d5a:	4484      	add	ip, r0
   17d5c:	4663      	mov	r3, ip
   17d5e:	9304      	str	r3, [sp, #16]
   17d60:	e754      	b.n	17c0c <_dtoa_r+0x7ec>
   17d62:	4649      	mov	r1, r9
   17d64:	4658      	mov	r0, fp
   17d66:	f001 fd9b 	bl	198a0 <__mcmp>
   17d6a:	2800      	cmp	r0, #0
   17d6c:	db00      	blt.n	17d70 <_dtoa_r+0x950>
   17d6e:	e763      	b.n	17c38 <_dtoa_r+0x818>
   17d70:	9b03      	ldr	r3, [sp, #12]
   17d72:	4659      	mov	r1, fp
   17d74:	3b01      	subs	r3, #1
   17d76:	9303      	str	r3, [sp, #12]
   17d78:	220a      	movs	r2, #10
   17d7a:	2300      	movs	r3, #0
   17d7c:	4650      	mov	r0, sl
   17d7e:	f001 fb8d 	bl	1949c <__multadd>
   17d82:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   17d84:	4683      	mov	fp, r0
   17d86:	2b00      	cmp	r3, #0
   17d88:	d000      	beq.n	17d8c <_dtoa_r+0x96c>
   17d8a:	e2ca      	b.n	18322 <_dtoa_r+0xf02>
   17d8c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17d8e:	2b00      	cmp	r3, #0
   17d90:	dc00      	bgt.n	17d94 <_dtoa_r+0x974>
   17d92:	e2d8      	b.n	18346 <_dtoa_r+0xf26>
   17d94:	9307      	str	r3, [sp, #28]
   17d96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17d98:	465d      	mov	r5, fp
   17d9a:	2400      	movs	r4, #0
   17d9c:	9f07      	ldr	r7, [sp, #28]
   17d9e:	469b      	mov	fp, r3
   17da0:	e006      	b.n	17db0 <_dtoa_r+0x990>
   17da2:	0029      	movs	r1, r5
   17da4:	2300      	movs	r3, #0
   17da6:	220a      	movs	r2, #10
   17da8:	4650      	mov	r0, sl
   17daa:	f001 fb77 	bl	1949c <__multadd>
   17dae:	0005      	movs	r5, r0
   17db0:	4649      	mov	r1, r9
   17db2:	0028      	movs	r0, r5
   17db4:	f7ff fa8a 	bl	172cc <quorem>
   17db8:	465b      	mov	r3, fp
   17dba:	3030      	adds	r0, #48	; 0x30
   17dbc:	5518      	strb	r0, [r3, r4]
   17dbe:	3401      	adds	r4, #1
   17dc0:	42bc      	cmp	r4, r7
   17dc2:	dbee      	blt.n	17da2 <_dtoa_r+0x982>
   17dc4:	46ab      	mov	fp, r5
   17dc6:	0006      	movs	r6, r0
   17dc8:	9c07      	ldr	r4, [sp, #28]
   17dca:	2c00      	cmp	r4, #0
   17dcc:	dc00      	bgt.n	17dd0 <_dtoa_r+0x9b0>
   17dce:	e237      	b.n	18240 <_dtoa_r+0xe20>
   17dd0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   17dd2:	2700      	movs	r7, #0
   17dd4:	469c      	mov	ip, r3
   17dd6:	4464      	add	r4, ip
   17dd8:	4659      	mov	r1, fp
   17dda:	2201      	movs	r2, #1
   17ddc:	4650      	mov	r0, sl
   17dde:	f001 fcff 	bl	197e0 <__lshift>
   17de2:	4649      	mov	r1, r9
   17de4:	4683      	mov	fp, r0
   17de6:	f001 fd5b 	bl	198a0 <__mcmp>
   17dea:	2800      	cmp	r0, #0
   17dec:	dc00      	bgt.n	17df0 <_dtoa_r+0x9d0>
   17dee:	e144      	b.n	1807a <_dtoa_r+0xc5a>
   17df0:	1e65      	subs	r5, r4, #1
   17df2:	782b      	ldrb	r3, [r5, #0]
   17df4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17df6:	e006      	b.n	17e06 <_dtoa_r+0x9e6>
   17df8:	4295      	cmp	r5, r2
   17dfa:	d100      	bne.n	17dfe <_dtoa_r+0x9de>
   17dfc:	e0b1      	b.n	17f62 <_dtoa_r+0xb42>
   17dfe:	3c02      	subs	r4, #2
   17e00:	7823      	ldrb	r3, [r4, #0]
   17e02:	002c      	movs	r4, r5
   17e04:	3d01      	subs	r5, #1
   17e06:	2b39      	cmp	r3, #57	; 0x39
   17e08:	d0f6      	beq.n	17df8 <_dtoa_r+0x9d8>
   17e0a:	3301      	adds	r3, #1
   17e0c:	702b      	strb	r3, [r5, #0]
   17e0e:	4649      	mov	r1, r9
   17e10:	4650      	mov	r0, sl
   17e12:	f001 fb39 	bl	19488 <_Bfree>
   17e16:	4643      	mov	r3, r8
   17e18:	2b00      	cmp	r3, #0
   17e1a:	d100      	bne.n	17e1e <_dtoa_r+0x9fe>
   17e1c:	e52f      	b.n	1787e <_dtoa_r+0x45e>
   17e1e:	2f00      	cmp	r7, #0
   17e20:	d005      	beq.n	17e2e <_dtoa_r+0xa0e>
   17e22:	4547      	cmp	r7, r8
   17e24:	d003      	beq.n	17e2e <_dtoa_r+0xa0e>
   17e26:	0039      	movs	r1, r7
   17e28:	4650      	mov	r0, sl
   17e2a:	f001 fb2d 	bl	19488 <_Bfree>
   17e2e:	4641      	mov	r1, r8
   17e30:	4650      	mov	r0, sl
   17e32:	f001 fb29 	bl	19488 <_Bfree>
   17e36:	e522      	b.n	1787e <_dtoa_r+0x45e>
   17e38:	0013      	movs	r3, r2
   17e3a:	e675      	b.n	17b28 <_dtoa_r+0x708>
   17e3c:	2e00      	cmp	r6, #0
   17e3e:	d000      	beq.n	17e42 <_dtoa_r+0xa22>
   17e40:	e6ab      	b.n	17b9a <_dtoa_r+0x77a>
   17e42:	033b      	lsls	r3, r7, #12
   17e44:	2400      	movs	r4, #0
   17e46:	2b00      	cmp	r3, #0
   17e48:	d000      	beq.n	17e4c <_dtoa_r+0xa2c>
   17e4a:	e6bf      	b.n	17bcc <_dtoa_r+0x7ac>
   17e4c:	4bba      	ldr	r3, [pc, #744]	; (18138 <_dtoa_r+0xd18>)
   17e4e:	423b      	tst	r3, r7
   17e50:	d100      	bne.n	17e54 <_dtoa_r+0xa34>
   17e52:	e6bb      	b.n	17bcc <_dtoa_r+0x7ac>
   17e54:	9b06      	ldr	r3, [sp, #24]
   17e56:	3401      	adds	r4, #1
   17e58:	3301      	adds	r3, #1
   17e5a:	9306      	str	r3, [sp, #24]
   17e5c:	9b04      	ldr	r3, [sp, #16]
   17e5e:	3301      	adds	r3, #1
   17e60:	9304      	str	r3, [sp, #16]
   17e62:	e6b3      	b.n	17bcc <_dtoa_r+0x7ac>
   17e64:	2301      	movs	r3, #1
   17e66:	930b      	str	r3, [sp, #44]	; 0x2c
   17e68:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17e6a:	2b00      	cmp	r3, #0
   17e6c:	dc00      	bgt.n	17e70 <_dtoa_r+0xa50>
   17e6e:	e0d1      	b.n	18014 <_dtoa_r+0xbf4>
   17e70:	001d      	movs	r5, r3
   17e72:	4698      	mov	r8, r3
   17e74:	930e      	str	r3, [sp, #56]	; 0x38
   17e76:	9307      	str	r3, [sp, #28]
   17e78:	f7ff fbc8 	bl	1760c <_dtoa_r+0x1ec>
   17e7c:	9b07      	ldr	r3, [sp, #28]
   17e7e:	2b00      	cmp	r3, #0
   17e80:	dd00      	ble.n	17e84 <_dtoa_r+0xa64>
   17e82:	e553      	b.n	1792c <_dtoa_r+0x50c>
   17e84:	d000      	beq.n	17e88 <_dtoa_r+0xa68>
   17e86:	e0ad      	b.n	17fe4 <_dtoa_r+0xbc4>
   17e88:	9804      	ldr	r0, [sp, #16]
   17e8a:	9905      	ldr	r1, [sp, #20]
   17e8c:	2200      	movs	r2, #0
   17e8e:	4bab      	ldr	r3, [pc, #684]	; (1813c <_dtoa_r+0xd1c>)
   17e90:	f7fa fee2 	bl	12c58 <__aeabi_dmul>
   17e94:	003b      	movs	r3, r7
   17e96:	0032      	movs	r2, r6
   17e98:	f7fb fe38 	bl	13b0c <__aeabi_dcmpge>
   17e9c:	2300      	movs	r3, #0
   17e9e:	4699      	mov	r9, r3
   17ea0:	4698      	mov	r8, r3
   17ea2:	2800      	cmp	r0, #0
   17ea4:	d055      	beq.n	17f52 <_dtoa_r+0xb32>
   17ea6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
   17ea8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   17eaa:	43db      	mvns	r3, r3
   17eac:	9303      	str	r3, [sp, #12]
   17eae:	4649      	mov	r1, r9
   17eb0:	4650      	mov	r0, sl
   17eb2:	f001 fae9 	bl	19488 <_Bfree>
   17eb6:	4643      	mov	r3, r8
   17eb8:	2b00      	cmp	r3, #0
   17eba:	d100      	bne.n	17ebe <_dtoa_r+0xa9e>
   17ebc:	e4df      	b.n	1787e <_dtoa_r+0x45e>
   17ebe:	e7b6      	b.n	17e2e <_dtoa_r+0xa0e>
   17ec0:	464a      	mov	r2, r9
   17ec2:	4659      	mov	r1, fp
   17ec4:	4650      	mov	r0, sl
   17ec6:	f001 fc2b 	bl	19720 <__pow5mult>
   17eca:	4683      	mov	fp, r0
   17ecc:	e653      	b.n	17b76 <_dtoa_r+0x756>
   17ece:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17ed0:	2a00      	cmp	r2, #0
   17ed2:	d100      	bne.n	17ed6 <_dtoa_r+0xab6>
   17ed4:	e1b6      	b.n	18244 <_dtoa_r+0xe24>
   17ed6:	4a9a      	ldr	r2, [pc, #616]	; (18140 <_dtoa_r+0xd20>)
   17ed8:	464c      	mov	r4, r9
   17eda:	4694      	mov	ip, r2
   17edc:	9a06      	ldr	r2, [sp, #24]
   17ede:	4463      	add	r3, ip
   17ee0:	9208      	str	r2, [sp, #32]
   17ee2:	e5d5      	b.n	17a90 <_dtoa_r+0x670>
   17ee4:	2e00      	cmp	r6, #0
   17ee6:	d000      	beq.n	17eea <_dtoa_r+0xaca>
   17ee8:	e670      	b.n	17bcc <_dtoa_r+0x7ac>
   17eea:	e7aa      	b.n	17e42 <_dtoa_r+0xa22>
   17eec:	f001 fad6 	bl	1949c <__multadd>
   17ef0:	46a2      	mov	sl, r4
   17ef2:	0005      	movs	r5, r0
   17ef4:	4680      	mov	r8, r0
   17ef6:	e6c7      	b.n	17c88 <_dtoa_r+0x868>
   17ef8:	2301      	movs	r3, #1
   17efa:	469b      	mov	fp, r3
   17efc:	e6e2      	b.n	17cc4 <_dtoa_r+0x8a4>
   17efe:	2300      	movs	r3, #0
   17f00:	930b      	str	r3, [sp, #44]	; 0x2c
   17f02:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17f04:	2b02      	cmp	r3, #2
   17f06:	d0af      	beq.n	17e68 <_dtoa_r+0xa48>
   17f08:	2400      	movs	r4, #0
   17f0a:	4653      	mov	r3, sl
   17f0c:	0021      	movs	r1, r4
   17f0e:	645c      	str	r4, [r3, #68]	; 0x44
   17f10:	4650      	mov	r0, sl
   17f12:	f001 fa91 	bl	19438 <_Balloc>
   17f16:	4653      	mov	r3, sl
   17f18:	6418      	str	r0, [r3, #64]	; 0x40
   17f1a:	2301      	movs	r3, #1
   17f1c:	425b      	negs	r3, r3
   17f1e:	9307      	str	r3, [sp, #28]
   17f20:	930e      	str	r3, [sp, #56]	; 0x38
   17f22:	3302      	adds	r3, #2
   17f24:	900a      	str	r0, [sp, #40]	; 0x28
   17f26:	9423      	str	r4, [sp, #140]	; 0x8c
   17f28:	930b      	str	r3, [sp, #44]	; 0x2c
   17f2a:	e4ec      	b.n	17906 <_dtoa_r+0x4e6>
   17f2c:	9b22      	ldr	r3, [sp, #136]	; 0x88
   17f2e:	2b02      	cmp	r3, #2
   17f30:	dc00      	bgt.n	17f34 <_dtoa_r+0xb14>
   17f32:	e685      	b.n	17c40 <_dtoa_r+0x820>
   17f34:	9b07      	ldr	r3, [sp, #28]
   17f36:	2b00      	cmp	r3, #0
   17f38:	d1b5      	bne.n	17ea6 <_dtoa_r+0xa86>
   17f3a:	4649      	mov	r1, r9
   17f3c:	2205      	movs	r2, #5
   17f3e:	4650      	mov	r0, sl
   17f40:	f001 faac 	bl	1949c <__multadd>
   17f44:	4681      	mov	r9, r0
   17f46:	0001      	movs	r1, r0
   17f48:	4658      	mov	r0, fp
   17f4a:	f001 fca9 	bl	198a0 <__mcmp>
   17f4e:	2800      	cmp	r0, #0
   17f50:	dda9      	ble.n	17ea6 <_dtoa_r+0xa86>
   17f52:	2331      	movs	r3, #49	; 0x31
   17f54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17f56:	7013      	strb	r3, [r2, #0]
   17f58:	9b03      	ldr	r3, [sp, #12]
   17f5a:	1c54      	adds	r4, r2, #1
   17f5c:	3301      	adds	r3, #1
   17f5e:	9303      	str	r3, [sp, #12]
   17f60:	e7a5      	b.n	17eae <_dtoa_r+0xa8e>
   17f62:	9b03      	ldr	r3, [sp, #12]
   17f64:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   17f66:	3301      	adds	r3, #1
   17f68:	9303      	str	r3, [sp, #12]
   17f6a:	2331      	movs	r3, #49	; 0x31
   17f6c:	7013      	strb	r3, [r2, #0]
   17f6e:	e74e      	b.n	17e0e <_dtoa_r+0x9ee>
   17f70:	2300      	movs	r3, #0
   17f72:	930b      	str	r3, [sp, #44]	; 0x2c
   17f74:	f7ff fb3d 	bl	175f2 <_dtoa_r+0x1d2>
   17f78:	9b06      	ldr	r3, [sp, #24]
   17f7a:	465c      	mov	r4, fp
   17f7c:	469b      	mov	fp, r3
   17f7e:	9b07      	ldr	r3, [sp, #28]
   17f80:	469a      	mov	sl, r3
   17f82:	e47c      	b.n	1787e <_dtoa_r+0x45e>
   17f84:	4640      	mov	r0, r8
   17f86:	f002 fb49 	bl	1a61c <__aeabi_i2d>
   17f8a:	0032      	movs	r2, r6
   17f8c:	003b      	movs	r3, r7
   17f8e:	f7fa fe63 	bl	12c58 <__aeabi_dmul>
   17f92:	2200      	movs	r2, #0
   17f94:	4b6b      	ldr	r3, [pc, #428]	; (18144 <_dtoa_r+0xd24>)
   17f96:	f7fa f81b 	bl	11fd0 <__aeabi_dadd>
   17f9a:	4a6b      	ldr	r2, [pc, #428]	; (18148 <_dtoa_r+0xd28>)
   17f9c:	000b      	movs	r3, r1
   17f9e:	4694      	mov	ip, r2
   17fa0:	4463      	add	r3, ip
   17fa2:	9008      	str	r0, [sp, #32]
   17fa4:	9109      	str	r1, [sp, #36]	; 0x24
   17fa6:	9309      	str	r3, [sp, #36]	; 0x24
   17fa8:	2200      	movs	r2, #0
   17faa:	4b64      	ldr	r3, [pc, #400]	; (1813c <_dtoa_r+0xd1c>)
   17fac:	0030      	movs	r0, r6
   17fae:	0039      	movs	r1, r7
   17fb0:	f7fb f8d2 	bl	13158 <__aeabi_dsub>
   17fb4:	9e08      	ldr	r6, [sp, #32]
   17fb6:	9f09      	ldr	r7, [sp, #36]	; 0x24
   17fb8:	0032      	movs	r2, r6
   17fba:	003b      	movs	r3, r7
   17fbc:	0004      	movs	r4, r0
   17fbe:	000d      	movs	r5, r1
   17fc0:	f7fb fd9a 	bl	13af8 <__aeabi_dcmpgt>
   17fc4:	2800      	cmp	r0, #0
   17fc6:	d000      	beq.n	17fca <_dtoa_r+0xbaa>
   17fc8:	e0b2      	b.n	18130 <_dtoa_r+0xd10>
   17fca:	2080      	movs	r0, #128	; 0x80
   17fcc:	0600      	lsls	r0, r0, #24
   17fce:	4684      	mov	ip, r0
   17fd0:	0039      	movs	r1, r7
   17fd2:	4461      	add	r1, ip
   17fd4:	000b      	movs	r3, r1
   17fd6:	0032      	movs	r2, r6
   17fd8:	0020      	movs	r0, r4
   17fda:	0029      	movs	r1, r5
   17fdc:	f7fb fd78 	bl	13ad0 <__aeabi_dcmplt>
   17fe0:	2800      	cmp	r0, #0
   17fe2:	d057      	beq.n	18094 <_dtoa_r+0xc74>
   17fe4:	2300      	movs	r3, #0
   17fe6:	4699      	mov	r9, r3
   17fe8:	4698      	mov	r8, r3
   17fea:	e75c      	b.n	17ea6 <_dtoa_r+0xa86>
   17fec:	980a      	ldr	r0, [sp, #40]	; 0x28
   17fee:	f7ff fa4c 	bl	1748a <_dtoa_r+0x6a>
   17ff2:	1ae2      	subs	r2, r4, r3
   17ff4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   17ff6:	46a1      	mov	r9, r4
   17ff8:	469c      	mov	ip, r3
   17ffa:	4494      	add	ip, r2
   17ffc:	4663      	mov	r3, ip
   17ffe:	2400      	movs	r4, #0
   18000:	930d      	str	r3, [sp, #52]	; 0x34
   18002:	e53e      	b.n	17a82 <_dtoa_r+0x662>
   18004:	9a10      	ldr	r2, [sp, #64]	; 0x40
   18006:	9b11      	ldr	r3, [sp, #68]	; 0x44
   18008:	9208      	str	r2, [sp, #32]
   1800a:	9309      	str	r3, [sp, #36]	; 0x24
   1800c:	2302      	movs	r3, #2
   1800e:	4698      	mov	r8, r3
   18010:	f7ff fb3a 	bl	17688 <_dtoa_r+0x268>
   18014:	2300      	movs	r3, #0
   18016:	4652      	mov	r2, sl
   18018:	2100      	movs	r1, #0
   1801a:	6453      	str	r3, [r2, #68]	; 0x44
   1801c:	4650      	mov	r0, sl
   1801e:	f001 fa0b 	bl	19438 <_Balloc>
   18022:	4653      	mov	r3, sl
   18024:	6418      	str	r0, [r3, #64]	; 0x40
   18026:	2301      	movs	r3, #1
   18028:	900a      	str	r0, [sp, #40]	; 0x28
   1802a:	9307      	str	r3, [sp, #28]
   1802c:	9323      	str	r3, [sp, #140]	; 0x8c
   1802e:	930e      	str	r3, [sp, #56]	; 0x38
   18030:	f7ff fb07 	bl	17642 <_dtoa_r+0x222>
   18034:	4643      	mov	r3, r8
   18036:	930c      	str	r3, [sp, #48]	; 0x30
   18038:	465b      	mov	r3, fp
   1803a:	9a06      	ldr	r2, [sp, #24]
   1803c:	46a8      	mov	r8, r5
   1803e:	46b3      	mov	fp, r6
   18040:	4655      	mov	r5, sl
   18042:	9e04      	ldr	r6, [sp, #16]
   18044:	4691      	mov	r9, r2
   18046:	46ba      	mov	sl, r7
   18048:	2b00      	cmp	r3, #0
   1804a:	dd10      	ble.n	1806e <_dtoa_r+0xc4e>
   1804c:	4659      	mov	r1, fp
   1804e:	2201      	movs	r2, #1
   18050:	0038      	movs	r0, r7
   18052:	f001 fbc5 	bl	197e0 <__lshift>
   18056:	4649      	mov	r1, r9
   18058:	4683      	mov	fp, r0
   1805a:	f001 fc21 	bl	198a0 <__mcmp>
   1805e:	2800      	cmp	r0, #0
   18060:	dc00      	bgt.n	18064 <_dtoa_r+0xc44>
   18062:	e157      	b.n	18314 <_dtoa_r+0xef4>
   18064:	2e39      	cmp	r6, #57	; 0x39
   18066:	d100      	bne.n	1806a <_dtoa_r+0xc4a>
   18068:	e122      	b.n	182b0 <_dtoa_r+0xe90>
   1806a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   1806c:	3631      	adds	r6, #49	; 0x31
   1806e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18070:	4647      	mov	r7, r8
   18072:	1c6c      	adds	r4, r5, #1
   18074:	702e      	strb	r6, [r5, #0]
   18076:	4698      	mov	r8, r3
   18078:	e6c9      	b.n	17e0e <_dtoa_r+0x9ee>
   1807a:	2800      	cmp	r0, #0
   1807c:	d103      	bne.n	18086 <_dtoa_r+0xc66>
   1807e:	07f3      	lsls	r3, r6, #31
   18080:	d501      	bpl.n	18086 <_dtoa_r+0xc66>
   18082:	e6b5      	b.n	17df0 <_dtoa_r+0x9d0>
   18084:	001c      	movs	r4, r3
   18086:	1e63      	subs	r3, r4, #1
   18088:	781a      	ldrb	r2, [r3, #0]
   1808a:	2a30      	cmp	r2, #48	; 0x30
   1808c:	d0fa      	beq.n	18084 <_dtoa_r+0xc64>
   1808e:	e6be      	b.n	17e0e <_dtoa_r+0x9ee>
   18090:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18092:	4699      	mov	r9, r3
   18094:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18096:	9f11      	ldr	r7, [sp, #68]	; 0x44
   18098:	e435      	b.n	17906 <_dtoa_r+0x4e6>
   1809a:	2501      	movs	r5, #1
   1809c:	f7ff fab4 	bl	17608 <_dtoa_r+0x1e8>
   180a0:	9b03      	ldr	r3, [sp, #12]
   180a2:	2b00      	cmp	r3, #0
   180a4:	d100      	bne.n	180a8 <_dtoa_r+0xc88>
   180a6:	e0d4      	b.n	18252 <_dtoa_r+0xe32>
   180a8:	9810      	ldr	r0, [sp, #64]	; 0x40
   180aa:	9911      	ldr	r1, [sp, #68]	; 0x44
   180ac:	425c      	negs	r4, r3
   180ae:	230f      	movs	r3, #15
   180b0:	4a26      	ldr	r2, [pc, #152]	; (1814c <_dtoa_r+0xd2c>)
   180b2:	4023      	ands	r3, r4
   180b4:	00db      	lsls	r3, r3, #3
   180b6:	18d3      	adds	r3, r2, r3
   180b8:	681a      	ldr	r2, [r3, #0]
   180ba:	685b      	ldr	r3, [r3, #4]
   180bc:	f7fa fdcc 	bl	12c58 <__aeabi_dmul>
   180c0:	1124      	asrs	r4, r4, #4
   180c2:	0006      	movs	r6, r0
   180c4:	000f      	movs	r7, r1
   180c6:	2c00      	cmp	r4, #0
   180c8:	d100      	bne.n	180cc <_dtoa_r+0xcac>
   180ca:	e149      	b.n	18360 <_dtoa_r+0xf40>
   180cc:	2302      	movs	r3, #2
   180ce:	4698      	mov	r8, r3
   180d0:	4d1f      	ldr	r5, [pc, #124]	; (18150 <_dtoa_r+0xd30>)
   180d2:	2301      	movs	r3, #1
   180d4:	4223      	tst	r3, r4
   180d6:	d009      	beq.n	180ec <_dtoa_r+0xccc>
   180d8:	469c      	mov	ip, r3
   180da:	682a      	ldr	r2, [r5, #0]
   180dc:	686b      	ldr	r3, [r5, #4]
   180de:	0030      	movs	r0, r6
   180e0:	0039      	movs	r1, r7
   180e2:	44e0      	add	r8, ip
   180e4:	f7fa fdb8 	bl	12c58 <__aeabi_dmul>
   180e8:	0006      	movs	r6, r0
   180ea:	000f      	movs	r7, r1
   180ec:	1064      	asrs	r4, r4, #1
   180ee:	3508      	adds	r5, #8
   180f0:	2c00      	cmp	r4, #0
   180f2:	d1ee      	bne.n	180d2 <_dtoa_r+0xcb2>
   180f4:	f7ff fae4 	bl	176c0 <_dtoa_r+0x2a0>
   180f8:	9b03      	ldr	r3, [sp, #12]
   180fa:	2730      	movs	r7, #48	; 0x30
   180fc:	3301      	adds	r3, #1
   180fe:	9303      	str	r3, [sp, #12]
   18100:	2330      	movs	r3, #48	; 0x30
   18102:	702b      	strb	r3, [r5, #0]
   18104:	e4ac      	b.n	17a60 <_dtoa_r+0x640>
   18106:	6859      	ldr	r1, [r3, #4]
   18108:	4650      	mov	r0, sl
   1810a:	f001 f995 	bl	19438 <_Balloc>
   1810e:	4643      	mov	r3, r8
   18110:	4641      	mov	r1, r8
   18112:	0004      	movs	r4, r0
   18114:	691b      	ldr	r3, [r3, #16]
   18116:	310c      	adds	r1, #12
   18118:	1c9a      	adds	r2, r3, #2
   1811a:	0092      	lsls	r2, r2, #2
   1811c:	300c      	adds	r0, #12
   1811e:	f7fb fe45 	bl	13dac <memcpy>
   18122:	2201      	movs	r2, #1
   18124:	0021      	movs	r1, r4
   18126:	4650      	mov	r0, sl
   18128:	f001 fb5a 	bl	197e0 <__lshift>
   1812c:	900c      	str	r0, [sp, #48]	; 0x30
   1812e:	e599      	b.n	17c64 <_dtoa_r+0x844>
   18130:	2300      	movs	r3, #0
   18132:	4699      	mov	r9, r3
   18134:	4698      	mov	r8, r3
   18136:	e70c      	b.n	17f52 <_dtoa_r+0xb32>
   18138:	7ff00000 	.word	0x7ff00000
   1813c:	40140000 	.word	0x40140000
   18140:	00000433 	.word	0x00000433
   18144:	401c0000 	.word	0x401c0000
   18148:	fcc00000 	.word	0xfcc00000
   1814c:	0001c038 	.word	0x0001c038
   18150:	0001c010 	.word	0x0001c010
   18154:	9b12      	ldr	r3, [sp, #72]	; 0x48
   18156:	498f      	ldr	r1, [pc, #572]	; (18394 <_dtoa_r+0xf74>)
   18158:	3b01      	subs	r3, #1
   1815a:	00db      	lsls	r3, r3, #3
   1815c:	18c9      	adds	r1, r1, r3
   1815e:	6808      	ldr	r0, [r1, #0]
   18160:	6849      	ldr	r1, [r1, #4]
   18162:	9a08      	ldr	r2, [sp, #32]
   18164:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18166:	f7fa fd77 	bl	12c58 <__aeabi_dmul>
   1816a:	9014      	str	r0, [sp, #80]	; 0x50
   1816c:	9115      	str	r1, [sp, #84]	; 0x54
   1816e:	0039      	movs	r1, r7
   18170:	0030      	movs	r0, r6
   18172:	f7fb fb07 	bl	13784 <__aeabi_d2iz>
   18176:	0005      	movs	r5, r0
   18178:	f002 fa50 	bl	1a61c <__aeabi_i2d>
   1817c:	0002      	movs	r2, r0
   1817e:	000b      	movs	r3, r1
   18180:	0030      	movs	r0, r6
   18182:	0039      	movs	r1, r7
   18184:	f7fa ffe8 	bl	13158 <__aeabi_dsub>
   18188:	9b12      	ldr	r3, [sp, #72]	; 0x48
   1818a:	9008      	str	r0, [sp, #32]
   1818c:	9109      	str	r1, [sp, #36]	; 0x24
   1818e:	990a      	ldr	r1, [sp, #40]	; 0x28
   18190:	001a      	movs	r2, r3
   18192:	468c      	mov	ip, r1
   18194:	3530      	adds	r5, #48	; 0x30
   18196:	4462      	add	r2, ip
   18198:	1c4c      	adds	r4, r1, #1
   1819a:	700d      	strb	r5, [r1, #0]
   1819c:	4690      	mov	r8, r2
   1819e:	2b01      	cmp	r3, #1
   181a0:	d01b      	beq.n	181da <_dtoa_r+0xdba>
   181a2:	9808      	ldr	r0, [sp, #32]
   181a4:	9909      	ldr	r1, [sp, #36]	; 0x24
   181a6:	0025      	movs	r5, r4
   181a8:	2200      	movs	r2, #0
   181aa:	4b7b      	ldr	r3, [pc, #492]	; (18398 <_dtoa_r+0xf78>)
   181ac:	f7fa fd54 	bl	12c58 <__aeabi_dmul>
   181b0:	000f      	movs	r7, r1
   181b2:	0006      	movs	r6, r0
   181b4:	f7fb fae6 	bl	13784 <__aeabi_d2iz>
   181b8:	0004      	movs	r4, r0
   181ba:	f002 fa2f 	bl	1a61c <__aeabi_i2d>
   181be:	3430      	adds	r4, #48	; 0x30
   181c0:	0002      	movs	r2, r0
   181c2:	000b      	movs	r3, r1
   181c4:	0030      	movs	r0, r6
   181c6:	0039      	movs	r1, r7
   181c8:	f7fa ffc6 	bl	13158 <__aeabi_dsub>
   181cc:	702c      	strb	r4, [r5, #0]
   181ce:	3501      	adds	r5, #1
   181d0:	45a8      	cmp	r8, r5
   181d2:	d1e9      	bne.n	181a8 <_dtoa_r+0xd88>
   181d4:	4644      	mov	r4, r8
   181d6:	9008      	str	r0, [sp, #32]
   181d8:	9109      	str	r1, [sp, #36]	; 0x24
   181da:	9814      	ldr	r0, [sp, #80]	; 0x50
   181dc:	9915      	ldr	r1, [sp, #84]	; 0x54
   181de:	2200      	movs	r2, #0
   181e0:	4b6e      	ldr	r3, [pc, #440]	; (1839c <_dtoa_r+0xf7c>)
   181e2:	f7f9 fef5 	bl	11fd0 <__aeabi_dadd>
   181e6:	9a08      	ldr	r2, [sp, #32]
   181e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   181ea:	f7fb fc71 	bl	13ad0 <__aeabi_dcmplt>
   181ee:	2800      	cmp	r0, #0
   181f0:	d067      	beq.n	182c2 <_dtoa_r+0xea2>
   181f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   181f4:	1e65      	subs	r5, r4, #1
   181f6:	9303      	str	r3, [sp, #12]
   181f8:	782f      	ldrb	r7, [r5, #0]
   181fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   181fc:	e42e      	b.n	17a5c <_dtoa_r+0x63c>
   181fe:	4643      	mov	r3, r8
   18200:	46b3      	mov	fp, r6
   18202:	930c      	str	r3, [sp, #48]	; 0x30
   18204:	9e04      	ldr	r6, [sp, #16]
   18206:	9b06      	ldr	r3, [sp, #24]
   18208:	46a8      	mov	r8, r5
   1820a:	4699      	mov	r9, r3
   1820c:	4655      	mov	r5, sl
   1820e:	46ba      	mov	sl, r7
   18210:	2e39      	cmp	r6, #57	; 0x39
   18212:	d04d      	beq.n	182b0 <_dtoa_r+0xe90>
   18214:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   18216:	3601      	adds	r6, #1
   18218:	4647      	mov	r7, r8
   1821a:	1c6c      	adds	r4, r5, #1
   1821c:	702e      	strb	r6, [r5, #0]
   1821e:	4698      	mov	r8, r3
   18220:	e5f5      	b.n	17e0e <_dtoa_r+0x9ee>
   18222:	4642      	mov	r2, r8
   18224:	9b06      	ldr	r3, [sp, #24]
   18226:	46b3      	mov	fp, r6
   18228:	46ba      	mov	sl, r7
   1822a:	9e04      	ldr	r6, [sp, #16]
   1822c:	4699      	mov	r9, r3
   1822e:	002f      	movs	r7, r5
   18230:	4690      	mov	r8, r2
   18232:	e5d1      	b.n	17dd8 <_dtoa_r+0x9b8>
   18234:	9b06      	ldr	r3, [sp, #24]
   18236:	9a07      	ldr	r2, [sp, #28]
   18238:	1a9b      	subs	r3, r3, r2
   1823a:	9308      	str	r3, [sp, #32]
   1823c:	2300      	movs	r3, #0
   1823e:	e427      	b.n	17a90 <_dtoa_r+0x670>
   18240:	2401      	movs	r4, #1
   18242:	e5c5      	b.n	17dd0 <_dtoa_r+0x9b0>
   18244:	2336      	movs	r3, #54	; 0x36
   18246:	9a16      	ldr	r2, [sp, #88]	; 0x58
   18248:	464c      	mov	r4, r9
   1824a:	1a9b      	subs	r3, r3, r2
   1824c:	9a06      	ldr	r2, [sp, #24]
   1824e:	9208      	str	r2, [sp, #32]
   18250:	e41e      	b.n	17a90 <_dtoa_r+0x670>
   18252:	2302      	movs	r3, #2
   18254:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18256:	9f11      	ldr	r7, [sp, #68]	; 0x44
   18258:	4698      	mov	r8, r3
   1825a:	f7ff fa31 	bl	176c0 <_dtoa_r+0x2a0>
   1825e:	9b07      	ldr	r3, [sp, #28]
   18260:	2b00      	cmp	r3, #0
   18262:	d100      	bne.n	18266 <_dtoa_r+0xe46>
   18264:	e68e      	b.n	17f84 <_dtoa_r+0xb64>
   18266:	9c0e      	ldr	r4, [sp, #56]	; 0x38
   18268:	2c00      	cmp	r4, #0
   1826a:	dc00      	bgt.n	1826e <_dtoa_r+0xe4e>
   1826c:	e712      	b.n	18094 <_dtoa_r+0xc74>
   1826e:	9b03      	ldr	r3, [sp, #12]
   18270:	2200      	movs	r2, #0
   18272:	3b01      	subs	r3, #1
   18274:	9313      	str	r3, [sp, #76]	; 0x4c
   18276:	0030      	movs	r0, r6
   18278:	4b47      	ldr	r3, [pc, #284]	; (18398 <_dtoa_r+0xf78>)
   1827a:	0039      	movs	r1, r7
   1827c:	f7fa fcec 	bl	12c58 <__aeabi_dmul>
   18280:	0006      	movs	r6, r0
   18282:	4640      	mov	r0, r8
   18284:	000f      	movs	r7, r1
   18286:	3001      	adds	r0, #1
   18288:	f002 f9c8 	bl	1a61c <__aeabi_i2d>
   1828c:	0032      	movs	r2, r6
   1828e:	003b      	movs	r3, r7
   18290:	f7fa fce2 	bl	12c58 <__aeabi_dmul>
   18294:	2200      	movs	r2, #0
   18296:	4b42      	ldr	r3, [pc, #264]	; (183a0 <_dtoa_r+0xf80>)
   18298:	f7f9 fe9a 	bl	11fd0 <__aeabi_dadd>
   1829c:	4a41      	ldr	r2, [pc, #260]	; (183a4 <_dtoa_r+0xf84>)
   1829e:	000b      	movs	r3, r1
   182a0:	4694      	mov	ip, r2
   182a2:	4463      	add	r3, ip
   182a4:	9008      	str	r0, [sp, #32]
   182a6:	9109      	str	r1, [sp, #36]	; 0x24
   182a8:	9412      	str	r4, [sp, #72]	; 0x48
   182aa:	9309      	str	r3, [sp, #36]	; 0x24
   182ac:	f7ff fa30 	bl	17710 <_dtoa_r+0x2f0>
   182b0:	2339      	movs	r3, #57	; 0x39
   182b2:	702b      	strb	r3, [r5, #0]
   182b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   182b6:	4647      	mov	r7, r8
   182b8:	1c6c      	adds	r4, r5, #1
   182ba:	4698      	mov	r8, r3
   182bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   182be:	2339      	movs	r3, #57	; 0x39
   182c0:	e5a1      	b.n	17e06 <_dtoa_r+0x9e6>
   182c2:	9a14      	ldr	r2, [sp, #80]	; 0x50
   182c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
   182c6:	2000      	movs	r0, #0
   182c8:	4934      	ldr	r1, [pc, #208]	; (1839c <_dtoa_r+0xf7c>)
   182ca:	f7fa ff45 	bl	13158 <__aeabi_dsub>
   182ce:	9a08      	ldr	r2, [sp, #32]
   182d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
   182d2:	f7fb fc11 	bl	13af8 <__aeabi_dcmpgt>
   182d6:	2800      	cmp	r0, #0
   182d8:	d101      	bne.n	182de <_dtoa_r+0xebe>
   182da:	e6db      	b.n	18094 <_dtoa_r+0xc74>
   182dc:	001c      	movs	r4, r3
   182de:	1e63      	subs	r3, r4, #1
   182e0:	781a      	ldrb	r2, [r3, #0]
   182e2:	2a30      	cmp	r2, #48	; 0x30
   182e4:	d0fa      	beq.n	182dc <_dtoa_r+0xebc>
   182e6:	f7ff fac8 	bl	1787a <_dtoa_r+0x45a>
   182ea:	4643      	mov	r3, r8
   182ec:	46b3      	mov	fp, r6
   182ee:	930c      	str	r3, [sp, #48]	; 0x30
   182f0:	9e04      	ldr	r6, [sp, #16]
   182f2:	9b06      	ldr	r3, [sp, #24]
   182f4:	46a8      	mov	r8, r5
   182f6:	4699      	mov	r9, r3
   182f8:	4655      	mov	r5, sl
   182fa:	46ba      	mov	sl, r7
   182fc:	2e39      	cmp	r6, #57	; 0x39
   182fe:	d0d7      	beq.n	182b0 <_dtoa_r+0xe90>
   18300:	2c00      	cmp	r4, #0
   18302:	dd00      	ble.n	18306 <_dtoa_r+0xee6>
   18304:	e6b1      	b.n	1806a <_dtoa_r+0xc4a>
   18306:	e6b2      	b.n	1806e <_dtoa_r+0xc4e>
   18308:	9a13      	ldr	r2, [sp, #76]	; 0x4c
   1830a:	464d      	mov	r5, r9
   1830c:	9203      	str	r2, [sp, #12]
   1830e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18310:	f7ff fba4 	bl	17a5c <_dtoa_r+0x63c>
   18314:	2800      	cmp	r0, #0
   18316:	d000      	beq.n	1831a <_dtoa_r+0xefa>
   18318:	e6a9      	b.n	1806e <_dtoa_r+0xc4e>
   1831a:	07f3      	lsls	r3, r6, #31
   1831c:	d400      	bmi.n	18320 <_dtoa_r+0xf00>
   1831e:	e6a6      	b.n	1806e <_dtoa_r+0xc4e>
   18320:	e6a0      	b.n	18064 <_dtoa_r+0xc44>
   18322:	2300      	movs	r3, #0
   18324:	4641      	mov	r1, r8
   18326:	220a      	movs	r2, #10
   18328:	4650      	mov	r0, sl
   1832a:	f001 f8b7 	bl	1949c <__multadd>
   1832e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18330:	4680      	mov	r8, r0
   18332:	2b00      	cmp	r3, #0
   18334:	dd01      	ble.n	1833a <_dtoa_r+0xf1a>
   18336:	9307      	str	r3, [sp, #28]
   18338:	e486      	b.n	17c48 <_dtoa_r+0x828>
   1833a:	9b22      	ldr	r3, [sp, #136]	; 0x88
   1833c:	2b02      	cmp	r3, #2
   1833e:	dc1f      	bgt.n	18380 <_dtoa_r+0xf60>
   18340:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18342:	9307      	str	r3, [sp, #28]
   18344:	e480      	b.n	17c48 <_dtoa_r+0x828>
   18346:	9b22      	ldr	r3, [sp, #136]	; 0x88
   18348:	2b02      	cmp	r3, #2
   1834a:	dc19      	bgt.n	18380 <_dtoa_r+0xf60>
   1834c:	4649      	mov	r1, r9
   1834e:	f7fe ffbd 	bl	172cc <quorem>
   18352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18354:	3030      	adds	r0, #48	; 0x30
   18356:	7018      	strb	r0, [r3, #0]
   18358:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   1835a:	0006      	movs	r6, r0
   1835c:	9307      	str	r3, [sp, #28]
   1835e:	e533      	b.n	17dc8 <_dtoa_r+0x9a8>
   18360:	2302      	movs	r3, #2
   18362:	4698      	mov	r8, r3
   18364:	f7ff f9ac 	bl	176c0 <_dtoa_r+0x2a0>
   18368:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   1836a:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1836c:	9303      	str	r3, [sp, #12]
   1836e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   18370:	001d      	movs	r5, r3
   18372:	f7ff fb73 	bl	17a5c <_dtoa_r+0x63c>
   18376:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   18378:	9c14      	ldr	r4, [sp, #80]	; 0x50
   1837a:	9303      	str	r3, [sp, #12]
   1837c:	f7ff fa7f 	bl	1787e <_dtoa_r+0x45e>
   18380:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   18382:	9307      	str	r3, [sp, #28]
   18384:	e5d6      	b.n	17f34 <_dtoa_r+0xb14>
   18386:	2b04      	cmp	r3, #4
   18388:	d100      	bne.n	1838c <_dtoa_r+0xf6c>
   1838a:	e43f      	b.n	17c0c <_dtoa_r+0x7ec>
   1838c:	233c      	movs	r3, #60	; 0x3c
   1838e:	1a18      	subs	r0, r3, r0
   18390:	e4d7      	b.n	17d42 <_dtoa_r+0x922>
   18392:	46c0      	nop			; (mov r8, r8)
   18394:	0001c038 	.word	0x0001c038
   18398:	40240000 	.word	0x40240000
   1839c:	3fe00000 	.word	0x3fe00000
   183a0:	401c0000 	.word	0x401c0000
   183a4:	fcc00000 	.word	0xfcc00000

000183a8 <__sflush_r>:
   183a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   183aa:	46c6      	mov	lr, r8
   183ac:	b500      	push	{lr}
   183ae:	230c      	movs	r3, #12
   183b0:	5eca      	ldrsh	r2, [r1, r3]
   183b2:	4680      	mov	r8, r0
   183b4:	b293      	uxth	r3, r2
   183b6:	000c      	movs	r4, r1
   183b8:	0719      	lsls	r1, r3, #28
   183ba:	d440      	bmi.n	1843e <__sflush_r+0x96>
   183bc:	2380      	movs	r3, #128	; 0x80
   183be:	011b      	lsls	r3, r3, #4
   183c0:	4313      	orrs	r3, r2
   183c2:	6862      	ldr	r2, [r4, #4]
   183c4:	81a3      	strh	r3, [r4, #12]
   183c6:	2a00      	cmp	r2, #0
   183c8:	dc00      	bgt.n	183cc <__sflush_r+0x24>
   183ca:	e070      	b.n	184ae <__sflush_r+0x106>
   183cc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   183ce:	2e00      	cmp	r6, #0
   183d0:	d031      	beq.n	18436 <__sflush_r+0x8e>
   183d2:	4642      	mov	r2, r8
   183d4:	4641      	mov	r1, r8
   183d6:	6815      	ldr	r5, [r2, #0]
   183d8:	2200      	movs	r2, #0
   183da:	b29b      	uxth	r3, r3
   183dc:	600a      	str	r2, [r1, #0]
   183de:	04da      	lsls	r2, r3, #19
   183e0:	d400      	bmi.n	183e4 <__sflush_r+0x3c>
   183e2:	e069      	b.n	184b8 <__sflush_r+0x110>
   183e4:	6d22      	ldr	r2, [r4, #80]	; 0x50
   183e6:	075b      	lsls	r3, r3, #29
   183e8:	d506      	bpl.n	183f8 <__sflush_r+0x50>
   183ea:	6863      	ldr	r3, [r4, #4]
   183ec:	1ad2      	subs	r2, r2, r3
   183ee:	6b23      	ldr	r3, [r4, #48]	; 0x30
   183f0:	2b00      	cmp	r3, #0
   183f2:	d001      	beq.n	183f8 <__sflush_r+0x50>
   183f4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   183f6:	1ad2      	subs	r2, r2, r3
   183f8:	2300      	movs	r3, #0
   183fa:	69e1      	ldr	r1, [r4, #28]
   183fc:	4640      	mov	r0, r8
   183fe:	47b0      	blx	r6
   18400:	1c43      	adds	r3, r0, #1
   18402:	d03d      	beq.n	18480 <__sflush_r+0xd8>
   18404:	89a3      	ldrh	r3, [r4, #12]
   18406:	4a3a      	ldr	r2, [pc, #232]	; (184f0 <__sflush_r+0x148>)
   18408:	4013      	ands	r3, r2
   1840a:	2200      	movs	r2, #0
   1840c:	6062      	str	r2, [r4, #4]
   1840e:	6922      	ldr	r2, [r4, #16]
   18410:	b21b      	sxth	r3, r3
   18412:	81a3      	strh	r3, [r4, #12]
   18414:	6022      	str	r2, [r4, #0]
   18416:	04db      	lsls	r3, r3, #19
   18418:	d447      	bmi.n	184aa <__sflush_r+0x102>
   1841a:	4643      	mov	r3, r8
   1841c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1841e:	601d      	str	r5, [r3, #0]
   18420:	2900      	cmp	r1, #0
   18422:	d008      	beq.n	18436 <__sflush_r+0x8e>
   18424:	0023      	movs	r3, r4
   18426:	3340      	adds	r3, #64	; 0x40
   18428:	4299      	cmp	r1, r3
   1842a:	d002      	beq.n	18432 <__sflush_r+0x8a>
   1842c:	4640      	mov	r0, r8
   1842e:	f000 f967 	bl	18700 <_free_r>
   18432:	2300      	movs	r3, #0
   18434:	6323      	str	r3, [r4, #48]	; 0x30
   18436:	2000      	movs	r0, #0
   18438:	bc04      	pop	{r2}
   1843a:	4690      	mov	r8, r2
   1843c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1843e:	6926      	ldr	r6, [r4, #16]
   18440:	2e00      	cmp	r6, #0
   18442:	d0f8      	beq.n	18436 <__sflush_r+0x8e>
   18444:	6822      	ldr	r2, [r4, #0]
   18446:	6026      	str	r6, [r4, #0]
   18448:	1b95      	subs	r5, r2, r6
   1844a:	2200      	movs	r2, #0
   1844c:	079b      	lsls	r3, r3, #30
   1844e:	d100      	bne.n	18452 <__sflush_r+0xaa>
   18450:	6962      	ldr	r2, [r4, #20]
   18452:	60a2      	str	r2, [r4, #8]
   18454:	2d00      	cmp	r5, #0
   18456:	dc04      	bgt.n	18462 <__sflush_r+0xba>
   18458:	e7ed      	b.n	18436 <__sflush_r+0x8e>
   1845a:	1836      	adds	r6, r6, r0
   1845c:	1a2d      	subs	r5, r5, r0
   1845e:	2d00      	cmp	r5, #0
   18460:	dde9      	ble.n	18436 <__sflush_r+0x8e>
   18462:	002b      	movs	r3, r5
   18464:	0032      	movs	r2, r6
   18466:	69e1      	ldr	r1, [r4, #28]
   18468:	4640      	mov	r0, r8
   1846a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   1846c:	47b8      	blx	r7
   1846e:	2800      	cmp	r0, #0
   18470:	dcf3      	bgt.n	1845a <__sflush_r+0xb2>
   18472:	2240      	movs	r2, #64	; 0x40
   18474:	2001      	movs	r0, #1
   18476:	89a3      	ldrh	r3, [r4, #12]
   18478:	4240      	negs	r0, r0
   1847a:	4313      	orrs	r3, r2
   1847c:	81a3      	strh	r3, [r4, #12]
   1847e:	e7db      	b.n	18438 <__sflush_r+0x90>
   18480:	4643      	mov	r3, r8
   18482:	6819      	ldr	r1, [r3, #0]
   18484:	291d      	cmp	r1, #29
   18486:	d8f4      	bhi.n	18472 <__sflush_r+0xca>
   18488:	4b1a      	ldr	r3, [pc, #104]	; (184f4 <__sflush_r+0x14c>)
   1848a:	2201      	movs	r2, #1
   1848c:	40cb      	lsrs	r3, r1
   1848e:	439a      	bics	r2, r3
   18490:	d1ef      	bne.n	18472 <__sflush_r+0xca>
   18492:	89a3      	ldrh	r3, [r4, #12]
   18494:	4e16      	ldr	r6, [pc, #88]	; (184f0 <__sflush_r+0x148>)
   18496:	6062      	str	r2, [r4, #4]
   18498:	4033      	ands	r3, r6
   1849a:	6922      	ldr	r2, [r4, #16]
   1849c:	b21b      	sxth	r3, r3
   1849e:	81a3      	strh	r3, [r4, #12]
   184a0:	6022      	str	r2, [r4, #0]
   184a2:	04db      	lsls	r3, r3, #19
   184a4:	d5b9      	bpl.n	1841a <__sflush_r+0x72>
   184a6:	2900      	cmp	r1, #0
   184a8:	d1b7      	bne.n	1841a <__sflush_r+0x72>
   184aa:	6520      	str	r0, [r4, #80]	; 0x50
   184ac:	e7b5      	b.n	1841a <__sflush_r+0x72>
   184ae:	6be2      	ldr	r2, [r4, #60]	; 0x3c
   184b0:	2a00      	cmp	r2, #0
   184b2:	dd00      	ble.n	184b6 <__sflush_r+0x10e>
   184b4:	e78a      	b.n	183cc <__sflush_r+0x24>
   184b6:	e7be      	b.n	18436 <__sflush_r+0x8e>
   184b8:	2200      	movs	r2, #0
   184ba:	2301      	movs	r3, #1
   184bc:	69e1      	ldr	r1, [r4, #28]
   184be:	4640      	mov	r0, r8
   184c0:	47b0      	blx	r6
   184c2:	0002      	movs	r2, r0
   184c4:	1c43      	adds	r3, r0, #1
   184c6:	d002      	beq.n	184ce <__sflush_r+0x126>
   184c8:	89a3      	ldrh	r3, [r4, #12]
   184ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   184cc:	e78b      	b.n	183e6 <__sflush_r+0x3e>
   184ce:	4643      	mov	r3, r8
   184d0:	681b      	ldr	r3, [r3, #0]
   184d2:	2b00      	cmp	r3, #0
   184d4:	d0f8      	beq.n	184c8 <__sflush_r+0x120>
   184d6:	2b1d      	cmp	r3, #29
   184d8:	d001      	beq.n	184de <__sflush_r+0x136>
   184da:	2b16      	cmp	r3, #22
   184dc:	d103      	bne.n	184e6 <__sflush_r+0x13e>
   184de:	4643      	mov	r3, r8
   184e0:	2000      	movs	r0, #0
   184e2:	601d      	str	r5, [r3, #0]
   184e4:	e7a8      	b.n	18438 <__sflush_r+0x90>
   184e6:	2140      	movs	r1, #64	; 0x40
   184e8:	89a3      	ldrh	r3, [r4, #12]
   184ea:	430b      	orrs	r3, r1
   184ec:	81a3      	strh	r3, [r4, #12]
   184ee:	e7a3      	b.n	18438 <__sflush_r+0x90>
   184f0:	fffff7ff 	.word	0xfffff7ff
   184f4:	20400001 	.word	0x20400001

000184f8 <_fflush_r>:
   184f8:	b570      	push	{r4, r5, r6, lr}
   184fa:	0005      	movs	r5, r0
   184fc:	000c      	movs	r4, r1
   184fe:	2800      	cmp	r0, #0
   18500:	d002      	beq.n	18508 <_fflush_r+0x10>
   18502:	6b83      	ldr	r3, [r0, #56]	; 0x38
   18504:	2b00      	cmp	r3, #0
   18506:	d016      	beq.n	18536 <_fflush_r+0x3e>
   18508:	220c      	movs	r2, #12
   1850a:	5ea3      	ldrsh	r3, [r4, r2]
   1850c:	2600      	movs	r6, #0
   1850e:	2b00      	cmp	r3, #0
   18510:	d00f      	beq.n	18532 <_fflush_r+0x3a>
   18512:	6e62      	ldr	r2, [r4, #100]	; 0x64
   18514:	07d2      	lsls	r2, r2, #31
   18516:	d401      	bmi.n	1851c <_fflush_r+0x24>
   18518:	059b      	lsls	r3, r3, #22
   1851a:	d513      	bpl.n	18544 <_fflush_r+0x4c>
   1851c:	0021      	movs	r1, r4
   1851e:	0028      	movs	r0, r5
   18520:	f7ff ff42 	bl	183a8 <__sflush_r>
   18524:	6e63      	ldr	r3, [r4, #100]	; 0x64
   18526:	0006      	movs	r6, r0
   18528:	07db      	lsls	r3, r3, #31
   1852a:	d402      	bmi.n	18532 <_fflush_r+0x3a>
   1852c:	89a3      	ldrh	r3, [r4, #12]
   1852e:	059b      	lsls	r3, r3, #22
   18530:	d504      	bpl.n	1853c <_fflush_r+0x44>
   18532:	0030      	movs	r0, r6
   18534:	bd70      	pop	{r4, r5, r6, pc}
   18536:	f000 f839 	bl	185ac <__sinit>
   1853a:	e7e5      	b.n	18508 <_fflush_r+0x10>
   1853c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1853e:	f000 fb8d 	bl	18c5c <__retarget_lock_release_recursive>
   18542:	e7f6      	b.n	18532 <_fflush_r+0x3a>
   18544:	6da0      	ldr	r0, [r4, #88]	; 0x58
   18546:	f000 fb87 	bl	18c58 <__retarget_lock_acquire_recursive>
   1854a:	e7e7      	b.n	1851c <_fflush_r+0x24>

0001854c <_cleanup_r>:
   1854c:	b510      	push	{r4, lr}
   1854e:	4902      	ldr	r1, [pc, #8]	; (18558 <_cleanup_r+0xc>)
   18550:	f000 fb36 	bl	18bc0 <_fwalk_reent>
   18554:	bd10      	pop	{r4, pc}
   18556:	46c0      	nop			; (mov r8, r8)
   18558:	0001a271 	.word	0x0001a271

0001855c <std.isra.0>:
   1855c:	2300      	movs	r3, #0
   1855e:	b510      	push	{r4, lr}
   18560:	0004      	movs	r4, r0
   18562:	6003      	str	r3, [r0, #0]
   18564:	6043      	str	r3, [r0, #4]
   18566:	6083      	str	r3, [r0, #8]
   18568:	8181      	strh	r1, [r0, #12]
   1856a:	6643      	str	r3, [r0, #100]	; 0x64
   1856c:	81c2      	strh	r2, [r0, #14]
   1856e:	6103      	str	r3, [r0, #16]
   18570:	6143      	str	r3, [r0, #20]
   18572:	6183      	str	r3, [r0, #24]
   18574:	2208      	movs	r2, #8
   18576:	2100      	movs	r1, #0
   18578:	305c      	adds	r0, #92	; 0x5c
   1857a:	f7fb fc59 	bl	13e30 <memset>
   1857e:	0020      	movs	r0, r4
   18580:	4b06      	ldr	r3, [pc, #24]	; (1859c <std.isra.0+0x40>)
   18582:	61e4      	str	r4, [r4, #28]
   18584:	6223      	str	r3, [r4, #32]
   18586:	4b06      	ldr	r3, [pc, #24]	; (185a0 <std.isra.0+0x44>)
   18588:	3058      	adds	r0, #88	; 0x58
   1858a:	6263      	str	r3, [r4, #36]	; 0x24
   1858c:	4b05      	ldr	r3, [pc, #20]	; (185a4 <std.isra.0+0x48>)
   1858e:	62a3      	str	r3, [r4, #40]	; 0x28
   18590:	4b05      	ldr	r3, [pc, #20]	; (185a8 <std.isra.0+0x4c>)
   18592:	62e3      	str	r3, [r4, #44]	; 0x2c
   18594:	f000 fb5c 	bl	18c50 <__retarget_lock_init_recursive>
   18598:	bd10      	pop	{r4, pc}
   1859a:	46c0      	nop			; (mov r8, r8)
   1859c:	00019e69 	.word	0x00019e69
   185a0:	00019e91 	.word	0x00019e91
   185a4:	00019ecd 	.word	0x00019ecd
   185a8:	00019ef9 	.word	0x00019ef9

000185ac <__sinit>:
   185ac:	b570      	push	{r4, r5, r6, lr}
   185ae:	0004      	movs	r4, r0
   185b0:	4d14      	ldr	r5, [pc, #80]	; (18604 <__sinit+0x58>)
   185b2:	0028      	movs	r0, r5
   185b4:	f000 fb50 	bl	18c58 <__retarget_lock_acquire_recursive>
   185b8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   185ba:	2b00      	cmp	r3, #0
   185bc:	d11d      	bne.n	185fa <__sinit+0x4e>
   185be:	4a12      	ldr	r2, [pc, #72]	; (18608 <__sinit+0x5c>)
   185c0:	2104      	movs	r1, #4
   185c2:	63e2      	str	r2, [r4, #60]	; 0x3c
   185c4:	22b8      	movs	r2, #184	; 0xb8
   185c6:	0092      	lsls	r2, r2, #2
   185c8:	50a3      	str	r3, [r4, r2]
   185ca:	23b9      	movs	r3, #185	; 0xb9
   185cc:	2203      	movs	r2, #3
   185ce:	009b      	lsls	r3, r3, #2
   185d0:	50e2      	str	r2, [r4, r3]
   185d2:	3308      	adds	r3, #8
   185d4:	18e2      	adds	r2, r4, r3
   185d6:	3b04      	subs	r3, #4
   185d8:	50e2      	str	r2, [r4, r3]
   185da:	6860      	ldr	r0, [r4, #4]
   185dc:	2200      	movs	r2, #0
   185de:	f7ff ffbd 	bl	1855c <std.isra.0>
   185e2:	2201      	movs	r2, #1
   185e4:	2109      	movs	r1, #9
   185e6:	68a0      	ldr	r0, [r4, #8]
   185e8:	f7ff ffb8 	bl	1855c <std.isra.0>
   185ec:	2202      	movs	r2, #2
   185ee:	2112      	movs	r1, #18
   185f0:	68e0      	ldr	r0, [r4, #12]
   185f2:	f7ff ffb3 	bl	1855c <std.isra.0>
   185f6:	2301      	movs	r3, #1
   185f8:	63a3      	str	r3, [r4, #56]	; 0x38
   185fa:	0028      	movs	r0, r5
   185fc:	f000 fb2e 	bl	18c5c <__retarget_lock_release_recursive>
   18600:	bd70      	pop	{r4, r5, r6, pc}
   18602:	46c0      	nop			; (mov r8, r8)
   18604:	20001d9c 	.word	0x20001d9c
   18608:	0001854d 	.word	0x0001854d

0001860c <__sfp_lock_acquire>:
   1860c:	b510      	push	{r4, lr}
   1860e:	4802      	ldr	r0, [pc, #8]	; (18618 <__sfp_lock_acquire+0xc>)
   18610:	f000 fb22 	bl	18c58 <__retarget_lock_acquire_recursive>
   18614:	bd10      	pop	{r4, pc}
   18616:	46c0      	nop			; (mov r8, r8)
   18618:	20001db0 	.word	0x20001db0

0001861c <__sfp_lock_release>:
   1861c:	b510      	push	{r4, lr}
   1861e:	4802      	ldr	r0, [pc, #8]	; (18628 <__sfp_lock_release+0xc>)
   18620:	f000 fb1c 	bl	18c5c <__retarget_lock_release_recursive>
   18624:	bd10      	pop	{r4, pc}
   18626:	46c0      	nop			; (mov r8, r8)
   18628:	20001db0 	.word	0x20001db0

0001862c <__libc_fini_array>:
   1862c:	b570      	push	{r4, r5, r6, lr}
   1862e:	4b09      	ldr	r3, [pc, #36]	; (18654 <__libc_fini_array+0x28>)
   18630:	4c09      	ldr	r4, [pc, #36]	; (18658 <__libc_fini_array+0x2c>)
   18632:	1ae4      	subs	r4, r4, r3
   18634:	10a4      	asrs	r4, r4, #2
   18636:	d009      	beq.n	1864c <__libc_fini_array+0x20>
   18638:	4a08      	ldr	r2, [pc, #32]	; (1865c <__libc_fini_array+0x30>)
   1863a:	18a5      	adds	r5, r4, r2
   1863c:	00ad      	lsls	r5, r5, #2
   1863e:	18ed      	adds	r5, r5, r3
   18640:	682b      	ldr	r3, [r5, #0]
   18642:	3c01      	subs	r4, #1
   18644:	4798      	blx	r3
   18646:	3d04      	subs	r5, #4
   18648:	2c00      	cmp	r4, #0
   1864a:	d1f9      	bne.n	18640 <__libc_fini_array+0x14>
   1864c:	f003 fdea 	bl	1c224 <_fini>
   18650:	bd70      	pop	{r4, r5, r6, pc}
   18652:	46c0      	nop			; (mov r8, r8)
   18654:	0001c230 	.word	0x0001c230
   18658:	0001c234 	.word	0x0001c234
   1865c:	3fffffff 	.word	0x3fffffff

00018660 <_malloc_trim_r>:
   18660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18662:	000c      	movs	r4, r1
   18664:	0006      	movs	r6, r0
   18666:	f000 fed7 	bl	19418 <__malloc_lock>
   1866a:	4f20      	ldr	r7, [pc, #128]	; (186ec <_malloc_trim_r+0x8c>)
   1866c:	68bb      	ldr	r3, [r7, #8]
   1866e:	685d      	ldr	r5, [r3, #4]
   18670:	2303      	movs	r3, #3
   18672:	439d      	bics	r5, r3
   18674:	4b1e      	ldr	r3, [pc, #120]	; (186f0 <_malloc_trim_r+0x90>)
   18676:	1b2c      	subs	r4, r5, r4
   18678:	469c      	mov	ip, r3
   1867a:	4464      	add	r4, ip
   1867c:	0b24      	lsrs	r4, r4, #12
   1867e:	4b1d      	ldr	r3, [pc, #116]	; (186f4 <_malloc_trim_r+0x94>)
   18680:	3c01      	subs	r4, #1
   18682:	0324      	lsls	r4, r4, #12
   18684:	429c      	cmp	r4, r3
   18686:	dd07      	ble.n	18698 <_malloc_trim_r+0x38>
   18688:	2100      	movs	r1, #0
   1868a:	0030      	movs	r0, r6
   1868c:	f001 fbda 	bl	19e44 <_sbrk_r>
   18690:	68bb      	ldr	r3, [r7, #8]
   18692:	195b      	adds	r3, r3, r5
   18694:	4298      	cmp	r0, r3
   18696:	d004      	beq.n	186a2 <_malloc_trim_r+0x42>
   18698:	0030      	movs	r0, r6
   1869a:	f000 fec5 	bl	19428 <__malloc_unlock>
   1869e:	2000      	movs	r0, #0
   186a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   186a2:	4261      	negs	r1, r4
   186a4:	0030      	movs	r0, r6
   186a6:	f001 fbcd 	bl	19e44 <_sbrk_r>
   186aa:	1c43      	adds	r3, r0, #1
   186ac:	d00d      	beq.n	186ca <_malloc_trim_r+0x6a>
   186ae:	2201      	movs	r2, #1
   186b0:	68bb      	ldr	r3, [r7, #8]
   186b2:	1b2d      	subs	r5, r5, r4
   186b4:	4315      	orrs	r5, r2
   186b6:	605d      	str	r5, [r3, #4]
   186b8:	4b0f      	ldr	r3, [pc, #60]	; (186f8 <_malloc_trim_r+0x98>)
   186ba:	0030      	movs	r0, r6
   186bc:	681a      	ldr	r2, [r3, #0]
   186be:	1b14      	subs	r4, r2, r4
   186c0:	601c      	str	r4, [r3, #0]
   186c2:	f000 feb1 	bl	19428 <__malloc_unlock>
   186c6:	2001      	movs	r0, #1
   186c8:	e7ea      	b.n	186a0 <_malloc_trim_r+0x40>
   186ca:	2100      	movs	r1, #0
   186cc:	0030      	movs	r0, r6
   186ce:	f001 fbb9 	bl	19e44 <_sbrk_r>
   186d2:	68ba      	ldr	r2, [r7, #8]
   186d4:	1a83      	subs	r3, r0, r2
   186d6:	2b0f      	cmp	r3, #15
   186d8:	ddde      	ble.n	18698 <_malloc_trim_r+0x38>
   186da:	4908      	ldr	r1, [pc, #32]	; (186fc <_malloc_trim_r+0x9c>)
   186dc:	6809      	ldr	r1, [r1, #0]
   186de:	1a40      	subs	r0, r0, r1
   186e0:	4905      	ldr	r1, [pc, #20]	; (186f8 <_malloc_trim_r+0x98>)
   186e2:	6008      	str	r0, [r1, #0]
   186e4:	2101      	movs	r1, #1
   186e6:	430b      	orrs	r3, r1
   186e8:	6053      	str	r3, [r2, #4]
   186ea:	e7d5      	b.n	18698 <_malloc_trim_r+0x38>
   186ec:	20000668 	.word	0x20000668
   186f0:	00000fef 	.word	0x00000fef
   186f4:	00000fff 	.word	0x00000fff
   186f8:	200010b0 	.word	0x200010b0
   186fc:	20000a70 	.word	0x20000a70

00018700 <_free_r>:
   18700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18702:	0004      	movs	r4, r0
   18704:	1e0d      	subs	r5, r1, #0
   18706:	d03c      	beq.n	18782 <_free_r+0x82>
   18708:	f000 fe86 	bl	19418 <__malloc_lock>
   1870c:	0029      	movs	r1, r5
   1870e:	3908      	subs	r1, #8
   18710:	6848      	ldr	r0, [r1, #4]
   18712:	2301      	movs	r3, #1
   18714:	0005      	movs	r5, r0
   18716:	2603      	movs	r6, #3
   18718:	439d      	bics	r5, r3
   1871a:	194a      	adds	r2, r1, r5
   1871c:	469c      	mov	ip, r3
   1871e:	4f61      	ldr	r7, [pc, #388]	; (188a4 <_free_r+0x1a4>)
   18720:	6853      	ldr	r3, [r2, #4]
   18722:	43b3      	bics	r3, r6
   18724:	68be      	ldr	r6, [r7, #8]
   18726:	42b2      	cmp	r2, r6
   18728:	d056      	beq.n	187d8 <_free_r+0xd8>
   1872a:	4666      	mov	r6, ip
   1872c:	6053      	str	r3, [r2, #4]
   1872e:	4206      	tst	r6, r0
   18730:	d10a      	bne.n	18748 <_free_r+0x48>
   18732:	003e      	movs	r6, r7
   18734:	6808      	ldr	r0, [r1, #0]
   18736:	3608      	adds	r6, #8
   18738:	1a09      	subs	r1, r1, r0
   1873a:	182d      	adds	r5, r5, r0
   1873c:	6888      	ldr	r0, [r1, #8]
   1873e:	42b0      	cmp	r0, r6
   18740:	d065      	beq.n	1880e <_free_r+0x10e>
   18742:	68ce      	ldr	r6, [r1, #12]
   18744:	60c6      	str	r6, [r0, #12]
   18746:	60b0      	str	r0, [r6, #8]
   18748:	2001      	movs	r0, #1
   1874a:	18d6      	adds	r6, r2, r3
   1874c:	6876      	ldr	r6, [r6, #4]
   1874e:	4206      	tst	r6, r0
   18750:	d033      	beq.n	187ba <_free_r+0xba>
   18752:	4b55      	ldr	r3, [pc, #340]	; (188a8 <_free_r+0x1a8>)
   18754:	4328      	orrs	r0, r5
   18756:	6048      	str	r0, [r1, #4]
   18758:	514d      	str	r5, [r1, r5]
   1875a:	429d      	cmp	r5, r3
   1875c:	d812      	bhi.n	18784 <_free_r+0x84>
   1875e:	08ed      	lsrs	r5, r5, #3
   18760:	3bff      	subs	r3, #255	; 0xff
   18762:	10aa      	asrs	r2, r5, #2
   18764:	3bff      	subs	r3, #255	; 0xff
   18766:	4093      	lsls	r3, r2
   18768:	687a      	ldr	r2, [r7, #4]
   1876a:	00ed      	lsls	r5, r5, #3
   1876c:	4313      	orrs	r3, r2
   1876e:	607b      	str	r3, [r7, #4]
   18770:	19ef      	adds	r7, r5, r7
   18772:	68bb      	ldr	r3, [r7, #8]
   18774:	60cf      	str	r7, [r1, #12]
   18776:	608b      	str	r3, [r1, #8]
   18778:	60b9      	str	r1, [r7, #8]
   1877a:	60d9      	str	r1, [r3, #12]
   1877c:	0020      	movs	r0, r4
   1877e:	f000 fe53 	bl	19428 <__malloc_unlock>
   18782:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18784:	0a68      	lsrs	r0, r5, #9
   18786:	2804      	cmp	r0, #4
   18788:	d850      	bhi.n	1882c <_free_r+0x12c>
   1878a:	09a8      	lsrs	r0, r5, #6
   1878c:	0002      	movs	r2, r0
   1878e:	3039      	adds	r0, #57	; 0x39
   18790:	3238      	adds	r2, #56	; 0x38
   18792:	00c0      	lsls	r0, r0, #3
   18794:	1838      	adds	r0, r7, r0
   18796:	3808      	subs	r0, #8
   18798:	6883      	ldr	r3, [r0, #8]
   1879a:	2603      	movs	r6, #3
   1879c:	4298      	cmp	r0, r3
   1879e:	d04c      	beq.n	1883a <_free_r+0x13a>
   187a0:	685a      	ldr	r2, [r3, #4]
   187a2:	43b2      	bics	r2, r6
   187a4:	4295      	cmp	r5, r2
   187a6:	d230      	bcs.n	1880a <_free_r+0x10a>
   187a8:	689b      	ldr	r3, [r3, #8]
   187aa:	4298      	cmp	r0, r3
   187ac:	d1f8      	bne.n	187a0 <_free_r+0xa0>
   187ae:	68c3      	ldr	r3, [r0, #12]
   187b0:	60cb      	str	r3, [r1, #12]
   187b2:	6088      	str	r0, [r1, #8]
   187b4:	6099      	str	r1, [r3, #8]
   187b6:	60c1      	str	r1, [r0, #12]
   187b8:	e7e0      	b.n	1877c <_free_r+0x7c>
   187ba:	18ed      	adds	r5, r5, r3
   187bc:	4e3b      	ldr	r6, [pc, #236]	; (188ac <_free_r+0x1ac>)
   187be:	6893      	ldr	r3, [r2, #8]
   187c0:	42b3      	cmp	r3, r6
   187c2:	d042      	beq.n	1884a <_free_r+0x14a>
   187c4:	68d2      	ldr	r2, [r2, #12]
   187c6:	4328      	orrs	r0, r5
   187c8:	60da      	str	r2, [r3, #12]
   187ca:	6093      	str	r3, [r2, #8]
   187cc:	4b36      	ldr	r3, [pc, #216]	; (188a8 <_free_r+0x1a8>)
   187ce:	6048      	str	r0, [r1, #4]
   187d0:	514d      	str	r5, [r1, r5]
   187d2:	429d      	cmp	r5, r3
   187d4:	d8d6      	bhi.n	18784 <_free_r+0x84>
   187d6:	e7c2      	b.n	1875e <_free_r+0x5e>
   187d8:	4662      	mov	r2, ip
   187da:	18eb      	adds	r3, r5, r3
   187dc:	4202      	tst	r2, r0
   187de:	d106      	bne.n	187ee <_free_r+0xee>
   187e0:	680a      	ldr	r2, [r1, #0]
   187e2:	1a89      	subs	r1, r1, r2
   187e4:	6888      	ldr	r0, [r1, #8]
   187e6:	189b      	adds	r3, r3, r2
   187e8:	68ca      	ldr	r2, [r1, #12]
   187ea:	60c2      	str	r2, [r0, #12]
   187ec:	6090      	str	r0, [r2, #8]
   187ee:	2201      	movs	r2, #1
   187f0:	431a      	orrs	r2, r3
   187f2:	604a      	str	r2, [r1, #4]
   187f4:	4a2e      	ldr	r2, [pc, #184]	; (188b0 <_free_r+0x1b0>)
   187f6:	60b9      	str	r1, [r7, #8]
   187f8:	6812      	ldr	r2, [r2, #0]
   187fa:	4293      	cmp	r3, r2
   187fc:	d3be      	bcc.n	1877c <_free_r+0x7c>
   187fe:	4b2d      	ldr	r3, [pc, #180]	; (188b4 <_free_r+0x1b4>)
   18800:	0020      	movs	r0, r4
   18802:	6819      	ldr	r1, [r3, #0]
   18804:	f7ff ff2c 	bl	18660 <_malloc_trim_r>
   18808:	e7b8      	b.n	1877c <_free_r+0x7c>
   1880a:	0018      	movs	r0, r3
   1880c:	e7cf      	b.n	187ae <_free_r+0xae>
   1880e:	4666      	mov	r6, ip
   18810:	18d0      	adds	r0, r2, r3
   18812:	6840      	ldr	r0, [r0, #4]
   18814:	4230      	tst	r0, r6
   18816:	d13f      	bne.n	18898 <_free_r+0x198>
   18818:	6890      	ldr	r0, [r2, #8]
   1881a:	195d      	adds	r5, r3, r5
   1881c:	68d3      	ldr	r3, [r2, #12]
   1881e:	60c3      	str	r3, [r0, #12]
   18820:	6098      	str	r0, [r3, #8]
   18822:	4663      	mov	r3, ip
   18824:	432b      	orrs	r3, r5
   18826:	604b      	str	r3, [r1, #4]
   18828:	514d      	str	r5, [r1, r5]
   1882a:	e7a7      	b.n	1877c <_free_r+0x7c>
   1882c:	2814      	cmp	r0, #20
   1882e:	d814      	bhi.n	1885a <_free_r+0x15a>
   18830:	0002      	movs	r2, r0
   18832:	305c      	adds	r0, #92	; 0x5c
   18834:	325b      	adds	r2, #91	; 0x5b
   18836:	00c0      	lsls	r0, r0, #3
   18838:	e7ac      	b.n	18794 <_free_r+0x94>
   1883a:	2301      	movs	r3, #1
   1883c:	1092      	asrs	r2, r2, #2
   1883e:	4093      	lsls	r3, r2
   18840:	687a      	ldr	r2, [r7, #4]
   18842:	4313      	orrs	r3, r2
   18844:	607b      	str	r3, [r7, #4]
   18846:	0003      	movs	r3, r0
   18848:	e7b2      	b.n	187b0 <_free_r+0xb0>
   1884a:	4328      	orrs	r0, r5
   1884c:	60d9      	str	r1, [r3, #12]
   1884e:	6099      	str	r1, [r3, #8]
   18850:	60cb      	str	r3, [r1, #12]
   18852:	608b      	str	r3, [r1, #8]
   18854:	6048      	str	r0, [r1, #4]
   18856:	514d      	str	r5, [r1, r5]
   18858:	e790      	b.n	1877c <_free_r+0x7c>
   1885a:	2854      	cmp	r0, #84	; 0x54
   1885c:	d805      	bhi.n	1886a <_free_r+0x16a>
   1885e:	0b28      	lsrs	r0, r5, #12
   18860:	0002      	movs	r2, r0
   18862:	306f      	adds	r0, #111	; 0x6f
   18864:	326e      	adds	r2, #110	; 0x6e
   18866:	00c0      	lsls	r0, r0, #3
   18868:	e794      	b.n	18794 <_free_r+0x94>
   1886a:	22aa      	movs	r2, #170	; 0xaa
   1886c:	0052      	lsls	r2, r2, #1
   1886e:	4290      	cmp	r0, r2
   18870:	d805      	bhi.n	1887e <_free_r+0x17e>
   18872:	0be8      	lsrs	r0, r5, #15
   18874:	0002      	movs	r2, r0
   18876:	3078      	adds	r0, #120	; 0x78
   18878:	3277      	adds	r2, #119	; 0x77
   1887a:	00c0      	lsls	r0, r0, #3
   1887c:	e78a      	b.n	18794 <_free_r+0x94>
   1887e:	4a0e      	ldr	r2, [pc, #56]	; (188b8 <_free_r+0x1b8>)
   18880:	4290      	cmp	r0, r2
   18882:	d805      	bhi.n	18890 <_free_r+0x190>
   18884:	0ca8      	lsrs	r0, r5, #18
   18886:	0002      	movs	r2, r0
   18888:	307d      	adds	r0, #125	; 0x7d
   1888a:	327c      	adds	r2, #124	; 0x7c
   1888c:	00c0      	lsls	r0, r0, #3
   1888e:	e781      	b.n	18794 <_free_r+0x94>
   18890:	20fe      	movs	r0, #254	; 0xfe
   18892:	227e      	movs	r2, #126	; 0x7e
   18894:	0080      	lsls	r0, r0, #2
   18896:	e77d      	b.n	18794 <_free_r+0x94>
   18898:	4663      	mov	r3, ip
   1889a:	432b      	orrs	r3, r5
   1889c:	604b      	str	r3, [r1, #4]
   1889e:	6015      	str	r5, [r2, #0]
   188a0:	e76c      	b.n	1877c <_free_r+0x7c>
   188a2:	46c0      	nop			; (mov r8, r8)
   188a4:	20000668 	.word	0x20000668
   188a8:	000001ff 	.word	0x000001ff
   188ac:	20000670 	.word	0x20000670
   188b0:	20000a74 	.word	0x20000a74
   188b4:	200010e0 	.word	0x200010e0
   188b8:	00000554 	.word	0x00000554

000188bc <__sfvwrite_r>:
   188bc:	b5f0      	push	{r4, r5, r6, r7, lr}
   188be:	464e      	mov	r6, r9
   188c0:	46de      	mov	lr, fp
   188c2:	4657      	mov	r7, sl
   188c4:	4645      	mov	r5, r8
   188c6:	b5e0      	push	{r5, r6, r7, lr}
   188c8:	6893      	ldr	r3, [r2, #8]
   188ca:	b083      	sub	sp, #12
   188cc:	9000      	str	r0, [sp, #0]
   188ce:	000c      	movs	r4, r1
   188d0:	0016      	movs	r6, r2
   188d2:	2b00      	cmp	r3, #0
   188d4:	d025      	beq.n	18922 <__sfvwrite_r+0x66>
   188d6:	898b      	ldrh	r3, [r1, #12]
   188d8:	071a      	lsls	r2, r3, #28
   188da:	d52a      	bpl.n	18932 <__sfvwrite_r+0x76>
   188dc:	690a      	ldr	r2, [r1, #16]
   188de:	2a00      	cmp	r2, #0
   188e0:	d027      	beq.n	18932 <__sfvwrite_r+0x76>
   188e2:	6832      	ldr	r2, [r6, #0]
   188e4:	4693      	mov	fp, r2
   188e6:	079a      	lsls	r2, r3, #30
   188e8:	d52f      	bpl.n	1894a <__sfvwrite_r+0x8e>
   188ea:	4bb2      	ldr	r3, [pc, #712]	; (18bb4 <__sfvwrite_r+0x2f8>)
   188ec:	2700      	movs	r7, #0
   188ee:	2500      	movs	r5, #0
   188f0:	4698      	mov	r8, r3
   188f2:	46b1      	mov	r9, r6
   188f4:	2d00      	cmp	r5, #0
   188f6:	d100      	bne.n	188fa <__sfvwrite_r+0x3e>
   188f8:	e072      	b.n	189e0 <__sfvwrite_r+0x124>
   188fa:	002b      	movs	r3, r5
   188fc:	4545      	cmp	r5, r8
   188fe:	d900      	bls.n	18902 <__sfvwrite_r+0x46>
   18900:	4bac      	ldr	r3, [pc, #688]	; (18bb4 <__sfvwrite_r+0x2f8>)
   18902:	003a      	movs	r2, r7
   18904:	69e1      	ldr	r1, [r4, #28]
   18906:	9800      	ldr	r0, [sp, #0]
   18908:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1890a:	47b0      	blx	r6
   1890c:	2800      	cmp	r0, #0
   1890e:	dc00      	bgt.n	18912 <__sfvwrite_r+0x56>
   18910:	e073      	b.n	189fa <__sfvwrite_r+0x13e>
   18912:	464b      	mov	r3, r9
   18914:	689b      	ldr	r3, [r3, #8]
   18916:	183f      	adds	r7, r7, r0
   18918:	1a2d      	subs	r5, r5, r0
   1891a:	1a18      	subs	r0, r3, r0
   1891c:	464b      	mov	r3, r9
   1891e:	6098      	str	r0, [r3, #8]
   18920:	d1e8      	bne.n	188f4 <__sfvwrite_r+0x38>
   18922:	2000      	movs	r0, #0
   18924:	b003      	add	sp, #12
   18926:	bc3c      	pop	{r2, r3, r4, r5}
   18928:	4690      	mov	r8, r2
   1892a:	4699      	mov	r9, r3
   1892c:	46a2      	mov	sl, r4
   1892e:	46ab      	mov	fp, r5
   18930:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18932:	0021      	movs	r1, r4
   18934:	9800      	ldr	r0, [sp, #0]
   18936:	f7fe fc4b 	bl	171d0 <__swsetup_r>
   1893a:	2800      	cmp	r0, #0
   1893c:	d000      	beq.n	18940 <__sfvwrite_r+0x84>
   1893e:	e130      	b.n	18ba2 <__sfvwrite_r+0x2e6>
   18940:	6832      	ldr	r2, [r6, #0]
   18942:	89a3      	ldrh	r3, [r4, #12]
   18944:	4693      	mov	fp, r2
   18946:	079a      	lsls	r2, r3, #30
   18948:	d4cf      	bmi.n	188ea <__sfvwrite_r+0x2e>
   1894a:	07da      	lsls	r2, r3, #31
   1894c:	d55d      	bpl.n	18a0a <__sfvwrite_r+0x14e>
   1894e:	2300      	movs	r3, #0
   18950:	2000      	movs	r0, #0
   18952:	469a      	mov	sl, r3
   18954:	2700      	movs	r7, #0
   18956:	001d      	movs	r5, r3
   18958:	46b1      	mov	r9, r6
   1895a:	e029      	b.n	189b0 <__sfvwrite_r+0xf4>
   1895c:	2800      	cmp	r0, #0
   1895e:	d033      	beq.n	189c8 <__sfvwrite_r+0x10c>
   18960:	46a8      	mov	r8, r5
   18962:	42bd      	cmp	r5, r7
   18964:	d900      	bls.n	18968 <__sfvwrite_r+0xac>
   18966:	46b8      	mov	r8, r7
   18968:	6820      	ldr	r0, [r4, #0]
   1896a:	6922      	ldr	r2, [r4, #16]
   1896c:	4646      	mov	r6, r8
   1896e:	6963      	ldr	r3, [r4, #20]
   18970:	4290      	cmp	r0, r2
   18972:	d907      	bls.n	18984 <__sfvwrite_r+0xc8>
   18974:	68a2      	ldr	r2, [r4, #8]
   18976:	4694      	mov	ip, r2
   18978:	449c      	add	ip, r3
   1897a:	4662      	mov	r2, ip
   1897c:	9201      	str	r2, [sp, #4]
   1897e:	45e0      	cmp	r8, ip
   18980:	dd00      	ble.n	18984 <__sfvwrite_r+0xc8>
   18982:	e0e9      	b.n	18b58 <__sfvwrite_r+0x29c>
   18984:	4598      	cmp	r8, r3
   18986:	da00      	bge.n	1898a <__sfvwrite_r+0xce>
   18988:	e08f      	b.n	18aaa <__sfvwrite_r+0x1ee>
   1898a:	6a66      	ldr	r6, [r4, #36]	; 0x24
   1898c:	4652      	mov	r2, sl
   1898e:	69e1      	ldr	r1, [r4, #28]
   18990:	9800      	ldr	r0, [sp, #0]
   18992:	47b0      	blx	r6
   18994:	1e06      	subs	r6, r0, #0
   18996:	dd30      	ble.n	189fa <__sfvwrite_r+0x13e>
   18998:	1bad      	subs	r5, r5, r6
   1899a:	2001      	movs	r0, #1
   1899c:	2d00      	cmp	r5, #0
   1899e:	d026      	beq.n	189ee <__sfvwrite_r+0x132>
   189a0:	464b      	mov	r3, r9
   189a2:	689b      	ldr	r3, [r3, #8]
   189a4:	44b2      	add	sl, r6
   189a6:	1bbf      	subs	r7, r7, r6
   189a8:	1b9e      	subs	r6, r3, r6
   189aa:	464b      	mov	r3, r9
   189ac:	609e      	str	r6, [r3, #8]
   189ae:	d0b8      	beq.n	18922 <__sfvwrite_r+0x66>
   189b0:	2f00      	cmp	r7, #0
   189b2:	d1d3      	bne.n	1895c <__sfvwrite_r+0xa0>
   189b4:	465b      	mov	r3, fp
   189b6:	681b      	ldr	r3, [r3, #0]
   189b8:	469a      	mov	sl, r3
   189ba:	465b      	mov	r3, fp
   189bc:	685f      	ldr	r7, [r3, #4]
   189be:	2308      	movs	r3, #8
   189c0:	469c      	mov	ip, r3
   189c2:	44e3      	add	fp, ip
   189c4:	2f00      	cmp	r7, #0
   189c6:	d0f5      	beq.n	189b4 <__sfvwrite_r+0xf8>
   189c8:	003a      	movs	r2, r7
   189ca:	210a      	movs	r1, #10
   189cc:	4650      	mov	r0, sl
   189ce:	f000 fc93 	bl	192f8 <memchr>
   189d2:	2800      	cmp	r0, #0
   189d4:	d100      	bne.n	189d8 <__sfvwrite_r+0x11c>
   189d6:	e0e2      	b.n	18b9e <__sfvwrite_r+0x2e2>
   189d8:	4653      	mov	r3, sl
   189da:	3001      	adds	r0, #1
   189dc:	1ac5      	subs	r5, r0, r3
   189de:	e7bf      	b.n	18960 <__sfvwrite_r+0xa4>
   189e0:	465b      	mov	r3, fp
   189e2:	681f      	ldr	r7, [r3, #0]
   189e4:	685d      	ldr	r5, [r3, #4]
   189e6:	2308      	movs	r3, #8
   189e8:	469c      	mov	ip, r3
   189ea:	44e3      	add	fp, ip
   189ec:	e782      	b.n	188f4 <__sfvwrite_r+0x38>
   189ee:	0021      	movs	r1, r4
   189f0:	9800      	ldr	r0, [sp, #0]
   189f2:	f7ff fd81 	bl	184f8 <_fflush_r>
   189f6:	2800      	cmp	r0, #0
   189f8:	d0d2      	beq.n	189a0 <__sfvwrite_r+0xe4>
   189fa:	220c      	movs	r2, #12
   189fc:	5ea3      	ldrsh	r3, [r4, r2]
   189fe:	2240      	movs	r2, #64	; 0x40
   18a00:	2001      	movs	r0, #1
   18a02:	4313      	orrs	r3, r2
   18a04:	81a3      	strh	r3, [r4, #12]
   18a06:	4240      	negs	r0, r0
   18a08:	e78c      	b.n	18924 <__sfvwrite_r+0x68>
   18a0a:	2200      	movs	r2, #0
   18a0c:	4691      	mov	r9, r2
   18a0e:	464d      	mov	r5, r9
   18a10:	2d00      	cmp	r5, #0
   18a12:	d023      	beq.n	18a5c <__sfvwrite_r+0x1a0>
   18a14:	68a2      	ldr	r2, [r4, #8]
   18a16:	4690      	mov	r8, r2
   18a18:	2280      	movs	r2, #128	; 0x80
   18a1a:	0092      	lsls	r2, r2, #2
   18a1c:	4213      	tst	r3, r2
   18a1e:	d026      	beq.n	18a6e <__sfvwrite_r+0x1b2>
   18a20:	46c2      	mov	sl, r8
   18a22:	4545      	cmp	r5, r8
   18a24:	d34d      	bcc.n	18ac2 <__sfvwrite_r+0x206>
   18a26:	2290      	movs	r2, #144	; 0x90
   18a28:	00d2      	lsls	r2, r2, #3
   18a2a:	4213      	tst	r3, r2
   18a2c:	d14e      	bne.n	18acc <__sfvwrite_r+0x210>
   18a2e:	002f      	movs	r7, r5
   18a30:	6820      	ldr	r0, [r4, #0]
   18a32:	4652      	mov	r2, sl
   18a34:	4649      	mov	r1, r9
   18a36:	f000 fc9f 	bl	19378 <memmove>
   18a3a:	4642      	mov	r2, r8
   18a3c:	68a3      	ldr	r3, [r4, #8]
   18a3e:	1a98      	subs	r0, r3, r2
   18a40:	6823      	ldr	r3, [r4, #0]
   18a42:	60a0      	str	r0, [r4, #8]
   18a44:	4453      	add	r3, sl
   18a46:	6023      	str	r3, [r4, #0]
   18a48:	68b3      	ldr	r3, [r6, #8]
   18a4a:	44b9      	add	r9, r7
   18a4c:	1bed      	subs	r5, r5, r7
   18a4e:	1bdf      	subs	r7, r3, r7
   18a50:	60b7      	str	r7, [r6, #8]
   18a52:	d100      	bne.n	18a56 <__sfvwrite_r+0x19a>
   18a54:	e765      	b.n	18922 <__sfvwrite_r+0x66>
   18a56:	89a3      	ldrh	r3, [r4, #12]
   18a58:	2d00      	cmp	r5, #0
   18a5a:	d1db      	bne.n	18a14 <__sfvwrite_r+0x158>
   18a5c:	465a      	mov	r2, fp
   18a5e:	6812      	ldr	r2, [r2, #0]
   18a60:	4691      	mov	r9, r2
   18a62:	465a      	mov	r2, fp
   18a64:	6855      	ldr	r5, [r2, #4]
   18a66:	2208      	movs	r2, #8
   18a68:	4694      	mov	ip, r2
   18a6a:	44e3      	add	fp, ip
   18a6c:	e7d0      	b.n	18a10 <__sfvwrite_r+0x154>
   18a6e:	6820      	ldr	r0, [r4, #0]
   18a70:	6923      	ldr	r3, [r4, #16]
   18a72:	4298      	cmp	r0, r3
   18a74:	d802      	bhi.n	18a7c <__sfvwrite_r+0x1c0>
   18a76:	6967      	ldr	r7, [r4, #20]
   18a78:	42bd      	cmp	r5, r7
   18a7a:	d259      	bcs.n	18b30 <__sfvwrite_r+0x274>
   18a7c:	4647      	mov	r7, r8
   18a7e:	42af      	cmp	r7, r5
   18a80:	d900      	bls.n	18a84 <__sfvwrite_r+0x1c8>
   18a82:	002f      	movs	r7, r5
   18a84:	003a      	movs	r2, r7
   18a86:	4649      	mov	r1, r9
   18a88:	f000 fc76 	bl	19378 <memmove>
   18a8c:	68a3      	ldr	r3, [r4, #8]
   18a8e:	6822      	ldr	r2, [r4, #0]
   18a90:	1bdb      	subs	r3, r3, r7
   18a92:	19d2      	adds	r2, r2, r7
   18a94:	60a3      	str	r3, [r4, #8]
   18a96:	6022      	str	r2, [r4, #0]
   18a98:	2b00      	cmp	r3, #0
   18a9a:	d1d5      	bne.n	18a48 <__sfvwrite_r+0x18c>
   18a9c:	0021      	movs	r1, r4
   18a9e:	9800      	ldr	r0, [sp, #0]
   18aa0:	f7ff fd2a 	bl	184f8 <_fflush_r>
   18aa4:	2800      	cmp	r0, #0
   18aa6:	d0cf      	beq.n	18a48 <__sfvwrite_r+0x18c>
   18aa8:	e7a7      	b.n	189fa <__sfvwrite_r+0x13e>
   18aaa:	4642      	mov	r2, r8
   18aac:	4651      	mov	r1, sl
   18aae:	f000 fc63 	bl	19378 <memmove>
   18ab2:	4642      	mov	r2, r8
   18ab4:	68a3      	ldr	r3, [r4, #8]
   18ab6:	1a9b      	subs	r3, r3, r2
   18ab8:	60a3      	str	r3, [r4, #8]
   18aba:	6823      	ldr	r3, [r4, #0]
   18abc:	4443      	add	r3, r8
   18abe:	6023      	str	r3, [r4, #0]
   18ac0:	e76a      	b.n	18998 <__sfvwrite_r+0xdc>
   18ac2:	46a8      	mov	r8, r5
   18ac4:	6820      	ldr	r0, [r4, #0]
   18ac6:	002f      	movs	r7, r5
   18ac8:	46aa      	mov	sl, r5
   18aca:	e7b2      	b.n	18a32 <__sfvwrite_r+0x176>
   18acc:	6921      	ldr	r1, [r4, #16]
   18ace:	6822      	ldr	r2, [r4, #0]
   18ad0:	1a52      	subs	r2, r2, r1
   18ad2:	4692      	mov	sl, r2
   18ad4:	6962      	ldr	r2, [r4, #20]
   18ad6:	0057      	lsls	r7, r2, #1
   18ad8:	18bf      	adds	r7, r7, r2
   18ada:	0ffa      	lsrs	r2, r7, #31
   18adc:	19d7      	adds	r7, r2, r7
   18ade:	4652      	mov	r2, sl
   18ae0:	1c50      	adds	r0, r2, #1
   18ae2:	107f      	asrs	r7, r7, #1
   18ae4:	1940      	adds	r0, r0, r5
   18ae6:	003a      	movs	r2, r7
   18ae8:	42b8      	cmp	r0, r7
   18aea:	d901      	bls.n	18af0 <__sfvwrite_r+0x234>
   18aec:	0007      	movs	r7, r0
   18aee:	0002      	movs	r2, r0
   18af0:	055b      	lsls	r3, r3, #21
   18af2:	d542      	bpl.n	18b7a <__sfvwrite_r+0x2be>
   18af4:	0011      	movs	r1, r2
   18af6:	9800      	ldr	r0, [sp, #0]
   18af8:	f000 f934 	bl	18d64 <_malloc_r>
   18afc:	4680      	mov	r8, r0
   18afe:	1e03      	subs	r3, r0, #0
   18b00:	d052      	beq.n	18ba8 <__sfvwrite_r+0x2ec>
   18b02:	4652      	mov	r2, sl
   18b04:	6921      	ldr	r1, [r4, #16]
   18b06:	f7fb f951 	bl	13dac <memcpy>
   18b0a:	89a3      	ldrh	r3, [r4, #12]
   18b0c:	4a2a      	ldr	r2, [pc, #168]	; (18bb8 <__sfvwrite_r+0x2fc>)
   18b0e:	4013      	ands	r3, r2
   18b10:	2280      	movs	r2, #128	; 0x80
   18b12:	4313      	orrs	r3, r2
   18b14:	81a3      	strh	r3, [r4, #12]
   18b16:	4643      	mov	r3, r8
   18b18:	4640      	mov	r0, r8
   18b1a:	6123      	str	r3, [r4, #16]
   18b1c:	4653      	mov	r3, sl
   18b1e:	4450      	add	r0, sl
   18b20:	6167      	str	r7, [r4, #20]
   18b22:	1aff      	subs	r7, r7, r3
   18b24:	60a7      	str	r7, [r4, #8]
   18b26:	6020      	str	r0, [r4, #0]
   18b28:	46a8      	mov	r8, r5
   18b2a:	002f      	movs	r7, r5
   18b2c:	46aa      	mov	sl, r5
   18b2e:	e780      	b.n	18a32 <__sfvwrite_r+0x176>
   18b30:	4b22      	ldr	r3, [pc, #136]	; (18bbc <__sfvwrite_r+0x300>)
   18b32:	0028      	movs	r0, r5
   18b34:	429d      	cmp	r5, r3
   18b36:	d900      	bls.n	18b3a <__sfvwrite_r+0x27e>
   18b38:	0018      	movs	r0, r3
   18b3a:	0039      	movs	r1, r7
   18b3c:	f7f8 f8ec 	bl	10d18 <__divsi3>
   18b40:	003b      	movs	r3, r7
   18b42:	464a      	mov	r2, r9
   18b44:	4343      	muls	r3, r0
   18b46:	69e1      	ldr	r1, [r4, #28]
   18b48:	9800      	ldr	r0, [sp, #0]
   18b4a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   18b4c:	47b8      	blx	r7
   18b4e:	2800      	cmp	r0, #0
   18b50:	dc00      	bgt.n	18b54 <__sfvwrite_r+0x298>
   18b52:	e752      	b.n	189fa <__sfvwrite_r+0x13e>
   18b54:	0007      	movs	r7, r0
   18b56:	e777      	b.n	18a48 <__sfvwrite_r+0x18c>
   18b58:	4666      	mov	r6, ip
   18b5a:	4651      	mov	r1, sl
   18b5c:	f000 fc0c 	bl	19378 <memmove>
   18b60:	46b4      	mov	ip, r6
   18b62:	6823      	ldr	r3, [r4, #0]
   18b64:	0021      	movs	r1, r4
   18b66:	4463      	add	r3, ip
   18b68:	6023      	str	r3, [r4, #0]
   18b6a:	9800      	ldr	r0, [sp, #0]
   18b6c:	f7ff fcc4 	bl	184f8 <_fflush_r>
   18b70:	2800      	cmp	r0, #0
   18b72:	d000      	beq.n	18b76 <__sfvwrite_r+0x2ba>
   18b74:	e741      	b.n	189fa <__sfvwrite_r+0x13e>
   18b76:	9e01      	ldr	r6, [sp, #4]
   18b78:	e70e      	b.n	18998 <__sfvwrite_r+0xdc>
   18b7a:	9800      	ldr	r0, [sp, #0]
   18b7c:	f000 ffa4 	bl	19ac8 <_realloc_r>
   18b80:	4680      	mov	r8, r0
   18b82:	2800      	cmp	r0, #0
   18b84:	d1c7      	bne.n	18b16 <__sfvwrite_r+0x25a>
   18b86:	9d00      	ldr	r5, [sp, #0]
   18b88:	6921      	ldr	r1, [r4, #16]
   18b8a:	0028      	movs	r0, r5
   18b8c:	f7ff fdb8 	bl	18700 <_free_r>
   18b90:	2280      	movs	r2, #128	; 0x80
   18b92:	89a3      	ldrh	r3, [r4, #12]
   18b94:	4393      	bics	r3, r2
   18b96:	3a74      	subs	r2, #116	; 0x74
   18b98:	b21b      	sxth	r3, r3
   18b9a:	602a      	str	r2, [r5, #0]
   18b9c:	e72f      	b.n	189fe <__sfvwrite_r+0x142>
   18b9e:	1c7d      	adds	r5, r7, #1
   18ba0:	e6de      	b.n	18960 <__sfvwrite_r+0xa4>
   18ba2:	2001      	movs	r0, #1
   18ba4:	4240      	negs	r0, r0
   18ba6:	e6bd      	b.n	18924 <__sfvwrite_r+0x68>
   18ba8:	9a00      	ldr	r2, [sp, #0]
   18baa:	330c      	adds	r3, #12
   18bac:	6013      	str	r3, [r2, #0]
   18bae:	220c      	movs	r2, #12
   18bb0:	5ea3      	ldrsh	r3, [r4, r2]
   18bb2:	e724      	b.n	189fe <__sfvwrite_r+0x142>
   18bb4:	7ffffc00 	.word	0x7ffffc00
   18bb8:	fffffb7f 	.word	0xfffffb7f
   18bbc:	7fffffff 	.word	0x7fffffff

00018bc0 <_fwalk_reent>:
   18bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18bc2:	4647      	mov	r7, r8
   18bc4:	46ce      	mov	lr, r9
   18bc6:	b580      	push	{r7, lr}
   18bc8:	27b8      	movs	r7, #184	; 0xb8
   18bca:	4680      	mov	r8, r0
   18bcc:	00bf      	lsls	r7, r7, #2
   18bce:	4447      	add	r7, r8
   18bd0:	4689      	mov	r9, r1
   18bd2:	2600      	movs	r6, #0
   18bd4:	2f00      	cmp	r7, #0
   18bd6:	d014      	beq.n	18c02 <_fwalk_reent+0x42>
   18bd8:	687b      	ldr	r3, [r7, #4]
   18bda:	68bc      	ldr	r4, [r7, #8]
   18bdc:	1e5d      	subs	r5, r3, #1
   18bde:	d40d      	bmi.n	18bfc <_fwalk_reent+0x3c>
   18be0:	89a3      	ldrh	r3, [r4, #12]
   18be2:	2b01      	cmp	r3, #1
   18be4:	d907      	bls.n	18bf6 <_fwalk_reent+0x36>
   18be6:	220e      	movs	r2, #14
   18be8:	5ea3      	ldrsh	r3, [r4, r2]
   18bea:	3301      	adds	r3, #1
   18bec:	d003      	beq.n	18bf6 <_fwalk_reent+0x36>
   18bee:	0021      	movs	r1, r4
   18bf0:	4640      	mov	r0, r8
   18bf2:	47c8      	blx	r9
   18bf4:	4306      	orrs	r6, r0
   18bf6:	3468      	adds	r4, #104	; 0x68
   18bf8:	3d01      	subs	r5, #1
   18bfa:	d2f1      	bcs.n	18be0 <_fwalk_reent+0x20>
   18bfc:	683f      	ldr	r7, [r7, #0]
   18bfe:	2f00      	cmp	r7, #0
   18c00:	d1ea      	bne.n	18bd8 <_fwalk_reent+0x18>
   18c02:	0030      	movs	r0, r6
   18c04:	bc0c      	pop	{r2, r3}
   18c06:	4690      	mov	r8, r2
   18c08:	4699      	mov	r9, r3
   18c0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00018c0c <__locale_mb_cur_max>:
   18c0c:	4b05      	ldr	r3, [pc, #20]	; (18c24 <__locale_mb_cur_max+0x18>)
   18c0e:	681b      	ldr	r3, [r3, #0]
   18c10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   18c12:	2b00      	cmp	r3, #0
   18c14:	d003      	beq.n	18c1e <__locale_mb_cur_max+0x12>
   18c16:	2294      	movs	r2, #148	; 0x94
   18c18:	0052      	lsls	r2, r2, #1
   18c1a:	5c98      	ldrb	r0, [r3, r2]
   18c1c:	4770      	bx	lr
   18c1e:	4b02      	ldr	r3, [pc, #8]	; (18c28 <__locale_mb_cur_max+0x1c>)
   18c20:	e7f9      	b.n	18c16 <__locale_mb_cur_max+0xa>
   18c22:	46c0      	nop			; (mov r8, r8)
   18c24:	200000cc 	.word	0x200000cc
   18c28:	200004fc 	.word	0x200004fc

00018c2c <__locale_ctype_ptr_l>:
   18c2c:	23ec      	movs	r3, #236	; 0xec
   18c2e:	58c0      	ldr	r0, [r0, r3]
   18c30:	4770      	bx	lr
   18c32:	46c0      	nop			; (mov r8, r8)

00018c34 <_localeconv_r>:
   18c34:	4b04      	ldr	r3, [pc, #16]	; (18c48 <_localeconv_r+0x14>)
   18c36:	681b      	ldr	r3, [r3, #0]
   18c38:	6b58      	ldr	r0, [r3, #52]	; 0x34
   18c3a:	2800      	cmp	r0, #0
   18c3c:	d001      	beq.n	18c42 <_localeconv_r+0xe>
   18c3e:	30f0      	adds	r0, #240	; 0xf0
   18c40:	4770      	bx	lr
   18c42:	4802      	ldr	r0, [pc, #8]	; (18c4c <_localeconv_r+0x18>)
   18c44:	e7fb      	b.n	18c3e <_localeconv_r+0xa>
   18c46:	46c0      	nop			; (mov r8, r8)
   18c48:	200000cc 	.word	0x200000cc
   18c4c:	200004fc 	.word	0x200004fc

00018c50 <__retarget_lock_init_recursive>:
   18c50:	4770      	bx	lr
   18c52:	46c0      	nop			; (mov r8, r8)

00018c54 <__retarget_lock_close_recursive>:
   18c54:	4770      	bx	lr
   18c56:	46c0      	nop			; (mov r8, r8)

00018c58 <__retarget_lock_acquire_recursive>:
   18c58:	4770      	bx	lr
   18c5a:	46c0      	nop			; (mov r8, r8)

00018c5c <__retarget_lock_release_recursive>:
   18c5c:	4770      	bx	lr
   18c5e:	46c0      	nop			; (mov r8, r8)

00018c60 <__swhatbuf_r>:
   18c60:	b570      	push	{r4, r5, r6, lr}
   18c62:	000c      	movs	r4, r1
   18c64:	001e      	movs	r6, r3
   18c66:	230e      	movs	r3, #14
   18c68:	5ec9      	ldrsh	r1, [r1, r3]
   18c6a:	b090      	sub	sp, #64	; 0x40
   18c6c:	0015      	movs	r5, r2
   18c6e:	2900      	cmp	r1, #0
   18c70:	db15      	blt.n	18c9e <__swhatbuf_r+0x3e>
   18c72:	aa01      	add	r2, sp, #4
   18c74:	f001 fbdc 	bl	1a430 <_fstat_r>
   18c78:	2800      	cmp	r0, #0
   18c7a:	db10      	blt.n	18c9e <__swhatbuf_r+0x3e>
   18c7c:	22f0      	movs	r2, #240	; 0xf0
   18c7e:	9b02      	ldr	r3, [sp, #8]
   18c80:	0212      	lsls	r2, r2, #8
   18c82:	4013      	ands	r3, r2
   18c84:	4a0d      	ldr	r2, [pc, #52]	; (18cbc <__swhatbuf_r+0x5c>)
   18c86:	2080      	movs	r0, #128	; 0x80
   18c88:	4694      	mov	ip, r2
   18c8a:	4463      	add	r3, ip
   18c8c:	425a      	negs	r2, r3
   18c8e:	4153      	adcs	r3, r2
   18c90:	6033      	str	r3, [r6, #0]
   18c92:	2380      	movs	r3, #128	; 0x80
   18c94:	00db      	lsls	r3, r3, #3
   18c96:	602b      	str	r3, [r5, #0]
   18c98:	0100      	lsls	r0, r0, #4
   18c9a:	b010      	add	sp, #64	; 0x40
   18c9c:	bd70      	pop	{r4, r5, r6, pc}
   18c9e:	2300      	movs	r3, #0
   18ca0:	6033      	str	r3, [r6, #0]
   18ca2:	89a3      	ldrh	r3, [r4, #12]
   18ca4:	061b      	lsls	r3, r3, #24
   18ca6:	d503      	bpl.n	18cb0 <__swhatbuf_r+0x50>
   18ca8:	2340      	movs	r3, #64	; 0x40
   18caa:	2000      	movs	r0, #0
   18cac:	602b      	str	r3, [r5, #0]
   18cae:	e7f4      	b.n	18c9a <__swhatbuf_r+0x3a>
   18cb0:	2380      	movs	r3, #128	; 0x80
   18cb2:	00db      	lsls	r3, r3, #3
   18cb4:	602b      	str	r3, [r5, #0]
   18cb6:	2000      	movs	r0, #0
   18cb8:	e7ef      	b.n	18c9a <__swhatbuf_r+0x3a>
   18cba:	46c0      	nop			; (mov r8, r8)
   18cbc:	ffffe000 	.word	0xffffe000

00018cc0 <__smakebuf_r>:
   18cc0:	b570      	push	{r4, r5, r6, lr}
   18cc2:	898b      	ldrh	r3, [r1, #12]
   18cc4:	b082      	sub	sp, #8
   18cc6:	0006      	movs	r6, r0
   18cc8:	000c      	movs	r4, r1
   18cca:	079b      	lsls	r3, r3, #30
   18ccc:	d507      	bpl.n	18cde <__smakebuf_r+0x1e>
   18cce:	0023      	movs	r3, r4
   18cd0:	3343      	adds	r3, #67	; 0x43
   18cd2:	6023      	str	r3, [r4, #0]
   18cd4:	6123      	str	r3, [r4, #16]
   18cd6:	2301      	movs	r3, #1
   18cd8:	6163      	str	r3, [r4, #20]
   18cda:	b002      	add	sp, #8
   18cdc:	bd70      	pop	{r4, r5, r6, pc}
   18cde:	ab01      	add	r3, sp, #4
   18ce0:	466a      	mov	r2, sp
   18ce2:	f7ff ffbd 	bl	18c60 <__swhatbuf_r>
   18ce6:	9900      	ldr	r1, [sp, #0]
   18ce8:	0005      	movs	r5, r0
   18cea:	0030      	movs	r0, r6
   18cec:	f000 f83a 	bl	18d64 <_malloc_r>
   18cf0:	2800      	cmp	r0, #0
   18cf2:	d01e      	beq.n	18d32 <__smakebuf_r+0x72>
   18cf4:	2280      	movs	r2, #128	; 0x80
   18cf6:	4b15      	ldr	r3, [pc, #84]	; (18d4c <__smakebuf_r+0x8c>)
   18cf8:	63f3      	str	r3, [r6, #60]	; 0x3c
   18cfa:	89a3      	ldrh	r3, [r4, #12]
   18cfc:	6020      	str	r0, [r4, #0]
   18cfe:	4313      	orrs	r3, r2
   18d00:	9a00      	ldr	r2, [sp, #0]
   18d02:	b21b      	sxth	r3, r3
   18d04:	6162      	str	r2, [r4, #20]
   18d06:	9a01      	ldr	r2, [sp, #4]
   18d08:	81a3      	strh	r3, [r4, #12]
   18d0a:	6120      	str	r0, [r4, #16]
   18d0c:	2a00      	cmp	r2, #0
   18d0e:	d102      	bne.n	18d16 <__smakebuf_r+0x56>
   18d10:	432b      	orrs	r3, r5
   18d12:	81a3      	strh	r3, [r4, #12]
   18d14:	e7e1      	b.n	18cda <__smakebuf_r+0x1a>
   18d16:	230e      	movs	r3, #14
   18d18:	5ee1      	ldrsh	r1, [r4, r3]
   18d1a:	0030      	movs	r0, r6
   18d1c:	f001 fb9c 	bl	1a458 <_isatty_r>
   18d20:	2800      	cmp	r0, #0
   18d22:	d010      	beq.n	18d46 <__smakebuf_r+0x86>
   18d24:	2203      	movs	r2, #3
   18d26:	89a3      	ldrh	r3, [r4, #12]
   18d28:	4393      	bics	r3, r2
   18d2a:	2201      	movs	r2, #1
   18d2c:	4313      	orrs	r3, r2
   18d2e:	b21b      	sxth	r3, r3
   18d30:	e7ee      	b.n	18d10 <__smakebuf_r+0x50>
   18d32:	220c      	movs	r2, #12
   18d34:	5ea3      	ldrsh	r3, [r4, r2]
   18d36:	059a      	lsls	r2, r3, #22
   18d38:	d4cf      	bmi.n	18cda <__smakebuf_r+0x1a>
   18d3a:	2203      	movs	r2, #3
   18d3c:	4393      	bics	r3, r2
   18d3e:	2202      	movs	r2, #2
   18d40:	4313      	orrs	r3, r2
   18d42:	81a3      	strh	r3, [r4, #12]
   18d44:	e7c3      	b.n	18cce <__smakebuf_r+0xe>
   18d46:	220c      	movs	r2, #12
   18d48:	5ea3      	ldrsh	r3, [r4, r2]
   18d4a:	e7e1      	b.n	18d10 <__smakebuf_r+0x50>
   18d4c:	0001854d 	.word	0x0001854d

00018d50 <malloc>:
   18d50:	b510      	push	{r4, lr}
   18d52:	4b03      	ldr	r3, [pc, #12]	; (18d60 <malloc+0x10>)
   18d54:	0001      	movs	r1, r0
   18d56:	6818      	ldr	r0, [r3, #0]
   18d58:	f000 f804 	bl	18d64 <_malloc_r>
   18d5c:	bd10      	pop	{r4, pc}
   18d5e:	46c0      	nop			; (mov r8, r8)
   18d60:	200000cc 	.word	0x200000cc

00018d64 <_malloc_r>:
   18d64:	b5f0      	push	{r4, r5, r6, r7, lr}
   18d66:	4657      	mov	r7, sl
   18d68:	4645      	mov	r5, r8
   18d6a:	46de      	mov	lr, fp
   18d6c:	464e      	mov	r6, r9
   18d6e:	b5e0      	push	{r5, r6, r7, lr}
   18d70:	000d      	movs	r5, r1
   18d72:	350b      	adds	r5, #11
   18d74:	b083      	sub	sp, #12
   18d76:	0007      	movs	r7, r0
   18d78:	2d16      	cmp	r5, #22
   18d7a:	d800      	bhi.n	18d7e <_malloc_r+0x1a>
   18d7c:	e09f      	b.n	18ebe <_malloc_r+0x15a>
   18d7e:	2307      	movs	r3, #7
   18d80:	439d      	bics	r5, r3
   18d82:	d500      	bpl.n	18d86 <_malloc_r+0x22>
   18d84:	e0c4      	b.n	18f10 <_malloc_r+0x1ac>
   18d86:	42a9      	cmp	r1, r5
   18d88:	d900      	bls.n	18d8c <_malloc_r+0x28>
   18d8a:	e0c1      	b.n	18f10 <_malloc_r+0x1ac>
   18d8c:	f000 fb44 	bl	19418 <__malloc_lock>
   18d90:	23f8      	movs	r3, #248	; 0xf8
   18d92:	33ff      	adds	r3, #255	; 0xff
   18d94:	429d      	cmp	r5, r3
   18d96:	d800      	bhi.n	18d9a <_malloc_r+0x36>
   18d98:	e28f      	b.n	192ba <_malloc_r+0x556>
   18d9a:	0a68      	lsrs	r0, r5, #9
   18d9c:	d100      	bne.n	18da0 <_malloc_r+0x3c>
   18d9e:	e0bb      	b.n	18f18 <_malloc_r+0x1b4>
   18da0:	2804      	cmp	r0, #4
   18da2:	d900      	bls.n	18da6 <_malloc_r+0x42>
   18da4:	e162      	b.n	1906c <_malloc_r+0x308>
   18da6:	2338      	movs	r3, #56	; 0x38
   18da8:	4698      	mov	r8, r3
   18daa:	09a8      	lsrs	r0, r5, #6
   18dac:	4480      	add	r8, r0
   18dae:	3039      	adds	r0, #57	; 0x39
   18db0:	00c1      	lsls	r1, r0, #3
   18db2:	4ed2      	ldr	r6, [pc, #840]	; (190fc <_malloc_r+0x398>)
   18db4:	1871      	adds	r1, r6, r1
   18db6:	3908      	subs	r1, #8
   18db8:	68cc      	ldr	r4, [r1, #12]
   18dba:	42a1      	cmp	r1, r4
   18dbc:	d019      	beq.n	18df2 <_malloc_r+0x8e>
   18dbe:	2303      	movs	r3, #3
   18dc0:	6862      	ldr	r2, [r4, #4]
   18dc2:	439a      	bics	r2, r3
   18dc4:	0013      	movs	r3, r2
   18dc6:	1b52      	subs	r2, r2, r5
   18dc8:	2a0f      	cmp	r2, #15
   18dca:	dd00      	ble.n	18dce <_malloc_r+0x6a>
   18dcc:	e0aa      	b.n	18f24 <_malloc_r+0x1c0>
   18dce:	2a00      	cmp	r2, #0
   18dd0:	db00      	blt.n	18dd4 <_malloc_r+0x70>
   18dd2:	e088      	b.n	18ee6 <_malloc_r+0x182>
   18dd4:	2303      	movs	r3, #3
   18dd6:	469c      	mov	ip, r3
   18dd8:	e008      	b.n	18dec <_malloc_r+0x88>
   18dda:	4662      	mov	r2, ip
   18ddc:	6863      	ldr	r3, [r4, #4]
   18dde:	4393      	bics	r3, r2
   18de0:	1b5a      	subs	r2, r3, r5
   18de2:	2a0f      	cmp	r2, #15
   18de4:	dd00      	ble.n	18de8 <_malloc_r+0x84>
   18de6:	e09d      	b.n	18f24 <_malloc_r+0x1c0>
   18de8:	2a00      	cmp	r2, #0
   18dea:	da7c      	bge.n	18ee6 <_malloc_r+0x182>
   18dec:	68e4      	ldr	r4, [r4, #12]
   18dee:	42a1      	cmp	r1, r4
   18df0:	d1f3      	bne.n	18dda <_malloc_r+0x76>
   18df2:	0032      	movs	r2, r6
   18df4:	6934      	ldr	r4, [r6, #16]
   18df6:	3208      	adds	r2, #8
   18df8:	4294      	cmp	r4, r2
   18dfa:	d100      	bne.n	18dfe <_malloc_r+0x9a>
   18dfc:	e190      	b.n	19120 <_malloc_r+0x3bc>
   18dfe:	2303      	movs	r3, #3
   18e00:	6861      	ldr	r1, [r4, #4]
   18e02:	4399      	bics	r1, r3
   18e04:	4689      	mov	r9, r1
   18e06:	1b49      	subs	r1, r1, r5
   18e08:	290f      	cmp	r1, #15
   18e0a:	dd00      	ble.n	18e0e <_malloc_r+0xaa>
   18e0c:	e162      	b.n	190d4 <_malloc_r+0x370>
   18e0e:	6172      	str	r2, [r6, #20]
   18e10:	6132      	str	r2, [r6, #16]
   18e12:	2900      	cmp	r1, #0
   18e14:	db00      	blt.n	18e18 <_malloc_r+0xb4>
   18e16:	e087      	b.n	18f28 <_malloc_r+0x1c4>
   18e18:	4ab9      	ldr	r2, [pc, #740]	; (19100 <_malloc_r+0x39c>)
   18e1a:	464b      	mov	r3, r9
   18e1c:	4591      	cmp	r9, r2
   18e1e:	d900      	bls.n	18e22 <_malloc_r+0xbe>
   18e20:	e130      	b.n	19084 <_malloc_r+0x320>
   18e22:	08db      	lsrs	r3, r3, #3
   18e24:	3aff      	subs	r2, #255	; 0xff
   18e26:	1099      	asrs	r1, r3, #2
   18e28:	3aff      	subs	r2, #255	; 0xff
   18e2a:	408a      	lsls	r2, r1
   18e2c:	00db      	lsls	r3, r3, #3
   18e2e:	6871      	ldr	r1, [r6, #4]
   18e30:	199b      	adds	r3, r3, r6
   18e32:	430a      	orrs	r2, r1
   18e34:	6899      	ldr	r1, [r3, #8]
   18e36:	6072      	str	r2, [r6, #4]
   18e38:	60e3      	str	r3, [r4, #12]
   18e3a:	60a1      	str	r1, [r4, #8]
   18e3c:	609c      	str	r4, [r3, #8]
   18e3e:	0013      	movs	r3, r2
   18e40:	60cc      	str	r4, [r1, #12]
   18e42:	2101      	movs	r1, #1
   18e44:	1082      	asrs	r2, r0, #2
   18e46:	4091      	lsls	r1, r2
   18e48:	4299      	cmp	r1, r3
   18e4a:	d86f      	bhi.n	18f2c <_malloc_r+0x1c8>
   18e4c:	420b      	tst	r3, r1
   18e4e:	d105      	bne.n	18e5c <_malloc_r+0xf8>
   18e50:	2203      	movs	r2, #3
   18e52:	4390      	bics	r0, r2
   18e54:	0049      	lsls	r1, r1, #1
   18e56:	3004      	adds	r0, #4
   18e58:	420b      	tst	r3, r1
   18e5a:	d0fb      	beq.n	18e54 <_malloc_r+0xf0>
   18e5c:	2303      	movs	r3, #3
   18e5e:	4698      	mov	r8, r3
   18e60:	00c3      	lsls	r3, r0, #3
   18e62:	4699      	mov	r9, r3
   18e64:	44b1      	add	r9, r6
   18e66:	46cc      	mov	ip, r9
   18e68:	4682      	mov	sl, r0
   18e6a:	4663      	mov	r3, ip
   18e6c:	68dc      	ldr	r4, [r3, #12]
   18e6e:	45a4      	cmp	ip, r4
   18e70:	d107      	bne.n	18e82 <_malloc_r+0x11e>
   18e72:	e157      	b.n	19124 <_malloc_r+0x3c0>
   18e74:	2a00      	cmp	r2, #0
   18e76:	db00      	blt.n	18e7a <_malloc_r+0x116>
   18e78:	e166      	b.n	19148 <_malloc_r+0x3e4>
   18e7a:	68e4      	ldr	r4, [r4, #12]
   18e7c:	45a4      	cmp	ip, r4
   18e7e:	d100      	bne.n	18e82 <_malloc_r+0x11e>
   18e80:	e150      	b.n	19124 <_malloc_r+0x3c0>
   18e82:	4642      	mov	r2, r8
   18e84:	6863      	ldr	r3, [r4, #4]
   18e86:	4393      	bics	r3, r2
   18e88:	1b5a      	subs	r2, r3, r5
   18e8a:	2a0f      	cmp	r2, #15
   18e8c:	ddf2      	ble.n	18e74 <_malloc_r+0x110>
   18e8e:	2001      	movs	r0, #1
   18e90:	4680      	mov	r8, r0
   18e92:	1961      	adds	r1, r4, r5
   18e94:	4305      	orrs	r5, r0
   18e96:	6065      	str	r5, [r4, #4]
   18e98:	68a0      	ldr	r0, [r4, #8]
   18e9a:	68e5      	ldr	r5, [r4, #12]
   18e9c:	3608      	adds	r6, #8
   18e9e:	60c5      	str	r5, [r0, #12]
   18ea0:	60a8      	str	r0, [r5, #8]
   18ea2:	4640      	mov	r0, r8
   18ea4:	60f1      	str	r1, [r6, #12]
   18ea6:	60b1      	str	r1, [r6, #8]
   18ea8:	4310      	orrs	r0, r2
   18eaa:	6048      	str	r0, [r1, #4]
   18eac:	60ce      	str	r6, [r1, #12]
   18eae:	608e      	str	r6, [r1, #8]
   18eb0:	0038      	movs	r0, r7
   18eb2:	50e2      	str	r2, [r4, r3]
   18eb4:	f000 fab8 	bl	19428 <__malloc_unlock>
   18eb8:	0020      	movs	r0, r4
   18eba:	3008      	adds	r0, #8
   18ebc:	e021      	b.n	18f02 <_malloc_r+0x19e>
   18ebe:	2910      	cmp	r1, #16
   18ec0:	d826      	bhi.n	18f10 <_malloc_r+0x1ac>
   18ec2:	0038      	movs	r0, r7
   18ec4:	f000 faa8 	bl	19418 <__malloc_lock>
   18ec8:	2510      	movs	r5, #16
   18eca:	2318      	movs	r3, #24
   18ecc:	2002      	movs	r0, #2
   18ece:	4e8b      	ldr	r6, [pc, #556]	; (190fc <_malloc_r+0x398>)
   18ed0:	18f3      	adds	r3, r6, r3
   18ed2:	001a      	movs	r2, r3
   18ed4:	685c      	ldr	r4, [r3, #4]
   18ed6:	3a08      	subs	r2, #8
   18ed8:	4294      	cmp	r4, r2
   18eda:	d100      	bne.n	18ede <_malloc_r+0x17a>
   18edc:	e12e      	b.n	1913c <_malloc_r+0x3d8>
   18ede:	2303      	movs	r3, #3
   18ee0:	6862      	ldr	r2, [r4, #4]
   18ee2:	439a      	bics	r2, r3
   18ee4:	0013      	movs	r3, r2
   18ee6:	68e2      	ldr	r2, [r4, #12]
   18ee8:	68a1      	ldr	r1, [r4, #8]
   18eea:	60ca      	str	r2, [r1, #12]
   18eec:	6091      	str	r1, [r2, #8]
   18eee:	2201      	movs	r2, #1
   18ef0:	18e3      	adds	r3, r4, r3
   18ef2:	6859      	ldr	r1, [r3, #4]
   18ef4:	0038      	movs	r0, r7
   18ef6:	430a      	orrs	r2, r1
   18ef8:	605a      	str	r2, [r3, #4]
   18efa:	f000 fa95 	bl	19428 <__malloc_unlock>
   18efe:	0020      	movs	r0, r4
   18f00:	3008      	adds	r0, #8
   18f02:	b003      	add	sp, #12
   18f04:	bc3c      	pop	{r2, r3, r4, r5}
   18f06:	4690      	mov	r8, r2
   18f08:	4699      	mov	r9, r3
   18f0a:	46a2      	mov	sl, r4
   18f0c:	46ab      	mov	fp, r5
   18f0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18f10:	230c      	movs	r3, #12
   18f12:	2000      	movs	r0, #0
   18f14:	603b      	str	r3, [r7, #0]
   18f16:	e7f4      	b.n	18f02 <_malloc_r+0x19e>
   18f18:	2180      	movs	r1, #128	; 0x80
   18f1a:	233f      	movs	r3, #63	; 0x3f
   18f1c:	2040      	movs	r0, #64	; 0x40
   18f1e:	0089      	lsls	r1, r1, #2
   18f20:	4698      	mov	r8, r3
   18f22:	e746      	b.n	18db2 <_malloc_r+0x4e>
   18f24:	4640      	mov	r0, r8
   18f26:	e764      	b.n	18df2 <_malloc_r+0x8e>
   18f28:	464b      	mov	r3, r9
   18f2a:	e7e0      	b.n	18eee <_malloc_r+0x18a>
   18f2c:	2303      	movs	r3, #3
   18f2e:	68b4      	ldr	r4, [r6, #8]
   18f30:	6862      	ldr	r2, [r4, #4]
   18f32:	439a      	bics	r2, r3
   18f34:	4690      	mov	r8, r2
   18f36:	42aa      	cmp	r2, r5
   18f38:	d303      	bcc.n	18f42 <_malloc_r+0x1de>
   18f3a:	1b53      	subs	r3, r2, r5
   18f3c:	2b0f      	cmp	r3, #15
   18f3e:	dd00      	ble.n	18f42 <_malloc_r+0x1de>
   18f40:	e086      	b.n	19050 <_malloc_r+0x2ec>
   18f42:	0023      	movs	r3, r4
   18f44:	4443      	add	r3, r8
   18f46:	4a6f      	ldr	r2, [pc, #444]	; (19104 <_malloc_r+0x3a0>)
   18f48:	9301      	str	r3, [sp, #4]
   18f4a:	4b6f      	ldr	r3, [pc, #444]	; (19108 <_malloc_r+0x3a4>)
   18f4c:	4693      	mov	fp, r2
   18f4e:	681b      	ldr	r3, [r3, #0]
   18f50:	6812      	ldr	r2, [r2, #0]
   18f52:	18eb      	adds	r3, r5, r3
   18f54:	3201      	adds	r2, #1
   18f56:	d100      	bne.n	18f5a <_malloc_r+0x1f6>
   18f58:	e168      	b.n	1922c <_malloc_r+0x4c8>
   18f5a:	4a6c      	ldr	r2, [pc, #432]	; (1910c <_malloc_r+0x3a8>)
   18f5c:	4694      	mov	ip, r2
   18f5e:	4463      	add	r3, ip
   18f60:	0b1b      	lsrs	r3, r3, #12
   18f62:	031b      	lsls	r3, r3, #12
   18f64:	9300      	str	r3, [sp, #0]
   18f66:	9900      	ldr	r1, [sp, #0]
   18f68:	0038      	movs	r0, r7
   18f6a:	f000 ff6b 	bl	19e44 <_sbrk_r>
   18f6e:	0003      	movs	r3, r0
   18f70:	4681      	mov	r9, r0
   18f72:	3301      	adds	r3, #1
   18f74:	d061      	beq.n	1903a <_malloc_r+0x2d6>
   18f76:	9b01      	ldr	r3, [sp, #4]
   18f78:	4283      	cmp	r3, r0
   18f7a:	d900      	bls.n	18f7e <_malloc_r+0x21a>
   18f7c:	e0ff      	b.n	1917e <_malloc_r+0x41a>
   18f7e:	4b64      	ldr	r3, [pc, #400]	; (19110 <_malloc_r+0x3ac>)
   18f80:	9a00      	ldr	r2, [sp, #0]
   18f82:	469a      	mov	sl, r3
   18f84:	681b      	ldr	r3, [r3, #0]
   18f86:	469c      	mov	ip, r3
   18f88:	4653      	mov	r3, sl
   18f8a:	4462      	add	r2, ip
   18f8c:	601a      	str	r2, [r3, #0]
   18f8e:	9b01      	ldr	r3, [sp, #4]
   18f90:	0011      	movs	r1, r2
   18f92:	4283      	cmp	r3, r0
   18f94:	d100      	bne.n	18f98 <_malloc_r+0x234>
   18f96:	e155      	b.n	19244 <_malloc_r+0x4e0>
   18f98:	465b      	mov	r3, fp
   18f9a:	681b      	ldr	r3, [r3, #0]
   18f9c:	3301      	adds	r3, #1
   18f9e:	d100      	bne.n	18fa2 <_malloc_r+0x23e>
   18fa0:	e16c      	b.n	1927c <_malloc_r+0x518>
   18fa2:	464b      	mov	r3, r9
   18fa4:	9a01      	ldr	r2, [sp, #4]
   18fa6:	1a9b      	subs	r3, r3, r2
   18fa8:	1859      	adds	r1, r3, r1
   18faa:	4653      	mov	r3, sl
   18fac:	6019      	str	r1, [r3, #0]
   18fae:	2307      	movs	r3, #7
   18fb0:	464a      	mov	r2, r9
   18fb2:	4013      	ands	r3, r2
   18fb4:	d100      	bne.n	18fb8 <_malloc_r+0x254>
   18fb6:	e124      	b.n	19202 <_malloc_r+0x49e>
   18fb8:	2108      	movs	r1, #8
   18fba:	4689      	mov	r9, r1
   18fbc:	4955      	ldr	r1, [pc, #340]	; (19114 <_malloc_r+0x3b0>)
   18fbe:	1ad2      	subs	r2, r2, r3
   18fc0:	4491      	add	r9, r2
   18fc2:	1acb      	subs	r3, r1, r3
   18fc4:	9a00      	ldr	r2, [sp, #0]
   18fc6:	0038      	movs	r0, r7
   18fc8:	444a      	add	r2, r9
   18fca:	0511      	lsls	r1, r2, #20
   18fcc:	0d09      	lsrs	r1, r1, #20
   18fce:	1a5b      	subs	r3, r3, r1
   18fd0:	0019      	movs	r1, r3
   18fd2:	469b      	mov	fp, r3
   18fd4:	f000 ff36 	bl	19e44 <_sbrk_r>
   18fd8:	1c43      	adds	r3, r0, #1
   18fda:	d100      	bne.n	18fde <_malloc_r+0x27a>
   18fdc:	e142      	b.n	19264 <_malloc_r+0x500>
   18fde:	464b      	mov	r3, r9
   18fe0:	1ac0      	subs	r0, r0, r3
   18fe2:	2301      	movs	r3, #1
   18fe4:	4458      	add	r0, fp
   18fe6:	4318      	orrs	r0, r3
   18fe8:	4653      	mov	r3, sl
   18fea:	681b      	ldr	r3, [r3, #0]
   18fec:	445b      	add	r3, fp
   18fee:	0019      	movs	r1, r3
   18ff0:	4653      	mov	r3, sl
   18ff2:	6019      	str	r1, [r3, #0]
   18ff4:	464b      	mov	r3, r9
   18ff6:	60b3      	str	r3, [r6, #8]
   18ff8:	6058      	str	r0, [r3, #4]
   18ffa:	42b4      	cmp	r4, r6
   18ffc:	d013      	beq.n	19026 <_malloc_r+0x2c2>
   18ffe:	4643      	mov	r3, r8
   19000:	2b0f      	cmp	r3, #15
   19002:	d800      	bhi.n	19006 <_malloc_r+0x2a2>
   19004:	e0e8      	b.n	191d8 <_malloc_r+0x474>
   19006:	4643      	mov	r3, r8
   19008:	2207      	movs	r2, #7
   1900a:	6860      	ldr	r0, [r4, #4]
   1900c:	3b0c      	subs	r3, #12
   1900e:	4393      	bics	r3, r2
   19010:	3a06      	subs	r2, #6
   19012:	4002      	ands	r2, r0
   19014:	2005      	movs	r0, #5
   19016:	431a      	orrs	r2, r3
   19018:	6062      	str	r2, [r4, #4]
   1901a:	18e2      	adds	r2, r4, r3
   1901c:	6050      	str	r0, [r2, #4]
   1901e:	6090      	str	r0, [r2, #8]
   19020:	2b0f      	cmp	r3, #15
   19022:	d900      	bls.n	19026 <_malloc_r+0x2c2>
   19024:	e122      	b.n	1926c <_malloc_r+0x508>
   19026:	4b3c      	ldr	r3, [pc, #240]	; (19118 <_malloc_r+0x3b4>)
   19028:	681a      	ldr	r2, [r3, #0]
   1902a:	4291      	cmp	r1, r2
   1902c:	d900      	bls.n	19030 <_malloc_r+0x2cc>
   1902e:	6019      	str	r1, [r3, #0]
   19030:	4b3a      	ldr	r3, [pc, #232]	; (1911c <_malloc_r+0x3b8>)
   19032:	681a      	ldr	r2, [r3, #0]
   19034:	4291      	cmp	r1, r2
   19036:	d900      	bls.n	1903a <_malloc_r+0x2d6>
   19038:	6019      	str	r1, [r3, #0]
   1903a:	2303      	movs	r3, #3
   1903c:	68b4      	ldr	r4, [r6, #8]
   1903e:	6862      	ldr	r2, [r4, #4]
   19040:	439a      	bics	r2, r3
   19042:	1b53      	subs	r3, r2, r5
   19044:	4295      	cmp	r5, r2
   19046:	d900      	bls.n	1904a <_malloc_r+0x2e6>
   19048:	e0c9      	b.n	191de <_malloc_r+0x47a>
   1904a:	2b0f      	cmp	r3, #15
   1904c:	dc00      	bgt.n	19050 <_malloc_r+0x2ec>
   1904e:	e0c6      	b.n	191de <_malloc_r+0x47a>
   19050:	2201      	movs	r2, #1
   19052:	0029      	movs	r1, r5
   19054:	4313      	orrs	r3, r2
   19056:	4311      	orrs	r1, r2
   19058:	1965      	adds	r5, r4, r5
   1905a:	6061      	str	r1, [r4, #4]
   1905c:	0038      	movs	r0, r7
   1905e:	60b5      	str	r5, [r6, #8]
   19060:	606b      	str	r3, [r5, #4]
   19062:	f000 f9e1 	bl	19428 <__malloc_unlock>
   19066:	0020      	movs	r0, r4
   19068:	3008      	adds	r0, #8
   1906a:	e74a      	b.n	18f02 <_malloc_r+0x19e>
   1906c:	2814      	cmp	r0, #20
   1906e:	d97a      	bls.n	19166 <_malloc_r+0x402>
   19070:	2854      	cmp	r0, #84	; 0x54
   19072:	d900      	bls.n	19076 <_malloc_r+0x312>
   19074:	e0ba      	b.n	191ec <_malloc_r+0x488>
   19076:	236e      	movs	r3, #110	; 0x6e
   19078:	4698      	mov	r8, r3
   1907a:	0b28      	lsrs	r0, r5, #12
   1907c:	4480      	add	r8, r0
   1907e:	306f      	adds	r0, #111	; 0x6f
   19080:	00c1      	lsls	r1, r0, #3
   19082:	e696      	b.n	18db2 <_malloc_r+0x4e>
   19084:	0a5a      	lsrs	r2, r3, #9
   19086:	2a04      	cmp	r2, #4
   19088:	d973      	bls.n	19172 <_malloc_r+0x40e>
   1908a:	2a14      	cmp	r2, #20
   1908c:	d900      	bls.n	19090 <_malloc_r+0x32c>
   1908e:	e0d0      	b.n	19232 <_malloc_r+0x4ce>
   19090:	0011      	movs	r1, r2
   19092:	325c      	adds	r2, #92	; 0x5c
   19094:	315b      	adds	r1, #91	; 0x5b
   19096:	00d2      	lsls	r2, r2, #3
   19098:	2308      	movs	r3, #8
   1909a:	425b      	negs	r3, r3
   1909c:	469c      	mov	ip, r3
   1909e:	18b2      	adds	r2, r6, r2
   190a0:	4494      	add	ip, r2
   190a2:	4663      	mov	r3, ip
   190a4:	689a      	ldr	r2, [r3, #8]
   190a6:	2303      	movs	r3, #3
   190a8:	4698      	mov	r8, r3
   190aa:	4594      	cmp	ip, r2
   190ac:	d100      	bne.n	190b0 <_malloc_r+0x34c>
   190ae:	e0ab      	b.n	19208 <_malloc_r+0x4a4>
   190b0:	4643      	mov	r3, r8
   190b2:	6851      	ldr	r1, [r2, #4]
   190b4:	4399      	bics	r1, r3
   190b6:	4589      	cmp	r9, r1
   190b8:	d300      	bcc.n	190bc <_malloc_r+0x358>
   190ba:	e095      	b.n	191e8 <_malloc_r+0x484>
   190bc:	6892      	ldr	r2, [r2, #8]
   190be:	4594      	cmp	ip, r2
   190c0:	d1f6      	bne.n	190b0 <_malloc_r+0x34c>
   190c2:	4663      	mov	r3, ip
   190c4:	68da      	ldr	r2, [r3, #12]
   190c6:	6873      	ldr	r3, [r6, #4]
   190c8:	4661      	mov	r1, ip
   190ca:	60e2      	str	r2, [r4, #12]
   190cc:	60a1      	str	r1, [r4, #8]
   190ce:	6094      	str	r4, [r2, #8]
   190d0:	60cc      	str	r4, [r1, #12]
   190d2:	e6b6      	b.n	18e42 <_malloc_r+0xde>
   190d4:	2301      	movs	r3, #1
   190d6:	1960      	adds	r0, r4, r5
   190d8:	431d      	orrs	r5, r3
   190da:	6065      	str	r5, [r4, #4]
   190dc:	6170      	str	r0, [r6, #20]
   190de:	6130      	str	r0, [r6, #16]
   190e0:	60c2      	str	r2, [r0, #12]
   190e2:	6082      	str	r2, [r0, #8]
   190e4:	001a      	movs	r2, r3
   190e6:	464b      	mov	r3, r9
   190e8:	430a      	orrs	r2, r1
   190ea:	6042      	str	r2, [r0, #4]
   190ec:	0038      	movs	r0, r7
   190ee:	50e1      	str	r1, [r4, r3]
   190f0:	f000 f99a 	bl	19428 <__malloc_unlock>
   190f4:	0020      	movs	r0, r4
   190f6:	3008      	adds	r0, #8
   190f8:	e703      	b.n	18f02 <_malloc_r+0x19e>
   190fa:	46c0      	nop			; (mov r8, r8)
   190fc:	20000668 	.word	0x20000668
   19100:	000001ff 	.word	0x000001ff
   19104:	20000a70 	.word	0x20000a70
   19108:	200010e0 	.word	0x200010e0
   1910c:	0000100f 	.word	0x0000100f
   19110:	200010b0 	.word	0x200010b0
   19114:	00001008 	.word	0x00001008
   19118:	200010d8 	.word	0x200010d8
   1911c:	200010dc 	.word	0x200010dc
   19120:	6873      	ldr	r3, [r6, #4]
   19122:	e68e      	b.n	18e42 <_malloc_r+0xde>
   19124:	2308      	movs	r3, #8
   19126:	469b      	mov	fp, r3
   19128:	3b07      	subs	r3, #7
   1912a:	44dc      	add	ip, fp
   1912c:	469b      	mov	fp, r3
   1912e:	44da      	add	sl, fp
   19130:	4643      	mov	r3, r8
   19132:	4652      	mov	r2, sl
   19134:	4213      	tst	r3, r2
   19136:	d000      	beq.n	1913a <_malloc_r+0x3d6>
   19138:	e697      	b.n	18e6a <_malloc_r+0x106>
   1913a:	e037      	b.n	191ac <_malloc_r+0x448>
   1913c:	68dc      	ldr	r4, [r3, #12]
   1913e:	3002      	adds	r0, #2
   19140:	42a3      	cmp	r3, r4
   19142:	d100      	bne.n	19146 <_malloc_r+0x3e2>
   19144:	e655      	b.n	18df2 <_malloc_r+0x8e>
   19146:	e6ca      	b.n	18ede <_malloc_r+0x17a>
   19148:	2201      	movs	r2, #1
   1914a:	18e3      	adds	r3, r4, r3
   1914c:	6859      	ldr	r1, [r3, #4]
   1914e:	0038      	movs	r0, r7
   19150:	430a      	orrs	r2, r1
   19152:	605a      	str	r2, [r3, #4]
   19154:	68e3      	ldr	r3, [r4, #12]
   19156:	68a2      	ldr	r2, [r4, #8]
   19158:	60d3      	str	r3, [r2, #12]
   1915a:	609a      	str	r2, [r3, #8]
   1915c:	f000 f964 	bl	19428 <__malloc_unlock>
   19160:	0020      	movs	r0, r4
   19162:	3008      	adds	r0, #8
   19164:	e6cd      	b.n	18f02 <_malloc_r+0x19e>
   19166:	235b      	movs	r3, #91	; 0x5b
   19168:	4698      	mov	r8, r3
   1916a:	4480      	add	r8, r0
   1916c:	305c      	adds	r0, #92	; 0x5c
   1916e:	00c1      	lsls	r1, r0, #3
   19170:	e61f      	b.n	18db2 <_malloc_r+0x4e>
   19172:	099a      	lsrs	r2, r3, #6
   19174:	0011      	movs	r1, r2
   19176:	3239      	adds	r2, #57	; 0x39
   19178:	3138      	adds	r1, #56	; 0x38
   1917a:	00d2      	lsls	r2, r2, #3
   1917c:	e78c      	b.n	19098 <_malloc_r+0x334>
   1917e:	42b4      	cmp	r4, r6
   19180:	d000      	beq.n	19184 <_malloc_r+0x420>
   19182:	e75a      	b.n	1903a <_malloc_r+0x2d6>
   19184:	4b4f      	ldr	r3, [pc, #316]	; (192c4 <_malloc_r+0x560>)
   19186:	9a00      	ldr	r2, [sp, #0]
   19188:	469a      	mov	sl, r3
   1918a:	681b      	ldr	r3, [r3, #0]
   1918c:	469c      	mov	ip, r3
   1918e:	4653      	mov	r3, sl
   19190:	4462      	add	r2, ip
   19192:	0011      	movs	r1, r2
   19194:	601a      	str	r2, [r3, #0]
   19196:	e6ff      	b.n	18f98 <_malloc_r+0x234>
   19198:	2308      	movs	r3, #8
   1919a:	425b      	negs	r3, r3
   1919c:	469c      	mov	ip, r3
   1919e:	44e1      	add	r9, ip
   191a0:	464b      	mov	r3, r9
   191a2:	689b      	ldr	r3, [r3, #8]
   191a4:	3801      	subs	r0, #1
   191a6:	4599      	cmp	r9, r3
   191a8:	d000      	beq.n	191ac <_malloc_r+0x448>
   191aa:	e084      	b.n	192b6 <_malloc_r+0x552>
   191ac:	4643      	mov	r3, r8
   191ae:	4203      	tst	r3, r0
   191b0:	d1f2      	bne.n	19198 <_malloc_r+0x434>
   191b2:	6873      	ldr	r3, [r6, #4]
   191b4:	438b      	bics	r3, r1
   191b6:	6073      	str	r3, [r6, #4]
   191b8:	0049      	lsls	r1, r1, #1
   191ba:	4299      	cmp	r1, r3
   191bc:	d900      	bls.n	191c0 <_malloc_r+0x45c>
   191be:	e6b5      	b.n	18f2c <_malloc_r+0x1c8>
   191c0:	2900      	cmp	r1, #0
   191c2:	d100      	bne.n	191c6 <_malloc_r+0x462>
   191c4:	e6b2      	b.n	18f2c <_malloc_r+0x1c8>
   191c6:	4650      	mov	r0, sl
   191c8:	420b      	tst	r3, r1
   191ca:	d000      	beq.n	191ce <_malloc_r+0x46a>
   191cc:	e648      	b.n	18e60 <_malloc_r+0xfc>
   191ce:	0049      	lsls	r1, r1, #1
   191d0:	3004      	adds	r0, #4
   191d2:	420b      	tst	r3, r1
   191d4:	d0fb      	beq.n	191ce <_malloc_r+0x46a>
   191d6:	e643      	b.n	18e60 <_malloc_r+0xfc>
   191d8:	2301      	movs	r3, #1
   191da:	464a      	mov	r2, r9
   191dc:	6053      	str	r3, [r2, #4]
   191de:	0038      	movs	r0, r7
   191e0:	f000 f922 	bl	19428 <__malloc_unlock>
   191e4:	2000      	movs	r0, #0
   191e6:	e68c      	b.n	18f02 <_malloc_r+0x19e>
   191e8:	4694      	mov	ip, r2
   191ea:	e76a      	b.n	190c2 <_malloc_r+0x35e>
   191ec:	23aa      	movs	r3, #170	; 0xaa
   191ee:	005b      	lsls	r3, r3, #1
   191f0:	4298      	cmp	r0, r3
   191f2:	d811      	bhi.n	19218 <_malloc_r+0x4b4>
   191f4:	3bdd      	subs	r3, #221	; 0xdd
   191f6:	4698      	mov	r8, r3
   191f8:	0be8      	lsrs	r0, r5, #15
   191fa:	4480      	add	r8, r0
   191fc:	3078      	adds	r0, #120	; 0x78
   191fe:	00c1      	lsls	r1, r0, #3
   19200:	e5d7      	b.n	18db2 <_malloc_r+0x4e>
   19202:	2380      	movs	r3, #128	; 0x80
   19204:	015b      	lsls	r3, r3, #5
   19206:	e6dd      	b.n	18fc4 <_malloc_r+0x260>
   19208:	1089      	asrs	r1, r1, #2
   1920a:	3b02      	subs	r3, #2
   1920c:	408b      	lsls	r3, r1
   1920e:	6872      	ldr	r2, [r6, #4]
   19210:	4313      	orrs	r3, r2
   19212:	6073      	str	r3, [r6, #4]
   19214:	4662      	mov	r2, ip
   19216:	e757      	b.n	190c8 <_malloc_r+0x364>
   19218:	4b2b      	ldr	r3, [pc, #172]	; (192c8 <_malloc_r+0x564>)
   1921a:	4298      	cmp	r0, r3
   1921c:	d81c      	bhi.n	19258 <_malloc_r+0x4f4>
   1921e:	237c      	movs	r3, #124	; 0x7c
   19220:	4698      	mov	r8, r3
   19222:	0ca8      	lsrs	r0, r5, #18
   19224:	4480      	add	r8, r0
   19226:	307d      	adds	r0, #125	; 0x7d
   19228:	00c1      	lsls	r1, r0, #3
   1922a:	e5c2      	b.n	18db2 <_malloc_r+0x4e>
   1922c:	3310      	adds	r3, #16
   1922e:	9300      	str	r3, [sp, #0]
   19230:	e699      	b.n	18f66 <_malloc_r+0x202>
   19232:	2a54      	cmp	r2, #84	; 0x54
   19234:	d826      	bhi.n	19284 <_malloc_r+0x520>
   19236:	464b      	mov	r3, r9
   19238:	0b1a      	lsrs	r2, r3, #12
   1923a:	0011      	movs	r1, r2
   1923c:	326f      	adds	r2, #111	; 0x6f
   1923e:	316e      	adds	r1, #110	; 0x6e
   19240:	00d2      	lsls	r2, r2, #3
   19242:	e729      	b.n	19098 <_malloc_r+0x334>
   19244:	051b      	lsls	r3, r3, #20
   19246:	d000      	beq.n	1924a <_malloc_r+0x4e6>
   19248:	e6a6      	b.n	18f98 <_malloc_r+0x234>
   1924a:	2001      	movs	r0, #1
   1924c:	9b00      	ldr	r3, [sp, #0]
   1924e:	68b2      	ldr	r2, [r6, #8]
   19250:	4443      	add	r3, r8
   19252:	4303      	orrs	r3, r0
   19254:	6053      	str	r3, [r2, #4]
   19256:	e6e6      	b.n	19026 <_malloc_r+0x2c2>
   19258:	21fe      	movs	r1, #254	; 0xfe
   1925a:	237e      	movs	r3, #126	; 0x7e
   1925c:	207f      	movs	r0, #127	; 0x7f
   1925e:	0089      	lsls	r1, r1, #2
   19260:	4698      	mov	r8, r3
   19262:	e5a6      	b.n	18db2 <_malloc_r+0x4e>
   19264:	2300      	movs	r3, #0
   19266:	2001      	movs	r0, #1
   19268:	469b      	mov	fp, r3
   1926a:	e6bd      	b.n	18fe8 <_malloc_r+0x284>
   1926c:	0021      	movs	r1, r4
   1926e:	0038      	movs	r0, r7
   19270:	3108      	adds	r1, #8
   19272:	f7ff fa45 	bl	18700 <_free_r>
   19276:	4653      	mov	r3, sl
   19278:	6819      	ldr	r1, [r3, #0]
   1927a:	e6d4      	b.n	19026 <_malloc_r+0x2c2>
   1927c:	465b      	mov	r3, fp
   1927e:	464a      	mov	r2, r9
   19280:	601a      	str	r2, [r3, #0]
   19282:	e694      	b.n	18fae <_malloc_r+0x24a>
   19284:	21aa      	movs	r1, #170	; 0xaa
   19286:	0049      	lsls	r1, r1, #1
   19288:	428a      	cmp	r2, r1
   1928a:	d806      	bhi.n	1929a <_malloc_r+0x536>
   1928c:	464b      	mov	r3, r9
   1928e:	0bda      	lsrs	r2, r3, #15
   19290:	0011      	movs	r1, r2
   19292:	3278      	adds	r2, #120	; 0x78
   19294:	3177      	adds	r1, #119	; 0x77
   19296:	00d2      	lsls	r2, r2, #3
   19298:	e6fe      	b.n	19098 <_malloc_r+0x334>
   1929a:	490b      	ldr	r1, [pc, #44]	; (192c8 <_malloc_r+0x564>)
   1929c:	428a      	cmp	r2, r1
   1929e:	d806      	bhi.n	192ae <_malloc_r+0x54a>
   192a0:	464b      	mov	r3, r9
   192a2:	0c9a      	lsrs	r2, r3, #18
   192a4:	0011      	movs	r1, r2
   192a6:	327d      	adds	r2, #125	; 0x7d
   192a8:	317c      	adds	r1, #124	; 0x7c
   192aa:	00d2      	lsls	r2, r2, #3
   192ac:	e6f4      	b.n	19098 <_malloc_r+0x334>
   192ae:	22fe      	movs	r2, #254	; 0xfe
   192b0:	217e      	movs	r1, #126	; 0x7e
   192b2:	0092      	lsls	r2, r2, #2
   192b4:	e6f0      	b.n	19098 <_malloc_r+0x334>
   192b6:	6873      	ldr	r3, [r6, #4]
   192b8:	e77e      	b.n	191b8 <_malloc_r+0x454>
   192ba:	002b      	movs	r3, r5
   192bc:	08e8      	lsrs	r0, r5, #3
   192be:	3308      	adds	r3, #8
   192c0:	e605      	b.n	18ece <_malloc_r+0x16a>
   192c2:	46c0      	nop			; (mov r8, r8)
   192c4:	200010b0 	.word	0x200010b0
   192c8:	00000554 	.word	0x00000554

000192cc <__ascii_mbtowc>:
   192cc:	b082      	sub	sp, #8
   192ce:	2900      	cmp	r1, #0
   192d0:	d00a      	beq.n	192e8 <__ascii_mbtowc+0x1c>
   192d2:	2a00      	cmp	r2, #0
   192d4:	d00b      	beq.n	192ee <__ascii_mbtowc+0x22>
   192d6:	2b00      	cmp	r3, #0
   192d8:	d00b      	beq.n	192f2 <__ascii_mbtowc+0x26>
   192da:	7813      	ldrb	r3, [r2, #0]
   192dc:	600b      	str	r3, [r1, #0]
   192de:	7810      	ldrb	r0, [r2, #0]
   192e0:	1e43      	subs	r3, r0, #1
   192e2:	4198      	sbcs	r0, r3
   192e4:	b002      	add	sp, #8
   192e6:	4770      	bx	lr
   192e8:	a901      	add	r1, sp, #4
   192ea:	2a00      	cmp	r2, #0
   192ec:	d1f3      	bne.n	192d6 <__ascii_mbtowc+0xa>
   192ee:	2000      	movs	r0, #0
   192f0:	e7f8      	b.n	192e4 <__ascii_mbtowc+0x18>
   192f2:	2002      	movs	r0, #2
   192f4:	4240      	negs	r0, r0
   192f6:	e7f5      	b.n	192e4 <__ascii_mbtowc+0x18>

000192f8 <memchr>:
   192f8:	b570      	push	{r4, r5, r6, lr}
   192fa:	b2cd      	uxtb	r5, r1
   192fc:	0783      	lsls	r3, r0, #30
   192fe:	d034      	beq.n	1936a <memchr+0x72>
   19300:	1e54      	subs	r4, r2, #1
   19302:	2a00      	cmp	r2, #0
   19304:	d01b      	beq.n	1933e <memchr+0x46>
   19306:	7803      	ldrb	r3, [r0, #0]
   19308:	42ab      	cmp	r3, r5
   1930a:	d019      	beq.n	19340 <memchr+0x48>
   1930c:	2203      	movs	r2, #3
   1930e:	e004      	b.n	1931a <memchr+0x22>
   19310:	3c01      	subs	r4, #1
   19312:	d314      	bcc.n	1933e <memchr+0x46>
   19314:	7803      	ldrb	r3, [r0, #0]
   19316:	42ab      	cmp	r3, r5
   19318:	d012      	beq.n	19340 <memchr+0x48>
   1931a:	3001      	adds	r0, #1
   1931c:	4210      	tst	r0, r2
   1931e:	d1f7      	bne.n	19310 <memchr+0x18>
   19320:	2c03      	cmp	r4, #3
   19322:	d80e      	bhi.n	19342 <memchr+0x4a>
   19324:	2c00      	cmp	r4, #0
   19326:	d00a      	beq.n	1933e <memchr+0x46>
   19328:	7803      	ldrb	r3, [r0, #0]
   1932a:	42ab      	cmp	r3, r5
   1932c:	d008      	beq.n	19340 <memchr+0x48>
   1932e:	1904      	adds	r4, r0, r4
   19330:	e002      	b.n	19338 <memchr+0x40>
   19332:	7803      	ldrb	r3, [r0, #0]
   19334:	42ab      	cmp	r3, r5
   19336:	d003      	beq.n	19340 <memchr+0x48>
   19338:	3001      	adds	r0, #1
   1933a:	4284      	cmp	r4, r0
   1933c:	d1f9      	bne.n	19332 <memchr+0x3a>
   1933e:	2000      	movs	r0, #0
   19340:	bd70      	pop	{r4, r5, r6, pc}
   19342:	22ff      	movs	r2, #255	; 0xff
   19344:	060b      	lsls	r3, r1, #24
   19346:	0c1b      	lsrs	r3, r3, #16
   19348:	4011      	ands	r1, r2
   1934a:	4319      	orrs	r1, r3
   1934c:	040b      	lsls	r3, r1, #16
   1934e:	4e08      	ldr	r6, [pc, #32]	; (19370 <memchr+0x78>)
   19350:	4319      	orrs	r1, r3
   19352:	6803      	ldr	r3, [r0, #0]
   19354:	4a07      	ldr	r2, [pc, #28]	; (19374 <memchr+0x7c>)
   19356:	404b      	eors	r3, r1
   19358:	189a      	adds	r2, r3, r2
   1935a:	439a      	bics	r2, r3
   1935c:	4232      	tst	r2, r6
   1935e:	d1e3      	bne.n	19328 <memchr+0x30>
   19360:	3c04      	subs	r4, #4
   19362:	3004      	adds	r0, #4
   19364:	2c03      	cmp	r4, #3
   19366:	d8f4      	bhi.n	19352 <memchr+0x5a>
   19368:	e7dc      	b.n	19324 <memchr+0x2c>
   1936a:	0014      	movs	r4, r2
   1936c:	e7d8      	b.n	19320 <memchr+0x28>
   1936e:	46c0      	nop			; (mov r8, r8)
   19370:	80808080 	.word	0x80808080
   19374:	fefefeff 	.word	0xfefefeff

00019378 <memmove>:
   19378:	b5f0      	push	{r4, r5, r6, r7, lr}
   1937a:	4288      	cmp	r0, r1
   1937c:	d90a      	bls.n	19394 <memmove+0x1c>
   1937e:	188b      	adds	r3, r1, r2
   19380:	4298      	cmp	r0, r3
   19382:	d207      	bcs.n	19394 <memmove+0x1c>
   19384:	1e53      	subs	r3, r2, #1
   19386:	2a00      	cmp	r2, #0
   19388:	d003      	beq.n	19392 <memmove+0x1a>
   1938a:	5cca      	ldrb	r2, [r1, r3]
   1938c:	54c2      	strb	r2, [r0, r3]
   1938e:	3b01      	subs	r3, #1
   19390:	d2fb      	bcs.n	1938a <memmove+0x12>
   19392:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19394:	0005      	movs	r5, r0
   19396:	2a0f      	cmp	r2, #15
   19398:	d808      	bhi.n	193ac <memmove+0x34>
   1939a:	2a00      	cmp	r2, #0
   1939c:	d0f9      	beq.n	19392 <memmove+0x1a>
   1939e:	2300      	movs	r3, #0
   193a0:	5ccc      	ldrb	r4, [r1, r3]
   193a2:	54ec      	strb	r4, [r5, r3]
   193a4:	3301      	adds	r3, #1
   193a6:	4293      	cmp	r3, r2
   193a8:	d1fa      	bne.n	193a0 <memmove+0x28>
   193aa:	e7f2      	b.n	19392 <memmove+0x1a>
   193ac:	000b      	movs	r3, r1
   193ae:	4303      	orrs	r3, r0
   193b0:	079b      	lsls	r3, r3, #30
   193b2:	d12d      	bne.n	19410 <memmove+0x98>
   193b4:	0015      	movs	r5, r2
   193b6:	000c      	movs	r4, r1
   193b8:	0003      	movs	r3, r0
   193ba:	3d10      	subs	r5, #16
   193bc:	092f      	lsrs	r7, r5, #4
   193be:	3701      	adds	r7, #1
   193c0:	013f      	lsls	r7, r7, #4
   193c2:	19c7      	adds	r7, r0, r7
   193c4:	6826      	ldr	r6, [r4, #0]
   193c6:	601e      	str	r6, [r3, #0]
   193c8:	6866      	ldr	r6, [r4, #4]
   193ca:	605e      	str	r6, [r3, #4]
   193cc:	68a6      	ldr	r6, [r4, #8]
   193ce:	609e      	str	r6, [r3, #8]
   193d0:	68e6      	ldr	r6, [r4, #12]
   193d2:	3410      	adds	r4, #16
   193d4:	60de      	str	r6, [r3, #12]
   193d6:	3310      	adds	r3, #16
   193d8:	429f      	cmp	r7, r3
   193da:	d1f3      	bne.n	193c4 <memmove+0x4c>
   193dc:	240f      	movs	r4, #15
   193de:	43a5      	bics	r5, r4
   193e0:	3510      	adds	r5, #16
   193e2:	1949      	adds	r1, r1, r5
   193e4:	4014      	ands	r4, r2
   193e6:	1945      	adds	r5, r0, r5
   193e8:	2c03      	cmp	r4, #3
   193ea:	d913      	bls.n	19414 <memmove+0x9c>
   193ec:	2300      	movs	r3, #0
   193ee:	1f27      	subs	r7, r4, #4
   193f0:	08be      	lsrs	r6, r7, #2
   193f2:	3601      	adds	r6, #1
   193f4:	00b6      	lsls	r6, r6, #2
   193f6:	58cc      	ldr	r4, [r1, r3]
   193f8:	50ec      	str	r4, [r5, r3]
   193fa:	3304      	adds	r3, #4
   193fc:	42b3      	cmp	r3, r6
   193fe:	d1fa      	bne.n	193f6 <memmove+0x7e>
   19400:	2603      	movs	r6, #3
   19402:	43b7      	bics	r7, r6
   19404:	1d3c      	adds	r4, r7, #4
   19406:	1909      	adds	r1, r1, r4
   19408:	192d      	adds	r5, r5, r4
   1940a:	4032      	ands	r2, r6
   1940c:	d1c7      	bne.n	1939e <memmove+0x26>
   1940e:	e7c0      	b.n	19392 <memmove+0x1a>
   19410:	0005      	movs	r5, r0
   19412:	e7c4      	b.n	1939e <memmove+0x26>
   19414:	0022      	movs	r2, r4
   19416:	e7c0      	b.n	1939a <memmove+0x22>

00019418 <__malloc_lock>:
   19418:	b510      	push	{r4, lr}
   1941a:	4802      	ldr	r0, [pc, #8]	; (19424 <__malloc_lock+0xc>)
   1941c:	f7ff fc1c 	bl	18c58 <__retarget_lock_acquire_recursive>
   19420:	bd10      	pop	{r4, pc}
   19422:	46c0      	nop			; (mov r8, r8)
   19424:	20001da0 	.word	0x20001da0

00019428 <__malloc_unlock>:
   19428:	b510      	push	{r4, lr}
   1942a:	4802      	ldr	r0, [pc, #8]	; (19434 <__malloc_unlock+0xc>)
   1942c:	f7ff fc16 	bl	18c5c <__retarget_lock_release_recursive>
   19430:	bd10      	pop	{r4, pc}
   19432:	46c0      	nop			; (mov r8, r8)
   19434:	20001da0 	.word	0x20001da0

00019438 <_Balloc>:
   19438:	b570      	push	{r4, r5, r6, lr}
   1943a:	0004      	movs	r4, r0
   1943c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
   1943e:	000d      	movs	r5, r1
   19440:	2800      	cmp	r0, #0
   19442:	d00a      	beq.n	1945a <_Balloc+0x22>
   19444:	00ab      	lsls	r3, r5, #2
   19446:	18c3      	adds	r3, r0, r3
   19448:	6818      	ldr	r0, [r3, #0]
   1944a:	2800      	cmp	r0, #0
   1944c:	d00f      	beq.n	1946e <_Balloc+0x36>
   1944e:	6802      	ldr	r2, [r0, #0]
   19450:	601a      	str	r2, [r3, #0]
   19452:	2300      	movs	r3, #0
   19454:	6103      	str	r3, [r0, #16]
   19456:	60c3      	str	r3, [r0, #12]
   19458:	bd70      	pop	{r4, r5, r6, pc}
   1945a:	2221      	movs	r2, #33	; 0x21
   1945c:	2104      	movs	r1, #4
   1945e:	0020      	movs	r0, r4
   19460:	f000 fec8 	bl	1a1f4 <_calloc_r>
   19464:	64e0      	str	r0, [r4, #76]	; 0x4c
   19466:	2800      	cmp	r0, #0
   19468:	d1ec      	bne.n	19444 <_Balloc+0xc>
   1946a:	2000      	movs	r0, #0
   1946c:	e7f4      	b.n	19458 <_Balloc+0x20>
   1946e:	2601      	movs	r6, #1
   19470:	40ae      	lsls	r6, r5
   19472:	1d72      	adds	r2, r6, #5
   19474:	0092      	lsls	r2, r2, #2
   19476:	2101      	movs	r1, #1
   19478:	0020      	movs	r0, r4
   1947a:	f000 febb 	bl	1a1f4 <_calloc_r>
   1947e:	2800      	cmp	r0, #0
   19480:	d0f3      	beq.n	1946a <_Balloc+0x32>
   19482:	6045      	str	r5, [r0, #4]
   19484:	6086      	str	r6, [r0, #8]
   19486:	e7e4      	b.n	19452 <_Balloc+0x1a>

00019488 <_Bfree>:
   19488:	2900      	cmp	r1, #0
   1948a:	d006      	beq.n	1949a <_Bfree+0x12>
   1948c:	684b      	ldr	r3, [r1, #4]
   1948e:	009a      	lsls	r2, r3, #2
   19490:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   19492:	189b      	adds	r3, r3, r2
   19494:	681a      	ldr	r2, [r3, #0]
   19496:	600a      	str	r2, [r1, #0]
   19498:	6019      	str	r1, [r3, #0]
   1949a:	4770      	bx	lr

0001949c <__multadd>:
   1949c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1949e:	46ce      	mov	lr, r9
   194a0:	4647      	mov	r7, r8
   194a2:	4681      	mov	r9, r0
   194a4:	0008      	movs	r0, r1
   194a6:	b580      	push	{r7, lr}
   194a8:	000d      	movs	r5, r1
   194aa:	690c      	ldr	r4, [r1, #16]
   194ac:	001f      	movs	r7, r3
   194ae:	2100      	movs	r1, #0
   194b0:	3014      	adds	r0, #20
   194b2:	6803      	ldr	r3, [r0, #0]
   194b4:	3101      	adds	r1, #1
   194b6:	041e      	lsls	r6, r3, #16
   194b8:	0c36      	lsrs	r6, r6, #16
   194ba:	4356      	muls	r6, r2
   194bc:	0c1b      	lsrs	r3, r3, #16
   194be:	4353      	muls	r3, r2
   194c0:	19f6      	adds	r6, r6, r7
   194c2:	0c37      	lsrs	r7, r6, #16
   194c4:	19db      	adds	r3, r3, r7
   194c6:	0436      	lsls	r6, r6, #16
   194c8:	0c1f      	lsrs	r7, r3, #16
   194ca:	0c36      	lsrs	r6, r6, #16
   194cc:	041b      	lsls	r3, r3, #16
   194ce:	199b      	adds	r3, r3, r6
   194d0:	c008      	stmia	r0!, {r3}
   194d2:	428c      	cmp	r4, r1
   194d4:	dced      	bgt.n	194b2 <__multadd+0x16>
   194d6:	2f00      	cmp	r7, #0
   194d8:	d008      	beq.n	194ec <__multadd+0x50>
   194da:	68ab      	ldr	r3, [r5, #8]
   194dc:	429c      	cmp	r4, r3
   194de:	da0a      	bge.n	194f6 <__multadd+0x5a>
   194e0:	1d23      	adds	r3, r4, #4
   194e2:	009b      	lsls	r3, r3, #2
   194e4:	18eb      	adds	r3, r5, r3
   194e6:	3401      	adds	r4, #1
   194e8:	605f      	str	r7, [r3, #4]
   194ea:	612c      	str	r4, [r5, #16]
   194ec:	0028      	movs	r0, r5
   194ee:	bc0c      	pop	{r2, r3}
   194f0:	4690      	mov	r8, r2
   194f2:	4699      	mov	r9, r3
   194f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   194f6:	686b      	ldr	r3, [r5, #4]
   194f8:	4648      	mov	r0, r9
   194fa:	1c59      	adds	r1, r3, #1
   194fc:	f7ff ff9c 	bl	19438 <_Balloc>
   19500:	0029      	movs	r1, r5
   19502:	692b      	ldr	r3, [r5, #16]
   19504:	4680      	mov	r8, r0
   19506:	1c9a      	adds	r2, r3, #2
   19508:	0092      	lsls	r2, r2, #2
   1950a:	310c      	adds	r1, #12
   1950c:	300c      	adds	r0, #12
   1950e:	f7fa fc4d 	bl	13dac <memcpy>
   19512:	686b      	ldr	r3, [r5, #4]
   19514:	009a      	lsls	r2, r3, #2
   19516:	464b      	mov	r3, r9
   19518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1951a:	189b      	adds	r3, r3, r2
   1951c:	681a      	ldr	r2, [r3, #0]
   1951e:	602a      	str	r2, [r5, #0]
   19520:	601d      	str	r5, [r3, #0]
   19522:	4645      	mov	r5, r8
   19524:	e7dc      	b.n	194e0 <__multadd+0x44>
   19526:	46c0      	nop			; (mov r8, r8)

00019528 <__hi0bits>:
   19528:	0003      	movs	r3, r0
   1952a:	0c02      	lsrs	r2, r0, #16
   1952c:	2000      	movs	r0, #0
   1952e:	2a00      	cmp	r2, #0
   19530:	d101      	bne.n	19536 <__hi0bits+0xe>
   19532:	041b      	lsls	r3, r3, #16
   19534:	3010      	adds	r0, #16
   19536:	0e1a      	lsrs	r2, r3, #24
   19538:	d101      	bne.n	1953e <__hi0bits+0x16>
   1953a:	3008      	adds	r0, #8
   1953c:	021b      	lsls	r3, r3, #8
   1953e:	0f1a      	lsrs	r2, r3, #28
   19540:	d101      	bne.n	19546 <__hi0bits+0x1e>
   19542:	3004      	adds	r0, #4
   19544:	011b      	lsls	r3, r3, #4
   19546:	0f9a      	lsrs	r2, r3, #30
   19548:	d101      	bne.n	1954e <__hi0bits+0x26>
   1954a:	3002      	adds	r0, #2
   1954c:	009b      	lsls	r3, r3, #2
   1954e:	2b00      	cmp	r3, #0
   19550:	db03      	blt.n	1955a <__hi0bits+0x32>
   19552:	3001      	adds	r0, #1
   19554:	005b      	lsls	r3, r3, #1
   19556:	d400      	bmi.n	1955a <__hi0bits+0x32>
   19558:	2020      	movs	r0, #32
   1955a:	4770      	bx	lr

0001955c <__lo0bits>:
   1955c:	6803      	ldr	r3, [r0, #0]
   1955e:	075a      	lsls	r2, r3, #29
   19560:	d009      	beq.n	19576 <__lo0bits+0x1a>
   19562:	2200      	movs	r2, #0
   19564:	07d9      	lsls	r1, r3, #31
   19566:	d404      	bmi.n	19572 <__lo0bits+0x16>
   19568:	079a      	lsls	r2, r3, #30
   1956a:	d420      	bmi.n	195ae <__lo0bits+0x52>
   1956c:	2202      	movs	r2, #2
   1956e:	089b      	lsrs	r3, r3, #2
   19570:	6003      	str	r3, [r0, #0]
   19572:	0010      	movs	r0, r2
   19574:	4770      	bx	lr
   19576:	0419      	lsls	r1, r3, #16
   19578:	2200      	movs	r2, #0
   1957a:	2900      	cmp	r1, #0
   1957c:	d101      	bne.n	19582 <__lo0bits+0x26>
   1957e:	0c1b      	lsrs	r3, r3, #16
   19580:	3210      	adds	r2, #16
   19582:	21ff      	movs	r1, #255	; 0xff
   19584:	4219      	tst	r1, r3
   19586:	d101      	bne.n	1958c <__lo0bits+0x30>
   19588:	3208      	adds	r2, #8
   1958a:	0a1b      	lsrs	r3, r3, #8
   1958c:	0719      	lsls	r1, r3, #28
   1958e:	d101      	bne.n	19594 <__lo0bits+0x38>
   19590:	3204      	adds	r2, #4
   19592:	091b      	lsrs	r3, r3, #4
   19594:	0799      	lsls	r1, r3, #30
   19596:	d101      	bne.n	1959c <__lo0bits+0x40>
   19598:	3202      	adds	r2, #2
   1959a:	089b      	lsrs	r3, r3, #2
   1959c:	07d9      	lsls	r1, r3, #31
   1959e:	d404      	bmi.n	195aa <__lo0bits+0x4e>
   195a0:	085b      	lsrs	r3, r3, #1
   195a2:	d101      	bne.n	195a8 <__lo0bits+0x4c>
   195a4:	2220      	movs	r2, #32
   195a6:	e7e4      	b.n	19572 <__lo0bits+0x16>
   195a8:	3201      	adds	r2, #1
   195aa:	6003      	str	r3, [r0, #0]
   195ac:	e7e1      	b.n	19572 <__lo0bits+0x16>
   195ae:	085b      	lsrs	r3, r3, #1
   195b0:	6003      	str	r3, [r0, #0]
   195b2:	2201      	movs	r2, #1
   195b4:	e7dd      	b.n	19572 <__lo0bits+0x16>
   195b6:	46c0      	nop			; (mov r8, r8)

000195b8 <__i2b>:
   195b8:	b510      	push	{r4, lr}
   195ba:	000c      	movs	r4, r1
   195bc:	2101      	movs	r1, #1
   195be:	f7ff ff3b 	bl	19438 <_Balloc>
   195c2:	2301      	movs	r3, #1
   195c4:	6144      	str	r4, [r0, #20]
   195c6:	6103      	str	r3, [r0, #16]
   195c8:	bd10      	pop	{r4, pc}
   195ca:	46c0      	nop			; (mov r8, r8)

000195cc <__multiply>:
   195cc:	b5f0      	push	{r4, r5, r6, r7, lr}
   195ce:	4657      	mov	r7, sl
   195d0:	464e      	mov	r6, r9
   195d2:	4645      	mov	r5, r8
   195d4:	46de      	mov	lr, fp
   195d6:	b5e0      	push	{r5, r6, r7, lr}
   195d8:	6914      	ldr	r4, [r2, #16]
   195da:	690e      	ldr	r6, [r1, #16]
   195dc:	b085      	sub	sp, #20
   195de:	000f      	movs	r7, r1
   195e0:	0015      	movs	r5, r2
   195e2:	42a6      	cmp	r6, r4
   195e4:	da04      	bge.n	195f0 <__multiply+0x24>
   195e6:	0033      	movs	r3, r6
   195e8:	0017      	movs	r7, r2
   195ea:	0026      	movs	r6, r4
   195ec:	000d      	movs	r5, r1
   195ee:	001c      	movs	r4, r3
   195f0:	1933      	adds	r3, r6, r4
   195f2:	4698      	mov	r8, r3
   195f4:	68bb      	ldr	r3, [r7, #8]
   195f6:	6879      	ldr	r1, [r7, #4]
   195f8:	4598      	cmp	r8, r3
   195fa:	dd00      	ble.n	195fe <__multiply+0x32>
   195fc:	3101      	adds	r1, #1
   195fe:	f7ff ff1b 	bl	19438 <_Balloc>
   19602:	2214      	movs	r2, #20
   19604:	0003      	movs	r3, r0
   19606:	4694      	mov	ip, r2
   19608:	4463      	add	r3, ip
   1960a:	469b      	mov	fp, r3
   1960c:	4643      	mov	r3, r8
   1960e:	009b      	lsls	r3, r3, #2
   19610:	445b      	add	r3, fp
   19612:	0019      	movs	r1, r3
   19614:	9302      	str	r3, [sp, #8]
   19616:	9003      	str	r0, [sp, #12]
   19618:	465b      	mov	r3, fp
   1961a:	2200      	movs	r2, #0
   1961c:	458b      	cmp	fp, r1
   1961e:	d203      	bcs.n	19628 <__multiply+0x5c>
   19620:	9902      	ldr	r1, [sp, #8]
   19622:	c304      	stmia	r3!, {r2}
   19624:	4299      	cmp	r1, r3
   19626:	d8fc      	bhi.n	19622 <__multiply+0x56>
   19628:	2314      	movs	r3, #20
   1962a:	00a4      	lsls	r4, r4, #2
   1962c:	469a      	mov	sl, r3
   1962e:	3714      	adds	r7, #20
   19630:	0023      	movs	r3, r4
   19632:	46bc      	mov	ip, r7
   19634:	44aa      	add	sl, r5
   19636:	00b6      	lsls	r6, r6, #2
   19638:	4453      	add	r3, sl
   1963a:	9700      	str	r7, [sp, #0]
   1963c:	44b4      	add	ip, r6
   1963e:	9301      	str	r3, [sp, #4]
   19640:	459a      	cmp	sl, r3
   19642:	d24f      	bcs.n	196e4 <__multiply+0x118>
   19644:	4653      	mov	r3, sl
   19646:	681b      	ldr	r3, [r3, #0]
   19648:	041e      	lsls	r6, r3, #16
   1964a:	0c36      	lsrs	r6, r6, #16
   1964c:	d020      	beq.n	19690 <__multiply+0xc4>
   1964e:	465c      	mov	r4, fp
   19650:	2700      	movs	r7, #0
   19652:	9d00      	ldr	r5, [sp, #0]
   19654:	0021      	movs	r1, r4
   19656:	cc08      	ldmia	r4!, {r3}
   19658:	cd04      	ldmia	r5!, {r2}
   1965a:	4699      	mov	r9, r3
   1965c:	4648      	mov	r0, r9
   1965e:	0413      	lsls	r3, r2, #16
   19660:	0c1b      	lsrs	r3, r3, #16
   19662:	4373      	muls	r3, r6
   19664:	0400      	lsls	r0, r0, #16
   19666:	0c00      	lsrs	r0, r0, #16
   19668:	181b      	adds	r3, r3, r0
   1966a:	19d8      	adds	r0, r3, r7
   1966c:	0c13      	lsrs	r3, r2, #16
   1966e:	464a      	mov	r2, r9
   19670:	4373      	muls	r3, r6
   19672:	0c12      	lsrs	r2, r2, #16
   19674:	189b      	adds	r3, r3, r2
   19676:	0c02      	lsrs	r2, r0, #16
   19678:	189b      	adds	r3, r3, r2
   1967a:	0402      	lsls	r2, r0, #16
   1967c:	0c1f      	lsrs	r7, r3, #16
   1967e:	0c12      	lsrs	r2, r2, #16
   19680:	041b      	lsls	r3, r3, #16
   19682:	4313      	orrs	r3, r2
   19684:	600b      	str	r3, [r1, #0]
   19686:	45ac      	cmp	ip, r5
   19688:	d8e4      	bhi.n	19654 <__multiply+0x88>
   1968a:	4653      	mov	r3, sl
   1968c:	6027      	str	r7, [r4, #0]
   1968e:	681b      	ldr	r3, [r3, #0]
   19690:	0c1e      	lsrs	r6, r3, #16
   19692:	d020      	beq.n	196d6 <__multiply+0x10a>
   19694:	465b      	mov	r3, fp
   19696:	2100      	movs	r1, #0
   19698:	681b      	ldr	r3, [r3, #0]
   1969a:	465c      	mov	r4, fp
   1969c:	0018      	movs	r0, r3
   1969e:	000f      	movs	r7, r1
   196a0:	4662      	mov	r2, ip
   196a2:	9d00      	ldr	r5, [sp, #0]
   196a4:	8829      	ldrh	r1, [r5, #0]
   196a6:	0c00      	lsrs	r0, r0, #16
   196a8:	4371      	muls	r1, r6
   196aa:	1809      	adds	r1, r1, r0
   196ac:	19c9      	adds	r1, r1, r7
   196ae:	041b      	lsls	r3, r3, #16
   196b0:	0408      	lsls	r0, r1, #16
   196b2:	0c1b      	lsrs	r3, r3, #16
   196b4:	4303      	orrs	r3, r0
   196b6:	6023      	str	r3, [r4, #0]
   196b8:	cd08      	ldmia	r5!, {r3}
   196ba:	6860      	ldr	r0, [r4, #4]
   196bc:	0c1b      	lsrs	r3, r3, #16
   196be:	4373      	muls	r3, r6
   196c0:	0407      	lsls	r7, r0, #16
   196c2:	0c3f      	lsrs	r7, r7, #16
   196c4:	19db      	adds	r3, r3, r7
   196c6:	0c09      	lsrs	r1, r1, #16
   196c8:	185b      	adds	r3, r3, r1
   196ca:	0c1f      	lsrs	r7, r3, #16
   196cc:	3404      	adds	r4, #4
   196ce:	42aa      	cmp	r2, r5
   196d0:	d8e8      	bhi.n	196a4 <__multiply+0xd8>
   196d2:	4694      	mov	ip, r2
   196d4:	6023      	str	r3, [r4, #0]
   196d6:	2304      	movs	r3, #4
   196d8:	4699      	mov	r9, r3
   196da:	9b01      	ldr	r3, [sp, #4]
   196dc:	44ca      	add	sl, r9
   196de:	44cb      	add	fp, r9
   196e0:	4553      	cmp	r3, sl
   196e2:	d8af      	bhi.n	19644 <__multiply+0x78>
   196e4:	4643      	mov	r3, r8
   196e6:	2b00      	cmp	r3, #0
   196e8:	dd0e      	ble.n	19708 <__multiply+0x13c>
   196ea:	9b02      	ldr	r3, [sp, #8]
   196ec:	3b04      	subs	r3, #4
   196ee:	681a      	ldr	r2, [r3, #0]
   196f0:	2a00      	cmp	r2, #0
   196f2:	d109      	bne.n	19708 <__multiply+0x13c>
   196f4:	4642      	mov	r2, r8
   196f6:	e003      	b.n	19700 <__multiply+0x134>
   196f8:	3b04      	subs	r3, #4
   196fa:	6819      	ldr	r1, [r3, #0]
   196fc:	2900      	cmp	r1, #0
   196fe:	d102      	bne.n	19706 <__multiply+0x13a>
   19700:	3a01      	subs	r2, #1
   19702:	2a00      	cmp	r2, #0
   19704:	d1f8      	bne.n	196f8 <__multiply+0x12c>
   19706:	4690      	mov	r8, r2
   19708:	9b03      	ldr	r3, [sp, #12]
   1970a:	4642      	mov	r2, r8
   1970c:	0018      	movs	r0, r3
   1970e:	611a      	str	r2, [r3, #16]
   19710:	b005      	add	sp, #20
   19712:	bc3c      	pop	{r2, r3, r4, r5}
   19714:	4690      	mov	r8, r2
   19716:	4699      	mov	r9, r3
   19718:	46a2      	mov	sl, r4
   1971a:	46ab      	mov	fp, r5
   1971c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1971e:	46c0      	nop			; (mov r8, r8)

00019720 <__pow5mult>:
   19720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19722:	4647      	mov	r7, r8
   19724:	46ce      	mov	lr, r9
   19726:	2303      	movs	r3, #3
   19728:	b580      	push	{r7, lr}
   1972a:	4680      	mov	r8, r0
   1972c:	000f      	movs	r7, r1
   1972e:	0014      	movs	r4, r2
   19730:	4013      	ands	r3, r2
   19732:	d13a      	bne.n	197aa <__pow5mult+0x8a>
   19734:	10a4      	asrs	r4, r4, #2
   19736:	003e      	movs	r6, r7
   19738:	2c00      	cmp	r4, #0
   1973a:	d025      	beq.n	19788 <__pow5mult+0x68>
   1973c:	4643      	mov	r3, r8
   1973e:	6c9d      	ldr	r5, [r3, #72]	; 0x48
   19740:	2d00      	cmp	r5, #0
   19742:	d03b      	beq.n	197bc <__pow5mult+0x9c>
   19744:	003e      	movs	r6, r7
   19746:	2300      	movs	r3, #0
   19748:	2701      	movs	r7, #1
   1974a:	4699      	mov	r9, r3
   1974c:	4227      	tst	r7, r4
   1974e:	d107      	bne.n	19760 <__pow5mult+0x40>
   19750:	1064      	asrs	r4, r4, #1
   19752:	d019      	beq.n	19788 <__pow5mult+0x68>
   19754:	6828      	ldr	r0, [r5, #0]
   19756:	2800      	cmp	r0, #0
   19758:	d01b      	beq.n	19792 <__pow5mult+0x72>
   1975a:	0005      	movs	r5, r0
   1975c:	4227      	tst	r7, r4
   1975e:	d0f7      	beq.n	19750 <__pow5mult+0x30>
   19760:	002a      	movs	r2, r5
   19762:	0031      	movs	r1, r6
   19764:	4640      	mov	r0, r8
   19766:	f7ff ff31 	bl	195cc <__multiply>
   1976a:	2e00      	cmp	r6, #0
   1976c:	d01b      	beq.n	197a6 <__pow5mult+0x86>
   1976e:	4642      	mov	r2, r8
   19770:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
   19772:	6873      	ldr	r3, [r6, #4]
   19774:	4694      	mov	ip, r2
   19776:	009b      	lsls	r3, r3, #2
   19778:	4463      	add	r3, ip
   1977a:	681a      	ldr	r2, [r3, #0]
   1977c:	1064      	asrs	r4, r4, #1
   1977e:	6032      	str	r2, [r6, #0]
   19780:	601e      	str	r6, [r3, #0]
   19782:	0006      	movs	r6, r0
   19784:	2c00      	cmp	r4, #0
   19786:	d1e5      	bne.n	19754 <__pow5mult+0x34>
   19788:	0030      	movs	r0, r6
   1978a:	bc0c      	pop	{r2, r3}
   1978c:	4690      	mov	r8, r2
   1978e:	4699      	mov	r9, r3
   19790:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19792:	002a      	movs	r2, r5
   19794:	0029      	movs	r1, r5
   19796:	4640      	mov	r0, r8
   19798:	f7ff ff18 	bl	195cc <__multiply>
   1979c:	464b      	mov	r3, r9
   1979e:	6028      	str	r0, [r5, #0]
   197a0:	6003      	str	r3, [r0, #0]
   197a2:	0005      	movs	r5, r0
   197a4:	e7da      	b.n	1975c <__pow5mult+0x3c>
   197a6:	0006      	movs	r6, r0
   197a8:	e7d2      	b.n	19750 <__pow5mult+0x30>
   197aa:	4a0b      	ldr	r2, [pc, #44]	; (197d8 <__pow5mult+0xb8>)
   197ac:	3b01      	subs	r3, #1
   197ae:	009b      	lsls	r3, r3, #2
   197b0:	589a      	ldr	r2, [r3, r2]
   197b2:	2300      	movs	r3, #0
   197b4:	f7ff fe72 	bl	1949c <__multadd>
   197b8:	0007      	movs	r7, r0
   197ba:	e7bb      	b.n	19734 <__pow5mult+0x14>
   197bc:	2101      	movs	r1, #1
   197be:	4640      	mov	r0, r8
   197c0:	f7ff fe3a 	bl	19438 <_Balloc>
   197c4:	4b05      	ldr	r3, [pc, #20]	; (197dc <__pow5mult+0xbc>)
   197c6:	0005      	movs	r5, r0
   197c8:	6143      	str	r3, [r0, #20]
   197ca:	2301      	movs	r3, #1
   197cc:	6103      	str	r3, [r0, #16]
   197ce:	4643      	mov	r3, r8
   197d0:	6498      	str	r0, [r3, #72]	; 0x48
   197d2:	2300      	movs	r3, #0
   197d4:	6003      	str	r3, [r0, #0]
   197d6:	e7b5      	b.n	19744 <__pow5mult+0x24>
   197d8:	0001c100 	.word	0x0001c100
   197dc:	00000271 	.word	0x00000271

000197e0 <__lshift>:
   197e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   197e2:	464e      	mov	r6, r9
   197e4:	4645      	mov	r5, r8
   197e6:	46de      	mov	lr, fp
   197e8:	4657      	mov	r7, sl
   197ea:	b5e0      	push	{r5, r6, r7, lr}
   197ec:	000e      	movs	r6, r1
   197ee:	6933      	ldr	r3, [r6, #16]
   197f0:	1154      	asrs	r4, r2, #5
   197f2:	4698      	mov	r8, r3
   197f4:	44a0      	add	r8, r4
   197f6:	4643      	mov	r3, r8
   197f8:	1c5d      	adds	r5, r3, #1
   197fa:	68b3      	ldr	r3, [r6, #8]
   197fc:	4683      	mov	fp, r0
   197fe:	4691      	mov	r9, r2
   19800:	6849      	ldr	r1, [r1, #4]
   19802:	429d      	cmp	r5, r3
   19804:	dd03      	ble.n	1980e <__lshift+0x2e>
   19806:	3101      	adds	r1, #1
   19808:	005b      	lsls	r3, r3, #1
   1980a:	429d      	cmp	r5, r3
   1980c:	dcfb      	bgt.n	19806 <__lshift+0x26>
   1980e:	4658      	mov	r0, fp
   19810:	f7ff fe12 	bl	19438 <_Balloc>
   19814:	0003      	movs	r3, r0
   19816:	4684      	mov	ip, r0
   19818:	3314      	adds	r3, #20
   1981a:	2c00      	cmp	r4, #0
   1981c:	dd06      	ble.n	1982c <__lshift+0x4c>
   1981e:	2100      	movs	r1, #0
   19820:	00a4      	lsls	r4, r4, #2
   19822:	001a      	movs	r2, r3
   19824:	191b      	adds	r3, r3, r4
   19826:	c202      	stmia	r2!, {r1}
   19828:	4293      	cmp	r3, r2
   1982a:	d1fc      	bne.n	19826 <__lshift+0x46>
   1982c:	6932      	ldr	r2, [r6, #16]
   1982e:	4648      	mov	r0, r9
   19830:	0097      	lsls	r7, r2, #2
   19832:	0031      	movs	r1, r6
   19834:	221f      	movs	r2, #31
   19836:	3114      	adds	r1, #20
   19838:	4010      	ands	r0, r2
   1983a:	19cf      	adds	r7, r1, r7
   1983c:	4681      	mov	r9, r0
   1983e:	2800      	cmp	r0, #0
   19840:	d025      	beq.n	1988e <__lshift+0xae>
   19842:	2220      	movs	r2, #32
   19844:	1a12      	subs	r2, r2, r0
   19846:	4692      	mov	sl, r2
   19848:	2200      	movs	r2, #0
   1984a:	4648      	mov	r0, r9
   1984c:	680c      	ldr	r4, [r1, #0]
   1984e:	4084      	lsls	r4, r0
   19850:	4650      	mov	r0, sl
   19852:	4314      	orrs	r4, r2
   19854:	601c      	str	r4, [r3, #0]
   19856:	c904      	ldmia	r1!, {r2}
   19858:	3304      	adds	r3, #4
   1985a:	40c2      	lsrs	r2, r0
   1985c:	428f      	cmp	r7, r1
   1985e:	d8f4      	bhi.n	1984a <__lshift+0x6a>
   19860:	601a      	str	r2, [r3, #0]
   19862:	2a00      	cmp	r2, #0
   19864:	d001      	beq.n	1986a <__lshift+0x8a>
   19866:	4645      	mov	r5, r8
   19868:	3502      	adds	r5, #2
   1986a:	4663      	mov	r3, ip
   1986c:	3d01      	subs	r5, #1
   1986e:	611d      	str	r5, [r3, #16]
   19870:	6873      	ldr	r3, [r6, #4]
   19872:	4660      	mov	r0, ip
   19874:	009a      	lsls	r2, r3, #2
   19876:	465b      	mov	r3, fp
   19878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1987a:	189b      	adds	r3, r3, r2
   1987c:	681a      	ldr	r2, [r3, #0]
   1987e:	6032      	str	r2, [r6, #0]
   19880:	601e      	str	r6, [r3, #0]
   19882:	bc3c      	pop	{r2, r3, r4, r5}
   19884:	4690      	mov	r8, r2
   19886:	4699      	mov	r9, r3
   19888:	46a2      	mov	sl, r4
   1988a:	46ab      	mov	fp, r5
   1988c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1988e:	c904      	ldmia	r1!, {r2}
   19890:	c304      	stmia	r3!, {r2}
   19892:	428f      	cmp	r7, r1
   19894:	d9e9      	bls.n	1986a <__lshift+0x8a>
   19896:	c904      	ldmia	r1!, {r2}
   19898:	c304      	stmia	r3!, {r2}
   1989a:	428f      	cmp	r7, r1
   1989c:	d8f7      	bhi.n	1988e <__lshift+0xae>
   1989e:	e7e4      	b.n	1986a <__lshift+0x8a>

000198a0 <__mcmp>:
   198a0:	690a      	ldr	r2, [r1, #16]
   198a2:	6903      	ldr	r3, [r0, #16]
   198a4:	b530      	push	{r4, r5, lr}
   198a6:	0005      	movs	r5, r0
   198a8:	1a98      	subs	r0, r3, r2
   198aa:	d111      	bne.n	198d0 <__mcmp+0x30>
   198ac:	0092      	lsls	r2, r2, #2
   198ae:	3514      	adds	r5, #20
   198b0:	3114      	adds	r1, #20
   198b2:	18ab      	adds	r3, r5, r2
   198b4:	1889      	adds	r1, r1, r2
   198b6:	e001      	b.n	198bc <__mcmp+0x1c>
   198b8:	429d      	cmp	r5, r3
   198ba:	d209      	bcs.n	198d0 <__mcmp+0x30>
   198bc:	3b04      	subs	r3, #4
   198be:	3904      	subs	r1, #4
   198c0:	681c      	ldr	r4, [r3, #0]
   198c2:	680a      	ldr	r2, [r1, #0]
   198c4:	4294      	cmp	r4, r2
   198c6:	d0f7      	beq.n	198b8 <__mcmp+0x18>
   198c8:	4294      	cmp	r4, r2
   198ca:	4180      	sbcs	r0, r0
   198cc:	2201      	movs	r2, #1
   198ce:	4310      	orrs	r0, r2
   198d0:	bd30      	pop	{r4, r5, pc}
   198d2:	46c0      	nop			; (mov r8, r8)

000198d4 <__mdiff>:
   198d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   198d6:	4645      	mov	r5, r8
   198d8:	46de      	mov	lr, fp
   198da:	4657      	mov	r7, sl
   198dc:	464e      	mov	r6, r9
   198de:	0014      	movs	r4, r2
   198e0:	690b      	ldr	r3, [r1, #16]
   198e2:	6912      	ldr	r2, [r2, #16]
   198e4:	b5e0      	push	{r5, r6, r7, lr}
   198e6:	4688      	mov	r8, r1
   198e8:	1a9d      	subs	r5, r3, r2
   198ea:	d11a      	bne.n	19922 <__mdiff+0x4e>
   198ec:	000f      	movs	r7, r1
   198ee:	2114      	movs	r1, #20
   198f0:	468c      	mov	ip, r1
   198f2:	0092      	lsls	r2, r2, #2
   198f4:	3714      	adds	r7, #20
   198f6:	44a4      	add	ip, r4
   198f8:	18bb      	adds	r3, r7, r2
   198fa:	4462      	add	r2, ip
   198fc:	e002      	b.n	19904 <__mdiff+0x30>
   198fe:	429f      	cmp	r7, r3
   19900:	d300      	bcc.n	19904 <__mdiff+0x30>
   19902:	e070      	b.n	199e6 <__mdiff+0x112>
   19904:	3b04      	subs	r3, #4
   19906:	3a04      	subs	r2, #4
   19908:	681e      	ldr	r6, [r3, #0]
   1990a:	6811      	ldr	r1, [r2, #0]
   1990c:	428e      	cmp	r6, r1
   1990e:	d0f6      	beq.n	198fe <__mdiff+0x2a>
   19910:	d300      	bcc.n	19914 <__mdiff+0x40>
   19912:	e071      	b.n	199f8 <__mdiff+0x124>
   19914:	4643      	mov	r3, r8
   19916:	003e      	movs	r6, r7
   19918:	46a0      	mov	r8, r4
   1991a:	4667      	mov	r7, ip
   1991c:	001c      	movs	r4, r3
   1991e:	2501      	movs	r5, #1
   19920:	e006      	b.n	19930 <__mdiff+0x5c>
   19922:	2d00      	cmp	r5, #0
   19924:	db6a      	blt.n	199fc <__mdiff+0x128>
   19926:	4647      	mov	r7, r8
   19928:	0026      	movs	r6, r4
   1992a:	2500      	movs	r5, #0
   1992c:	3714      	adds	r7, #20
   1992e:	3614      	adds	r6, #20
   19930:	4643      	mov	r3, r8
   19932:	6859      	ldr	r1, [r3, #4]
   19934:	f7ff fd80 	bl	19438 <_Balloc>
   19938:	4643      	mov	r3, r8
   1993a:	4681      	mov	r9, r0
   1993c:	60c5      	str	r5, [r0, #12]
   1993e:	6918      	ldr	r0, [r3, #16]
   19940:	464d      	mov	r5, r9
   19942:	0083      	lsls	r3, r0, #2
   19944:	469c      	mov	ip, r3
   19946:	6923      	ldr	r3, [r4, #16]
   19948:	44bc      	add	ip, r7
   1994a:	009b      	lsls	r3, r3, #2
   1994c:	4698      	mov	r8, r3
   1994e:	2300      	movs	r3, #0
   19950:	44b0      	add	r8, r6
   19952:	3514      	adds	r5, #20
   19954:	469a      	mov	sl, r3
   19956:	e000      	b.n	1995a <__mdiff+0x86>
   19958:	0027      	movs	r7, r4
   1995a:	ce04      	ldmia	r6!, {r2}
   1995c:	003c      	movs	r4, r7
   1995e:	4693      	mov	fp, r2
   19960:	4659      	mov	r1, fp
   19962:	cc08      	ldmia	r4!, {r3}
   19964:	0409      	lsls	r1, r1, #16
   19966:	041a      	lsls	r2, r3, #16
   19968:	0c12      	lsrs	r2, r2, #16
   1996a:	4452      	add	r2, sl
   1996c:	0c09      	lsrs	r1, r1, #16
   1996e:	1a52      	subs	r2, r2, r1
   19970:	0c19      	lsrs	r1, r3, #16
   19972:	465b      	mov	r3, fp
   19974:	0c1b      	lsrs	r3, r3, #16
   19976:	1acb      	subs	r3, r1, r3
   19978:	1411      	asrs	r1, r2, #16
   1997a:	185b      	adds	r3, r3, r1
   1997c:	0412      	lsls	r2, r2, #16
   1997e:	1419      	asrs	r1, r3, #16
   19980:	0c12      	lsrs	r2, r2, #16
   19982:	041b      	lsls	r3, r3, #16
   19984:	468a      	mov	sl, r1
   19986:	4313      	orrs	r3, r2
   19988:	1d29      	adds	r1, r5, #4
   1998a:	602b      	str	r3, [r5, #0]
   1998c:	000d      	movs	r5, r1
   1998e:	45b0      	cmp	r8, r6
   19990:	d8e2      	bhi.n	19958 <__mdiff+0x84>
   19992:	45a4      	cmp	ip, r4
   19994:	d916      	bls.n	199c4 <__mdiff+0xf0>
   19996:	cc08      	ldmia	r4!, {r3}
   19998:	041a      	lsls	r2, r3, #16
   1999a:	0c12      	lsrs	r2, r2, #16
   1999c:	4452      	add	r2, sl
   1999e:	1416      	asrs	r6, r2, #16
   199a0:	0c1b      	lsrs	r3, r3, #16
   199a2:	199b      	adds	r3, r3, r6
   199a4:	0412      	lsls	r2, r2, #16
   199a6:	141e      	asrs	r6, r3, #16
   199a8:	0c12      	lsrs	r2, r2, #16
   199aa:	041b      	lsls	r3, r3, #16
   199ac:	4313      	orrs	r3, r2
   199ae:	46b2      	mov	sl, r6
   199b0:	c508      	stmia	r5!, {r3}
   199b2:	45a4      	cmp	ip, r4
   199b4:	d8ef      	bhi.n	19996 <__mdiff+0xc2>
   199b6:	4662      	mov	r2, ip
   199b8:	2403      	movs	r4, #3
   199ba:	1bd2      	subs	r2, r2, r7
   199bc:	3a05      	subs	r2, #5
   199be:	43a2      	bics	r2, r4
   199c0:	3204      	adds	r2, #4
   199c2:	1889      	adds	r1, r1, r2
   199c4:	3904      	subs	r1, #4
   199c6:	2b00      	cmp	r3, #0
   199c8:	d104      	bne.n	199d4 <__mdiff+0x100>
   199ca:	3904      	subs	r1, #4
   199cc:	680b      	ldr	r3, [r1, #0]
   199ce:	3801      	subs	r0, #1
   199d0:	2b00      	cmp	r3, #0
   199d2:	d0fa      	beq.n	199ca <__mdiff+0xf6>
   199d4:	464b      	mov	r3, r9
   199d6:	6118      	str	r0, [r3, #16]
   199d8:	4648      	mov	r0, r9
   199da:	bc3c      	pop	{r2, r3, r4, r5}
   199dc:	4690      	mov	r8, r2
   199de:	4699      	mov	r9, r3
   199e0:	46a2      	mov	sl, r4
   199e2:	46ab      	mov	fp, r5
   199e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   199e6:	2100      	movs	r1, #0
   199e8:	f7ff fd26 	bl	19438 <_Balloc>
   199ec:	2301      	movs	r3, #1
   199ee:	6103      	str	r3, [r0, #16]
   199f0:	2300      	movs	r3, #0
   199f2:	4681      	mov	r9, r0
   199f4:	6143      	str	r3, [r0, #20]
   199f6:	e7ef      	b.n	199d8 <__mdiff+0x104>
   199f8:	4666      	mov	r6, ip
   199fa:	e799      	b.n	19930 <__mdiff+0x5c>
   199fc:	0027      	movs	r7, r4
   199fe:	000e      	movs	r6, r1
   19a00:	46a0      	mov	r8, r4
   19a02:	3714      	adds	r7, #20
   19a04:	3614      	adds	r6, #20
   19a06:	000c      	movs	r4, r1
   19a08:	2501      	movs	r5, #1
   19a0a:	e791      	b.n	19930 <__mdiff+0x5c>

00019a0c <__d2b>:
   19a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
   19a0e:	2101      	movs	r1, #1
   19a10:	001c      	movs	r4, r3
   19a12:	b083      	sub	sp, #12
   19a14:	9e08      	ldr	r6, [sp, #32]
   19a16:	0015      	movs	r5, r2
   19a18:	f7ff fd0e 	bl	19438 <_Balloc>
   19a1c:	0323      	lsls	r3, r4, #12
   19a1e:	0064      	lsls	r4, r4, #1
   19a20:	0007      	movs	r7, r0
   19a22:	0b1b      	lsrs	r3, r3, #12
   19a24:	0d64      	lsrs	r4, r4, #21
   19a26:	d002      	beq.n	19a2e <__d2b+0x22>
   19a28:	2280      	movs	r2, #128	; 0x80
   19a2a:	0352      	lsls	r2, r2, #13
   19a2c:	4313      	orrs	r3, r2
   19a2e:	9301      	str	r3, [sp, #4]
   19a30:	2d00      	cmp	r5, #0
   19a32:	d019      	beq.n	19a68 <__d2b+0x5c>
   19a34:	4668      	mov	r0, sp
   19a36:	9500      	str	r5, [sp, #0]
   19a38:	f7ff fd90 	bl	1955c <__lo0bits>
   19a3c:	2800      	cmp	r0, #0
   19a3e:	d130      	bne.n	19aa2 <__d2b+0x96>
   19a40:	9b00      	ldr	r3, [sp, #0]
   19a42:	617b      	str	r3, [r7, #20]
   19a44:	9b01      	ldr	r3, [sp, #4]
   19a46:	61bb      	str	r3, [r7, #24]
   19a48:	1e5a      	subs	r2, r3, #1
   19a4a:	4193      	sbcs	r3, r2
   19a4c:	1c5d      	adds	r5, r3, #1
   19a4e:	613d      	str	r5, [r7, #16]
   19a50:	2c00      	cmp	r4, #0
   19a52:	d014      	beq.n	19a7e <__d2b+0x72>
   19a54:	4b19      	ldr	r3, [pc, #100]	; (19abc <__d2b+0xb0>)
   19a56:	469c      	mov	ip, r3
   19a58:	2335      	movs	r3, #53	; 0x35
   19a5a:	4464      	add	r4, ip
   19a5c:	1824      	adds	r4, r4, r0
   19a5e:	1a18      	subs	r0, r3, r0
   19a60:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19a62:	6034      	str	r4, [r6, #0]
   19a64:	6018      	str	r0, [r3, #0]
   19a66:	e019      	b.n	19a9c <__d2b+0x90>
   19a68:	a801      	add	r0, sp, #4
   19a6a:	f7ff fd77 	bl	1955c <__lo0bits>
   19a6e:	9b01      	ldr	r3, [sp, #4]
   19a70:	3020      	adds	r0, #32
   19a72:	617b      	str	r3, [r7, #20]
   19a74:	2301      	movs	r3, #1
   19a76:	2501      	movs	r5, #1
   19a78:	613b      	str	r3, [r7, #16]
   19a7a:	2c00      	cmp	r4, #0
   19a7c:	d1ea      	bne.n	19a54 <__d2b+0x48>
   19a7e:	4b10      	ldr	r3, [pc, #64]	; (19ac0 <__d2b+0xb4>)
   19a80:	469c      	mov	ip, r3
   19a82:	4b10      	ldr	r3, [pc, #64]	; (19ac4 <__d2b+0xb8>)
   19a84:	4460      	add	r0, ip
   19a86:	18eb      	adds	r3, r5, r3
   19a88:	009b      	lsls	r3, r3, #2
   19a8a:	18fb      	adds	r3, r7, r3
   19a8c:	6030      	str	r0, [r6, #0]
   19a8e:	6958      	ldr	r0, [r3, #20]
   19a90:	f7ff fd4a 	bl	19528 <__hi0bits>
   19a94:	016b      	lsls	r3, r5, #5
   19a96:	1a18      	subs	r0, r3, r0
   19a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
   19a9a:	6018      	str	r0, [r3, #0]
   19a9c:	0038      	movs	r0, r7
   19a9e:	b003      	add	sp, #12
   19aa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19aa2:	9b01      	ldr	r3, [sp, #4]
   19aa4:	2220      	movs	r2, #32
   19aa6:	0019      	movs	r1, r3
   19aa8:	1a12      	subs	r2, r2, r0
   19aaa:	4091      	lsls	r1, r2
   19aac:	000a      	movs	r2, r1
   19aae:	40c3      	lsrs	r3, r0
   19ab0:	9900      	ldr	r1, [sp, #0]
   19ab2:	9301      	str	r3, [sp, #4]
   19ab4:	430a      	orrs	r2, r1
   19ab6:	617a      	str	r2, [r7, #20]
   19ab8:	e7c5      	b.n	19a46 <__d2b+0x3a>
   19aba:	46c0      	nop			; (mov r8, r8)
   19abc:	fffffbcd 	.word	0xfffffbcd
   19ac0:	fffffbce 	.word	0xfffffbce
   19ac4:	3fffffff 	.word	0x3fffffff

00019ac8 <_realloc_r>:
   19ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
   19aca:	464e      	mov	r6, r9
   19acc:	4645      	mov	r5, r8
   19ace:	46de      	mov	lr, fp
   19ad0:	4657      	mov	r7, sl
   19ad2:	b5e0      	push	{r5, r6, r7, lr}
   19ad4:	b085      	sub	sp, #20
   19ad6:	9001      	str	r0, [sp, #4]
   19ad8:	000e      	movs	r6, r1
   19ada:	0015      	movs	r5, r2
   19adc:	2900      	cmp	r1, #0
   19ade:	d100      	bne.n	19ae2 <_realloc_r+0x1a>
   19ae0:	e09e      	b.n	19c20 <_realloc_r+0x158>
   19ae2:	0037      	movs	r7, r6
   19ae4:	9801      	ldr	r0, [sp, #4]
   19ae6:	3f08      	subs	r7, #8
   19ae8:	f7ff fc96 	bl	19418 <__malloc_lock>
   19aec:	687a      	ldr	r2, [r7, #4]
   19aee:	2303      	movs	r3, #3
   19af0:	0014      	movs	r4, r2
   19af2:	439c      	bics	r4, r3
   19af4:	002b      	movs	r3, r5
   19af6:	330b      	adds	r3, #11
   19af8:	46b9      	mov	r9, r7
   19afa:	2b16      	cmp	r3, #22
   19afc:	d847      	bhi.n	19b8e <_realloc_r+0xc6>
   19afe:	2110      	movs	r1, #16
   19b00:	2310      	movs	r3, #16
   19b02:	4688      	mov	r8, r1
   19b04:	4545      	cmp	r5, r8
   19b06:	d846      	bhi.n	19b96 <_realloc_r+0xce>
   19b08:	429c      	cmp	r4, r3
   19b0a:	da49      	bge.n	19ba0 <_realloc_r+0xd8>
   19b0c:	49cc      	ldr	r1, [pc, #816]	; (19e40 <_realloc_r+0x378>)
   19b0e:	1938      	adds	r0, r7, r4
   19b10:	468b      	mov	fp, r1
   19b12:	6889      	ldr	r1, [r1, #8]
   19b14:	9002      	str	r0, [sp, #8]
   19b16:	4288      	cmp	r0, r1
   19b18:	d100      	bne.n	19b1c <_realloc_r+0x54>
   19b1a:	e0c2      	b.n	19ca2 <_realloc_r+0x1da>
   19b1c:	2101      	movs	r1, #1
   19b1e:	468a      	mov	sl, r1
   19b20:	6840      	ldr	r0, [r0, #4]
   19b22:	0001      	movs	r1, r0
   19b24:	9003      	str	r0, [sp, #12]
   19b26:	4650      	mov	r0, sl
   19b28:	4381      	bics	r1, r0
   19b2a:	468c      	mov	ip, r1
   19b2c:	9902      	ldr	r1, [sp, #8]
   19b2e:	468b      	mov	fp, r1
   19b30:	44dc      	add	ip, fp
   19b32:	4661      	mov	r1, ip
   19b34:	6849      	ldr	r1, [r1, #4]
   19b36:	4201      	tst	r1, r0
   19b38:	d04d      	beq.n	19bd6 <_realloc_r+0x10e>
   19b3a:	4210      	tst	r0, r2
   19b3c:	d100      	bne.n	19b40 <_realloc_r+0x78>
   19b3e:	e0a2      	b.n	19c86 <_realloc_r+0x1be>
   19b40:	0029      	movs	r1, r5
   19b42:	9801      	ldr	r0, [sp, #4]
   19b44:	f7ff f90e 	bl	18d64 <_malloc_r>
   19b48:	1e05      	subs	r5, r0, #0
   19b4a:	d039      	beq.n	19bc0 <_realloc_r+0xf8>
   19b4c:	2301      	movs	r3, #1
   19b4e:	0002      	movs	r2, r0
   19b50:	6879      	ldr	r1, [r7, #4]
   19b52:	3a08      	subs	r2, #8
   19b54:	4399      	bics	r1, r3
   19b56:	187f      	adds	r7, r7, r1
   19b58:	42ba      	cmp	r2, r7
   19b5a:	d100      	bne.n	19b5e <_realloc_r+0x96>
   19b5c:	e12e      	b.n	19dbc <_realloc_r+0x2f4>
   19b5e:	1f22      	subs	r2, r4, #4
   19b60:	2a24      	cmp	r2, #36	; 0x24
   19b62:	d900      	bls.n	19b66 <_realloc_r+0x9e>
   19b64:	e114      	b.n	19d90 <_realloc_r+0x2c8>
   19b66:	2a13      	cmp	r2, #19
   19b68:	d900      	bls.n	19b6c <_realloc_r+0xa4>
   19b6a:	e0e8      	b.n	19d3e <_realloc_r+0x276>
   19b6c:	0003      	movs	r3, r0
   19b6e:	0032      	movs	r2, r6
   19b70:	6811      	ldr	r1, [r2, #0]
   19b72:	6019      	str	r1, [r3, #0]
   19b74:	6851      	ldr	r1, [r2, #4]
   19b76:	6059      	str	r1, [r3, #4]
   19b78:	6892      	ldr	r2, [r2, #8]
   19b7a:	609a      	str	r2, [r3, #8]
   19b7c:	9c01      	ldr	r4, [sp, #4]
   19b7e:	0031      	movs	r1, r6
   19b80:	0020      	movs	r0, r4
   19b82:	f7fe fdbd 	bl	18700 <_free_r>
   19b86:	0020      	movs	r0, r4
   19b88:	f7ff fc4e 	bl	19428 <__malloc_unlock>
   19b8c:	e01b      	b.n	19bc6 <_realloc_r+0xfe>
   19b8e:	2107      	movs	r1, #7
   19b90:	438b      	bics	r3, r1
   19b92:	4698      	mov	r8, r3
   19b94:	d5b6      	bpl.n	19b04 <_realloc_r+0x3c>
   19b96:	230c      	movs	r3, #12
   19b98:	9a01      	ldr	r2, [sp, #4]
   19b9a:	2500      	movs	r5, #0
   19b9c:	6013      	str	r3, [r2, #0]
   19b9e:	e012      	b.n	19bc6 <_realloc_r+0xfe>
   19ba0:	0035      	movs	r5, r6
   19ba2:	4643      	mov	r3, r8
   19ba4:	1ae3      	subs	r3, r4, r3
   19ba6:	2b0f      	cmp	r3, #15
   19ba8:	d825      	bhi.n	19bf6 <_realloc_r+0x12e>
   19baa:	464b      	mov	r3, r9
   19bac:	2201      	movs	r2, #1
   19bae:	4649      	mov	r1, r9
   19bb0:	685b      	ldr	r3, [r3, #4]
   19bb2:	4013      	ands	r3, r2
   19bb4:	4323      	orrs	r3, r4
   19bb6:	604b      	str	r3, [r1, #4]
   19bb8:	444c      	add	r4, r9
   19bba:	6863      	ldr	r3, [r4, #4]
   19bbc:	431a      	orrs	r2, r3
   19bbe:	6062      	str	r2, [r4, #4]
   19bc0:	9801      	ldr	r0, [sp, #4]
   19bc2:	f7ff fc31 	bl	19428 <__malloc_unlock>
   19bc6:	0028      	movs	r0, r5
   19bc8:	b005      	add	sp, #20
   19bca:	bc3c      	pop	{r2, r3, r4, r5}
   19bcc:	4690      	mov	r8, r2
   19bce:	4699      	mov	r9, r3
   19bd0:	46a2      	mov	sl, r4
   19bd2:	46ab      	mov	fp, r5
   19bd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   19bd6:	2103      	movs	r1, #3
   19bd8:	9803      	ldr	r0, [sp, #12]
   19bda:	468c      	mov	ip, r1
   19bdc:	4388      	bics	r0, r1
   19bde:	1821      	adds	r1, r4, r0
   19be0:	468b      	mov	fp, r1
   19be2:	4299      	cmp	r1, r3
   19be4:	db21      	blt.n	19c2a <_realloc_r+0x162>
   19be6:	9a02      	ldr	r2, [sp, #8]
   19be8:	0035      	movs	r5, r6
   19bea:	68d3      	ldr	r3, [r2, #12]
   19bec:	6892      	ldr	r2, [r2, #8]
   19bee:	465c      	mov	r4, fp
   19bf0:	60d3      	str	r3, [r2, #12]
   19bf2:	609a      	str	r2, [r3, #8]
   19bf4:	e7d5      	b.n	19ba2 <_realloc_r+0xda>
   19bf6:	464a      	mov	r2, r9
   19bf8:	2001      	movs	r0, #1
   19bfa:	4646      	mov	r6, r8
   19bfc:	6852      	ldr	r2, [r2, #4]
   19bfe:	4649      	mov	r1, r9
   19c00:	4002      	ands	r2, r0
   19c02:	4332      	orrs	r2, r6
   19c04:	464e      	mov	r6, r9
   19c06:	4441      	add	r1, r8
   19c08:	4303      	orrs	r3, r0
   19c0a:	6072      	str	r2, [r6, #4]
   19c0c:	444c      	add	r4, r9
   19c0e:	604b      	str	r3, [r1, #4]
   19c10:	6863      	ldr	r3, [r4, #4]
   19c12:	3108      	adds	r1, #8
   19c14:	4318      	orrs	r0, r3
   19c16:	6060      	str	r0, [r4, #4]
   19c18:	9801      	ldr	r0, [sp, #4]
   19c1a:	f7fe fd71 	bl	18700 <_free_r>
   19c1e:	e7cf      	b.n	19bc0 <_realloc_r+0xf8>
   19c20:	0011      	movs	r1, r2
   19c22:	f7ff f89f 	bl	18d64 <_malloc_r>
   19c26:	0005      	movs	r5, r0
   19c28:	e7cd      	b.n	19bc6 <_realloc_r+0xfe>
   19c2a:	4651      	mov	r1, sl
   19c2c:	4211      	tst	r1, r2
   19c2e:	d000      	beq.n	19c32 <_realloc_r+0x16a>
   19c30:	e786      	b.n	19b40 <_realloc_r+0x78>
   19c32:	4661      	mov	r1, ip
   19c34:	683a      	ldr	r2, [r7, #0]
   19c36:	1aba      	subs	r2, r7, r2
   19c38:	4692      	mov	sl, r2
   19c3a:	6852      	ldr	r2, [r2, #4]
   19c3c:	438a      	bics	r2, r1
   19c3e:	1880      	adds	r0, r0, r2
   19c40:	4683      	mov	fp, r0
   19c42:	44a3      	add	fp, r4
   19c44:	459b      	cmp	fp, r3
   19c46:	db26      	blt.n	19c96 <_realloc_r+0x1ce>
   19c48:	9a02      	ldr	r2, [sp, #8]
   19c4a:	68d3      	ldr	r3, [r2, #12]
   19c4c:	6892      	ldr	r2, [r2, #8]
   19c4e:	60d3      	str	r3, [r2, #12]
   19c50:	609a      	str	r2, [r3, #8]
   19c52:	4653      	mov	r3, sl
   19c54:	4652      	mov	r2, sl
   19c56:	4655      	mov	r5, sl
   19c58:	6892      	ldr	r2, [r2, #8]
   19c5a:	68db      	ldr	r3, [r3, #12]
   19c5c:	3508      	adds	r5, #8
   19c5e:	60d3      	str	r3, [r2, #12]
   19c60:	609a      	str	r2, [r3, #8]
   19c62:	1f22      	subs	r2, r4, #4
   19c64:	2a24      	cmp	r2, #36	; 0x24
   19c66:	d900      	bls.n	19c6a <_realloc_r+0x1a2>
   19c68:	e096      	b.n	19d98 <_realloc_r+0x2d0>
   19c6a:	2a13      	cmp	r2, #19
   19c6c:	d972      	bls.n	19d54 <_realloc_r+0x28c>
   19c6e:	4653      	mov	r3, sl
   19c70:	6831      	ldr	r1, [r6, #0]
   19c72:	6099      	str	r1, [r3, #8]
   19c74:	6871      	ldr	r1, [r6, #4]
   19c76:	60d9      	str	r1, [r3, #12]
   19c78:	2a1b      	cmp	r2, #27
   19c7a:	d900      	bls.n	19c7e <_realloc_r+0x1b6>
   19c7c:	e0a4      	b.n	19dc8 <_realloc_r+0x300>
   19c7e:	0032      	movs	r2, r6
   19c80:	3310      	adds	r3, #16
   19c82:	3208      	adds	r2, #8
   19c84:	e068      	b.n	19d58 <_realloc_r+0x290>
   19c86:	683a      	ldr	r2, [r7, #0]
   19c88:	1aba      	subs	r2, r7, r2
   19c8a:	4692      	mov	sl, r2
   19c8c:	4651      	mov	r1, sl
   19c8e:	2203      	movs	r2, #3
   19c90:	6849      	ldr	r1, [r1, #4]
   19c92:	4391      	bics	r1, r2
   19c94:	000a      	movs	r2, r1
   19c96:	4693      	mov	fp, r2
   19c98:	44a3      	add	fp, r4
   19c9a:	459b      	cmp	fp, r3
   19c9c:	da00      	bge.n	19ca0 <_realloc_r+0x1d8>
   19c9e:	e74f      	b.n	19b40 <_realloc_r+0x78>
   19ca0:	e7d7      	b.n	19c52 <_realloc_r+0x18a>
   19ca2:	2003      	movs	r0, #3
   19ca4:	9902      	ldr	r1, [sp, #8]
   19ca6:	4684      	mov	ip, r0
   19ca8:	6849      	ldr	r1, [r1, #4]
   19caa:	4381      	bics	r1, r0
   19cac:	4640      	mov	r0, r8
   19cae:	1909      	adds	r1, r1, r4
   19cb0:	3010      	adds	r0, #16
   19cb2:	9002      	str	r0, [sp, #8]
   19cb4:	4281      	cmp	r1, r0
   19cb6:	da58      	bge.n	19d6a <_realloc_r+0x2a2>
   19cb8:	07d2      	lsls	r2, r2, #31
   19cba:	d500      	bpl.n	19cbe <_realloc_r+0x1f6>
   19cbc:	e740      	b.n	19b40 <_realloc_r+0x78>
   19cbe:	4660      	mov	r0, ip
   19cc0:	683a      	ldr	r2, [r7, #0]
   19cc2:	1aba      	subs	r2, r7, r2
   19cc4:	4692      	mov	sl, r2
   19cc6:	6852      	ldr	r2, [r2, #4]
   19cc8:	4382      	bics	r2, r0
   19cca:	9802      	ldr	r0, [sp, #8]
   19ccc:	1851      	adds	r1, r2, r1
   19cce:	9103      	str	r1, [sp, #12]
   19cd0:	4288      	cmp	r0, r1
   19cd2:	dce0      	bgt.n	19c96 <_realloc_r+0x1ce>
   19cd4:	4653      	mov	r3, sl
   19cd6:	4652      	mov	r2, sl
   19cd8:	4655      	mov	r5, sl
   19cda:	6892      	ldr	r2, [r2, #8]
   19cdc:	68db      	ldr	r3, [r3, #12]
   19cde:	3508      	adds	r5, #8
   19ce0:	60d3      	str	r3, [r2, #12]
   19ce2:	609a      	str	r2, [r3, #8]
   19ce4:	1f22      	subs	r2, r4, #4
   19ce6:	2a24      	cmp	r2, #36	; 0x24
   19ce8:	d900      	bls.n	19cec <_realloc_r+0x224>
   19cea:	e08e      	b.n	19e0a <_realloc_r+0x342>
   19cec:	2a13      	cmp	r2, #19
   19cee:	d800      	bhi.n	19cf2 <_realloc_r+0x22a>
   19cf0:	e088      	b.n	19e04 <_realloc_r+0x33c>
   19cf2:	4653      	mov	r3, sl
   19cf4:	6831      	ldr	r1, [r6, #0]
   19cf6:	6099      	str	r1, [r3, #8]
   19cf8:	6871      	ldr	r1, [r6, #4]
   19cfa:	60d9      	str	r1, [r3, #12]
   19cfc:	2a1b      	cmp	r2, #27
   19cfe:	d900      	bls.n	19d02 <_realloc_r+0x23a>
   19d00:	e088      	b.n	19e14 <_realloc_r+0x34c>
   19d02:	0032      	movs	r2, r6
   19d04:	3310      	adds	r3, #16
   19d06:	3208      	adds	r2, #8
   19d08:	6811      	ldr	r1, [r2, #0]
   19d0a:	6019      	str	r1, [r3, #0]
   19d0c:	6851      	ldr	r1, [r2, #4]
   19d0e:	6059      	str	r1, [r3, #4]
   19d10:	6892      	ldr	r2, [r2, #8]
   19d12:	609a      	str	r2, [r3, #8]
   19d14:	4651      	mov	r1, sl
   19d16:	465b      	mov	r3, fp
   19d18:	4642      	mov	r2, r8
   19d1a:	4441      	add	r1, r8
   19d1c:	6099      	str	r1, [r3, #8]
   19d1e:	9b03      	ldr	r3, [sp, #12]
   19d20:	9801      	ldr	r0, [sp, #4]
   19d22:	1a9a      	subs	r2, r3, r2
   19d24:	2301      	movs	r3, #1
   19d26:	431a      	orrs	r2, r3
   19d28:	604a      	str	r2, [r1, #4]
   19d2a:	4652      	mov	r2, sl
   19d2c:	6852      	ldr	r2, [r2, #4]
   19d2e:	4013      	ands	r3, r2
   19d30:	4642      	mov	r2, r8
   19d32:	4313      	orrs	r3, r2
   19d34:	4652      	mov	r2, sl
   19d36:	6053      	str	r3, [r2, #4]
   19d38:	f7ff fb76 	bl	19428 <__malloc_unlock>
   19d3c:	e743      	b.n	19bc6 <_realloc_r+0xfe>
   19d3e:	6833      	ldr	r3, [r6, #0]
   19d40:	6003      	str	r3, [r0, #0]
   19d42:	6873      	ldr	r3, [r6, #4]
   19d44:	6043      	str	r3, [r0, #4]
   19d46:	2a1b      	cmp	r2, #27
   19d48:	d82d      	bhi.n	19da6 <_realloc_r+0x2de>
   19d4a:	0003      	movs	r3, r0
   19d4c:	0032      	movs	r2, r6
   19d4e:	3308      	adds	r3, #8
   19d50:	3208      	adds	r2, #8
   19d52:	e70d      	b.n	19b70 <_realloc_r+0xa8>
   19d54:	002b      	movs	r3, r5
   19d56:	0032      	movs	r2, r6
   19d58:	6811      	ldr	r1, [r2, #0]
   19d5a:	465c      	mov	r4, fp
   19d5c:	6019      	str	r1, [r3, #0]
   19d5e:	6851      	ldr	r1, [r2, #4]
   19d60:	46d1      	mov	r9, sl
   19d62:	6059      	str	r1, [r3, #4]
   19d64:	6892      	ldr	r2, [r2, #8]
   19d66:	609a      	str	r2, [r3, #8]
   19d68:	e71b      	b.n	19ba2 <_realloc_r+0xda>
   19d6a:	4643      	mov	r3, r8
   19d6c:	18fa      	adds	r2, r7, r3
   19d6e:	465b      	mov	r3, fp
   19d70:	609a      	str	r2, [r3, #8]
   19d72:	4643      	mov	r3, r8
   19d74:	1ac9      	subs	r1, r1, r3
   19d76:	2301      	movs	r3, #1
   19d78:	4319      	orrs	r1, r3
   19d7a:	6051      	str	r1, [r2, #4]
   19d7c:	687a      	ldr	r2, [r7, #4]
   19d7e:	9801      	ldr	r0, [sp, #4]
   19d80:	4013      	ands	r3, r2
   19d82:	4642      	mov	r2, r8
   19d84:	4313      	orrs	r3, r2
   19d86:	607b      	str	r3, [r7, #4]
   19d88:	f7ff fb4e 	bl	19428 <__malloc_unlock>
   19d8c:	0035      	movs	r5, r6
   19d8e:	e71a      	b.n	19bc6 <_realloc_r+0xfe>
   19d90:	0031      	movs	r1, r6
   19d92:	f7ff faf1 	bl	19378 <memmove>
   19d96:	e6f1      	b.n	19b7c <_realloc_r+0xb4>
   19d98:	0031      	movs	r1, r6
   19d9a:	0028      	movs	r0, r5
   19d9c:	f7ff faec 	bl	19378 <memmove>
   19da0:	465c      	mov	r4, fp
   19da2:	46d1      	mov	r9, sl
   19da4:	e6fd      	b.n	19ba2 <_realloc_r+0xda>
   19da6:	68b3      	ldr	r3, [r6, #8]
   19da8:	6083      	str	r3, [r0, #8]
   19daa:	68f3      	ldr	r3, [r6, #12]
   19dac:	60c3      	str	r3, [r0, #12]
   19dae:	2a24      	cmp	r2, #36	; 0x24
   19db0:	d015      	beq.n	19dde <_realloc_r+0x316>
   19db2:	0003      	movs	r3, r0
   19db4:	0032      	movs	r2, r6
   19db6:	3310      	adds	r3, #16
   19db8:	3210      	adds	r2, #16
   19dba:	e6d9      	b.n	19b70 <_realloc_r+0xa8>
   19dbc:	6853      	ldr	r3, [r2, #4]
   19dbe:	2203      	movs	r2, #3
   19dc0:	4393      	bics	r3, r2
   19dc2:	18e4      	adds	r4, r4, r3
   19dc4:	0035      	movs	r5, r6
   19dc6:	e6ec      	b.n	19ba2 <_realloc_r+0xda>
   19dc8:	4653      	mov	r3, sl
   19dca:	68b1      	ldr	r1, [r6, #8]
   19dcc:	6119      	str	r1, [r3, #16]
   19dce:	68f1      	ldr	r1, [r6, #12]
   19dd0:	6159      	str	r1, [r3, #20]
   19dd2:	2a24      	cmp	r2, #36	; 0x24
   19dd4:	d00c      	beq.n	19df0 <_realloc_r+0x328>
   19dd6:	0032      	movs	r2, r6
   19dd8:	3318      	adds	r3, #24
   19dda:	3210      	adds	r2, #16
   19ddc:	e7bc      	b.n	19d58 <_realloc_r+0x290>
   19dde:	6933      	ldr	r3, [r6, #16]
   19de0:	0032      	movs	r2, r6
   19de2:	6103      	str	r3, [r0, #16]
   19de4:	0003      	movs	r3, r0
   19de6:	6971      	ldr	r1, [r6, #20]
   19de8:	3318      	adds	r3, #24
   19dea:	3218      	adds	r2, #24
   19dec:	6141      	str	r1, [r0, #20]
   19dee:	e6bf      	b.n	19b70 <_realloc_r+0xa8>
   19df0:	4653      	mov	r3, sl
   19df2:	6932      	ldr	r2, [r6, #16]
   19df4:	4651      	mov	r1, sl
   19df6:	619a      	str	r2, [r3, #24]
   19df8:	0032      	movs	r2, r6
   19dfa:	6970      	ldr	r0, [r6, #20]
   19dfc:	3320      	adds	r3, #32
   19dfe:	3218      	adds	r2, #24
   19e00:	61c8      	str	r0, [r1, #28]
   19e02:	e7a9      	b.n	19d58 <_realloc_r+0x290>
   19e04:	002b      	movs	r3, r5
   19e06:	0032      	movs	r2, r6
   19e08:	e77e      	b.n	19d08 <_realloc_r+0x240>
   19e0a:	0031      	movs	r1, r6
   19e0c:	0028      	movs	r0, r5
   19e0e:	f7ff fab3 	bl	19378 <memmove>
   19e12:	e77f      	b.n	19d14 <_realloc_r+0x24c>
   19e14:	4653      	mov	r3, sl
   19e16:	68b1      	ldr	r1, [r6, #8]
   19e18:	6119      	str	r1, [r3, #16]
   19e1a:	68f1      	ldr	r1, [r6, #12]
   19e1c:	6159      	str	r1, [r3, #20]
   19e1e:	2a24      	cmp	r2, #36	; 0x24
   19e20:	d003      	beq.n	19e2a <_realloc_r+0x362>
   19e22:	0032      	movs	r2, r6
   19e24:	3318      	adds	r3, #24
   19e26:	3210      	adds	r2, #16
   19e28:	e76e      	b.n	19d08 <_realloc_r+0x240>
   19e2a:	4653      	mov	r3, sl
   19e2c:	6932      	ldr	r2, [r6, #16]
   19e2e:	4651      	mov	r1, sl
   19e30:	619a      	str	r2, [r3, #24]
   19e32:	0032      	movs	r2, r6
   19e34:	6970      	ldr	r0, [r6, #20]
   19e36:	3320      	adds	r3, #32
   19e38:	3218      	adds	r2, #24
   19e3a:	61c8      	str	r0, [r1, #28]
   19e3c:	e764      	b.n	19d08 <_realloc_r+0x240>
   19e3e:	46c0      	nop			; (mov r8, r8)
   19e40:	20000668 	.word	0x20000668

00019e44 <_sbrk_r>:
   19e44:	2300      	movs	r3, #0
   19e46:	b570      	push	{r4, r5, r6, lr}
   19e48:	4c06      	ldr	r4, [pc, #24]	; (19e64 <_sbrk_r+0x20>)
   19e4a:	0005      	movs	r5, r0
   19e4c:	0008      	movs	r0, r1
   19e4e:	6023      	str	r3, [r4, #0]
   19e50:	f7e8 fe52 	bl	2af8 <_sbrk>
   19e54:	1c43      	adds	r3, r0, #1
   19e56:	d000      	beq.n	19e5a <_sbrk_r+0x16>
   19e58:	bd70      	pop	{r4, r5, r6, pc}
   19e5a:	6823      	ldr	r3, [r4, #0]
   19e5c:	2b00      	cmp	r3, #0
   19e5e:	d0fb      	beq.n	19e58 <_sbrk_r+0x14>
   19e60:	602b      	str	r3, [r5, #0]
   19e62:	e7f9      	b.n	19e58 <_sbrk_r+0x14>
   19e64:	20001db4 	.word	0x20001db4

00019e68 <__sread>:
   19e68:	b570      	push	{r4, r5, r6, lr}
   19e6a:	000c      	movs	r4, r1
   19e6c:	250e      	movs	r5, #14
   19e6e:	5f49      	ldrsh	r1, [r1, r5]
   19e70:	f000 fb18 	bl	1a4a4 <_read_r>
   19e74:	2800      	cmp	r0, #0
   19e76:	db03      	blt.n	19e80 <__sread+0x18>
   19e78:	6d23      	ldr	r3, [r4, #80]	; 0x50
   19e7a:	181b      	adds	r3, r3, r0
   19e7c:	6523      	str	r3, [r4, #80]	; 0x50
   19e7e:	bd70      	pop	{r4, r5, r6, pc}
   19e80:	89a3      	ldrh	r3, [r4, #12]
   19e82:	4a02      	ldr	r2, [pc, #8]	; (19e8c <__sread+0x24>)
   19e84:	4013      	ands	r3, r2
   19e86:	81a3      	strh	r3, [r4, #12]
   19e88:	e7f9      	b.n	19e7e <__sread+0x16>
   19e8a:	46c0      	nop			; (mov r8, r8)
   19e8c:	ffffefff 	.word	0xffffefff

00019e90 <__swrite>:
   19e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   19e92:	0016      	movs	r6, r2
   19e94:	001f      	movs	r7, r3
   19e96:	220c      	movs	r2, #12
   19e98:	5e8b      	ldrsh	r3, [r1, r2]
   19e9a:	0005      	movs	r5, r0
   19e9c:	000c      	movs	r4, r1
   19e9e:	05da      	lsls	r2, r3, #23
   19ea0:	d507      	bpl.n	19eb2 <__swrite+0x22>
   19ea2:	230e      	movs	r3, #14
   19ea4:	5ec9      	ldrsh	r1, [r1, r3]
   19ea6:	2200      	movs	r2, #0
   19ea8:	2302      	movs	r3, #2
   19eaa:	f000 fae7 	bl	1a47c <_lseek_r>
   19eae:	220c      	movs	r2, #12
   19eb0:	5ea3      	ldrsh	r3, [r4, r2]
   19eb2:	4a05      	ldr	r2, [pc, #20]	; (19ec8 <__swrite+0x38>)
   19eb4:	0028      	movs	r0, r5
   19eb6:	4013      	ands	r3, r2
   19eb8:	81a3      	strh	r3, [r4, #12]
   19eba:	0032      	movs	r2, r6
   19ebc:	230e      	movs	r3, #14
   19ebe:	5ee1      	ldrsh	r1, [r4, r3]
   19ec0:	003b      	movs	r3, r7
   19ec2:	f000 f909 	bl	1a0d8 <_write_r>
   19ec6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   19ec8:	ffffefff 	.word	0xffffefff

00019ecc <__sseek>:
   19ecc:	b570      	push	{r4, r5, r6, lr}
   19ece:	000c      	movs	r4, r1
   19ed0:	250e      	movs	r5, #14
   19ed2:	5f49      	ldrsh	r1, [r1, r5]
   19ed4:	f000 fad2 	bl	1a47c <_lseek_r>
   19ed8:	1c43      	adds	r3, r0, #1
   19eda:	d006      	beq.n	19eea <__sseek+0x1e>
   19edc:	2380      	movs	r3, #128	; 0x80
   19ede:	89a2      	ldrh	r2, [r4, #12]
   19ee0:	015b      	lsls	r3, r3, #5
   19ee2:	4313      	orrs	r3, r2
   19ee4:	81a3      	strh	r3, [r4, #12]
   19ee6:	6520      	str	r0, [r4, #80]	; 0x50
   19ee8:	bd70      	pop	{r4, r5, r6, pc}
   19eea:	89a3      	ldrh	r3, [r4, #12]
   19eec:	4a01      	ldr	r2, [pc, #4]	; (19ef4 <__sseek+0x28>)
   19eee:	4013      	ands	r3, r2
   19ef0:	81a3      	strh	r3, [r4, #12]
   19ef2:	e7f9      	b.n	19ee8 <__sseek+0x1c>
   19ef4:	ffffefff 	.word	0xffffefff

00019ef8 <__sclose>:
   19ef8:	b510      	push	{r4, lr}
   19efa:	230e      	movs	r3, #14
   19efc:	5ec9      	ldrsh	r1, [r1, r3]
   19efe:	f000 f9a5 	bl	1a24c <_close_r>
   19f02:	bd10      	pop	{r4, pc}

00019f04 <__ssprint_r>:
   19f04:	b5f0      	push	{r4, r5, r6, r7, lr}
   19f06:	4657      	mov	r7, sl
   19f08:	464e      	mov	r6, r9
   19f0a:	46de      	mov	lr, fp
   19f0c:	4645      	mov	r5, r8
   19f0e:	b5e0      	push	{r5, r6, r7, lr}
   19f10:	6893      	ldr	r3, [r2, #8]
   19f12:	b083      	sub	sp, #12
   19f14:	9001      	str	r0, [sp, #4]
   19f16:	000e      	movs	r6, r1
   19f18:	4692      	mov	sl, r2
   19f1a:	2b00      	cmp	r3, #0
   19f1c:	d070      	beq.n	1a000 <__ssprint_r+0xfc>
   19f1e:	688d      	ldr	r5, [r1, #8]
   19f20:	6813      	ldr	r3, [r2, #0]
   19f22:	002c      	movs	r4, r5
   19f24:	6808      	ldr	r0, [r1, #0]
   19f26:	001d      	movs	r5, r3
   19f28:	e046      	b.n	19fb8 <__ssprint_r+0xb4>
   19f2a:	2290      	movs	r2, #144	; 0x90
   19f2c:	89b3      	ldrh	r3, [r6, #12]
   19f2e:	00d2      	lsls	r2, r2, #3
   19f30:	4213      	tst	r3, r2
   19f32:	d030      	beq.n	19f96 <__ssprint_r+0x92>
   19f34:	6931      	ldr	r1, [r6, #16]
   19f36:	1a42      	subs	r2, r0, r1
   19f38:	4693      	mov	fp, r2
   19f3a:	6970      	ldr	r0, [r6, #20]
   19f3c:	0042      	lsls	r2, r0, #1
   19f3e:	1812      	adds	r2, r2, r0
   19f40:	0fd0      	lsrs	r0, r2, #31
   19f42:	1882      	adds	r2, r0, r2
   19f44:	1052      	asrs	r2, r2, #1
   19f46:	4690      	mov	r8, r2
   19f48:	465a      	mov	r2, fp
   19f4a:	1c50      	adds	r0, r2, #1
   19f4c:	19c0      	adds	r0, r0, r7
   19f4e:	4642      	mov	r2, r8
   19f50:	4540      	cmp	r0, r8
   19f52:	d901      	bls.n	19f58 <__ssprint_r+0x54>
   19f54:	4680      	mov	r8, r0
   19f56:	0002      	movs	r2, r0
   19f58:	2080      	movs	r0, #128	; 0x80
   19f5a:	00c0      	lsls	r0, r0, #3
   19f5c:	4203      	tst	r3, r0
   19f5e:	d038      	beq.n	19fd2 <__ssprint_r+0xce>
   19f60:	0011      	movs	r1, r2
   19f62:	9801      	ldr	r0, [sp, #4]
   19f64:	f7fe fefe 	bl	18d64 <_malloc_r>
   19f68:	1e04      	subs	r4, r0, #0
   19f6a:	d054      	beq.n	1a016 <__ssprint_r+0x112>
   19f6c:	465a      	mov	r2, fp
   19f6e:	6931      	ldr	r1, [r6, #16]
   19f70:	f7f9 ff1c 	bl	13dac <memcpy>
   19f74:	89b3      	ldrh	r3, [r6, #12]
   19f76:	4a2a      	ldr	r2, [pc, #168]	; (1a020 <__ssprint_r+0x11c>)
   19f78:	4013      	ands	r3, r2
   19f7a:	2280      	movs	r2, #128	; 0x80
   19f7c:	4313      	orrs	r3, r2
   19f7e:	81b3      	strh	r3, [r6, #12]
   19f80:	4643      	mov	r3, r8
   19f82:	0020      	movs	r0, r4
   19f84:	465a      	mov	r2, fp
   19f86:	6134      	str	r4, [r6, #16]
   19f88:	46b8      	mov	r8, r7
   19f8a:	003c      	movs	r4, r7
   19f8c:	4458      	add	r0, fp
   19f8e:	6173      	str	r3, [r6, #20]
   19f90:	1a9b      	subs	r3, r3, r2
   19f92:	6030      	str	r0, [r6, #0]
   19f94:	60b3      	str	r3, [r6, #8]
   19f96:	4642      	mov	r2, r8
   19f98:	4649      	mov	r1, r9
   19f9a:	f7ff f9ed 	bl	19378 <memmove>
   19f9e:	68b3      	ldr	r3, [r6, #8]
   19fa0:	1b1c      	subs	r4, r3, r4
   19fa2:	6833      	ldr	r3, [r6, #0]
   19fa4:	60b4      	str	r4, [r6, #8]
   19fa6:	4443      	add	r3, r8
   19fa8:	6033      	str	r3, [r6, #0]
   19faa:	0018      	movs	r0, r3
   19fac:	4653      	mov	r3, sl
   19fae:	689b      	ldr	r3, [r3, #8]
   19fb0:	1bdf      	subs	r7, r3, r7
   19fb2:	4653      	mov	r3, sl
   19fb4:	609f      	str	r7, [r3, #8]
   19fb6:	d023      	beq.n	1a000 <__ssprint_r+0xfc>
   19fb8:	686f      	ldr	r7, [r5, #4]
   19fba:	002b      	movs	r3, r5
   19fbc:	3508      	adds	r5, #8
   19fbe:	2f00      	cmp	r7, #0
   19fc0:	d0fa      	beq.n	19fb8 <__ssprint_r+0xb4>
   19fc2:	681b      	ldr	r3, [r3, #0]
   19fc4:	46a0      	mov	r8, r4
   19fc6:	4699      	mov	r9, r3
   19fc8:	42a7      	cmp	r7, r4
   19fca:	d2ae      	bcs.n	19f2a <__ssprint_r+0x26>
   19fcc:	003c      	movs	r4, r7
   19fce:	46b8      	mov	r8, r7
   19fd0:	e7e1      	b.n	19f96 <__ssprint_r+0x92>
   19fd2:	9801      	ldr	r0, [sp, #4]
   19fd4:	f7ff fd78 	bl	19ac8 <_realloc_r>
   19fd8:	1e04      	subs	r4, r0, #0
   19fda:	d1d1      	bne.n	19f80 <__ssprint_r+0x7c>
   19fdc:	9c01      	ldr	r4, [sp, #4]
   19fde:	6931      	ldr	r1, [r6, #16]
   19fe0:	0020      	movs	r0, r4
   19fe2:	f7fe fb8d 	bl	18700 <_free_r>
   19fe6:	230c      	movs	r3, #12
   19fe8:	6023      	str	r3, [r4, #0]
   19fea:	2240      	movs	r2, #64	; 0x40
   19fec:	89b3      	ldrh	r3, [r6, #12]
   19fee:	2001      	movs	r0, #1
   19ff0:	4313      	orrs	r3, r2
   19ff2:	81b3      	strh	r3, [r6, #12]
   19ff4:	4652      	mov	r2, sl
   19ff6:	2300      	movs	r3, #0
   19ff8:	4240      	negs	r0, r0
   19ffa:	6093      	str	r3, [r2, #8]
   19ffc:	6053      	str	r3, [r2, #4]
   19ffe:	e003      	b.n	1a008 <__ssprint_r+0x104>
   1a000:	2300      	movs	r3, #0
   1a002:	4652      	mov	r2, sl
   1a004:	2000      	movs	r0, #0
   1a006:	6053      	str	r3, [r2, #4]
   1a008:	b003      	add	sp, #12
   1a00a:	bc3c      	pop	{r2, r3, r4, r5}
   1a00c:	4690      	mov	r8, r2
   1a00e:	4699      	mov	r9, r3
   1a010:	46a2      	mov	sl, r4
   1a012:	46ab      	mov	fp, r5
   1a014:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a016:	230c      	movs	r3, #12
   1a018:	9a01      	ldr	r2, [sp, #4]
   1a01a:	6013      	str	r3, [r2, #0]
   1a01c:	e7e5      	b.n	19fea <__ssprint_r+0xe6>
   1a01e:	46c0      	nop			; (mov r8, r8)
   1a020:	fffffb7f 	.word	0xfffffb7f

0001a024 <__sprint_r.part.0>:
   1a024:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a026:	464e      	mov	r6, r9
   1a028:	4645      	mov	r5, r8
   1a02a:	46de      	mov	lr, fp
   1a02c:	4657      	mov	r7, sl
   1a02e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   1a030:	b5e0      	push	{r5, r6, r7, lr}
   1a032:	4680      	mov	r8, r0
   1a034:	000e      	movs	r6, r1
   1a036:	4691      	mov	r9, r2
   1a038:	049b      	lsls	r3, r3, #18
   1a03a:	d531      	bpl.n	1a0a0 <__sprint_r.part.0+0x7c>
   1a03c:	6813      	ldr	r3, [r2, #0]
   1a03e:	469a      	mov	sl, r3
   1a040:	6893      	ldr	r3, [r2, #8]
   1a042:	2b00      	cmp	r3, #0
   1a044:	d02a      	beq.n	1a09c <__sprint_r.part.0+0x78>
   1a046:	4652      	mov	r2, sl
   1a048:	6852      	ldr	r2, [r2, #4]
   1a04a:	2500      	movs	r5, #0
   1a04c:	4693      	mov	fp, r2
   1a04e:	0897      	lsrs	r7, r2, #2
   1a050:	4652      	mov	r2, sl
   1a052:	6814      	ldr	r4, [r2, #0]
   1a054:	d104      	bne.n	1a060 <__sprint_r.part.0+0x3c>
   1a056:	e016      	b.n	1a086 <__sprint_r.part.0+0x62>
   1a058:	3501      	adds	r5, #1
   1a05a:	3404      	adds	r4, #4
   1a05c:	42af      	cmp	r7, r5
   1a05e:	d010      	beq.n	1a082 <__sprint_r.part.0+0x5e>
   1a060:	0032      	movs	r2, r6
   1a062:	6821      	ldr	r1, [r4, #0]
   1a064:	4640      	mov	r0, r8
   1a066:	f000 f9b5 	bl	1a3d4 <_fputwc_r>
   1a06a:	1c43      	adds	r3, r0, #1
   1a06c:	d1f4      	bne.n	1a058 <__sprint_r.part.0+0x34>
   1a06e:	464a      	mov	r2, r9
   1a070:	2300      	movs	r3, #0
   1a072:	6093      	str	r3, [r2, #8]
   1a074:	6053      	str	r3, [r2, #4]
   1a076:	bc3c      	pop	{r2, r3, r4, r5}
   1a078:	4690      	mov	r8, r2
   1a07a:	4699      	mov	r9, r3
   1a07c:	46a2      	mov	sl, r4
   1a07e:	46ab      	mov	fp, r5
   1a080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a082:	464b      	mov	r3, r9
   1a084:	689b      	ldr	r3, [r3, #8]
   1a086:	465a      	mov	r2, fp
   1a088:	2103      	movs	r1, #3
   1a08a:	438a      	bics	r2, r1
   1a08c:	1a9b      	subs	r3, r3, r2
   1a08e:	464a      	mov	r2, r9
   1a090:	6093      	str	r3, [r2, #8]
   1a092:	2208      	movs	r2, #8
   1a094:	4694      	mov	ip, r2
   1a096:	44e2      	add	sl, ip
   1a098:	2b00      	cmp	r3, #0
   1a09a:	d1d4      	bne.n	1a046 <__sprint_r.part.0+0x22>
   1a09c:	2000      	movs	r0, #0
   1a09e:	e7e6      	b.n	1a06e <__sprint_r.part.0+0x4a>
   1a0a0:	f7fe fc0c 	bl	188bc <__sfvwrite_r>
   1a0a4:	e7e3      	b.n	1a06e <__sprint_r.part.0+0x4a>
   1a0a6:	46c0      	nop			; (mov r8, r8)

0001a0a8 <__sprint_r>:
   1a0a8:	6893      	ldr	r3, [r2, #8]
   1a0aa:	b510      	push	{r4, lr}
   1a0ac:	2b00      	cmp	r3, #0
   1a0ae:	d002      	beq.n	1a0b6 <__sprint_r+0xe>
   1a0b0:	f7ff ffb8 	bl	1a024 <__sprint_r.part.0>
   1a0b4:	bd10      	pop	{r4, pc}
   1a0b6:	6053      	str	r3, [r2, #4]
   1a0b8:	2000      	movs	r0, #0
   1a0ba:	e7fb      	b.n	1a0b4 <__sprint_r+0xc>

0001a0bc <__ascii_wctomb>:
   1a0bc:	2900      	cmp	r1, #0
   1a0be:	d004      	beq.n	1a0ca <__ascii_wctomb+0xe>
   1a0c0:	2aff      	cmp	r2, #255	; 0xff
   1a0c2:	d804      	bhi.n	1a0ce <__ascii_wctomb+0x12>
   1a0c4:	2001      	movs	r0, #1
   1a0c6:	700a      	strb	r2, [r1, #0]
   1a0c8:	4770      	bx	lr
   1a0ca:	2000      	movs	r0, #0
   1a0cc:	e7fc      	b.n	1a0c8 <__ascii_wctomb+0xc>
   1a0ce:	238a      	movs	r3, #138	; 0x8a
   1a0d0:	6003      	str	r3, [r0, #0]
   1a0d2:	2001      	movs	r0, #1
   1a0d4:	4240      	negs	r0, r0
   1a0d6:	e7f7      	b.n	1a0c8 <__ascii_wctomb+0xc>

0001a0d8 <_write_r>:
   1a0d8:	b570      	push	{r4, r5, r6, lr}
   1a0da:	0005      	movs	r5, r0
   1a0dc:	0008      	movs	r0, r1
   1a0de:	0011      	movs	r1, r2
   1a0e0:	2200      	movs	r2, #0
   1a0e2:	4c06      	ldr	r4, [pc, #24]	; (1a0fc <_write_r+0x24>)
   1a0e4:	6022      	str	r2, [r4, #0]
   1a0e6:	001a      	movs	r2, r3
   1a0e8:	f7e8 fcde 	bl	2aa8 <_write>
   1a0ec:	1c43      	adds	r3, r0, #1
   1a0ee:	d000      	beq.n	1a0f2 <_write_r+0x1a>
   1a0f0:	bd70      	pop	{r4, r5, r6, pc}
   1a0f2:	6823      	ldr	r3, [r4, #0]
   1a0f4:	2b00      	cmp	r3, #0
   1a0f6:	d0fb      	beq.n	1a0f0 <_write_r+0x18>
   1a0f8:	602b      	str	r3, [r5, #0]
   1a0fa:	e7f9      	b.n	1a0f0 <_write_r+0x18>
   1a0fc:	20001db4 	.word	0x20001db4

0001a100 <__register_exitproc>:
   1a100:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a102:	464e      	mov	r6, r9
   1a104:	4645      	mov	r5, r8
   1a106:	46de      	mov	lr, fp
   1a108:	4657      	mov	r7, sl
   1a10a:	b5e0      	push	{r5, r6, r7, lr}
   1a10c:	4d36      	ldr	r5, [pc, #216]	; (1a1e8 <__register_exitproc+0xe8>)
   1a10e:	b083      	sub	sp, #12
   1a110:	0006      	movs	r6, r0
   1a112:	6828      	ldr	r0, [r5, #0]
   1a114:	4698      	mov	r8, r3
   1a116:	000f      	movs	r7, r1
   1a118:	4691      	mov	r9, r2
   1a11a:	f7fe fd9d 	bl	18c58 <__retarget_lock_acquire_recursive>
   1a11e:	4b33      	ldr	r3, [pc, #204]	; (1a1ec <__register_exitproc+0xec>)
   1a120:	681c      	ldr	r4, [r3, #0]
   1a122:	23a4      	movs	r3, #164	; 0xa4
   1a124:	005b      	lsls	r3, r3, #1
   1a126:	58e0      	ldr	r0, [r4, r3]
   1a128:	2800      	cmp	r0, #0
   1a12a:	d052      	beq.n	1a1d2 <__register_exitproc+0xd2>
   1a12c:	6843      	ldr	r3, [r0, #4]
   1a12e:	2b1f      	cmp	r3, #31
   1a130:	dc13      	bgt.n	1a15a <__register_exitproc+0x5a>
   1a132:	1c5a      	adds	r2, r3, #1
   1a134:	9201      	str	r2, [sp, #4]
   1a136:	2e00      	cmp	r6, #0
   1a138:	d128      	bne.n	1a18c <__register_exitproc+0x8c>
   1a13a:	9a01      	ldr	r2, [sp, #4]
   1a13c:	3302      	adds	r3, #2
   1a13e:	009b      	lsls	r3, r3, #2
   1a140:	6042      	str	r2, [r0, #4]
   1a142:	501f      	str	r7, [r3, r0]
   1a144:	6828      	ldr	r0, [r5, #0]
   1a146:	f7fe fd89 	bl	18c5c <__retarget_lock_release_recursive>
   1a14a:	2000      	movs	r0, #0
   1a14c:	b003      	add	sp, #12
   1a14e:	bc3c      	pop	{r2, r3, r4, r5}
   1a150:	4690      	mov	r8, r2
   1a152:	4699      	mov	r9, r3
   1a154:	46a2      	mov	sl, r4
   1a156:	46ab      	mov	fp, r5
   1a158:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a15a:	4b25      	ldr	r3, [pc, #148]	; (1a1f0 <__register_exitproc+0xf0>)
   1a15c:	2b00      	cmp	r3, #0
   1a15e:	d03d      	beq.n	1a1dc <__register_exitproc+0xdc>
   1a160:	20c8      	movs	r0, #200	; 0xc8
   1a162:	0040      	lsls	r0, r0, #1
   1a164:	f7fe fdf4 	bl	18d50 <malloc>
   1a168:	2800      	cmp	r0, #0
   1a16a:	d037      	beq.n	1a1dc <__register_exitproc+0xdc>
   1a16c:	22a4      	movs	r2, #164	; 0xa4
   1a16e:	2300      	movs	r3, #0
   1a170:	0052      	lsls	r2, r2, #1
   1a172:	58a1      	ldr	r1, [r4, r2]
   1a174:	6043      	str	r3, [r0, #4]
   1a176:	6001      	str	r1, [r0, #0]
   1a178:	50a0      	str	r0, [r4, r2]
   1a17a:	3240      	adds	r2, #64	; 0x40
   1a17c:	5083      	str	r3, [r0, r2]
   1a17e:	3204      	adds	r2, #4
   1a180:	5083      	str	r3, [r0, r2]
   1a182:	3301      	adds	r3, #1
   1a184:	9301      	str	r3, [sp, #4]
   1a186:	2300      	movs	r3, #0
   1a188:	2e00      	cmp	r6, #0
   1a18a:	d0d6      	beq.n	1a13a <__register_exitproc+0x3a>
   1a18c:	009a      	lsls	r2, r3, #2
   1a18e:	4692      	mov	sl, r2
   1a190:	4482      	add	sl, r0
   1a192:	464a      	mov	r2, r9
   1a194:	2188      	movs	r1, #136	; 0x88
   1a196:	4654      	mov	r4, sl
   1a198:	5062      	str	r2, [r4, r1]
   1a19a:	22c4      	movs	r2, #196	; 0xc4
   1a19c:	0052      	lsls	r2, r2, #1
   1a19e:	4691      	mov	r9, r2
   1a1a0:	4481      	add	r9, r0
   1a1a2:	464a      	mov	r2, r9
   1a1a4:	3987      	subs	r1, #135	; 0x87
   1a1a6:	4099      	lsls	r1, r3
   1a1a8:	6812      	ldr	r2, [r2, #0]
   1a1aa:	468b      	mov	fp, r1
   1a1ac:	430a      	orrs	r2, r1
   1a1ae:	4694      	mov	ip, r2
   1a1b0:	464a      	mov	r2, r9
   1a1b2:	4661      	mov	r1, ip
   1a1b4:	6011      	str	r1, [r2, #0]
   1a1b6:	2284      	movs	r2, #132	; 0x84
   1a1b8:	4641      	mov	r1, r8
   1a1ba:	0052      	lsls	r2, r2, #1
   1a1bc:	50a1      	str	r1, [r4, r2]
   1a1be:	2e02      	cmp	r6, #2
   1a1c0:	d1bb      	bne.n	1a13a <__register_exitproc+0x3a>
   1a1c2:	0002      	movs	r2, r0
   1a1c4:	465c      	mov	r4, fp
   1a1c6:	328d      	adds	r2, #141	; 0x8d
   1a1c8:	32ff      	adds	r2, #255	; 0xff
   1a1ca:	6811      	ldr	r1, [r2, #0]
   1a1cc:	430c      	orrs	r4, r1
   1a1ce:	6014      	str	r4, [r2, #0]
   1a1d0:	e7b3      	b.n	1a13a <__register_exitproc+0x3a>
   1a1d2:	0020      	movs	r0, r4
   1a1d4:	304d      	adds	r0, #77	; 0x4d
   1a1d6:	30ff      	adds	r0, #255	; 0xff
   1a1d8:	50e0      	str	r0, [r4, r3]
   1a1da:	e7a7      	b.n	1a12c <__register_exitproc+0x2c>
   1a1dc:	6828      	ldr	r0, [r5, #0]
   1a1de:	f7fe fd3d 	bl	18c5c <__retarget_lock_release_recursive>
   1a1e2:	2001      	movs	r0, #1
   1a1e4:	4240      	negs	r0, r0
   1a1e6:	e7b1      	b.n	1a14c <__register_exitproc+0x4c>
   1a1e8:	200004f8 	.word	0x200004f8
   1a1ec:	0001bc7c 	.word	0x0001bc7c
   1a1f0:	00018d51 	.word	0x00018d51

0001a1f4 <_calloc_r>:
   1a1f4:	b510      	push	{r4, lr}
   1a1f6:	4351      	muls	r1, r2
   1a1f8:	f7fe fdb4 	bl	18d64 <_malloc_r>
   1a1fc:	1e04      	subs	r4, r0, #0
   1a1fe:	d01c      	beq.n	1a23a <_calloc_r+0x46>
   1a200:	0003      	movs	r3, r0
   1a202:	3b08      	subs	r3, #8
   1a204:	685a      	ldr	r2, [r3, #4]
   1a206:	2303      	movs	r3, #3
   1a208:	439a      	bics	r2, r3
   1a20a:	3a04      	subs	r2, #4
   1a20c:	2a24      	cmp	r2, #36	; 0x24
   1a20e:	d816      	bhi.n	1a23e <_calloc_r+0x4a>
   1a210:	0003      	movs	r3, r0
   1a212:	2a13      	cmp	r2, #19
   1a214:	d90d      	bls.n	1a232 <_calloc_r+0x3e>
   1a216:	2100      	movs	r1, #0
   1a218:	3308      	adds	r3, #8
   1a21a:	6001      	str	r1, [r0, #0]
   1a21c:	6041      	str	r1, [r0, #4]
   1a21e:	2a1b      	cmp	r2, #27
   1a220:	d907      	bls.n	1a232 <_calloc_r+0x3e>
   1a222:	6081      	str	r1, [r0, #8]
   1a224:	60c1      	str	r1, [r0, #12]
   1a226:	2a24      	cmp	r2, #36	; 0x24
   1a228:	d10d      	bne.n	1a246 <_calloc_r+0x52>
   1a22a:	0003      	movs	r3, r0
   1a22c:	6101      	str	r1, [r0, #16]
   1a22e:	3318      	adds	r3, #24
   1a230:	6141      	str	r1, [r0, #20]
   1a232:	2200      	movs	r2, #0
   1a234:	601a      	str	r2, [r3, #0]
   1a236:	605a      	str	r2, [r3, #4]
   1a238:	609a      	str	r2, [r3, #8]
   1a23a:	0020      	movs	r0, r4
   1a23c:	bd10      	pop	{r4, pc}
   1a23e:	2100      	movs	r1, #0
   1a240:	f7f9 fdf6 	bl	13e30 <memset>
   1a244:	e7f9      	b.n	1a23a <_calloc_r+0x46>
   1a246:	0003      	movs	r3, r0
   1a248:	3310      	adds	r3, #16
   1a24a:	e7f2      	b.n	1a232 <_calloc_r+0x3e>

0001a24c <_close_r>:
   1a24c:	2300      	movs	r3, #0
   1a24e:	b570      	push	{r4, r5, r6, lr}
   1a250:	4c06      	ldr	r4, [pc, #24]	; (1a26c <_close_r+0x20>)
   1a252:	0005      	movs	r5, r0
   1a254:	0008      	movs	r0, r1
   1a256:	6023      	str	r3, [r4, #0]
   1a258:	f7e8 fc60 	bl	2b1c <_close>
   1a25c:	1c43      	adds	r3, r0, #1
   1a25e:	d000      	beq.n	1a262 <_close_r+0x16>
   1a260:	bd70      	pop	{r4, r5, r6, pc}
   1a262:	6823      	ldr	r3, [r4, #0]
   1a264:	2b00      	cmp	r3, #0
   1a266:	d0fb      	beq.n	1a260 <_close_r+0x14>
   1a268:	602b      	str	r3, [r5, #0]
   1a26a:	e7f9      	b.n	1a260 <_close_r+0x14>
   1a26c:	20001db4 	.word	0x20001db4

0001a270 <_fclose_r>:
   1a270:	b570      	push	{r4, r5, r6, lr}
   1a272:	0005      	movs	r5, r0
   1a274:	1e0c      	subs	r4, r1, #0
   1a276:	d040      	beq.n	1a2fa <_fclose_r+0x8a>
   1a278:	2800      	cmp	r0, #0
   1a27a:	d002      	beq.n	1a282 <_fclose_r+0x12>
   1a27c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1a27e:	2b00      	cmp	r3, #0
   1a280:	d03e      	beq.n	1a300 <_fclose_r+0x90>
   1a282:	2601      	movs	r6, #1
   1a284:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a286:	4233      	tst	r3, r6
   1a288:	d133      	bne.n	1a2f2 <_fclose_r+0x82>
   1a28a:	89a3      	ldrh	r3, [r4, #12]
   1a28c:	059b      	lsls	r3, r3, #22
   1a28e:	d543      	bpl.n	1a318 <_fclose_r+0xa8>
   1a290:	0021      	movs	r1, r4
   1a292:	0028      	movs	r0, r5
   1a294:	f7fe f888 	bl	183a8 <__sflush_r>
   1a298:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   1a29a:	0006      	movs	r6, r0
   1a29c:	2b00      	cmp	r3, #0
   1a29e:	d004      	beq.n	1a2aa <_fclose_r+0x3a>
   1a2a0:	69e1      	ldr	r1, [r4, #28]
   1a2a2:	0028      	movs	r0, r5
   1a2a4:	4798      	blx	r3
   1a2a6:	2800      	cmp	r0, #0
   1a2a8:	db44      	blt.n	1a334 <_fclose_r+0xc4>
   1a2aa:	89a3      	ldrh	r3, [r4, #12]
   1a2ac:	061b      	lsls	r3, r3, #24
   1a2ae:	d42a      	bmi.n	1a306 <_fclose_r+0x96>
   1a2b0:	6b21      	ldr	r1, [r4, #48]	; 0x30
   1a2b2:	2900      	cmp	r1, #0
   1a2b4:	d008      	beq.n	1a2c8 <_fclose_r+0x58>
   1a2b6:	0023      	movs	r3, r4
   1a2b8:	3340      	adds	r3, #64	; 0x40
   1a2ba:	4299      	cmp	r1, r3
   1a2bc:	d002      	beq.n	1a2c4 <_fclose_r+0x54>
   1a2be:	0028      	movs	r0, r5
   1a2c0:	f7fe fa1e 	bl	18700 <_free_r>
   1a2c4:	2300      	movs	r3, #0
   1a2c6:	6323      	str	r3, [r4, #48]	; 0x30
   1a2c8:	6c61      	ldr	r1, [r4, #68]	; 0x44
   1a2ca:	2900      	cmp	r1, #0
   1a2cc:	d004      	beq.n	1a2d8 <_fclose_r+0x68>
   1a2ce:	0028      	movs	r0, r5
   1a2d0:	f7fe fa16 	bl	18700 <_free_r>
   1a2d4:	2300      	movs	r3, #0
   1a2d6:	6463      	str	r3, [r4, #68]	; 0x44
   1a2d8:	f7fe f998 	bl	1860c <__sfp_lock_acquire>
   1a2dc:	2300      	movs	r3, #0
   1a2de:	81a3      	strh	r3, [r4, #12]
   1a2e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a2e2:	07db      	lsls	r3, r3, #31
   1a2e4:	d514      	bpl.n	1a310 <_fclose_r+0xa0>
   1a2e6:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a2e8:	f7fe fcb4 	bl	18c54 <__retarget_lock_close_recursive>
   1a2ec:	f7fe f996 	bl	1861c <__sfp_lock_release>
   1a2f0:	e004      	b.n	1a2fc <_fclose_r+0x8c>
   1a2f2:	220c      	movs	r2, #12
   1a2f4:	5ea3      	ldrsh	r3, [r4, r2]
   1a2f6:	2b00      	cmp	r3, #0
   1a2f8:	d1ca      	bne.n	1a290 <_fclose_r+0x20>
   1a2fa:	2600      	movs	r6, #0
   1a2fc:	0030      	movs	r0, r6
   1a2fe:	bd70      	pop	{r4, r5, r6, pc}
   1a300:	f7fe f954 	bl	185ac <__sinit>
   1a304:	e7bd      	b.n	1a282 <_fclose_r+0x12>
   1a306:	6921      	ldr	r1, [r4, #16]
   1a308:	0028      	movs	r0, r5
   1a30a:	f7fe f9f9 	bl	18700 <_free_r>
   1a30e:	e7cf      	b.n	1a2b0 <_fclose_r+0x40>
   1a310:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a312:	f7fe fca3 	bl	18c5c <__retarget_lock_release_recursive>
   1a316:	e7e6      	b.n	1a2e6 <_fclose_r+0x76>
   1a318:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a31a:	f7fe fc9d 	bl	18c58 <__retarget_lock_acquire_recursive>
   1a31e:	220c      	movs	r2, #12
   1a320:	5ea3      	ldrsh	r3, [r4, r2]
   1a322:	2b00      	cmp	r3, #0
   1a324:	d1b4      	bne.n	1a290 <_fclose_r+0x20>
   1a326:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a328:	401e      	ands	r6, r3
   1a32a:	d1e6      	bne.n	1a2fa <_fclose_r+0x8a>
   1a32c:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a32e:	f7fe fc95 	bl	18c5c <__retarget_lock_release_recursive>
   1a332:	e7e3      	b.n	1a2fc <_fclose_r+0x8c>
   1a334:	2601      	movs	r6, #1
   1a336:	4276      	negs	r6, r6
   1a338:	e7b7      	b.n	1a2aa <_fclose_r+0x3a>
   1a33a:	46c0      	nop			; (mov r8, r8)

0001a33c <__fputwc>:
   1a33c:	b5f0      	push	{r4, r5, r6, r7, lr}
   1a33e:	46ce      	mov	lr, r9
   1a340:	4647      	mov	r7, r8
   1a342:	b580      	push	{r7, lr}
   1a344:	b085      	sub	sp, #20
   1a346:	4680      	mov	r8, r0
   1a348:	4689      	mov	r9, r1
   1a34a:	0014      	movs	r4, r2
   1a34c:	f7fe fc5e 	bl	18c0c <__locale_mb_cur_max>
   1a350:	2801      	cmp	r0, #1
   1a352:	d031      	beq.n	1a3b8 <__fputwc+0x7c>
   1a354:	0023      	movs	r3, r4
   1a356:	af03      	add	r7, sp, #12
   1a358:	335c      	adds	r3, #92	; 0x5c
   1a35a:	464a      	mov	r2, r9
   1a35c:	0039      	movs	r1, r7
   1a35e:	4640      	mov	r0, r8
   1a360:	f000 f912 	bl	1a588 <_wcrtomb_r>
   1a364:	0006      	movs	r6, r0
   1a366:	1c43      	adds	r3, r0, #1
   1a368:	d021      	beq.n	1a3ae <__fputwc+0x72>
   1a36a:	2800      	cmp	r0, #0
   1a36c:	d030      	beq.n	1a3d0 <__fputwc+0x94>
   1a36e:	7839      	ldrb	r1, [r7, #0]
   1a370:	2500      	movs	r5, #0
   1a372:	e007      	b.n	1a384 <__fputwc+0x48>
   1a374:	6823      	ldr	r3, [r4, #0]
   1a376:	1c5a      	adds	r2, r3, #1
   1a378:	6022      	str	r2, [r4, #0]
   1a37a:	7019      	strb	r1, [r3, #0]
   1a37c:	3501      	adds	r5, #1
   1a37e:	42b5      	cmp	r5, r6
   1a380:	d226      	bcs.n	1a3d0 <__fputwc+0x94>
   1a382:	5d79      	ldrb	r1, [r7, r5]
   1a384:	68a3      	ldr	r3, [r4, #8]
   1a386:	3b01      	subs	r3, #1
   1a388:	60a3      	str	r3, [r4, #8]
   1a38a:	2b00      	cmp	r3, #0
   1a38c:	daf2      	bge.n	1a374 <__fputwc+0x38>
   1a38e:	69a2      	ldr	r2, [r4, #24]
   1a390:	4293      	cmp	r3, r2
   1a392:	db01      	blt.n	1a398 <__fputwc+0x5c>
   1a394:	290a      	cmp	r1, #10
   1a396:	d1ed      	bne.n	1a374 <__fputwc+0x38>
   1a398:	0022      	movs	r2, r4
   1a39a:	4640      	mov	r0, r8
   1a39c:	f000 f896 	bl	1a4cc <__swbuf_r>
   1a3a0:	1c43      	adds	r3, r0, #1
   1a3a2:	d1eb      	bne.n	1a37c <__fputwc+0x40>
   1a3a4:	b005      	add	sp, #20
   1a3a6:	bc0c      	pop	{r2, r3}
   1a3a8:	4690      	mov	r8, r2
   1a3aa:	4699      	mov	r9, r3
   1a3ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
   1a3ae:	2240      	movs	r2, #64	; 0x40
   1a3b0:	89a3      	ldrh	r3, [r4, #12]
   1a3b2:	4313      	orrs	r3, r2
   1a3b4:	81a3      	strh	r3, [r4, #12]
   1a3b6:	e7f5      	b.n	1a3a4 <__fputwc+0x68>
   1a3b8:	464b      	mov	r3, r9
   1a3ba:	3b01      	subs	r3, #1
   1a3bc:	2bfe      	cmp	r3, #254	; 0xfe
   1a3be:	d8c9      	bhi.n	1a354 <__fputwc+0x18>
   1a3c0:	466a      	mov	r2, sp
   1a3c2:	464b      	mov	r3, r9
   1a3c4:	71d3      	strb	r3, [r2, #7]
   1a3c6:	79d1      	ldrb	r1, [r2, #7]
   1a3c8:	af03      	add	r7, sp, #12
   1a3ca:	7039      	strb	r1, [r7, #0]
   1a3cc:	2601      	movs	r6, #1
   1a3ce:	e7cf      	b.n	1a370 <__fputwc+0x34>
   1a3d0:	4648      	mov	r0, r9
   1a3d2:	e7e7      	b.n	1a3a4 <__fputwc+0x68>

0001a3d4 <_fputwc_r>:
   1a3d4:	6e53      	ldr	r3, [r2, #100]	; 0x64
   1a3d6:	b570      	push	{r4, r5, r6, lr}
   1a3d8:	0005      	movs	r5, r0
   1a3da:	000e      	movs	r6, r1
   1a3dc:	0014      	movs	r4, r2
   1a3de:	07db      	lsls	r3, r3, #31
   1a3e0:	d41e      	bmi.n	1a420 <_fputwc_r+0x4c>
   1a3e2:	230c      	movs	r3, #12
   1a3e4:	5ed2      	ldrsh	r2, [r2, r3]
   1a3e6:	b291      	uxth	r1, r2
   1a3e8:	058b      	lsls	r3, r1, #22
   1a3ea:	d516      	bpl.n	1a41a <_fputwc_r+0x46>
   1a3ec:	2380      	movs	r3, #128	; 0x80
   1a3ee:	019b      	lsls	r3, r3, #6
   1a3f0:	4219      	tst	r1, r3
   1a3f2:	d104      	bne.n	1a3fe <_fputwc_r+0x2a>
   1a3f4:	431a      	orrs	r2, r3
   1a3f6:	81a2      	strh	r2, [r4, #12]
   1a3f8:	6e62      	ldr	r2, [r4, #100]	; 0x64
   1a3fa:	4313      	orrs	r3, r2
   1a3fc:	6663      	str	r3, [r4, #100]	; 0x64
   1a3fe:	0028      	movs	r0, r5
   1a400:	0022      	movs	r2, r4
   1a402:	0031      	movs	r1, r6
   1a404:	f7ff ff9a 	bl	1a33c <__fputwc>
   1a408:	6e63      	ldr	r3, [r4, #100]	; 0x64
   1a40a:	0005      	movs	r5, r0
   1a40c:	07db      	lsls	r3, r3, #31
   1a40e:	d402      	bmi.n	1a416 <_fputwc_r+0x42>
   1a410:	89a3      	ldrh	r3, [r4, #12]
   1a412:	059b      	lsls	r3, r3, #22
   1a414:	d508      	bpl.n	1a428 <_fputwc_r+0x54>
   1a416:	0028      	movs	r0, r5
   1a418:	bd70      	pop	{r4, r5, r6, pc}
   1a41a:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a41c:	f7fe fc1c 	bl	18c58 <__retarget_lock_acquire_recursive>
   1a420:	230c      	movs	r3, #12
   1a422:	5ee2      	ldrsh	r2, [r4, r3]
   1a424:	b291      	uxth	r1, r2
   1a426:	e7e1      	b.n	1a3ec <_fputwc_r+0x18>
   1a428:	6da0      	ldr	r0, [r4, #88]	; 0x58
   1a42a:	f7fe fc17 	bl	18c5c <__retarget_lock_release_recursive>
   1a42e:	e7f2      	b.n	1a416 <_fputwc_r+0x42>

0001a430 <_fstat_r>:
   1a430:	2300      	movs	r3, #0
   1a432:	b570      	push	{r4, r5, r6, lr}
   1a434:	4c07      	ldr	r4, [pc, #28]	; (1a454 <_fstat_r+0x24>)
   1a436:	0005      	movs	r5, r0
   1a438:	0008      	movs	r0, r1
   1a43a:	0011      	movs	r1, r2
   1a43c:	6023      	str	r3, [r4, #0]
   1a43e:	f7e8 fb70 	bl	2b22 <_fstat>
   1a442:	1c43      	adds	r3, r0, #1
   1a444:	d000      	beq.n	1a448 <_fstat_r+0x18>
   1a446:	bd70      	pop	{r4, r5, r6, pc}
   1a448:	6823      	ldr	r3, [r4, #0]
   1a44a:	2b00      	cmp	r3, #0
   1a44c:	d0fb      	beq.n	1a446 <_fstat_r+0x16>
   1a44e:	602b      	str	r3, [r5, #0]
   1a450:	e7f9      	b.n	1a446 <_fstat_r+0x16>
   1a452:	46c0      	nop			; (mov r8, r8)
   1a454:	20001db4 	.word	0x20001db4

0001a458 <_isatty_r>:
   1a458:	2300      	movs	r3, #0
   1a45a:	b570      	push	{r4, r5, r6, lr}
   1a45c:	4c06      	ldr	r4, [pc, #24]	; (1a478 <_isatty_r+0x20>)
   1a45e:	0005      	movs	r5, r0
   1a460:	0008      	movs	r0, r1
   1a462:	6023      	str	r3, [r4, #0]
   1a464:	f7e8 fb62 	bl	2b2c <_isatty>
   1a468:	1c43      	adds	r3, r0, #1
   1a46a:	d000      	beq.n	1a46e <_isatty_r+0x16>
   1a46c:	bd70      	pop	{r4, r5, r6, pc}
   1a46e:	6823      	ldr	r3, [r4, #0]
   1a470:	2b00      	cmp	r3, #0
   1a472:	d0fb      	beq.n	1a46c <_isatty_r+0x14>
   1a474:	602b      	str	r3, [r5, #0]
   1a476:	e7f9      	b.n	1a46c <_isatty_r+0x14>
   1a478:	20001db4 	.word	0x20001db4

0001a47c <_lseek_r>:
   1a47c:	b570      	push	{r4, r5, r6, lr}
   1a47e:	0005      	movs	r5, r0
   1a480:	0008      	movs	r0, r1
   1a482:	0011      	movs	r1, r2
   1a484:	2200      	movs	r2, #0
   1a486:	4c06      	ldr	r4, [pc, #24]	; (1a4a0 <_lseek_r+0x24>)
   1a488:	6022      	str	r2, [r4, #0]
   1a48a:	001a      	movs	r2, r3
   1a48c:	f7e8 fb50 	bl	2b30 <_lseek>
   1a490:	1c43      	adds	r3, r0, #1
   1a492:	d000      	beq.n	1a496 <_lseek_r+0x1a>
   1a494:	bd70      	pop	{r4, r5, r6, pc}
   1a496:	6823      	ldr	r3, [r4, #0]
   1a498:	2b00      	cmp	r3, #0
   1a49a:	d0fb      	beq.n	1a494 <_lseek_r+0x18>
   1a49c:	602b      	str	r3, [r5, #0]
   1a49e:	e7f9      	b.n	1a494 <_lseek_r+0x18>
   1a4a0:	20001db4 	.word	0x20001db4

0001a4a4 <_read_r>:
   1a4a4:	b570      	push	{r4, r5, r6, lr}
   1a4a6:	0005      	movs	r5, r0
   1a4a8:	0008      	movs	r0, r1
   1a4aa:	0011      	movs	r1, r2
   1a4ac:	2200      	movs	r2, #0
   1a4ae:	4c06      	ldr	r4, [pc, #24]	; (1a4c8 <_read_r+0x24>)
   1a4b0:	6022      	str	r2, [r4, #0]
   1a4b2:	001a      	movs	r2, r3
   1a4b4:	f7e8 fad6 	bl	2a64 <_read>
   1a4b8:	1c43      	adds	r3, r0, #1
   1a4ba:	d000      	beq.n	1a4be <_read_r+0x1a>
   1a4bc:	bd70      	pop	{r4, r5, r6, pc}
   1a4be:	6823      	ldr	r3, [r4, #0]
   1a4c0:	2b00      	cmp	r3, #0
   1a4c2:	d0fb      	beq.n	1a4bc <_read_r+0x18>
   1a4c4:	602b      	str	r3, [r5, #0]
   1a4c6:	e7f9      	b.n	1a4bc <_read_r+0x18>
   1a4c8:	20001db4 	.word	0x20001db4

0001a4cc <__swbuf_r>:
   1a4cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1a4ce:	0006      	movs	r6, r0
   1a4d0:	000d      	movs	r5, r1
   1a4d2:	0014      	movs	r4, r2
   1a4d4:	2800      	cmp	r0, #0
   1a4d6:	d002      	beq.n	1a4de <__swbuf_r+0x12>
   1a4d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
   1a4da:	2b00      	cmp	r3, #0
   1a4dc:	d04e      	beq.n	1a57c <__swbuf_r+0xb0>
   1a4de:	69a3      	ldr	r3, [r4, #24]
   1a4e0:	60a3      	str	r3, [r4, #8]
   1a4e2:	230c      	movs	r3, #12
   1a4e4:	5ee0      	ldrsh	r0, [r4, r3]
   1a4e6:	b281      	uxth	r1, r0
   1a4e8:	070b      	lsls	r3, r1, #28
   1a4ea:	d53c      	bpl.n	1a566 <__swbuf_r+0x9a>
   1a4ec:	6923      	ldr	r3, [r4, #16]
   1a4ee:	2b00      	cmp	r3, #0
   1a4f0:	d039      	beq.n	1a566 <__swbuf_r+0x9a>
   1a4f2:	22ff      	movs	r2, #255	; 0xff
   1a4f4:	b2ef      	uxtb	r7, r5
   1a4f6:	4015      	ands	r5, r2
   1a4f8:	2280      	movs	r2, #128	; 0x80
   1a4fa:	0192      	lsls	r2, r2, #6
   1a4fc:	4211      	tst	r1, r2
   1a4fe:	d015      	beq.n	1a52c <__swbuf_r+0x60>
   1a500:	6822      	ldr	r2, [r4, #0]
   1a502:	6961      	ldr	r1, [r4, #20]
   1a504:	1ad3      	subs	r3, r2, r3
   1a506:	428b      	cmp	r3, r1
   1a508:	da1b      	bge.n	1a542 <__swbuf_r+0x76>
   1a50a:	3301      	adds	r3, #1
   1a50c:	68a1      	ldr	r1, [r4, #8]
   1a50e:	3901      	subs	r1, #1
   1a510:	60a1      	str	r1, [r4, #8]
   1a512:	1c51      	adds	r1, r2, #1
   1a514:	6021      	str	r1, [r4, #0]
   1a516:	7017      	strb	r7, [r2, #0]
   1a518:	6962      	ldr	r2, [r4, #20]
   1a51a:	429a      	cmp	r2, r3
   1a51c:	d01a      	beq.n	1a554 <__swbuf_r+0x88>
   1a51e:	89a3      	ldrh	r3, [r4, #12]
   1a520:	07db      	lsls	r3, r3, #31
   1a522:	d501      	bpl.n	1a528 <__swbuf_r+0x5c>
   1a524:	2d0a      	cmp	r5, #10
   1a526:	d015      	beq.n	1a554 <__swbuf_r+0x88>
   1a528:	0028      	movs	r0, r5
   1a52a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1a52c:	4302      	orrs	r2, r0
   1a52e:	6e61      	ldr	r1, [r4, #100]	; 0x64
   1a530:	81a2      	strh	r2, [r4, #12]
   1a532:	4a14      	ldr	r2, [pc, #80]	; (1a584 <__swbuf_r+0xb8>)
   1a534:	400a      	ands	r2, r1
   1a536:	6662      	str	r2, [r4, #100]	; 0x64
   1a538:	6961      	ldr	r1, [r4, #20]
   1a53a:	6822      	ldr	r2, [r4, #0]
   1a53c:	1ad3      	subs	r3, r2, r3
   1a53e:	428b      	cmp	r3, r1
   1a540:	dbe3      	blt.n	1a50a <__swbuf_r+0x3e>
   1a542:	0021      	movs	r1, r4
   1a544:	0030      	movs	r0, r6
   1a546:	f7fd ffd7 	bl	184f8 <_fflush_r>
   1a54a:	2800      	cmp	r0, #0
   1a54c:	d108      	bne.n	1a560 <__swbuf_r+0x94>
   1a54e:	6822      	ldr	r2, [r4, #0]
   1a550:	2301      	movs	r3, #1
   1a552:	e7db      	b.n	1a50c <__swbuf_r+0x40>
   1a554:	0021      	movs	r1, r4
   1a556:	0030      	movs	r0, r6
   1a558:	f7fd ffce 	bl	184f8 <_fflush_r>
   1a55c:	2800      	cmp	r0, #0
   1a55e:	d0e3      	beq.n	1a528 <__swbuf_r+0x5c>
   1a560:	2501      	movs	r5, #1
   1a562:	426d      	negs	r5, r5
   1a564:	e7e0      	b.n	1a528 <__swbuf_r+0x5c>
   1a566:	0021      	movs	r1, r4
   1a568:	0030      	movs	r0, r6
   1a56a:	f7fc fe31 	bl	171d0 <__swsetup_r>
   1a56e:	2800      	cmp	r0, #0
   1a570:	d1f6      	bne.n	1a560 <__swbuf_r+0x94>
   1a572:	230c      	movs	r3, #12
   1a574:	5ee0      	ldrsh	r0, [r4, r3]
   1a576:	6923      	ldr	r3, [r4, #16]
   1a578:	b281      	uxth	r1, r0
   1a57a:	e7ba      	b.n	1a4f2 <__swbuf_r+0x26>
   1a57c:	f7fe f816 	bl	185ac <__sinit>
   1a580:	e7ad      	b.n	1a4de <__swbuf_r+0x12>
   1a582:	46c0      	nop			; (mov r8, r8)
   1a584:	ffffdfff 	.word	0xffffdfff

0001a588 <_wcrtomb_r>:
   1a588:	b570      	push	{r4, r5, r6, lr}
   1a58a:	001d      	movs	r5, r3
   1a58c:	4b11      	ldr	r3, [pc, #68]	; (1a5d4 <_wcrtomb_r+0x4c>)
   1a58e:	b084      	sub	sp, #16
   1a590:	681b      	ldr	r3, [r3, #0]
   1a592:	0004      	movs	r4, r0
   1a594:	6b5b      	ldr	r3, [r3, #52]	; 0x34
   1a596:	2900      	cmp	r1, #0
   1a598:	d00e      	beq.n	1a5b8 <_wcrtomb_r+0x30>
   1a59a:	2b00      	cmp	r3, #0
   1a59c:	d016      	beq.n	1a5cc <_wcrtomb_r+0x44>
   1a59e:	20e0      	movs	r0, #224	; 0xe0
   1a5a0:	581e      	ldr	r6, [r3, r0]
   1a5a2:	002b      	movs	r3, r5
   1a5a4:	0020      	movs	r0, r4
   1a5a6:	47b0      	blx	r6
   1a5a8:	1c43      	adds	r3, r0, #1
   1a5aa:	d103      	bne.n	1a5b4 <_wcrtomb_r+0x2c>
   1a5ac:	2300      	movs	r3, #0
   1a5ae:	602b      	str	r3, [r5, #0]
   1a5b0:	338a      	adds	r3, #138	; 0x8a
   1a5b2:	6023      	str	r3, [r4, #0]
   1a5b4:	b004      	add	sp, #16
   1a5b6:	bd70      	pop	{r4, r5, r6, pc}
   1a5b8:	2b00      	cmp	r3, #0
   1a5ba:	d009      	beq.n	1a5d0 <_wcrtomb_r+0x48>
   1a5bc:	22e0      	movs	r2, #224	; 0xe0
   1a5be:	a901      	add	r1, sp, #4
   1a5c0:	589e      	ldr	r6, [r3, r2]
   1a5c2:	0020      	movs	r0, r4
   1a5c4:	002b      	movs	r3, r5
   1a5c6:	2200      	movs	r2, #0
   1a5c8:	47b0      	blx	r6
   1a5ca:	e7ed      	b.n	1a5a8 <_wcrtomb_r+0x20>
   1a5cc:	4b02      	ldr	r3, [pc, #8]	; (1a5d8 <_wcrtomb_r+0x50>)
   1a5ce:	e7e6      	b.n	1a59e <_wcrtomb_r+0x16>
   1a5d0:	4b01      	ldr	r3, [pc, #4]	; (1a5d8 <_wcrtomb_r+0x50>)
   1a5d2:	e7f3      	b.n	1a5bc <_wcrtomb_r+0x34>
   1a5d4:	200000cc 	.word	0x200000cc
   1a5d8:	200004fc 	.word	0x200004fc

0001a5dc <__aeabi_dcmpun>:
   1a5dc:	b570      	push	{r4, r5, r6, lr}
   1a5de:	4e0e      	ldr	r6, [pc, #56]	; (1a618 <__aeabi_dcmpun+0x3c>)
   1a5e0:	030d      	lsls	r5, r1, #12
   1a5e2:	031c      	lsls	r4, r3, #12
   1a5e4:	0049      	lsls	r1, r1, #1
   1a5e6:	005b      	lsls	r3, r3, #1
   1a5e8:	0b2d      	lsrs	r5, r5, #12
   1a5ea:	0d49      	lsrs	r1, r1, #21
   1a5ec:	0b24      	lsrs	r4, r4, #12
   1a5ee:	0d5b      	lsrs	r3, r3, #21
   1a5f0:	42b1      	cmp	r1, r6
   1a5f2:	d004      	beq.n	1a5fe <__aeabi_dcmpun+0x22>
   1a5f4:	4908      	ldr	r1, [pc, #32]	; (1a618 <__aeabi_dcmpun+0x3c>)
   1a5f6:	2000      	movs	r0, #0
   1a5f8:	428b      	cmp	r3, r1
   1a5fa:	d008      	beq.n	1a60e <__aeabi_dcmpun+0x32>
   1a5fc:	bd70      	pop	{r4, r5, r6, pc}
   1a5fe:	4305      	orrs	r5, r0
   1a600:	2001      	movs	r0, #1
   1a602:	2d00      	cmp	r5, #0
   1a604:	d1fa      	bne.n	1a5fc <__aeabi_dcmpun+0x20>
   1a606:	4904      	ldr	r1, [pc, #16]	; (1a618 <__aeabi_dcmpun+0x3c>)
   1a608:	2000      	movs	r0, #0
   1a60a:	428b      	cmp	r3, r1
   1a60c:	d1f6      	bne.n	1a5fc <__aeabi_dcmpun+0x20>
   1a60e:	4314      	orrs	r4, r2
   1a610:	0020      	movs	r0, r4
   1a612:	1e44      	subs	r4, r0, #1
   1a614:	41a0      	sbcs	r0, r4
   1a616:	e7f1      	b.n	1a5fc <__aeabi_dcmpun+0x20>
   1a618:	000007ff 	.word	0x000007ff

0001a61c <__aeabi_i2d>:
   1a61c:	b570      	push	{r4, r5, r6, lr}
   1a61e:	2800      	cmp	r0, #0
   1a620:	d030      	beq.n	1a684 <__aeabi_i2d+0x68>
   1a622:	17c3      	asrs	r3, r0, #31
   1a624:	18c4      	adds	r4, r0, r3
   1a626:	405c      	eors	r4, r3
   1a628:	0fc5      	lsrs	r5, r0, #31
   1a62a:	0020      	movs	r0, r4
   1a62c:	f7f9 f9f2 	bl	13a14 <__clzsi2>
   1a630:	4b17      	ldr	r3, [pc, #92]	; (1a690 <__aeabi_i2d+0x74>)
   1a632:	4a18      	ldr	r2, [pc, #96]	; (1a694 <__aeabi_i2d+0x78>)
   1a634:	1a1b      	subs	r3, r3, r0
   1a636:	1ad2      	subs	r2, r2, r3
   1a638:	2a1f      	cmp	r2, #31
   1a63a:	dd18      	ble.n	1a66e <__aeabi_i2d+0x52>
   1a63c:	4a16      	ldr	r2, [pc, #88]	; (1a698 <__aeabi_i2d+0x7c>)
   1a63e:	1ad2      	subs	r2, r2, r3
   1a640:	4094      	lsls	r4, r2
   1a642:	2200      	movs	r2, #0
   1a644:	0324      	lsls	r4, r4, #12
   1a646:	055b      	lsls	r3, r3, #21
   1a648:	0b24      	lsrs	r4, r4, #12
   1a64a:	0d5b      	lsrs	r3, r3, #21
   1a64c:	2100      	movs	r1, #0
   1a64e:	0010      	movs	r0, r2
   1a650:	0324      	lsls	r4, r4, #12
   1a652:	0d0a      	lsrs	r2, r1, #20
   1a654:	0b24      	lsrs	r4, r4, #12
   1a656:	0512      	lsls	r2, r2, #20
   1a658:	4322      	orrs	r2, r4
   1a65a:	4c10      	ldr	r4, [pc, #64]	; (1a69c <__aeabi_i2d+0x80>)
   1a65c:	051b      	lsls	r3, r3, #20
   1a65e:	4022      	ands	r2, r4
   1a660:	4313      	orrs	r3, r2
   1a662:	005b      	lsls	r3, r3, #1
   1a664:	07ed      	lsls	r5, r5, #31
   1a666:	085b      	lsrs	r3, r3, #1
   1a668:	432b      	orrs	r3, r5
   1a66a:	0019      	movs	r1, r3
   1a66c:	bd70      	pop	{r4, r5, r6, pc}
   1a66e:	0021      	movs	r1, r4
   1a670:	4091      	lsls	r1, r2
   1a672:	000a      	movs	r2, r1
   1a674:	210b      	movs	r1, #11
   1a676:	1a08      	subs	r0, r1, r0
   1a678:	40c4      	lsrs	r4, r0
   1a67a:	055b      	lsls	r3, r3, #21
   1a67c:	0324      	lsls	r4, r4, #12
   1a67e:	0b24      	lsrs	r4, r4, #12
   1a680:	0d5b      	lsrs	r3, r3, #21
   1a682:	e7e3      	b.n	1a64c <__aeabi_i2d+0x30>
   1a684:	2500      	movs	r5, #0
   1a686:	2300      	movs	r3, #0
   1a688:	2400      	movs	r4, #0
   1a68a:	2200      	movs	r2, #0
   1a68c:	e7de      	b.n	1a64c <__aeabi_i2d+0x30>
   1a68e:	46c0      	nop			; (mov r8, r8)
   1a690:	0000041e 	.word	0x0000041e
   1a694:	00000433 	.word	0x00000433
   1a698:	00000413 	.word	0x00000413
   1a69c:	800fffff 	.word	0x800fffff
   1a6a0:	000007ea 	.word	0x000007ea
   1a6a4:	000007ea 	.word	0x000007ea
   1a6a8:	000007c6 	.word	0x000007c6
   1a6ac:	000007ea 	.word	0x000007ea
   1a6b0:	000007c6 	.word	0x000007c6
   1a6b4:	000007ac 	.word	0x000007ac
   1a6b8:	000007ac 	.word	0x000007ac
   1a6bc:	000007ea 	.word	0x000007ea
   1a6c0:	000007ea 	.word	0x000007ea
   1a6c4:	000007ea 	.word	0x000007ea
   1a6c8:	000007ea 	.word	0x000007ea
   1a6cc:	000007ea 	.word	0x000007ea
   1a6d0:	000007ea 	.word	0x000007ea
   1a6d4:	000007ea 	.word	0x000007ea
   1a6d8:	000007ea 	.word	0x000007ea
   1a6dc:	000007ea 	.word	0x000007ea
   1a6e0:	000007ea 	.word	0x000007ea
   1a6e4:	000007ea 	.word	0x000007ea
   1a6e8:	000007ea 	.word	0x000007ea
   1a6ec:	000007ea 	.word	0x000007ea
   1a6f0:	000007ea 	.word	0x000007ea
   1a6f4:	000007ea 	.word	0x000007ea
   1a6f8:	000007ea 	.word	0x000007ea
   1a6fc:	000007ea 	.word	0x000007ea
   1a700:	000007ea 	.word	0x000007ea
   1a704:	000007ea 	.word	0x000007ea
   1a708:	000007c6 	.word	0x000007c6
   1a70c:	000007ea 	.word	0x000007ea
   1a710:	000007c6 	.word	0x000007c6
   1a714:	000007ea 	.word	0x000007ea
   1a718:	000007ea 	.word	0x000007ea
   1a71c:	000007ea 	.word	0x000007ea
   1a720:	000007ea 	.word	0x000007ea
   1a724:	000007ea 	.word	0x000007ea
   1a728:	000007ea 	.word	0x000007ea
   1a72c:	000007ea 	.word	0x000007ea
   1a730:	000007ea 	.word	0x000007ea
   1a734:	000007ea 	.word	0x000007ea
   1a738:	000007ea 	.word	0x000007ea
   1a73c:	000007ea 	.word	0x000007ea
   1a740:	000007ea 	.word	0x000007ea
   1a744:	000007ea 	.word	0x000007ea
   1a748:	000007ea 	.word	0x000007ea
   1a74c:	000007ea 	.word	0x000007ea
   1a750:	000007ea 	.word	0x000007ea
   1a754:	000007ea 	.word	0x000007ea
   1a758:	000007ea 	.word	0x000007ea
   1a75c:	000007ea 	.word	0x000007ea
   1a760:	000007ea 	.word	0x000007ea
   1a764:	000007ea 	.word	0x000007ea
   1a768:	000007ea 	.word	0x000007ea
   1a76c:	000007ea 	.word	0x000007ea
   1a770:	000007ea 	.word	0x000007ea
   1a774:	000007ea 	.word	0x000007ea
   1a778:	000007ea 	.word	0x000007ea
   1a77c:	000007ea 	.word	0x000007ea
   1a780:	000007ea 	.word	0x000007ea
   1a784:	000007ea 	.word	0x000007ea
   1a788:	000007ea 	.word	0x000007ea
   1a78c:	000007ea 	.word	0x000007ea
   1a790:	000007ea 	.word	0x000007ea
   1a794:	000007ea 	.word	0x000007ea
   1a798:	000007ea 	.word	0x000007ea
   1a79c:	000007ea 	.word	0x000007ea
   1a7a0:	000007c6 	.word	0x000007c6
   1a7a4:	000007c6 	.word	0x000007c6
   1a7a8:	000007ce 	.word	0x000007ce
   1a7ac:	000007ce 	.word	0x000007ce
   1a7b0:	000007ce 	.word	0x000007ce
   1a7b4:	000007ce 	.word	0x000007ce
   1a7b8:	42000000 	.word	0x42000000
   1a7bc:	42000400 	.word	0x42000400
   1a7c0:	42000800 	.word	0x42000800
   1a7c4:	42000c00 	.word	0x42000c00
   1a7c8:	42001000 	.word	0x42001000
   1a7cc:	43000400 	.word	0x43000400
   1a7d0:	00001c5a 	.word	0x00001c5a
   1a7d4:	00001c56 	.word	0x00001c56
   1a7d8:	00001c56 	.word	0x00001c56
   1a7dc:	00001cbc 	.word	0x00001cbc
   1a7e0:	00001cbc 	.word	0x00001cbc
   1a7e4:	00001c70 	.word	0x00001c70
   1a7e8:	00001c60 	.word	0x00001c60
   1a7ec:	00001c76 	.word	0x00001c76
   1a7f0:	00001caa 	.word	0x00001caa
   1a7f4:	00001e60 	.word	0x00001e60
   1a7f8:	00001e40 	.word	0x00001e40
   1a7fc:	00001e40 	.word	0x00001e40
   1a800:	00001eda 	.word	0x00001eda
   1a804:	00001e52 	.word	0x00001e52
   1a808:	00001e6e 	.word	0x00001e6e
   1a80c:	00001e44 	.word	0x00001e44
   1a810:	00001e7c 	.word	0x00001e7c
   1a814:	00001ebe 	.word	0x00001ebe
   1a818:	00001f18 	.word	0x00001f18
   1a81c:	00001f5a 	.word	0x00001f5a
   1a820:	00001f5a 	.word	0x00001f5a
   1a824:	00001f5a 	.word	0x00001f5a
   1a828:	00001f0a 	.word	0x00001f0a
   1a82c:	00001f26 	.word	0x00001f26
   1a830:	00001efc 	.word	0x00001efc
   1a834:	00001f34 	.word	0x00001f34
   1a838:	00001f4a 	.word	0x00001f4a
   1a83c:	00002702 	.word	0x00002702
   1a840:	000027f8 	.word	0x000027f8
   1a844:	00002802 	.word	0x00002802
   1a848:	0000280c 	.word	0x0000280c
   1a84c:	00002816 	.word	0x00002816
   1a850:	00002848 	.word	0x00002848
   1a854:	00002852 	.word	0x00002852
   1a858:	0000285c 	.word	0x0000285c
   1a85c:	00002866 	.word	0x00002866
   1a860:	00002870 	.word	0x00002870
   1a864:	42002000 	.word	0x42002000
   1a868:	42002400 	.word	0x42002400
   1a86c:	42002800 	.word	0x42002800
   1a870:	42002c00 	.word	0x42002c00
   1a874:	43000800 	.word	0x43000800
   1a878:	00000002 	.word	0x00000002
   1a87c:	00000100 	.word	0x00000100
   1a880:	00000002 	.word	0x00000002
   1a884:	00000200 	.word	0x00000200
   1a888:	00000002 	.word	0x00000002
   1a88c:	00000400 	.word	0x00000400
   1a890:	00000002 	.word	0x00000002
   1a894:	00000800 	.word	0x00000800
   1a898:	00000003 	.word	0x00000003
   1a89c:	00000004 	.word	0x00000004

0001a8a0 <AdvChannels923>:
   1a8a0:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1a8b0:	3709f740 ff100100                       @..7....

0001a8b8 <DefaultChannels923>:
   1a8b8:	50015001                                .P.P

0001a8bc <DefaultDrParamsAS>:
   1a8bc:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1a8cc:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1a8dc:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1a8ec:	f2f2003c 010807f1 f2f20008 000a00fe     <...............

0001a8fc <SubBandDutyCycle923>:
   1a8fc:	00000064                                d...

0001a900 <SubBandParams923>:
   1a900:	35c36d80 37502800 00000000              .m.5.(P7....

0001a90c <pds_reg_as_item_list>:
   1a90c:	20001434 00200004 20001454 25c00104     4.. .. .T.. ...%
   1a91c:	200013ee ea010204                       ... ....

0001a924 <DefaultChannels915AU>:
   1a924:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a934:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a944:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a954:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a964:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a974:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a984:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a994:	50015001 50015001 50015001 50015001     .P.P.P.P.P.P.P.P
   1a9a4:	66016601 66016601 66016601 66016601     .f.f.f.f.f.f.f.f

0001a9b4 <DefaultDrParamsAU>:
   1a9b4:	00330008 01070cdf 0033000b 01070bce     ..3.......3.....
   1a9c4:	00330012 01070ac6 0073001c 010709c2     ..3.......s.....
   1a9d4:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1a9e4:	00f2003d 010908be 00000000 010a0000     =...............
   1a9f4:	00350007 01090c0c 00810005 01090b06     ..5.............
   1aa04:	00f20007 01090a01 00f2000c 010909fe     ................
   1aa14:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001aa24 <pds_reg_au_item_list>:
   1aa24:	20001507 00010008 20001464 06900108     ... ....d.. ....

0001aa34 <AdvChannels433>:
   1aa34:	19d1b9d8 19d1b9d8 ff0c0101 19d4c718     ................
   1aa44:	19d4c718 ff0c0101 19d7d458 19d7d458     ........X...X...
   1aa54:	ff0c0101                                ....

0001aa58 <AdvChannels868>:
   1aa58:	33be27a0 33be27a0 ff100101 33c134e0     .'.3.'.3.....4.3
   1aa68:	33c134e0 ff100101 33c44220 33c44220     .4.3.... B.3 B.3
   1aa78:	ff100101                                ....

0001aa7c <DefaultChannels433>:
   1aa7c:	50015001 00005001                       .P.P.P..

0001aa84 <DefaultChannels868>:
   1aa84:	50015001 00005001                       .P.P.P..

0001aa8c <DefaultDrparamsEU>:
   1aa8c:	00330008 01070cdf 0033000b 01070bd3     ..3.......3.....
   1aa9c:	00330017 01070acc 0073001c 010709c2     ..3.......s.....
   1aaac:	00f2003d 010708be 00f20053 010707bc     =.......S.......
   1aabc:	00f2003c 010807f1 00f20064 000a00ce     <.......d.......

0001aacc <SubBandDutyCycle868>:
   1aacc:	006403e8 03e80064 0064000a              ..d.d.....d.

0001aad8 <SubBandParams433>:
   1aad8:	19cf0e40 19ea8580 00000000              @...........

0001aae4 <SubBandParams868>:
   1aae4:	337055c0 338eda40 00000000 338eda41     .Up3@..3....A..3
   1aaf4:	33bca100 00000000 33bca101 33c5c8c0     ...3.......3...3
   1ab04:	00000000 33c74f60 33cef080 00000000     ....`O.3...3....
   1ab14:	33d1fdc0 33d5ce50 00000000 33d691a0     ...3P..3.......3
   1ab24:	33db2580 00000000                       .%.3....

0001ab2c <pds_reg_eu868_fid1_item_list>:
   1ab2c:	20001434 00200003                       4.. .. .

0001ab34 <pds_reg_eu868_fid2_item_list>:
   1ab34:	20001454 00c0000b                       T.. ....

0001ab3c <AdvChannels865>:
   1ab3c:	338fce64 338fce64 ff1e0100 3394fe84     d..3d..3.......3
   1ab4c:	3394fe84 ff1e0100 339de1e8 339de1e8     ...3.......3...3
   1ab5c:	ff1e0100                                ....

0001ab60 <DefaultChannels865>:
   1ab60:	50015001 00005001                       .P.P.P..

0001ab68 <DefaultDrParamsIN>:
   1ab68:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1ab78:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1ab88:	00f20031 010708be 00f20053 010707bc     1.......S.......
   1ab98:	00000000 010a0000 00f20008 000a00fe     ................

0001aba8 <pds_reg_ind_item_list>:
   1aba8:	20001434 00200006 20001454 25c00106     4.. .. .T.. ...%

0001abb8 <AdvChannels923JP>:
   1abb8:	3706ea00 3706ea00 ff100100 3709f740     ...7...7....@..7
   1abc8:	3709f740 ff100100                       @..7....

0001abd0 <DefaultChannels923JP>:
   1abd0:	50015001                                .P.P

0001abd4 <DefaultDrParamsJP>:
   1abd4:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1abe4:	0b33000e 01070ac6 3573001a 010709c2     ..3.......s5....
   1abf4:	7df20031 010708be f2f20053 010707bc     1..}....S.......
   1ac04:	f2f2003c 010807f1 f2f20008 000a00fe     <...............

0001ac14 <SubBandDutyCycleJP923>:
   1ac14:	00000064                                d...

0001ac18 <SubBandParamsJP923>:
   1ac18:	36d61600 37502800 00000000              ...6.(P7....

0001ac24 <pds_reg_jpn_fid1_item_list>:
   1ac24:	20001434 00200007 20001454 25c00107     4.. .. .T.. ...%

0001ac34 <AdvChannels920KR>:
   1ac34:	36f62120 36f62120 ff0e0100 36f92e60      !.6 !.6....`..6
   1ac44:	36f92e60 ff0e0100 36fc3ba0 36fc3ba0     `..6.....;.6.;.6
   1ac54:	ff0e0100                                ....

0001ac58 <DefaultChannels920KR>:
   1ac58:	50015001 00005001                       .P.P.P..

0001ac60 <DefaultDrParamsKR>:
   1ac60:	00330008 01070cdf 0033000a 01070bce     ..3.......3.....
   1ac70:	0033000e 01070ac6 0073001a 010709c2     ..3.......s.....
   1ac80:	00f20031 010708be 00f20053 010707bc     1.......S.......

0001ac90 <pds_reg_kr_fid1_item_list>:
   1ac90:	20001434 00200005 20001454 25c00105     4.. .. .T.. ...%

0001aca0 <DefaultChannels915>:
   1aca0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1acb0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1acc0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1acd0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1ace0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1acf0:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1ad00:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1ad10:	30013001 30013001 30013001 30013001     .0.0.0.0.0.0.0.0
   1ad20:	44014401 44014401 44014401 44014401     .D.D.D.D.D.D.D.D

0001ad30 <DefaultDrParamsNA>:
   1ad30:	000b0012 01070ac6 00350005 01070906     ..........5.....
   1ad40:	007d0007 01070801 00f2000c 010707fe     ..}.............
   1ad50:	00f20016 010908fc 00000000 010a0000     ................
   1ad60:	00000000 010a0000 00000000 010a0000     ................
   1ad70:	00350010 01090cbf 00810007 01090b06     ..5.............
   1ad80:	00f20007 01090a01 00f2000c 010909fe     ................
   1ad90:	00f20016 010908fc 00f2002a 010907fc     ........*.......

0001ada0 <pds_reg_na_item_list>:
   1ada0:	20001507 00010002 20001464 06900102     ... ....d.. ....
   1adb0:	00005290 00005290 00005290 00005290     .R...R...R...R..
   1adc0:	000052f6 0000535c 0000530e 000052f6     .R..\S...S...R..

0001add0 <taskHandlers>:
   1add0:	000091b1 0000fb35 0000f12d 00008531     ....5...-...1...
   1ade0:	0000a359                                Y...

0001ade4 <tc_interrupt_vectors.13444>:
   1ade4:	14131211 00000015 00009b4c 00009b5c     ........L...\...
   1adf4:	00009b64 00009b6c 00009b74 00009b7c     d...l...t...|...
   1ae04:	00009b84 00009b8c 00009b94 00009b54     ............T...
   1ae14:	00009bac 00009ba4 00009bac 00009b9c     ................
   1ae24:	00009dda 00009de6 00009e14 00009e20     ............ ...
   1ae34:	00009e2c 00009e96 00009e62              ,.......b...

0001ae40 <bandTable>:
   1ae40:	000000ff 6e550a0d 656c6261 206f7420     ......Unable to 
   1ae50:	72617473 65632074 66697472 74616369     start certificat
   1ae60:	206e6f69 656d6974 50202e72 6320736c     ion timer. Pls c
   1ae70:	6b636568 00000000 6c500a0d 65736165     heck......Please
   1ae80:	6c657320 20746365 20656e6f 7420666f      select one of t
   1ae90:	62206568 20646e61 65766967 6562206e     he band given be
   1aea0:	0d776f6c 00000000 36385545 00000038     low.....EU868...
   1aeb0:	202e6425 0a0d7325 00000000 656c6553     %d. %s......Sele
   1aec0:	52207463 6f696765 206c616e 646e6142     ct Regional Band
   1aed0:	00203a20 2a0d0a0a 2a2a2a2a 2a2a2a2a      : ....*********
   1aee0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1aef0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1af00:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0d0a2a2a     **************..
   1af10:	00000000 6e490a0d 2d207469 63755320     ......Init - Suc
   1af20:	73736563 0d6c7566 00000000 43414d0a     cessful......MAC
   1af30:	72617020 74656d61 20737265 74696e69      parameters init
   1af40:	696c6169 6974617a 66206e6f 656c6961     ialization faile
   1af50:	000d0a64 2a2a2a0a 2a2a2a2a 2a2a2a2a     d....***********
   1af60:	2a2a2a2a 2a2a2a2a 696f4a2a 6150206e     *********Join Pa
   1af70:	656d6172 73726574 2a2a2a2a 2a2a2a2a     rameters********
   1af80:	2a2a2a2a 2a2a2a2a 2a2a2a2a 00000d0a     ************....
   1af90:	7665440a 20656369 72646441 00202d20     .Device Addr - .
   1afa0:	6c257830 0d0a2078 00000000 7070410a     0x%lx .......App
   1afb0:	6163696c 6e6f6974 73655320 6e6f6973     lication Session
   1afc0:	79654b20 00202d20 74654e0a 6b726f77      Key - ..Network
   1afd0:	73655320 6e6f6973 79654b20 00202d20      Session Key - .
   1afe0:	696f4a0a 6170206e 656d6172 73726574     .Join parameters
   1aff0:	696e6920 6c616974 74617a69 206e6f69      initialization 
   1b000:	6c696166 0d0a6465 00000000 7665440a     failed.......Dev
   1b010:	20656369 20495545 0000202d 7070410a     ice EUI - ...App
   1b020:	6163696c 6e6f6974 49554520 00202d20     lication EUI - .
   1b030:	7070410a 6163696c 6e6f6974 79654b20     .Application Key
   1b040:	00202d20 41544f0a 6f4a2041 70206e69      - ..OTAA Join p
   1b050:	6d617261 72657465 6e692073 61697469     arameters initia
   1b060:	617a696c 6e6f6974 69616620 0a64656c     lization failed.
   1b070:	0000000d 696f4a0a 6552206e 73657571     .....Join Reques
   1b080:	65532074 0d0a746e 00000000 6172460a     t Sent.......Fra
   1b090:	5320656d 3a746e65 00000000 202a2a2a     me Sent:....*** 
   1b0a0:	65636552 64657669 204c4420 61746144     Received DL Data
   1b0b0:	2a2a2a20 00000d0a 6172460a 5220656d      ***.....Frame R
   1b0c0:	69656365 20646576 70207461 2074726f     eceived at port 
   1b0d0:	0d0a6425 00000000 6172460a 4c20656d     %d.......Frame L
   1b0e0:	74676e65 202d2068 0d0a6425 00000000     ength - %d......
   1b0f0:	6464410a 73736572 30202d20 786c2578     .Address - 0x%lx
   1b100:	00000d0a 7961500a 64616f6c 0000203a     .....Payload: ..
   1b110:	00007825 2a2a0a0d 2a2a2a2a 2a2a2a2a     %x....**********
   1b120:	2a2a2a2a 2a2a2a2a 2a2a2a2a 0d2a2a2a     ***************.
   1b130:	00000000 65636552 64657669 4b434120     ....Received ACK
   1b140:	726f6620 6e6f4320 6d726966 64206465      for Confirmed d
   1b150:	0d617461 00000000 414d0a0d 4f4e2043     ata.......MAC NO
   1b160:	2d20214b 00642520 6e617254 73696d73     K! - %d.Transmis
   1b170:	6e6f6973 63755320 73736563 0000000d     sion Success....
   1b180:	2a2a0d0a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ..**************
   1b190:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b1a0:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b1b0:	0a2a2a2a 0000000d 65540a0d 4d207473     ***.......Test M
   1b1c0:	2065646f 69746341 65746176 00000d64     ode Activated...
   1b1d0:	696f4a0a 676e696e 63755320 73736563     .Joining Success
   1b1e0:	0a6c7566 0000000d 4f525245 203a2052     ful.....ERROR : 
   1b1f0:	62616e55 7420656c 7473206f 20747261     Unable to start 
   1b200:	74726543 63696669 6f697461 6954206e     Certification Ti
   1b210:	0d72656d 00000000 41544f0a 6f4a2041     mer......OTAA Jo
   1b220:	52206e69 65757165 53207473 0a746e65     in Request Sent.
   1b230:	0000000d 2a2a0d0a 2a2a2a2a 2a2a2a2a     ......**********
   1b240:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b250:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b260:	2a2a2a2a 2a2a2a2a 2a2a2a2a 000d0a2a     *************...
   1b270:	00007830 78323025 00000000 726f6c0a     0x..%02x.....lor
   1b280:	6e617761 6375735f 73736563 00000d0a     awan_success....
   1b290:	726f6c0a 6e617761 6174735f 3a206574     .lorawan_state :
   1b2a0:	61747320 425f6b63 0a797375 0000000d      stack_Busy.....
   1b2b0:	7665640a 5f656369 5f746f6e 6e696f6a     .device_not_join
   1b2c0:	745f6465 656e5f6f 726f7774 000d0a6b     ed_to_network...
   1b2d0:	766e690a 64696c61 7261705f 74656d61     .invalid_paramet
   1b2e0:	0d0a7265 00000000 79656b0a 6f6e5f73     er.......keys_no
   1b2f0:	6e695f74 61697469 657a696c 000d0a64     t_initialized...
   1b300:	6c69730a 5f746e65 656d6d69 74616964     .silent_immediat
   1b310:	5f796c65 69746361 0d0a6576 00000000     ely_active......
   1b320:	6172660a 6f63656d 65746e75 72655f72     .framecounter_er
   1b330:	5f726f72 6f6a6572 6e5f6e69 65646565     ror_rejoin_neede
   1b340:	000d0a64 766e690a 64696c61 6675625f     d....invalid_buf
   1b350:	5f726566 676e656c 0d0a6874 00000000     fer_length......
   1b360:	43414d0a 7561705f 0a646573 0000000d     .MAC_paused.....
   1b370:	5f6f6e0a 65657266 6168635f 6c656e6e     .no_free_channel
   1b380:	6f665f73 0a646e75 0000000d 7165720a     s_found......req
   1b390:	74736575 766e695f 64696c61 00000d0a     uest_invalid....
   1b3a0:	6572700a 6f6a5f76 725f6e69 65757165     .prev_join_reque
   1b3b0:	695f7473 72705f6e 6572676f 0d0a7373     st_in_progress..
   1b3c0:	00000000 7165720a 74736575 6961665f     .....request_fai
   1b3d0:	2064656c 0d0a6425 00000000 0000a664     led %d......d...
   1b3e0:	0000a674 0000a67c 0000a684 0000a68c     t...|...........
   1b3f0:	0000a694 0000a69c 0000a6a4 0000a6ac     ................
   1b400:	0000a66c 0000a6c4 0000a6bc 0000a6c4     l...............
   1b410:	0000a6b4                                ....

0001b414 <appTaskHandlers>:
   1b414:	0000a201 0000a7ed 6c730a0d 5f706565     ..........sleep_
   1b424:	25206b6f 6d20646c 000a0d73              ok %ld ms...

0001b430 <bandStrings>:
   1b430:	0001b8c0 0001aea8 0001b8d4 0001b8dc     ................
   1b440:	0001b8e4 0001b8ec 0001b8f4 0001b8fc     ................
   1b450:	0001b904 0001b910 44202e31 206f6d65     ........1. Demo 
   1b460:	6c707061 74616369 0d6e6f69 00000000     application.....
   1b470:	43202e32 69747265 61636966 6e6f6974     2. Certification
   1b480:	70706120 6163696c 6e6f6974 0000000d      application....
   1b490:	53200a0d 63656c65 70412074 63696c70     .. Select Applic
   1b4a0:	6f697461 203a206e 00000000 2e310a0d     ation : ......1.
   1b4b0:	6e655320 6f4a2064 52206e69 65757165      Send Join Reque
   1b4c0:	000d7473 53202e32 20646e65 61746144     st..2. Send Data
   1b4d0:	0000000d 53202e33 7065656c 0000000d     ....3. Sleep....
   1b4e0:	4d202e34 206e6961 756e654d 0000000d     4. Main Menu....
   1b4f0:	6e450a0d 20726574 72756f79 6f686320     ..Enter your cho
   1b500:	3a656369 00000020 6f727245 54532072     ice: ...Error ST
   1b510:	20455441 65746e45 0d646572 00000000     ATE Entered.....
   1b520:	736e550a 6f707075 64657472 76654420     .Unsupported Dev
   1b530:	20656369 65707954 00000d0a 696f4a0a     ice Type.....Joi
   1b540:	6552206e 73657571 65532074 6620746e     n Request Sent f
   1b550:	2520726f 000d0a73 2a2a2a0a 2a2a2a2a     or %s....*******
   1b560:	2a2a2a2a 2a2a2a2a 6c707041 74616369     ********Applicat
   1b570:	206e6f69 666e6f43 72756769 6f697461     ion Configuratio
   1b580:	2a2a2a6e 2a2a2a2a 2a2a2a2a 2a2a2a2a     n***************
   1b590:	00000d0a 7665440a 65707954 00203a20     .....DevType : .
   1b5a0:	53414c43 0a412053 0000000d 53414c43     CLASS A.....CLAS
   1b5b0:	0a432053 0000000d 7463410a 74617669     S C......Activat
   1b5c0:	546e6f69 20657079 0000203a 4141544f     ionType : ..OTAA
   1b5d0:	00000d0a 6172540a 696d736e 6f697373     .....Transmissio
   1b5e0:	7954206e 2d206570 00000020 4f434e55     n Type - ...UNCO
   1b5f0:	5249464e 0a44454d 0000000d 6f50460a     NFIRMED......FPo
   1b600:	2d207472 0a642520 0000000d 2a2a2a0a     rt - %d......***
   1b610:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b620:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b630:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b640:	2a2a2a2a 00000d0a 44500a0d 65525f53     ****......PDS_Re
   1b650:	726f7473 6f697461 6174536e 3a737574     storationStatus:
   1b660:	63755320 73736563 0000000d 6e696f6a      Success....join
   1b670:	74617453 203a7375 6e696f4a 000d6465     Status: Joined..
   1b680:	6e696f4a 74617453 3a207375 6e654420     JoinStatus : Den
   1b690:	0d646569 00000000 646e6142 7325203a     ied.....Band: %s
   1b6a0:	00000a0d 74736552 7461726f 206e6f69     ....Restoration 
   1b6b0:	6c696166 000d6465 61656c50 65206573     failed..Please e
   1b6c0:	7265746e 76206120 64696c61 6f686320     nter a valid cho
   1b6d0:	0d656369 00000000 20746f4e 61762061     ice.....Not a va
   1b6e0:	2064696c 69676572 6c616e6f 6e616220     lid regional ban
   1b6f0:	68632064 6563696f 0000000d 6d65540a     d choice.....Tem
   1b700:	61726570 65727574 0000003a 66312e25     perature:...%.1f
   1b710:	2e252f43 0a466631 00000000 66312e25     C/%.1fF.....%.1f
   1b720:	2f4320f8 66312e25 0a4620f8 0000000d     . C/%.1f. F.....
   1b730:	2078540a 61746144 6e655320 000d2074     .Tx Data Sent ..
   1b740:	69766544 6e206563 6a20746f 656e696f     Device not joine
   1b750:	6f742064 65687420 74656e20 6b726f77     d to the network
   1b760:	0000000d 6c730a0d 5f706565 5f746f6e     ......sleep_not_
   1b770:	000d6b6f 61766e49 2064696c 696f6863     ok..Invalid choi
   1b780:	65206563 7265746e 000d6465 7070410a     ce entered...App
   1b790:	73736553 4b6e6f69 3a207965 00000020     SessionKey : ...
   1b7a0:	6b774e0a 73736553 4b6e6f69 3a207965     .NwkSessionKey :
   1b7b0:	00000020 7665440a 20495545 0000203a      ....DevEUI : ..
   1b7c0:	7070410a 20495545 0000203a 7070410a     .AppEUI : ...App
   1b7d0:	2079654b 0000203a 2a2a2a0a 2a2a2a2a     Key : ...*******
   1b7e0:	2a2a2a2a 2a2a2a2a 746c754d 73616369     ********Multicas
   1b7f0:	61502074 656d6172 73726574 2a2a2a2a     t Parameters****
   1b800:	2a2a2a2a 2a2a2a2a 2a2a2a2a 2a2a2a2a     ****************
   1b810:	00000d0a 61634d0a 70417473 73655370     .....McastAppSes
   1b820:	6e6f6973 2079654b 0000203a 61634d0a     sionKey : ...Mca
   1b830:	774e7473 7365536b 6e6f6973 2079654b     stNwkSessionKey 
   1b840:	0000203a 61634d0a 72477473 4170756f     : ...McastGroupA
   1b850:	20726464 7830203a 0a786c25 0000000d     ddr : 0x%lx.....
   1b860:	61634d0a 72477473 4170756f 53726464     .McastGroupAddrS
   1b870:	75746174 203a2073 6c696146 0d0a6465     tatus : Failed..
   1b880:	00000000 6c754d0a 61636974 74537473     .....MulticastSt
   1b890:	73757461 45203a20 6c62616e 0d0a6465     atus : Enabled..
   1b8a0:	00000000 6c754d0a 61636974 74537473     .....MulticastSt
   1b8b0:	73757461 46203a20 656c6961 000d0a64     atus : Failed...
   1b8c0:	74636146 4479726f 75616665 6552746c     FactoryDefaultRe
   1b8d0:	00746573 3139414e 00000035 31395541     set.NA915...AU91
   1b8e0:	00000035 32395341 00000033 394e504a     5...AS923...JPN9
   1b8f0:	00003332 3239524b 00000030 38444e49     23..KR920...IND8
   1b900:	00003536 61656c43 44502072 00000053     65..Clear PDS...
   1b910:	65736552 6f422074 00647261 7473614c     Reset Board.Last
   1b920:	73657220 63207465 65737561 0000203a      reset cause: ..
   1b930:	74737953 52206d65 74657365 71655220     System Reset Req
   1b940:	74736575 0000000d 63746157 676f6468     uest....Watchdog
   1b950:	73655220 000d7465 65747845 6c616e72      Reset..External
   1b960:	73655220 000d7465 776f7242 754f206e      Reset..Brown Ou
   1b970:	33332074 74654420 6f746365 65522072     t 33 Detector Re
   1b980:	0d746573 00000000 776f7242 754f206e     set.....Brown Ou
   1b990:	32312074 74654420 6f746365 65522072     t 12 Detector Re
   1b9a0:	0d746573 00000000 65776f50 6e4f2d72     set.....Power-On
   1b9b0:	73655220 000d7465 6e617254 74696d73      Reset..Transmit
   1b9c0:	00002320 6c796150 3a64616f 20732520      #..Payload: %s 
   1b9d0:	74655220 0d64253d 94c1000a                        Ret=%d...

0001b9da <FskSyncWordBuff>:
   1b9da:	01c194c1                                         ...

0001b9dd <macEndDevCmdReplyLen>:
   1b9dd:	02010201 01010203 0c0a0802                       .........

0001b9e6 <maxEIRPTable>:
   1b9e6:	0d0c0a08 1412100e 1b1a1815 24211e1d     ..............!$
	...

0001b9f8 <pds_mac_fid1_item_list>:
   1b9f8:	20001afe 00010000 20001afc 06010100     ... ....... ....
   1ba08:	20001a90 0c040200 20001aff 15010300     ... ....... ....
   1ba18:	20001b00 1b040400 20001b50 24040500     ... ....P.. ...$
   1ba28:	20001b2c 2d040600 20001b40 36100700     ,.. ...-@.. ...6
   1ba38:	20001b30 4b100800 20001b1a 60040900     0.. ...K... ...`
   1ba48:	20001ae9 69010b00 20001a98 6f010a00     ... ...i... ...o
   1ba58:	20001ad0 75020c00 20001ad2 7c020d00     ... ...u... ...|
   1ba68:	20001ad4 83020e00 20001ad6 8a020f00     ... ....... ....
   1ba78:	20001ad8 91021000 20001ada 98021100     ... ....... ....
   1ba88:	20001adc 9f011200 20001add a5011300     ... ....... ....
   1ba98:	20001ae2 b1011500 20001ae1 ab011400     ... ....... ....
   1baa8:	20001a88 b7041600                       ... ....

0001bab0 <pds_mac_fid2_item_list>:
   1bab0:	20001a7e 00050001 20001af6 0a010101     ~.. ....... ....
   1bac0:	20001a34 10010201 20001a35 16040301     4.. ....5.. ....
   1bad0:	20001a39 1f100401 20001a49 34100501     9.. ....I.. ...4
   1bae0:	20001a59 49100601 20001a69 5e080701     Y.. ...Ii.. ...^
   1baf0:	20001a71 6b080801 20001ade 78020901     q.. ...k... ...x
   1bb00:	20001a8c 7f040a01 20001a84 88040b01     ... ....... ....
   1bb10:	20001ae7 91010c01                       ... ....

0001bb18 <lorawanHandlers>:
   1bb18:	0000f011 0000ef25 0000f0b5 000000fd     ....%...........

0001bb28 <radioTaskHandlers>:
   1bb28:	00010655 00010755 00010279 0000fdd5     U...U...y.......
   1bb38:	00010a75 00011698 00011668 0001167a     u.......h...z...
   1bb48:	000115bc 0001167a 0001165e 0001167a     ....z...^...z...
   1bb58:	000115bc 00011668 00011668 0001165e     ....h...h...^...
   1bb68:	000115bc 000115c4 000115c4 000115c4     ................
   1bb78:	00011680 00011668 00011668 0001163c     ....h...h...<...
   1bb88:	00011720 0001163c 0001165e 0001163c      ...<...^...<...
   1bb98:	00011720 00011668 00011668 0001165e      ...h...h...^...
   1bba8:	00011720 000115c4 000115c4 000115c4      ...............
   1bbb8:	0001172a 00011a18 00011968 00011968     *.......h...h...
   1bbc8:	00011966 00011a0a 00011a0a 00011a00     f...............
   1bbd8:	00011966 00011a0a 00011a00 00011a0a     f...............
   1bbe8:	00011966 00011a10 00011a10 00011a10     f...............
   1bbf8:	00011aa0 000127e8 000127ca 00012784     .....'...'...'..
   1bc08:	000126a2 00012784 000127bc 00012784     .&...'...'...'..
   1bc18:	000126a2 000127ca 000127ca 000127bc     .&...'...'...'..
   1bc28:	000126a2 0001269a 0001269a 0001269a     .&...&...&...&..
   1bc38:	00012a00 00012e48 00012d08 00012d08     .*..H....-...-..
   1bc48:	00012d04 00012e20 00012e20 00012e12     .-.. ... .......
   1bc58:	00012d04 00012e20 00012e12 00012e20     .-.. ....... ...
   1bc68:	00012d04 00012e28 00012e28 00012e28     .-..(...(...(...
   1bc78:	0001302c                                ,0..

0001bc7c <_global_impure_ptr>:
   1bc7c:	200000d0 00014a38 00014aac 00014aac     ... 8J...J...J..
   1bc8c:	00014a1c 00014aac 00014aac 00014aac     .J...J...J...J..
   1bc9c:	00014aac 00014aac 00014aac 00014a24     .J...J...J..$J..
   1bcac:	00014506 00014aac 000144c0 00014510     .E...J...D...E..
   1bcbc:	00014aac 0001455c 00014746 00014746     .J..\E..FG..FG..
   1bccc:	00014746 00014746 00014746 00014746     FG..FG..FG..FG..
   1bcdc:	00014746 00014746 00014746 00014aac     FG..FG..FG...J..
   1bcec:	00014aac 00014aac 00014aac 00014aac     .J...J...J...J..
   1bcfc:	00014aac 00014aac 00014aac 00014aac     .J...J...J...J..
   1bd0c:	00014aac 00014564 000146ac 00014aac     .J..dE...F...J..
   1bd1c:	000146ac 00014aac 00014aac 00014aac     .F...J...J...J..
   1bd2c:	00014aac 00014776 00014aac 00014aac     .J..vG...J...J..
   1bd3c:	0001477e 00014aac 00014aac 00014aac     ~G...J...J...J..
   1bd4c:	00014aac 00014aac 00014820 00014aac     .J...J.. H...J..
   1bd5c:	00014aac 00014852 00014aac 00014aac     .J..RH...J...J..
   1bd6c:	00014aac 00014aac 00014aac 00014aac     .J...J...J...J..
   1bd7c:	00014aac 00014aac 00014aac 00014aac     .J...J...J...J..
   1bd8c:	0001494c 00014980 000146ac 000146ac     LI...I...F...F..
   1bd9c:	000146ac 00014992 00014980 00014aac     .F...I...I...J..
   1bdac:	00014aac 0001499a 00014aac 000148b4     .J...I...J...H..
   1bdbc:	00014a7a 000149f0 000148ea 00014aac     zJ...I...H...J..
   1bdcc:	000148f2 00014aac 00014a48 00014aac     .H...J..HJ...J..
   1bddc:	00014aac 000149aa 00464e49 00666e69     .J...I..INF.inf.
   1bdec:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
   1bdfc:	42413938 46454443 00000000 33323130     89ABCDEF....0123
   1be0c:	37363534 62613938 66656463 00000000     456789abcdef....
   1be1c:	6c756e28 0000296c                       (null)..

0001be24 <blanks.7223>:
   1be24:	20202020 20202020 20202020 20202020                     

0001be34 <zeroes.7224>:
   1be34:	30303030 30303030 30303030 30303030     0000000000000000
   1be44:	33323130 37363534 62613938 66656463     0123456789abcdef
   1be54:	6a696867 6e6d6c6b 7271706f 76757473     ghijklmnopqrstuv
   1be64:	7a797877 00000000 0001608e 00016162     wxyz.....`..ba..
   1be74:	00016162 0001607a 00016162 00016162     ba..z`..ba..ba..
   1be84:	00016162 00016162 00016162 00016162     ba..ba..ba..ba..
   1be94:	00016134 00015c46 00016162 00015c3c     4a..F\..ba..<\..
   1bea4:	00015c50 00016162 00016084 00015e10     P\..ba...`...^..
   1beb4:	00015e10 00015e10 00015e10 00015e10     .^...^...^...^..
   1bec4:	00015e10 00015e10 00015e10 00015e10     .^...^...^...^..
   1bed4:	00016162 00016162 00016162 00016162     ba..ba..ba..ba..
   1bee4:	00016162 00016162 00016162 00016162     ba..ba..ba..ba..
   1bef4:	00016162 00016162 0001614a 0001609e     ba..ba..Ja...`..
   1bf04:	00016162 0001609e 00016162 00016162     ba...`..ba..ba..
   1bf14:	00016162 00016162 00016004 00016162     ba..ba...`..ba..
   1bf24:	00016162 0001600e 00016162 00016162     ba...`..ba..ba..
   1bf34:	00016162 00016162 00016162 0001603c     ba..ba..ba..<`..
   1bf44:	00016162 00016162 0001606a 00016162     ba..ba..j`..ba..
   1bf54:	00016162 00016162 00016162 00016162     ba..ba..ba..ba..
   1bf64:	00016162 00016162 00016162 00016162     ba..ba..ba..ba..
   1bf74:	00016162 00015e50 00015e86 0001609e     ba..P^...^...`..
   1bf84:	0001609e 0001609e 00015f2e 00015e86     .`...`..._...^..
   1bf94:	00016162 00016162 00015f38 00016162     ba..ba..8_..ba..
   1bfa4:	00015f4a 0001615e 00015f78 00015fa2     J_..^a..x_..._..
   1bfb4:	00016162 00015fac 00016162 0001615a     ba..._..ba..Za..
   1bfc4:	00016162 00016162 00015c9e              ba..ba...\..

0001bfd0 <blanks.7238>:
   1bfd0:	20202020 20202020 20202020 20202020                     

0001bfe0 <zeroes.7239>:
   1bfe0:	30303030 30303030 30303030 30303030     0000000000000000
   1bff0:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
   1c000:	00000043 49534f50 00000058 0000002e     C...POSIX.......

0001c010 <__mprec_bigtens>:
   1c010:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   1c020:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   1c030:	7f73bf3c 75154fdd                       <.s..O.u

0001c038 <__mprec_tens>:
   1c038:	00000000 3ff00000 00000000 40240000     .......?......$@
   1c048:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   1c058:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   1c068:	00000000 412e8480 00000000 416312d0     .......A......cA
   1c078:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   1c088:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   1c098:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   1c0a8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   1c0b8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   1c0c8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   1c0d8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   1c0e8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   1c0f8:	79d99db4 44ea7843                       ...yCx.D

0001c100 <p05.6055>:
   1c100:	00000005 00000019 0000007d              ........}...

0001c10c <_ctype_>:
   1c10c:	20202000 20202020 28282020 20282828     .         ((((( 
   1c11c:	20202020 20202020 20202020 20202020                     
   1c12c:	10108820 10101010 10101010 10101010      ...............
   1c13c:	04040410 04040404 10040404 10101010     ................
   1c14c:	41411010 41414141 01010101 01010101     ..AAAAAA........
   1c15c:	01010101 01010101 01010101 10101010     ................
   1c16c:	42421010 42424242 02020202 02020202     ..BBBBBB........
   1c17c:	02020202 02020202 02020202 10101010     ................
   1c18c:	00000020 00000000 00000000 00000000      ...............
	...

0001c210 <_init>:
   1c210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c212:	46c0      	nop			; (mov r8, r8)
   1c214:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c216:	bc08      	pop	{r3}
   1c218:	469e      	mov	lr, r3
   1c21a:	4770      	bx	lr

0001c21c <__init_array_start>:
   1c21c:	000172a5 	.word	0x000172a5

0001c220 <__frame_dummy_init_array_entry>:
   1c220:	000000dd                                ....

0001c224 <_fini>:
   1c224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1c226:	46c0      	nop			; (mov r8, r8)
   1c228:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1c22a:	bc08      	pop	{r3}
   1c22c:	469e      	mov	lr, r3
   1c22e:	4770      	bx	lr

0001c230 <__fini_array_start>:
   1c230:	000000b5 	.word	0x000000b5
