// Seed: 1204457575
module module_0;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    id_12,
    output logic id_3,
    input  wor   id_4,
    output uwire id_5,
    input  logic id_6,
    output tri   id_7,
    id_13,
    output wand  id_8,
    output logic id_9,
    input  wire  id_10
);
  assign id_5 = 1;
  always id_3 <= -1;
  module_0 modCall_1 ();
  initial #1 id_9 <= id_6;
  wire id_14, id_15 = id_15;
endmodule
