<stg><name>ma</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:0 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:4 %specreset_ln0 = specreset void @_ssdm_op_SpecReset, i6 %j, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:5 %specreset_ln0 = specreset void @_ssdm_op_SpecReset, i26 %accum, i64 1, void @empty_1

]]></Node>
<StgValue><ssdm name="specreset_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i13 %sample

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:8 %sample_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sample

]]></Node>
<StgValue><ssdm name="sample_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:9 %memory_V_1_load = load i13 %memory_V_1

]]></Node>
<StgValue><ssdm name="memory_V_1_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:10 %memory_V_2_load = load i13 %memory_V_2

]]></Node>
<StgValue><ssdm name="memory_V_2_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:11 %store_ln11 = store i13 %memory_V_2_load, i13 %memory_V_1

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:12 %memory_V_3_load = load i13 %memory_V_3

]]></Node>
<StgValue><ssdm name="memory_V_3_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:13 %store_ln11 = store i13 %memory_V_3_load, i13 %memory_V_2

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:14 %memory_V_4_load = load i13 %memory_V_4

]]></Node>
<StgValue><ssdm name="memory_V_4_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:15 %store_ln11 = store i13 %memory_V_4_load, i13 %memory_V_3

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:16 %memory_V_5_load = load i13 %memory_V_5

]]></Node>
<StgValue><ssdm name="memory_V_5_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:17 %store_ln11 = store i13 %memory_V_5_load, i13 %memory_V_4

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:18 %memory_V_6_load = load i13 %memory_V_6

]]></Node>
<StgValue><ssdm name="memory_V_6_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:19 %store_ln11 = store i13 %memory_V_6_load, i13 %memory_V_5

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:20 %memory_V_7_load = load i13 %memory_V_7

]]></Node>
<StgValue><ssdm name="memory_V_7_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:21 %store_ln11 = store i13 %memory_V_7_load, i13 %memory_V_6

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:22 %memory_V_8_load = load i13 %memory_V_8

]]></Node>
<StgValue><ssdm name="memory_V_8_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:23 %store_ln11 = store i13 %memory_V_8_load, i13 %memory_V_7

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:24 %memory_V_9_load = load i13 %memory_V_9

]]></Node>
<StgValue><ssdm name="memory_V_9_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:25 %store_ln11 = store i13 %memory_V_9_load, i13 %memory_V_8

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:26 %memory_V_10_load = load i13 %memory_V_10

]]></Node>
<StgValue><ssdm name="memory_V_10_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:27 %store_ln11 = store i13 %memory_V_10_load, i13 %memory_V_9

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:28 %memory_V_11_load = load i13 %memory_V_11

]]></Node>
<StgValue><ssdm name="memory_V_11_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:29 %store_ln11 = store i13 %memory_V_11_load, i13 %memory_V_10

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:30 %memory_V_12_load = load i13 %memory_V_12

]]></Node>
<StgValue><ssdm name="memory_V_12_load"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:31 %store_ln11 = store i13 %memory_V_12_load, i13 %memory_V_11

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:32 %memory_V_13_load = load i13 %memory_V_13

]]></Node>
<StgValue><ssdm name="memory_V_13_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:33 %store_ln11 = store i13 %memory_V_13_load, i13 %memory_V_12

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:34 %memory_V_14_load = load i13 %memory_V_14

]]></Node>
<StgValue><ssdm name="memory_V_14_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:35 %store_ln11 = store i13 %memory_V_14_load, i13 %memory_V_13

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:36 %memory_V_15_load = load i13 %memory_V_15

]]></Node>
<StgValue><ssdm name="memory_V_15_load"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:37 %store_ln11 = store i13 %memory_V_15_load, i13 %memory_V_14

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:38 %memory_V_16_load = load i13 %memory_V_16

]]></Node>
<StgValue><ssdm name="memory_V_16_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:39 %store_ln11 = store i13 %memory_V_16_load, i13 %memory_V_15

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:40 %memory_V_17_load = load i13 %memory_V_17

]]></Node>
<StgValue><ssdm name="memory_V_17_load"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:41 %store_ln11 = store i13 %memory_V_17_load, i13 %memory_V_16

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:42 %memory_V_18_load = load i13 %memory_V_18

]]></Node>
<StgValue><ssdm name="memory_V_18_load"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:43 %store_ln11 = store i13 %memory_V_18_load, i13 %memory_V_17

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:44 %memory_V_19_load = load i13 %memory_V_19

]]></Node>
<StgValue><ssdm name="memory_V_19_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:45 %store_ln11 = store i13 %memory_V_19_load, i13 %memory_V_18

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:46 %memory_V_20_load = load i13 %memory_V_20

]]></Node>
<StgValue><ssdm name="memory_V_20_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:47 %store_ln11 = store i13 %memory_V_20_load, i13 %memory_V_19

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:48 %memory_V_21_load = load i13 %memory_V_21

]]></Node>
<StgValue><ssdm name="memory_V_21_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:49 %store_ln11 = store i13 %memory_V_21_load, i13 %memory_V_20

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:50 %memory_V_22_load = load i13 %memory_V_22

]]></Node>
<StgValue><ssdm name="memory_V_22_load"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:51 %store_ln11 = store i13 %memory_V_22_load, i13 %memory_V_21

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:52 %memory_V_23_load = load i13 %memory_V_23

]]></Node>
<StgValue><ssdm name="memory_V_23_load"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:53 %store_ln11 = store i13 %memory_V_23_load, i13 %memory_V_22

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:54 %memory_V_24_load = load i13 %memory_V_24

]]></Node>
<StgValue><ssdm name="memory_V_24_load"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:55 %store_ln11 = store i13 %memory_V_24_load, i13 %memory_V_23

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:56 %memory_V_25_load = load i13 %memory_V_25

]]></Node>
<StgValue><ssdm name="memory_V_25_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:57 %store_ln11 = store i13 %memory_V_25_load, i13 %memory_V_24

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:58 %memory_V_26_load = load i13 %memory_V_26

]]></Node>
<StgValue><ssdm name="memory_V_26_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:59 %store_ln11 = store i13 %memory_V_26_load, i13 %memory_V_25

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:60 %memory_V_27_load = load i13 %memory_V_27

]]></Node>
<StgValue><ssdm name="memory_V_27_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:61 %store_ln11 = store i13 %memory_V_27_load, i13 %memory_V_26

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:62 %memory_V_28_load = load i13 %memory_V_28

]]></Node>
<StgValue><ssdm name="memory_V_28_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:63 %store_ln11 = store i13 %memory_V_28_load, i13 %memory_V_27

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:64 %memory_V_29_load = load i13 %memory_V_29

]]></Node>
<StgValue><ssdm name="memory_V_29_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:65 %store_ln11 = store i13 %memory_V_29_load, i13 %memory_V_28

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:66 %memory_V_30_load = load i13 %memory_V_30

]]></Node>
<StgValue><ssdm name="memory_V_30_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:67 %store_ln11 = store i13 %memory_V_30_load, i13 %memory_V_29

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:68 %memory_V_31_load = load i13 %memory_V_31

]]></Node>
<StgValue><ssdm name="memory_V_31_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:69 %store_ln11 = store i13 %memory_V_31_load, i13 %memory_V_30

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:70 %memory_V_32_load = load i13 %memory_V_32

]]></Node>
<StgValue><ssdm name="memory_V_32_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:71 %store_ln11 = store i13 %memory_V_32_load, i13 %memory_V_31

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:72 %store_ln11 = store i13 %sample_read, i13 %memory_V_32

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:73 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:74 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %j_load, i32 5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i:75 %br_ln14 = br i1 %tmp, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %add_ln691 = add i6 %j_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %store_ln691 = store i6 %add_ln691, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %br_ln16 = br void %_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:0 %last_sample_V = phi i13 0, void %_ZN8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EEC2Ei.exit.i, i13 %memory_V_1_load, void %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi13ELi8ELb1ELS0_0ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i

]]></Node>
<StgValue><ssdm name="last_sample_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:1 %sext_ln703 = sext i13 %sample_read

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:2 %sext_ln703_1 = sext i13 %last_sample_V

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:3 %ret_V = sub i14 %sext_ln703, i14 %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:4 %accum_load = load i26 %accum

]]></Node>
<StgValue><ssdm name="accum_load"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="22" op_0_bw="22" op_1_bw="14" op_2_bw="8">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:5 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %ret_V, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="26" op_0_bw="22">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:6 %sext_ln703_2 = sext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:7 %t = add i26 %accum_load, i26 %sext_ln703_2

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="26" op_1_bw="26" op_2_bw="0">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:8 %store_ln703 = store i26 %t, i26 %accum

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:9 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %t, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:10 %sub_ln1148 = sub i26 0, i26 %t

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="21" op_0_bw="21" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:11 %trunc_ln1148_1 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %sub_ln1148, i32 5, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1148_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="21" op_0_bw="21" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:13 %trunc_ln1148_2 = partselect i21 @_ssdm_op_PartSelect.i21.i26.i32.i32, i26 %t, i32 5, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln1148_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:12 %sub_ln1148_1 = sub i21 0, i21 %trunc_ln1148_1

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:14 %r_V = select i1 %tmp_1, i21 %sub_ln1148_1, i21 %trunc_ln1148_2

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="13" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:15 %trunc_ln1 = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %r_V, i32 8, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="21" op_2_bw="32">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:16 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %r_V, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="13" op_0_bw="1">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:17 %zext_ln415 = zext i1 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:18 %add_ln415 = add i13 %zext_ln415, i13 %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="13">
<![CDATA[
_Z11line_buffer8ap_fixedILi13ELi8EL9ap_q_mode0EL9ap_o_mode3ELi0EE.exit:19 %ret_ln31 = ret i13 %add_ln415

]]></Node>
<StgValue><ssdm name="ret_ln31"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
