<stg><name>compute</name>


<trans_list>

<trans id="64" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:10 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_134_1, i16 %reg_file_4_1, i16 %reg_file_4_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:15 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_156_5, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:11 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:11 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_0_0_addr"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
entry:13 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
entry:13 %reg_file_0_0_load = load i11 %reg_file_0_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_0_0_load"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:14 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_150_4, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="34" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="35" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:16 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="36" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="37" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:17 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="38" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="39" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="40" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="41" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:19 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_190_12, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_0_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="42" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="43" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:20 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_199_13, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="44" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:21 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_210_14, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="45" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:21 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_210_14, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="46" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="reg_file_1_0_addr"/></StgValue>
</operation>

<operation id="47" st_id="18" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="11">
<![CDATA[
entry:23 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="48" st_id="19" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="11">
<![CDATA[
entry:23 %reg_file_1_0_load = load i11 %reg_file_1_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</operation>

<operation id="49" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_216_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="50" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="0" op_7_bw="0">
<![CDATA[
entry:24 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_216_15, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="51" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="52" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="0" op_6_bw="0">
<![CDATA[
entry:25 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17, i16 %reg_file_6_1, i16 %reg_file_6_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="63" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0">
<![CDATA[
entry:26 %ret_ln231 = ret

]]></Node>
<StgValue><ssdm name="ret_ln231"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="85" name="reg_file_0_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="reg_file_1_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="reg_file_2_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="reg_file_2_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="reg_file_4_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="reg_file_4_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="reg_file_6_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_0"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
<port id="94" name="reg_file_6_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_6_1"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="96" from="compute_Pipeline_VITIS_LOOP_134_1" to="call_ln0" fromId="95" toId="23">
</dataflow>
<dataflow id="97" from="reg_file_4_1" to="call_ln0" fromId="90" toId="23">
</dataflow>
<dataflow id="98" from="reg_file_4_0" to="call_ln0" fromId="89" toId="23">
</dataflow>
<dataflow id="100" from="compute_Pipeline_VITIS_LOOP_156_5" to="call_ln0" fromId="99" toId="24">
</dataflow>
<dataflow id="101" from="reg_file_5_1" to="call_ln0" fromId="92" toId="24">
</dataflow>
<dataflow id="102" from="reg_file_5_0" to="call_ln0" fromId="91" toId="24">
</dataflow>
<dataflow id="103" from="compute_Pipeline_VITIS_LOOP_134_1" to="call_ln0" fromId="95" toId="25">
</dataflow>
<dataflow id="104" from="reg_file_4_1" to="call_ln0" fromId="90" toId="25">
</dataflow>
<dataflow id="105" from="reg_file_4_0" to="call_ln0" fromId="89" toId="25">
</dataflow>
<dataflow id="106" from="compute_Pipeline_VITIS_LOOP_156_5" to="call_ln0" fromId="99" toId="26">
</dataflow>
<dataflow id="107" from="reg_file_5_1" to="call_ln0" fromId="92" toId="26">
</dataflow>
<dataflow id="108" from="reg_file_5_0" to="call_ln0" fromId="91" toId="26">
</dataflow>
<dataflow id="110" from="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3" to="call_ln0" fromId="109" toId="27">
</dataflow>
<dataflow id="111" from="reg_file_4_1" to="call_ln0" fromId="90" toId="27">
</dataflow>
<dataflow id="112" from="reg_file_4_0" to="call_ln0" fromId="89" toId="27">
</dataflow>
<dataflow id="113" from="reg_file_2_1" to="call_ln0" fromId="88" toId="27">
</dataflow>
<dataflow id="114" from="reg_file_2_0" to="call_ln0" fromId="87" toId="27">
</dataflow>
<dataflow id="115" from="compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3" to="call_ln0" fromId="109" toId="28">
</dataflow>
<dataflow id="116" from="reg_file_4_1" to="call_ln0" fromId="90" toId="28">
</dataflow>
<dataflow id="117" from="reg_file_4_0" to="call_ln0" fromId="89" toId="28">
</dataflow>
<dataflow id="118" from="reg_file_2_1" to="call_ln0" fromId="88" toId="28">
</dataflow>
<dataflow id="119" from="reg_file_2_0" to="call_ln0" fromId="87" toId="28">
</dataflow>
<dataflow id="120" from="reg_file_0_0" to="reg_file_0_0_addr" fromId="85" toId="29">
</dataflow>
<dataflow id="122" from="StgValue_121" to="reg_file_0_0_addr" fromId="121" toId="29">
</dataflow>
<dataflow id="123" from="StgValue_121" to="reg_file_0_0_addr" fromId="121" toId="29">
</dataflow>
<dataflow id="124" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="29" toId="30">
</dataflow>
<dataflow id="125" from="reg_file_0_0_addr" to="reg_file_0_0_load" fromId="29" toId="31">
</dataflow>
<dataflow id="127" from="compute_Pipeline_VITIS_LOOP_150_4" to="call_ln0" fromId="126" toId="32">
</dataflow>
<dataflow id="128" from="reg_file_4_1" to="call_ln0" fromId="90" toId="32">
</dataflow>
<dataflow id="129" from="reg_file_4_0" to="call_ln0" fromId="89" toId="32">
</dataflow>
<dataflow id="130" from="reg_file_0_0_load" to="call_ln0" fromId="31" toId="32">
</dataflow>
<dataflow id="131" from="compute_Pipeline_VITIS_LOOP_150_4" to="call_ln0" fromId="126" toId="33">
</dataflow>
<dataflow id="132" from="reg_file_4_1" to="call_ln0" fromId="90" toId="33">
</dataflow>
<dataflow id="133" from="reg_file_4_0" to="call_ln0" fromId="89" toId="33">
</dataflow>
<dataflow id="134" from="reg_file_0_0_load" to="call_ln0" fromId="31" toId="33">
</dataflow>
<dataflow id="136" from="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7" to="call_ln0" fromId="135" toId="34">
</dataflow>
<dataflow id="137" from="reg_file_4_1" to="call_ln0" fromId="90" toId="34">
</dataflow>
<dataflow id="138" from="reg_file_4_0" to="call_ln0" fromId="89" toId="34">
</dataflow>
<dataflow id="139" from="reg_file_2_1" to="call_ln0" fromId="88" toId="34">
</dataflow>
<dataflow id="140" from="reg_file_2_0" to="call_ln0" fromId="87" toId="34">
</dataflow>
<dataflow id="141" from="compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7" to="call_ln0" fromId="135" toId="35">
</dataflow>
<dataflow id="142" from="reg_file_4_1" to="call_ln0" fromId="90" toId="35">
</dataflow>
<dataflow id="143" from="reg_file_4_0" to="call_ln0" fromId="89" toId="35">
</dataflow>
<dataflow id="144" from="reg_file_2_1" to="call_ln0" fromId="88" toId="35">
</dataflow>
<dataflow id="145" from="reg_file_2_0" to="call_ln0" fromId="87" toId="35">
</dataflow>
<dataflow id="147" from="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9" to="call_ln0" fromId="146" toId="36">
</dataflow>
<dataflow id="148" from="reg_file_6_1" to="call_ln0" fromId="94" toId="36">
</dataflow>
<dataflow id="149" from="reg_file_6_0" to="call_ln0" fromId="93" toId="36">
</dataflow>
<dataflow id="150" from="reg_file_2_1" to="call_ln0" fromId="88" toId="36">
</dataflow>
<dataflow id="151" from="reg_file_2_0" to="call_ln0" fromId="87" toId="36">
</dataflow>
<dataflow id="152" from="compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9" to="call_ln0" fromId="146" toId="37">
</dataflow>
<dataflow id="153" from="reg_file_6_1" to="call_ln0" fromId="94" toId="37">
</dataflow>
<dataflow id="154" from="reg_file_6_0" to="call_ln0" fromId="93" toId="37">
</dataflow>
<dataflow id="155" from="reg_file_2_1" to="call_ln0" fromId="88" toId="37">
</dataflow>
<dataflow id="156" from="reg_file_2_0" to="call_ln0" fromId="87" toId="37">
</dataflow>
<dataflow id="158" from="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11" to="call_ln0" fromId="157" toId="38">
</dataflow>
<dataflow id="159" from="reg_file_6_1" to="call_ln0" fromId="94" toId="38">
</dataflow>
<dataflow id="160" from="reg_file_6_0" to="call_ln0" fromId="93" toId="38">
</dataflow>
<dataflow id="161" from="reg_file_5_1" to="call_ln0" fromId="92" toId="38">
</dataflow>
<dataflow id="162" from="reg_file_5_0" to="call_ln0" fromId="91" toId="38">
</dataflow>
<dataflow id="163" from="compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11" to="call_ln0" fromId="157" toId="39">
</dataflow>
<dataflow id="164" from="reg_file_6_1" to="call_ln0" fromId="94" toId="39">
</dataflow>
<dataflow id="165" from="reg_file_6_0" to="call_ln0" fromId="93" toId="39">
</dataflow>
<dataflow id="166" from="reg_file_5_1" to="call_ln0" fromId="92" toId="39">
</dataflow>
<dataflow id="167" from="reg_file_5_0" to="call_ln0" fromId="91" toId="39">
</dataflow>
<dataflow id="169" from="compute_Pipeline_VITIS_LOOP_190_12" to="call_ln0" fromId="168" toId="40">
</dataflow>
<dataflow id="170" from="reg_file_5_1" to="call_ln0" fromId="92" toId="40">
</dataflow>
<dataflow id="171" from="reg_file_5_0" to="call_ln0" fromId="91" toId="40">
</dataflow>
<dataflow id="172" from="reg_file_0_0_load" to="call_ln0" fromId="31" toId="40">
</dataflow>
<dataflow id="173" from="compute_Pipeline_VITIS_LOOP_190_12" to="call_ln0" fromId="168" toId="41">
</dataflow>
<dataflow id="174" from="reg_file_5_1" to="call_ln0" fromId="92" toId="41">
</dataflow>
<dataflow id="175" from="reg_file_5_0" to="call_ln0" fromId="91" toId="41">
</dataflow>
<dataflow id="176" from="reg_file_0_0_load" to="call_ln0" fromId="31" toId="41">
</dataflow>
<dataflow id="178" from="compute_Pipeline_VITIS_LOOP_199_13" to="call_ln0" fromId="177" toId="42">
</dataflow>
<dataflow id="179" from="reg_file_5_1" to="call_ln0" fromId="92" toId="42">
</dataflow>
<dataflow id="180" from="reg_file_5_0" to="call_ln0" fromId="91" toId="42">
</dataflow>
<dataflow id="181" from="compute_Pipeline_VITIS_LOOP_199_13" to="call_ln0" fromId="177" toId="43">
</dataflow>
<dataflow id="182" from="reg_file_5_1" to="call_ln0" fromId="92" toId="43">
</dataflow>
<dataflow id="183" from="reg_file_5_0" to="call_ln0" fromId="91" toId="43">
</dataflow>
<dataflow id="185" from="compute_Pipeline_VITIS_LOOP_210_14" to="call_ln0" fromId="184" toId="44">
</dataflow>
<dataflow id="186" from="reg_file_5_1" to="call_ln0" fromId="92" toId="44">
</dataflow>
<dataflow id="187" from="reg_file_5_0" to="call_ln0" fromId="91" toId="44">
</dataflow>
<dataflow id="188" from="compute_Pipeline_VITIS_LOOP_210_14" to="call_ln0" fromId="184" toId="45">
</dataflow>
<dataflow id="189" from="reg_file_5_1" to="call_ln0" fromId="92" toId="45">
</dataflow>
<dataflow id="190" from="reg_file_5_0" to="call_ln0" fromId="91" toId="45">
</dataflow>
<dataflow id="191" from="reg_file_1_0" to="reg_file_1_0_addr" fromId="86" toId="46">
</dataflow>
<dataflow id="192" from="StgValue_121" to="reg_file_1_0_addr" fromId="121" toId="46">
</dataflow>
<dataflow id="193" from="StgValue_121" to="reg_file_1_0_addr" fromId="121" toId="46">
</dataflow>
<dataflow id="194" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="46" toId="47">
</dataflow>
<dataflow id="195" from="reg_file_1_0_addr" to="reg_file_1_0_load" fromId="46" toId="48">
</dataflow>
<dataflow id="197" from="compute_Pipeline_VITIS_LOOP_216_15" to="call_ln0" fromId="196" toId="49">
</dataflow>
<dataflow id="198" from="reg_file_6_1" to="call_ln0" fromId="94" toId="49">
</dataflow>
<dataflow id="199" from="reg_file_6_0" to="call_ln0" fromId="93" toId="49">
</dataflow>
<dataflow id="200" from="reg_file_5_1" to="call_ln0" fromId="92" toId="49">
</dataflow>
<dataflow id="201" from="reg_file_5_0" to="call_ln0" fromId="91" toId="49">
</dataflow>
<dataflow id="202" from="reg_file_1_0_load" to="call_ln0" fromId="48" toId="49">
</dataflow>
<dataflow id="203" from="compute_Pipeline_VITIS_LOOP_216_15" to="call_ln0" fromId="196" toId="50">
</dataflow>
<dataflow id="204" from="reg_file_6_1" to="call_ln0" fromId="94" toId="50">
</dataflow>
<dataflow id="205" from="reg_file_6_0" to="call_ln0" fromId="93" toId="50">
</dataflow>
<dataflow id="206" from="reg_file_5_1" to="call_ln0" fromId="92" toId="50">
</dataflow>
<dataflow id="207" from="reg_file_5_0" to="call_ln0" fromId="91" toId="50">
</dataflow>
<dataflow id="208" from="reg_file_1_0_load" to="call_ln0" fromId="48" toId="50">
</dataflow>
<dataflow id="210" from="compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17" to="call_ln0" fromId="209" toId="51">
</dataflow>
<dataflow id="211" from="reg_file_6_1" to="call_ln0" fromId="94" toId="51">
</dataflow>
<dataflow id="212" from="reg_file_6_0" to="call_ln0" fromId="93" toId="51">
</dataflow>
<dataflow id="213" from="reg_file_2_1" to="call_ln0" fromId="88" toId="51">
</dataflow>
<dataflow id="214" from="reg_file_2_0" to="call_ln0" fromId="87" toId="51">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="52">
</dataflow>
<dataflow id="217" from="reg_file_0_0" to="specmemcore_ln0" fromId="85" toId="52">
</dataflow>
<dataflow id="219" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="52">
</dataflow>
<dataflow id="221" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="52">
</dataflow>
<dataflow id="223" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="52">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="53">
</dataflow>
<dataflow id="225" from="reg_file_1_0" to="specmemcore_ln0" fromId="86" toId="53">
</dataflow>
<dataflow id="226" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="53">
</dataflow>
<dataflow id="227" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="53">
</dataflow>
<dataflow id="228" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="53">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="54">
</dataflow>
<dataflow id="230" from="reg_file_2_0" to="specmemcore_ln0" fromId="87" toId="54">
</dataflow>
<dataflow id="231" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="54">
</dataflow>
<dataflow id="232" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="54">
</dataflow>
<dataflow id="233" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="54">
</dataflow>
<dataflow id="234" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="55">
</dataflow>
<dataflow id="235" from="reg_file_2_1" to="specmemcore_ln0" fromId="88" toId="55">
</dataflow>
<dataflow id="236" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="55">
</dataflow>
<dataflow id="237" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="55">
</dataflow>
<dataflow id="238" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="55">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="56">
</dataflow>
<dataflow id="240" from="reg_file_4_0" to="specmemcore_ln0" fromId="89" toId="56">
</dataflow>
<dataflow id="241" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="56">
</dataflow>
<dataflow id="242" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="56">
</dataflow>
<dataflow id="243" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="56">
</dataflow>
<dataflow id="244" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="57">
</dataflow>
<dataflow id="245" from="reg_file_4_1" to="specmemcore_ln0" fromId="90" toId="57">
</dataflow>
<dataflow id="246" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="57">
</dataflow>
<dataflow id="247" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="57">
</dataflow>
<dataflow id="248" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="57">
</dataflow>
<dataflow id="249" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="58">
</dataflow>
<dataflow id="250" from="reg_file_5_0" to="specmemcore_ln0" fromId="91" toId="58">
</dataflow>
<dataflow id="251" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="58">
</dataflow>
<dataflow id="252" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="58">
</dataflow>
<dataflow id="253" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="58">
</dataflow>
<dataflow id="254" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="59">
</dataflow>
<dataflow id="255" from="reg_file_5_1" to="specmemcore_ln0" fromId="92" toId="59">
</dataflow>
<dataflow id="256" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="59">
</dataflow>
<dataflow id="257" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="59">
</dataflow>
<dataflow id="258" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="59">
</dataflow>
<dataflow id="259" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="60">
</dataflow>
<dataflow id="260" from="reg_file_6_0" to="specmemcore_ln0" fromId="93" toId="60">
</dataflow>
<dataflow id="261" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="60">
</dataflow>
<dataflow id="262" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="60">
</dataflow>
<dataflow id="263" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="60">
</dataflow>
<dataflow id="264" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="215" toId="61">
</dataflow>
<dataflow id="265" from="reg_file_6_1" to="specmemcore_ln0" fromId="94" toId="61">
</dataflow>
<dataflow id="266" from="StgValue_218" to="specmemcore_ln0" fromId="218" toId="61">
</dataflow>
<dataflow id="267" from="StgValue_220" to="specmemcore_ln0" fromId="220" toId="61">
</dataflow>
<dataflow id="268" from="StgValue_222" to="specmemcore_ln0" fromId="222" toId="61">
</dataflow>
<dataflow id="269" from="compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17" to="call_ln0" fromId="209" toId="62">
</dataflow>
<dataflow id="270" from="reg_file_6_1" to="call_ln0" fromId="94" toId="62">
</dataflow>
<dataflow id="271" from="reg_file_6_0" to="call_ln0" fromId="93" toId="62">
</dataflow>
<dataflow id="272" from="reg_file_2_1" to="call_ln0" fromId="88" toId="62">
</dataflow>
<dataflow id="273" from="reg_file_2_0" to="call_ln0" fromId="87" toId="62">
</dataflow>
</dataflows>


</stg>
