Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 7ef242b78e064de1931493a6c61ee044 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_1 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fzMips_behav xil_defaultlib.fzMips xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port str [D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/MipsCPU.v:101]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_1.v:9]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/vivado_test/MIPS_CPU/MIPS_CPU.srcs/sources_1/new/zeroextension_2.v:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter
Compiling module xil_defaultlib.PCreg
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.to10
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.zeroextension_1
Compiling module xil_defaultlib.zeroextension_2
Compiling module xil_defaultlib.signextension
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.RegFiles
Compiling module xil_defaultlib.ALU
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.Rom
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.Mux(Width=5)
Compiling module xil_defaultlib.Mux(Width=32)
Compiling module xil_defaultlib.Mux(Width=16)
Compiling module xil_defaultlib.MipsCPU
Compiling module xil_defaultlib.fzMips
Compiling module xil_defaultlib.glbl
Built simulation snapshot fzMips_behav
