// Copyright (c) Alexandre Mutel. All rights reserved.
// Licensed under the BSD-Clause 2 license.
// See license.txt file in the project root for full license information.
// ------------------------------------------------------------------------------
// This code was generated by AsmArm64.CodeGen.
//     Changes to this file may cause incorrect behavior and will be lost if
//     the code is regenerated.
// ------------------------------------------------------------------------------
// ReSharper disable All
// ------------------------------------------------------------------------------

using static AsmArm64.Arm64InstructionFactory;
using static AsmArm64.Arm64Factory;
namespace AsmArm64.Tests.Advsimd;

[TestClass]
public class Arm64InstructionFactoryTests_SQRSHRUN_Advsimd : Arm64InstructionFactoryTests
{
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asisdshf_n_0()
    {
        TestInst(SQRSHRUN(B1, H2, 5), asm => asm.SQRSHRUN(B1, H2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN B1, H2, #5");
        TestInst(SQRSHRUN(B31, H2, 5), asm => asm.SQRSHRUN(B31, H2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN B31, H2, #5");
        TestInst(SQRSHRUN(B1, H0, 5), asm => asm.SQRSHRUN(B1, H0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN B1, H0, #5");
        TestInst(SQRSHRUN(B31, H0, 5), asm => asm.SQRSHRUN(B31, H0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN B31, H0, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asisdshf_n_1()
    {
        TestInst(SQRSHRUN(H1, S2, 5), asm => asm.SQRSHRUN(H1, S2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN H1, S2, #5");
        TestInst(SQRSHRUN(H31, S2, 5), asm => asm.SQRSHRUN(H31, S2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN H31, S2, #5");
        TestInst(SQRSHRUN(H1, S0, 5), asm => asm.SQRSHRUN(H1, S0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN H1, S0, #5");
        TestInst(SQRSHRUN(H31, S0, 5), asm => asm.SQRSHRUN(H31, S0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN H31, S0, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asisdshf_n_2()
    {
        TestInst(SQRSHRUN(S1, D2, 5), asm => asm.SQRSHRUN(S1, D2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN S1, D2, #5");
        TestInst(SQRSHRUN(S31, D2, 5), asm => asm.SQRSHRUN(S31, D2, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN S31, D2, #5");
        TestInst(SQRSHRUN(S1, D0, 5), asm => asm.SQRSHRUN(S1, D0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN S1, D0, #5");
        TestInst(SQRSHRUN(S31, D0, 5), asm => asm.SQRSHRUN(S31, D0, 5), Arm64InstructionId.SQRSHRUN_asisdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN S31, D0, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asimdshf_n_3()
    {
        TestInst(SQRSHRUN(V0.T_8B, V1.T_8H, 5), asm => asm.SQRSHRUN(V0.T_8B, V1.T_8H, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.8B, V1.8H, #5");
        TestInst(SQRSHRUN(V30.T_8B, V1.T_8H, 5), asm => asm.SQRSHRUN(V30.T_8B, V1.T_8H, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.8B, V1.8H, #5");
        TestInst(SQRSHRUN(V0.T_8B, V31.T_8H, 5), asm => asm.SQRSHRUN(V0.T_8B, V31.T_8H, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.8B, V31.8H, #5");
        TestInst(SQRSHRUN(V30.T_8B, V31.T_8H, 5), asm => asm.SQRSHRUN(V30.T_8B, V31.T_8H, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.8B, V31.8H, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asimdshf_n_4()
    {
        TestInst(SQRSHRUN(V0.T_4H, V1.T_4S, 5), asm => asm.SQRSHRUN(V0.T_4H, V1.T_4S, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.4H, V1.4S, #5");
        TestInst(SQRSHRUN(V30.T_4H, V1.T_4S, 5), asm => asm.SQRSHRUN(V30.T_4H, V1.T_4S, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.4H, V1.4S, #5");
        TestInst(SQRSHRUN(V0.T_4H, V31.T_4S, 5), asm => asm.SQRSHRUN(V0.T_4H, V31.T_4S, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.4H, V31.4S, #5");
        TestInst(SQRSHRUN(V30.T_4H, V31.T_4S, 5), asm => asm.SQRSHRUN(V30.T_4H, V31.T_4S, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.4H, V31.4S, #5");
    }
    
    /// <summary>
    /// Test of <see cref="Arm64InstructionFactory.SQRSHRUN"/>.
    /// </summary>
    [TestMethod]
    public void Test_SQRSHRUN_asimdshf_n_5()
    {
        TestInst(SQRSHRUN(V0.T_2S, V1.T_2D, 5), asm => asm.SQRSHRUN(V0.T_2S, V1.T_2D, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.2S, V1.2D, #5");
        TestInst(SQRSHRUN(V30.T_2S, V1.T_2D, 5), asm => asm.SQRSHRUN(V30.T_2S, V1.T_2D, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.2S, V1.2D, #5");
        TestInst(SQRSHRUN(V0.T_2S, V31.T_2D, 5), asm => asm.SQRSHRUN(V0.T_2S, V31.T_2D, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V0.2S, V31.2D, #5");
        TestInst(SQRSHRUN(V30.T_2S, V31.T_2D, 5), asm => asm.SQRSHRUN(V30.T_2S, V31.T_2D, 5), Arm64InstructionId.SQRSHRUN_asimdshf_n, Arm64Mnemonic.SQRSHRUN, "SQRSHRUN V30.2S, V31.2D, #5");
    }
}
