# //  ModelSim SE-64 2020.1 Jan 28 2020 Linux 3.10.0-1160.66.1.el7.x86_64
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do /home/xiyingd/HIST_RAM_MEMTEST/sim/top.tcl
# /home/xiyingd/HIST_RAM_MEMTEST/sim
# [exec] file_copy
# List Of Command Line Aliases
# 
# file_copy                                         -- Copy ROM/RAM files to simulation directory
# 
# dev_com                                           -- Compile device library files
# 
# com                                               -- Compile the design files in correct order
# 
# elab                                              -- Elaborate top level design
# 
# elab_debug                                        -- Elaborate the top level design with -voptargs=+acc option
# 
# ld                                                -- Compile all the design files and elaborate the top level design
# 
# ld_debug                                          -- Compile all the design files and elaborate the top level design with  -voptargs=+acc
# 
# 
# 
# List Of Variables
# 
# TOP_LEVEL_NAME                                    -- Top level module name.
#                                                      For most designs, this should be overridden
#                                                      to enable the elab/elab_debug aliases.
# 
# SYSTEM_INSTANCE_NAME                              -- Instantiated system module name inside top level module.
# 
# QSYS_SIMDIR                                       -- Qsys base simulation directory.
# 
# QUARTUS_INSTALL_DIR                               -- Quartus installation directory.
# 
# USER_DEFINED_COMPILE_OPTIONS                      -- User-defined compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VHDL_COMPILE_OPTIONS                 -- User-defined vhdl compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_VERILOG_COMPILE_OPTIONS              -- User-defined verilog compile options, added to com/dev_com aliases.
# 
# USER_DEFINED_ELAB_OPTIONS                         -- User-defined elaboration options, added to elab/elab_debug aliases.
# 
# SILENCE                                           -- Set to true to suppress all informational and/or warning messages in the generated simulation script. 
# 
# FORCE_MODELSIM_AE_SELECTION                       -- Set to true to force to select Modelsim AE always.
# [exec] dev_com
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:36 on Aug 02,2022
# vlog -reportprogress 300 /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/altera_primitives.v -work altera_ver 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module dlatchen
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dlatchen
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 14:46:36 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:36 on Aug 02,2022
# vlog -reportprogress 300 /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/220model.v -work lpm_ver 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 14:46:37 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:37 on Aug 02,2022
# vlog -reportprogress 300 /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/sgate.v -work sgate_ver 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 14:46:37 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:38 on Aug 02,2022
# vlog -reportprogress 300 /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/altera_mf.v -work altera_mf_ver 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	altsyncram_body
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 14:46:38 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:39 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/altera_lnsim.sv -work altera_lnsim_ver 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_10nm_mlab_cell_impl
# -- Compiling module common_10nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module tennm_simple_iopll
# -- Compiling module tennm_sub_iopll
# -- Compiling module logical_pll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module cyclone10gx_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# -- Compiling module dffeas_pr_prim
# -- Compiling module dffeas_pr
# -- Compiling module fourteennm_ff_pr
# -- Compiling package twentynm_prblock_test_pkg
# -- Compiling interface twentynm_prblock_if
# -- Compiling module twentynm_prblock
# -- Importing package twentynm_prblock_test_pkg
# -- Compiling interface altera_pr_persona_if
# -- Compiling module altera_pr_wrapper_mux_out
# -- Compiling module altera_pr_wrapper_mux_in
# -- Compiling module lcell_comb_generic
# -- Compiling module ff_generic
# -- Compiling module tennm_ff_generic
# -- Compiling module fourteennm_ff_generic
# -- Compiling module fourteennm_logic_module_base
# -- Compiling module tennm_logic_module_base
# -- Compiling package config_stream_endpoint_pr_test_pkg
# -- Compiling interface config_stream_endpoint_pr_if
# -- Compiling module altera_config_stream_endpoint_inst
# -- Importing package config_stream_endpoint_pr_test_pkg
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_10nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_simple_iopll
# 	tennm_simple_iopll
# 	logical_pll
# 	dffeas_pr_prim
# 	fourteennm_ff_pr
# 	twentynm_prblock
# 	altera_pr_wrapper_mux_out
# 	altera_pr_wrapper_mux_in
# 	lcell_comb_generic
# 	tennm_ff_generic
# 	fourteennm_ff_generic
# 	fourteennm_logic_module_base
# 	tennm_logic_module_base
# 	altera_config_stream_endpoint_inst
# End time: 14:46:39 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:40 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/fourteennm_atoms.sv -work fourteennm_ver 
# -- Compiling UDP FOURTEENNM_PRIM_DFFE
# -- Compiling UDP FOURTEENNM_PRIM_DFFEAS
# -- Compiling UDP FOURTEENNM_PRIM_DFFEAS_HIGH
# -- Compiling module fourteennm_dffe
# -- Compiling module fourteennm_mux21
# -- Compiling module fourteennm_mux41
# -- Compiling module fourteennm_and1
# -- Compiling module fourteennm_and16
# -- Compiling module fourteennm_bmux21
# -- Compiling module fourteennm_b17mux21
# -- Compiling module fourteennm_nmux21
# -- Compiling module fourteennm_b5mux21
# -- Compiling module fourteennm_io_ibuf
# -- Compiling module fourteennm_io_obuf
# -- Compiling module fourteennm_routing_wire
# -- Compiling module fourteennm_ram_block
# -- Compiling module fourteennm_mlab_cell
# -- Compiling module fourteennm_pseudo_diff_out
# -- Compiling module dffeas
# -- Compiling UDP PRIM_GDFF_LOW_ENC
# -- Compiling UDP PRIM_GDFF_HIGH_ENC
# -- Compiling module fourteennm_mac
# -- Compiling module fourteennm_fp_mac
# -- Compiling module fourteennm_iopll
# -- Compiling module fourteennm_io_12_lane
# -- Compiling module fourteennm_io_serdes_dpa
# -- Compiling module fourteennm_refclk_input
# -- Compiling module fourteennm_lvds_clock_tree
# -- Compiling module fourteennm_ddio_in
# -- Compiling module fourteennm_ddio_out
# -- Compiling module fourteennm_iossm
# -- Compiling module fourteennm_tile_ctrl
# -- Compiling module fourteennm_cpa
# -- Compiling module fourteennm_termination_logic
# -- Compiling module fourteennm_termination
# -- Compiling module fourteennm_hbmc
# -- Compiling module fourteennm_uib_io_phy
# -- Compiling module fourteennm_uib_refclk
# -- Compiling module fourteennm_uibssm
# -- Compiling module fourteennm_ufi_uib
# -- Compiling module fourteennm_ufind4h_uib
# -- Compiling module fourteennm_esram
# -- Compiling module fourteennm_sip_io_phase_alignment
# -- Compiling module fourteennm_ufi_esram
# -- Compiling module fourteennm_lsm_bf
# -- Compiling module fourteennm_lsm_avmm_master
# -- Compiling module fourteennm_lsm_avmm_slave
# -- Compiling module fourteennm_lsm_gpio_in
# -- Compiling module fourteennm_lsm_gpio_intr
# -- Compiling module fourteennm_lsm_gpio_out
# -- Compiling module fourteennm_lsm_soft_logic_reset
# -- Compiling module fourteennm_sdm_axi_fpga2sdm
# -- Compiling module fourteennm_sdm_axi_sdm2fpga
# -- Compiling module fourteennm_sdm_dftblock
# -- Compiling module fourteennm_sdm_gpio_in
# -- Compiling module fourteennm_sdm_gpio_intr
# -- Compiling module fourteennm_sdm_gpio_out
# -- Compiling module fourteennm_sdm_jtag_ela
# -- Compiling module fourteennm_sdm_jtag_mon
# -- Compiling module fourteennm_sdm_jtagblock
# -- Compiling module fourteennm_sdm_key_in
# -- Compiling module fourteennm_sdm_loanio
# -- Compiling module fourteennm_sdm_mbox_int
# -- Compiling module fourteennm_sdm_nsp
# -- Compiling module fourteennm_sdm_fpga_core_rst
# -- Compiling module fourteennm_sdm_gpio_intr_out
# -- Compiling module fourteennm_sdm_pwr_alert
# -- Compiling module fourteennm_sdm_oscillator
# -- Compiling module fourteennm_sdm_por
# -- Compiling module fourteennm_sdm_tamper
# -- Compiling module fourteennm_sdm_vsblock
# -- Compiling module fourteennm_ff
# -- Compiling module fourteennm_lcell_comb
# -- Compiling module fourteennm_logic_module
# -- Compiling module fourteennm_arbitrary_dynamic_atom
# 
# Top level modules:
# 	fourteennm_dffe
# 	fourteennm_mux21
# 	fourteennm_mux41
# 	fourteennm_and1
# 	fourteennm_and16
# 	fourteennm_bmux21
# 	fourteennm_b17mux21
# 	fourteennm_nmux21
# 	fourteennm_b5mux21
# 	fourteennm_io_ibuf
# 	fourteennm_io_obuf
# 	fourteennm_routing_wire
# 	fourteennm_ram_block
# 	fourteennm_mlab_cell
# 	fourteennm_pseudo_diff_out
# 	dffeas
# 	fourteennm_mac
# 	fourteennm_fp_mac
# 	fourteennm_iopll
# 	fourteennm_io_12_lane
# 	fourteennm_io_serdes_dpa
# 	fourteennm_refclk_input
# 	fourteennm_lvds_clock_tree
# 	fourteennm_ddio_in
# 	fourteennm_ddio_out
# 	fourteennm_iossm
# 	fourteennm_tile_ctrl
# 	fourteennm_cpa
# 	fourteennm_termination_logic
# 	fourteennm_termination
# 	fourteennm_hbmc
# 	fourteennm_uib_io_phy
# 	fourteennm_uibssm
# 	fourteennm_ufi_uib
# 	fourteennm_ufind4h_uib
# 	fourteennm_esram
# 	fourteennm_sip_io_phase_alignment
# 	fourteennm_ufi_esram
# 	fourteennm_lsm_bf
# 	fourteennm_lsm_avmm_master
# 	fourteennm_lsm_avmm_slave
# 	fourteennm_lsm_gpio_in
# 	fourteennm_lsm_gpio_intr
# 	fourteennm_lsm_gpio_out
# 	fourteennm_lsm_soft_logic_reset
# 	fourteennm_sdm_axi_fpga2sdm
# 	fourteennm_sdm_axi_sdm2fpga
# 	fourteennm_sdm_dftblock
# 	fourteennm_sdm_gpio_in
# 	fourteennm_sdm_gpio_intr
# 	fourteennm_sdm_gpio_out
# 	fourteennm_sdm_jtag_ela
# 	fourteennm_sdm_jtag_mon
# 	fourteennm_sdm_jtagblock
# 	fourteennm_sdm_key_in
# 	fourteennm_sdm_loanio
# 	fourteennm_sdm_mbox_int
# 	fourteennm_sdm_nsp
# 	fourteennm_sdm_fpga_core_rst
# 	fourteennm_sdm_gpio_intr_out
# 	fourteennm_sdm_pwr_alert
# 	fourteennm_sdm_oscillator
# 	fourteennm_sdm_por
# 	fourteennm_sdm_tamper
# 	fourteennm_sdm_vsblock
# 	fourteennm_ff
# 	fourteennm_lcell_comb
# 	fourteennm_logic_module
# 	fourteennm_arbitrary_dynamic_atom
# End time: 14:46:43 on Aug 02,2022, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:46:44 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv -work fourteennm_ver 
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/fourteennm_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# End time: 14:48:23 on Aug 02,2022, Elapsed time: 0:01:39
# Errors: 0, Warnings: 666
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:48:26 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/ct1_hssi_atoms.sv -work fourteennm_ct1_ver 
# -- Compiling module ct1_atx_pll
# -- Compiling module ct1_cmu_fpll_refclk_select
# -- Compiling module ct1_cmu_fpll
# -- Compiling module ct1_hssi_10g_rx_pcs
# -- Compiling module ct1_hssi_10g_tx_pcs
# -- Compiling module ct1_hssi_8g_rx_pcs
# -- Compiling module ct1_hssi_8g_tx_pcs
# -- Compiling module ct1_hssi_adapt_rx
# -- Compiling module ct1_hssi_adapt_tx
# -- Compiling module ct1_hssi_aib_ssm
# -- Compiling module ct1_hssi_aibcr_rx
# -- Compiling module ct1_hssi_aibcr_tx
# -- Compiling module ct1_hssi_aibnd_rx
# -- Compiling module ct1_hssi_aibnd_tx
# -- Compiling module ct1_hssi_common_pcs_pma_interface
# -- Compiling module ct1_hssi_common_pld_pcs_interface
# -- Compiling module ct1_hssi_cr2_adapt_sequencer
# -- Compiling module ct1_hssi_cr2_bti_clk_dec
# -- Compiling module ct1_hssi_cr2_cmu_fpll
# -- Compiling module ct1_hssi_cr2_ehip_core
# -- Compiling module ct1_hssi_cr2_ehip_pcs_interface
# -- Compiling module ct1_hssi_cr2_pcie_gen_switch
# -- Compiling module ct1_hssi_cr2_phip2_core
# -- Compiling module ct1_hssi_cr2_pma_adaptation
# -- Compiling module ct1_hssi_cr2_pma_cdr_pll
# -- Compiling module ct1_hssi_cr2_pma_cgb_master
# -- Compiling module ct1_hssi_cr2_pma_lc_pll
# -- Compiling module ct1_hssi_cr2_pma_lc_refclk_select_mux
# -- Compiling module ct1_hssi_cr2_pma_rx_buf
# -- Compiling module ct1_hssi_cr2_pma_rx_deser
# -- Compiling module ct1_hssi_cr2_pma_rx_dfe
# -- Compiling module ct1_hssi_cr2_pma_rx_odi
# -- Compiling module ct1_hssi_cr2_pma_rx_sd
# -- Compiling module ct1_hssi_cr2_pma_tx_buf
# -- Compiling module ct1_hssi_cr2_pma_tx_cgb
# -- Compiling module ct1_hssi_cr2_pma_tx_ser
# -- Compiling module ct1_hssi_cr2_refclk_divider
# -- Compiling module ct1_hssi_cr2_reset_sequencer
# -- Compiling module ct1_hssi_cr2_tx_sequencer
# -- Compiling module ct1_hssi_cr2_txpath_chnsequencer
# -- Compiling module ct1_hssi_cr_pma_rx_buf
# -- Compiling module ct1_hssi_cr_pma_rx_deser
# -- Compiling module ct1_hssi_cr_pma_rx_dfe
# -- Compiling module ct1_hssi_cr_pma_tx_buf
# -- Compiling module ct1_hssi_cr_pma_tx_ser
# -- Compiling module ct1_hssi_cr_refclk_divider
# -- Compiling module ct1_hssi_fifo_rx_pcs
# -- Compiling module ct1_hssi_fifo_tx_pcs
# -- Compiling module ct1_hssi_gen3_rx_pcs
# -- Compiling module ct1_hssi_gen3_tx_pcs
# -- Compiling module ct1_hssi_krfec_rx_pcs
# -- Compiling module ct1_hssi_krfec_tx_pcs
# -- Compiling module ct1_hssi_pipe_gen1_2
# -- Compiling module ct1_hssi_pipe_gen3
# -- Compiling module ct1_hssi_pldadapt_rx
# -- Compiling module ct1_hssi_pldadapt_tx
# -- Compiling module ct1_hssi_pma_adaptation
# -- Compiling module ct1_hssi_pma_cdr_refclk_select_mux
# -- Compiling module ct1_hssi_pma_cgb_master
# -- Compiling module ct1_hssi_pma_channel_pll
# -- Compiling module ct1_hssi_pma_lc_refclk_select_mux
# -- Compiling module ct1_hssi_pma_rx_odi
# -- Compiling module ct1_hssi_pma_rx_sd
# -- Compiling module ct1_hssi_pma_tx_cgb
# -- Compiling module ct1_hssi_rx_pcs_pma_interface
# -- Compiling module ct1_hssi_rx_pld_pcs_interface
# -- Compiling module ct1_hssi_tx_pcs_pma_interface
# -- Compiling module ct1_hssi_tx_pld_pcs_interface
# -- Compiling module ct3_hssi_aibadapt_rx
# -- Compiling module ct3_hssi_aibadapt_tx
# -- Compiling module ct3_hssi_aibcr_rx
# -- Compiling module ct3_hssi_aibcr_tx
# -- Compiling module ct3_hssi_cr3_refclk_divider
# -- Compiling module ct3_hssi_ehip_core
# -- Compiling module ct3_hssi_ehip_lane
# -- Compiling module ct3_hssi_rsfec
# -- Compiling module ct3_hssi_rsfecrx_mux
# -- Compiling module ct3_hssi_xcvr_refclk_mux
# -- Compiling module ct3_hssi_xcvr
# -- Compiling module fourteennm_dib_io_wrp
# -- Compiling module fourteennm_dib_phy
# -- Compiling module fourteennm_dibss_aux
# -- Compiling module ct1_hssi_avmm1_if
# -- Compiling module ct1_hssi_avmm2_if
# -- Compiling module altera_s10_xcvr_reset_endpoint
# -- Compiling module altera_s10_xcvr_clkout_endpoint
# -- Compiling module ct1_xcvr_native
# -- Compiling module ct1_xcvr_native_rev_14nm5
# -- Compiling module ct1_xcvr_channel_rev_14nm5
# -- Compiling module ct2_xcvr_native
# -- Compiling module ct2_xcvr_channel_multi
# -- Compiling module ct2_xcvr_channel_cr2
# -- Compiling module ct2_xcvr_channel_cr2e
# -- Compiling module ct2_xcvr_channel_cr2_revb
# -- Compiling module ct2_xcvr_channel_cr2e_revb
# -- Compiling module ct3_xcvr_native
# -- Compiling module ct3_xcvr_channel
# -- Compiling module ct1_xcvr_avmm1
# -- Compiling module ct1_xcvr_avmm2
# -- Compiling module ct1_xcvr_avmm_soft_logic
# -- Compiling module ct3_xcvr_avmm2_core_ip
# -- Compiling module ct3_xcvr_avmm1_soft_logic
# -- Compiling module ct3_xcvr_avmm_soft_logic_core
# -- Compiling module fourteennm_dibssm
# 
# Top level modules:
# 	ct1_atx_pll
# 	ct1_cmu_fpll_refclk_select
# 	ct1_cmu_fpll
# 	ct1_hssi_aib_ssm
# 	ct1_hssi_cr2_cmu_fpll
# 	ct1_hssi_cr2_ehip_core
# 	ct1_hssi_cr2_ehip_pcs_interface
# 	ct1_hssi_cr2_phip2_core
# 	ct1_hssi_cr2_pma_cgb_master
# 	ct1_hssi_cr2_pma_lc_pll
# 	ct1_hssi_cr2_pma_lc_refclk_select_mux
# 	ct1_hssi_cr2_refclk_divider
# 	ct1_hssi_cr_refclk_divider
# 	ct1_hssi_pma_cgb_master
# 	ct1_hssi_pma_lc_refclk_select_mux
# 	ct3_hssi_cr3_refclk_divider
# 	ct3_hssi_ehip_core
# 	ct3_hssi_rsfec
# 	ct3_hssi_rsfecrx_mux
# 	fourteennm_dib_io_wrp
# 	fourteennm_dib_phy
# 	fourteennm_dibss_aux
# 	altera_s10_xcvr_reset_endpoint
# 	altera_s10_xcvr_clkout_endpoint
# 	ct1_xcvr_native
# 	ct2_xcvr_native
# 	ct3_xcvr_native
# 	ct1_xcvr_avmm2
# 	ct3_xcvr_avmm2_core_ip
# 	fourteennm_dibssm
# End time: 14:48:31 on Aug 02,2022, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:48:31 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv -work fourteennm_ct1_ver 
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hssi_atoms_ncrypt.sv(36): (vlog-2275) Existing <protected> '<protected>'<protected> will be overwritten<protected>.
# 
# Top level modules:
# End time: 14:49:44 on Aug 02,2022, Elapsed time: 0:01:13
# Errors: 0, Warnings: 1117
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:49:47 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/cr3v0_serdes_models_ncrypt.sv -work fourteennm_ct1_ver 
# -- Compiling module AVAGO_TAP_a16_06
# -- Compiling module ip16_SENS_remote_diode_0_version_info
# -- Compiling module pad16_LVCMOSsio_tap25_0
# -- Compiling module io_jtdff_a2_pad16_LVPECLdin_acclk25_0
# -- Compiling module acclk_jtag_1_pad16_LVPECLdin_acclk25_0
# -- Compiling module pad16_LVPECLdin_acclk25_0
# -- Compiling module pad16_LVPECLdin_acclk25_0_mux_pad16_LVPECLdin_acclk25_0
# -- Compiling module io_jtdff_a2_pad16_LVCMOSsin_rst25_0
# -- Compiling module pad16_LVCMOSsin_rst25_0
# -- Compiling module pad16_OBSsio_diode_0
# -- Compiling module pad16_OBSdot_clkobs_0_version_info
# -- Compiling module io_jtdff_a2_pad16_LVCMOSsio_odtran25_0
# -- Compiling module pad16_LVCMOSsio_odtran25_0
# -- Compiling module byp16_VDDH_half25_0_version_info
# -- Compiling module esd16_AVDD_0
# -- Compiling module esd16_VDDH_center25_0_version_info
# -- Compiling module esd16_VDD_0_version_info
# -- Compiling module lc16_SPL12P5_OCTG_012_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16C_pwrup_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16CkTx_cm4_bypass_06_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16CkTx_cm4_bypass_06_sd16C_txcpam4_rxcm4_ns
# -- Compiling module step_counter_sd16C_txcpam4_rxcm4_ns
# -- Compiling module CKTESTCNTL_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ds16_clock_control1_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ds16_tickmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_serdes_esd_RCtrig18_base_a2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_serdes_esd_RCtrig18_a2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_serdes_esd_gndAgnd_diode_a3_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_serdes_esd_pshunt_base_a1_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_serdes_esd_pshunt_a1_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_serdes_esd_vddAvdd_diode_a3_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_ESD_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_bsb_mux_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_diode_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_gate_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_mux_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_pam4_par_loopback_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_pam4_par_rcvdata_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_pam4_par_rcvtest_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_phdet_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_rcvr16_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_rcvr8_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbDataOrAntDiode_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbDataOr_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbDataRead_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbLatchBase_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_jtagdma_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_reg_iface_base_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_register_iface_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_spicoclk_mux_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_syncn_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Clock_cm4_top_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_iref_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16T_lb_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_ClkObsMux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbDataOrR_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbDataOrR_8b_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbLatchBase_8b_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbLatchPD_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbRegAntDiode_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_reg_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_36x96_throw_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_subsys_decaps_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_metal_144x192_throw_m2_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_metal_144x192_throw_vddh_m2_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_metal_144x192_throw_vddh_m3_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_metal_144x192_throw_vddh_m4_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_metal_144x192_throw_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycaptap_metal_144x192_throw_m2_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycaptap_metal_144x192_throw_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_decaps_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_buf_10x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_lvlshft_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_vos_lvlshft_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_lgcr2r_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_vosr2r_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6lp_capr2r_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_latr2r_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_vosr2r_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_vos_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_36x96_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Pf10gen_slipmux_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_SPdiv2s1_inbuf_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_clk_div2slip_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_div4lv_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_decel4_cm4SP_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_f4slipmux_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_SPdiv2s1_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_pddec_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_pdlgc_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_pdupdn_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_div4_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_phd_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_taplgcr2r_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6lp_vosr2r_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapr2r_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4_Tcoil_3t_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4_ctffe_ind_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4_ctle_ind800p_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_Rterm3_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_acterm_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_term_01_bypass02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_term_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_afe_vir_dcrlf_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_decaps_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hc16clk_buf_6x_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_inv_4x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_inv_8x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapend6_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6_cap_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_inv_2x_96n_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_nand2_4x_96n_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_nor2_4x_96n_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_clkbuf_4fin_8x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_clkinv_4fin_8x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_muxc3_4x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_muxt3_4x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_nor3_2x_96n_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_obsmux_4fin_4x_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_mixer_dlybuf_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_mixer_inv_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_mixer_inv_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_vnr_mux_mixer_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_vernier_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_clk_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_dfe_bias_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_dfebuffertop_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_vsum_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_4fins_inv_1x_96n_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6ulvt_buf1_96n_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6ulvt_buf24_96n_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6ulvt_ckb12_96n_vir_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_d6ulvt_mux2_96n_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_d6hs_cdcclki_03_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_d6hs_cdcclko_vir_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_d6hs_cdcdati_se_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_d6hs_cdcmux_3to1_se_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_cdc_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_rsaff_96_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_rsa_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapend1_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapend4_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapndummy_vir_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapbuf8_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapdacL2n_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_taplat_02_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdatL2n_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapdacM2n_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdatM2n_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapdacT_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapmuxhalf_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdatTL_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdatTM_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_cm4hs_tapbuf4_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdatT_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapn_vir_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_dfeeo_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_lbbuf_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tap_bias_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_digtapa_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_digtapc_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_tapdig_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_dfe_vir_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_vir_dcrlf_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_vir_dcrlf_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_vosreg_vir_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Icm4hs_subsys_vir_dcrlf_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_buf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_serdes_esd_pshunt18_a0_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4_ESD_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_decel4_cm4XtoY_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_decelSample_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_cm4hs_decel4_subsys_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_clk_snapbuf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_Pfwgen_inv124_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_Pfwgen_inv3_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_f10gen_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fwgen_div_se_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_loadgen_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Pfwgen_cm4_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fwPd_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_divsync_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pcs_s1div_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_div234_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divx_outmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divxgen_ls_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pcsgen_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clk_div2_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pcsgen_s0div_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_Pfwgen_inv3_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clk_outmuxN_8x_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clkmuxflop_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_f4wgen_se_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fnclk_buf_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_divider_ckt_cm4_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_divider_subsys_cm4_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_EIdet_subsys_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_ACEX_Top_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_p1misc_acx_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_EIdet_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_p1misc_eid_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_inv_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_nand2_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_nor2_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_eid_acex_in_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_RACEX_DAC_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_p1misc_in_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_eid_acex_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_and2_1x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_rcvr_4x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_rcvri_4x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_tie0_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_tie1_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_mux2_4x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_PInterpolator_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clk_div2_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_dcfb_ckbuf3x_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_hs_clk_divstage_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_PITop_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_EsbLatchShadow_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pisubsys_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_buf_8x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_inv_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_mux2_1x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_div4_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_PIclockout_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pcipfdsel_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clk_outmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_refclkDiv_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_piref_divider_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pll_gainsel_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_Avref_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_inv_1x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_Pbbnand2b_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16R_Pbbnor2_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Pbbgain_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_bb_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_intcap_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pdsel_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_IQgenBias_s1buf_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_IQgen_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_hs_arch2_s1mux_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_hs_clk_divstage_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_Pf2gen_hs_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_vco_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_int_exp_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_intfilt_halfc_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pfdffrst_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pfdlatch_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pfdcntrl_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pfdmaster_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pfd_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pump_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_Vrefcap_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pll_hs_inv_06_sd16C_txcpam4_rxcm4_ns
# -- Compiling module PFD_sd16C_txcpam4_rxcm4_ns
# -- Compiling module PFD_mux_sd16C_txcpam4_rxcm4_ns
# -- Compiling module BangBang_sd16C_txcpam4_rxcm4_ns
# -- Compiling module CpIntFilt_sd16C_txcpam4_rxcm4_ns
# -- Compiling module VCO_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_intcap_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_m4_144x192_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycap_m4_144x96_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycapend_m4_144x192_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycapend_m4_144x96_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycaptap_m4_144x192_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16_bycaptap_m4_144x96_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pll_subsys_hs_07_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pll_subsys_hs_inv_07_PLLAVDD_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divxdiv2p5_hs_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divx_prescale_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divxgen_hs_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divxgen_ls_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divx_top_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_Ppllrefsel_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_pll_refclkmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_pll_subsys_hs_inv_07_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_reg_iface_base_256_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16R_register_iface_256_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Rx_rxcm4_03_PLLAVDD_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Rx_rxcm4_dcrlf_05_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_TopEsbDataOr_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hc16clk_buf_8x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_cdrf2buf_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_refclkbuf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Rx_rxcm4_dcrlf_inv_int_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16TxRx_cm4_bypass_03_bycap03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Tx_CM4_ESD_pll_avdd_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16TxRx_cm4_bypass_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_iref_ln_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16T_cp4_DrTcoil_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_RCadc_dummy_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_96_dcfb_ckbuf3x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4_TMAccel_eqgen_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_96_ACoutputn_hs_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16svt20_96_inv_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_96_inv_2x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hs16ulvt_96_muxi2_1x_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16S_96_clk_snapbuf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_96_CuP4_ACLpbkoutput_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16_96_CuP4ACoutput_stageb0_hs_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16_96_CuP4ACoutput_stageb1_hs_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4_TMAccel_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_MAccel_muxcntl_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_MAccel40to20_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_MAccel4to2_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_MAccel_20to4_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_TMAccel_40to2Top_no10b_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_txobsmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16_TMAccel_tstmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4TMAccel_ckt_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4_alertmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4TMAccel_dmareg_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrCntl_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_CuP4TMAccel_subsys_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrDrv_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrOut_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lc16T_cm4v2_DrSnpCel_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrSnpBuf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrSnpB0_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrSnpB1_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_cm4v2_DrData_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_divxclkDiv_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_f10gen_clkinv_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_f4w_clkreg_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fifomux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fnclk_buf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fnmux_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_fwPd_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_refclkDiv_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_syncclk_inv_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_clk_div2slip_04_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_f10gen_clkbuf_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_loadgen_se_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_clk_div2slip_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_Pfwgen_CuP4_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_pcsgen_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_divider_ckt_CuP4_021_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_divider_subsys_CuP4_021_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16S_intcap_02_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_Pf2gen_hs_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_fp_ln_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_vco_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_pll_hs_inv_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_pll_subsys_hs_05_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_pll_subsys_hs_inv_05_PLLVDD_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_pll_subsys_hs_inv_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16T_register_iface_256_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Tx_CM4_ESD_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Tx_txcm4_02_PLLVDD_bycap01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Tx_txcm4_inv_int_05_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Esb_txcm4_rxcm4_dcrlf_inv_int_06_sd16C_txcpam4_rxcm4_ns
# -- Compiling module mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ijtag_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module binit_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module memory_bist_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module atpg_scan_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clock_mux_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module latch_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clk_gtr_mem16_sr2p11_1024x22_pgr_4lg_lsb_spico_dmem_03_sd16C_txcpam4_rxcm4_ns
# -- Compiling module mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ijtag_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module binit_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module memory_bist_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module atpg_scan_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clock_mux_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module latch_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clk_gtr_mem16_sr2p11_4096x88_pgr_4lg_lsb_spico_imem_01_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16Lsb_spico_cm4_07_sd16C_txcpam4_rxcm4_ns
# -- Compiling module serdes_interrupt_control_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clock_swap_sd16C_txcpam4_rxcm4_ns
# -- Compiling module lsb_clock_mux_sd16C_txcpam4_rxcm4_ns
# -- Compiling module jtag_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dff0_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dff1_sd16C_txcpam4_rxcm4_ns
# -- Compiling module Endff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module Resetdff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module Setdff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ResetSetdff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module quadsynch_sd16C_txcpam4_rxcm4_ns
# -- Compiling module trpsynch_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dblsynch_sd16C_txcpam4_rxcm4_ns
# -- Compiling module neglatch_sd16C_txcpam4_rxcm4_ns
# -- Compiling module jtagreg_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_mux2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_mux4_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_rcvr_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_buf2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_buf8_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_buf16_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_or2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_and2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_xor2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module hand_xor3_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ckmux_sd16C_txcpam4_rxcm4_ns
# -- Compiling module taprff_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ijtag_lat_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clkgater_sd16C_txcpam4_rxcm4_ns
# -- Compiling module clk_gate_sync_sd16C_txcpam4_rxcm4_ns
# -- Compiling module phase_beacon_capture_sd16C_txcpam4_rxcm4_ns
# -- Compiling module tx_sd16C_txcpam4_rxcm4_ns
# -- Compiling module rx_sd16C_txcpam4_rxcm4_ns
# -- Compiling module an_frame_build_sd16C_txcpam4_rxcm4_ns
# -- Compiling module compress_trans_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_16x20x32x40_grbx_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_80x64x40x32x20x16_grbx_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_bmc_decoder_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_decoder_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_encoder_sd16C_txcpam4_rxcm4_ns
# -- Compiling module pmd_frame_build_80_sd16C_txcpam4_rxcm4_ns
# -- Compiling module pmd_frame_lock_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module trans_counter_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module bit_count_running_40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sas_tt_fast_10bit_mux_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sas_tt_8b10b_encoder_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sas_tt_frame_build_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dme_80_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd_counter_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd_timer_sd16C_txcpam4_rxcm4_ns
# -- Compiling module cal_sd16C_txcpam4_rxcm4_ns
# -- Compiling module timer_counter_sd16C_txcpam4_rxcm4_ns
# -- Compiling module prbs_encoder_sd16C_txcpam4_rxcm4_ns
# -- Compiling module prbsgen_sd16C_txcpam4_rxcm4_ns
# -- Compiling module psd_counter_sd16C_txcpam4_rxcm4_ns
# -- Compiling module data_compare_error_select_sd16C_txcpam4_rxcm4_ns
# -- Compiling module para_loop_sd16C_txcpam4_rxcm4_ns
# -- Compiling module data_compare_sd16C_txcpam4_rxcm4_ns
# -- Compiling module compare_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sbus_mem_cell_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sbus_mem_cell_dp_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sbus_mem_cell_sp2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module serdes_m4_sbus_memory2_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sbus_rx_cntl32_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sbusrx_lsb_spico40_sd16C_txcpam4_rxcm4_ns
# -- Compiling module test_top_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ijtag_sd16C_txcpam4_rxcm4_ns
# -- Compiling module serdes_dma_memory0_sd16C_txcpam4_rxcm4_ns
# -- Compiling module memory_sd16C_txcpam4_rxcm4_ns
# -- Compiling module dmem_ram_wrapper_sd16C_txcpam4_rxcm4_ns
# -- Compiling module imem_ram_wrapper_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ecc_secded_encode_sd16C_txcpam4_rxcm4_ns
# -- Compiling module ecc_secded_decode_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_cond_unit_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_i_shift16_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_main_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_math_unit_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_mult16_sd16C_txcpam4_rxcm4_ns
# -- Compiling module spico_mult16_unit_sd16C_txcpam4_rxcm4_ns
# -- Compiling module sd16C_txcpam4_rxcm4_ns_09
# -- Compiling module RR16FF_211MRF128X88B4A0F0E1L16_wrapper
# -- Compiling module RR16FF_211MRF256X88B4A0F0E1L16_wrapper
# -- Compiling module RR16FFGL_111UHD4096X39M4B4W0R0E1L0P0D0L20_wrapper
# -- Compiling module mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module ijtag_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module binit_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module memory_bist_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module atpg_scan_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module clock_mux_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module latch_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module clk_gtr_mem16_sr2p11_10240x22_pgr_16lg_sbus_master_spico_dmem_03_sd16sbus_master
# -- Compiling module mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module ijtag_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module binit_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module memory_bist_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module atpg_scan_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module clock_mux_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module latch_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module clk_gtr_mem16_sr2p11_3072x88_pgr_4lg_lsb_spico_imem_03_sd16sbus_master
# -- Compiling module dff_sd16sbus_master
# -- Compiling module Endff_sd16sbus_master
# -- Compiling module Resetdff_sd16sbus_master
# -- Compiling module Presetdff_sd16sbus_master
# -- Compiling module Setdff_sd16sbus_master
# -- Compiling module trpsynch_sd16sbus_master
# -- Compiling module dblsynch_sd16sbus_master
# -- Compiling module neglatch_sd16sbus_master
# -- Compiling module ckmux_sd16sbus_master
# -- Compiling module taprff_sd16sbus_master
# -- Compiling module clkgater_sd16sbus_master
# -- Compiling module sd16sbus_master_03
# -- Compiling module sbus_mem_cell_sd16sbus_master
# -- Compiling module sbus_mem_cell_sp2_sd16sbus_master
# -- Compiling module spico_sbus_memory00_sd16sbus_master
# -- Compiling module spico_sd16sbus_master
# -- Compiling module spico_dmem_sd16sbus_master
# -- Compiling module spico_dmem_io_sd16sbus_master
# -- Compiling module spico_dmem_wrapper_sd16sbus_master
# -- Compiling module spico_imem_sd16sbus_master
# -- Compiling module spico_sbus_rx_top_sd16sbus_master
# -- Compiling module spico_counter_sd16sbus_master
# -- Compiling module spico_syncreg_sd16sbus_master
# -- Compiling module sbus_rx_cntl32_sd16sbus_master
# -- Compiling module ecc_secded_encode_sd16sbus_master
# -- Compiling module ecc_secded_decode_sd16sbus_master
# -- Compiling module spico_cond_unit_sd16sbus_master
# -- Compiling module spico_i_shift16_sd16sbus_master
# -- Compiling module spico_main_sd16sbus_master
# -- Compiling module spico_math_unit_sd16sbus_master
# -- Compiling module spico_mult16_sd16sbus_master
# -- Compiling module spico_mult16_unit_sd16sbus_master
# -- Compiling module i2c_master_sd16sbus_master
# -- Compiling module masterInterface_sd16sbus_master
# -- Compiling module new_i2cSlave_sd16sbus_master
# -- Compiling module new_registerInterface_sd16sbus_master
# -- Compiling module new_serialInterface_sd16sbus_master
# -- Compiling module sbus_controller_sd16sbus_master
# -- Compiling module sbus_tdr_sd16sbus_master
# -- Compiling module sbus_clk_divider_sd16sbus_master
# -- Compiling module sbus_clock_divider_sd16sbus_master
# -- Compiling module sbus_contention_sd16sbus_master
# -- Compiling module sbus_execute_sd16sbus_master
# -- Compiling module sbus_fsm_sd16sbus_master
# -- Compiling module sbus_read_sd16sbus_master
# -- Compiling module sbus_rom_fsm_sd16sbus_master
# -- Compiling module clock_halt_sd16sbus_master
# -- Compiling module sbus_post_memory_sd16sbus_master
# -- Compiling module sbus_post_rx_sd16sbus_master
# -- Compiling module sbus_post_sd16sbus_master
# -- Compiling module hand_buf8_sd16sbus_master
# -- Compiling module ds16_pmro_03_version_info
# -- Compiling module ds16_pmro_03
# -- Compiling module ds16_memmaster_03
# 
# Top level modules:
# 	AVAGO_TAP_a16_06
# 	ip16_SENS_remote_diode_0_version_info
# 	pad16_LVCMOSsio_tap25_0
# 	pad16_LVPECLdin_acclk25_0
# 	pad16_LVCMOSsin_rst25_0
# 	pad16_OBSsio_diode_0
# 	pad16_OBSdot_clkobs_0_version_info
# 	pad16_LVCMOSsio_odtran25_0
# 	byp16_VDDH_half25_0_version_info
# 	esd16_AVDD_0
# 	esd16_VDDH_center25_0_version_info
# 	esd16_VDD_0_version_info
# 	sd16R_bb_02_sd16C_txcpam4_rxcm4_ns
# 	sd16R_intcap_03_sd16C_txcpam4_rxcm4_ns
# 	sd16R_pdsel_03_sd16C_txcpam4_rxcm4_ns
# 	sd16R_vco_03_sd16C_txcpam4_rxcm4_ns
# 	sd16C_txcpam4_rxcm4_ns_09
# 	RR16FF_211MRF128X88B4A0F0E1L16_wrapper
# 	RR16FF_211MRF256X88B4A0F0E1L16_wrapper
# 	RR16FFGL_111UHD4096X39M4B4W0R0E1L0P0D0L20_wrapper
# 	sd16sbus_master_03
# 	ds16_pmro_03_version_info
# 	ds16_pmro_03
# 	ds16_memmaster_03
# End time: 14:49:49 on Aug 02,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:49:53 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/ct1_hip_atoms.sv -work fourteennm_ct1_ver 
# -- Compiling module ct1_hssi_x16_pcie
# 
# Top level modules:
# 	ct1_hssi_x16_pcie
# End time: 14:49:53 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:49:53 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ct1_hip_atoms_ncrypt.sv -work fourteennm_ct1_ver 
# 
# Top level modules:
# End time: 14:49:54 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:49:54 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/ctp_hssi_atoms.sv -work fourteennm_ct1_ver 
# -- Compiling module ctp_tile
# -- Compiling module ptile_s10_v0
# 
# Top level modules:
# 	ptile_s10_v0
# End time: 14:49:56 on Aug 02,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:49:56 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv -work fourteennm_ct1_ver 
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2597) '<protected>' is being treated as 32-bit signed integer and will overflow.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-13314) Defaulting port '<protected>' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# ** Warning: /home/Programs/intelFPGA_pro/19.4/quartus/eda/sim_lib/mentor/ctp_hssi_atoms_ncrypt.sv(36): (vlog-2583) [SVCHK] - Extra checking for conflicts with always_comb and always_latch variables is done at vopt time.
# 
# Top level modules:
# End time: 14:51:07 on Aug 02,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 153
# [exec] com
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_in/sim/SRAM_SC_clock_in.v -work SRAM_SC_clock_in 
# -- Compiling module SRAM_SC_clock_in
# 
# Top level modules:
# 	SRAM_SC_clock_in
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_reset_in/sim/SRAM_SC_reset_in.v -work SRAM_SC_reset_in 
# -- Compiling module SRAM_SC_reset_in
# 
# Top level modules:
# 	SRAM_SC_reset_in
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:09 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 14:51:09 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:10 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/timing_adapter_191/sim/SRAM_SC_master_1_timing_adapter_191_rrgemwi.sv -work timing_adapter_191 
# -- Compiling module SRAM_SC_master_1_timing_adapter_191_rrgemwi
# 
# Top level modules:
# 	SRAM_SC_master_1_timing_adapter_191_rrgemwi
# End time: 14:51:10 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_avalon_sc_fifo_191/sim/SRAM_SC_master_1_altera_avalon_sc_fifo_191_e5eqkcq.v -work altera_avalon_sc_fifo_191 
# -- Compiling module SRAM_SC_master_1_altera_avalon_sc_fifo_191_e5eqkcq
# 
# Top level modules:
# 	SRAM_SC_master_1_altera_avalon_sc_fifo_191_e5eqkcq
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_avalon_st_bytes_to_packets_1910/sim/altera_avalon_st_bytes_to_packets.v -work altera_avalon_st_bytes_to_packets_1910 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_avalon_st_packets_to_bytes_1910/sim/altera_avalon_st_packets_to_bytes.v -work altera_avalon_st_packets_to_bytes_1910 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_avalon_packets_to_master_1910/sim/altera_avalon_packets_to_master.v -work altera_avalon_packets_to_master_1910 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/channel_adapter_191/sim/SRAM_SC_master_1_channel_adapter_191_uc27kqq.sv -work channel_adapter_191 
# -- Compiling module SRAM_SC_master_1_channel_adapter_191_uc27kqq
# 
# Top level modules:
# 	SRAM_SC_master_1_channel_adapter_191_uc27kqq
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/channel_adapter_191/sim/SRAM_SC_master_1_channel_adapter_191_cco4x3a.sv -work channel_adapter_191 
# -- Compiling module SRAM_SC_master_1_channel_adapter_191_cco4x3a
# 
# Top level modules:
# 	SRAM_SC_master_1_channel_adapter_191_cco4x3a
# End time: 14:51:11 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:11 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_reset_controller_191/sim/altera_reset_controller.v -work altera_reset_controller_191 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_reset_controller_191/sim/altera_reset_synchronizer.v -work altera_reset_controller_191 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/altera_jtag_avalon_master_191/sim/SRAM_SC_master_1_altera_jtag_avalon_master_191_3zppvky.v -work altera_jtag_avalon_master_191 
# -- Compiling module SRAM_SC_master_1_altera_jtag_avalon_master_191_3zppvky
# 
# Top level modules:
# 	SRAM_SC_master_1_altera_jtag_avalon_master_191_3zppvky
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_1/sim/SRAM_SC_master_1.v -work SRAM_SC_master_1 
# -- Compiling module SRAM_SC_master_1
# 
# Top level modules:
# 	SRAM_SC_master_1
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_iopll_0/altera_iopll_1930/sim/SRAM_SC_iopll_0_altera_iopll_1930_qazux7i.vo -work altera_iopll_1930 
# -- Compiling module SRAM_SC_iopll_0_altera_iopll_1930_qazux7i
# 
# Top level modules:
# 	SRAM_SC_iopll_0_altera_iopll_1930_qazux7i
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_iopll_0/altera_iopll_1930/sim/stratix10_altera_iopll.v -work altera_iopll_1930 
# -- Compiling module stratix10_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# 
# Top level modules:
# 	stratix10_altera_iopll
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_iopll_0/sim/SRAM_SC_iopll_0.v -work SRAM_SC_iopll_0 
# -- Compiling module SRAM_SC_iopll_0
# 
# Top level modules:
# 	SRAM_SC_iopll_0
# End time: 14:51:12 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:12 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_2/altera_s10_user_rst_clkgate_1910/sim/altera_s10_user_rst_clkgate.sv -work altera_s10_user_rst_clkgate_1910 
# -- Compiling module altera_s10_user_rst_clkgate
# 
# Top level modules:
# 	altera_s10_user_rst_clkgate
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_s10_user_rst_clkgate_2/sim/SRAM_SC_s10_user_rst_clkgate_2.v -work SRAM_SC_s10_user_rst_clkgate_2 
# -- Compiling module SRAM_SC_s10_user_rst_clkgate_2
# 
# Top level modules:
# 	SRAM_SC_s10_user_rst_clkgate_2
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_clock_bridge_0/sim/SRAM_SC_clock_bridge_0.v -work SRAM_SC_clock_bridge_0 
# -- Compiling module SRAM_SC_clock_bridge_0
# 
# Top level modules:
# 	SRAM_SC_clock_bridge_0
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/intel_mce_100/sim/sim_dummy.v -work intel_mce_100 
# -- Compiling module sim_dummy
# 
# Top level modules:
# 	sim_dummy
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/ram_1port_2000/sim/ram1_ram_1port_intel_mce_2000_pjgwmpq.v -work ram_1port_2000 
# -- Compiling module ram1_ram_1port_intel_mce_2000_pjgwmpq
# 
# Top level modules:
# 	ram1_ram_1port_intel_mce_2000_pjgwmpq
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/intel_mce_arb_100/sim/sim_dummy.v -work intel_mce_arb_100 
# -- Compiling module sim_dummy
# 
# Top level modules:
# 	sim_dummy
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/ram_1port_2000/sim/ram1_ram_1port_intel_mce_arb_2000_37opjya.v -work ram_1port_2000 
# -- Compiling module ram1_ram_1port_intel_mce_arb_2000_37opjya
# 
# Top level modules:
# 	ram1_ram_1port_intel_mce_arb_2000_37opjya
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:13 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/ram_1port_2000/sim/ram1_ram_1port_2000_dumndey.v -work ram_1port_2000 
# -- Compiling module ram1_ram_1port_2000_dumndey
# 
# Top level modules:
# 	ram1_ram_1port_2000_dumndey
# End time: 14:51:13 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram1/sim/ram1.v -work ram1 
# -- Compiling module ram1
# 
# Top level modules:
# 	ram1
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_jtag_interface.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_dc_streaming.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_sld_node.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_jtag_streaming.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_clock_crosser.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:14 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_std_synchronizer_nocut.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 14:51:14 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_base.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_remover.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_idle_inserter.v -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_dc_streaming_191/sim/altera_avalon_st_pipeline_stage.sv -work altera_jtag_dc_streaming_191 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/timing_adapter_191/sim/SRAM_SC_master_0_timing_adapter_191_rrgemwi.sv -work timing_adapter_191 
# -- Compiling module SRAM_SC_master_0_timing_adapter_191_rrgemwi
# 
# Top level modules:
# 	SRAM_SC_master_0_timing_adapter_191_rrgemwi
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_avalon_sc_fifo_191/sim/SRAM_SC_master_0_altera_avalon_sc_fifo_191_e5eqkcq.v -work altera_avalon_sc_fifo_191 
# -- Compiling module SRAM_SC_master_0_altera_avalon_sc_fifo_191_e5eqkcq
# 
# Top level modules:
# 	SRAM_SC_master_0_altera_avalon_sc_fifo_191_e5eqkcq
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_avalon_st_bytes_to_packets_1910/sim/altera_avalon_st_bytes_to_packets.v -work altera_avalon_st_bytes_to_packets_1910 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 14:51:15 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:15 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_avalon_st_packets_to_bytes_1910/sim/altera_avalon_st_packets_to_bytes.v -work altera_avalon_st_packets_to_bytes_1910 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_avalon_packets_to_master_1910/sim/altera_avalon_packets_to_master.v -work altera_avalon_packets_to_master_1910 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/channel_adapter_191/sim/SRAM_SC_master_0_channel_adapter_191_uc27kqq.sv -work channel_adapter_191 
# -- Compiling module SRAM_SC_master_0_channel_adapter_191_uc27kqq
# 
# Top level modules:
# 	SRAM_SC_master_0_channel_adapter_191_uc27kqq
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 -sv /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/channel_adapter_191/sim/SRAM_SC_master_0_channel_adapter_191_cco4x3a.sv -work channel_adapter_191 
# -- Compiling module SRAM_SC_master_0_channel_adapter_191_cco4x3a
# 
# Top level modules:
# 	SRAM_SC_master_0_channel_adapter_191_cco4x3a
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_reset_controller_191/sim/altera_reset_controller.v -work altera_reset_controller_191 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_reset_controller_191/sim/altera_reset_synchronizer.v -work altera_reset_controller_191 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/altera_jtag_avalon_master_191/sim/SRAM_SC_master_0_altera_jtag_avalon_master_191_3zppvky.v -work altera_jtag_avalon_master_191 
# -- Compiling module SRAM_SC_master_0_altera_jtag_avalon_master_191_3zppvky
# 
# Top level modules:
# 	SRAM_SC_master_0_altera_jtag_avalon_master_191_3zppvky
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:16 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ip/SRAM_SC/SRAM_SC_master_0/sim/SRAM_SC_master_0.v -work SRAM_SC_master_0 
# -- Compiling module SRAM_SC_master_0
# 
# Top level modules:
# 	SRAM_SC_master_0
# End time: 14:51:16 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:17 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram2/ram2/ram_2port_2000/sim/ram2_ram_2port_2000_s3stiby.v -work ram_2port_2000 
# -- Compiling module ram2_ram_2port_2000_s3stiby
# 
# Top level modules:
# 	ram2_ram_2port_2000_s3stiby
# End time: 14:51:17 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:17 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/ram2/ram2/sim/ram2.v -work ram2 
# -- Compiling module ram2
# 
# Top level modules:
# 	ram2
# End time: 14:51:17 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:17 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/SRAM_SC/sim/SRAM_SC.v -work SRAM_SC 
# -- Compiling module SRAM_SC
# 
# Top level modules:
# 	SRAM_SC
# End time: 14:51:17 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 2020.1 Compiler 2020.01 Jan 28 2020
# Start time: 14:51:17 on Aug 02,2022
# vlog -reportprogress 300 /home/xiyingd/HIST_RAM_MEMTEST/source_files/pipeline_ram.sv /home/xiyingd/HIST_RAM_MEMTEST/source_files/pipeline_ram_tb.sv 
# -- Compiling module pipeline_ram
# -- Compiling module pipeline_ram_tb
# 
# Top level modules:
# 	pipeline_ram_tb
# End time: 14:51:17 on Aug 02,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# pipeline_ram_tb
# [exec] elab_debug
# vsim -voptargs="+acc" -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fourteennm_ver -L fourteennm_ct1_ver -L SRAM_SC_clock_in -L SRAM_SC_reset_in -L altera_jtag_dc_streaming_191 -L timing_adapter_191 -L altera_avalon_sc_fifo_191 -L altera_avalon_st_bytes_to_packets_1910 -L altera_avalon_st_packets_to_bytes_1910 -L altera_avalon_packets_to_master_1910 -L channel_adapter_191 -L altera_reset_controller_191 -L altera_jtag_avalon_master_191 -L SRAM_SC_master_1 -L altera_iopll_1930 -L SRAM_SC_iopll_0 -L altera_s10_user_rst_clkgate_1910 -L SRAM_SC_s10_user_rst_clkgate_2 -L SRAM_SC_clock_bridge_0 -L intel_mce_100 -L ram_1port_2000 -L intel_mce_arb_100 -L ram1 -L SRAM_SC_master_0 -L ram_2port_2000 -L ram2 -L SRAM_SC pipeline_ram_tb 
# Start time: 14:51:17 on Aug 02,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.pipeline_ram_tb(fast)
# Loading work.pipeline_ram(fast)
# Loading ram2.ram2(fast)
# Loading ram_2port_2000.ram2_ram_2port_2000_s3stiby(fast)
# Loading altera_lnsim_ver.altera_syncram(fast)
# Loading altera_lnsim_ver.ALTERA_LNSIM_MEMORY_INITIALIZATION(fast)
# Warning: starting Stratix 10 and onwards, read during write mode port a no longer support NEW_DATA_NO_NBE_READ, simulation will behave as NEW_DATA_WITH_NBE_READ
# Warning: starting Stratix 10 and onwards, read during write mode port b no longer support NEW_DATA_NO_NBE_READ, simulation will behave as NEW_DATA_WITH_NBE_READ
# ** Note: $finish    : /home/xiyingd/HIST_RAM_MEMTEST/source_files/pipeline_ram_tb.sv(24)
#    Time: 225 ns  Iteration: 0  Instance: /pipeline_ram_tb
# End time: 15:11:42 on Aug 02,2022, Elapsed time: 0:20:25
# Errors: 0, Warnings: 0
