-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
-- Date        : Fri May  2 21:50:51 2025
-- Host        : younas-Latitude-7280 running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_noc_tg_pmon_0_sim_netlist.vhdl
-- Design      : design_1_noc_tg_pmon_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xcvh1582-vsva3697-2MP-e-S
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2024.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
UyCWWcMezmLAHpDowUNzu8tDr1s2ab0s49TUFbL1lpEtvmNPp6uq+zCN3Tn3KVczEQlMw1A8PNRS
ev2uqjZkSqDHePQqB41rCtl1M1McR5CPkHG6XoWkMsWLiI+PN40edf2jhyIxONv98TrVRe1mZqkX
l/eJ+JfwN5CpKKrr4NA=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JefitVZlZ3FMNOdBu+lkVLKkuOMazacq/FalI+qX0wZjAGV3uGWiofDy9tfoJvN5cMSBTt9kcML7
uC+XiLwp4h8uc8ymCk6l0F/X+011w+J0yNNXxgzyqjsXqjvBHXX9b4et4zL8Rt8mT/W5nHKmjPeo
kK0b6I3K8V4cc5atIrvzju90y/SgYsL0uJQQbEeWhGjZgqHKNfMKvau0tdR6CEWBPAqSyvRYJs3D
n4SOn1fTGd4UmL+a0DvCDpOZCkNyShcqUNv7m59MZaCPjQa6EUxNqzVA+d+gnl6qGRoyA4NWQfQH
YabbSPWMT138KuK2LYdJI4Mc5x1Y/LRI2nWFFA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
IeA2bHpz/yvqkYoFNvXWOe5uvdev9J8O3zO1PsxGaqZc2IJIN74eUhjRj/Q+iNCyLiM2vY4lgODF
bLAxBx/KvRqlnozEW7e8hQkwLQKUAIQebfzeyPoL7rekWu04wsMmBj/eMnNJeK2TgBqxteUYZj5f
kDuocp6vKrORpv1SBBQ=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lleqt/VHBikST6NzZF4T4LbzTyAbZUtWAnX3UHvpoPFxlc1vM/hdVQA7oeA4rC853V+aDISX0REA
XwgKdw9/CnSGPj428JavD68zMnu/23PNsn7jT/3Obe8ZAXeBbGsM4Wosk1cSMcQysrrGbkd3iP78
yFat15NZyU8Iq4NL6KNynZ9qoCr9MC50DVu6n3RcxIcA9X1qAv267Sky+hUbFvXN2j9jCpnNy5Yk
Crh/x+jDBzHDvHDJLvo2X8NULJ791J+kEyzPIgfHKM9Z5Win3Isw8Ubih1CrBxyhnLIzRgxRt+QP
+Cyu4wvo0Ge56EAXM8nLKZbTfUc8SEmkU5VgAg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
BiqZbVBvc9yXZl7x8uA8caz135KKQbLLZUfUnl9D/s11P7mIk70iOGJCTYORTZrFQEpBwlgwDNsb
MvJBNh5JS4je2z5kbol10YKpOYwAJ5b3JAqW46NIIJ6QhY95gF+aXoxXC2a0W1i064JGQDHZPSb5
lDBDHUPe+leJLFSAC0FFDcCUPVjxyOPzcFeRFZTkCng6qI1dXN09fB1QCDGeQ23tGkWNe4I7XVNy
3LRlrPue2dJH6gdLooCLKfekhMzEa5holt/WLlKJfQsA8MoMnQ8wcPvEubxtSOUbDgmgKc9VlNO0
tYQnr1FYvieocKspDF3FW0usTAKsyk5R8ji42A==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gVMeYwpF9Zcj2ley5PIP34tE/OCAbIacjeV+GrM1tLsgDTfY7yPkJHnC5JqEzPK5qtBjyw4wwyAU
IGnTjI2JN1TgzldC+jZTHfy0VveSJb/vcETCSwhS2QCkgl1KYniF7XPKODeQzvpMsvlUGM9Txrcp
LfkS03QH/VWiMnqnHK1poG8lslfvQ2Soe4DCiTME7/x//aaGFDn7R0RGabXS2xSl0kND4urDptvx
KZG6gl0oPsiZc9s+0aaMFnRIz0sI/y6dtYNCbw+VZ1MalbbNvE5+a0Coq561mhnEd08epPYxLeET
FV1l86LBfo9vQ+58wUvLUS0UMcn0YqPgrpTidQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2023_11", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
CcfVRR2xHAGKwG67D3vTmTxbsm4j++MDzGSAoN/BW8BKhS9tbpEyEPBFveR5Px6J/bS7c6BkA5Pl
0jsQyYNRHu16ci9dQ2cURBR3onQxCmPC7d9PMOL+94kr73DNTy2u1Y6y9C+SaRnqbqcC20eXCzFP
xCWPRBMyDd8plLXYAynYTDfH3Aik2BbroecM81J/sQ7m916hwE69AVAQsGrpKipx/pOfrgvNwECl
1YW2gvYfLcMvEl60m7qKU2fJB0bi8OF1SH/OUL6S1Z5X2UuCtNW1S3x4GWczHCxKMJ47TA4n9l6m
guxr2JHiCUyZqZ73HKsZmEn9NaddWWEBDQjUqg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iIZ70GOFfV68mmvcgMcObCVqTosSmuXAhdl1W5Za0aQ4ehwCLGaJT5M91JQiAoKgJAKFjCCstkOB
aPfaIA3jGRZOXbZnJBrjm+/wNsXTIv+SkQpNBOXF0oLAf+skRvIHjypAFZ7NLk+ibApPHSCL1ZI2
KIuFgbVunUJXopL7u72fQvjReIGUxtZ9IOhqi52gr65EJUjYq4sbdhtKxfUBG93ewjy/gT5o278z
ET8m2m4e2l1Mb7Q7+VPS7cmK/lzyxjddOix/3y+gPIY22mtT+KE7Un3HDC0ijXxPfng4n3gwAbCu
VTM7N8A3zFEd9A6qRhis8N+2aPkjFk4Uv3HdD4PaqUNQYJKVH4hvZ7Xzx3hHX4TbBm1hkV6Y7rzG
9oZfF7mXGD91rW7/dFImuTr3ClHMdIF6XCauiri8O+UKgVnaSBKXubvmybUW82hc2x5rJlO2gHn2
lQUnYyLCqeb8ENH5E26U07iEzacN7TJivIDorY7mgxVG99ykiFvhu8W9

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
p65I5fz6JWwL8uPg7/EhUdUns+WRNGw894FcSG86VqqsFUoeolUaXow2mOg1w7G0i4pv+XWxTUZ9
10fx5xV2h6F/NuMmzJy2tX27UqwlOOZbi8M+E802vbcaGotGVZ544aLmn60teU9p4VhoX43ru5nl
yloC7lYpRAkLi7PJs1UTaOb/w2Crw0NUouvJRRzp2XrB+jvHP7v9dNEkOqKIaUcbybbO7abC1No0
y2C5am2mfdLenZMo/8cCNMpj+ST/nUL6fWODXyalXLD9pGGa4pV8fueAYW9qD1ipSrq9eUG2RuBX
OywcyulXtEYcJiIBmlsx4it5K9UvBmOwa0Nzbw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 4720)
`protect data_block
3JvHZEgOlsn5EdZ0XbuEVh/jrVDDAWdCWp5hANU8JAHXcTnVkcp3DcoaiZL9xgFXnqAWe+CEkWjO
8o8G2EvTdJmtmy9OWsnvDxgGG1swtwLwKWBeODe8AzTsEXBU3wgw7daIktf0utLbg7AFhsaboT8P
r/UxPpNMiLroyajRVBsr1atmp3DXNKPMbTsXGPg4s1usIyBVCKOXNQIcBdWdAN0PFkDgKLz6BRpE
TPMoyl9As7AHKMgawzn22IyFzoHIarpyVN7tyW/9ShP2YOtGT83ImNCd3rw3NV3LOpfSfVXEl7p8
Oj4CramQoWtXnOP37LuwPbSRMx5KUHeTmBZdpH2+psg1Z03/CyR8u/GQdY1MO6s2Q6IxecVF6t4K
bL0OWjjXjjhWZaqw8j/dkF49wSH1HK8/nJg2KvcKtymRbPGKN0oR1HobkUdpS6VJXqaK/34t1vgi
HBQq591t7yv5xUFH9atmxO6vGMGwz9FrgQTZ1X4Flqag4tus9W0ce8n1vIBBCiV+XBUe7hQnZYDx
CBGYKvPd+F06H9h+VDV1zvWlPcsZlE6/R6kCjTDsHbzANMTmthTVDhZNfm275JjpA7bx7hJV3oWi
5WaQUvTmr5AkAndHpoNqq0W8e2ocLYmyD3cfs1/MwDn+lmj82uBfjpFWRSg9xC6y/3+JGoCsUhLm
pk3caDfBj+xQAfvn09Hp7pbvQCo8QVFBL2TdJqpEmt5MCvITJaIuDfsWtVaf2ugg5jR5AchpYTQH
JbAEAXTk7aC0e8x6kh8U7XIdWbCQhX4foDZobWG9jP0w3pxFS8hAt4JYxDv1G9p3Z5FOBibDm3sj
q3YKq/FDtPWai1OjD0NwcMLzp6mjqyh5nq60DtqcNZvm9FzOPE0n6JQoU4mrbMjyjyGyWo7V3XvS
rKSFcfBRvbD/rjpfc6pXoPuP/Rc/GC8uXor+Ro2HKr0aEDgj0ooiiRkwiAy6QTquvxhHkr5fh/I5
yCxeTx4LypkJMZwPGw9FEoVQL+P7rlckrXi17Pcglb2JgYYUlJFOMUerE7GQiwI2L90P1VxvPupG
MCQa8w9s9YlDdxuKmCnTmHNzvPHs2GrWH+097dQtPe4QufxTOfSQAaNjRru3k2X99caIyhIB/tFm
X2bSvq71FeKrO1EDY4HeDeMg8lgJzZbpmY/jsy5o3ItvTGvaCCk5jM7kmYYdHotPhBDnRZV8a8/d
do82tPNWUNidS3L1KRGFDXek/gVVoOibo82Yt5oTJc3aqAvdmVo/Gl2aYegstgHN9TJzSLyn7WtS
HYaoChTseBiS7/7O264IMexA5xzfVknbFEj0WhwiA/TdFUn8bSzwJcuj5YF4VdYbLIG18V4BXIfT
iaiV76saK0r9gYMsCKLceoscdOkLqfVqMilkkdxHtz/I3rOVBHDKUKLL4f1aRvEc0RBh2miKHxOg
m0B2vn+UiKv47EChlnTtJjhhms38Xjn75CbpXwCV90PrdSHWM9SEyWii9QuInryjPgqu15ezez3p
3XQaAPgXw0PVeMrGQZAJ86S86Iykq5Pnz9/uMEzbtoIrS7zvSwLcUKBBtghsiZCUosjcaj300ezr
iIGe+O/B1JConr2Ne8aF4maStpDssx/p7/8lLphLm8bWoOzwFFgOTTnIboSbGmTvliiXfz7UaUal
WSle5aVUkJvuyV6D6qafclvAReyKd0/iA80rafn6i2lfbSsJX4zkmETJ2CudoVz5JG4j1/hLZsrr
7y86poNNqf8seupfuZJHW+okhjf6HKDh4YE3qpu7IgIByGDj5Kc/fYLcdyeLBj/HJvzH+kIl6+ir
AIcNZwxAkLUuFkAb3Vox2UZksuweCxMhpGVO4e1t0MjOuenZnd71VEpawUMhoj5RCvjUyqie4/Q6
UjUDz3MYcpL4nhrwqwjSUi8o67q+Ujaeie2cIA6JDZty+nDJYKG5K+n6mCM2flUPw5HuxcaKAZ/k
W8KUYm3g/twCUIwAYRNhNB0uaZpYSahA0DIt3wqTwJskeACNRdCKbum6SKXP3wLo4CSuKvsHXxoE
BbAHkSwHtbCwRYpPWI5EBMPlYfkn39P4Ch3He1cW3lqoN6WaYjum9LV4IbbwqVLXfwvZxmY4o2ba
+N+ttaN/Xlp6yEytrOSUd+NZyvo29PZp3JGd1ebbw6DOvdoKKKacNJ7I2f0s3m3CoC70msQUktwD
DqyPxBibBWIGuCNH8OauNzKSC/wwkGk8bb88lIC846s9xRT3fwWyUg3GoXg9g6D5di7pv1BW+7rT
77zr6WGl5Z4+jbvm78pPz/LXHQFF5ml04I6C7X06Seo893T7D3acGEQLtviVwoZ1r81y0SlFa/Ic
9j0/HbdY8fQ+sXrwT9xiowTe0Ux0AIU4Kr193BZx07P03symAdIkeHRUONqjdpxe80yK4a8nocMP
ibfIw1jW9+ZOiU6JcODrUCMdeIzoxRimyIQzCvCpqtYiNysh1Xa+HNVCWKqgLqNUnaaifmxMw6TF
3nbZbZo2a37BhUKqH8OhEclHHHsRlybJYJlWavYmKT2qJZFYyIBbQ9rGCIYX/0WmdM//GYl4QzSU
ryaepQAQHMXLH8/UADTLwLExQpcn6NExf01km0TDfe4IR0auQnz+uHZhqPEpX4WU83xsBG45R88V
VOt6LIpuyoNfr+7vDmW/8l/XrlQevX9ffwUKaLm7CLm7Gt2vxhaMXTHMhHca41TS2K8fH1+qHvA+
Y1wJOc9Z+oL5pHKV+EFOkV2oN/IIwMGUb8KSloDnzACpr9Pbnsh7LyX1sLCuOLX8gZXj6/9MuRn2
2xxTpLupfjrGAJ0aHceVMIXtt3gVJer9D3mHiCRClk4cSB1TDF0cwXngplBWOobwwGobJoU1KiHI
eTCMv7NgbOpvuNhNX3SadL8aLwfcTU6UQQy2/9jhQrKTOLKXziEY1NVY6AhHCy+jwLUQfPvvyXiC
ILgTdakRx22dzN3TbtKodx75arjlvmUEberLEA06aqLm6RiQXWBSlh948SwG0/j3Gsx0mpyq83dA
IA9kv38PzfYSDiRy9402bNCUNEfoA1gCEnbTbYSoQeE/AA3DUzRpTeYel9+//UoY05RdJTs2SqOG
mV32bgFGKQRsr+76MXhPGCUtgYcrWb7O90565Arw88HcVg+06TWcV+O7W8RLjpxKGDTToh8jf6fz
LjEGtJGJid1w79BT/N73oEHsDzXOaDe941ZL6/1zWLT4m3NzqzYf8EkiWhmlkg+n/AS9Miha84WD
6JmeFfVB3zzFa69OlootETlo8ZwapjJtT/nKOIwO4Lp31SZCr/TPgpOAEXTGkITMD0k53Am3SEkm
bQbnPbR6881uFzMJd26ch6GDI1AaF9cohmOG2NcU+Wkj6Bp0NfcSORqOjSVR2OYtPyyDmiKwpSTP
aZH8R0n27K3opSHuMYE3Rg2ZQ2G2XO2JPODUdvpdZwYxExTKS2We20Q4HFy+2ARZQ49gtkn/qQnR
znwN0DjqEJ8vRW6GHLnkh07LkbiLChuEOMObl9hPD1FX1kZpzTY1jyUdSXa/Ye4zGhx89PLC0BFR
z/GJxGt6a18IrkGMtFI2b7XcxlhrDGwaMRVKJTtsLuA2ysbJWuuLEhPp7Vw1NTLEPpmae5J3HXh4
iBR4FsNBIIFg/TYy82iTB80HE8PsiF3HVK4UmrG3Rbk7wFvnIG9Leh9cBYXLUtMJ6zGEyQcu6SkI
T2RWhza7QJi21K2yu0ou+84AqhysxajflaRu+bIIGcAV5ySXOKDrKdUnCRDaTSG5TpenHyGCPE7+
4ZbD+FaKQSQ7za3X+aSAAgnrkId/7A56I9lRRvnFQnm4vNag3OHqd/ye3+v6rW6svKmNKfR3PMI9
ol+0U193X2DvEjjuFBvl40b9mbGFQSGhUWXdWJdOIU6uzSH6ZMQ3k7ITjII+/ystTQiPEAN4LKzR
uAIfC4eDC6Qg783QYGkaglb7MZFtz+diSyY8HOfC5nQg+yTgMmMLhGLflH5Y86Bpy3cP5eBfVwsg
ClTXtLM2Y3chyql43GOe2HWy+CA+MfS2wLYWI12Cmlhx9kqqOA+hj0XTNyK91wXc/0e2Ff4LsHCe
H5RvRjK1TH7J7xR6y1XkfKgnXkpfRXpjQbusivjaViswRSKvmQg/lSyUm+o/iQVxLefT1CrG5olh
P5/x7mjlxvXPV80N4M5Ol9bqxaxJaYeeUcfwILpAIZ1O6G48trkzCUOzOVrv07baMuyuYNL1uHD7
j/oqfTodNkc70zqmGIrhcnTyuR52NmKjqDA3Wg53Cs6NIw73RX7W+yTBIYD3oCEcHdbg2UyQxv/z
+UzD4JzgYhmU96zkCEAQM7r22OsPXYxA4CgR7frmzYx1zLF9GPuxIjZB87NQmJSaTfRJ62EhEV+x
di32MIYmhScnJb5sbZjzGZ7xAiPJGIKefXBBRvnn0PlYumfwiNN5s6Qjd3VLuruzSMzMuozxhtZy
1tL3GALiCxcoXY+eYg4VRx32zsLZN6F0DeaAXK9s98yWmNEJ9BZnJSb4vccmpc8Rv8oUpPZsaBx/
jIOzn4tvXq27dQUYnYxf56TnKG1GC69dblTKinrXuD4jwbZTuafgjsQvkFHc80gH13piqZ6dcaFG
VnmzmgL0iWIaXpddPDoi+ufjBd69aM/mROLGIY/J3fEDsCMdg6+7a7JC4c/p3o/71x1+HlCcrQ/w
1JKFZwidDZ1ur8CMQNCJ6raTtGpmEVo1und8WR90dvvQbiRMTMLyDr7gmSr6COSFbeiVA+qlZiXE
IcHe01EEZRukEwbwEJD5uBH+qAoFIB4S7kXU270ujtMIQU/mYoFnchX9OvFkWPjFN4mvIp7l91Mv
pEk1ocZcrNpAWOe4PrELAgrKCMKhsO59XCM+pW/JMeGtZ0C6GLz9lqrJZpEFOsbzrUVsEl4svOjW
UP5iC1pbs6vS340CLhmvJVG2gtWoRziPCM0f2D+uHZvhjVwYzH/HPhjFs46M3IZXxogHjmhtNQnS
WoH+v0m/tHR1+IQxJASiQwEk+DWDstUcD00NTKUPqdFqZTr0Nx1ikMsUbNccOnKvawJZ7D6XEddN
N6D1ZSLbzdc8eTP7pDX5K4gY2rqj2UJZdlmXasG1X1xs48iQUWYb1alZSn64VytZ9PpEeN4w4j86
wuGOn09qqgQhBBj7IIyhqFA29WtLF746VZ4F1PCSTiXK3tje5okmeun4+As0nr5VbqUEwWPfsw6b
4NDAPGozetHsrkxDOYgBANvyPOHxHtxGEvjlNL982VvrGuSnuEQNFmbYxnBY6AObARChW+s9b5NX
uYWHpbqNGoxZXljJwpKPR3bhDl5+K5UvJU91rdDQ/t+1G6QpmcsrQc5EISGv5KJh2DnMrH7Vl5C1
jpPIvu9ztE9Vaq3OSej76uTD20rWR6HnxEfAiRiR4KsfQw5PzUgL8fJL07NhJAgdvn7lqBBDEpPY
4+V1gDa4Zlh6krkU3MS/Dw3indXrXexmFvcjHIl/o5krGKTdGceFTRA+fY5CgkuPAyneftPIPaWb
uaw3jy0G5ydVnZnLOg8ny9TyO5u/FyINTh+hWIqp3A0b78cd+RYoz51fxdlz848c3Ud0u7512Nkm
Oo6eEt1q+DLmlU1pb02oAcFdyc2yPppv8MMJo4Okt9g7xlj+T/Z0c0514s/K/OJl5UU8tnxddO0J
w7Fwd/ISlYYYqZoxYg7l9SrR3vrZt1Tu9staWIQ6kzN6ijeXUTRv3vdcRtjKBXgC+lKscZDfuWra
7SF6MnO9gxwpTNhaYbNkkoVBAQyiYNfGtwviS7OGmr09V86SEUiS9mQOlafbvoQfL5P7NWFx7q4h
pnwXUqRd+oYlx/KytCsbqCx66N70a/q5Y+aZsaKHB4tu4mpKfLsW+OlCHj1/uBl/3arJXz072gDk
QX8xpLBJzAGljwZg52e44CAE9OtHyTnzEMeyAjXJisim691p0bxRZgPmxlFR6TwpnEApp++oiYk/
BblsaTTPk92kCh2jZbUFhmCXLd19kDwUJ4jwabmDTkfTCpvVDv5ECphjn5cSKHI9wvfii+wuzx22
vG2WB59YDgDtdk+3dfGzWkeFTl4PI/Uop6wosHN3Wcwaa1B9tpyZNmPMSl8TBhKyh0veXjycTfhn
yODdBoNy+wx68Iw3DDO0fKlKXz2GwogPmQ21i+Hktk47BKYdBEaWKT4KHtr1dBA42zD1B5TSH7pz
n4OmYfEyX0GarBN15MvmrFzxwq4eCE5f2z8u0Qty2mNYCK16hA7BQtRpB36KjA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    axi_arst_n : in STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_awid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_awaddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wlast : in STD_LOGIC;
    axi_wvalid : in STD_LOGIC;
    axi_wready : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_bid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : in STD_LOGIC;
    axi_arid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 63 downto 0 );
    axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_rid : in STD_LOGIC_VECTOR ( 6 downto 0 );
    axi_rdata : in STD_LOGIC_VECTOR ( 255 downto 0 );
    axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rlast : in STD_LOGIC;
    axi_rvalid : in STD_LOGIC;
    dummy_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_noc_tg_pmon_0,axi_pmon_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_pmon_v1_0_2,Vivado 2024.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of inst : label is 512;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of inst : label is 12;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of inst : label is 16;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of inst : label is 64;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of inst : label is 64;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of inst : label is 64;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of inst : label is 64;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of inst : label is 256;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of inst : label is 7;
  attribute C_AXI_PROTOCOL : string;
  attribute C_AXI_PROTOCOL of inst : label is "AXI4";
  attribute PARAM_AXI_TG_ID : integer;
  attribute PARAM_AXI_TG_ID of inst : label is 0;
  attribute PRINT_LATENCIES : string;
  attribute PRINT_LATENCIES of inst : label is "OFF";
  attribute SIMULATION : string;
  attribute SIMULATION of inst : label is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of inst : label is "true";
  attribute tCK : integer;
  attribute tCK of inst : label is 3333;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 CLK CLK";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of axi_aclk : signal is "slave";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME CLK, ASSOCIATED_BUSIF S_AXI:S_AXIS, ASSOCIATED_RESET axi_arst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arst_n : signal is "xilinx.com:signal:reset:1.0 RST_N RST";
  attribute X_INTERFACE_MODE of axi_arst_n : signal is "slave";
  attribute X_INTERFACE_PARAMETER of axi_arst_n : signal is "XIL_INTERFACENAME RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute X_INTERFACE_INFO of axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute X_INTERFACE_INFO of axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute X_INTERFACE_INFO of axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute X_INTERFACE_INFO of axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute X_INTERFACE_INFO of axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute X_INTERFACE_INFO of axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute X_INTERFACE_MODE of axi_awid : signal is "monitor slave";
  attribute X_INTERFACE_PARAMETER of axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 256, PROTOCOL AXI4, FREQ_HZ 300000000, ID_WIDTH 7, ADDR_WIDTH 64, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.0, CLK_DOMAIN design_1_noc_clk_gen_0_axi_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute X_INTERFACE_INFO of axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_pmon_v1_0_2
     port map (
      axi_aclk => '0',
      axi_araddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_arburst(1 downto 0) => B"00",
      axi_arcache(3 downto 0) => B"0000",
      axi_arid(6 downto 0) => B"0000000",
      axi_arlen(7 downto 0) => B"00000000",
      axi_arready => '0',
      axi_arsize(2 downto 0) => B"000",
      axi_arst_n => axi_arst_n,
      axi_arvalid => '0',
      axi_awaddr(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axi_awburst(1 downto 0) => B"00",
      axi_awcache(3 downto 0) => B"0000",
      axi_awid(6 downto 0) => B"0000000",
      axi_awlen(7 downto 0) => B"00000000",
      axi_awprot(2 downto 0) => B"000",
      axi_awready => '0',
      axi_awsize(2 downto 0) => B"000",
      axi_awvalid => '0',
      axi_bid(6 downto 0) => B"0000000",
      axi_bready => '0',
      axi_bresp(1 downto 0) => B"00",
      axi_bvalid => '0',
      axi_rdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_rid(6 downto 0) => B"0000000",
      axi_rlast => '0',
      axi_rready => '0',
      axi_rresp(1 downto 0) => B"00",
      axi_rvalid => '0',
      axi_wdata(255 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axi_wlast => '0',
      axi_wready => '0',
      axi_wstrb(31 downto 0) => B"00000000000000000000000000000000",
      axi_wvalid => '0',
      axis_tdata(511 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      axis_tdest(11 downto 0) => B"000000000000",
      axis_tid(15 downto 0) => B"0000000000000000",
      axis_tkeep(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tlast => '0',
      axis_tready => '0',
      axis_tstrb(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tuser(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      axis_tvalid => '0',
      dummy_out => dummy_out
    );
end STRUCTURE;
