[{"DBLP title": "Fine-grained DVFS using on-chip regulators.", "DBLP authors": ["Stijn Eyerman", "Lieven Eeckhout"], "year": 2011, "doi": "https://doi.org/10.1145/1952998.1952999", "OA papers": [{"PaperId": "https://openalex.org/W2048085362", "PaperTitle": "Fine-grained DVFS using on-chip regulators", "Year": 2011, "CitationCount": 92, "EstimatedCitation": 92, "Affiliations": {"Ghent University": 2.0}, "Authors": ["Stijn Eyerman", "Lieven Eeckhout"]}]}, {"DBLP title": "Exploring the effects of on-chip thermal variation on high-performance multicore architectures.", "DBLP authors": ["Chen-Yong Cher", "Eren Kursun"], "year": 2011, "doi": "https://doi.org/10.1145/1952998.1953000", "OA papers": [{"PaperId": "https://openalex.org/W2164332729", "PaperTitle": "Exploring the effects of on-chip thermal variation on high-performance multicore architectures", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Chen-Yong Cher", "Eren Kursun"]}]}, {"DBLP title": "Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP caches.", "DBLP authors": ["Carole-Jean Wu", "Margaret Martonosi"], "year": 2011, "doi": "https://doi.org/10.1145/1952998.1953001", "OA papers": [{"PaperId": "https://openalex.org/W2074303271", "PaperTitle": "Adaptive timekeeping replacement", "Year": 2011, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Princeton University": 2.0}, "Authors": ["Carole-Jean Wu", "Margaret Martonosi"]}]}, {"DBLP title": "Deterministic finite automata characterization and optimization for scalable pattern matching.", "DBLP authors": ["Lucas Vespa", "Ning Weng"], "year": 2011, "doi": "https://doi.org/10.1145/1952998.1953002", "OA papers": [{"PaperId": "https://openalex.org/W1974429469", "PaperTitle": "Deterministic finite automata characterization and optimization for scalable pattern matching", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Southern Illinois University Carbondale": 2.0}, "Authors": ["Lucas Vespa", "Ning Weng"]}]}, {"DBLP title": "Parallelization libraries: Characterizing and reducing overheads.", "DBLP authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"], "year": 2011, "doi": "https://doi.org/10.1145/1952998.1953003", "OA papers": [{"PaperId": "https://openalex.org/W2011875368", "PaperTitle": "Parallelization libraries", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Rutgers Sexual and Reproductive Health and Rights": 1.0, "Nvidia (United States)": 1.0, "Princeton University": 1.0}, "Authors": ["Abhishek Bhattacharjee", "Gilberto Contreras", "Margaret Martonosi"]}]}, {"DBLP title": "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems.", "DBLP authors": ["Xiangyu Dong", "Yuan Xie", "Naveen Muralimanohar", "Norman P. Jouppi"], "year": 2011, "doi": "https://doi.org/10.1145/1970386.1970387", "OA papers": [{"PaperId": "https://openalex.org/W1970958679", "PaperTitle": "Hybrid checkpointing using emerging nonvolatile memories for future exascale systems", "Year": 2011, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Pennsylvania State University": 2.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Xiangyu Dong", "Yuan Xie", "Naveen Muralimanohar", "Norman P. Jouppi"]}]}, {"DBLP title": "Efficient and effective misaligned data access handling in a dynamic binary translation system.", "DBLP authors": ["Jianjun Li", "Chenggang Wu", "Wei-Chung Hsu"], "year": 2011, "doi": "https://doi.org/10.1145/1970386.1970388", "OA papers": [{"PaperId": "https://openalex.org/W2040531796", "PaperTitle": "Efficient and effective misaligned data access handling in a dynamic binary translation system", "Year": 2011, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Institute of Computing Technology": 1.5, "University of Chinese Academy of Sciences": 0.5, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Jianjun Li", "Chenggang Wu", "Wei-Chung Hsu"]}]}, {"DBLP title": "DeFT: Design space exploration for on-the-fly detection of coherence misses.", "DBLP authors": ["Guru Venkataramani", "Christopher J. Hughes", "Sanjeev Kumar", "Milos Prvulovic"], "year": 2011, "doi": "https://doi.org/10.1145/1970386.1970389", "OA papers": [{"PaperId": "https://openalex.org/W2023582707", "PaperTitle": "DeFT", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"George Washington University": 1.0, "INTEL Corporation#TAB#": 1.0, "Meta (Israel)": 1.0, "Georgia Institute of Technology": 1.0}, "Authors": ["Guru Venkataramani", "Christopher C.W. Hughes", "Sanjeev Kumar", "Milos Prvulovic"]}]}, {"DBLP title": "Evaluating indirect branch handling mechanisms in software dynamic translation systems.", "DBLP authors": ["Jason Hiser", "Daniel W. Williams", "Wei Hu", "Jack W. Davidson", "Jason Mars", "Bruce R. Childers"], "year": 2011, "doi": "https://doi.org/10.1145/1970386.1970390", "OA papers": [{"PaperId": "https://openalex.org/W2029880463", "PaperTitle": "Evaluating indirect branch handling mechanisms in software dynamic translation systems", "Year": 2011, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Virginia": 5.0, "University of Pittsburgh": 1.0}, "Authors": ["Jason D. Hiser", "Daniel R. Williams", "Wei Hu", "Jack W. Davidson", "Jason Mars", "Bruce R. Childers"]}]}, {"DBLP title": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs.", "DBLP authors": ["Xi E. Chen", "Tor M. Aamodt"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019609", "OA papers": [{"PaperId": "https://openalex.org/W2014468639", "PaperTitle": "Hybrid analytical modeling of pending cache hits, data prefetching, and MSHRs", "Year": 2011, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of British Columbia": 2.0}, "Authors": ["Xi Chen", "Tor M. Aamodt"]}]}, {"DBLP title": "CATCH: A mechanism for dynamically detecting cache-content-duplication in instruction caches.", "DBLP authors": ["Marios Kleanthous", "Yiannakis Sazeides"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019610", "OA papers": [{"PaperId": "https://openalex.org/W1985671208", "PaperTitle": "CATCH", "Year": 2011, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Cyprus": 2.0}, "Authors": ["Marios Kleanthous", "Yiannakis Sazeides"]}]}, {"DBLP title": "Managing SMT resource usage through speculative instruction window weighting.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019611", "OA papers": [{"PaperId": "https://openalex.org/W2076828486", "PaperTitle": "Managing SMT resource usage through speculative instruction window weighting", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Ghent University Hospital": 1.0, "French Institute for Research in Computer Science and Automation": 0.5, "Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 0.5}, "Authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"]}]}, {"DBLP title": "Power gating strategies on GPUs.", "DBLP authors": ["Po-Han Wang", "Chia-Lin Yang", "Yen-Ming Chen", "Yu-Jung Cheng"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019612", "OA papers": [{"PaperId": "https://openalex.org/W2024001079", "PaperTitle": "Power gating strategies on GPUs", "Year": 2011, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Po-Han Peter Wang", "Chia-Lin Yang", "Yenming J. Chen", "Yu-Jung Cheng"]}]}, {"DBLP title": "Dynamic access distance driven cache replacement.", "DBLP authors": ["Min Feng", "Chen Tian", "Changhui Lin", "Rajiv Gupta"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019613", "OA papers": [{"PaperId": "https://openalex.org/W2007811959", "PaperTitle": "Dynamic access distance driven cache replacement", "Year": 2011, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, Riverside": 4.0}, "Authors": ["Min Feng", "Chen Tian", "Changhui Lin", "Rajiv Gupta"]}]}, {"DBLP title": "Evaluating placement policies for managing capacity sharing in CMP architectures with private caches.", "DBLP authors": ["Ahmad Samih", "Yan Solihin", "Anil Krishna"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019614", "OA papers": [{"PaperId": "https://openalex.org/W2015890419", "PaperTitle": "Evaluating placement policies for managing capacity sharing in CMP architectures with private caches", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"North Carolina State University": 2.0, "IBM SYSTEMS AND TECHNOLOGY GROUP#TAB#": 1.0}, "Authors": ["Ahmad Samih", "Yan Solihin", "Anil Kumar Indira Krishna"]}]}, {"DBLP title": "Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy.", "DBLP authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019615", "OA papers": [{"PaperId": "https://openalex.org/W2122442934", "PaperTitle": "Maintaining performance on power gating of microprocessor functional units by using a predictive pre-wakeup strategy", "Year": 2011, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chung Cheng University": 2.0, "Feng Chia University": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"]}]}, {"DBLP title": "DEFCAM: A design and evaluation framework for defect-tolerant cache memories.", "DBLP authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "year": 2011, "doi": "https://doi.org/10.1145/2019608.2019616", "OA papers": [{"PaperId": "https://openalex.org/W2003344292", "PaperTitle": "DEFCAM", "Year": 2011, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Pittsburgh": 3.0}, "Authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"]}]}]