{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431978384752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431978384761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 12:46:24 2015 " "Processing started: Mon May 18 12:46:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431978384761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431978384761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3test -c lab3test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3test -c lab3test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431978384763 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1431978388745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Line_Buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Line_Buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "V/Line_Buffer1.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978394606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978394606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Sdram_RD_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Sdram_RD_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "V/Sdram_RD_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978394675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978394675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Sdram_WR_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Sdram_WR_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "V/Sdram_WR_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978394751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978394751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Sdram_Control.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Sdram_Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "V/Sdram_Control.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978394849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978394849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Sdram_FIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Sdram_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978394921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978394921 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(58) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(58): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 58 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978395000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Sdram_Control_4Port.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Sdram_Control_4Port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395009 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(27) " "Verilog HDL Expression warning at sdr_data_path.v(27): truncated literal to match 1 bits" {  } { { "V/sdr_data_path.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/sdr_data_path.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1431978395081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file V/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "V/sdr_data_path.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/sdr_data_path.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file V/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "V/control_interface.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/command.v 1 1 " "Found 1 design units, including 1 entities, in source file V/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "V/command.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395258 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VGA_Controller VGA_Controller.v(61) " "Verilog Module Declaration warning at VGA_Controller.v(61): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VGA_Controller\"" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 61 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978395346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/VGA_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT_8.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/SEG7_LUT.v 1 1 " "Found 1 design units, including 1 entities, in source file V/SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file V/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Reset_Delay.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Reset_Delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/RAW2RGB.v 1 1 " "Found 1 design units, including 1 entities, in source file V/RAW2RGB.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/Line_Buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file V/Line_Buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "V/Line_Buffer.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_Controller.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/I2C_CCD_Config.v 1 1 " "Found 1 design units, including 1 entities, in source file V/I2C_CCD_Config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978395945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978395945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/CCD_Capture.v 1 1 " "Found 1 design units, including 1 entities, in source file V/CCD_Capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/mysystem.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/mysystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem " "Found entity 1: mysystem" {  } { { "mysystem/synthesis/mysystem.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "mysystem/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper_001 " "Found entity 1: mysystem_irq_mapper_001" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_irq_mapper " "Found entity 1: mysystem_irq_mapper" {  } { { "mysystem/synthesis/submodules/mysystem_irq_mapper.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1 " "Found entity 1: mysystem_mm_interconnect_1" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396688 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: mysystem_mm_interconnect_1_rsp_xbar_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: mysystem_mm_interconnect_1_rsp_xbar_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: mysystem_mm_interconnect_1_cmd_xbar_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: mysystem_mm_interconnect_1_cmd_xbar_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978396941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978396941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397014 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978397073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978397074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_id_router_default_decode " "Found entity 1: mysystem_mm_interconnect_1_id_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397082 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_id_router " "Found entity 2: mysystem_mm_interconnect_1_id_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397082 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978397156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978397156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_1_addr_router_default_decode " "Found entity 1: mysystem_mm_interconnect_1_addr_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397164 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_1_addr_router " "Found entity 2: mysystem_mm_interconnect_1_addr_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0 " "Found entity 1: mysystem_mm_interconnect_0" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: mysystem_mm_interconnect_0_rsp_xbar_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_rsp_xbar_demux " "Found entity 1: mysystem_mm_interconnect_0_rsp_xbar_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: mysystem_mm_interconnect_0_cmd_xbar_mux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: mysystem_mm_interconnect_0_cmd_xbar_demux" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397948 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978397948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978397948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978398067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978398067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_id_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_id_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398076 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_id_router " "Found entity 2: mysystem_mm_interconnect_0_id_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398076 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel mysystem_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978398132 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel mysystem_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at mysystem_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1431978398132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_mm_interconnect_0_addr_router_default_decode " "Found entity 1: mysystem_mm_interconnect_0_addr_router_default_decode" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398142 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_mm_interconnect_0_addr_router " "Found entity 2: mysystem_mm_interconnect_0_addr_router" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_HPS_Digits.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_HPS_Digits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_HPS_Digits " "Found entity 1: mysystem_HPS_Digits" {  } { { "mysystem/synthesis/submodules/mysystem_HPS_Digits.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_HPS_Digits.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_HPS_State.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_HPS_State.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_HPS_State " "Found entity 1: mysystem_HPS_State" {  } { { "mysystem/synthesis/submodules/mysystem_HPS_State.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_HPS_State.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_Verilog_ACK.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_Verilog_ACK.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_Verilog_ACK " "Found entity 1: mysystem_Verilog_ACK" {  } { { "mysystem/synthesis/submodules/mysystem_Verilog_ACK.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_Verilog_ACK.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_ImageData.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_ImageData.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_ImageData " "Found entity 1: mysystem_ImageData" {  } { { "mysystem/synthesis/submodules/mysystem_ImageData.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_ImageData.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_sdram_pll_0 " "Found entity 1: mysystem_sys_sdram_pll_0" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_sys_sdram_pll_0_sys_pll " "Found entity 1: mysystem_sys_sdram_pll_0_sys_pll" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_jtag_uart_0_sim_scfifo_w " "Found entity 1: mysystem_jtag_uart_0_sim_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""} { "Info" "ISGN_ENTITY_NAME" "2 mysystem_jtag_uart_0_scfifo_w " "Found entity 2: mysystem_jtag_uart_0_scfifo_w" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""} { "Info" "ISGN_ENTITY_NAME" "3 mysystem_jtag_uart_0_sim_scfifo_r " "Found entity 3: mysystem_jtag_uart_0_sim_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""} { "Info" "ISGN_ENTITY_NAME" "4 mysystem_jtag_uart_0_scfifo_r " "Found entity 4: mysystem_jtag_uart_0_scfifo_r" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""} { "Info" "ISGN_ENTITY_NAME" "5 mysystem_jtag_uart_0 " "Found entity 5: mysystem_jtag_uart_0" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_start.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_start " "Found entity 1: mysystem_start" {  } { { "mysystem/synthesis/submodules/mysystem_start.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_start.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_onchip_memory2_0 " "Found entity 1: mysystem_onchip_memory2_0" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0 " "Found entity 1: mysystem_hps_0" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io " "Found entity 1: mysystem_hps_0_hps_io" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978398950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978398950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978399947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978399947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_hps_io_border " "Found entity 1: mysystem_hps_0_hps_io_border" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_hps_0_fpga_interfaces " "Found entity 1: mysystem_hps_0_fpga_interfaces" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mysystem/synthesis/submodules/mysystem_system_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mysystem/synthesis/submodules/mysystem_system_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 mysystem_system_pll_0 " "Found entity 1: mysystem_system_pll_0" {  } { { "mysystem/synthesis/submodules/mysystem_system_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_system_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400598 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "lab3test.v(205) " "Verilog HDL Module Instantiation warning at lab3test.v(205): ignored dangling comma in List of Port Connections" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 205 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1431978400663 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab3test.v(459) " "Verilog HDL information at lab3test.v(459): always construct contains both blocking and non-blocking assignments" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 459 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1431978400665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3test.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab3test " "Found entity 1: lab3test" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/bin2dec.v 1 1 " "Found 1 design units, including 1 entities, in source file V/bin2dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2dec " "Found entity 1: bin2dec" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "V/myAccumulator.v 1 1 " "Found 1 design units, including 1 entities, in source file V/myAccumulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 myAccumulator " "Found entity 1: myAccumulator" {  } { { "V/myAccumulator.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/myAccumulator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978400812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978400812 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HPS_CLK2 lab3test.v(513) " "Verilog HDL Implicit Net warning at lab3test.v(513): created implicit net for \"HPS_CLK2\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 513 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978400813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout hps_sdram_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at hps_sdram_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978400813 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978400814 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab3test.v(347) " "Verilog HDL Instantiation warning at lab3test.v(347): instance has no name" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 347 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1431978400921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab3test " "Elaborating entity \"lab3test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1431978403936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab3test.v(130) " "Verilog HDL assignment warning at lab3test.v(130): truncated value with size 32 to match size of target (10)" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978403954 "|lab3test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 lab3test.v(131) " "Verilog HDL assignment warning at lab3test.v(131): truncated value with size 32 to match size of target (10)" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978403955 "|lab3test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 lab3test.v(166) " "Verilog HDL assignment warning at lab3test.v(166): truncated value with size 32 to match size of target (2)" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978403956 "|lab3test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab3test.v(480) " "Verilog HDL assignment warning at lab3test.v(480): truncated value with size 32 to match size of target (8)" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978403964 "|lab3test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "lab3test.v" "u1" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(105) " "Verilog HDL assignment warning at VGA_Controller.v(105): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404262 "|lab3test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(108) " "Verilog HDL assignment warning at VGA_Controller.v(108): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404263 "|lab3test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(111) " "Verilog HDL assignment warning at VGA_Controller.v(111): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404263 "|lab3test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(169) " "Verilog HDL assignment warning at VGA_Controller.v(169): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404263 "|lab3test|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 VGA_Controller.v(195) " "Verilog HDL assignment warning at VGA_Controller.v(195): truncated value with size 32 to match size of target (13)" {  } { { "V/VGA_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/VGA_Controller.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404263 "|lab3test|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "lab3test.v" "u2" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "lab3test.v" "u3" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404323 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978404334 "|lab3test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978404334 "|lab3test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404334 "|lab3test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404334 "|lab3test|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "V/CCD_Capture.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404334 "|lab3test|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "lab3test.v" "u4" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RAW2RGB.v(76) " "Verilog HDL assignment warning at RAW2RGB.v(76): truncated value with size 32 to match size of target (12)" {  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404371 "|lab3test|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RAW2RGB.v(77) " "Verilog HDL assignment warning at RAW2RGB.v(77): truncated value with size 32 to match size of target (12)" {  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404371 "|lab3test|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 RAW2RGB.v(78) " "Verilog HDL assignment warning at RAW2RGB.v(78): truncated value with size 32 to match size of target (12)" {  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978404371 "|lab3test|RAW2RGB:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "V/RAW2RGB.v" "u0" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "altshift_taps_component" { Text "/project/eec181/jimmyu21/CameraClean/V/Line_Buffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978404985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Line_Buffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978405002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405003 ""}  } { { "V/Line_Buffer.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Line_Buffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978405003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_kvt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_kvt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_kvt " "Found entity 1: shift_taps_kvt" {  } { { "db/shift_taps_kvt.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/shift_taps_kvt.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978405231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978405231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_kvt RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated " "Elaborating entity \"shift_taps_kvt\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1f1 " "Found entity 1: altsyncram_e1f1" {  } { { "db/altsyncram_e1f1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_e1f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978405529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978405529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1f1 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|altsyncram_e1f1:altsyncram2 " "Elaborating entity \"altsyncram_e1f1\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|altsyncram_e1f1:altsyncram2\"" {  } { { "db/shift_taps_kvt.tdf" "altsyncram2" { Text "/project/eec181/jimmyu21/CameraClean/db/shift_taps_kvt.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7of.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7of " "Found entity 1: cntr_7of" {  } { { "db/cntr_7of.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/cntr_7of.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978405827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978405827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7of RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|cntr_7of:cntr1 " "Elaborating entity \"cntr_7of\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|cntr_7of:cntr1\"" {  } { { "db/shift_taps_kvt.tdf" "cntr1" { Text "/project/eec181/jimmyu21/CameraClean/db/shift_taps_kvt.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978405840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qac " "Found entity 1: cmpr_qac" {  } { { "db/cmpr_qac.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/cmpr_qac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978406099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978406099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qac RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4 " "Elaborating entity \"cmpr_qac\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_kvt:auto_generated\|cntr_7of:cntr1\|cmpr_qac:cmpr4\"" {  } { { "db/cntr_7of.tdf" "cmpr4" { Text "/project/eec181/jimmyu21/CameraClean/db/cntr_7of.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "lab3test.v" "u5" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "/project/eec181/jimmyu21/CameraClean/V/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2dec bin2dec:comb_302 " "Elaborating entity \"bin2dec\" for hierarchy \"bin2dec:comb_302\"" {  } { { "lab3test.v" "comb_302" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(38) " "Verilog HDL assignment warning at bin2dec.v(38): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406315 "|lab3test|bin2dec:comb_26900"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(36) " "Verilog HDL assignment warning at bin2dec.v(36): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406315 "|lab3test|bin2dec:comb_26900"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(34) " "Verilog HDL assignment warning at bin2dec.v(34): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406316 "|lab3test|bin2dec:comb_26900"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(32) " "Verilog HDL assignment warning at bin2dec.v(32): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406316 "|lab3test|bin2dec:comb_26900"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(30) " "Verilog HDL assignment warning at bin2dec.v(30): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406316 "|lab3test|bin2dec:comb_26900"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2dec.v(28) " "Verilog HDL assignment warning at bin2dec.v(28): truncated value with size 32 to match size of target (4)" {  } { { "V/bin2dec.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/bin2dec.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406316 "|lab3test|bin2dec:comb_26900"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "lab3test.v" "u7" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(365) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(365): truncated value with size 32 to match size of target (10)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(411) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(411): truncated value with size 32 to match size of target (23)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(403) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(403): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(403) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(403): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(403) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(403): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(403) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(403): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406367 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406368 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406369 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406370 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406371 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(403) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(403)" {  } { { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 403 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1431978406372 "|lab3test|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "V/Sdram_Control_4Port.v" "control1" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "V/control_interface.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406406 "|lab3test|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "V/control_interface.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406406 "|lab3test|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "V/control_interface.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406406 "|lab3test|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "V/Sdram_Control_4Port.v" "command1" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406428 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "V/command.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406441 "|lab3test|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "V/command.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406441 "|lab3test|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "V/command.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978406441 "|lab3test|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "V/Sdram_Control_4Port.v" "data_path1" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406459 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(27) " "Verilog HDL assignment warning at sdr_data_path.v(27): truncated value with size 32 to match size of target (2)" {  } { { "V/sdr_data_path.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/sdr_data_path.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978406469 "|lab3test|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "V/Sdram_Control_4Port.v" "write_fifo1" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978406511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "V/Sdram_FIFO.v" "dcfifo_component" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978407092 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407093 ""}  } { { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978407093 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1431978407337 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 164 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1431978407337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_odu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_odu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_odu1 " "Found entity 1: dcfifo_odu1" {  } { { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978407343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978407343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_odu1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated " "Elaborating entity \"dcfifo_odu1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/a_gray2bin_oab.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978407539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978407539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_odu1.tdf" "rdptr_g_gray2bin" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/a_graycounter_nv6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978407877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978407877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_odu1.tdf" "rdptr_g1p" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978407890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/a_graycounter_jdc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978408153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978408153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_odu1.tdf" "wrptr_g1p" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978408165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mb1 " "Found entity 1: altsyncram_6mb1" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978408438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978408438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mb1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram " "Elaborating entity \"altsyncram_6mb1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\"" {  } { { "db/dcfifo_odu1.tdf" "fifo_ram" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978408450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978408633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978408633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_odu1.tdf" "rs_brp" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978408646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978408841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978408841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\"" {  } { { "db/dcfifo_odu1.tdf" "rs_dgwp" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978408853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978409038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978409038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_vd8:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe13" { Text "/project/eec181/jimmyu21/CameraClean/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978409051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978409266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978409266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_odu1.tdf" "ws_dgrp" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978409279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978409465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978409465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe16" { Text "/project/eec181/jimmyu21/CameraClean/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978409478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/cmpr_906.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978409757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978409757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_odu1.tdf" "rdempty_eq_comp" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978409770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "lab3test.v" "u8" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978410828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(123) " "Verilog HDL assignment warning at I2C_CCD_Config.v(123): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(156) " "Verilog HDL assignment warning at I2C_CCD_Config.v(156): truncated value with size 32 to match size of target (25)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(161) " "Verilog HDL assignment warning at I2C_CCD_Config.v(161): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(186) " "Verilog HDL assignment warning at I2C_CCD_Config.v(186): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(236) " "Verilog HDL assignment warning at I2C_CCD_Config.v(236): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_CCD_Config.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410843 "|lab3test|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "V/I2C_CCD_Config.v" "u0" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_CCD_Config.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978410866 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410879 "|lab3test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410879 "|lab3test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "V/I2C_Controller.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978410879 "|lab3test|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem mysystem:u0 " "Elaborating entity \"mysystem\" for hierarchy \"mysystem:u0\"" {  } { { "lab3test.v" "u0" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978410902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_system_pll_0 mysystem:u0\|mysystem_system_pll_0:system_pll_0 " "Elaborating entity \"mysystem_system_pll_0\" for hierarchy \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\"" {  } { { "mysystem/synthesis/mysystem.v" "system_pll_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_system_pll_0.v" "altera_pll_i" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_system_pll_0.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411282 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978411311 "|lab3test|mysystem:u0|mysystem_system_pll_0:system_pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978411311 "|lab3test|mysystem:u0|mysystem_system_pll_0:system_pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978411311 "|lab3test|mysystem:u0|mysystem_system_pll_0:system_pll_0|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978411311 "|lab3test|mysystem:u0|mysystem_system_pll_0:system_pll_0|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1431978411311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_system_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_system_pll_0.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978411312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 7500 ps " "Parameter \"phase_shift1\" = \"7500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 25.000000 MHz " "Parameter \"output_clock_frequency3\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411313 ""}  } { { "mysystem/synthesis/submodules/mysystem_system_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_system_pll_0.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978411313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0 mysystem:u0\|mysystem_hps_0:hps_0 " "Elaborating entity \"mysystem_hps_0\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\"" {  } { { "mysystem/synthesis/mysystem.v" "hps_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_fpga_interfaces mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"mysystem_hps_0_fpga_interfaces\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "fpga_interfaces" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_hps_io mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io " "Elaborating entity \"mysystem_hps_0_hps_io\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0.v" "hps_io" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_hps_0_hps_io_border mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border " "Elaborating entity \"mysystem_hps_0_hps_io_border\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" "border" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0_hps_io.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_hps_0_hps_io_border.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "pll" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411914 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978411926 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978411926 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "p0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411943 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1431978411959 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978411976 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1431978412005 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978412006 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1431978412006 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978412008 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978412039 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978412039 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412055 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978412072 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978412799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978412800 ""}  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978412800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978413034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978413034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "seq" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "c0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413272 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413299 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413299 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413299 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413299 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413299 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1431978413300 "|lab3test|mysystem:u0|mysystem_hps_0:hps_0|mysystem_hps_0_hps_io:hps_io|mysystem_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "oct" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "mysystem/synthesis/submodules/hps_sdram.v" "dll" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_onchip_memory2_0 mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"mysystem_onchip_memory2_0\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\"" {  } { { "mysystem/synthesis/mysystem.v" "onchip_memory2_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "the_altsyncram" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mysystem_onchip_memory2_0.hex " "Parameter \"init_file\" = \"mysystem_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978413807 ""}  } { { "mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978413807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lej1 " "Found entity 1: altsyncram_lej1" {  } { { "db/altsyncram_lej1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_lej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978414058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978414058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lej1 mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lej1:auto_generated " "Elaborating entity \"altsyncram_lej1\" for hierarchy \"mysystem:u0\|mysystem_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_lej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_start mysystem:u0\|mysystem_start:start " "Elaborating entity \"mysystem_start\" for hierarchy \"mysystem:u0\|mysystem_start:start\"" {  } { { "mysystem/synthesis/mysystem.v" "start" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"mysystem_jtag_uart_0\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\"" {  } { { "mysystem/synthesis/mysystem.v" "jtag_uart_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0_scfifo_w mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w " "Elaborating entity \"mysystem_jtag_uart_0_scfifo_w\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "the_mysystem_jtag_uart_0_scfifo_w" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "wfifo" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414590 ""}  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978414590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978414825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978414825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978414839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/a_dpfifo_a891.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978415014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978415014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/project/eec181/jimmyu21/CameraClean/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978415029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978415209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978415209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "/project/eec181/jimmyu21/CameraClean/db/a_dpfifo_a891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978415222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978415491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978415491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/project/eec181/jimmyu21/CameraClean/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978415505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dpram_7s81.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978415766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978415766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "/project/eec181/jimmyu21/CameraClean/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978415776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_b8s1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978416036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978416036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "/project/eec181/jimmyu21/CameraClean/db/dpram_7s81.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978416050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978417582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978417582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_w:the_mysystem_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "/project/eec181/jimmyu21/CameraClean/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978417595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_jtag_uart_0_scfifo_r mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_r:the_mysystem_jtag_uart_0_scfifo_r " "Elaborating entity \"mysystem_jtag_uart_0_scfifo_r\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|mysystem_jtag_uart_0_scfifo_r:the_mysystem_jtag_uart_0_scfifo_r\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "the_mysystem_jtag_uart_0_scfifo_r" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978417653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "mysystem_jtag_uart_0_alt_jtag_atlantic" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978418204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"mysystem:u0\|mysystem_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:mysystem_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418204 ""}  } { { "mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978418204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_sys_sdram_pll_0 mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"mysystem_sys_sdram_pll_0\" for hierarchy \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "mysystem/synthesis/mysystem.v" "sys_sdram_pll_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_sys_sdram_pll_0_sys_pll mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll " "Elaborating entity \"mysystem_sys_sdram_pll_0_sys_pll\" for hierarchy \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" "sys_pll" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "altera_pll_i" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418496 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cntsel_temp altera_pll.v(398) " "Verilog HDL or VHDL warning at altera_pll.v(398): object \"cntsel_temp\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978418542 "|lab3test|mysystem:u0|mysystem_sys_sdram_pll_0:sys_sdram_pll_0|mysystem_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gnd altera_pll.v(400) " "Verilog HDL or VHDL warning at altera_pll.v(400): object \"gnd\" assigned a value but never read" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978418542 "|lab3test|mysystem:u0|mysystem_sys_sdram_pll_0:sys_sdram_pll_0|mysystem_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(295) " "Output port \"lvds_clk\" at altera_pll.v(295) has no driver" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 295 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978418542 "|lab3test|mysystem:u0|mysystem_sys_sdram_pll_0:sys_sdram_pll_0|mysystem_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(296) " "Output port \"loaden\" at altera_pll.v(296) has no driver" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 296 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1431978418542 "|lab3test|mysystem:u0|mysystem_sys_sdram_pll_0:sys_sdram_pll_0|mysystem_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1431978418542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 15000 ps " "Parameter \"phase_shift1\" = \"15000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418542 ""}  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978418542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" "reset_from_locked" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_ImageData mysystem:u0\|mysystem_ImageData:imagedata " "Elaborating entity \"mysystem_ImageData\" for hierarchy \"mysystem:u0\|mysystem_ImageData:imagedata\"" {  } { { "mysystem/synthesis/mysystem.v" "imagedata" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_Verilog_ACK mysystem:u0\|mysystem_Verilog_ACK:verilog_ack " "Elaborating entity \"mysystem_Verilog_ACK\" for hierarchy \"mysystem:u0\|mysystem_Verilog_ACK:verilog_ack\"" {  } { { "mysystem/synthesis/mysystem.v" "verilog_ack" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_HPS_State mysystem:u0\|mysystem_HPS_State:hps_state " "Elaborating entity \"mysystem_HPS_State\" for hierarchy \"mysystem:u0\|mysystem_HPS_State:hps_state\"" {  } { { "mysystem/synthesis/mysystem.v" "hps_state" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_HPS_Digits mysystem:u0\|mysystem_HPS_Digits:hps_digits " "Elaborating entity \"mysystem_HPS_Digits\" for hierarchy \"mysystem:u0\|mysystem_HPS_Digits:hps_digits\"" {  } { { "mysystem/synthesis/mysystem.v" "hps_digits" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978418809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0 mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"mysystem_mm_interconnect_0\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\"" {  } { { "mysystem/synthesis/mysystem.v" "mm_interconnect_0" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978419074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:start_s1_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "start_s1_translator" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 1586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 2704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:start_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:start_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "start_s1_translator_avalon_universal_slave_0_agent" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 2787 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:start_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:start_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:start_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:start_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "start_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:start_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:start_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "start_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 2869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978420950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_addr_router mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_addr_router:addr_router " "Elaborating entity \"mysystem_mm_interconnect_0_addr_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_addr_router:addr_router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "addr_router" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 5525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978421821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_addr_router_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_addr_router:addr_router\|mysystem_mm_interconnect_0_addr_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_addr_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_addr_router:addr_router\|mysystem_mm_interconnect_0_addr_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" "the_default_decode" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_addr_router.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978421957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_id_router mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_id_router:id_router " "Elaborating entity \"mysystem_mm_interconnect_0_id_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_id_router:id_router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "id_router" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 5557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978422034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_id_router_default_decode mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_id_router:id_router\|mysystem_mm_interconnect_0_id_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_0_id_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_id_router:id_router\|mysystem_mm_interconnect_0_id_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" "the_default_decode" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978422115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "limiter" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 5861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978422537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "burst_adapter" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 5957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978422660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978422965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978423080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978423100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978423118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978423139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978423155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_xbar_demux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_xbar_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "cmd_xbar_demux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 6838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978425541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_cmd_xbar_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"mysystem_mm_interconnect_0_cmd_xbar_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "cmd_xbar_mux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978425677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv" "arb" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978425765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978425794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_xbar_demux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_xbar_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "rsp_xbar_demux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 7365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978426266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_0_rsp_xbar_mux mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"mysystem_mm_interconnect_0_rsp_xbar_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" "rsp_xbar_mux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0.v" 7846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978426560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv" "arb" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_0_rsp_xbar_mux.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978426784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_0:mm_interconnect_0\|mysystem_mm_interconnect_0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978426843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1 mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"mysystem_mm_interconnect_1\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\"" {  } { { "mysystem/synthesis/mysystem.v" "mm_interconnect_1" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978426935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "hps_0_h2f_axi_master_agent" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_axi_master_ni.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_slave_agent.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 495 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_addr_router mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_addr_router:addr_router " "Elaborating entity \"mysystem_mm_interconnect_1_addr_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_addr_router:addr_router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "addr_router" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_addr_router_default_decode mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_addr_router:addr_router\|mysystem_mm_interconnect_1_addr_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_1_addr_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_addr_router:addr_router\|mysystem_mm_interconnect_1_addr_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" "the_default_decode" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_addr_router.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_id_router mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_id_router:id_router " "Elaborating entity \"mysystem_mm_interconnect_1_id_router\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_id_router:id_router\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "id_router" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_id_router_default_decode mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_id_router:id_router\|mysystem_mm_interconnect_1_id_router_default_decode:the_default_decode " "Elaborating entity \"mysystem_mm_interconnect_1_id_router_default_decode\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_id_router:id_router\|mysystem_mm_interconnect_1_id_router_default_decode:the_default_decode\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" "the_default_decode" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1_id_router.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "burst_adapter" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 1180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 1205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_cmd_xbar_demux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"mysystem_mm_interconnect_1_cmd_xbar_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "cmd_xbar_demux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_cmd_xbar_mux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"mysystem_mm_interconnect_1_cmd_xbar_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "cmd_xbar_mux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_rsp_xbar_demux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"mysystem_mm_interconnect_1_rsp_xbar_demux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "rsp_xbar_demux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_mm_interconnect_1_rsp_xbar_mux mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"mysystem_mm_interconnect_1_rsp_xbar_mux\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|mysystem_mm_interconnect_1_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "rsp_xbar_mux" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "width_adapter" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427921 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(728) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(728): object \"aligned_addr\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978427944 "|lab3test|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(729) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(729): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1431978427944 "|lab3test|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" "width_adapter_001" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_mm_interconnect_1.v" 874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978427974 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978427992 "|lab3test|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(447) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(447): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 447 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1431978427993 "|lab3test|mysystem:u0|mysystem_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"mysystem:u0\|mysystem_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:width_adapter_001\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_merlin_width_adapter.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_irq_mapper mysystem:u0\|mysystem_irq_mapper:irq_mapper " "Elaborating entity \"mysystem_irq_mapper\" for hierarchy \"mysystem:u0\|mysystem_irq_mapper:irq_mapper\"" {  } { { "mysystem/synthesis/mysystem.v" "irq_mapper" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mysystem_irq_mapper_001 mysystem:u0\|mysystem_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"mysystem_irq_mapper_001\" for hierarchy \"mysystem:u0\|mysystem_irq_mapper_001:irq_mapper_001\"" {  } { { "mysystem/synthesis/mysystem.v" "irq_mapper_001" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\"" {  } { { "mysystem/synthesis/mysystem.v" "rst_controller" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "mysystem/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller mysystem:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"mysystem:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "mysystem/synthesis/mysystem.v" "rst_controller_001" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978428173 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 297 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 329 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 361 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 393 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 425 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 457 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 489 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 521 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 299 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 297 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 329 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 361 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 393 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 425 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 457 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 489 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_odu1:auto_generated\|altsyncram_6mb1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_6mb1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_6mb1.tdf" 521 2 0 } } { "db/dcfifo_odu1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/dcfifo_odu1.tdf" 61 2 0 } } { "dcfifo.tdf" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "V/Sdram_FIFO.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_FIFO.v" 95 0 0 } } { "V/Sdram_Control_4Port.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/Sdram_Control_4Port.v" 286 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 405 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_odu1:auto_generated|altsyncram_6mb1:fifo_ram|ram_block11a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1431978439487 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } } { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0_sys_pll.v" 88 0 0 } } { "mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_sys_sdram_pll_0.v" 25 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 423 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|mysystem:u0|mysystem_sys_sdram_pll_0:sys_sdram_pll_0|mysystem_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } } { "mysystem/synthesis/submodules/mysystem_system_pll_0.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/mysystem_system_pll_0.v" 94 0 0 } } { "mysystem/synthesis/mysystem.v" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/mysystem.v" 240 0 0 } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 533 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978439487 "|lab3test|mysystem:u0|mysystem_system_pll_0:system_pll_0|altera_pll:altera_pll_i|general[2].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1431978439487 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1431978439487 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "rowMem_rtl_0 " "Inferred dual-clock RAM node \"rowMem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1431978443501 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "colMem_rtl_0 " "Inferred dual-clock RAM node \"colMem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1431978443503 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "cols_rtl_0 " "Inferred RAM node \"cols_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1431978443504 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "rows " "RAM logic \"rows\" is uninferred due to asynchronous read logic" {  } { { "lab3test.v" "rows" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 456 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1431978443505 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cols " "RAM logic \"cols\" is uninferred due to asynchronous read logic" {  } { { "lab3test.v" "cols" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 457 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1431978443505 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1431978443505 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "rowMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rowMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 480 " "Parameter NUMWORDS_A set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 480 " "Parameter NUMWORDS_B set to 480" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "colMem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"colMem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cols_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cols_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 640 " "Parameter NUMWORDS_A set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 640 " "Parameter NUMWORDS_B set to 640" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1431978462248 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1431978462248 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1431978462248 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2RGB:u4\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2RGB:u4\|Div0\"" {  } { { "V/RAW2RGB.v" "Div0" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 76 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978462256 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1431978462256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:rowMem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:rowMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978462482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:rowMem_rtl_0 " "Instantiated megafunction \"altsyncram:rowMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 480 " "Parameter \"NUMWORDS_A\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 480 " "Parameter \"NUMWORDS_B\" = \"480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462483 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978462483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pok1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pok1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pok1 " "Found entity 1: altsyncram_pok1" {  } { { "db/altsyncram_pok1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_pok1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978462729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978462729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:colMem_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:colMem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:colMem_rtl_0 " "Instantiated megafunction \"altsyncram:colMem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978462843 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978462843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rk1 " "Found entity 1: altsyncram_5rk1" {  } { { "db/altsyncram_5rk1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_5rk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978463054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978463054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:cols_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:cols_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:cols_rtl_0 " "Instantiated megafunction \"altsyncram:cols_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 640 " "Parameter \"NUMWORDS_A\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 640 " "Parameter \"NUMWORDS_B\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978463278 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978463278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vno1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vno1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vno1 " "Found entity 1: altsyncram_vno1" {  } { { "db/altsyncram_vno1.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/altsyncram_vno1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978463781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978463781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RAW2RGB:u4\|lpm_divide:Div0\"" {  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 76 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978464252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|lpm_divide:Div0 " "Instantiated megafunction \"RAW2RGB:u4\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978464252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978464252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978464252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978464252 ""}  } { { "V/RAW2RGB.v" "" { Text "/project/eec181/jimmyu21/CameraClean/V/RAW2RGB.v" 76 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1431978464252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gbm " "Found entity 1: lpm_divide_gbm" {  } { { "db/lpm_divide_gbm.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/lpm_divide_gbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978464477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978464477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978464669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978464669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ive.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ive.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ive " "Found entity 1: alt_u_div_ive" {  } { { "db/alt_u_div_ive.tdf" "" { Text "/project/eec181/jimmyu21/CameraClean/db/alt_u_div_ive.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1431978464878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1431978464878 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1431978466838 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1431978477148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1431978477148 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1431978477148 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 3 1431978477148 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1431978479654 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1431978479654 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[2\] " "Bidir \"HPS_DDR3_DQS_P\[2\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[3\] " "Bidir \"HPS_DDR3_DQS_P\[3\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[8\] " "Bidir \"HPS_DDR3_DQ\[8\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[9\] " "Bidir \"HPS_DDR3_DQ\[9\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[10\] " "Bidir \"HPS_DDR3_DQ\[10\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[11\] " "Bidir \"HPS_DDR3_DQ\[11\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[12\] " "Bidir \"HPS_DDR3_DQ\[12\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[13\] " "Bidir \"HPS_DDR3_DQ\[13\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[14\] " "Bidir \"HPS_DDR3_DQ\[14\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[15\] " "Bidir \"HPS_DDR3_DQ\[15\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[16\] " "Bidir \"HPS_DDR3_DQ\[16\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[17\] " "Bidir \"HPS_DDR3_DQ\[17\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[18\] " "Bidir \"HPS_DDR3_DQ\[18\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[19\] " "Bidir \"HPS_DDR3_DQ\[19\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[20\] " "Bidir \"HPS_DDR3_DQ\[20\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[21\] " "Bidir \"HPS_DDR3_DQ\[21\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[22\] " "Bidir \"HPS_DDR3_DQ\[22\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[23\] " "Bidir \"HPS_DDR3_DQ\[23\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[24\] " "Bidir \"HPS_DDR3_DQ\[24\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[25\] " "Bidir \"HPS_DDR3_DQ\[25\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[26\] " "Bidir \"HPS_DDR3_DQ\[26\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[27\] " "Bidir \"HPS_DDR3_DQ\[27\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[28\] " "Bidir \"HPS_DDR3_DQ\[28\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[29\] " "Bidir \"HPS_DDR3_DQ\[29\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[30\] " "Bidir \"HPS_DDR3_DQ\[30\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQ\[31\] " "Bidir \"HPS_DDR3_DQ\[31\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[1\] " "Bidir \"HPS_DDR3_DQS_N\[1\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[2\] " "Bidir \"HPS_DDR3_DQS_N\[2\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_N\[3\] " "Bidir \"HPS_DDR3_DQS_N\[3\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HPS_DDR3_DQS_P\[1\] " "Bidir \"HPS_DDR3_DQS_P\[1\]\" has no driver" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 1 1431978480564 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 1 1431978480564 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] VCC pin " "The pin \"GPIO_1\[19\]\" is fed by VCC" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 1 1431978480568 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 1 1431978480568 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978484939 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1431978484939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[3\] GND " "Pin \"HPS_DDR3_DM\[3\]\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|HPS_DDR3_DM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[13\] GND " "Pin \"HPS_DDR3_ADDR\[13\]\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|HPS_DDR3_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_ADDR\[14\] GND " "Pin \"HPS_DDR3_ADDR\[14\]\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|HPS_DDR3_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[1\] GND " "Pin \"HPS_DDR3_DM\[1\]\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|HPS_DDR3_DM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HPS_DDR3_DM\[2\] GND " "Pin \"HPS_DDR3_DM\[2\]\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|HPS_DDR3_DM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978484940 "|lab3test|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1431978484940 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978494249 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "967 " "967 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1431978498688 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "mysystem_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"mysystem_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978499610 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1431978500159 "|lab3test|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1431978500159 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978500553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/project/eec181/jimmyu21/CameraClean/output_files/lab3test.map.smsg " "Generated suppressed messages file /project/eec181/jimmyu21/CameraClean/output_files/lab3test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1431978507604 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "28 0 4 0 0 " "Adding 28 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1431978514250 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978514250 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978515554 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1431978515554 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[3\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[3\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978515567 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1431978515567 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978515578 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1431978515578 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978515599 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1431978515599 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978518263 "|lab3test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1431978518263 "|lab3test|CLOCK2_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1431978518263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28212 " "Implemented 28212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_OPINS" "135 " "Implemented 135 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "27550 " "Implemented 27550 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_RAMS" "150 " "Implemented 150 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1431978518352 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1431978518352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1431978518352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 211 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 211 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1241 " "Peak virtual memory: 1241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431978519066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 12:48:39 2015 " "Processing ended: Mon May 18 12:48:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431978519066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431978519066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431978519066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431978519066 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431978528639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431978528651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 12:48:43 2015 " "Processing started: Mon May 18 12:48:43 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431978528651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1431978528651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab3test -c lab3test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab3test -c lab3test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1431978528652 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1431978535136 ""}
{ "Info" "0" "" "Project  = lab3test" {  } {  } 0 0 "Project  = lab3test" 0 0 "Fitter" 0 0 1431978535138 ""}
{ "Info" "0" "" "Revision = lab3test" {  } {  } 0 0 "Revision = lab3test" 0 0 "Fitter" 0 0 1431978535138 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1431978536323 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab3test 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"lab3test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1431978536640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431978536732 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1431978536732 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978536959 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1431978536959 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1431978536999 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1431978537016 ""}  } { { "altera_pll.v" "" { Text "/software/altera/quartus-13.1/quartus/libraries/megafunctions/altera_pll.v" 707 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1431978537016 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1431978538189 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1431978539801 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1431978540629 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 243 " "No exact pin location assignment(s) for 72 pins of 243 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[3\] " "Pin HPS_DDR3_DM\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 908 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[0\] " "Pin HPS_DDR3_ADDR\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 887 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[1\] " "Pin HPS_DDR3_ADDR\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 888 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[2\] " "Pin HPS_DDR3_ADDR\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 889 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[3\] " "Pin HPS_DDR3_ADDR\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 890 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[4\] " "Pin HPS_DDR3_ADDR\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 891 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[5\] " "Pin HPS_DDR3_ADDR\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 892 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[6\] " "Pin HPS_DDR3_ADDR\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 893 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[7\] " "Pin HPS_DDR3_ADDR\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 894 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[8\] " "Pin HPS_DDR3_ADDR\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[8] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[8\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 895 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[9\] " "Pin HPS_DDR3_ADDR\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[9] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[9\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 896 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[10\] " "Pin HPS_DDR3_ADDR\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[10] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[10\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 897 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[11\] " "Pin HPS_DDR3_ADDR\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[11] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[11\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 898 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[12\] " "Pin HPS_DDR3_ADDR\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[12] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ADDR\[12\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 899 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[0\] " "Pin HPS_DDR3_BA\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 902 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[1\] " "Pin HPS_DDR3_BA\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 903 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_BA\[2\] " "Pin HPS_DDR3_BA\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_BA[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_BA\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 41 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_BA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 904 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CAS_N " "Pin HPS_DDR3_CAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CAS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 42 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1017 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CKE " "Pin HPS_DDR3_CKE not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CKE } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CKE" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 43 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CKE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1018 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_N " "Pin HPS_DDR3_CK_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 44 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1019 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CK_P " "Pin HPS_DDR3_CK_P not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CK_P } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CK_P" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 45 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1020 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_CS_N " "Pin HPS_DDR3_CS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_CS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_CS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 46 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_CS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1021 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[0\] " "Pin HPS_DDR3_DM\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DM\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 905 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ODT " "Pin HPS_DDR3_ODT not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ODT } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_ODT" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 51 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ODT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1022 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RAS_N " "Pin HPS_DDR3_RAS_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RAS_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RAS_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 52 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RAS_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1023 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RESET_N " "Pin HPS_DDR3_RESET_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RESET_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RESET_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 53 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RESET_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1024 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_WE_N " "Pin HPS_DDR3_WE_N not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_WE_N } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_WE_N" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 55 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_WE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1026 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[13\] " "Pin HPS_DDR3_ADDR\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 900 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_ADDR\[14\] " "Pin HPS_DDR3_ADDR\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_ADDR[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 40 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_ADDR[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 901 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[1\] " "Pin HPS_DDR3_DM\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 906 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DM\[2\] " "Pin HPS_DDR3_DM\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DM[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 47 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 907 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[2\] " "Pin HPS_DDR3_DQS_P\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 947 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[3\] " "Pin HPS_DDR3_DQS_P\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 948 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[0\] " "Pin HPS_DDR3_DQ\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[1\] " "Pin HPS_DDR3_DQ\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[2\] " "Pin HPS_DDR3_DQ\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[3\] " "Pin HPS_DDR3_DQ\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[4\] " "Pin HPS_DDR3_DQ\[4\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[5\] " "Pin HPS_DDR3_DQ\[5\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 914 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[6\] " "Pin HPS_DDR3_DQ\[6\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[7\] " "Pin HPS_DDR3_DQ\[7\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[0\] " "Pin HPS_DDR3_DQS_N\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 941 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[0\] " "Pin HPS_DDR3_DQS_P\[0\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 945 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[8\] " "Pin HPS_DDR3_DQ\[8\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[9\] " "Pin HPS_DDR3_DQ\[9\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 918 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[10\] " "Pin HPS_DDR3_DQ\[10\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[11\] " "Pin HPS_DDR3_DQ\[11\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 920 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[12\] " "Pin HPS_DDR3_DQ\[12\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 921 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[13\] " "Pin HPS_DDR3_DQ\[13\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 922 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[14\] " "Pin HPS_DDR3_DQ\[14\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 923 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[15\] " "Pin HPS_DDR3_DQ\[15\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 924 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[16\] " "Pin HPS_DDR3_DQ\[16\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 925 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[17\] " "Pin HPS_DDR3_DQ\[17\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 926 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[18\] " "Pin HPS_DDR3_DQ\[18\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 927 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[19\] " "Pin HPS_DDR3_DQ\[19\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[20\] " "Pin HPS_DDR3_DQ\[20\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 929 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[21\] " "Pin HPS_DDR3_DQ\[21\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 930 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[22\] " "Pin HPS_DDR3_DQ\[22\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 931 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[23\] " "Pin HPS_DDR3_DQ\[23\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 932 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[24\] " "Pin HPS_DDR3_DQ\[24\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 933 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[25\] " "Pin HPS_DDR3_DQ\[25\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 934 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[26\] " "Pin HPS_DDR3_DQ\[26\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 935 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[27\] " "Pin HPS_DDR3_DQ\[27\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 936 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[28\] " "Pin HPS_DDR3_DQ\[28\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[29\] " "Pin HPS_DDR3_DQ\[29\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 938 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[30\] " "Pin HPS_DDR3_DQ\[30\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 939 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQ\[31\] " "Pin HPS_DDR3_DQ\[31\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[1\] " "Pin HPS_DDR3_DQS_N\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 942 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[2\] " "Pin HPS_DDR3_DQS_N\[2\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 943 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_N\[3\] " "Pin HPS_DDR3_DQS_N\[3\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 944 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_DQS_P\[1\] " "Pin HPS_DDR3_DQS_P\[1\] not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 946 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "Pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 54 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1025 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542441 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1431978542441 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 54 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_RZQ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1025 9662 10382 0}  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1431978542487 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1431978542487 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431978562387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1431978562439 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431978568010 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "13 s (13 global) " "Automatically promoted 13 clocks (13 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G10 " "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 544 global CLKCTRL_G4 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 544 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G5 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 108 global CLKCTRL_G6 " "mysystem:u0\|mysystem_system_pll_0:system_pll_0\|altera_pll:altera_pll_i\|outclk_wire\[3\]~CLKENA0 with 108 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4160 global CLKCTRL_G7 " "mysystem:u0\|mysystem_sys_sdram_pll_0:sys_sdram_pll_0\|mysystem_sys_sdram_pll_0_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4160 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "counter\[0\]~CLKENA0 11333 global CLKCTRL_G2 " "counter\[0\]~CLKENA0 with 11333 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 2039 global CLKCTRL_G3 " "mysystem:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 2039 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 1927 global CLKCTRL_G0 " "mysystem:u0\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 with 1927 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_1\[0\]~inputCLKENA0 281 global CLKCTRL_G1 " "GPIO_1\[0\]~inputCLKENA0 with 281 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 117 global CLKCTRL_G11 " "altera_internal_jtag~TCKUTAPCLKENA0 with 117 fanout uses global clock CLKCTRL_G11" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_Delay:u2\|oRST_0~CLKENA0 504 global CLKCTRL_G13 " "Reset_Delay:u2\|oRST_0~CLKENA0 with 504 fanout uses global clock CLKCTRL_G13" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 95 global CLKCTRL_G12 " "CLOCK_50~inputCLKENA0 with 95 fanout uses global clock CLKCTRL_G12" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset_Delay:u2\|oRST_2~CLKENA0 132 global CLKCTRL_G14 " "Reset_Delay:u2\|oRST_2~CLKENA0 with 132 fanout uses global clock CLKCTRL_G14" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1431978568040 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1431978568040 ""}
{ "Warning" "WXIBISO_RLC_RECORD_NOT_FOUND" "5CSEMA5 FBGA 896 " "Dummy RLC values generated in IBIS model files for device 5CSEMA5 with package FBGA and pin count 896" {  } {  } 0 205009 "Dummy RLC values generated in IBIS model files for device %1!s! with package %2!s! and pin count %3!d!" 0 0 "Fitter" 0 -1 1431978569038 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:06 " "Fitter periphery placement operations ending: elapsed time is 00:00:06" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978569079 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_odu1 " "Entity dcfifo_odu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978582712 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1431978582712 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431978582871 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1431978582932 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1431978582983 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583921 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583921 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583921 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583921 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583922 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Fitter" 0 -1 1431978583922 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431978584016 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584016 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431978584016 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1431978584019 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584020 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1431978584020 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584117 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk2\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk2\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584117 "|lab3test|mysystem:u0|mysystem_start:hps_clk2|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584117 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584117 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584117 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1431978584118 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584121 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584121 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1431978584121 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1431978584466 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431978584466 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584537 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1431978584537 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978584538 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1431978584538 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1431978584540 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_N " "   3.333 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_CK_P " "   3.333 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_N\[0\]_OUT " "   3.333 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_IN " "   3.333 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 HPS_DDR3_DQS_P\[0\]_OUT " "   3.333 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   3.333 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   3.333 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1431978584540 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1431978584540 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431978585293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1431978585297 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1431978585302 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431978585373 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1431978585502 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1431978585575 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1431978585575 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1431978585647 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1431978588103 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1431978588179 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1431978588179 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1431978590603 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1431978590603 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:51 " "Fitter preparation operations ending: elapsed time is 00:00:51" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978590611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1431978600109 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978614295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1431978614374 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1431978651749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:37 " "Fitter placement operations ending: elapsed time is 00:00:37" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978651749 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1431978663345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1431978688268 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1431978688268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:34 " "Fitter routing operations ending: elapsed time is 00:00:34" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978704169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1431978704178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1431978704178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "9.43 " "Total time spent on timing analysis during the Fitter is 9.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1431978745523 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431978745980 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431978745980 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431978766062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1431978766300 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1431978766301 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1431978785093 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:30 " "Fitter post-fit operations ending: elapsed time is 00:01:30" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1431978835070 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1431978838614 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "65 " "Following 65 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[16] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 789 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[17] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 790 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[24] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 995 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 973 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 974 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 976 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 977 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 978 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 979 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 980 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[8] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 981 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[9] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 982 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[10] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 983 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[11] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 984 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[12] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 985 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[13] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 986 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[21] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 992 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[22] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 993 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 947 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[19] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 990 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 948 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 975 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[14] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 987 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[15] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 988 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[18] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 989 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[20] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 991 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[25] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 996 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[26] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 997 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[27] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 998 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[28] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 999 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[29] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1000 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[30] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1001 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[31] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1002 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[32] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1003 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[33] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1004 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[34] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1005 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { GPIO_1[35] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 69 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 1006 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[8\] a permanently disabled " "Pin HPS_DDR3_DQ\[8\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 917 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[9\] a permanently disabled " "Pin HPS_DDR3_DQ\[9\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 918 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[10\] a permanently disabled " "Pin HPS_DDR3_DQ\[10\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 919 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[11\] a permanently disabled " "Pin HPS_DDR3_DQ\[11\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 920 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[12\] a permanently disabled " "Pin HPS_DDR3_DQ\[12\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 921 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[13\] a permanently disabled " "Pin HPS_DDR3_DQ\[13\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 922 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[14\] a permanently disabled " "Pin HPS_DDR3_DQ\[14\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 923 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[15\] a permanently disabled " "Pin HPS_DDR3_DQ\[15\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 924 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[16\] a permanently disabled " "Pin HPS_DDR3_DQ\[16\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 925 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[17\] a permanently disabled " "Pin HPS_DDR3_DQ\[17\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 926 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[18\] a permanently disabled " "Pin HPS_DDR3_DQ\[18\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 927 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[19\] a permanently disabled " "Pin HPS_DDR3_DQ\[19\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 928 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[20\] a permanently disabled " "Pin HPS_DDR3_DQ\[20\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 929 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[21\] a permanently disabled " "Pin HPS_DDR3_DQ\[21\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 930 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[22\] a permanently disabled " "Pin HPS_DDR3_DQ\[22\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 931 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[23\] a permanently disabled " "Pin HPS_DDR3_DQ\[23\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 932 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[24\] a permanently disabled " "Pin HPS_DDR3_DQ\[24\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 933 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[25\] a permanently disabled " "Pin HPS_DDR3_DQ\[25\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 934 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[26\] a permanently disabled " "Pin HPS_DDR3_DQ\[26\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 935 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[27\] a permanently disabled " "Pin HPS_DDR3_DQ\[27\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 936 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[28\] a permanently disabled " "Pin HPS_DDR3_DQ\[28\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 937 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[29\] a permanently disabled " "Pin HPS_DDR3_DQ\[29\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 938 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[30\] a permanently disabled " "Pin HPS_DDR3_DQ\[30\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 939 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQ\[31\] a permanently disabled " "Pin HPS_DDR3_DQ\[31\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 940 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 942 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[2\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[2\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 943 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_N\[3\] a permanently disabled " "Pin HPS_DDR3_DQS_N\[3\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 944 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_DDR3_DQS_P\[1\] a permanently disabled " "Pin HPS_DDR3_DQS_P\[1\] has a permanently disabled output enable" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 946 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1431978838957 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1431978838957 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 912 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 916 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 909 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 911 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 913 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 915 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 49 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_N[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 941 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 910 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 48 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 914 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/software/altera/quartus-13.1/quartus/linux64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/software/altera/quartus-13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "lab3test.v" "" { Text "/project/eec181/jimmyu21/CameraClean/lab3test.v" 50 0 0 } } { "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/quartus-13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HPS_DDR3_DQS_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/project/eec181/jimmyu21/CameraClean/" { { 0 { 0 ""} 0 945 9662 10382 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1431978838969 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1431978838969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/project/eec181/jimmyu21/CameraClean/output_files/lab3test.fit.smsg " "Generated suppressed messages file /project/eec181/jimmyu21/CameraClean/output_files/lab3test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1431978841686 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 119 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3078 " "Peak virtual memory: 3078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431978856705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 12:54:16 2015 " "Processing ended: Mon May 18 12:54:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431978856705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:33 " "Elapsed time: 00:05:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431978856705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:09 " "Total CPU time (on all processors): 00:08:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431978856705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1431978856705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1431978862648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431978862654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 12:54:22 2015 " "Processing started: Mon May 18 12:54:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431978862654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1431978862654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab3test -c lab3test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab3test -c lab3test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1431978862656 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1431978899510 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1431978905110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1081 " "Peak virtual memory: 1081 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431978906106 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 12:55:06 2015 " "Processing ended: Mon May 18 12:55:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431978906106 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431978906106 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431978906106 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1431978906106 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1431978906783 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1431978911737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431978911742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 12:55:09 2015 " "Processing started: Mon May 18 12:55:09 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431978911742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431978911742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3test -c lab3test " "Command: quartus_sta lab3test -c lab3test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431978911743 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1431978918558 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1431978928417 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431978928517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1431978928517 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_odu1 " "Entity dcfifo_odu1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1431978935418 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1431978935418 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431978935600 ""}
{ "Info" "ISTA_SDC_FOUND" "mysystem/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'mysystem/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1431978935684 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1431978935724 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431978935738 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431978936682 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936718 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "2.49975 ns 2.499 ns " "Time value \"2.49975 ns\" truncated to \"2.499 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936718 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936719 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "4.16625 ns 4.166 ns " "Time value \"4.16625 ns\" truncated to \"4.166 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936719 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936720 ""}
{ "Warning" "WMSG_BIG_TRUNCATE_TIME" "1.6665 ns 1.666 ns " "Time value \"1.6665 ns\" truncated to \"1.666 ns\"" {  } {  } 0 114001 "Time value \"%1!s!\" truncated to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1431978936720 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 527 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(527): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431978936786 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 527 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936787 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 527 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431978936787 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 528 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(528): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1431978936790 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 528 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(528): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936790 ""}  } { { "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "/project/eec181/jimmyu21/CameraClean/mysystem/synthesis/submodules/hps_sdram_p0.sdc" 528 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1431978936790 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1431978936797 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk2\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk2\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|mysystem:u0|mysystem_start:hps_clk2|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978936912 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936916 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978936916 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431978936916 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937159 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431978937159 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937228 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937228 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978937229 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431978937229 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1431978937232 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431978937357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.593 " "Worst-case setup slack is 2.593" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.593               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.593               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.534               0.000 altera_reserved_tck  " "   12.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978937430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 altera_reserved_tck  " "    0.317               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978937453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.071 " "Worst-case recovery slack is 5.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.071               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.071               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.124               0.000 altera_reserved_tck  " "   14.124               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978937475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.798 " "Worst-case removal slack is 0.798" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 altera_reserved_tck  " "    0.798               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.063               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.063               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978937502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.025 " "Worst-case minimum pulse width slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.025               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.039               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.039               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.976               0.000 altera_reserved_tck  " "   15.976               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978937524 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431978944665 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431978945606 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.593 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.593" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948157 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.071 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948265 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.063" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978948325 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431978948423 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431978948423 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|  1.406  1.414" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|  1.406  1.414" 0 0 "Quartus II" 0 0 1431978948423 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.774     --" 0 0 "Quartus II" 0 0 1431978948423 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|  2.593  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|  2.593  0.143" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.071  1.063" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  5.071  1.063" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.798  0.654" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.798  0.654" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.824  0.824" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.824  0.824" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.302  0.254" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.302  0.254" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.417  0.417" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.417  0.417" 0 0 "Quartus II" 0 0 1431978948424 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1431978948482 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431978948741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431978948889 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431978948889 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431978974555 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk2\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk2\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|mysystem:u0|mysystem_start:hps_clk2|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431978977207 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977211 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977211 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431978977211 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977213 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431978977213 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977281 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977281 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431978977282 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431978977282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.590 " "Worst-case setup slack is 2.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.590               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977404 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.512               0.000 altera_reserved_tck  " "   12.512               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977404 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978977404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 altera_reserved_tck  " "    0.371               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978977468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.164 " "Worst-case recovery slack is 5.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.164               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.164               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.236               0.000 altera_reserved_tck  " "   14.236               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978977518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.750 " "Worst-case removal slack is 0.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.750               0.000 altera_reserved_tck  " "    0.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977578 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.012               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.012               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977578 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978977578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.030 " "Worst-case minimum pulse width slack is 1.030" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.030               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.046               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.046               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.986               0.000 altera_reserved_tck  " "   15.986               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431978977635 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431978984568 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431978985504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.590 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.590" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986693 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986772 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.164 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.012" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431978986935 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431978987061 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431978987061 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  1.438  1.394" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  1.438  1.394" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|  3.801     --" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|   2.59  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|   2.59  0.162" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.164  1.012" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  5.164  1.012" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.804  0.693" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.804  0.693" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.815  0.815" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.815  0.815" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|  0.318   0.27" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|  0.318   0.27" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.428  0.428" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.428  0.428" 0 0 "Quartus II" 0 0 1431978987062 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1431978987150 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1431978987446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1431978987868 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1431978987869 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1431979011273 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014031 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014031 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk2\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk2\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014031 "|lab3test|mysystem:u0|mysystem_start:hps_clk2|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014031 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014032 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979014032 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014036 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014036 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431979014036 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014037 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431979014037 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014107 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014107 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979014108 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431979014108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.973 " "Worst-case setup slack is 2.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.973               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.973               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.438               0.000 altera_reserved_tck  " "   14.438               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979014201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 altera_reserved_tck  " "    0.172               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979014288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.423 " "Worst-case recovery slack is 5.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.423               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.423               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.485               0.000 altera_reserved_tck  " "   15.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979014368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.446 " "Worst-case removal slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 altera_reserved_tck  " "    0.446               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.984               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.984               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979014447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.300 " "Worst-case minimum pulse width slack is 1.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.300               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.300               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.307               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.307               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.883               0.000 altera_reserved_tck  " "   15.883               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979014524 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431979021577 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431979022517 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.973 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.973" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023863 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979023972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.423 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.423" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.984" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979024185 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431979024323 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431979024323 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  1.605  1.306" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  1.605  1.306" 0 0 "Quartus II" 0 0 1431979024324 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|   3.91     --" 0 0 "Quartus II" 0 0 1431979024324 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|  2.973  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|  2.973  0.084" 0 0 "Quartus II" 0 0 1431979024325 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.423  0.984" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  5.423  0.984" 0 0 "Quartus II" 0 0 1431979024325 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.861   0.79" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|  0.861   0.79" 0 0 "Quartus II" 0 0 1431979024325 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.908  0.908" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.908  0.908" 0 0 "Quartus II" 0 0 1431979024325 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.438  0.391" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.438  0.391" 0 0 "Quartus II" 0 0 1431979024325 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.486  0.486" 0 0 "Quartus II" 0 0 1431979024326 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1431979024444 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1431979024775 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028375 "|lab3test|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028376 "|lab3test|mysystem:u0|mysystem_start:hps_clk|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "mysystem:u0\|mysystem_start:hps_clk2\|data_out " "Node: mysystem:u0\|mysystem_start:hps_clk2\|data_out was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028376 "|lab3test|mysystem:u0|mysystem_start:hps_clk2|data_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter\[0\] " "Node: counter\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028376 "|lab3test|counter[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_1\[0\] " "Node: GPIO_1\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028376 "|lab3test|GPIO_1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "Node: I2C_CCD_Config:u8\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1431979028376 "|lab3test|I2C_CCD_Config:u8|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028380 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028380 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1431979028380 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028384 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431979028384 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u0\|system_pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028455 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028455 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.080 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.190 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Setup clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.110 " "Hold clock transfer from mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1431979028456 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1431979028456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.973 " "Worst-case setup slack is 2.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.973               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.973               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.616               0.000 altera_reserved_tck  " "   14.616               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979028564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 altera_reserved_tck  " "    0.168               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979028667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.521 " "Worst-case recovery slack is 5.521" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.521               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    5.521               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.647               0.000 altera_reserved_tck  " "   15.647               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979028767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.889               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.889               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979028868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.304 " "Worst-case minimum pulse width slack is 1.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    1.304               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.311               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.311               0.000 mysystem:u0\|mysystem_hps_0:hps_0\|mysystem_hps_0_hps_io:hps_io\|mysystem_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.868               0.000 altera_reserved_tck  " "   15.868               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1431979028968 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "Quartus II" 0 0 1431979036142 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431979037081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.973 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.973" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038850 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.521 " "Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 5.521" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979038993 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889 " "Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.889" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1431979039136 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "Quartus II" 0 0 1431979039320 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1431979039321 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  1.644  1.316" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  1.644  1.316" 0 0 "Quartus II" 0 0 1431979039321 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.923     --" 0 0 "Quartus II" 0 0 1431979039321 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|  2.973  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|  2.973  0.077" 0 0 "Quartus II" 0 0 1431979039321 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.521  0.889" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  5.521  0.889" 0 0 "Quartus II" 0 0 1431979039322 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.858  0.818" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.858  0.818" 0 0 "Quartus II" 0 0 1431979039322 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.912  0.912" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.912  0.912" 0 0 "Quartus II" 0 0 1431979039322 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.439  0.392" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.439  0.392" 0 0 "Quartus II" 0 0 1431979039322 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|    0.5    0.5" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|    0.5    0.5" 0 0 "Quartus II" 0 0 1431979039322 ""}
{ "Critical Warning" "0" "" "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." {  } {  } 1 0 "Timing analysis was performed on core hps_sdram_p0 using Quartus II v13.1 with a preliminary timing model and constraints. You must regenerate this IP in a future version of Quartus II to update the timing constraints to match the timing model." 0 0 "Quartus II" 0 0 1431979039466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431979047091 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1431979047562 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 48 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1881 " "Peak virtual memory: 1881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431979050221 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 12:57:30 2015 " "Processing ended: Mon May 18 12:57:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431979050221 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:21 " "Elapsed time: 00:02:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431979050221 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:27 " "Total CPU time (on all processors): 00:03:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431979050221 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431979050221 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1431979058346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1431979058352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 18 12:57:37 2015 " "Processing started: Mon May 18 12:57:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1431979058352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1431979058352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab3test -c lab3test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab3test -c lab3test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1431979058353 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1431979070609 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab3test.vo /project/eec181/jimmyu21/CameraClean/simulation/modelsim/ simulation " "Generated file lab3test.vo in folder \"/project/eec181/jimmyu21/CameraClean/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1431979084873 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1354 " "Peak virtual memory: 1354 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1431979086233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 18 12:58:06 2015 " "Processing ended: Mon May 18 12:58:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1431979086233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1431979086233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1431979086233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431979086233 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 379 s " "Quartus II Full Compilation was successful. 0 errors, 379 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1431979087307 ""}
