# smvp_systolic_fpga
FPGA-based TJDS SMVP accelerator implemented in Verilog.

Intended as final project for CDA5110 coursework.

Repo contents are just copy/pastes of the Vivado project folder.
