
*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
Command: open_checkpoint /home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1426.902 ; gain = 0.000 ; free physical = 86216 ; free virtual = 585784
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'bd_0_wrapper' is not ideal for floorplanning, since the cellview 'bd_0_hls_inst_0_KeccakF1600_StatePer' defined in file 'bd_0_hls_inst_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7vx980tffg1930-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2626.277 ; gain = 0.000 ; free physical = 85022 ; free virtual = 584592
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 2626.277 ; gain = 1199.379 ; free physical = 85022 ; free virtual = 584592
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ds6365/SHA/test/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx2018/Vivado/2018.3/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx980t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2743.168 ; gain = 77.035 ; free physical = 84966 ; free virtual = 584538

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 90952e13

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2743.168 ; gain = 0.000 ; free physical = 84966 ; free virtual = 584538

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 90952e13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84974 ; free virtual = 584547
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 90952e13

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84976 ; free virtual = 584550
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 57235faf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84975 ; free virtual = 584548
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 57235faf

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84975 ; free virtual = 584548
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 57235faf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84971 ; free virtual = 584546
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 57235faf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84971 ; free virtual = 584546
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2774.152 ; gain = 0.000 ; free physical = 84973 ; free virtual = 584547
Ending Logic Optimization Task | Checksum: 57235faf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.152 ; gain = 0.004 ; free physical = 84973 ; free virtual = 584548

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.334 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 57235faf

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84934 ; free virtual = 584517
Ending Power Optimization Task | Checksum: 57235faf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3187.102 ; gain = 412.949 ; free physical = 84941 ; free virtual = 584524

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 57235faf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84941 ; free virtual = 584524

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84941 ; free virtual = 584524
Ending Netlist Obfuscation Task | Checksum: 57235faf

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84941 ; free virtual = 584524
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 3187.102 ; gain = 531.973 ; free physical = 84941 ; free virtual = 584524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84941 ; free virtual = 584524
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84916 ; free virtual = 584506
INFO: [Common 17-1381] The checkpoint '/home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84920 ; free virtual = 584506
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84898 ; free virtual = 584489
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84872 ; free virtual = 584464
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 057f920f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84872 ; free virtual = 584464
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84872 ; free virtual = 584464

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a184831b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3187.102 ; gain = 0.000 ; free physical = 84861 ; free virtual = 584455

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c8f82828

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3211.109 ; gain = 24.008 ; free physical = 84840 ; free virtual = 584440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c8f82828

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3211.109 ; gain = 24.008 ; free physical = 84844 ; free virtual = 584443
Phase 1 Placer Initialization | Checksum: c8f82828

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3211.109 ; gain = 24.008 ; free physical = 84842 ; free virtual = 584441

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: eac607e3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84810 ; free virtual = 584413

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84672 ; free virtual = 584279

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1bb4be513

Time (s): cpu = 00:01:16 ; elapsed = 00:00:50 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84672 ; free virtual = 584278
Phase 2 Global Placement | Checksum: 15217553f

Time (s): cpu = 00:01:19 ; elapsed = 00:00:52 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84678 ; free virtual = 584286

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15217553f

Time (s): cpu = 00:01:20 ; elapsed = 00:00:52 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84678 ; free virtual = 584285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d1693e2b

Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84670 ; free virtual = 584278

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170a61e34

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84673 ; free virtual = 584280

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b7c17755

Time (s): cpu = 00:01:30 ; elapsed = 00:00:56 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84673 ; free virtual = 584280

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a457494e

Time (s): cpu = 00:01:47 ; elapsed = 00:01:13 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84652 ; free virtual = 584260

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 26e2ba6fb

Time (s): cpu = 00:01:48 ; elapsed = 00:01:14 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84653 ; free virtual = 584261

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 224063fdc

Time (s): cpu = 00:01:48 ; elapsed = 00:01:15 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84653 ; free virtual = 584262
Phase 3 Detail Placement | Checksum: 224063fdc

Time (s): cpu = 00:01:49 ; elapsed = 00:01:15 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84653 ; free virtual = 584262

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21c2c2633

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/U0/grp_KeccakF1600_StatePer_fu_800/Asu1_reg_760, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 0 success, 0 bufg driver replicated, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 21c2c2633

Time (s): cpu = 00:01:59 ; elapsed = 00:01:19 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84646 ; free virtual = 584254
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.675. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2192f51cf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84649 ; free virtual = 584257
Phase 4.1 Post Commit Optimization | Checksum: 2192f51cf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84650 ; free virtual = 584259

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2192f51cf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84668 ; free virtual = 584277

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2192f51cf

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84669 ; free virtual = 584278

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84669 ; free virtual = 584278
Phase 4.4 Final Placement Cleanup | Checksum: 28f118443

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84669 ; free virtual = 584278
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 28f118443

Time (s): cpu = 00:02:01 ; elapsed = 00:01:20 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84671 ; free virtual = 584280
Ending Placer Task | Checksum: 19a54f5d1

Time (s): cpu = 00:02:01 ; elapsed = 00:01:21 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84814 ; free virtual = 584423
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:25 . Memory (MB): peak = 3219.113 ; gain = 32.012 ; free physical = 84814 ; free virtual = 584423
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84814 ; free virtual = 584423
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84810 ; free virtual = 584422
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84801 ; free virtual = 584425
INFO: [Common 17-1381] The checkpoint '/home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:01 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84766 ; free virtual = 584379
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84805 ; free virtual = 584418
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84774 ; free virtual = 584387
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84719 ; free virtual = 584335
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3219.113 ; gain = 0.000 ; free physical = 84744 ; free virtual = 584370
INFO: [Common 17-1381] The checkpoint '/home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx980t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx980t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: d9a139f2 ConstDB: 0 ShapeSum: c0b3bbdf RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ctrl_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ctrl_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e41aacf2

Time (s): cpu = 00:04:28 ; elapsed = 00:03:03 . Memory (MB): peak = 3632.145 ; gain = 413.031 ; free physical = 84301 ; free virtual = 583921
Post Restoration Checksum: NetGraph: 8250a350 NumContArr: 61ca09a2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e41aacf2

Time (s): cpu = 00:04:28 ; elapsed = 00:03:04 . Memory (MB): peak = 3632.145 ; gain = 413.031 ; free physical = 84299 ; free virtual = 583920

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e41aacf2

Time (s): cpu = 00:04:28 ; elapsed = 00:03:04 . Memory (MB): peak = 3683.145 ; gain = 464.031 ; free physical = 84225 ; free virtual = 583848

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e41aacf2

Time (s): cpu = 00:04:28 ; elapsed = 00:03:04 . Memory (MB): peak = 3683.145 ; gain = 464.031 ; free physical = 84225 ; free virtual = 583848
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ed47c52d

Time (s): cpu = 00:04:42 ; elapsed = 00:03:12 . Memory (MB): peak = 3741.027 ; gain = 521.914 ; free physical = 84209 ; free virtual = 583834
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.841  | TNS=0.000  | WHS=-0.016 | THS=-0.034 |

Phase 2 Router Initialization | Checksum: 25be8c959

Time (s): cpu = 00:04:49 ; elapsed = 00:03:15 . Memory (MB): peak = 3741.027 ; gain = 521.914 ; free physical = 84205 ; free virtual = 583830

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15b742ed1

Time (s): cpu = 00:06:47 ; elapsed = 00:04:15 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84174 ; free virtual = 583800

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4353
 Number of Nodes with overlaps = 578
 Number of Nodes with overlaps = 109
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.013  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b10c45ff

Time (s): cpu = 00:08:41 ; elapsed = 00:05:16 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84170 ; free virtual = 583795
Phase 4 Rip-up And Reroute | Checksum: 1b10c45ff

Time (s): cpu = 00:08:41 ; elapsed = 00:05:16 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84171 ; free virtual = 583796

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b10c45ff

Time (s): cpu = 00:08:41 ; elapsed = 00:05:16 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84171 ; free virtual = 583796

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b10c45ff

Time (s): cpu = 00:08:42 ; elapsed = 00:05:16 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84171 ; free virtual = 583796
Phase 5 Delay and Skew Optimization | Checksum: 1b10c45ff

Time (s): cpu = 00:08:42 ; elapsed = 00:05:17 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84171 ; free virtual = 583796

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e504f684

Time (s): cpu = 00:08:44 ; elapsed = 00:05:17 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84172 ; free virtual = 583797
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.013  | TNS=0.000  | WHS=0.080  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e504f684

Time (s): cpu = 00:08:44 ; elapsed = 00:05:18 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84172 ; free virtual = 583797
Phase 6 Post Hold Fix | Checksum: 1e504f684

Time (s): cpu = 00:08:44 ; elapsed = 00:05:18 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84172 ; free virtual = 583797

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.606593 %
  Global Horizontal Routing Utilization  = 0.818468 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 213c0bbc2

Time (s): cpu = 00:09:37 ; elapsed = 00:05:45 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84167 ; free virtual = 583792

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 213c0bbc2

Time (s): cpu = 00:09:37 ; elapsed = 00:05:45 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84167 ; free virtual = 583792

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a338d010

Time (s): cpu = 00:09:39 ; elapsed = 00:05:47 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84167 ; free virtual = 583792

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.013  | TNS=0.000  | WHS=0.080  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1a338d010

Time (s): cpu = 00:09:39 ; elapsed = 00:05:48 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84170 ; free virtual = 583796
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:09:39 ; elapsed = 00:05:48 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84277 ; free virtual = 583903

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:09:46 ; elapsed = 00:05:53 . Memory (MB): peak = 3756.988 ; gain = 537.875 ; free physical = 84277 ; free virtual = 583903
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3756.988 ; gain = 0.000 ; free physical = 84277 ; free virtual = 583902
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00 . Memory (MB): peak = 3756.988 ; gain = 0.000 ; free physical = 84270 ; free virtual = 583899
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3756.988 ; gain = 0.000 ; free physical = 84255 ; free virtual = 583900
INFO: [Common 17-1381] The checkpoint '/home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3845.035 ; gain = 88.043 ; free physical = 84237 ; free virtual = 583867
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ds6365/SHA/test/impl/vhdl/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3845.035 ; gain = 0.000 ; free physical = 84207 ; free virtual = 583838
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
98 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 3845.035 ; gain = 0.000 ; free physical = 84205 ; free virtual = 583840
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Apr 13 16:18:28 2021...
