/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [6:0] _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire [11:0] celloutsig_0_23z;
  wire [13:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire [4:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [11:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[54] | in_data[77];
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_1z[1];
  assign celloutsig_0_4z = celloutsig_0_1z[0] | celloutsig_0_0z;
  assign celloutsig_0_50z = celloutsig_0_31z | celloutsig_0_13z[1];
  assign celloutsig_0_51z = celloutsig_0_10z | celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[187] | in_data[141];
  assign celloutsig_1_2z = celloutsig_1_0z | celloutsig_1_1z[3];
  assign celloutsig_1_5z = celloutsig_1_3z[0] | celloutsig_1_1z[3];
  assign celloutsig_1_6z = celloutsig_1_5z | in_data[150];
  assign celloutsig_1_7z = celloutsig_1_0z | celloutsig_1_3z[12];
  assign celloutsig_1_13z = celloutsig_1_3z[10] | celloutsig_1_0z;
  assign celloutsig_1_9z = celloutsig_1_7z | celloutsig_1_13z;
  assign celloutsig_1_19z = celloutsig_1_6z | celloutsig_1_5z;
  assign celloutsig_0_10z = celloutsig_0_9z[0] | celloutsig_0_1z[3];
  assign celloutsig_0_11z = celloutsig_0_7z[8] | celloutsig_0_0z;
  assign celloutsig_0_19z = _00_ | celloutsig_0_18z[3];
  assign celloutsig_0_20z = celloutsig_0_3z | celloutsig_0_9z[1];
  assign celloutsig_0_28z = celloutsig_0_3z | celloutsig_0_22z[8];
  assign celloutsig_0_31z = celloutsig_0_25z[4] | celloutsig_0_28z;
  reg [6:0] _23_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _23_ <= 7'h00;
    else _23_ <= { celloutsig_0_7z[7:6], celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[6:1], _00_ } = _23_;
  reg [5:0] _24_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 6'h00;
    else _24_ <= { celloutsig_0_5z, celloutsig_0_11z };
  assign { _03_[5], _01_, _03_[3:0] } = _24_;
  assign celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z } - { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[178:175] - { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[103:97], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } - { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_6z = in_data[71:64] - { in_data[53:50], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[189:186], celloutsig_1_7z, celloutsig_1_9z } - in_data[144:139];
  assign celloutsig_1_11z = celloutsig_1_10z[3:0] - { in_data[126:125], celloutsig_1_6z, celloutsig_1_13z };
  assign celloutsig_1_12z = celloutsig_1_10z - { in_data[107:106], celloutsig_1_11z };
  assign celloutsig_0_7z = { celloutsig_0_1z[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z } - { celloutsig_0_2z[0], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_10z } - { celloutsig_1_7z, celloutsig_1_12z };
  assign celloutsig_0_9z = { celloutsig_0_1z[2:1], celloutsig_0_0z } - in_data[64:62];
  assign celloutsig_0_1z = { in_data[24], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } - { in_data[84:83], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = celloutsig_0_5z[2:0] - celloutsig_0_7z[6:4];
  assign celloutsig_0_14z = _02_[5:2] - { celloutsig_0_7z[11:9], celloutsig_0_4z };
  assign celloutsig_0_18z = { _02_[3:1], _00_, celloutsig_0_5z } - { celloutsig_0_5z, celloutsig_0_14z };
  assign celloutsig_0_2z = in_data[49:47] - celloutsig_0_1z[3:1];
  assign celloutsig_0_22z = celloutsig_0_7z[11:1] - { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_19z, celloutsig_0_5z };
  assign celloutsig_0_23z = { celloutsig_0_22z[8:5], celloutsig_0_6z } - { celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_6z };
  assign celloutsig_0_25z = { _03_[3:2], celloutsig_0_23z } - { celloutsig_0_7z[8:7], celloutsig_0_4z, celloutsig_0_22z };
  assign _02_[0] = _00_;
  assign _03_[4] = _01_;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
