#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 27 20:08:30 2023
# Process ID: 23164
# Current directory: C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15408 C:\Users\Edison\Documents\Programming\Verilog\MultiPrecision_CNN\MultiPrecision_CNN.xpr
# Log file: C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/vivado.log
# Journal file: C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN\vivado.jou
# Running On: EDGPC, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 34236 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/test_conv3x3.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1231.672 ; gain = 263.270
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv -to_files C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/test_conv3x3.sv -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/test_conv3x3.sv' with file 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'prod' on this module [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property top dot_NxN [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'prod' on this module [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'prod' on this module [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
ERROR: [VRFC 10-9501] width of stream is larger than width of target [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:40]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN(BitSize=2,KernelBitSize=...
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = zxxzzz
in = 010111,  kern = 101   out = zzzzxx
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = z00zzz
in = 010111,  kern = 101   out = zzzz10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:52]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:52]
ERROR: [VRFC 10-8530] module 'TB_dotProduct' is ignored due to previous errors [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN(BitSize=2)
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = zxxzzz
in = 010111,  kern = 101   out = zzzzxx
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = z00zzz
in = 010111,  kern = 101   out = zzzz10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_test.sv w ]
add_files -fileset sim_1 C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_test.sv
update_compile_order -fileset sim_1
set_property top TB_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/simulate.log"
set_property top TB_dotProduct [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
add_bp {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} 39
remove_bps -file {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} -line 39
add_bp {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} 39
add_bp {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} 40
add_bp {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} 41
remove_bps -file {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} -line 39
add_bp {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} 39
remove_bps -file {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} -line 39
remove_bps -file {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} -line 40
remove_bps -file {C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv} -line 41
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'kernel_layers' is not allowed [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:36]
WARNING: [VRFC 10-3029] 'kernel_layers' was previously declared without a range [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:36]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN(BitSize=2)
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = zxxzzz
in = 010111,  kern = 101   out = zzzzxx
in = 000101,  kern = 101   out = zzzzzz
in = 010101,  kern = 010   out = z00zzz
in = 010111,  kern = 101   out = zzzz10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:62]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 8 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=8)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = z00000
in = 010101,  kern = 010   out = 000zzz
in = 010111,  kern = 101   out = zzzzzz
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1263.438 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:64]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 8 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=8)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = z00000
in = 010101,  kern = 010   out = 000zzz
in = 010111,  kern = 101   out = zzzzzz
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:66]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 8 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=8)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 000101,  kern = 101   out = z00000
in = 010101,  kern = 010   out = 000zzz
in = 010111,  kern = 101   out = zzzzzz
1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 72 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:66]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 8 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 8 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=8)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 111111,  kern = 111   out = z00000
in = 010101,  kern = 111   out = 000zzz
in = 000000,  kern = 111   out = zzzzzz
1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2
in = 111111,  kern = 111   out = zzzzzz
in = 010101,  kern = 111   out = z00zzz
in = 000000,  kern = 111   out = zzzz10
111111111
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2
in = 111111,  kern = 111   out = zzzzzz
in = 010101,  kern = 111   out = z00zzz
in = 000000,  kern = 111   out = zzzz10
111111111
zzzzzzz00zzzzzzz10
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv:57]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
2
in = 111111,  kern = 111   out = zzzzzz
in = 010101,  kern = 111   out = z00zzz
in = 000000,  kern = 111   out = zzzz10
xxxxxxxxx
zzzzzzz00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'i_prod' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 2 for port 'o_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
WARNING: [VRFC 10-3705] select index 1 into 'i_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
WARNING: [VRFC 10-3705] select index 1 into 'kernel_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
WARNING: [VRFC 10-3705] select index 2 into 'o_data_layers' is out of bounds [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 111111,  kern = 111   out = xxxxxx
in = 010101,  kern = 111   out = xxxxxx
in = 000000,  kern = 111   out = xxxxxx
xxxxxxxxx
zzzzzzz00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 111111,  kern = 111   out = xxxxxx
in = 010101,  kern = 111   out = xxxxxx
in = 000000,  kern = 111   out = xxxxxx
x
00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
ERROR: [VRFC 10-395] cannot assign an unpacked type to a packed type [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:51]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 111111,  kern = 111   out = xxxxxx
in = 010101,  kern = 111   out = xxxxxx
in = 000000,  kern = 111   out = xxxxxx
x
00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
in = 111111,  kern = 111   out = xxxxxx
in = 010101,  kern = 111   out = xxxxxx
in = 000000,  kern = 111   out = xxxxxx
xxxxxxxxx
000000000000000000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Z
Z
Z
Z
Z
Z
Z
Z
Z
in = 111111,  kern = 111   out = z1z1z1
in = 010101,  kern = 111   out = z1z1z1
in = 000000,  kern = 111   out = z0z1z0
111111111
z1z1z1z1z1z1z0z1z0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Z
Z
Z
Z
Z
Z
Z
Z
Z
in = 111111,  kern = 111   out = z1z1z1
in = 010101,  kern = 111   out = z1z1z1
in = 000000,  kern = 111   out = z0z1z0
1
z1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'i_data' [C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Z
Z
Z
Z
Z
Z
Z
Z
Z
in = 111111,  kern = 111   out = z1z1z1
in = 010101,  kern = 111   out = z1z1z1
in = 000000,  kern = 111   out = z0z1z0
1
111111010
z1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
0
1
1
1
3
3
3
in = 111111,  kern = 111   out = 111111
in = 010101,  kern = 111   out = 010101
in = 000000,  kern = 111   out = 000000
1
111111010101000000
00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TB_dotProduct'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_dotProduct' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj TB_dotProduct_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/dot_NxN.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dot_NxN
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_1Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_1Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sources_1/new/multiply_2Bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiply_2Bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.srcs/sim_1/new/TB_dotProduct.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_dotProduct
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_dotProduct_behav xil_defaultlib.TB_dotProduct xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiply_1Bit(BitSize=2)
Compiling module xil_defaultlib.dot_NxN_default
Compiling module xil_defaultlib.TB_dotProduct
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_dotProduct_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Edison/Documents/Programming/Verilog/MultiPrecision_CNN/MultiPrecision_CNN.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_dotProduct_behav -key {Behavioral:sim_1:Functional:TB_dotProduct} -tclbatch {TB_dotProduct.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TB_dotProduct.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
0
0
1
1
3
3
in = 111111,  kern = 101   out = 110011
in = 010101,  kern = 101   out = 010001
in = 000000,  kern = 101   out = 000000
0
111111010101000000
00
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_dotProduct_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1263.438 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 00:54:54 2023...
