
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.52

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.00    0.01    0.08    0.08 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
                                         net13 (net)
                  0.01    0.00    0.08 v _154_/A1 (NAND2_X1)
     1    1.80    0.01    0.01    0.10 ^ _154_/ZN (NAND2_X1)
                                         _051_ (net)
                  0.01    0.00    0.10 ^ _155_/B2 (AOI21_X1)
     1    1.27    0.01    0.01    0.11 v _155_/ZN (AOI21_X1)
                                         _021_ (net)
                  0.01    0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.74    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   20.83    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X1)
     1    6.75    0.02    0.07    0.29 ^ _192_/ZN (AND4_X1)
                                         _077_ (net)
                  0.02    0.00    0.29 ^ _193_/A (BUF_X8)
    10   25.41    0.01    0.03    0.32 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.32 ^ _194_/A (AOI21_X4)
     5   13.72    0.01    0.02    0.34 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.34 v _202_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.42 v _202_/ZN (OR3_X1)
                                         _085_ (net)
                  0.01    0.00    0.42 v _203_/B2 (AOI21_X1)
     1    1.31    0.02    0.03    0.45 ^ _203_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.45 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: enable (input port clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.74    0.00    0.00    0.20 ^ enable (in)
                                         enable (net)
                  0.00    0.00    0.20 ^ _173_/A (BUF_X4)
     9   20.83    0.01    0.03    0.23 ^ _173_/Z (BUF_X4)
                                         _061_ (net)
                  0.01    0.00    0.23 ^ _192_/A1 (AND4_X1)
     1    6.75    0.02    0.07    0.29 ^ _192_/ZN (AND4_X1)
                                         _077_ (net)
                  0.02    0.00    0.29 ^ _193_/A (BUF_X8)
    10   25.41    0.01    0.03    0.32 ^ _193_/Z (BUF_X8)
                                         _078_ (net)
                  0.01    0.00    0.32 ^ _194_/A (AOI21_X4)
     5   13.72    0.01    0.02    0.34 v _194_/ZN (AOI21_X4)
                                         _079_ (net)
                  0.01    0.00    0.34 v _202_/A3 (OR3_X1)
     1    1.44    0.01    0.08    0.42 v _202_/ZN (OR3_X1)
                                         _085_ (net)
                  0.01    0.00    0.42 v _203_/B2 (AOI21_X1)
     1    1.31    0.02    0.03    0.45 ^ _203_/ZN (AOI21_X1)
                                         _007_ (net)
                  0.02    0.00    0.45 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.45   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.168226957321167

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8473

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.340866088867188

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8951

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_div_counter[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bit_counter[2]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ clk_div_counter[1]$_SDFFE_PN0P_/CK (DFF_X1)
   0.07    0.07 ^ clk_div_counter[1]$_SDFFE_PN0P_/QN (DFF_X1)
   0.04    0.10 ^ _206_/CO (HA_X1)
   0.07    0.18 ^ _192_/ZN (AND4_X1)
   0.03    0.21 ^ _193_/Z (BUF_X8)
   0.02    0.22 v _194_/ZN (AOI21_X4)
   0.08    0.30 v _202_/ZN (OR3_X1)
   0.03    0.33 ^ _203_/ZN (AOI21_X1)
   0.00    0.33 ^ bit_counter[2]$_SDFFE_PN0P_/D (DFF_X1)
           0.33   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ bit_counter[2]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.33   data arrival time
---------------------------------------------------------
           0.63   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_done$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_done$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.08    0.08 v rx_done$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 ^ _154_/ZN (NAND2_X1)
   0.01    0.11 v _155_/ZN (AOI21_X1)
   0.00    0.11 v rx_done$_SDFFE_PN0P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rx_done$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4499

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.5156

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
114.603245

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   4.14e-06   2.18e-06   1.99e-04  82.3%
Combinational          2.12e-05   1.85e-05   2.94e-06   4.27e-05  17.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.14e-04   2.27e-05   5.12e-06   2.42e-04 100.0%
                          88.5%       9.4%       2.1%
