Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Apr  7 15:58:51 2021
| Host         : k-dhanunjaya-achari-hp-245-g6-notebook-pc running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file stopwatch_control_sets_placed.rpt
| Design       : stopwatch
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               7 |            4 |
| Yes          | No                    | Yes                    |             104 |           30 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+--------------------------+------------------+------------------+----------------+--------------+
|   Clock Signal   |       Enable Signal      | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------+--------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG   |                          | reset_IBUF       |                1 |              1 |         1.00 |
|  clock_OBUF_BUFG | p6                       | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_OBUF_BUFG | p4[3]_i_1_n_0            | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_OBUF_BUFG | p3[3]_i_1_n_0            | reset_IBUF       |                2 |              4 |         2.00 |
|  clock_OBUF_BUFG | p2[3]_i_1_n_0            | reset_IBUF       |                3 |              4 |         1.33 |
|  clock_OBUF_BUFG | p7[3]_i_1_n_0            | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_OBUF_BUFG | p5[3]_i_1_n_0            | reset_IBUF       |                2 |              4 |         2.00 |
|  clock_OBUF_BUFG | p1[3]_i_1_n_0            | reset_IBUF       |                1 |              4 |         4.00 |
|  clock_OBUF_BUFG | p8[3]_i_1_n_0            | reset_IBUF       |                2 |              4 |         2.00 |
|  clock_OBUF_BUFG | d8/cathode[6]_i_1__6_n_0 | reset_IBUF       |                2 |              7 |         3.50 |
|  clock_OBUF_BUFG | d6/cathode[6]_i_1__0_n_0 | reset_IBUF       |                1 |              7 |         7.00 |
|  clock_OBUF_BUFG | d5/cathode[6]_i_1_n_0    | reset_IBUF       |                2 |              7 |         3.50 |
|  clock_OBUF_BUFG | d2/cathode[6]_i_1__2_n_0 | reset_IBUF       |                2 |              7 |         3.50 |
|  clock_OBUF_BUFG | cathode[6]_i_1__7_n_0    |                  |                4 |              7 |         1.75 |
|  clock_OBUF_BUFG | d4/cathode[6]_i_1__4_n_0 | reset_IBUF       |                1 |              7 |         7.00 |
|  clock_OBUF_BUFG | d3/cathode[6]_i_1__3_n_0 | reset_IBUF       |                2 |              7 |         3.50 |
|  clock_OBUF_BUFG | d1/cathode[6]_i_1__1_n_0 | reset_IBUF       |                2 |              7 |         3.50 |
|  clock_OBUF_BUFG | d7/cathode[6]_i_1__5_n_0 | reset_IBUF       |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG   | f1/counter_0             | reset_IBUF       |                4 |             16 |         4.00 |
+------------------+--------------------------+------------------+------------------+----------------+--------------+


