<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.5 SP3 (Version 11.5.3.10)</text>
<text>Date: Sun Oct 04 22:10:23 2015
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>SmartFusion2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2S010</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>144 TQ</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>STD</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>3.3V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 3.3V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>No</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\Users\kruci_000\Desktop\SoC\i2c\Quadra\synthesis\top.edn</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>240</cell>
 <cell>12084</cell>
 <cell>1.99</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>160</cell>
 <cell>12084</cell>
 <cell>1.32</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>252</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>2</cell>
 <cell>84</cell>
 <cell>2.38</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>2</cell>
 <cell>84</cell>
 <cell>2.38</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>0</cell>
 <cell>37</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>1</cell>
 <cell>22</cell>
 <cell>4.55</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Globals</cell>
 <cell>2</cell>
 <cell>8</cell>
 <cell>25.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MSS</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>204</cell>
 <cell>124</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>36</cell>
 <cell>36</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>240</cell>
 <cell>160</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>7</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>14</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>3</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 1</cell>
 <cell> 1</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 2</cell>
 <cell>100.00%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>126</cell>
 <cell>INT_NET</cell>
 <cell>Net   : FCCC_0_GL0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: FCCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>115</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0_PRESETN</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/RSTSYNC2_RNIK5VD/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>21</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/accum_next10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_CMD[1]</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/baud_clock</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/INSTR_SCMD[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_SCMD[0]</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/INSTR_SCMD[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_SCMD[1]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/COREABC_0_APB3master_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/PSELI</cell>
</row>
<row>
 <cell>13</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/make_RX/N_140</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0_APB3master_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_ADDR[2]</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0.uUART.reg_write.un1_csn</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/PENABLEI_RNIAR8D1_0</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/ICYCLE[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/ICYCLE[0]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>21</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/accum_next10</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_CMD[1]</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/baud_clock</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_clock_int</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/INSTR_SCMD[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_SCMD[0]</cell>
</row>
<row>
 <cell>17</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/INSTR_SCMD[1]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_SCMD[1]</cell>
</row>
<row>
 <cell>14</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/COREABC_0_APB3master_PSELx</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/PSELI</cell>
</row>
<row>
 <cell>13</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/make_RX/N_140</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_RX/rx_state_RNINSJ6[0]</cell>
</row>
<row>
 <cell>12</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/baud_cntr</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: CoreUARTapb_0/uUART/make_top_CoreUARTapb_0_Clock_gen/UG10.make_baud_cntr2.un2_baud_cntr</cell>
</row>
<row>
 <cell>11</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0_APB3master_PADDR[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/INSTR_ADDR[2]</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CoreUARTapb_0.uUART.reg_write.un1_csn</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/PENABLEI_RNIAR8D1_0</cell>
</row>
<row>
 <cell>10</cell>
 <cell>INT_NET</cell>
 <cell>Net   : COREABC_0/ICYCLE[0]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: COREABC_0/ICYCLE[0]</cell>
</row>
</table>
</doc>
