# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do skeleton_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:12:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/reference/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:12:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/skeleton.v 
# -- Compiling module skeleton
# 
# Top level modules:
# 	skeleton
# End time: 11:12:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 11:12:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:42 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 11:12:42 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/PC4_SimpleProcessor_basecode/cpuone-base/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/control_circuit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/control_circuit.v 
# -- Compiling module control_circuit
# 
# Top level modules:
# 	control_circuit
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v 
# -- Compiling module pc
# 
# Top level modules:
# 	pc
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/dffe_ref.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/dffe_ref.v 
# -- Compiling module dffe_ref
# 
# Top level modules:
# 	dffe_ref
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v 
# -- Compiling module bit12_counter
# 
# Top level modules:
# 	bit12_counter
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/clock2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/clock2.v 
# -- Compiling module clock2
# 
# Top level modules:
# 	clock2
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/math.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/math.v 
# -- Compiling module math
# 
# Top level modules:
# 	math
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out {C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:12:43 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out" C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v 
# -- Compiling module skeleton_tb
# 
# Top level modules:
# 	skeleton_tb
# End time: 11:12:43 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  skeleton_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" skeleton_tb 
# Start time: 11:12:44 on Nov 11,2022
# Loading work.skeleton_tb
# Loading work.skeleton
# Loading work.clock2
# Loading work.imem
# Loading altera_mf_ver.altsyncram
# Loading work.dmem
# Loading work.regfile
# Loading work.processor
# Loading work.pc
# Loading work.register
# Loading work.bit12_counter
# Loading work.full_adder
# Loading work.math
# Loading work.control_circuit
# Loading work.alu
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading work.dffe_ref
# ** Warning: (vsim-3015) C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/pc.v(7): [PCDPC] - Port size (1) does not match connection size (32) for port 'en'. The port definition is at: C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/pc1/r1 File: C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/register.v
# ** Warning: (vsim-3015) C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/bit12_counter.v(9): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /skeleton_tb/skeleton_test/my_processor/c2/full1 File: C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/full_adder.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting the Simulation >>
# The simulation completed without errors
# ** Note: $stop    : C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v(43)
#    Time: 4050 ns  Iteration: 0  Instance: /skeleton_tb
# Break in Module skeleton_tb at C:/Users/tl330/Documents/550/Cp4_SimpleProcessor_no_out/skeleton_tb.v line 43
# End time: 11:13:03 on Nov 11,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 2
