//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_convolution_41 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_convolution_41
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_convolution_41
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_convolution_41(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_13,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_14,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_15
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<70>;
	.reg .b32 	%r<307>;
	.reg .f32 	%f<93>;
	.reg .b64 	%rd<68>;
	.loc	1 19 0                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_0];
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_1];
$L__tmp0:
	.loc	1 22 28                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:22:33
	shl.b32 	%r223, %r1, 6;
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_2];
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_3];
	.loc	1 23 44                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:44
	mov.u32 	%r224, %tid.x;
	shl.b32 	%r225, %r224, 2;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_4];
	and.b32  	%r226, %r225, 60;
	ld.param.u64 	%rd50, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_5];
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_6];
	bfe.u32 	%r227, %r224, 4, 4;
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_7];
	or.b32  	%r228, %r227, 16;
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_8];
	or.b32  	%r229, %r227, 32;
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_9];
	or.b32  	%r230, %r227, 48;
	ld.param.u64 	%rd55, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_10];
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r231, %r223, %r226;
	ld.param.u64 	%rd56, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_11];
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p5, %r231, 128;
	ld.param.u64 	%rd57, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_12];
	ld.param.u64 	%rd58, [triton_poi_fused__native_batch_norm_legit_no_training_convolution_41_param_13];
	.loc	1 25 28                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:25:33
	shl.b32 	%r232, %r2, 6;
	.loc	1 26 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:26:23
	or.b32  	%r233, %r232, %r227;
	or.b32  	%r234, %r232, %r228;
	or.b32  	%r235, %r232, %r229;
	or.b32  	%r236, %r232, %r230;
	.loc	1 27 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:27:21
	setp.lt.s32 	%p61, %r233, 64;
	setp.lt.s32 	%p62, %r234, 64;
	setp.lt.s32 	%p63, %r235, 64;
	setp.lt.s32 	%p64, %r236, 64;
	.loc	1 30 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:30:19
	shr.s32 	%r238, %r231, 31;
	shr.u32 	%r239, %r238, 27;
	add.s32 	%r240, %r231, %r239;
	.loc	1 29 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:29:19
	and.b32  	%r241, %r240, -32;
	sub.s32 	%r242, %r231, %r241;
	.loc	1 32 38                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:38
	shl.b32 	%r243, %r233, 5;
	shl.b32 	%r244, %r234, 5;
	shl.b32 	%r245, %r235, 5;
	shl.b32 	%r246, %r236, 5;
	.loc	1 32 48                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:48
	shl.b32 	%r247, %r240, 6;
	and.b32  	%r248, %r247, -2048;
	.loc	1 32 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:35
	add.s32 	%r249, %r248, %r242;
	.loc	1 32 43                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:43
	add.s32 	%r250, %r249, %r243;
	add.s32 	%r251, %r249, %r244;
	add.s32 	%r252, %r249, %r245;
	add.s32 	%r253, %r249, %r246;
	.loc	1 32 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:30
	mul.wide.s32 	%rd59, %r250, 4;
	add.s64 	%rd1, %rd45, %rd59;
	mul.wide.s32 	%rd60, %r251, 4;
	add.s64 	%rd2, %rd45, %rd60;
	mul.wide.s32 	%rd61, %r252, 4;
	add.s64 	%rd3, %rd45, %rd61;
	mul.wide.s32 	%rd62, %r253, 4;
	add.s64 	%rd4, %rd45, %rd62;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p1, %p5, %p61;
	and.pred  	%p2, %p5, %p62;
	and.pred  	%p3, %p5, %p63;
	and.pred  	%p4, %p5, %p64;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p3 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p4 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:30
	mul.wide.s32 	%rd63, %r242, 4;
	add.s64 	%rd5, %rd46, %rd63;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:34:30
	add.s64 	%rd6, %rd47, %rd63;
	.loc	1 34 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:34:35
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r23;
	mov.b32 	%f2, %r24;
	mov.b32 	%f3, %r25;
	mov.b32 	%f4, %r26;
	.loc	1 35 31                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:31
	add.s64 	%rd7, %rd48, %rd63;
	.loc	1 35 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:36
	// begin inline asm
	mov.u32 %r27, 0x0;
	mov.u32 %r28, 0x0;
	mov.u32 %r29, 0x0;
	mov.u32 %r30, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r27, %r28, %r29, %r30 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:31
	add.s64 	%rd8, %rd49, %rd63;
	.loc	1 36 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:36
	// begin inline asm
	mov.u32 %r31, 0x0;
	mov.u32 %r32, 0x0;
	mov.u32 %r33, 0x0;
	mov.u32 %r34, 0x0;
	@%p5 ld.global.L1::evict_last.v4.b32 { %r31, %r32, %r33, %r34 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 40 26                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:40:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f13, %r18;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f14, %r22;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f16, %r17;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f17, %r21;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f19, %r16;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f20, %r20;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f22, %r15;
	.loc	1 33 35                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:33:35
	mov.b32 	%f23, %r19;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f25, %r14;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f27, %r13;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f29, %r12;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f31, %r11;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f33, %r10;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f34, %f33, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f35, %r9;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f36, %f35, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f37, %r8;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f38, %f37, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f39, %r7;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f40, %f39, %f23;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f41, %r6;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f42, %f41, %f14;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f43, %r5;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f44, %f43, %f17;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f45, %r4;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f46, %f45, %f20;
	.loc	1 32 53                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:53
	mov.b32 	%f47, %r3;
	.loc	1 37 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:37:18
	sub.f32 	%f48, %f47, %f23;
	.loc	1 36 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:36:36
	mov.b32 	%f49, %r34;
	mov.b32 	%f50, %r33;
	mov.b32 	%f51, %r32;
	mov.b32 	%f52, %r31;
	.loc	1 35 36                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:35:36
	mov.b32 	%f53, %r30;
	mov.b32 	%f54, %r29;
	mov.b32 	%f55, %r28;
	mov.b32 	%f56, %r27;
	.loc	1 26 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:26:23
	or.b32  	%r254, %r232, %r226;
	.loc	1 27 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:27:21
	setp.lt.s32 	%p65, %r254, 64;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r255, %r223, %r230;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p66, %r255, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p28, %p66, %p65;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r256, %r223, %r229;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p67, %r256, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p27, %p67, %p65;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r257, %r223, %r228;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p68, %r257, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p26, %p68, %p65;
	.loc	1 23 23                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:23:23
	or.b32  	%r258, %r223, %r227;
	.loc	1 24 21                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:24:21
	setp.lt.s32 	%p69, %r258, 128;
	.loc	1 32 61                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:32:61
	and.pred  	%p25, %p69, %p65;
	.loc	1 42 18                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:42:18
	mov.b32 	%r37, %f9;
	mov.b32 	%r36, 1065353216;
	// begin inline asm
	div.full.f32 %r35, %r36, %r37;
	// end inline asm
	mov.b32 	%f57, %r35;
	mov.b32 	%r40, %f10;
	// begin inline asm
	div.full.f32 %r38, %r36, %r40;
	// end inline asm
	mov.b32 	%f58, %r38;
	mov.b32 	%r43, %f11;
	// begin inline asm
	div.full.f32 %r41, %r36, %r43;
	// end inline asm
	mov.b32 	%f59, %r41;
	mov.b32 	%r46, %f12;
	// begin inline asm
	div.full.f32 %r44, %r36, %r46;
	// end inline asm
	mov.b32 	%f60, %r44;
	.loc	1 45 19                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:45:19
	mul.f32 	%f61, %f48, %f57;
	mul.f32 	%f62, %f46, %f58;
	mul.f32 	%f63, %f44, %f59;
	mul.f32 	%f64, %f42, %f60;
	mul.f32 	%f65, %f40, %f57;
	mul.f32 	%f66, %f38, %f58;
	mul.f32 	%f67, %f36, %f59;
	mul.f32 	%f68, %f34, %f60;
	mul.f32 	%f69, %f32, %f57;
	mul.f32 	%f70, %f30, %f58;
	mul.f32 	%f71, %f28, %f59;
	mul.f32 	%f72, %f26, %f60;
	mul.f32 	%f73, %f24, %f57;
	mul.f32 	%f74, %f21, %f58;
	mul.f32 	%f75, %f18, %f59;
	mul.f32 	%f76, %f15, %f60;
	.loc	1 47 20                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:47:20
	fma.rn.f32 	%f77, %f61, %f56, %f52;
	fma.rn.f32 	%f78, %f62, %f55, %f51;
	fma.rn.f32 	%f79, %f63, %f54, %f50;
	fma.rn.f32 	%f80, %f64, %f53, %f49;
	fma.rn.f32 	%f81, %f65, %f56, %f52;
	fma.rn.f32 	%f82, %f66, %f55, %f51;
	fma.rn.f32 	%f83, %f67, %f54, %f50;
	fma.rn.f32 	%f84, %f68, %f53, %f49;
	fma.rn.f32 	%f85, %f69, %f56, %f52;
	fma.rn.f32 	%f86, %f70, %f55, %f51;
	fma.rn.f32 	%f87, %f71, %f54, %f50;
	fma.rn.f32 	%f88, %f72, %f53, %f49;
	fma.rn.f32 	%f89, %f73, %f56, %f52;
	fma.rn.f32 	%f90, %f74, %f55, %f51;
	fma.rn.f32 	%f91, %f75, %f54, %f50;
	fma.rn.f32 	%f92, %f76, %f53, %f49;
	.loc	1 48 33                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:33
	shl.b32 	%r259, %r258, 6;
	shl.b32 	%r260, %r257, 6;
	shl.b32 	%r261, %r256, 6;
	shl.b32 	%r262, %r255, 6;
	.loc	1 48 30                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:30
	add.s32 	%r263, %r254, %r259;
	add.s32 	%r264, %r254, %r260;
	add.s32 	%r265, %r254, %r261;
	add.s32 	%r266, %r254, %r262;
	.loc	1 48 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:25
	mul.wide.s32 	%rd64, %r263, 4;
	add.s64 	%rd9, %rd50, %rd64;
	mul.wide.s32 	%rd65, %r264, 4;
	add.s64 	%rd10, %rd50, %rd65;
	mul.wide.s32 	%rd66, %r265, 4;
	add.s64 	%rd11, %rd50, %rd66;
	mul.wide.s32 	%rd67, %r266, 4;
	add.s64 	%rd12, %rd50, %rd67;
	.loc	1 48 45                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:48:45
	shl.b32 	%r267, %r224, 8;
	and.b32  	%r268, %r267, 3840;
	or.b32  	%r269, %r268, %r227;
	and.b32  	%r270, %r225, 1020;
	shr.u32 	%r271, %r268, 4;
	mov.u32 	%r272, global_smem;
	add.s32 	%r273, %r272, %r271;
	shl.b32 	%r274, %r269, 2;
	add.s32 	%r47, %r273, %r274;
	mov.b32 	%r48, %f77;
	mov.pred 	%p9, -1;
	// begin inline asm
	@%p9 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	or.b32  	%r275, %r268, 64;
	shr.u32 	%r276, %r275, 4;
	add.s32 	%r277, %r272, %r276;
	add.s32 	%r278, %r277, %r274;
	add.s32 	%r49, %r278, 256;
	mov.b32 	%r50, %f78;
	// begin inline asm
	@%p9 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	or.b32  	%r279, %r268, 128;
	shr.u32 	%r280, %r279, 4;
	add.s32 	%r281, %r272, %r280;
	add.s32 	%r282, %r281, %r274;
	add.s32 	%r51, %r282, 512;
	mov.b32 	%r52, %f79;
	// begin inline asm
	@%p9 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	or.b32  	%r283, %r268, 192;
	shr.u32 	%r284, %r283, 4;
	add.s32 	%r285, %r272, %r284;
	add.s32 	%r286, %r285, %r274;
	add.s32 	%r53, %r286, 768;
	mov.b32 	%r54, %f80;
	// begin inline asm
	@%p9 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r47, 64;
	mov.b32 	%r56, %f81;
	// begin inline asm
	@%p9 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r278, 320;
	mov.b32 	%r58, %f82;
	// begin inline asm
	@%p9 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r282, 576;
	mov.b32 	%r60, %f83;
	// begin inline asm
	@%p9 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	add.s32 	%r61, %r286, 832;
	mov.b32 	%r62, %f84;
	// begin inline asm
	@%p9 st.shared.b32 [ %r61 + 0 ], %r62;
	// end inline asm
	add.s32 	%r63, %r47, 128;
	mov.b32 	%r64, %f85;
	// begin inline asm
	@%p9 st.shared.b32 [ %r63 + 0 ], %r64;
	// end inline asm
	add.s32 	%r65, %r278, 384;
	mov.b32 	%r66, %f86;
	// begin inline asm
	@%p9 st.shared.b32 [ %r65 + 0 ], %r66;
	// end inline asm
	add.s32 	%r67, %r282, 640;
	mov.b32 	%r68, %f87;
	// begin inline asm
	@%p9 st.shared.b32 [ %r67 + 0 ], %r68;
	// end inline asm
	add.s32 	%r69, %r286, 896;
	mov.b32 	%r70, %f88;
	// begin inline asm
	@%p9 st.shared.b32 [ %r69 + 0 ], %r70;
	// end inline asm
	add.s32 	%r71, %r47, 192;
	mov.b32 	%r72, %f89;
	// begin inline asm
	@%p9 st.shared.b32 [ %r71 + 0 ], %r72;
	// end inline asm
	add.s32 	%r73, %r278, 448;
	mov.b32 	%r74, %f90;
	// begin inline asm
	@%p9 st.shared.b32 [ %r73 + 0 ], %r74;
	// end inline asm
	add.s32 	%r75, %r282, 704;
	mov.b32 	%r76, %f91;
	// begin inline asm
	@%p9 st.shared.b32 [ %r75 + 0 ], %r76;
	// end inline asm
	add.s32 	%r77, %r286, 960;
	mov.b32 	%r78, %f92;
	// begin inline asm
	@%p9 st.shared.b32 [ %r77 + 0 ], %r78;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r287, %r224, 2;
	and.b32  	%r288, %r287, 60;
	add.s32 	%r289, %r272, %r288;
	shl.b32 	%r290, %r270, 2;
	add.s32 	%r291, %r289, %r290;
	ld.shared.u32 	%r79, [%r291];
	ld.shared.u32 	%r80, [%r291+4];
	ld.shared.u32 	%r81, [%r291+8];
	ld.shared.u32 	%r82, [%r291+12];
	or.b32  	%r292, %r270, 1024;
	shr.u32 	%r293, %r292, 4;
	and.b32  	%r294, %r293, 124;
	add.s32 	%r295, %r272, %r294;
	add.s32 	%r296, %r295, %r290;
	ld.shared.u32 	%r83, [%r296+4096];
	ld.shared.u32 	%r84, [%r296+4100];
	ld.shared.u32 	%r85, [%r296+4104];
	ld.shared.u32 	%r86, [%r296+4108];
	or.b32  	%r297, %r270, 2048;
	shr.u32 	%r298, %r297, 4;
	and.b32  	%r299, %r298, 188;
	add.s32 	%r300, %r272, %r299;
	add.s32 	%r301, %r300, %r290;
	ld.shared.u32 	%r87, [%r301+8192];
	ld.shared.u32 	%r88, [%r301+8196];
	ld.shared.u32 	%r89, [%r301+8200];
	ld.shared.u32 	%r90, [%r301+8204];
	or.b32  	%r302, %r270, 3072;
	shr.u32 	%r303, %r302, 4;
	and.b32  	%r304, %r303, 252;
	add.s32 	%r305, %r272, %r304;
	add.s32 	%r306, %r305, %r290;
	ld.shared.u32 	%r91, [%r306+12288];
	ld.shared.u32 	%r92, [%r306+12292];
	ld.shared.u32 	%r93, [%r306+12296];
	ld.shared.u32 	%r94, [%r306+12300];
	// begin inline asm
	@%p25 st.global.v4.b32 [ %rd9 + 0 ], { %r79, %r80, %r81, %r82 };
	// end inline asm
	// begin inline asm
	@%p26 st.global.v4.b32 [ %rd10 + 0 ], { %r83, %r84, %r85, %r86 };
	// end inline asm
	// begin inline asm
	@%p27 st.global.v4.b32 [ %rd11 + 0 ], { %r87, %r88, %r89, %r90 };
	// end inline asm
	// begin inline asm
	@%p28 st.global.v4.b32 [ %rd12 + 0 ], { %r91, %r92, %r93, %r94 };
	// end inline asm
	.loc	1 49 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:49:25
	add.s64 	%rd13, %rd51, %rd59;
	add.s64 	%rd14, %rd51, %rd60;
	add.s64 	%rd15, %rd51, %rd61;
	add.s64 	%rd16, %rd51, %rd62;
	.loc	1 49 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:49:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd13 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd14 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd15 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd16 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 50 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:50:25
	add.s64 	%rd17, %rd52, %rd59;
	add.s64 	%rd18, %rd52, %rd60;
	add.s64 	%rd19, %rd52, %rd61;
	add.s64 	%rd20, %rd52, %rd62;
	.loc	1 50 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:50:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd17 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd18 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd19 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd20 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 51 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:51:25
	add.s64 	%rd21, %rd53, %rd59;
	add.s64 	%rd22, %rd53, %rd60;
	add.s64 	%rd23, %rd53, %rd61;
	add.s64 	%rd24, %rd53, %rd62;
	.loc	1 51 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:51:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd21 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd22 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd23 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd24 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 52 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:52:25
	add.s64 	%rd25, %rd54, %rd59;
	add.s64 	%rd26, %rd54, %rd60;
	add.s64 	%rd27, %rd54, %rd61;
	add.s64 	%rd28, %rd54, %rd62;
	.loc	1 52 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:52:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd25 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd26 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd27 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd28 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 53 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:53:25
	add.s64 	%rd29, %rd55, %rd59;
	add.s64 	%rd30, %rd55, %rd60;
	add.s64 	%rd31, %rd55, %rd61;
	add.s64 	%rd32, %rd55, %rd62;
	.loc	1 53 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:53:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd29 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd30 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd31 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd32 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 54 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:54:25
	add.s64 	%rd33, %rd56, %rd59;
	add.s64 	%rd34, %rd56, %rd60;
	add.s64 	%rd35, %rd56, %rd61;
	add.s64 	%rd36, %rd56, %rd62;
	.loc	1 54 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:54:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd33 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd34 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd35 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd36 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 55 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:55:25
	add.s64 	%rd37, %rd57, %rd59;
	add.s64 	%rd38, %rd57, %rd60;
	add.s64 	%rd39, %rd57, %rd61;
	add.s64 	%rd40, %rd57, %rd62;
	.loc	1 55 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:55:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd37 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd38 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd39 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd40 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 56 25                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:25
	add.s64 	%rd41, %rd58, %rd59;
	add.s64 	%rd42, %rd58, %rd60;
	add.s64 	%rd43, %rd58, %rd61;
	add.s64 	%rd44, %rd58, %rd62;
	.loc	1 56 55                         // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:55
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd41 + 0 ], { %r48, %r50, %r52, %r54 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v4.b32 [ %rd42 + 0 ], { %r56, %r58, %r60, %r62 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v4.b32 [ %rd43 + 0 ], { %r64, %r66, %r68, %r70 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd44 + 0 ], { %r72, %r74, %r76, %r78 };
	// end inline asm
	.loc	1 56 4                          // cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py:56:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vk/cvkzgni6zqqakimhxdfsudt6xklgkm6r27vcpnyq5cud54n27wdn.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 107
.b8 122
.b8 103
.b8 110
.b8 105
.b8 54
.b8 122
.b8 113
.b8 113
.b8 97
.b8 107
.b8 105
.b8 109
.b8 104
.b8 120
.b8 100
.b8 102
.b8 115
.b8 117
.b8 100
.b8 116
.b8 54
.b8 120
.b8 107
.b8 108
.b8 103
.b8 107
.b8 109
.b8 54
.b8 114
.b8 50
.b8 55
.b8 118
.b8 99
.b8 112
.b8 110
.b8 121
.b8 113
.b8 53
.b8 99
.b8 117
.b8 100
.b8 53
.b8 52
.b8 110
.b8 50
.b8 55
.b8 119
.b8 100
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 107
.b8 0
	}
	.section	.debug_macinfo	{	}
