git clone --depth 1 --no-tags https://github.com/Jaypatel6/Risc-V-Single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132947516
git clone --depth 1 --no-tags https://github.com/Mario-Zuniga/Sequential-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129485496
git clone --depth 1 --no-tags https://github.com/wallento/fusesoc-templates-demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117589578
git clone --depth 1 --no-tags https://github.com/robfpga/linked_list_queue.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127677069
git clone --depth 1 --no-tags https://github.com/nsailor/Feather.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142935371
git clone --depth 1 --no-tags https://github.com/abelardojarab/opencl-bsp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131777154
git clone --depth 1 --no-tags https://github.com/psrivatsa/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120592839
git clone --depth 1 --no-tags https://github.com/pulp-platform/cluster_peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122996837
git clone --depth 1 --no-tags https://github.com/matthuszagh/ece5760-lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123696497
git clone --depth 1 --no-tags https://github.com/AnhHoang2410/-Anh-Hoang-_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144189737
git clone --depth 1 --no-tags https://github.com/0x544D/HX8357_Display_Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140155616
git clone --depth 1 --no-tags https://github.com/tallerDisenoDigital/vallhalla-armv4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134758335
git clone --depth 1 --no-tags https://github.com/saitej25/DDR-3-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135674091
git clone --depth 1 --no-tags https://github.com/pulp-platform/udma_i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118765588
git clone --depth 1 --no-tags https://github.com/SomaSaiCharitha/AMBA-AXI3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121827782
git clone --depth 1 --no-tags https://github.com/AndrewHuynh97/Single_Cycle_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123938228
git clone --depth 1 --no-tags https://github.com/praveenkhemalapure/AHB_MULTI_MASTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127601565
git clone --depth 1 --no-tags https://github.com/jmolinacalzia/simulationPic16F887a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131369157
git clone --depth 1 --no-tags https://github.com/clowak/Mayur_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141202386
git clone --depth 1 --no-tags https://github.com/aurelhoxha/VendingMachineSystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128801660
git clone --depth 1 --no-tags https://github.com/Mario-Zuniga/MxV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135489364
git clone --depth 1 --no-tags https://github.com/clowak/Ramdas_SystemVerilogReference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141202237
git clone --depth 1 --no-tags https://github.com/jflazaro/CSE132L-Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125792776
git clone --depth 1 --no-tags https://github.com/tianrenz2/Pipeline-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127128880
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-nondeterministic-search.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120231004
git clone --depth 1 --no-tags https://github.com/siberiy4/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113440323
git clone --depth 1 --no-tags https://github.com/rajeshkmeena/cdc_mcp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124370347
git clone --depth 1 --no-tags https://github.com/AishwaryaGandhi/Advanced-Digital-System-Design-Generation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122513025
git clone --depth 1 --no-tags https://github.com/tahmidk/EnDMe-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134104511
git clone --depth 1 --no-tags https://github.com/Mario-Zuniga/Multiplier-Divisor-Square_Root.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129485804
git clone --depth 1 --no-tags https://github.com/banerjeeavik28/32bitALU-Function_Implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111967803
git clone --depth 1 --no-tags https://github.com/pulp-platform/apb_adv_timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118764403
git clone --depth 1 --no-tags https://github.com/sand96/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137208468
git clone --depth 1 --no-tags https://github.com/eliza0x/fost.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/118564388
git clone --depth 1 --no-tags https://github.com/ecqin/SIMD-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121546029
git clone --depth 1 --no-tags https://github.com/jakemckenzie/Digital-System-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128005151
git clone --depth 1 --no-tags https://github.com/pulp-platform/cfmath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142148716
git clone --depth 1 --no-tags https://github.com/johan92/fpga-for-beginners.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140178234
git clone --depth 1 --no-tags https://github.com/kyle-sit/Finite-Impulse-Response-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113111769
git clone --depth 1 --no-tags https://github.com/matthewelse/fpga-starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114931117
git clone --depth 1 --no-tags https://github.com/kjiwa/ee271-flappy-bird.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124437530
git clone --depth 1 --no-tags https://github.com/brabect1/riscv_jtag_dm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141897322
git clone --depth 1 --no-tags https://github.com/haines10/ECE337-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128957291
git clone --depth 1 --no-tags https://github.com/Datar93/Functional-Verification-of-LCD-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/138465554
git clone --depth 1 --no-tags https://github.com/jiashuoz/32-bit-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137194886
git clone --depth 1 --no-tags https://github.com/eldenchang/ECE337project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113132908
git clone --depth 1 --no-tags https://github.com/suhasr1991/CAN-Bus-controller-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124119409
git clone --depth 1 --no-tags https://github.com/Dmitriy0111/JTAG_debug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126769459
git clone --depth 1 --no-tags https://github.com/verification-gentleman-blog/favor-composition-over-inheritance-even-for-constraints.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127627116
git clone --depth 1 --no-tags https://github.com/veranki/mips-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127959632
git clone --depth 1 --no-tags https://github.com/dpetrisko/riscvga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/120224305
git clone --depth 1 --no-tags https://github.com/ckj119940887/TyTAN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/140702759
git clone --depth 1 --no-tags https://github.com/flasonil/ripple_carry_adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130498416
git clone --depth 1 --no-tags https://github.com/clowak/Ramdas_SystemVerilogAssertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141202275
git clone --depth 1 --no-tags https://github.com/clowak/Ramdas_UVMReference.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/141202316
git clone --depth 1 --no-tags https://github.com/aharathi/DDR3_PRESI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/135852836
git clone --depth 1 --no-tags https://github.com/WillQvQ/MIPS_V1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131930420
git clone --depth 1 --no-tags https://github.com/HCTLab/pulpito.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133250720
git clone --depth 1 --no-tags https://github.com/cuclaoliu/dvbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117497848
git clone --depth 1 --no-tags https://github.com/abagde93/ECE111.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119214903
git clone --depth 1 --no-tags https://github.com/uwesimm/uvm-interface-registry.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113862902
git clone --depth 1 --no-tags https://github.com/lowRISC/lowrisc-vcu108.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/117268056
git clone --depth 1 --no-tags https://github.com/asumagic/tinydumbcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/139865569
git clone --depth 1 --no-tags https://github.com/lexgolovchenko/avalon-1wire-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114362008
git clone --depth 1 --no-tags https://github.com/rtchance/CSE141.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113138535
git clone --depth 1 --no-tags https://github.com/navyas321/LC3-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115242077
git clone --depth 1 --no-tags https://github.com/aryglins/riscv-agl2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115568380
git clone --depth 1 --no-tags https://github.com/hi-eeprom/AXI-Repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115709008
git clone --depth 1 --no-tags https://github.com/kristacapps1/buggy_soc1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/123350290
git clone --depth 1 --no-tags https://github.com/proxy-hatch/UART_interfacing-hardware_accelerators.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127490551
git clone --depth 1 --no-tags https://github.com/WillQvQ/MIPS_V2.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134287890
git clone --depth 1 --no-tags https://github.com/wilmotha/ECE272-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/134478162
git clone --depth 1 --no-tags https://github.com/Harry-Chen/digital-circuit-experiments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144388576
git clone --depth 1 --no-tags https://github.com/fjpolo/MAX1000_Blinky_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128066017
git clone --depth 1 --no-tags https://github.com/pulp-platform/mchan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/122993684
git clone --depth 1 --no-tags https://github.com/Aswinnatesh/Synergistic-Processing-Unit-of-Sony-Cell.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125387888
git clone --depth 1 --no-tags https://github.com/pulp-platform/axi_id_remap.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/142145006
git clone --depth 1 --no-tags https://github.com/bigmac34/VSN_labo5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133799999
git clone --depth 1 --no-tags https://github.com/alexandraleonidova/hardware-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133764638
git clone --depth 1 --no-tags https://github.com/fl4shk/frost32_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132613568
git clone --depth 1 --no-tags https://github.com/saitej25/NAND-Flash.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/136672727
git clone --depth 1 --no-tags https://github.com/jomonkjoy/Matrix-Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112072321
git clone --depth 1 --no-tags https://github.com/lexgolovchenko/emif16-avmm-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132243917
git clone --depth 1 --no-tags https://github.com/krame505/truth-table-generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130287721
git clone --depth 1 --no-tags https://github.com/arkhan91/Rufous.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/137141161
git clone --depth 1 --no-tags https://github.com/Xenox473/Advanced-Encryption-Standard-Verilog-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133094655
git clone --depth 1 --no-tags https://github.com/zhelnio/vpm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/144291828
git clone --depth 1 --no-tags https://github.com/rbrenner/Arquitetura-Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113565257
git clone --depth 1 --no-tags https://github.com/msaha27/Test_GitHub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112711393
git clone --depth 1 --no-tags https://github.com/keerthirajan03/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113548477
git clone --depth 1 --no-tags https://github.com/melt-umn/ableC-monto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/119095484
git clone --depth 1 --no-tags https://github.com/Rosekows/CSE141L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124149975
git clone --depth 1 --no-tags https://github.com/shrutika6/Environement.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111607964
git clone --depth 1 --no-tags https://github.com/quadmbk/System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/121097232
git clone --depth 1 --no-tags https://github.com/nightcat33/mp3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/124497848
git clone --depth 1 --no-tags https://github.com/tech4me/ECE342-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126657714
git clone --depth 1 --no-tags https://github.com/albden/Practica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126109104
git clone --depth 1 --no-tags https://github.com/miketsivinsky/fpga_slon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129434364
git clone --depth 1 --no-tags https://github.com/svuvm12/uvm_reg_wr_rd_seq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127508801
