library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity maquina_de_estados is
    port( clk      : in std_logic;
          rst      : in std_logic;
          wr_en    : in std_logic;
          saida    : out unsigned(0 downto 0)
    );
 end entity;

 architecture a_maquina_de_estados of maquina_de_estados is
    signal estado: unsigned(0 downto 0);
 begin
    process(clk,rst,wr_en)  -- acionado se houver mudan√ßa em clk, rst ou wr_en
    begin                
       if rst='1' then
          estado <= "0";
       elsif wr_en='1' then
          if rising_edge(clk) then
             estado <= not estado;
          end if;
       end if;
    end process;
    
    saida <= estado;  -- conexao direta, fora do processo
 end architecture;