$date
	Sun Jun 09 18:58:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divby2 $end
$var wire 1 ! Qb $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$scope module pDFF $end
$var wire 1 $ clk $end
$var wire 1 # in $end
$var reg 1 ! not_out $end
$var reg 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
1#
x"
x!
$end
#500
0!
1"
1$
#1000
0$
#1500
1$
#2000
0$
#2500
1$
#3000
0#
0$
#3500
1!
0"
1$
#4000
1#
0$
#4500
0!
1"
1$
#5000
0#
0$
#5500
1!
0"
1$
#6000
1#
0$
#6500
0!
1"
1$
#7000
0#
0$
#7500
1!
0"
1$
#8000
1#
0$
#8500
0!
1"
1$
#9000
0#
0$
#9500
1!
0"
1$
#10000
1#
0$
