
---------- Begin Simulation Statistics ----------
final_tick                                64417107500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397307                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696672                       # Number of bytes of host memory used
host_op_rate                                   432145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.69                       # Real time elapsed on the host
host_tick_rate                              255933649                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     108768567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064417                       # Number of seconds simulated
sim_ticks                                 64417107500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.116815                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8399890                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8924962                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                549                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            131812                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15370116                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             280905                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          362310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            81405                       # Number of indirect misses.
system.cpu.branchPred.lookups                19909295                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  983693                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1148                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     108768567                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.288342                       # CPI: cycles per instruction
system.cpu.discardedOps                        229881                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           47895634                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          18129887                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          9641308                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        20653661                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.776191                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        128834215                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72524506     66.68%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntMult                 534929      0.49%     67.17% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::MemRead               21456818     19.73%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14252314     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                108768567                       # Class of committed instruction
system.cpu.tickCycles                       108180554                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    83                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests         1939                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       472752                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        947878                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             435723                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        49659                       # Transaction distribution
system.membus.trans_dist::WritebackClean       415336                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7751                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39409                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39409                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         415674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         20049                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1246684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       176326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1423010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     53184640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6983488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                60168128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            475132                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004094                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.063850                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  473187     99.59%     99.59% # Request fanout histogram
system.membus.snoop_fanout::1                    1945      0.41%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              475132                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2890315500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2085034000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          321749750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       26603136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3805312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30408448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     26603136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26603136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3178176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3178176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          415674                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           59458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              475132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        49659                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              49659                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         412982467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          59073003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             472055471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    412982467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        412982467                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       49337453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49337453                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       49337453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        412982467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         59073003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            521392923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91700.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     22675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     56006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000770557250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5384                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              631603                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86467                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      475132                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     464983                       # Number of write requests accepted
system.mem_ctrls.readBursts                    475132                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   464983                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 396451                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                373283                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2850                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1331586750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  393405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2806855500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16923.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35673.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    42611                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   66803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                475132                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               464983                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   72265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6408                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        60944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.900499                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.145741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   180.950416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        30046     49.30%     49.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16239     26.65%     75.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6892     11.31%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2617      4.29%     91.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1845      3.03%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2300      3.77%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          339      0.56%     98.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          228      0.37%     99.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          438      0.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        60944                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.613484                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     13.843800                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.756759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           3676     68.28%     68.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1604     29.79%     98.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            81      1.50%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            17      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             2      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.027860                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.975517                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.374229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3089     57.37%     57.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              285      5.29%     62.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1232     22.88%     85.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              474      8.80%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              226      4.20%     98.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               33      0.61%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.41%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.41%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5035584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25372864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5867392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30408448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             29758912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    472.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    461.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64416849500                       # Total gap between requests
system.mem_ctrls.avgGap                      68520.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1451200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3584384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5867392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 22528177.006395388395                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 55643355.299677185714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91084375.373420789838                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       415674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        59458                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       464983                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    755212000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2051643500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1743377159500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1816.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34505.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3749335.26                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            187160820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             99474540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           300137040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          223196760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5084916720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20110812390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7800748320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        33806446590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        524.805411                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  20080522250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2150980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42185605250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            247986480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            131807940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           261645300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          255362400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5084916720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21393008010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6721004640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34095731490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.296220                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17249911500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2150980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45016216000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26910489                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26910489                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26910489                       # number of overall hits
system.cpu.icache.overall_hits::total        26910489                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       415674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         415674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       415674                       # number of overall misses
system.cpu.icache.overall_misses::total        415674                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  10511617500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10511617500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  10511617500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10511617500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27326163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27326163                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27326163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27326163                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.015212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.015212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.015212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.015212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 25288.128437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 25288.128437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 25288.128437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 25288.128437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       415336                       # number of writebacks
system.cpu.icache.writebacks::total            415336                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       415674                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       415674                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       415674                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       415674                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  10095943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  10095943500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  10095943500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  10095943500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.015212                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.015212                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.015212                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.015212                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24288.128437                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24288.128437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24288.128437                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24288.128437                       # average overall mshr miss latency
system.cpu.icache.replacements                 415336                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26910489                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26910489                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       415674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        415674                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  10511617500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10511617500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27326163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27326163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.015212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.015212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 25288.128437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 25288.128437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       415674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       415674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  10095943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  10095943500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.015212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.015212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24288.128437                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24288.128437                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.610747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27326163                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            415674                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             65.739409                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.610747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659396                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27741837                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27741837                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35002603                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35002603                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35066918                       # number of overall hits
system.cpu.dcache.overall_hits::total        35066918                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77335                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77335                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77425                       # number of overall misses
system.cpu.dcache.overall_misses::total         77425                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4885220500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4885220500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4885220500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4885220500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35079938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35079938                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35144343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35144343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002205                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002205                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002203                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002203                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63169.593328                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63169.593328                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63096.164030                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63096.164030                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        49659                       # number of writebacks
system.cpu.dcache.writebacks::total             49659                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17966                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17966                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17966                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        59369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        59369                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        59457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        59457                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3893652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3893652000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3900406500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3900406500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65583.924270                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65583.924270                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65600.459155                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65600.459155                       # average overall mshr miss latency
system.cpu.dcache.replacements                  57410                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21230941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21230941                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1413030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1413030000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21251028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21251028                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000945                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70345.497088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70345.497088                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          122                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        19965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        19965                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1389542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1389542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000939                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69598.898072                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69598.898072                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13771662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13771662                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57248                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472190500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472190500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828910                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004140                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60651.734558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60651.734558                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17844                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39404                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2504110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2504110000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002849                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63549.639630                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63549.639630                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        64315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         64315                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        64405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        64405                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.001397                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.001397                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           88                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      6754500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      6754500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76755.681818                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76755.681818                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        83647                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        83647                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        65000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        65000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        83648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        83648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        65000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        64000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        83648                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        83648                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        83648                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        83648                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2030.228913                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35293671                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             59458                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            593.589946                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2030.228913                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          360                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1607                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35371097                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35371097                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  64417107500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
