// Seed: 1578703877
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input tri0  id_0,
    input tri1  id_1,
    input wor   id_2,
    input uwire id_3,
    input tri1  id_4
);
  wire id_6, id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6
  );
endmodule
module module_0 (
    output tri1 id_0,
    output wor  id_1,
    input  tri0 id_2,
    output wire id_3
);
  wand module_2 = 1;
  assign id_3 = 1;
endmodule
module module_0 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    output uwire id_3,
    output wire  id_4,
    output tri   module_3,
    input  uwire id_6,
    input  wor   id_7
);
  initial id_3 = 1'b0;
  assign id_5 = id_6;
  id_9(
      .id_0(1), .id_1(1), .id_2(id_5), .id_3(1), .id_4(1)
  ); module_2(
      id_3, id_3, id_1, id_3
  );
  assign id_3 = 1;
endmodule
