
---------- Begin Simulation Statistics ----------
final_tick                                11400447500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    375                       # Simulator instruction rate (inst/s)
host_mem_usage                                7424796                       # Number of bytes of host memory used
host_op_rate                                      384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19938.21                       # Real time elapsed on the host
host_tick_rate                                 393529                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7471177                       # Number of instructions simulated
sim_ops                                       7653589                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007846                       # Number of seconds simulated
sim_ticks                                  7846260000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.018112                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273984                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282405                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                423                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3885                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            287086                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2786                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3401                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              615                       # Number of indirect misses.
system.cpu.branchPred.lookups                  316025                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10984                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          498                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1929340                       # Number of instructions committed
system.cpu.committedOps                       1962829                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147275                       # CPI: cycles per instruction
system.cpu.discardedOps                          9355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1084416                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71353                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           516139                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1922930                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317735                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.numCycles                          6072163                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1354653     69.02%     69.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.06%     69.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75907      3.87%     72.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                531073     27.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1962829                       # Class of committed instruction
system.cpu.quiesceCycles                      6481853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4149233                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3570                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        487552                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159364                       # Transaction distribution
system.membus.trans_dist::ReadResp             162986                       # Transaction distribution
system.membus.trans_dist::WriteReq              84533                       # Transaction distribution
system.membus.trans_dist::WriteResp             84533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          179                       # Transaction distribution
system.membus.trans_dist::WriteClean               39                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3333                       # Transaction distribution
system.membus.trans_dist::ReadExReq               126                       # Transaction distribution
system.membus.trans_dist::ReadExResp              126                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           166                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       240141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        240141                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10140                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       481135                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       488702                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 979124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       221184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        43884                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15633948                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            728059                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001299                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036023                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  727113     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     946      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              728059                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1210043569                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7635375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9821171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1538375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5790835                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          965534080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17975250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       328663                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       328663                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       997294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15868644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1687760375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1367187865                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    839383000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8352514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6264386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14616900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8352514                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6264386                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14616900                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8352514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14616900                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6264386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29233801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6264386                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14616900                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20881286                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6264386                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2153892                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8418278                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6264386                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20881286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2153892                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      29299564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       480282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       295441                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       295441    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       295441                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    672239625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    876091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    707398429                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25057543                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    732455973                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25057543                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16726950                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     41784494                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    732455973                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41784494                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    774240466                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19660800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3811328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8352514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1862610722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    634791098                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2505754334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1044064306                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1277934710                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2321999016                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8352514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2906675027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1912725808                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4827753350                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     24798566                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2088129                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     26886695                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10440643                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8352514                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18793158                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     35239210                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10440643                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     45679853                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     32374150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8352514                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     40726665                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8352514                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16705029                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     25057543                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     40726665                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16705029                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8352514                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     65784208                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       221248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       222848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       221248                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       221248                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3457                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3482                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28197893                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       203919                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28401812                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28197893                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28197893                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28197893                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       203919                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28401812                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10192240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        13952                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5207680                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          218                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81370                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8352514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8374436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1277934710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2153892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2177853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1298993406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1778172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25057543                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2088129                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    634791098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            663714942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1778172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8352514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33431979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2088129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1912725808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2153892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2177853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1962708348                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       262.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001418671250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286445                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159256                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81370                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159256                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81370                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5166572415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  795490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9342894915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32474.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58724.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148377                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159255                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81370                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.282613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.255971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.555267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          455      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          359      2.20%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          193      1.18%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          288      1.76%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          316      1.93%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.14%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      1.36%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      1.94%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14013     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1692.659574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1306.697541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     13.83%     13.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.13%     15.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           34     36.17%     52.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.06%     53.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.13%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     28.72%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      7.45%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.06%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     865.712766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    667.795378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    339.617388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      4.26%      4.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.06%      5.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      3.19%      8.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      3.19%     11.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.13%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.06%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      2.13%     17.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      1.06%     18.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      1.06%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     10.64%     29.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           66     70.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10182272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5208128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10192240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5207680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1297.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       663.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1298.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    663.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7846193750                       # Total gap between requests
system.mem_ctrls.avgGap                      32607.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10018176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8230163.160537631251                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8374435.718418710865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1276809078.465408802032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2153892.427729899064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2137069.125927511603                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1957620.573368713027                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25057543.339119527489                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1965777.325757749379                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 634791097.924361348152                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          218                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58864820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60704785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9180651765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30243380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12430165                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12537755200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3332767750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     85013000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 128450550875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57485.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59051.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58597.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    114125.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46554.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  57512638.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1084885.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    332082.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1650526.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4519954535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    424410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2903820590                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11253607.638889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23297383.513197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1136500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400165750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7349148750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4051298750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       936125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           936125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       936125                       # number of overall hits
system.cpu.icache.overall_hits::total          936125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3457                       # number of overall misses
system.cpu.icache.overall_misses::total          3457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    151286250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151286250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151286250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151286250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       939582                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       939582                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       939582                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       939582                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003679                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43762.293896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43762.293896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43762.293896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43762.293896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    145985875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    145985875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    145985875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    145985875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003679                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42229.064218                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42229.064218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42229.064218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42229.064218                       # average overall mshr miss latency
system.cpu.icache.replacements                   3227                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       936125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          936125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151286250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151286250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       939582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       939582                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43762.293896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43762.293896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    145985875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    145985875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42229.064218                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42229.064218                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.320482                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1472297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3227                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            456.243260                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.320482                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805313                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          321                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1882620                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1882620                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124321                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124321                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124321                       # number of overall hits
system.cpu.dcache.overall_hits::total          124321                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          398                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            398                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          398                       # number of overall misses
system.cpu.dcache.overall_misses::total           398                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31630875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31630875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31630875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31630875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124719                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003191                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003191                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003191                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003191                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79474.560302                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79474.560302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79474.560302                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79474.560302                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          179                       # number of writebacks
system.cpu.dcache.writebacks::total               179                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          292                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          292                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22133625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22133625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22133625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22133625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8177000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8177000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002341                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002341                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002341                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002341                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75800.085616                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75800.085616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75800.085616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75800.085616                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2177.050053                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2177.050053                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    285                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        77268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           77268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           177                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12540875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12540875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002285                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70852.401130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70852.401130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11588500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69810.240964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69810.240964                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21805.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21805.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19090000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19090000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86380.090498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86380.090498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10545125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10545125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83691.468254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83691.468254                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2503028125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2503028125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10423.160248                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10423.160248                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        51443                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        51443                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       188698                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       188698                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2422169569                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2422169569                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12836.222795                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12836.222795                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.133393                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5694                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               324                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.574074                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.133393                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          467                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2420296                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2420296                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11400447500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                11400638750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    375                       # Simulator instruction rate (inst/s)
host_mem_usage                                7424796                       # Number of bytes of host memory used
host_op_rate                                      384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19938.38                       # Real time elapsed on the host
host_tick_rate                                 393535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7471186                       # Number of instructions simulated
sim_ops                                       7653604                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007846                       # Number of seconds simulated
sim_ticks                                  7846451250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.017092                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  273985                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               282409                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                424                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3887                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            287087                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2786                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3402                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              616                       # Number of indirect misses.
system.cpu.branchPred.lookups                  316032                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10987                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          498                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1929349                       # Number of instructions committed
system.cpu.committedOps                       1962844                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.147419                       # CPI: cycles per instruction
system.cpu.discardedOps                          9360                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1084432                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             71354                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           516141                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1923179                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.317721                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      360                       # number of quiesce instructions executed
system.cpu.numCycles                          6072469                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       360                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1354661     69.02%     69.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1196      0.06%     69.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                  75913      3.87%     72.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                531073     27.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1962844                       # Class of committed instruction
system.cpu.quiesceCycles                      6481853                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4149290                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          927                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3573                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        487557                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              159364                       # Transaction distribution
system.membus.trans_dist::ReadResp             162989                       # Transaction distribution
system.membus.trans_dist::WriteReq              84533                       # Transaction distribution
system.membus.trans_dist::WriteResp             84533                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          181                       # Transaction distribution
system.membus.trans_dist::WriteClean               39                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3334                       # Transaction distribution
system.membus.trans_dist::ReadExReq               126                       # Transaction distribution
system.membus.trans_dist::ReadExResp              126                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           168                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       240141                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        240141                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        10142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        10142                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           55                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1500                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       481141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       488708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       480282                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 979132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       221248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       221248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        31296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8244                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        44140                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15634268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            728061                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001299                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036023                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  727115     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     946      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              728061                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1210057069                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              15.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7635375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             9822421                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1538375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5802335                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          965534080                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             12.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           17980250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       169984                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       328663                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       328663                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          112                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           16                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2500                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6012                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        12288                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        20496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        24592                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       997294                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio           23                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2750                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8244                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total       196608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       327852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       393388                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15868644                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1687760375                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             21.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1367187865                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         17.4                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    839383000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         10.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      8352311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      6264233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     14616544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      8352311                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      6264233                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     14616544                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      8352311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     14616544                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6264233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     29233088                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      6264233                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     14616544                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       20880777                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      6264233                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2153840                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       8418073                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      6264233                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     20880777                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2153840                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      29298850                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       158989                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        81152                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        81152                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8200                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       480282                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       262316                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15368880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       295441                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       295441    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       295441                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    672239625                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          8.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    876091000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      5550432                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       196608                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      5747040                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       196608                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131244                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       327852                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1387608                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         6144                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1393752                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        49152                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        53256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0    707381187                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     25056933                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total    732438120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     25056933                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     16726542                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     41783475                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0    732438120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     41783475                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total    774221595                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14614528                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19660800                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      8192000                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     18219008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3653632                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3811328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2048000                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2361344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma      8352311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1862565322                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    634775625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2505693258                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1044038858                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1277903562                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2321942420                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma      8352311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2906604180                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1912679187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4827635678                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0       194576                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma        16384                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total       210960                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0        81920                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma        65536                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total       147456                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0        48644                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma          512                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total        49156                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0        32768                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total        34816                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     24797962                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2088078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     26886040                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     10440389                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma      8352311                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     18792699                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     35238351                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     10440389                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     45678739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0       254016                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma        65536                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total       319552                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0        65536                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma       131072                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0        63504                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total        65552                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     32373361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma      8352311                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     40725672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0      8352311                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     16704622                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     25056933                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     40725672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     16704622                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma      8352311                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     65782605                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       221248                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       222848                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       221248                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       221248                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         3457                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         3482                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     28197206                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       203914                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       28401120                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     28197206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     28197206                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     28197206                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       203914                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      28401120                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma        65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10192368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        14080                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5207808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          220                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         3072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              81372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma      8352311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma      8374232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1277903562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2153840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2194113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1298978057                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1794442                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     25056933                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2088078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    634775625                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            663715078                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1794442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma      8352311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     33431164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2088078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1912679187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2153840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2194113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1962693135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       220.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4100.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234358.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001418671250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           94                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           94                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286451                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              86904                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159258                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      81372                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159258                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    81372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    158                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5062                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5084                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5073                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5166572415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  795500000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9342947415                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32473.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58723.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       122                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   148379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   75752                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159257                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                81372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  140098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5709                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  12918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    244                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16351                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.282613                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   863.255971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.555267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          455      2.78%      2.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          359      2.20%      4.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          193      1.18%      6.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          288      1.76%      7.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          316      1.93%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          186      1.14%     10.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          223      1.36%     12.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          318      1.94%     14.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14013     85.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16351                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           94                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1692.659574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1306.697541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            13     13.83%     13.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.13%     15.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           34     36.17%     52.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      1.06%     53.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            2      2.13%     55.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           27     28.72%     84.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            7      7.45%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      1.06%     92.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      7.45%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            94                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           94                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     865.712766                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    667.795378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    339.617388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              4      4.26%      4.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             1      1.06%      5.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      3.19%      8.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            3      3.19%     11.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      2.13%     13.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      1.06%     14.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            2      2.13%     17.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      1.06%     18.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      1.06%     19.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           10     10.64%     29.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           66     70.21%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            94                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10182400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5208128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10192368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5207808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1297.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       663.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1298.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    663.72                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        15.32                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7846604375                       # Total gap between requests
system.mem_ctrls.avgGap                      32608.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65708                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10018176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16896                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       196608                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma        15424                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4980736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 8229962.557914317586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 8374231.599285090342                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1276777957.423746109009                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2153839.928591922391                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2153330.143993438687                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1957572.858175853500                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 25056932.584650926292                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 1965729.411751586245                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 634775625.477823495865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          269                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          220                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         3072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma     58864820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60704785                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9180651765                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     30243380                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12482665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12537755200                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   3332767750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma     85013000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 128450550875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     57485.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59051.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58597.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    114125.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46403.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  56989796.36                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1084885.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma    332082.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1650526.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4519954535                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    424410000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2904011840                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 720                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11253607.638889                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    23297383.513197                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          360    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1136500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    400165750                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             360                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7349340000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   4051298750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       936139                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           936139                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       936139                       # number of overall hits
system.cpu.icache.overall_hits::total          936139                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3457                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3457                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3457                       # number of overall misses
system.cpu.icache.overall_misses::total          3457                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    151330000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    151330000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    151330000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    151330000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       939596                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       939596                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       939596                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       939596                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003679                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43774.949378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43774.949378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43774.949378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43774.949378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         3457                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3457                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3457                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3457                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    146027875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146027875                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    146027875                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146027875                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003679                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003679                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42241.213480                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42241.213480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42241.213480                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42241.213480                       # average overall mshr miss latency
system.cpu.icache.replacements                   3228                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       936139                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          936139                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3457                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3457                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    151330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    151330000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       939596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       939596                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43774.949378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43774.949378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3457                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    146027875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146027875                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003679                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42241.213480                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42241.213480                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           412.320840                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2518711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            689.113817                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   412.320840                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.805314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.805314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          427                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1882649                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1882649                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       124326                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           124326                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       124326                       # number of overall hits
system.cpu.dcache.overall_hits::total          124326                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          400                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            400                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          400                       # number of overall misses
system.cpu.dcache.overall_misses::total           400                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     31750875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     31750875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     31750875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     31750875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       124726                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       124726                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       124726                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       124726                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003207                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003207                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79377.187500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79377.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79377.187500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79377.187500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          181                       # number of writebacks
system.cpu.dcache.writebacks::total               181                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          106                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          294                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          294                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3756                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     22250625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     22250625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     22250625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22250625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8177000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8177000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002357                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75682.397959                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75682.397959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75682.397959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75682.397959                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2177.050053                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2177.050053                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    287                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        77273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           77273                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     12660875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     12660875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        77452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        77452                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002311                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70731.145251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70731.145251                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          375                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11705500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8177000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002169                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69675.595238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69675.595238                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21805.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21805.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        47053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          47053                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     19090000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19090000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        47274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        47274                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004675                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 86380.090498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 86380.090498                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3381                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     10545125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     10545125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002665                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83691.468254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83691.468254                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       240141                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2503028125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2503028125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10423.160248                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10423.160248                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        51443                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        51443                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       188698                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       188698                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2422169569                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2422169569                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12836.222795                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12836.222795                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.132805                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              128929                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               806                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.961538                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.132805                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984634                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984634                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          480                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          465                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2420326                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2420326                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  11400638750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
