{"Mahdi Nazm Bojnordi": [0, ["Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2016.7446049", "hpca", 2016]], "Engin Ipek": [0, ["Memristive Boltzmann machine: A hardware accelerator for combinatorial optimization and deep learning", ["Mahdi Nazm Bojnordi", "Engin Ipek"], "https://doi.org/10.1109/HPCA.2016.7446049", "hpca", 2016]], "Divya Mahajan": [0, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Jongse Park": [0.8267739117145538, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Emmanuel Amaro": [0, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Hardik Sharma": [0, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Amir Yazdanbakhsh": [0, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Joon Kyung Kim": [0.9999738037586212, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Hadi Esmaeilzadeh": [0, ["TABLA: A unified template-based framework for accelerating statistical machine learning", ["Divya Mahajan", "Jongse Park", "Emmanuel Amaro", "Hardik Sharma", "Amir Yazdanbakhsh", "Joon Kyung Kim", "Hadi Esmaeilzadeh"], "https://doi.org/10.1109/HPCA.2016.7446050", "hpca", 2016]], "Tony Nowatzki": [0, ["Pushing the limits of accelerator efficiency while retaining programmability", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "https://doi.org/10.1109/HPCA.2016.7446051", "hpca", 2016], ["Software transparent dynamic binary translation for coarse-grain reconfigurable architectures", ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "https://doi.org/10.1109/HPCA.2016.7446060", "hpca", 2016]], "Vinay Gangadhar": [0, ["Pushing the limits of accelerator efficiency while retaining programmability", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "https://doi.org/10.1109/HPCA.2016.7446051", "hpca", 2016]], "Karthikeyan Sankaralingam": [0, ["Pushing the limits of accelerator efficiency while retaining programmability", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "https://doi.org/10.1109/HPCA.2016.7446051", "hpca", 2016]], "Greg Wright": [0, ["Pushing the limits of accelerator efficiency while retaining programmability", ["Tony Nowatzki", "Vinay Gangadhar", "Karthikeyan Sankaralingam", "Greg Wright"], "https://doi.org/10.1109/HPCA.2016.7446051", "hpca", 2016]], "Yajing Chen": [0, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "Shengshuo Lu": [0, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "Hun-Seok Kim": [0.989715114235878, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "David T. Blaauw": [0, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "Ronald G. Dreslinski": [0, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "Trevor N. Mudge": [0, ["A low power software-defined-radio baseband processor for the Internet of Things", ["Yajing Chen", "Shengshuo Lu", "Hun-Seok Kim", "David T. Blaauw", "Ronald G. Dreslinski", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2016.7446052", "hpca", 2016]], "Benjamin Gaudette": [0, ["Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee", ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/HPCA.2016.7446053", "hpca", 2016]], "Carole-Jean Wu": [3.223271129171312e-11, ["Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee", ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/HPCA.2016.7446053", "hpca", 2016]], "Sarma B. K. Vrudhula": [0, ["Improving smartphone user experience by balancing performance and energy with probabilistic QoS guarantee", ["Benjamin Gaudette", "Carole-Jean Wu", "Sarma B. K. Vrudhula"], "https://doi.org/10.1109/HPCA.2016.7446053", "hpca", 2016]], "Matthew Halpern": [0, ["Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction", ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2016.7446054", "hpca", 2016]], "Yuhao Zhu": [0, ["Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction", ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2016.7446054", "hpca", 2016]], "Vijay Janapa Reddi": [0, ["Mobile CPU's rise to power: Quantifying the impact of generational mobile CPU design trends on performance, energy, and user satisfaction", ["Matthew Halpern", "Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2016.7446054", "hpca", 2016]], "Kshitij Doshi": [0, ["Atomic persistence for SCM with a non-intrusive backend controller", ["Kshitij Doshi", "Ellis Giles", "Peter J. Varman"], "https://doi.org/10.1109/HPCA.2016.7446055", "hpca", 2016]], "Ellis Giles": [0, ["Atomic persistence for SCM with a non-intrusive backend controller", ["Kshitij Doshi", "Ellis Giles", "Peter J. Varman"], "https://doi.org/10.1109/HPCA.2016.7446055", "hpca", 2016]], "Peter J. Varman": [0, ["Atomic persistence for SCM with a non-intrusive backend controller", ["Kshitij Doshi", "Ellis Giles", "Peter J. Varman"], "https://doi.org/10.1109/HPCA.2016.7446055", "hpca", 2016]], "Poovaiah M. Palangappa": [0, ["CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1109/HPCA.2016.7446056", "hpca", 2016]], "Kartik Mohanram": [0, ["CompEx: Compression-expansion coding for energy, latency, and lifetime improvements in MLC/TLC NVM", ["Poovaiah M. Palangappa", "Kartik Mohanram"], "https://doi.org/10.1109/HPCA.2016.7446056", "hpca", 2016]], "Miguel Angel Lastras-Montano": [0, ["A low-power hybrid reconfigurable architecture for resistive random-access memories", ["Miguel Angel Lastras-Montano", "Amirali Ghofrani", "Kwang-Ting Cheng"], "https://doi.org/10.1109/HPCA.2016.7446057", "hpca", 2016]], "Amirali Ghofrani": [0, ["A low-power hybrid reconfigurable architecture for resistive random-access memories", ["Miguel Angel Lastras-Montano", "Amirali Ghofrani", "Kwang-Ting Cheng"], "https://doi.org/10.1109/HPCA.2016.7446057", "hpca", 2016]], "Kwang-Ting Cheng": [0, ["A low-power hybrid reconfigurable architecture for resistive random-access memories", ["Miguel Angel Lastras-Montano", "Amirali Ghofrani", "Kwang-Ting Cheng"], "https://doi.org/10.1109/HPCA.2016.7446057", "hpca", 2016]], "Ze-ke Wang": [0.00013154901535017416, ["A performance analysis framework for optimizing OpenCL applications on FPGAs", ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "https://doi.org/10.1109/HPCA.2016.7446058", "hpca", 2016]], "Bingsheng He": [0, ["A performance analysis framework for optimizing OpenCL applications on FPGAs", ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "https://doi.org/10.1109/HPCA.2016.7446058", "hpca", 2016]], "Wei Zhang": [0, ["A performance analysis framework for optimizing OpenCL applications on FPGAs", ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "https://doi.org/10.1109/HPCA.2016.7446058", "hpca", 2016]], "Shunning Jiang": [0, ["A performance analysis framework for optimizing OpenCL applications on FPGAs", ["Ze-ke Wang", "Bingsheng He", "Wei Zhang", "Shunning Jiang"], "https://doi.org/10.1109/HPCA.2016.7446058", "hpca", 2016]], "Mingyu Gao": [0, ["HRL: Efficient and flexible reconfigurable logic for near-data processing", ["Mingyu Gao", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2016.7446059", "hpca", 2016]], "Christos Kozyrakis": [0, ["HRL: Efficient and flexible reconfigurable logic for near-data processing", ["Mingyu Gao", "Christos Kozyrakis"], "https://doi.org/10.1109/HPCA.2016.7446059", "hpca", 2016]], "Matthew A. Watkins": [0, ["Software transparent dynamic binary translation for coarse-grain reconfigurable architectures", ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "https://doi.org/10.1109/HPCA.2016.7446060", "hpca", 2016]], "Anthony Carno": [0, ["Software transparent dynamic binary translation for coarse-grain reconfigurable architectures", ["Matthew A. Watkins", "Tony Nowatzki", "Anthony Carno"], "https://doi.org/10.1109/HPCA.2016.7446060", "hpca", 2016]], "Renji Thomas": [0, ["Core tunneling: Variation-aware voltage noise mitigation in GPUs", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", "hpca", 2016]], "Kristin Barber": [0, ["Core tunneling: Variation-aware voltage noise mitigation in GPUs", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", "hpca", 2016]], "Naser Sedaghati": [0, ["Core tunneling: Variation-aware voltage noise mitigation in GPUs", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", "hpca", 2016]], "Li Zhou": [0, ["Core tunneling: Variation-aware voltage noise mitigation in GPUs", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", "hpca", 2016]], "Radu Teodorescu": [0, ["Core tunneling: Variation-aware voltage noise mitigation in GPUs", ["Renji Thomas", "Kristin Barber", "Naser Sedaghati", "Li Zhou", "Radu Teodorescu"], "https://doi.org/10.1109/HPCA.2016.7446061", "hpca", 2016]], "Keunsoo Kim": [0.9999212324619293, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016]], "Sangpil Lee": [0.8079414516687393, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016]], "Myung Kuk Yoon": [0.9992149174213409, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016]], "Gunjae Koo": [0.9912929236888885, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016]], "Won Woo Ro": [1, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016]], "Murali Annavaram": [0, ["Warped-preexecution: A GPU pre-execution approach for improving latency hiding", ["Keunsoo Kim", "Sangpil Lee", "Myung Kuk Yoon", "Gunjae Koo", "Won Woo Ro", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446062", "hpca", 2016], ["Approximating warps with intra-warp operand value similarity", ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446063", "hpca", 2016]], "Daniel Wong": [0, ["Approximating warps with intra-warp operand value similarity", ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446063", "hpca", 2016]], "Nam Sung Kim": [0.9872660338878632, ["Approximating warps with intra-warp operand value similarity", ["Daniel Wong", "Nam Sung Kim", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2016.7446063", "hpca", 2016], ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016], ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Gennady Pekhimenko": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016], ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Evgeny Bolotin": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016]], "Nandita Vijaykumar": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016], ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Onur Mutlu": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016], ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016], ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016], ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Todd C. Mowry": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016]], "Stephen W. Keckler": [0, ["A case for toggle-aware compression for GPU systems", ["Gennady Pekhimenko", "Evgeny Bolotin", "Nandita Vijaykumar", "Onur Mutlu", "Todd C. Mowry", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446064", "hpca", 2016], ["Towards high performance paged memory for GPUs", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", "hpca", 2016], ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "Elvira Teran": [0, ["Minimal disturbance placement and promotion", ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2016.7446065", "hpca", 2016]], "Yingying Tian": [0, ["Minimal disturbance placement and promotion", ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2016.7446065", "hpca", 2016]], "Zhe Wang": [3.481757858025958e-06, ["Minimal disturbance placement and promotion", ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2016.7446065", "hpca", 2016]], "Daniel A. Jimenez": [0, ["Minimal disturbance placement and promotion", ["Elvira Teran", "Yingying Tian", "Zhe Wang", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2016.7446065", "hpca", 2016]], "Hongil Yoon": [0.9551305323839188, ["Revisiting virtual L1 caches: A practical design using dynamic synonym remapping", ["Hongil Yoon", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2016.7446066", "hpca", 2016]], "Gurindar S. Sohi": [0, ["Revisiting virtual L1 caches: A practical design using dynamic synonym remapping", ["Hongil Yoon", "Gurindar S. Sohi"], "https://doi.org/10.1109/HPCA.2016.7446066", "hpca", 2016]], "Nathan Beckmann": [0, ["Modeling cache performance beyond LRU", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2016.7446067", "hpca", 2016]], "Daniel Sanchez": [0, ["Modeling cache performance beyond LRU", ["Nathan Beckmann", "Daniel Sanchez"], "https://doi.org/10.1109/HPCA.2016.7446067", "hpca", 2016]], "Hakbeom Jang": [0.9966834485530853, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Yongjun Lee": [0.6659563928842545, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Jongwon Kim": [0.9739077389240265, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Youngsok Kim": [0.04593065846711397, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Jangwoo Kim": [1, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Jinkyu Jeong": [0.9958967119455338, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Jae W. Lee": [1, ["Efficient footprint caching for Tagless DRAM Caches", ["Hakbeom Jang", "Yongjun Lee", "Jongwon Kim", "Youngsok Kim", "Jangwoo Kim", "Jinkyu Jeong", "Jae W. Lee"], "https://doi.org/10.1109/HPCA.2016.7446068", "hpca", 2016]], "Yuelu Duan": [0, ["SCsafe: Logging sequential consistency violations continuously and precisely", ["Yuelu Duan", "David Koufaty", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2016.7446069", "hpca", 2016]], "David Koufaty": [0, ["SCsafe: Logging sequential consistency violations continuously and precisely", ["Yuelu Duan", "David Koufaty", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2016.7446069", "hpca", 2016]], "Josep Torrellas": [0, ["SCsafe: Logging sequential consistency violations continuously and precisely", ["Yuelu Duan", "David Koufaty", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2016.7446069", "hpca", 2016], ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Liang Luo": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Akshitha Sriraman": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Brooke Fugate": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Shiliang Hu": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Gilles Pokam": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Chris J. Newburn": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Joseph Devietti": [0, ["LASER: Light, Accurate Sharing dEtection and Repair", ["Liang Luo", "Akshitha Sriraman", "Brooke Fugate", "Shiliang Hu", "Gilles Pokam", "Chris J. Newburn", "Joseph Devietti"], "https://doi.org/10.1109/HPCA.2016.7446070", "hpca", 2016]], "Sui Chen": [0, ["Efficient GPU hardware transactional memory through early conflict resolution", ["Sui Chen", "Lu Peng"], "https://doi.org/10.1109/HPCA.2016.7446071", "hpca", 2016]], "Lu Peng": [0, ["Efficient GPU hardware transactional memory through early conflict resolution", ["Sui Chen", "Lu Peng"], "https://doi.org/10.1109/HPCA.2016.7446071", "hpca", 2016]], "Sunjae Park": [0.8061297088861465, ["PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory", ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "https://doi.org/10.1109/HPCA.2016.7446072", "hpca", 2016]], "Milos Prvulovic": [0, ["PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory", ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "https://doi.org/10.1109/HPCA.2016.7446072", "hpca", 2016]], "Christopher J. Hughes": [0, ["PleaseTM: Enabling transaction conflict management in requester-wins hardware transactional memory", ["Sunjae Park", "Milos Prvulovic", "Christopher J. Hughes"], "https://doi.org/10.1109/HPCA.2016.7446072", "hpca", 2016]], "Jieming Yin": [0, ["Efficient synthetic traffic models for large, complex SoCs", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", "hpca", 2016]], "Onur Kayiran": [0, ["Efficient synthetic traffic models for large, complex SoCs", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", "hpca", 2016]], "Matthew Poremba": [0, ["Efficient synthetic traffic models for large, complex SoCs", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", "hpca", 2016]], "Natalie D. Enright Jerger": [0, ["Efficient synthetic traffic models for large, complex SoCs", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", "hpca", 2016], ["The runahead network-on-chip", ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/HPCA.2016.7446076", "hpca", 2016]], "Gabriel H. Loh": [0, ["Efficient synthetic traffic models for large, complex SoCs", ["Jieming Yin", "Onur Kayiran", "Matthew Poremba", "Natalie D. Enright Jerger", "Gabriel H. Loh"], "https://doi.org/10.1109/HPCA.2016.7446073", "hpca", 2016]], "Yuan Yao": [0, ["DVFS for NoCs in CMPs: A thread voting approach", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/HPCA.2016.7446074", "hpca", 2016]], "Zhonghai Lu": [0, ["DVFS for NoCs in CMPs: A thread voting approach", ["Yuan Yao", "Zhonghai Lu"], "https://doi.org/10.1109/HPCA.2016.7446074", "hpca", 2016]], "Yigit Demir": [0, ["SLaC: Stage laser control for a flattened butterfly network", ["Yigit Demir", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2016.7446075", "hpca", 2016]], "Nikos Hardavellas": [0, ["SLaC: Stage laser control for a flattened butterfly network", ["Yigit Demir", "Nikos Hardavellas"], "https://doi.org/10.1109/HPCA.2016.7446075", "hpca", 2016]], "Zimo Li": [0, ["The runahead network-on-chip", ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/HPCA.2016.7446076", "hpca", 2016]], "Joshua San Miguel": [0, ["The runahead network-on-chip", ["Zimo Li", "Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/HPCA.2016.7446076", "hpca", 2016]], "Tianhao Zheng": [0, ["Towards high performance paged memory for GPUs", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", "hpca", 2016]], "David W. Nellans": [0, ["Towards high performance paged memory for GPUs", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", "hpca", 2016], ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "Arslan Zulfiqar": [0, ["Towards high performance paged memory for GPUs", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", "hpca", 2016]], "Mark Stephenson": [0, ["Towards high performance paged memory for GPUs", ["Tianhao Zheng", "David W. Nellans", "Arslan Zulfiqar", "Mark Stephenson", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446077", "hpca", 2016]], "Zhenning Wang": [1.891366022133134e-10, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016]], "Jun Yang": [0.07243982143700123, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016], ["Restore truncation for performance improvement in future DRAM systems", ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/HPCA.2016.7446093", "hpca", 2016]], "Rami G. Melhem": [0, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016]], "Bruce R. Childers": [0, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016], ["Restore truncation for performance improvement in future DRAM systems", ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/HPCA.2016.7446093", "hpca", 2016]], "Youtao Zhang": [0, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016], ["Restore truncation for performance improvement in future DRAM systems", ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/HPCA.2016.7446093", "hpca", 2016]], "Minyi Guo": [0, ["Simultaneous Multikernel GPU: Multi-tasking throughput processors via fine-grained sharing", ["Zhenning Wang", "Jun Yang", "Rami G. Melhem", "Bruce R. Childers", "Youtao Zhang", "Minyi Guo"], "https://doi.org/10.1109/HPCA.2016.7446078", "hpca", 2016]], "Minseok Lee": [0.9736576676368713, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "Gwangsun Kim": [0.9631667882204056, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "John Kim": [1, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "Woong Seo": [0.18092431873083115, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "Yeon-Gon Cho": [0.9998726844787598, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "Soojung Ryu": [0.9917672276496887, ["iPAWS: Instruction-issue pattern-based adaptive warp scheduling for GPGPUs", ["Minseok Lee", "Gwangsun Kim", "John Kim", "Woong Seo", "Yeon-Gon Cho", "Soojung Ryu"], "https://doi.org/10.1109/HPCA.2016.7446079", "hpca", 2016]], "Andrew Ferraiuolo": [0, ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", "hpca", 2016]], "Yao Wang": [0.0035610683262348175, ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", "hpca", 2016]], "Danfeng Zhang": [0, ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", "hpca", 2016]], "Andrew C. Myers": [0, ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", "hpca", 2016]], "G. Edward Suh": [4.7297046487648764e-11, ["Lattice priority scheduling: Low-overhead timing-channel protection for a shared memory controller", ["Andrew Ferraiuolo", "Yao Wang", "Danfeng Zhang", "Andrew C. Myers", "G. Edward Suh"], "https://doi.org/10.1109/HPCA.2016.7446080", "hpca", 2016]], "Zhen Hang Jiang": [0, ["A complete key recovery timing attack on a GPU", ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2016.7446081", "hpca", 2016]], "Yunsi Fei": [0, ["A complete key recovery timing attack on a GPU", ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2016.7446081", "hpca", 2016]], "David R. Kaeli": [0, ["A complete key recovery timing attack on a GPU", ["Zhen Hang Jiang", "Yunsi Fei", "David R. Kaeli"], "https://doi.org/10.1109/HPCA.2016.7446081", "hpca", 2016]], "Fangfei Liu": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Qian Ge": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Yuval Yarom": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Frank McKeen": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Carlos V. Rozas": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Gernot Heiser": [0, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Ruby B. Lee": [5.768341138079336e-09, ["CATalyst: Defeating last-level cache side channel attacks in cloud computing", ["Fangfei Liu", "Qian Ge", "Yuval Yarom", "Frank McKeen", "Carlos V. Rozas", "Gernot Heiser", "Ruby B. Lee"], "https://doi.org/10.1109/HPCA.2016.7446082", "hpca", 2016]], "Wei Wang": [0.00018742437532637268, ["Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines", ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2016.7446083", "hpca", 2016]], "Jack W. Davidson": [0, ["Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines", ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2016.7446083", "hpca", 2016]], "Mary Lou Soffa": [0, ["Predicting the memory bandwidth and optimal core allocations for multi-threaded applications on large-scale NUMA machines", ["Wei Wang", "Jack W. Davidson", "Mary Lou Soffa"], "https://doi.org/10.1109/HPCA.2016.7446083", "hpca", 2016]], "Mohammad A. Islam": [0, ["A market approach for handling power emergencies in multi-tenant data center", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", "hpca", 2016]], "Xiaoqi Ren": [0, ["A market approach for handling power emergencies in multi-tenant data center", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", "hpca", 2016]], "Shaolei Ren": [0, ["A market approach for handling power emergencies in multi-tenant data center", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", "hpca", 2016]], "Adam Wierman": [0, ["A market approach for handling power emergencies in multi-tenant data center", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", "hpca", 2016]], "Xiaorui Wang": [8.41449110909609e-12, ["A market approach for handling power emergencies in multi-tenant data center", ["Mohammad A. Islam", "Xiaoqi Ren", "Shaolei Ren", "Adam Wierman", "Xiaorui Wang"], "https://doi.org/10.1109/HPCA.2016.7446084", "hpca", 2016]], "Yang Li": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Di Wang": [0.0006083871703594923, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Saugata Ghose": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016], ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016]], "Jie Liu": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Sriram Govindan": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Sean James": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Eric Peterson": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "John Siegler": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Rachata Ausavarungnirun": [0, ["SizeCap: Efficiently handling power surges in fuel cell powered data centers", ["Yang Li", "Di Wang", "Saugata Ghose", "Jie Liu", "Sriram Govindan", "Sean James", "Eric Peterson", "John Siegler", "Rachata Ausavarungnirun", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446085", "hpca", 2016]], "Donglin Wang": [0.012120747473090887, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Xueliang Du": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Leizu Yin": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Chen Lin": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Hong Ma": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Weili Ren": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Huijuan Wang": [0.00023701352620264515, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Xingang Wang": [8.410368354816455e-05, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Shaolin Xie": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Lei Wang": [0.001596404705196619, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Zijun Liu": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Tao Wang": [0.0013258812250569463, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Zhonghua Pu": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Guangxin Ding": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Mengchen Zhu": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Lipeng Yang": [3.9100204674014094e-07, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Ruoshan Guo": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Zhiwei Zhang": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Xiao Lin": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Jie Hao": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Yongyong Yang": [0.036671326495707035, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Wenqin Sun": [7.228245522128418e-07, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Fabiao Zhou": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "NuoZhou Xiao": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Qian Cui": [0, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Xiaoqin Wang": [8.556296133849922e-13, ["MaPU: A novel mathematical computing architecture", ["Donglin Wang", "Xueliang Du", "Leizu Yin", "Chen Lin", "Hong Ma", "Weili Ren", "Huijuan Wang", "Xingang Wang", "Shaolin Xie", "Lei Wang", "Zijun Liu", "Tao Wang", "Zhonghua Pu", "Guangxin Ding", "Mengchen Zhu", "Lipeng Yang", "Ruoshan Guo", "Zhiwei Zhang", "Xiao Lin", "Jie Hao", "Yongyong Yang", "Wenqin Sun", "Fabiao Zhou", "NuoZhou Xiao", "Qian Cui", "Xiaoqin Wang"], "https://doi.org/10.1109/HPCA.2016.7446086", "hpca", 2016]], "Pierre Michaud": [0, ["Best-offset hardware prefetching", ["Pierre Michaud"], "https://doi.org/10.1109/HPCA.2016.7446087", "hpca", 2016]], "Hao Wang": [0.05930156260728836, ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016]], "Jie Zhang": [0, ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016]], "Sharmila Shridhar": [0, ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016]], "Gieseo Park": [0.5, ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016]], "Myoungsoo Jung": [0.9999299943447113, ["DUANG: Fast and lightweight page migration in asymmetric memory systems", ["Hao Wang", "Jie Zhang", "Sharmila Shridhar", "Gieseo Park", "Myoungsoo Jung", "Nam Sung Kim"], "https://doi.org/10.1109/HPCA.2016.7446088", "hpca", 2016]], "Neha Agarwal": [0, ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "Eiman Ebrahimi": [0, ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "Thomas F. Wenisch": [0, ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "John Danskin": [0, ["Selective GPU caches to eliminate CPU-GPU HW cache coherence", ["Neha Agarwal", "David W. Nellans", "Eiman Ebrahimi", "Thomas F. Wenisch", "John Danskin", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2016.7446089", "hpca", 2016]], "Jianbo Dong": [2.2999003704171628e-05, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Rui Hou": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Michael C. Huang": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Tao Jiang": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Boyan Zhao": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Sally A. McKee": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Haibin Wang": [0.00901854713447392, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Xiaosong Cui": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Lixin Zhang": [0, ["Venice: Exploring server architectures for effective resource sharing", ["Jianbo Dong", "Rui Hou", "Michael C. Huang", "Tao Jiang", "Boyan Zhao", "Sally A. McKee", "Haibin Wang", "Xiaosong Cui", "Lixin Zhang"], "https://doi.org/10.1109/HPCA.2016.7446090", "hpca", 2016]], "Bin Nie": [0, ["A large-scale study of soft-errors on GPUs in the field", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", "hpca", 2016]], "Devesh Tiwari": [0, ["A large-scale study of soft-errors on GPUs in the field", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", "hpca", 2016]], "Saurabh Gupta": [0, ["A large-scale study of soft-errors on GPUs in the field", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", "hpca", 2016]], "Evgenia Smirni": [0, ["A large-scale study of soft-errors on GPUs in the field", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", "hpca", 2016]], "James H. Rogers": [0, ["A large-scale study of soft-errors on GPUs in the field", ["Bin Nie", "Devesh Tiwari", "Saurabh Gupta", "Evgenia Smirni", "James H. Rogers"], "https://doi.org/10.1109/HPCA.2016.7446091", "hpca", 2016]], "Sungyong Seo": [0.25596895068883896, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Youngjin Cho": [0.9949708133935928, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Youngkwang Yoo": [0.9966181367635727, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Otae Bae": [0.7582004219293594, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Jaegeun Park": [0.9996670931577682, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Heehyun Nam": [0.9984354227781296, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Sunmi Lee": [0.6779723763465881, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Yongmyung Lee": [0.9892773777246475, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Seungdo Chae": [0.9999764859676361, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Moonsang Kwon": [0.9982349723577499, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Jin-Hyeok Choi": [0.9995849281549454, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Sangyeun Cho": [0.9954122602939606, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Jaeheon Jeong": [0.9917404502630234, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "Duckhyun Chang": [0.9970463067293167, ["Design and implementation of a mobile storage leveraging the DRAM interface", ["Sungyong Seo", "Youngjin Cho", "Youngkwang Yoo", "Otae Bae", "Jaegeun Park", "Heehyun Nam", "Sunmi Lee", "Yongmyung Lee", "Seungdo Chae", "Moonsang Kwon", "Jin-Hyeok Choi", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "https://doi.org/10.1109/HPCA.2016.7446092", "hpca", 2016]], "XianWei Zhang": [0, ["Restore truncation for performance improvement in future DRAM systems", ["XianWei Zhang", "Youtao Zhang", "Bruce R. Childers", "Jun Yang"], "https://doi.org/10.1109/HPCA.2016.7446093", "hpca", 2016]], "Xun Jian": [0, ["Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems", ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2016.7446094", "hpca", 2016]], "Vilas Sridharan": [0, ["Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems", ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2016.7446094", "hpca", 2016]], "Rakesh Kumar": [0, ["Parity Helix: Efficient protection for single-dimensional faults in multi-dimensional memory systems", ["Xun Jian", "Vilas Sridharan", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2016.7446094", "hpca", 2016]], "Kevin K. Chang": [1.5397247807413805e-05, ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016]], "Prashant J. Nair": [0, ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016]], "Donghyuk Lee": [0.9880758374929428, ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016], ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Moinuddin K. Qureshi": [0, ["Low-Cost Inter-Linked Subarrays (LISA): Enabling fast inter-subarray data movement in DRAM", ["Kevin K. Chang", "Prashant J. Nair", "Donghyuk Lee", "Saugata Ghose", "Moinuddin K. Qureshi", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446095", "hpca", 2016]], "Hasan Hassan": [0, ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Vivek Seshadri": [0, ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "Oguz Ergin": [0, ["ChargeCache: Reducing DRAM latency by exploiting row access locality", ["Hasan Hassan", "Gennady Pekhimenko", "Nandita Vijaykumar", "Vivek Seshadri", "Donghyuk Lee", "Oguz Ergin", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2016.7446096", "hpca", 2016]], "William J. Song": [1, ["Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors", ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/HPCA.2016.7446097", "hpca", 2016]], "Saibal Mukhopadhyay": [0, ["Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors", ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/HPCA.2016.7446097", "hpca", 2016]], "Sudhakar Yalamanchili": [0, ["Amdahl's law for lifetime reliability scaling in heterogeneous multicore processors", ["William J. Song", "Saibal Mukhopadhyay", "Sudhakar Yalamanchili"], "https://doi.org/10.1109/HPCA.2016.7446097", "hpca", 2016]], "Sina Hassani": [0, ["LiveSim: Going live with microarchitecture simulation", ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "https://doi.org/10.1109/HPCA.2016.7446098", "hpca", 2016]], "Gabriel Southern": [0, ["LiveSim: Going live with microarchitecture simulation", ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "https://doi.org/10.1109/HPCA.2016.7446098", "hpca", 2016]], "Jose Renau": [0, ["LiveSim: Going live with microarchitecture simulation", ["Sina Hassani", "Gabriel Southern", "Jose Renau"], "https://doi.org/10.1109/HPCA.2016.7446098", "hpca", 2016]], "Marco Elver": [0, ["McVerSi: A test generation framework for fast memory consistency verification in simulation", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2016.7446099", "hpca", 2016]], "Vijay Nagarajan": [0, ["McVerSi: A test generation framework for fast memory consistency verification in simulation", ["Marco Elver", "Vijay Nagarajan"], "https://doi.org/10.1109/HPCA.2016.7446099", "hpca", 2016]], "Vasileios Karakostas": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Jayneel Gandhi": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Adrian Cristal": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Mark D. Hill": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Kathryn S. McKinley": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Mario Nemirovsky": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Michael M. Swift": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Osman S. Unsal": [0, ["Energy-efficient address translation", ["Vasileios Karakostas", "Jayneel Gandhi", "Adrian Cristal", "Mark D. Hill", "Kathryn S. McKinley", "Mario Nemirovsky", "Michael M. Swift", "Osman S. Unsal"], "https://doi.org/10.1109/HPCA.2016.7446100", "hpca", 2016]], "Madhavan Manivannan": [0, ["RADAR: Runtime-assisted dead region management for last-level caches", ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Pericas", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2016.7446101", "hpca", 2016]], "Vassilis Papaefstathiou": [0, ["RADAR: Runtime-assisted dead region management for last-level caches", ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Pericas", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2016.7446101", "hpca", 2016]], "Miquel Pericas": [0, ["RADAR: Runtime-assisted dead region management for last-level caches", ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Pericas", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2016.7446101", "hpca", 2016]], "Per Stenstrom": [0, ["RADAR: Runtime-assisted dead region management for last-level caches", ["Madhavan Manivannan", "Vassilis Papaefstathiou", "Miquel Pericas", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.2016.7446101", "hpca", 2016]], "Andrew Herdrich": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Edwin Verplanke": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Priya Autee": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Ramesh Illikkal": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Chris Gianos": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Ronak Singhal": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Ravi Iyer": [0, ["Cache QoS: From concept to reality in the Intel\u00ae Xeon\u00ae processor E5-2600 v3 product family", ["Andrew Herdrich", "Edwin Verplanke", "Priya Autee", "Ramesh Illikkal", "Chris Gianos", "Ronak Singhal", "Ravi Iyer"], "https://doi.org/10.1109/HPCA.2016.7446102", "hpca", 2016]], "Josue Feliu": [0, ["Symbiotic job scheduling on the IBM POWER8", ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "https://doi.org/10.1109/HPCA.2016.7446103", "hpca", 2016]], "Stijn Eyerman": [0, ["Symbiotic job scheduling on the IBM POWER8", ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "https://doi.org/10.1109/HPCA.2016.7446103", "hpca", 2016]], "Julio Sahuquillo": [0, ["Symbiotic job scheduling on the IBM POWER8", ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "https://doi.org/10.1109/HPCA.2016.7446103", "hpca", 2016]], "Salvador Petit": [0, ["Symbiotic job scheduling on the IBM POWER8", ["Josue Feliu", "Stijn Eyerman", "Julio Sahuquillo", "Salvador Petit"], "https://doi.org/10.1109/HPCA.2016.7446103", "hpca", 2016]], "Bhargava Gopireddy": [0, ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Choungki Song": [0.9936322569847107, ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Aditya Agrawal": [0, ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Asit K. Mishra": [0, ["ScalCore: Designing a core for voltage scalability", ["Bhargava Gopireddy", "Choungki Song", "Josep Torrellas", "Nam Sung Kim", "Aditya Agrawal", "Asit K. Mishra"], "https://doi.org/10.1109/HPCA.2016.7446104", "hpca", 2016]], "Arthur Perais": [0, ["Cost effective physical register sharing", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2016.7446105", "hpca", 2016]], "Andre Seznec": [0, ["Cost effective physical register sharing", ["Arthur Perais", "Andre Seznec"], "https://doi.org/10.1109/HPCA.2016.7446105", "hpca", 2016]]}