<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab5.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU_TEST_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CPU_TEST_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="CPU_TEST_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494846855" xil_pn:in_ck="-622594901929065804" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CNTRL.vhd"/>
      <outfile xil_pn:name="CPU_TEST.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="EX_MEM.vhd"/>
      <outfile xil_pn:name="FWD_CNTRL.vhd"/>
      <outfile xil_pn:name="HDU.vhd"/>
      <outfile xil_pn:name="ID_EX.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_ID.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEM_WB.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="MUX_4to1_32b.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494846855" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-1977318522508392153" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494846855" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="7649353743987770665" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494846855" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-50493293777021696" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494846855" xil_pn:in_ck="-622594901929065804" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADD32BIT.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUSTAGE.vhd"/>
      <outfile xil_pn:name="CNTRL.vhd"/>
      <outfile xil_pn:name="CPU_TEST.vhd"/>
      <outfile xil_pn:name="CompareModule.vhd"/>
      <outfile xil_pn:name="DECSTAGE.vhd"/>
      <outfile xil_pn:name="Data_MEM.vhd"/>
      <outfile xil_pn:name="Datapath.vhd"/>
      <outfile xil_pn:name="Decoder5to32.vhd"/>
      <outfile xil_pn:name="EX_MEM.vhd"/>
      <outfile xil_pn:name="FWD_CNTRL.vhd"/>
      <outfile xil_pn:name="HDU.vhd"/>
      <outfile xil_pn:name="ID_EX.vhd"/>
      <outfile xil_pn:name="IFSTAGE.vhd"/>
      <outfile xil_pn:name="IF_ID.vhd"/>
      <outfile xil_pn:name="IF_MEM.vhd"/>
      <outfile xil_pn:name="MEMSTAGE.vhd"/>
      <outfile xil_pn:name="MEM_WB.vhd"/>
      <outfile xil_pn:name="MUX2TO1.vhd"/>
      <outfile xil_pn:name="MUX2X1_5B.vhd"/>
      <outfile xil_pn:name="MUX32x1.vhd"/>
      <outfile xil_pn:name="MUX_4to1_32b.vhd"/>
      <outfile xil_pn:name="PCREGISTER.vhd"/>
      <outfile xil_pn:name="REGISTER_FILE.vhd"/>
      <outfile xil_pn:name="REGMUX2x1.vhd"/>
      <outfile xil_pn:name="ROTL.vhd"/>
      <outfile xil_pn:name="ROTR.vhd"/>
      <outfile xil_pn:name="SLLO.vhd"/>
      <outfile xil_pn:name="SRAO.vhd"/>
      <outfile xil_pn:name="SRLO.vhd"/>
      <outfile xil_pn:name="SUB32BIT.vhd"/>
      <outfile xil_pn:name="myRegister.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1494846864" xil_pn:in_ck="-622594901929065804" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8383741364740275846" xil_pn:start_ts="1494846855">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST_beh.prj"/>
      <outfile xil_pn:name="CPU_TEST_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494850595" xil_pn:in_ck="-2959025596727844778" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1904380625308343063" xil_pn:start_ts="1494850594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="CPU_TEST_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
