 
                              Fusion Compiler (TM)

                  Version U-2022.12 for linux64 - Dec 11, 2022
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Please click View->IC Validator VUE in LayoutWindow menu
            to launch VUE.

 + VUE INFO: Found a usable port: 2446

fc_shell> open_block /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler/ALU_votegui_init_design:ALU_votegui/compile_placement.design
Information: User units loaded from library 'saed14rvt' (LNK-040)
Opening block 'ALU_votegui_init_design:ALU_votegui/compile_placement.design' in edit mode
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/compile_placement.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> pwd
/home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
fc_shell> 
####################################################################################################
# Descripcion: Script para sintetizar las redes de clock
# Autores: Pablo Sosa - David Sosa
####################################################################################################
####################################################################################################
# Inicializacion de la ejecucion
####################################################################################################
# Configuracion del directorio de busqueda de scripts
set search_path ". scripts"
. scripts
# Variables y procs que son utilizados en todo el flujo
source "config_tecnologia.tcl"
source "config_herramienta.tcl"
0.1
source "config_design.tcl"
source "procs.tcl"
# Separador de mensajes
set sep [string repeat = 100]====================================================================================================
# Numero de procesadores, digitos significativos y unidades
set_host_options -max_cores $num_procesadores
1
set_app_options -name shell.common.report_default_significant_digits -value 3 ; # Por defecto 2
shell.common.report_default_significant_digits 3
set_user_units -type power -value 1mW
1
set_user_units -type capacitance -value 1pF1
# Informacion de la ejecucion en el log
puts 
Error: wrong # args: should be "puts ?-nonewline? ?channelId? string"
        Use error_info for more info. (CMD-013)
Information: script '/tmp/fc_shell-be-2.bMYbIy'
                stopped at line 2 due to error. (CMD-081)
Extended error info:
wrong # args: should be "puts ?-nonewline? ?channelId? string"
    while executing
"puts "
    (file "/tmp/fc_shell-be-2.bMYbIy" line 2)
 -- End Extended Error Info
puts " - Maquina: [sh hostname]"
 - Maquina: laurenz
puts " - Fecha: [date]"
 - Fecha: Mon Apr 28 06:56:29 2025
puts " - ID proceso: [pid]"
 - ID proceso: 16287
puts " - Directorio: [pwd]"
 - Directorio: /home/votegui/proyecto_final/place_and_route/ALU_sin_infc/fusion-compiler
set etapa_anterior "compile_placement"
compile_placement
set etapa_actual "clock_opt_cts"clock_opt_cts
puts "\nINFO: Etapa actual: ${etapa_actual}\n"

INFO: Etapa actual: clock_opt_cts

file mkdir ${dir_reportes}/${etapa_actual}
# Directorios para categoria de reportes
set dir_estado "estado"
estado
file mkdir ${dir_reportes}/${etapa_actual}/${dir_estado}
set dir_escenarios "escenarios"
escenarios
file mkdir ${dir_reportes}/${etapa_actual}/${dir_escenarios}
set dir_clocks "clocks"
clocks
file mkdir ${dir_reportes}/${etapa_actual}/${dir_clocks}
set dir_configuraciones "configuraciones"
configuraciones
file mkdir ${dir_reportes}/${etapa_actual}/${dir_configuraciones}
set dir_timing "timing"
timing
file mkdir ${dir_reportes}/${etapa_actual}/${dir_timing}
set dir_potencia "potencia"
potencia
file mkdir ${dir_reportes}/${etapa_actual}/${dir_potencia}
# Informacion de comienzo
set tiempo_comienzo [clock seconds]
1745834200
puts "\nINFO: Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]\n"

INFO: Comienzo: 06:56:40 - 28 Apr 2025

# Apertura de la libreria del disenoset_svf ${dir_salidas}/${etapa_actual}.svf1
set_svf ${dir_salidas}/${etapa_actual}.svf1
copy_block -from ${nombre_design}/${etapa_anterior} -to ${nombre_design}/${etapa_actual}{ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design}
current_block ${nombre_design}/${etapa_actual}{ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design}
fc_shell> link_block
Using libraries: ALU_votegui_init_design saed14rvt saed14hvt saed14lvt saed14slvt saed14rvt_dlvl saed14hvt_dlvl saed14lvt_dlvl saed14slvt_dlvl saed14rvt_ulvl saed14hvt_ulvl saed14lvt_ulvl saed14slvt_ulvl saed14rvt_pg saed14hvt_pg saed14lvt_pg saed14slvt_pg
Warning: In library ALU_votegui_init_design, no block views exist for block ALU_votegui. (LNK-064)
Visiting block ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design
Design 'ALU_votegui' was successfully linked.
1
fc_shell> 
# Escenarios y tipos de celdas
####################################################################################################
# Activa los escenarios elegidos para esta etapa
if {$escenarios_activos_clock_opt_cts != ""} {
    set_scenario_status -active false [get_scenarios -filter active]
    set_scenario_status -active true $escenarios_activos_clock_opt_cts
}
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
1
if {[sizeof_collection [get_scenarios -filter "hold && active"]] == 0} {
    puts "\nADVERTENCIA: No se encontro ningun escenario de hold activo. Activar los escenarios de hold para la CTS si estan disponibles.\n"
}# Restricciones de uso de celdas estandar (set_lib_cell_purpose: Dont use, tie cells, arreglos de hold y CTS)
source "set_lib_cell_purpose.tcl"
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_V1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE1_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_TIE0_PV1ECO_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V1_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDF_V2_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt:SAEDRVT14_ADDH_4.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_0P75.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_10.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_12.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_16.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1P5.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_1.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_20.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_2.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14slvt:SAEDSLVT14_INV_S_3.timing' is set in the current block 'ALU_votegui', because the actual library setting may not be overwritten. (ATTR-12)
# Carga archivo con restricciones de uso de VT
source "multi_vt_constraints.tcl"
Information: The command 'set_threshold_voltage_group_type' cleared the undo history. (UNDO-016)
## Configuraciones de clock_opt_cts# set_qor_strategy: Comando que combina varias configuraciones (placement, optimizaciones, timing, CTS, ruteo, etc.)
puts "\nINFO: Ejecutando \"set_qor_strategy -stage pnr -metric ${metrica_estrategia_qor} -mode ${modo_estrategia_qor}\"\n"
INFO: Ejecutando "set_qor_strategy -stage pnr -metric timing -mode balanced"

set_qor_strategy -stage pnr -metric ${metrica_estrategia_qor} -mode ${modo_estrategia_qor}Information: Applying single metric strategy for timing metric_target
Information: Auto-detected closest technology node s14.
Information: Applying set_qor_strategy settings for technology node s14.
Information: Running balanced mode.

Metric(s) : timing
+----------------------------------------------------+---------------+------------+------------+------------+
|           Option Name                              | Metric Group  |  Tool      |  Current   |  Target    |
|                                                    |               |  Default   |  Setting   |  Setting   |
+----------------------------------------------------+---------------+------------+------------+------------+
| time.enable_clock_to_data_analysis                 | *All metrics* | false      | true       | true       |
| route.global.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.timing_driven                          | *All metrics* | false      | false      | true       |
| route.detail.timing_driven                         | *All metrics* | false      | false      | true       |
| route.track.crosstalk_driven                       | *All metrics* | false      | false      | true       |
| place.common.use_placement_model                   | *All metrics* | false      | true       | true       |
| route.detail.eco_max_number_of_iterations          | *All metrics* | -1         | -1         | 10         |
| time.remove_clock_reconvergence_pessimism          | *All metrics* | false      | false      | true       |
| ccd.post_route_buffer_removal                      | Timing        | false      | false      | true       |
| clock_opt.place.effort                             | Timing        | medium     | medium     | high       |
| opt.area.effort                                    | Timing        | low        | low        | high       |
| place_opt.final_place.effort                       | Timing        | medium     | medium     | high       |
| place_opt.congestion.effort                        | Timing        | medium     | medium     | high       |
| clock_opt.flow.enable_clock_power_recovery         | Timing        | auto       | auto       | none       |
| place.coarse.enhanced_low_power_effort             | Timing        | low        | none       | none       |
| clock_opt.place.congestion_effort                  | Timing        | medium     | medium     | medium     |
| place_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| clock_opt.flow.enable_power                        | Timing        | true       | true       | false      |
| route_opt.flow.enable_power                        | Timing        | true       | true       | false      |
+----------------------------------------------------+---------------+------------+------------+------------+
# set_stage: Comando para aplicar configuraciones por etapa
# Configuraciones de "set_stage -step cts"set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
set_app_options -name ccd.timing_effort -value high
ccd.timing_effort high
set_app_options -name ccd.fmax_optimization_effort -value highccd.fmax_optimization_effort high
# Prefijos
set_app_options -name cts.common.user_instance_name_prefix -value clock_opt_cts_
cts.common.user_instance_name_prefix clock_opt_cts_
set_app_options -name opt.common.user_instance_name_prefix -value clock_opt_cts_opt_opt.common.user_instance_name_prefix clock_opt_cts_opt_
# Para "set_qor_strategy -metric timing", deshabilita el analisis de dynamic power y leakage power en los escenarios activos para optimizacion
# Los escenarios de analisis de potencia se restableceran despues de las optimizaciones para reportarif {$metrica_estrategia_qor == "timing"} {
    set escenarios_leakage [get_object_name [get_scenarios -filter active==true&&leakage_power==true]]
    set escenarios_dinamica [get_object_name [get_scenarios -filter active==true&&dynamic_power==true]]

    if {[llength $escenarios_leakage] > 0 || [llength $escenarios_dinamica] > 0} {
        puts "\nINFO: Deshabilitando el analisis de potencia leakage para $escenarios_leakage y potencia dinamica para $escenarios_dinamica\n"
        set_scenario_status -leakage_power false -dynamic_power false [get_scenarios "$escenarios_leakage $escenarios_dinamica"]
    }
}
INFO: Deshabilitando el analisis de potencia leakage para func::hold_ff0p88v125c func::setup_ss0p72v125c y potencia dinamica para func::setup_ss0p72v125c

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/max_transition/min_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/max_transition/max_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/max_transition/max_capacitance analysis.
1
# Los arreglos de violaciones de antena estan encendidos por defecto: route.detail.antenna = true
source "antenna_rules.tcl"# Chequeos y reportes intermediosredirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/app_options_inicio.rpt {report_app_options -non_default *}Information: option 'dft.scan.connect_clock_gate_test_enables' cannot be set to false by user (DFT-3161)
****************************************
Report : app_option
           -non_default
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:08:51 2025
****************************************
Name                                                       Type       Value              User-value         User-default System-default Scope      Status     Source
---------------------------------------------------------- ---------- ------------------ ------------------ ------------ -------------- ---------- ---------- ---------------------------
ccd.fmax_optimization_effort                               enum       high               high               --           low            block      normal     /tmp/fc_shell-be-2.WlDiEW:3
ccd.post_route_buffer_removal                              bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
ccd.timing_effort                                          enum       high               high               --           medium         block      normal     /tmp/fc_shell-be-2.WlDiEW:2
clock_opt.flow.enable_clock_power_recovery                 string     none               none               --           auto           block      normal     /tmp/fc_shell-be-2.UnfKhO:1
clock_opt.flow.enable_power                                bool       false              false              --           true           block      normal     /tmp/fc_shell-be-2.UnfKhO:1
clock_opt.place.effort                                     enum       high               high               --           medium         block      normal     /tmp/fc_shell-be-2.UnfKhO:1
compile.clockgate.physically_aware                         bool       true               true               --           false          block      normal     --
compile.final_place.effort                                 enum       high               high               --           medium         block      normal     --
compile.flow.autoungroup                                   bool       false              false              --           true           block      normal     --
compile.flow.enable_multibit                               bool       true               true               --           false          block      normal     --
compile.seqmap.enable_register_merging                     bool       false              false              --           true           block      normal     --
compile.seqmap.enable_register_merging_across_bus          bool       false              false              --           true           block      normal     --
compile.seqmap.identify_shift_registers                    bool       false              false              --           true           block      normal     --
cts.common.user_instance_name_prefix                       string     clock_opt_cts_     clock_opt_cts_     --           --             block      normal     /tmp/fc_shell-be-2.sycrNe:2
design.uniquify_naming_style                               string     ALU_votegui_%s_%d  ALU_votegui_%s_%d  --           %s_%d          block      normal     --
gui.graphics_system                                        enum       native             native             native       auto           global     normal     --
multibit.common.ignore_cell_with_sdc                       bool       true               true               --           false          block      normal     --
opt.area.effort                                            enum       high               high               --           low            block      normal     /tmp/fc_shell-be-2.UnfKhO:1
opt.common.user_instance_name_prefix                       string     clock_opt_cts_opt_ clock_opt_cts_opt_ --           --             block      normal     /tmp/fc_shell-be-2.sycrNe:3
opt.tie_cell.max_fanout                                    integer    50                 50                 --           999            block      normal     --
place.coarse.continue_on_missing_scandef                   bool       true               true               --           false          block      normal     --
place.coarse.enhanced_low_power_effort                     enum       none               none               --           low            block      normal     /tmp/fc_shell-be-2.UnfKhO:1
place.common.use_placement_model                           bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
place_opt.final_place.effort                               enum       high               high               --           medium         block      normal     /tmp/fc_shell-be-2.UnfKhO:1
place_opt.flow.enable_multibit_banking                     bool       true               true               --           false          block      normal     --
place_opt.flow.enable_multibit_debanking                   bool       true               true               --           false          block      normal     --
place_opt.flow.enable_power                                bool       false              false              --           true           block      normal     /tmp/fc_shell-be-2.UnfKhO:1
place_opt.place.congestion_effort                          enum       high               high               --           medium         block      normal     /tmp/fc_shell-be-2.UnfKhO:1
plan.pgroute.honor_signal_route_drc                        bool       true               true               --           false          block      normal     --
plan.pgroute.honor_std_cell_drc                            bool       true               true               --           false          block      normal     --
power.enable_activity_persistency                          enum       on                 on                 --           lazy           block      normal     --
power.power_annotation_persistency                         bool       true               true               --           false          block      normal     --
power.report_user_power_groups                             enum       inclusive          inclusive          --           exclusive      block      normal     --
route.common.via_array_mode                                enum       swap               swap               --           all            block      normal     --
route.detail.eco_max_number_of_iterations                  integer    10                 10                 --           -1             block      normal     /tmp/fc_shell-be-2.UnfKhO:1
route.detail.insert_redundant_vias_layer_order_low_to_high bool       true               true               --           false          block      normal     --
route.detail.timing_driven                                 bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
route.global.timing_driven                                 bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
route.track.crosstalk_driven                               bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
route.track.timing_driven                                  bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
route_opt.flow.enable_power                                bool       false              false              --           true           block      normal     /tmp/fc_shell-be-2.UnfKhO:1
shell.common.report_default_significant_digits             integer    3                  3                  3            2              global     normal     /tmp/fc_shell-be-2.VVXDiP:3
time.case_analysis_propagate_through_icg                   bool       true               true               --           false          block      normal     --
time.enable_clock_to_data_analysis                         bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.UnfKhO:1
time.remove_clock_reconvergence_pessimism                  bool       true               true               --           false          block      normal     /tmp/fc_shell-be-2.WlDiEW:1
---------------------------------------------------------- ---------- ------------------ ------------------ ------------ -------------- ---------- ---------- ---------------------------

There are additional internal differences with no available TBC source.
1
# Reporta configuraciones de CTS
redirect -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/pre_cts_configuraciones_clock.rpt {report_clock_settings}
# Chequea problemas que pueden perjudicar los resultados de CTS
redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/pre_cts_chequeo_arbol_clock.rpt {check_clock_tree}# Reportes de QoR y timing
if {$reportar_qor_intermedio} {
   redirect -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -scenarios [all_scenarios] -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -append -file ${dir_reportes}/${etapa_actual}/${dir_estado}/reporte_qor_inicio.rpt {report_qor -summary -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
   redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_timing}/timing_global_inicio.rpt {report_global_timing -pba_mode [get_app_option_value -name time.pba_optimization_mode] -nosplit}
}Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:09:12 2025
****************************************

No setup violations found.


No hold violations found.


1
# Chequeo de configuraciones de la etapa CTS
redirect -file ${dir_reportes}/${etapa_actual}/${dir_configuraciones}/chequeo_configuraciones.rpt {check_stage_settings -stage pnr -metric ${metrica_estrategia_qor} -step cts}
#################### Flujo de CTS clock_opt# Recordatorio: Incluir flip-flops como parte de la lista de CTS lib_cell_purpose asi se podran reemplazar para mejorar timing.
# Sintesis de los arboles de clock
puts "\nINFO: Ejecutando \"clock_opt -from build_clock -to build_clock\"\n"

INFO: Ejecutando "clock_opt -from build_clock -to build_clock"

clock_opt -from build_clock -to build_clock
Information: Starting 'clock_opt -from build_clock -to build_clock' (FLW-8000)
Information: Time: 2025-04-28 07:10:38 / Session: 0.36 hr / Command: 0.00 hr / Memory: 1807 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-04-28 07:10:38 / Session: 0.36 hr / Command: 0.00 hr / Memory: 1845 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-04-28 07:10:38 / Session: 0.36 hr / Command: 0.00 hr / Memory: 1845 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func::hold_ff0p88v125c       (Mode: func; Corner: hold_ff0p88v125c)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.user_instance_name_prefix = clock_opt_cts_
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14slvt/SAEDSLVT14_INV_S_0P5
   saed14slvt/SAEDSLVT14_INV_S_0P75
   saed14slvt/SAEDSLVT14_INV_S_10
   saed14slvt/SAEDSLVT14_INV_S_12
   saed14slvt/SAEDSLVT14_INV_S_16
   saed14slvt/SAEDSLVT14_INV_S_1P5
   saed14slvt/SAEDSLVT14_INV_S_1
   saed14slvt/SAEDSLVT14_INV_S_20
   saed14slvt/SAEDSLVT14_INV_S_2
   saed14slvt/SAEDSLVT14_INV_S_3
   saed14slvt/SAEDSLVT14_INV_S_4
   saed14slvt/SAEDSLVT14_INV_S_5
   saed14slvt/SAEDSLVT14_INV_S_6
   saed14slvt/SAEDSLVT14_INV_S_7
   saed14slvt/SAEDSLVT14_INV_S_8
   saed14slvt/SAEDSLVT14_INV_S_9

ICG reference list:
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_12
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_16
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_1
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_20
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_24
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_2
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_3
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_4
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_5
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_6
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_8
   saed14slvt/SAEDSLVT14_CKGTPL_V5_0P5
   saed14slvt/SAEDSLVT14_CKGTPL_V5_1
   saed14slvt/SAEDSLVT14_CKGTPL_V5_2
   saed14slvt/SAEDSLVT14_CKGTPL_V5_4

Information: 'setup_ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.37 sec, cpu time is 0 hr : 0 min : 0.43 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14hvt:SAEDHVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14lvt:SAEDLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14slvt:SAEDSLVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 80 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 1800 vias out of 4800 total vias.
Information: Advanced placement model is enabled during analysis
Total 0.3800 seconds to build cellmap data including placement model analysis 0.2300 seconds
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xe3779560): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xe3779560): 289
Total 0.0100 seconds to load 899 cell instances into cellmap, 1 cells are off site row
Moveable cells: 233; Application fixed cells: 0; Macro cells: 0; User fixed cells: 666
Average cell width 0.8905, cell height 0.6000, cell area 0.5343 for total 233 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled
 Inserted 6 buffer(s)/inverter(s) to separate data paths from clock trees.

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 37 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.94 sec, cpu time is 0 hr : 0 min : 0.96 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: CLOCK_MAIN (mode func corner hold_ff0p88v125c) as 1.500000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: areaInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 8
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 469, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 20, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'u_clock_mux/ctmi_20' from (22.27, 25.20) to (31.52, 26.40). (CTS-106)
Drc Mode Option: auto
ABF: Best inverter=SAEDSLVT14_INV_S_12: useInverter=true: effort=low: -1.000: func::hold_ff0p88v125c: 0
ABF: Best inverter=SAEDSLVT14_INV_S_12: useInverter=true: effort=low: -1.000: func::setup_ss0p72v125c: 0
ABF: Core Area = 17 X 17 ()
1
Virtually optimized 4 out of 472 cells
Virtually buffered 4 cell outputs
1
Back-annotation statistics for mode 'func'
  84 back-annotations generated.
  0 have been transition time back annotations.
  0 have been skipped.
  Back-annotation succeeded on all arcs
Inst 'u_clock_mux/ctmi_21' did not get relocated
Inst 'q_div_8_reg' did not get relocated
Inst 'q_div_4_reg' did not get relocated
Inst 'q_div_2_reg' did not get relocated
Inst 'buf_int_i_clock' is not movable
A total of 1 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 2.79 sec, cpu time is 0 hr : 0 min : 2.86 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 469, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 20, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 7
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
  Level 2 Num Nodes: 1
  Level 3 Num Nodes: 1
  Level 4 Num Nodes: 1
  Level 5 Num Nodes: 1
  Level 6 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner setup_ss0p72v125c
INFO: No active leakage scenarios. Leakage will be turned off
Using default layer M5
nplLib: sample lib cell area 1.021200
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0154 / 0.0154)
corner=hold_ff0p88v125c, tran factor=0.8738 (0.0135 / 0.0154)
ORB: Nominal = 0.0037788  Design MT = 0.076000  Target = 0.0154495 (4.088 nominal)  MaxRC = 0.008794
ORB: Fast Target = 0.006556 ( 1.735 nominal )
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Core Area = 17 X 17 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = u_clock_mux/ctmi_20/X
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 33
 Number of Gates = 0
 Number of Loads = 33
 Number of ignore loads = 1
 Added 2 Repeaters (B: 0 I: 2). Built 2 Repeater Levels for driver u_clock_mux/ctmi_20/X
 Phase delay: (max r/f: 0.079842/nan  min r/f: 0.079842/nan) : u_clock_mux/ctmi_20/B1
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 6 clock tree synthesis
 Driving pin = u_clock_mux/ctmi_21/X
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.075932/__  min r/f: 0.075932/__) : u_clock_mux/ctmi_20/C
 Added 2 Repeaters (B: 0 I: 2). Built 2 Repeater Levels for driver u_clock_mux/ctmi_21/X
 Phase delay: (max r/f: 0.102234/nan  min r/f: 0.102234/nan) : u_clock_mux/ctmi_21/A1
Processing Echelon 3
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 5 clock tree synthesis
 Driving pin = q_div_8_reg/Q
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 1
 Number of Loads = 1
 Number of ignore loads = 1
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.102234/__  min r/f: 0.102234/__) : u_clock_mux/ctmi_21/A1
 Driver sized from SAEDHVT14_FSDPRBQ_V2LP_1 to SAEDSLVT14_FSDPRBQ_V2_0P5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver q_div_8_reg/Q
 Phase delay: (max r/f: 0.129089/nan  min r/f: 0.129089/nan) : q_div_8_reg/CK
Processing Echelon 4
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = q_div_4_reg/Q
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 2
 Number of Loads = 2
 Number of ignore loads = 1
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.129089/__  min r/f: 0.129089/__) : q_div_8_reg/CK
  2. Phase delay = (max r/f: 0.099525/__  min r/f: 0.099525/__) : u_clock_mux/ctmi_21/B1
 Driver sized from SAEDHVT14_FSDPRBQ_V2LP_1 to SAEDSLVT14_FSDPRBQ_V2_1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver q_div_4_reg/Q
 Phase delay: (max r/f: 0.152760/nan  min r/f: 0.152760/nan) : q_div_4_reg/CK
Processing Echelon 5
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 5 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = q_div_2_reg/Q
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 2
 Number of Loads = 2
 Number of ignore loads = 1
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.152760/__  min r/f: 0.152760/__) : q_div_4_reg/CK
  2. Phase delay = (max r/f: 0.091038/__  min r/f: 0.091038/__) : u_clock_mux/ctmi_20/A1
 Driver sized from SAEDHVT14_FSDPRBQ_V2LP_1 to SAEDSLVT14_FSDPRBQ_V2_1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver q_div_2_reg/Q
 Phase delay: (max r/f: 0.174580/nan  min r/f: 0.174580/nan) : q_div_2_reg/CK
Processing Echelon 6
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 6 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = buf_int_i_clock/X
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 2
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.174580/__  min r/f: 0.174580/__) : q_div_2_reg/CK
  2. Phase delay = (max r/f: 0.079765/__  min r/f: 0.079765/__) : u_clock_mux/ctmi_20/B1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver buf_int_i_clock/X
 Phase delay: (max r/f: 0.179996/nan  min r/f: 0.179996/nan) : buf_int_i_clock/A
Processing Echelon 7
-------------------------------------------------------------
 Echelon 7 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = i_clock
 Clocks: 
     CLOCK_MAIN (func)
 Design rule constraints:
     max transition  = 0.080000
     max capacitance  = 0.600000
  Number of loads = 0
Warning: The net 'i_clock' will not be buffered because it is a dont_touch net. (CTS-055)
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 1.92 sec, cpu time is 0 hr : 0 min : 2.01 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Inst 'clock_opt_cts_u_clock_mux_clk_out_vip91' did not get relocated
Inst 'clock_opt_cts_u_clock_mux_clk_out_vip92' did not get relocated
Design rule constraints:
     max fanout  = 1000000
Num of echelons 2
  Level 0 Num Nodes: 1
  Level 1 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 1 exception drc fixing
 Gate level 3 clock tree synthesis
 Driving pin = clock_opt_cts_u_clock_mux_clk_out_vip91/X
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
 Driver sized from SAEDSLVT14_INV_S_6 to SAEDSLVT14_INV_S_0P5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_opt_cts_u_clock_mux_clk_out_vip91/X
 Phase delay: (max r/f: 0.000000/0.000000  min r/f: 0.000000/0.000000) : clock_opt_cts_u_clock_mux_clk_out_vip91/X
Processing Echelon 2
Processing parameter set (max_tran 0.080000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = hold_ff0p88v125c, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = setup_ss0p72v125c, mode = func)
Scenario: Active:Y Setup:Y Leakage:N Dynamic:N MaxTran:N (-1) MaxCap:N (-1) Hold:N Scen=CTS_DRC_OFF_SCEN1 (func:setup_ss0p72v125c)
Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: func  Corner: setup_ss0p72v125c  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: No active leakage power scenarios
Max-CTS: No active dynamic power scenarios
orb constraints: using setup scenarios
   10% ...Number of Drivers Sized: 1 [100.00%]

-------------------------------------------------------------
 Echelon 2 exception drc fixing
 Gate level 2 clock tree synthesis
 Driving pin = clock_opt_cts_u_clock_mux_clk_out_vip92/X
 Design rule constraints:
     max transition = 0.080000
     max capacitance = 0.600000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
 Driver sized from SAEDSLVT14_INV_S_6 to SAEDSLVT14_INV_S_0P5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_opt_cts_u_clock_mux_clk_out_vip92/X
 Phase delay: (max r/f: 0.000000/0.000000  min r/f: 0.000000/0.000000) : clock_opt_cts_u_clock_mux_clk_out_vip92/X
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.18 sec, cpu time is 0 hr : 0 min : 0.20 sec. (CTS-104)
There are 0 buffers and 12 inverters added (total area 4.62) by Clock Tree Synthesis.
Information: 0 out of 11 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 4, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Total number of global routed clock nets: 13
Information: The run time for clock net global routing is 0 hr : 0 min : 0.31 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 13 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 11, GR 114, DR 0), data (VR 449, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.22     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 7: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 5: startup 
Mgr Thread-server 5: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 6: startup 
Mgr Thread-server 6: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
rtapi Thread-server 4: startup 
Mgr Thread-server 4: Ctor 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ALU_votegui; type: design; tot_drc_vio: 0; buf_ct: 5; buf_area: 2.530800; cell_area: 7.414800
start cto; name: func:CLOCK_MAIN; type: clock; latency: 0.179100; gskew: 0.103264; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 5; buf_area: 2.530800; cell_area: 7.414800
-------------------------------------------------------------
Optimizing clock tree DRC
clock: CLOCK_MAIN mode: func root: i_clock
Clock QoR Before DRC Optimization:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0670; ID = 0.1106; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1033; ID = 0.1791; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0008

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.53u 00:00:00.00s 00:00:00.53e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0670; ID = 0.1106; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1033; ID = 0.1791; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.57 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.59 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner setup_ss0p72v125c on transition constraint
Selecting clock CLOCK_MAIN mode func corner:  hold_ff0p88v125c   setup_ss0p72v125c      
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: CLOCK_MAIN mode: func root: i_clock
Clock QoR Before Global latency and skew opt:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0670; ID = 0.1106; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1033; ID = 0.1791; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     5.2069

-------------------------------------------------

Information: global optimization has converged.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     5.5588

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.06u 00:00:00.00s 00:00:00.01e: 
Clock QoR After Global latency and skew opt:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0670; ID = 0.1106; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          buf_int_i_clock/A
  (1) 0.0043            0.0043          buf_int_i_clock/X
  (2) 0.0044            0.0001          q_div_2_reg/CK
  (3) 0.0204            0.0160          q_div_2_reg/Q
  (4) 0.0205            0.0000          q_div_4_reg/CK
  (5) 0.0370            0.0165          q_div_4_reg/Q
  (6) 0.0370            0.0000          q_div_8_reg/CK
  (7) 0.0555            0.0185          q_div_8_reg/Q
  (8) 0.0555            0.0000          u_clock_mux/ctmi_21/A1
  (9) 0.0695            0.0140          u_clock_mux/ctmi_21/X
  (10) 0.0695           0.0000          u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A
  (11) 0.0725           0.0030          u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X
  (12) 0.0725           0.0000          u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A
  (13) 0.0749           0.0024          u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X
  (14) 0.0749           0.0000          u_clock_mux/ctmi_20/C
  (15) 0.1010           0.0261          u_clock_mux/ctmi_20/X
  (16) 0.1011           0.0000          clock_opt_cts_ZCTSINV_413_925/A
  (17) 0.1060           0.0049          clock_opt_cts_ZCTSINV_413_925/X
  (18) 0.1060           0.0000          clock_opt_cts_ZCTSINV_399_924/A
  (19) 0.1102           0.0042          clock_opt_cts_ZCTSINV_399_924/X
  (20) 0.1106           0.0005          data_out_reg_30_/CK
Shortest path:
  (0) 0.0000            0.0000          buf_int_i_clock/A
  (1) 0.0043            0.0043          buf_int_i_clock/X
  (2) 0.0044            0.0001          u_clock_mux/ctmi_20/B1
  (3) 0.0343            0.0299          u_clock_mux/ctmi_20/X
  (4) 0.0344            0.0000          clock_opt_cts_ZCTSINV_413_925/A
  (5) 0.0392            0.0049          clock_opt_cts_ZCTSINV_413_925/X
  (6) 0.0393            0.0000          clock_opt_cts_ZCTSINV_399_924/A
  (7) 0.0434            0.0041          clock_opt_cts_ZCTSINV_399_924/X
  (8) 0.0436            0.0002          o_valid_reg_reg/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.1033; ID = 0.1791; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
Longest path:
  (0) 0.0000            0.0000          buf_int_i_clock/A
  (1) 0.0054            0.0054          buf_int_i_clock/X
  (2) 0.0055            0.0001          q_div_2_reg/CK
  (3) 0.0288            0.0233          q_div_2_reg/Q
  (4) 0.0288            0.0000          q_div_4_reg/CK
  (5) 0.0539            0.0250          q_div_4_reg/Q
  (6) 0.0539            0.0000          q_div_8_reg/CK
  (7) 0.0809            0.0270          q_div_8_reg/Q
  (8) 0.0809            0.0000          u_clock_mux/ctmi_21/A1
  (9) 0.1082            0.0273          u_clock_mux/ctmi_21/X
  (10) 0.1082           0.0000          u_clock_mux/clock_opt_cts_ZCTSINV_25_927/A
  (11) 0.1133           0.0051          u_clock_mux/clock_opt_cts_ZCTSINV_25_927/X
  (12) 0.1133           0.0000          u_clock_mux/clock_opt_cts_ZCTSINV_14_926/A
  (13) 0.1169           0.0036          u_clock_mux/clock_opt_cts_ZCTSINV_14_926/X
  (14) 0.1169           0.0000          u_clock_mux/ctmi_20/C
  (15) 0.1624           0.0455          u_clock_mux/ctmi_20/X
  (16) 0.1624           0.0000          clock_opt_cts_ZCTSINV_413_925/A
  (17) 0.1721           0.0097          clock_opt_cts_ZCTSINV_413_925/X
  (18) 0.1721           0.0000          clock_opt_cts_ZCTSINV_399_924/A
  (19) 0.1786           0.0065          clock_opt_cts_ZCTSINV_399_924/X
  (20) 0.1791           0.0005          data_out_reg_24_/CK
Shortest path:
  (0) 0.0000            0.0000          buf_int_i_clock/A
  (1) 0.0054            0.0054          buf_int_i_clock/X
  (2) 0.0055            0.0001          u_clock_mux/ctmi_20/B1
  (3) 0.0596            0.0541          u_clock_mux/ctmi_20/X
  (4) 0.0596            0.0000          clock_opt_cts_ZCTSINV_413_925/A
  (5) 0.0691            0.0095          clock_opt_cts_ZCTSINV_413_925/X
  (6) 0.0691            0.0000          clock_opt_cts_ZCTSINV_399_924/A
  (7) 0.0756            0.0065          clock_opt_cts_ZCTSINV_399_924/X
  (8) 0.0758            0.0002          o_valid_reg_reg/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner setup_ss0p72v125c on transition constraint
Selecting clock CLOCK_MAIN mode func corner:  hold_ff0p88v125c   setup_ss0p72v125c      
-------------------------------------------------------------
Optimizing clock tree area
clock: CLOCK_MAIN mode: func root: i_clock

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.0208

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.08u 00:00:00.00s 00:00:00.03e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0670; ID = 0.1106; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1033; ID = 0.1791; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.8860; ClockCellArea = 7.7700; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 4 times, with 4 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 4 problems, with 4 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          4
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          4
        # Subgraph evaluation success rate in percent =     1.0000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        4

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.9007
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     5.0548
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.0314
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     2.4804
        # The rest of flow speed up       =     2.3123

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.28u 00:00:00.00s 00:00:00.10e: 
Clock QoR After Area Recovery Resizing:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0681; ID = 0.1085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.4420; ClockCellArea = 7.3260; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1064; ID = 0.1776; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.4420; ClockCellArea = 7.3260; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Area Recovery Off-Route Buffer Removal:
Starting multithread based area recovery buffer removal
In all, integrator called 0 times, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 0 problems, with 0 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.0454

-------------------------------------------------

Area Recovery Off-Route Removal cpu time 00:00:00.34u 00:00:00.00s 00:00:00.13e: 
Clock QoR After Area Recovery Off-Route Removal:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0681; ID = 0.1085; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.4420; ClockCellArea = 7.3260; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.1064; ID = 0.1776; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.4420; ClockCellArea = 7.3260; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Area Recovery Resizing:
Starting multithread based area recovery sizing
In all, integrator called 1 times, with 1 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures
In all, integrator integraded 1 problems, with 1 allcommit success, 0 aftbad-commit success, 0 aftbad2-commit success, 0 1by1-commit success, 0 failures

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Accepted         sizing moves =        1

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     2.4104
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     5.1107
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     1.3255
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     2.1372
        # The rest of flow speed up       =     2.1135

-------------------------------------------------

Area Recovery Resizing cpu time 00:00:00.43u 00:00:00.00s 00:00:00.17e: 
Clock QoR After Area Recovery Resizing:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0681; ID = 0.1070; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.1064; ID = 0.1753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.44 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.17 sec, cpu time is 0 hr : 0 min : 0.44 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: CLOCK_MAIN mode: func root: i_clock
Clock QoR Before DRC Optimization:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0681; ID = 0.1070; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.1064; ID = 0.1753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0003

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.01u 00:00:00.00s 00:00:00.00e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0681; ID = 0.1070; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.1064; ID = 0.1753; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.12 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
CLOCK_MAIN   Yes     0.0387  0.0387  0.0404  0.0404   hold_ff0p88v125c
CLOCK_MAIN   Yes     0.0686  0.0686  0.0717  0.0717   setup_ss0p72v125c
vir_CLOCK_MAIN No        --      --      --      --   --
gen_clk_div2 Yes     0.0387  0.0387  0.0405  0.0405   hold_ff0p88v125c
gen_clk_div2 Yes     0.0715  0.0715  0.0751  0.0751   setup_ss0p72v125c
gen_clk_div4 Yes     0.0453  0.0453  0.0486  0.0486   hold_ff0p88v125c
gen_clk_div4 Yes     0.0823  0.0823  0.0883  0.0883   setup_ss0p72v125c
gen_clk_div8 Yes     0.0471  0.0471  0.0513  0.0513   hold_ff0p88v125c
gen_clk_div8 Yes     0.0865  0.0865  0.0942  0.0942   setup_ss0p72v125c

Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 24, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   ccd.fmax_optimization_effort = high
   ccd.post_route_buffer_removal = true
   ccd.timing_effort = high
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 11, GR 114, DR 0), data (VR 449, GR 0, DR 0); stage = auto, isPostRoute = FALSE

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::hold_ff0p88v125c , isMaxTran
          mode: func, id = 1
          corner: hold_ff0p88v125c, id = 2
          isHold: wns = nan, unweighted tns = 0.000000

    scenario 1: func::setup_ss0p72v125c , isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: setup_ss0p72v125c, id = 1
          isSetup: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.181296
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.671028
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.425910
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.411661
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.973684

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          4.143017
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.664360
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.583481
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.537205
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     3.630931

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.6520; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 0.49 sec, cpu time is 0 hr : 0 min : 0.94 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 7: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 2: shutdown 
rtapi Thread-server 1: shutdown 
Mgr Thread-server 2: Dtor 
rtapi Thread-server 4: shutdown 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 6: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 0: shutdown 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 5: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 3: Dtor 
Mgr Thread-server 0: Dtor 

No. startProblems      =    10 

No. doRoutes           =     4 
No. doUnroutes         =    12 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     4 
No. undoUnroutes       =    12 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Info:: Timing driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   39  Proc 9346 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   45  Proc 9346 
Net statistics:
Total number of nets     = 475
Number of nets to route  = 13
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
10 nets are fully connected,
 of which 0 are detail routed and 10 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 92 microns
HPWL   0 ~   50 microns: Net Count        2     Total HPWL           16 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           76 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   45  Proc 9346 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.22     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   48  Proc 9346 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   48  Proc 9346 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   48  Proc 9346 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  113  Alloctr  116  Proc 9346 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  113  Alloctr  116  Proc 9346 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     2 (0.01%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
Initial. Both Dirs: Overflow =   128 Max = 6 GRCs =    66 (0.48%)
Initial. H routing: Overflow =    84 Max = 6 (GRCs =  2) GRCs =    51 (0.74%)
Initial. V routing: Overflow =    44 Max = 5 (GRCs =  6) GRCs =    15 (0.22%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
Initial. M4         Overflow =    36 Max = 6 (GRCs =  2) GRCs =    11 (0.16%)
Initial. M5         Overflow =    40 Max = 5 (GRCs =  6) GRCs =    13 (0.19%)
Initial. M6         Overflow =    37 Max = 2 (GRCs = 12) GRCs =    34 (0.49%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 203.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.03
Initial. Layer M3 wire length = 1.03
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 97.19
Initial. Layer M6 wire length = 86.54
Initial. Layer M7 wire length = 8.30
Initial. Layer M8 wire length = 9.60
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 252
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 61
Initial. Via VIA34SQ_C count = 59
Initial. Via VIA45SQ count = 59
Initial. Via VIA56SQ count = 42
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 6
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   72  Alloctr   72  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  113  Alloctr  116  Proc 9346 

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  0.55 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  111  Alloctr  114  Proc 9346 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   72  Proc 9346 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 24 flat clock tree nets, with 2 dont_touch flat nets
There are 23 non-sink instances (total area 10.88) on clock trees including 3 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 12 inverters (total area 4.08).
2 buffers/inverters were inserted below 1 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:12.00u 00:00:00.00s 00:00:09.13e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-055    1  Warning  The net '%s' will not be buffered because it is a dont_...

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-04-28 07:10:47 / Session: 0.36 hr / Command: 0.00 hr / Memory: 2659 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 13 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   154 s (  0.04 hr )  ELAPSE:  1294 s (  0.36 hr )  MEM-PEAK:  2659 MB
Info: update em.

Clock-opt timing update complete          CPU:   154 s (  0.04 hr )  ELAPSE:  1294 s (  0.36 hr )  MEM-PEAK:  2659 MB

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -          -
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        1          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        1          -       213.12        383        108         19
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        1          -       213.12        383
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 8 threads
xDensity is not ready for site component checking. The min area module collection degenerate into union-row mode.
INFO: Cluster Analysis could not get worst leakage scenario, ignored.
Clock-opt initialization complete         CPU:   193 s (  0.05 hr )  ELAPSE:  1302 s (  0.36 hr )  MEM-PEAK:  2659 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func::hold_ff0p88v125c  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func::setup_ss0p72v125c  WNS = invalid, TNS = 0.000000, NVP = 0
    Scenario func::hold_ff0p88v125c  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:42         ~     0.000   320.612     0.000     0.001       108        19         0     0.000      2659 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Warning: Library cell saed14rvt:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0200 seconds to build cellmap data
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xeee710a0): 784
INFO: creating 28(r) x 28(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (0xeee710a0): 784
Total 0.0100 seconds to load 911 cell instances into cellmap, 1 cells are off site row
Moveable cells: 234; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
Average cell width 0.8747, cell height 0.6000, cell area 0.5248 for total 245 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Core Area = 17 X 17 ()
INFO: New Levelizer turned on
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 5 Iter  2          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 5 Iter  3          0.00        0.00      0.00         0        213.12           -         383              0.36      2659

Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
CCL: Total Usage Adjustment : 1
INFO: Derive row count 20 from GR congestion map (83/4)
INFO: Derive col count 20 from GR congestion map (83/4)
Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Corner Scaling is off, multiplier is 1.000000
Zbuf: Gathering all scenarios
Using default layer M5
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0
maxCornerId = 2
corner=setup_ss0p72v125c, tran factor=1.0000 (0.0277 / 0.0277)
corner=hold_ff0p88v125c, tran factor=0.8781 (0.0244 / 0.0277)
Zbuf: Gathering all scenarios
bmap: stepx = stepy = 3000
creating bmap
bmap: turning on hybrid site aware
DB units per micron : 1000
Core Area = 17 X 17 ()
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Zbuf: Gathering all scenarios
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0        213.12           -         383              0.36      2659

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0        213.12           -         383              0.36      2659

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-04-28 07:11:04 / Session: 0.36 hr / Command: 0.01 hr / Memory: 2659 MB (FLW-8100)
Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0        213.12           -         383              0.36      2659
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 24, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   func::hold_ff0p88v125c       (Mode: func; Corner: hold_ff0p88v125c)
   func::setup_ss0p72v125c      (Mode: func; Corner: setup_ss0p72v125c)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 3 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00pF
   Power       : 1.00mW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.user_instance_name_prefix = clock_opt_cts_
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14slvt/SAEDSLVT14_INV_S_0P5
   saed14slvt/SAEDSLVT14_INV_S_0P75
   saed14slvt/SAEDSLVT14_INV_S_10
   saed14slvt/SAEDSLVT14_INV_S_12
   saed14slvt/SAEDSLVT14_INV_S_16
   saed14slvt/SAEDSLVT14_INV_S_1P5
   saed14slvt/SAEDSLVT14_INV_S_1
   saed14slvt/SAEDSLVT14_INV_S_20
   saed14slvt/SAEDSLVT14_INV_S_2
   saed14slvt/SAEDSLVT14_INV_S_3
   saed14slvt/SAEDSLVT14_INV_S_4
   saed14slvt/SAEDSLVT14_INV_S_5
   saed14slvt/SAEDSLVT14_INV_S_6
   saed14slvt/SAEDSLVT14_INV_S_7
   saed14slvt/SAEDSLVT14_INV_S_8
   saed14slvt/SAEDSLVT14_INV_S_9

ICG reference list:
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_12
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_16
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_1
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_20
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_24
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_2
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_3
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_4
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_5
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_6
   saed14slvt/SAEDSLVT14_CKGTPLT_V5_8
   saed14slvt/SAEDSLVT14_CKGTPL_V5_0P5
   saed14slvt/SAEDSLVT14_CKGTPL_V5_1
   saed14slvt/SAEDSLVT14_CKGTPL_V5_2
   saed14slvt/SAEDSLVT14_CKGTPL_V5_4

Information: 'setup_ss0p72v125c' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: sink;     Rule: ndr_leaf; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: internal; Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8
   Design Base; Net Type: root;     Rule: ndr_2w2s; Min Layer: M5; Max Layer: M8

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Information: Creating classic rule checker.
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 90 total shapes.
Layer M2: cached 0 shapes out of 15 total shapes.
Layer M3: cached 0 shapes out of 6 total shapes.
Cached 1800 vias out of 5052 total vias.
Total 0.1000 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xfdc19710): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xfdc19710): 289
Total 0.0100 seconds to load 911 cell instances into cellmap, 1 cells are off site row
Moveable cells: 234; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
Average cell width 0.8747, cell height 0.6000, cell area 0.5248 for total 245 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.12 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 8
Design checksums     = 0x947EA773 (loc)  0xB49D3F9D (lcell)  0x93B7F3C3 (name), 0xECB282D3 (net)
Clock tree checksums = 0x8A97A20C (loc)  0xCD648797 (lcell)  0xFE3D17C4 (term), 0x5AB4CAFB (net)  0x8DB82467 (netLen)
Opt checksum: Placement checksums = 2df9ad9 (loc) b49d3f9d (lcell) 93b7f3c3 (name) ecb282d3 (net) e1dc6619 (graph) 0 (slack) 0 (para) dcd50dff (datamap) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 11, GR 116, DR 0), data (VR 449, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.22     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 8 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 1: startup 
Mgr Thread-server 1: Ctor 
rtapi Thread-server 3: startup 
Mgr Thread-server 3: Ctor 
rtapi Thread-server 7: startup 
Mgr Thread-server 7: Ctor 
rtapi Thread-server 5: startup 
Mgr Thread-server 5: Ctor 
rtapi Thread-server 6: startup 
Mgr Thread-server 6: Ctor 
rtapi Thread-server 4: startup 
Mgr Thread-server 4: Ctor 
rtapi Thread-server 2: startup 
Mgr Thread-server 2: Ctor 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: ALU_votegui; type: design; name: ALU_votegui; type: design; tot_drc_vio: 0; buf_ct: 5; buf_area: 1.998000; cell_area: 6.882000
start cto; name: func:CLOCK_MAIN; type: clock; name: func:CLOCK_MAIN; type: clock; latency: 0.175457; gskew: 0.106602; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 5; buf_area: 1.998000; cell_area: 6.882000
-------------------------------------------------------------
Optimizing clock tree DRC
clock: CLOCK_MAIN mode: func root: i_clock
Clock QoR Before DRC Optimization:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0681; ID = 0.1071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.7460; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1066; ID = 0.1755; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.7460; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     1.0000

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:00.53u 00:00:00.00s 00:00:00.53e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: CLOCK_MAIN, Mode: func, Root: i_clock
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0681; ID = 0.1071; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.7460; Clock = CLOCK_MAIN; Mode = func; Corner = hold_ff0p88v125c; ClockRoot = i_clock. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1066; ID = 0.1755; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 7; ClockBufArea = 2.3532; ClockCellArea = 7.2372; ClockWireLen = 206.7460; Clock = CLOCK_MAIN; Mode = func; Corner = setup_ss0p72v125c; ClockRoot = i_clock. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.57 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 0.54 sec, cpu time is 0 hr : 0 min : 0.58 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 473, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario func::hold_ff0p88v125c pathgroup **clock_gating_default**
Target path group: scenario func::setup_ss0p72v125c pathgroup **clock_gating_default**
Information: CCD will use corner setup_ss0p72v125c for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   ccd.fmax_optimization_effort = high
   ccd.post_route_buffer_removal = true
   ccd.timing_effort = high
   clock_opt.flow.enable_clock_power_recovery = none
   clock_opt.flow.enable_power = false
   clock_opt.place.congestion_effort = medium
   clock_opt.place.effort = high
CCD: using 8 threads
CTSSC route status detected: clock (VR 11, GR 116, DR 0), data (VR 449, GR 0, DR 0); stage = auto, isPostRoute = FALSE

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: func::hold_ff0p88v125c , isMaxTran
          mode: func, id = 1
          corner: hold_ff0p88v125c, id = 2
          isHold: wns = nan, unweighted tns = 0.000000

    scenario 1: func::setup_ss0p72v125c , isMaxTran, isMaxCap, hold blocked 
          mode: func, id = 1
          corner: setup_ss0p72v125c, id = 1
          isSetup: wns = nan, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.879377
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.893750
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          4.252212
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       5.741722
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.536207
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.628623
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.535931
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.573260
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          3.474739
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       3.552486
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS4
---------------------------------------------------------------------------------------------
 Design (setup) WNS = nan, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = nan, TNHS = 0.000000, NHVP = 0

---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = nan, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = nan, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 0.48 sec, cpu time is 0 hr : 0 min : 0.88 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 1: shutdown 
Mgr Thread-server 1: Dtor 
rtapi Thread-server 3: shutdown 
rtapi Thread-server 7: shutdown 
Mgr Thread-server 3: Dtor 
rtapi Thread-server 5: shutdown 
rtapi Thread-server 6: shutdown 
rtapi Thread-server 4: shutdown 
Mgr Thread-server 7: Dtor 
rtapi Thread-server 0: shutdown 
rtapi Thread-server 2: shutdown 
Mgr Thread-server 0: Dtor 
Mgr Thread-server 6: Dtor 
Mgr Thread-server 4: Dtor 
Mgr Thread-server 2: Dtor 
Mgr Thread-server 5: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
rtapi Thread-server 1: Dtor 
rtapi Thread-server 2: Dtor 
rtapi Thread-server 3: Dtor 
rtapi Thread-server 4: Dtor 
rtapi Thread-server 5: Dtor 
rtapi Thread-server 6: Dtor 
rtapi Thread-server 7: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Info:: Timing driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   39  Proc 9801 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   45  Proc 9801 
Net statistics:
Total number of nets     = 475
Number of nets to route  = 13
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
13 nets are fully connected,
 of which 0 are detail routed and 13 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   45  Proc 9801 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.22     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   48  Proc 9801 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   48  Proc 9801 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   48  Proc 9801 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   45  Alloctr   48  Proc 9801 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  113  Alloctr  116  Proc 9801 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     3 (0.02%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
Initial. Both Dirs: Overflow =   128 Max = 6 GRCs =    66 (0.48%)
Initial. H routing: Overflow =    84 Max = 6 (GRCs =  2) GRCs =    51 (0.74%)
Initial. V routing: Overflow =    44 Max = 5 (GRCs =  6) GRCs =    15 (0.22%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
Initial. M4         Overflow =    36 Max = 6 (GRCs =  2) GRCs =    11 (0.16%)
Initial. M5         Overflow =    40 Max = 5 (GRCs =  6) GRCs =    13 (0.19%)
Initial. M6         Overflow =    37 Max = 2 (GRCs = 12) GRCs =    34 (0.49%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 203.69
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.03
Initial. Layer M3 wire length = 1.03
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 97.19
Initial. Layer M6 wire length = 86.54
Initial. Layer M7 wire length = 8.30
Initial. Layer M8 wire length = 9.60
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 252
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 61
Initial. Via VIA34SQ_C count = 59
Initial. Via VIA45SQ count = 59
Initial. Via VIA56SQ count = 42
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 6
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   72  Alloctr   72  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  113  Alloctr  116  Proc 9801 

Congestion utilization per direction:
Average vertical track utilization   =  0.59 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  0.55 %
Peak    horizontal track utilization = 110.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   71  Alloctr   71  Proc    0 
[End of Global Routing] Total (MB): Used  111  Alloctr  114  Proc 9801 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   72  Proc 9801 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Warning: No tracks defined on metal layer PO. Pin access checking disabled for this layer. (PDC-007)
Layer PO: cached 0 shapes out of 0 total shapes.
Layer M1: cached 0 shapes out of 90 total shapes.
Layer M2: cached 0 shapes out of 15 total shapes.
Layer M3: cached 0 shapes out of 6 total shapes.
Cached 1800 vias out of 5052 total vias.

Legalizing Top Level Design ALU_votegui ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
=====> Processed 216 ref cells (164 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     2258.89          911        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    911
number of references:               216
number of site rows:                 79
number of locations attempted:     3649
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         234 (2748 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.082 um ( 0.14 row height)
rms weighted cell displacement:   0.082 um ( 0.14 row height)
max cell displacement:            0.600 um ( 1.00 row height)
avg cell displacement:            0.012 um ( 0.02 row height)
avg weighted cell displacement:   0.012 um ( 0.02 row height)
number of cells moved:                6
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: repuesto_5_0 (SAEDRVT14_NR2_ECO_2)
  Input location: (24.494,25.8)
  Legal location: (24.494,26.4)
  Displacement:   0.600 um ( 1.00 row height)
Cell: repuesto_6_0 (SAEDRVT14_OAI21_2)
  Input location: (25.012,26.4)
  Legal location: (25.012,27)
  Displacement:   0.600 um ( 1.00 row height)
Cell: repuesto_9_0 (SAEDRVT14_AN2_ECO_2)
  Input location: (23.236,25.8)
  Legal location: (23.236,26.4)
  Displacement:   0.600 um ( 1.00 row height)
Cell: clock_opt_cts_q_div_4_reg_Q_vdp90 (SAEDSLVT14_INV_S_6)
  Input location: (20.054,26.4)
  Legal location: (19.684,26.4)
  Displacement:   0.370 um ( 0.62 row height)
Cell: I_1 (SAEDHVT14_INV_S_0P75)
  Input location: (20.128,25.2)
  Legal location: (20.498,25.2)
  Displacement:   0.370 um ( 0.62 row height)
Cell: repuesto_3_0 (SAEDRVT14_DCAP_PV1ECO_6)
  Input location: (25.612,24.9)
  Legal location: (25.604,24.6)
  Displacement:   0.300 um ( 0.50 row height)
Cell: u_mux/ctmi_466 (SAEDRVT14_AO221_0P5)
  Input location: (3.996,21)
  Legal location: (3.996,21)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_39 (SAEDRVT14_AN2B_MM_1)
  Input location: (5.624,19.8)
  Legal location: (5.624,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_38 (SAEDRVT14_AN2B_MM_1)
  Input location: (4.218,19.8)
  Legal location: (4.218,19.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: u_mux/ctmi_468 (SAEDRVT14_AO221_0P5)
  Input location: (7.252,18)
  Legal location: (7.252,18)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
************************************************************
* CTS STEP: Summary report
************************************************************
There are 11 flat clock tree nets, with 1 dont_touch flat nets
There are 23 non-sink instances (total area 10.88) on clock trees including 3 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 12 inverters (total area 4.08).
4 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:05.14u 00:00:00.00s 00:00:02.63e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 13 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Current design "technology_node" attribute is set to "s14"
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.legalize.exclude_unfixed_physical_only_cells : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : true
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cells saed14rvt:SAEDRVT14_ADDF_V1_0P5.frame and saed14rvt:SAEDRVT14_DELPROGS4_Y2_24.frame have different supply architectures. (LGL-048)
Total 0.0300 seconds to build cellmap data
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xe64a74d0): 289
INFO: creating 17(r) x 17(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (0xeee47dd0): 289
Total 0.0000 seconds to load 911 cell instances into cellmap
Moveable cells: 234; Application fixed cells: 11; Macro cells: 0; User fixed cells: 666
Average cell width 0.8747, cell height 0.6000, cell area 0.5248 for total 245 placed and application fixed cells
Information: Current block utilization is '0.19230', effective utilization is '0.24421'. (OPT-055)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func::setup_ss0p72v125c  WNS = invalid, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:21:53         ~     0.000   320.612     0.000     0.000       108        19         1     0.109      3113 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-04-28 07:11:07 / Session: 0.36 hr / Command: 0.01 hr / Memory: 3114 MB (FLW-8100)

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0        213.12           -         383              0.36      3113

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         0        213.12           -         383              0.36      3113
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937605874  -3.104670900933  9.863450811851  6.078151264085  2.744218141123  8.318116504907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  -0.963734241094  2.700169755881  3.840488364440  3.750216853169  7.663459742299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  -3.334436508244  5.867620043622  7.173822685364  9.669829799761  7.591488247087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  -1.274718689655  4.570767965063  5.624806108820  7.826867053678  4.759134318263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  -7.486041922107  9.584583771756  2.041755687119  3.921170667338  0.650489582345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  -4.607193365224  8.244484006567  3.504808005451  1.682726812888  7.173434618510
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'. (TIM-125)
Information: Design ALU_votegui has 475 nets, 13 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'ALU_votegui'. (NEX-022)
Information: Design Average RC for design ALU_votegui  (NEX-011)
Information: r = 2.192811 ohm/um, via_r = 0.637081 ohm/cut, c = 0.100154 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.437384 ohm/um, via_r = 0.662179 ohm/cut, c = 0.091588 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 473, routed nets = 13, across physical hierarchy nets = 0, parasitics cached nets = 473, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func::hold_ff0p88v125c
2: func::setup_ss0p72v125c

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: CLOCK_MAIN
8: vir_CLOCK_MAIN
9: gen_clk_div2
10: gen_clk_div4
11: gen_clk_div8
12: reg2out
13: in2reg
14: in2out

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    1   9        -          -      -   0.0000     0.0000      0
    1  10        -          -      -   0.0000     0.0000      0
    1  11        -          -      -   0.0000     0.0000      0
    1  12        -          -      -   0.0000     0.0000      0
    1  13        -          -      -   0.0000     0.0000      0
    1  14        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
    2   8   0.0000     0.0000      0        -          -      -
    2   9   0.0000     0.0000      0        -          -      -
    2  10   0.0000     0.0000      0        -          -      -
    2  11   0.0000     0.0000      0        -          -      -
    2  12   0.0000     0.0000      0        -          -      -
    2  13   0.0000     0.0000      0        -          -      -
    2  14   0.0000     0.0000      0        -          -      -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        -          -
    2   *   0.0000     0.0000   0.0000      0        -          -      -        0     0.0000        0          -
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0          -       213.12        383        108         19
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0          -       213.12        383

Clock-opt command complete                CPU:   231 s (  0.06 hr )  ELAPSE:  1315 s (  0.37 hr )  MEM-PEAK:  3113 MB
Clock-opt command statistics  CPU=77 sec (0.02 hr) ELAPSED=21 sec (0.01 hr) MEM-PEAK=3.040 GB


Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-04-28 07:11:09 / Session: 0.37 hr / Command: 0.01 hr / Memory: 3114 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from build_clock -to build_clock' (FLW-8001)
Information: Time: 2025-04-28 07:11:09 / Session: 0.37 hr / Command: 0.01 hr / Memory: 3114 MB (FLW-8100)
1
#save_block -as ${nombre_design}/clock_opt_build_clockInformation: 15 out of 20 LGL-050 messages were not printed due to limit 5  (MSG-3913)
# Ruteo de los arboles de clock
puts "\nINFO: Ejecutando \"clock_opt -from route_clock -to route_clock\"\n"

INFO: Ejecutando "clock_opt -from route_clock -to route_clock"

clock_opt -from route_clock -to route_clockInformation: Starting 'clock_opt -from route_clock -to route_clock' (FLW-8000)
Information: Time: 2025-04-28 07:12:25 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (1184 1200) (48840 48600)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-04-28 07:12:25 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-04-28 07:12:25 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Info:: Timing driven is turned off in route_group -all_clock_nets
Info:: Crosstalk driven is turned off in route_group -all_clock_nets
Information: The net parasitics of block ALU_votegui are cleared. (TIM-123)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   37  Alloctr   38  Proc 8777 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   44  Proc 8777 
Net statistics:
Total number of nets     = 475
Number of nets to route  = 13
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
12 nets are fully connected,
 of which 0 are detail routed and 12 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 5 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL            5 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   44  Proc 8777 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.22     on layer (2)    M2
Average gCell capacity  6.73     on layer (3)    M3
Average gCell capacity  4.47     on layer (4)    M4
Average gCell capacity  4.57     on layer (5)    M5
Average gCell capacity  4.44     on layer (6)    M6
Average gCell capacity  4.58     on layer (7)    M7
Average gCell capacity  4.12     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 8777 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   46  Proc 8777 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   46  Proc 8777 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  221  Alloctr  222  Proc 8777 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  222  Proc 8777 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     3 (0.02%)
Initial. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
Initial. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
Initial. Both Dirs: Overflow =   128 Max = 6 GRCs =    66 (0.48%)
Initial. H routing: Overflow =    84 Max = 6 (GRCs =  2) GRCs =    51 (0.74%)
Initial. V routing: Overflow =    44 Max = 5 (GRCs =  6) GRCs =    15 (0.22%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
Initial. M4         Overflow =    36 Max = 6 (GRCs =  2) GRCs =    11 (0.16%)
Initial. M5         Overflow =    40 Max = 5 (GRCs =  6) GRCs =    13 (0.19%)
Initial. M6         Overflow =    37 Max = 2 (GRCs = 12) GRCs =    34 (0.49%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 204.47
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.03
Initial. Layer M3 wire length = 0.51
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 98.49
Initial. Layer M6 wire length = 86.54
Initial. Layer M7 wire length = 8.30
Initial. Layer M8 wire length = 9.60
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 255
Initial. Via VIA12SQ_C count = 17
Initial. Via VIA23SQ_C count = 61
Initial. Via VIA34SQ_C count = 60
Initial. Via VIA45SQ count = 60
Initial. Via VIA56SQ count = 43
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 6
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:12:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  222  Proc 8777 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     3 (0.02%)
phase1. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
phase1. Both Dirs: Overflow =   128 Max = 6 GRCs =    66 (0.48%)
phase1. H routing: Overflow =    84 Max = 6 (GRCs =  2) GRCs =    51 (0.74%)
phase1. V routing: Overflow =    44 Max = 5 (GRCs =  6) GRCs =    15 (0.22%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     2 (0.03%)
phase1. M4         Overflow =    36 Max = 6 (GRCs =  2) GRCs =    11 (0.16%)
phase1. M5         Overflow =    40 Max = 5 (GRCs =  6) GRCs =    13 (0.19%)
phase1. M6         Overflow =    37 Max = 2 (GRCs = 12) GRCs =    34 (0.49%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 204.59
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.03
phase1. Layer M3 wire length = 0.51
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 98.51
phase1. Layer M6 wire length = 86.64
phase1. Layer M7 wire length = 8.30
phase1. Layer M8 wire length = 9.60
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 255
phase1. Via VIA12SQ_C count = 17
phase1. Via VIA23SQ_C count = 61
phase1. Via VIA34SQ_C count = 60
phase1. Via VIA45SQ count = 60
phase1. Via VIA56SQ count = 43
phase1. Via VIA67SQ_C count = 8
phase1. Via VIA78SQ_C count = 6
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 07:12:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  222  Proc 8777 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     3 (0.02%)
phase2. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
phase2. Both Dirs: Overflow =   112 Max = 6 GRCs =    61 (0.44%)
phase2. H routing: Overflow =    74 Max = 6 (GRCs =  2) GRCs =    48 (0.70%)
phase2. V routing: Overflow =    38 Max = 5 (GRCs =  5) GRCs =    13 (0.19%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.03%)
phase2. M4         Overflow =    30 Max = 6 (GRCs =  2) GRCs =    10 (0.15%)
phase2. M5         Overflow =    34 Max = 5 (GRCs =  5) GRCs =    11 (0.16%)
phase2. M6         Overflow =    34 Max = 2 (GRCs = 10) GRCs =    32 (0.46%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 208.07
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.03
phase2. Layer M3 wire length = 1.48
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 101.02
phase2. Layer M6 wire length = 86.64
phase2. Layer M7 wire length = 8.30
phase2. Layer M8 wire length = 9.60
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 259
phase2. Via VIA12SQ_C count = 17
phase2. Via VIA23SQ_C count = 61
phase2. Via VIA34SQ_C count = 60
phase2. Via VIA45SQ count = 60
phase2. Via VIA56SQ count = 47
phase2. Via VIA67SQ_C count = 8
phase2. Via VIA78SQ_C count = 6
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 07:12:26 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  221  Alloctr  222  Proc 8777 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     3 Max = 2 GRCs =     3 (0.02%)
phase3. H routing: Dmd-Cap  =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.03%)
phase3. Both Dirs: Overflow =   112 Max = 6 GRCs =    61 (0.44%)
phase3. H routing: Overflow =    74 Max = 6 (GRCs =  2) GRCs =    48 (0.70%)
phase3. V routing: Overflow =    38 Max = 5 (GRCs =  5) GRCs =    13 (0.19%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     4 Max = 2 (GRCs =  2) GRCs =     2 (0.03%)
phase3. M4         Overflow =    30 Max = 6 (GRCs =  2) GRCs =    10 (0.15%)
phase3. M5         Overflow =    34 Max = 5 (GRCs =  5) GRCs =    11 (0.16%)
phase3. M6         Overflow =    34 Max = 2 (GRCs = 10) GRCs =    32 (0.46%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =    10 Max = 2 (GRCs =  6) GRCs =     6 (0.09%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 208.07
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 1.03
phase3. Layer M3 wire length = 1.48
phase3. Layer M4 wire length = 0.00
phase3. Layer M5 wire length = 101.02
phase3. Layer M6 wire length = 86.64
phase3. Layer M7 wire length = 8.30
phase3. Layer M8 wire length = 9.60
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 259
phase3. Via VIA12SQ_C count = 17
phase3. Via VIA23SQ_C count = 61
phase3. Via VIA34SQ_C count = 60
phase3. Via VIA45SQ count = 60
phase3. Via VIA56SQ count = 47
phase3. Via VIA67SQ_C count = 8
phase3. Via VIA78SQ_C count = 6
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  180  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  222  Proc 8777 

Congestion utilization per direction:
Average vertical track utilization   =  0.63 %
Peak    vertical track utilization   = 114.29 %
Average horizontal track utilization =  0.54 %
Peak    horizontal track utilization = 110.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  219  Alloctr  221  Proc 8777 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   69  Alloctr   70  Proc 8777 

Start track assignment

Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 8 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   33  Alloctr   34  Proc 8777 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 0 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Number of wires with overlap after iteration 0 = 57 of 313


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   33  Alloctr   35  Proc 8777 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

Assign Vertical partitions, iteration 1 
Routed partition 1/42       
Routed partition 2/42       
Routed partition 3/42       
Routed partition 4/42       
Routed partition 5/42       
Routed partition 6/42       
Routed partition 7/42       
Routed partition 8/42       
Routed partition 9/42       
Routed partition 10/42      
Routed partition 11/42      
Routed partition 12/42      
Routed partition 13/42      
Routed partition 14/42      
Routed partition 15/42      
Routed partition 16/42      
Routed partition 17/42      
Routed partition 18/42      
Routed partition 19/42      
Routed partition 20/42      
Routed partition 21/42      
Routed partition 22/42      
Routed partition 23/42      
Routed partition 24/42      
Routed partition 25/42      
Routed partition 26/42      
Routed partition 27/42      
Routed partition 28/42      
Routed partition 29/42      
Routed partition 30/42      
Routed partition 31/42      
Routed partition 32/42      
Routed partition 33/42      
Routed partition 34/42      
Routed partition 35/42      
Routed partition 36/42      
Routed partition 37/42      
Routed partition 38/42      
Routed partition 39/42      
Routed partition 40/42      
Routed partition 41/42      
Routed partition 42/42      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   33  Alloctr   35  Proc 8777 

Number of wires with overlap after iteration 1 = 21 of 241


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 17           VIA12SQ_C: 17
Number of M3 wires: 51           VIA23SQ_C: 62
Number of M4 wires: 61           VIA34SQ_C: 63
Number of M5 wires: 63           VIA45SQ: 60
Number of M6 wires: 39           VIA56SQ: 48
Number of M7 wires: 7            VIA67SQ_C: 8
Number of M8 wires: 3            VIA78SQ_C: 6
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 241               vias: 264

Total M1 wire length: 0.0
Total M2 wire length: 1.7
Total M3 wire length: 4.7
Total M4 wire length: 4.4
Total M5 wire length: 99.4
Total M6 wire length: 86.9
Total M7 wire length: 7.8
Total M8 wire length: 9.6
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 214.4

Longest M1 wire length: 0.0
Longest M2 wire length: 0.7
Longest M3 wire length: 0.5
Longest M4 wire length: 0.2
Longest M5 wire length: 24.1
Longest M6 wire length: 16.1
Longest M7 wire length: 4.8
Longest M8 wire length: 4.2
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   33  Alloctr   34  Proc 8777 
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :        10                  
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   44  Alloctr   46  Proc 8777 
Total number of nets = 475, of which 0 are not extracted
Total number of open nets = 462, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Region based early termination has 81 candidate regions.

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  34/81 Partitions, Violations =  1
Routed  35/81 Partitions, Violations =  1
Routed  36/81 Partitions, Violations =  1
Routed  37/81 Partitions, Violations =  2
Routed  38/81 Partitions, Violations =  2
Routed  39/81 Partitions, Violations =  2
Routed  40/81 Partitions, Violations =  2
Routed  41/81 Partitions, Violations =  2
Routed  42/81 Partitions, Violations =  9
Routed  43/81 Partitions, Violations =  9
Routed  44/81 Partitions, Violations =  9
Routed  45/81 Partitions, Violations =  9
Routed  46/81 Partitions, Violations =  9
Routed  47/81 Partitions, Violations =  9
Routed  48/81 Partitions, Violations =  9
Routed  49/81 Partitions, Violations =  9
Routed  50/81 Partitions, Violations =  9
Routed  51/81 Partitions, Violations =  9
Routed  52/81 Partitions, Violations =  9
Routed  53/81 Partitions, Violations =  9
Routed  54/81 Partitions, Violations =  9
Routed  55/81 Partitions, Violations =  9
Routed  56/81 Partitions, Violations =  9
Routed  57/81 Partitions, Violations =  9
Routed  58/81 Partitions, Violations =  9
Routed  59/81 Partitions, Violations =  9
Routed  60/81 Partitions, Violations =  9
Routed  61/81 Partitions, Violations =  9
Routed  62/81 Partitions, Violations =  9
Routed  63/81 Partitions, Violations =  9
Routed  64/81 Partitions, Violations =  9
Routed  65/81 Partitions, Violations =  9
Routed  66/81 Partitions, Violations =  9
Routed  67/81 Partitions, Violations =  9
Routed  68/81 Partitions, Violations =  9
Routed  69/81 Partitions, Violations =  9
Routed  70/81 Partitions, Violations =  9
Routed  71/81 Partitions, Violations =  9
Routed  72/81 Partitions, Violations =  9
Routed  73/81 Partitions, Violations =  9
Routed  74/81 Partitions, Violations =  9
Routed  75/81 Partitions, Violations =  9
Routed  76/81 Partitions, Violations =  9
Routed  77/81 Partitions, Violations =  9
Routed  78/81 Partitions, Violations =  9
Routed  79/81 Partitions, Violations =  9
Routed  80/81 Partitions, Violations =  9
Routed  81/81 Partitions, Violations =  9

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Less than NDR width : 7
        Same net via-cut spacing : 1

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 0] Total (MB): Used  103  Alloctr  105  Proc 8777 

End DR iteration 0 with 81 parts

Start DR iteration 1: non-uniform partition
Routed  1/3 Partitions, Violations =    9
Routed  2/3 Partitions, Violations =    9
Routed  3/3 Partitions, Violations =    1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Same net via-cut spacing : 1

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 1] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 1] Total (MB): Used  103  Alloctr  105  Proc 8777 

End DR iteration 1 with 3 parts

Start DR iteration 2: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 2] Stage (MB): Used   70  Alloctr   70  Proc    0 
[Iter 2] Total (MB): Used  103  Alloctr  105  Proc 8777 

End DR iteration 2 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used   70  Alloctr   70  Proc    0 
[DRC CHECK] Total (MB): Used  103  Alloctr  105  Proc 8777 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   33  Alloctr   34  Proc 8777 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   33  Alloctr   34  Proc 8777 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    217 micron
Total Number of Contacts =             243
Total Number of Wires =                228
Total Number of PtConns =              53
Total Number of Routed Wires =       228
Total Routed Wire Length =           213 micron
Total Number of Routed Contacts =       243
        Layer             M1 :          0 micron
        Layer             M2 :          4 micron
        Layer             M3 :          2 micron
        Layer             M4 :          9 micron
        Layer             M5 :        100 micron
        Layer             M6 :         87 micron
        Layer             M7 :          8 micron
        Layer             M8 :          7 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA78SQ_C(rot) :          6
        Via        VIA67SQ_C :          6
        Via          VIA56SQ :         42
        Via          VIA45SQ :         23
        Via     VIA45SQ(rot) :         33
        Via   VIA34SQ_C(rot) :         55
        Via     VIA34SQ(rot) :          1
        Via        VIA23SQ_C :         60
        Via   VIA12SQ_C(rot) :         17

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 243 vias)
 
    Layer VIA1       =  0.00% (0      / 17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17      vias)
    Layer VIA2       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
    Layer VIA3       =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer VIA4       =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer VIA5       =  0.00% (0      / 42      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (42      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA7       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 
  Total double via conversion rate    =  0.00% (0 / 243 vias)
 
    Layer VIA1       =  0.00% (0      / 17      vias)
    Layer VIA2       =  0.00% (0      / 60      vias)
    Layer VIA3       =  0.00% (0      / 56      vias)
    Layer VIA4       =  0.00% (0      / 56      vias)
    Layer VIA5       =  0.00% (0      / 42      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
    Layer VIA7       =  0.00% (0      / 6       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 243 vias)
 
    Layer VIA1       =  0.00% (0      / 17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (17      vias)
    Layer VIA2       =  0.00% (0      / 60      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (60      vias)
    Layer VIA3       =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer VIA4       =  0.00% (0      / 56      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (56      vias)
    Layer VIA5       =  0.00% (0      / 42      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (42      vias)
    Layer VIA6       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
    Layer VIA7       =  0.00% (0      / 6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6       vias)
 

Total number of nets = 475
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-04-28 07:12:28 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)


Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-04-28 07:12:28 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt -from route_clock -to route_clock' (FLW-8001)
Information: Time: 2025-04-28 07:12:28 / Session: 0.39 hr / Command: 0.00 hr / Memory: 3114 MB (FLW-8100)
1
# Insercion de vias redundantes y blindaje para las redes de clock
####################################################################################################
# Insercion de vias redundantes
if {$habilitar_insercion_vias_redundantes} {
    add_redundant_vias
}Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :        10                  
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   44  Alloctr   46  Proc 8777 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

     VIA12LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r) VIA12SQ_1x2(r) VIA12LG_C_1x2   
                   VIA12BAR1_C_1x2    VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12BAR2_C_1x2   
                   VIA12SQ_C_2x1(r) VIA12BAR2_C_2x1(r) VIA12BAR1_C_2x1    VIA12SQ_2x1(r)
                   VIA12BAR1_C_2x1(r) VIA12LG_C_2x1(r) VIA12SQ_C_2x1    VIA12SQ_2x1   
                   VIA12BAR2_C_2x1   

   VIA23SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_C_2x1    VIA23BAR2_C_2x1    VIA23SQ_2x1    VIA23BAR1_C_2x1   
                   VIA23LG_C_2x1    VIA23LG_C_2x1(r) VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r)
                   VIA23SQ_C_1x2    VIA23BAR2_C_1x2    VIA23SQ_1x2    VIA23SQ_2x1(r)
                   VIA23BAR2_C_2x1(r) VIA23BAR1_C_1x2(r) VIA23BAR1_C_1x2    VIA23LG_C_1x2   
                   VIA23LG_C_1x2(r) VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23BAR2_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 0 out of 1306 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Technology Processing] Total (MB): Used   48  Alloctr   49  Proc 8777 

Begin Redundant via insertion ...

Routed  2/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    2
Routed  9/9 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    213 micron
Total Number of Contacts =             243
Total Number of Wires =                242
Total Number of PtConns =              58
Total Number of Routed Wires =       242
Total Routed Wire Length =           208 micron
Total Number of Routed Contacts =       243
        Layer                   M1 :          0 micron
        Layer                   M2 :          3 micron
        Layer                   M3 :          2 micron
        Layer                   M4 :          7 micron
        Layer                   M5 :         99 micron
        Layer                   M6 :         86 micron
        Layer                   M7 :          8 micron
        Layer                   M8 :          7 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          6
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          1
        Via          VIA67SQ_C_2x1 :          4
        Via                VIA56SQ :          3
        Via            VIA56SQ_1x2 :          6
        Via            VIA56SQ_2x1 :         33
        Via                VIA45SQ :          1
        Via            VIA45SQ_1x2 :         16
        Via            VIA45SQ_2x1 :         30
        Via       VIA45SQ(rot)_1x2 :          7
        Via       VIA45SQ(rot)_2x1 :          2
        Via           VIA34SQ(rot) :          1
        Via     VIA34SQ_C(rot)_1x2 :         45
        Via     VIA34SQ_C(rot)_2x1 :          9
        Via            VIA34SQ_1x2 :          1
        Via              VIA23SQ_C :          1
        Via          VIA23SQ_C_1x2 :          8
        Via          VIA23SQ_C_2x1 :          5
        Via     VIA23SQ_C(rot)_1x2 :          3
        Via        VIA23BAR1_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :         35
        Via   VIA23BAR2_C(rot)_2x1 :          1
        Via          VIA23LG_C_1x2 :          1
        Via     VIA23LG_C(rot)_1x2 :          1
        Via            VIA23SQ_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :          2
        Via         VIA12SQ_C(rot) :         16
        Via            VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   73  Alloctr   73  Proc    0 
[RedundantVia] Total (MB): Used  106  Alloctr  108  Proc 8777 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Dr init] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Dr init] Total (MB): Used  106  Alloctr  108  Proc 8777 
Total number of nets = 475, of which 0 are not extracted
Total number of open nets = 462, of which 0 are frozen
Information: Using 8 threads for routing. (ZRT-444)
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:00 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   62  Alloctr   62  Proc    0 
[DR] Total (MB): Used   95  Alloctr   96  Proc 8777 

Redundant via insertion finished with 462 open nets, of which 0 are frozen

Redundant via insertion finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    213 micron
Total Number of Contacts =             243
Total Number of Wires =                242
Total Number of PtConns =              58
Total Number of Routed Wires =       242
Total Routed Wire Length =           208 micron
Total Number of Routed Contacts =       243
        Layer                   M1 :          0 micron
        Layer                   M2 :          3 micron
        Layer                   M3 :          2 micron
        Layer                   M4 :          7 micron
        Layer                   M5 :         99 micron
        Layer                   M6 :         86 micron
        Layer                   M7 :          8 micron
        Layer                   M8 :          7 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          6
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          1
        Via          VIA67SQ_C_2x1 :          4
        Via                VIA56SQ :          3
        Via            VIA56SQ_1x2 :          6
        Via            VIA56SQ_2x1 :         33
        Via                VIA45SQ :          1
        Via            VIA45SQ_1x2 :         16
        Via            VIA45SQ_2x1 :         30
        Via       VIA45SQ(rot)_1x2 :          7
        Via       VIA45SQ(rot)_2x1 :          2
        Via           VIA34SQ(rot) :          1
        Via     VIA34SQ_C(rot)_1x2 :         45
        Via     VIA34SQ_C(rot)_2x1 :          9
        Via            VIA34SQ_1x2 :          1
        Via              VIA23SQ_C :          1
        Via          VIA23SQ_C_1x2 :          8
        Via          VIA23SQ_C_2x1 :          5
        Via     VIA23SQ_C(rot)_1x2 :          3
        Via        VIA23BAR1_C_1x2 :          2
        Via        VIA23BAR2_C_2x1 :         35
        Via   VIA23BAR2_C(rot)_2x1 :          1
        Via          VIA23LG_C_1x2 :          1
        Via     VIA23LG_C(rot)_1x2 :          1
        Via            VIA23SQ_2x1 :          1
        Via       VIA23SQ(rot)_1x2 :          2
        Via         VIA12SQ_C(rot) :         16
        Via            VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

Total number of nets = 475
462 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
# Blindaje para las redes de clock
if {$habilitar_creacion_blindaje_clock} {
    create_shields 
}# Conexion de power y groundconnect_pg_net
****************************************
Report : Power/Ground Connection Summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:13:08 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 916/916
Ground net VSS                915/915
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
1
# Rehablitacion de escenarios de potencia si fueron deshabilitados por "set_qor_strategy -metric timing"
if {[info exists escenarios_leakage] && [llength $escenarios_leakage] > 0} {
   puts "\nINFO: Habilitando el analisis de potencia leakage para ${escenarios_leakage}\n"
   set_scenario_status -leakage_power true [get_scenarios $escenarios_leakage]
}
INFO: Habilitando el analisis de potencia leakage para func::hold_ff0p88v125c func::setup_ss0p72v125c

Information: The command 'set_scenario_status' cleared the undo history. (UNDO-016)
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/max_transition/max_capacitance analysis.
1
if {[info exists escenarios_dinamica] && [llength $escenarios_dinamica] > 0} {
   puts "\nINFO: Habilitando el analisis de potencia dinamica para ${escenarios_dinamica}\n"
   set_scenario_status -dynamic_power true [get_scenarios $escenarios_dinamica]
}

INFO: Habilitando el analisis de potencia dinamica para func::setup_ss0p72v125c

Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
1
# Corre check_routes para guardar DRCs de ruteo actualizadas al bloque
redirect -tee -file ${dir_reportes}/${etapa_actual}/${dir_estado}/chequeo_ruteos.rpt {check_routes -open_net false}Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.56 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.detail.*'
detail.eco_max_number_of_iterations                     :        10                  
detail.insert_redundant_vias_layer_order_low_to_high    :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 8 threads for routing. (ZRT-444)
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used  103  Alloctr  104  Proc 8777 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    213 micron
Total Number of Contacts =             243
Total Number of Wires =                238
Total Number of PtConns =              63
Total Number of Routed Wires =       238
Total Routed Wire Length =           207 micron
Total Number of Routed Contacts =       243
        Layer                   M1 :          0 micron
        Layer                   M2 :          3 micron
        Layer                   M3 :          2 micron
        Layer                   M4 :          7 micron
        Layer                   M5 :         99 micron
        Layer                   M6 :         86 micron
        Layer                   M7 :          8 micron
        Layer                   M8 :          7 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          6
        Via              VIA67SQ_C :          1
        Via          VIA67SQ_C_1x2 :          1
        Via          VIA67SQ_C_2x1 :          4
        Via                VIA56SQ :          3
        Via            VIA56SQ_1x2 :          6
        Via            VIA56SQ_2x1 :         33
        Via                VIA45SQ :          1
        Via       VIA45SQ(rot)_1x2 :          7
        Via       VIA45SQ(rot)_2x1 :          2
        Via            VIA45SQ_1x2 :         16
        Via            VIA45SQ_2x1 :         30
        Via           VIA34SQ(rot) :          1
        Via     VIA34SQ_C(rot)_1x2 :         45
        Via     VIA34SQ_C(rot)_2x1 :          9
        Via            VIA34SQ_1x2 :          1
        Via              VIA23SQ_C :          1
        Via     VIA23SQ_C(rot)_1x2 :          3
        Via          VIA23SQ_C_1x2 :          8
        Via          VIA23SQ_C_2x1 :          5
        Via        VIA23BAR1_C_1x2 :          2
        Via   VIA23BAR2_C(rot)_2x1 :          1
        Via        VIA23BAR2_C_2x1 :         35
        Via     VIA23LG_C(rot)_1x2 :          1
        Via          VIA23LG_C_1x2 :          1
        Via       VIA23SQ(rot)_1x2 :          2
        Via            VIA23SQ_2x1 :          1
        Via         VIA12SQ_C(rot) :         16
        Via            VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
 
  The optimized via conversion rate based on total routed via count = 90.53% (220 / 243 vias)
 
    Layer VIA1       =  5.88% (1      / 17      vias)
        Weight 1     =  5.88% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 94.12% (16      vias)
    Layer VIA2       = 98.33% (59     / 60      vias)
        Weight 1     = 98.33% (59      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.67% (1       vias)
    Layer VIA3       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA4       = 98.21% (55     / 56      vias)
        Weight 1     = 98.21% (55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  1.79% (1       vias)
    Layer VIA5       = 92.86% (39     / 42      vias)
        Weight 1     = 92.86% (39      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  7.14% (3       vias)
    Layer VIA6       = 83.33% (5      / 6       vias)
        Weight 1     = 83.33% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 16.67% (1       vias)
    Layer VIA7       = 100.00% (6      / 6       vias)
        Weight 1     = 100.00% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 


Verify Summary:

Total number of open nets = not checked
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


# Guarda el bloque
save_blockInformation: Saving block 'ALU_votegui_init_design:ALU_votegui/clock_opt_cts.design'
1
# Reportes de QoRset reportar_etapa cts
cts
set reportar_escenarios_activos $escenarios_activos_clock_opt_cts
func::setup_ss0p72v125c func::hold_ff0p88v125c
source "report_qor.tcl"

INFO: Etapa a reportar cts

Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is configured for hold/leakage_power/max_transition/min_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is configured for setup/leakage_power/dynamic_power/max_transition/max_capacitance, but is inactive.
Scenario func::setup_ss0p72v125c (mode func corner setup_ss0p72v125c) is active for setup/leakage_power/dynamic_power/max_transition/max_capacitance analysis.
Scenario func::hold_ff0p88v125c (mode func corner hold_ff0p88v125c) is active for hold/leakage_power/max_transition/min_capacitance analysis.

INFO: Reportando timing y QoR ...

****************************************
Report : qor
        -summary
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:37 2025
****************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
func::setup_ss0p72v125c (Setup)             --          0.000              0
Design             (Setup)               --          0.000              0

func::hold_ff0p88v125c (Hold)             --          0.000              0
Design             (Hold)                --          0.000              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           213.120
Cell Area (netlist and physical only):         320.612
Nets with DRC Violations:        0
1
Information: Timer using 'CRPR'. (TIM-050)
****************************************
Report : global timing
        -format { narrow }
        -report_by design
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:37 2025
****************************************

No setup violations found.


No hold violations found.


1

INFO: Analizando violaciones del diseno ...


INFO: Reportando informacion de las redes de clock y QoR ...

 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Warning: The scenario func::hold_ff0p88v125c has max capacitance DRC fixing disabled using the set_scenario_status command.  High DRC count may be expected.
****************************************
Report : clock qor
        -type summary
        -nosplit
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:37 2025
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

=======================================================
==== Summary Reporting for Corner hold_ff0p88v125c ====
=======================================================

====================================================== Summary Table for Corner hold_ff0p88v125c =======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::hold_ff0p88v125c
CLOCK_MAIN                              M,D        33     11        9     2.886     8.747     0.104     0.067         0         0   213.142
 gen_clk_div2                             G        33      9        9     2.886     6.793     0.084     0.046         0         0   175.701
  gen_clk_div4                            G        33      8        8     2.486     5.106     0.067     0.024         0         0   163.120
   gen_clk_div8                           G        33      7        7     2.087     3.419     0.049     0.004         0         0   156.677
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.886     8.747     0.104     0.067         0         0   213.142


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
========================================================
==== Summary Reporting for Corner setup_ss0p72v125c ====
========================================================

====================================================== Summary Table for Corner setup_ss0p72v125c ======================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func::setup_ss0p72v125c
CLOCK_MAIN                              M,D        33     11        9     2.886     8.747     0.169     0.103         0         0   213.142
 gen_clk_div2                             G        33      9        9     2.886     6.793     0.140     0.071         0         0   175.701
  gen_clk_div4                            G        33      8        8     2.486     5.106     0.115     0.037         0         0   163.120
   gen_clk_div8                           G        33      7        7     2.087     3.419     0.088     0.006         0         0   156.677
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                         33     11        9     2.886     8.747     0.169     0.103         0         0   213.142


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
Dispatching command : 'report_clock_qor -type latency -show_paths -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt
Dispatching command : 'report_clock_qor -type area -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt
Dispatching command : 'report_clock_qor -type structure -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt
Dispatching command : 'report_clock_qor -type drc_violators -all -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt
Dispatching command : 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt
Dispatching command : 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt
Dispatching command : 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_clock_qor -type latency -show_paths -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_clocks.rpt'

Completed 'report_clock_qor -type area -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/area_celdas_clock.rpt'

Completed 'report_clock_qor -type structure -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/estructura_clocks.rpt'

Completed 'report_clock_qor -type drc_violators -all -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/drc_clocks.rpt'

Completed 'report_clock_timing -type summary -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/resumen_timing_clocks.rpt'

Completed 'report_clock_timing -type skew -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/skew_clocks.rpt'

Completed 'report_clock_timing -type latency -clock_synthesis_view -scenarios [get_scenarios -filter active] -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_clocks}/latencia_timing_clocks.rpt'


INFO: Ejecutando report_power ...


INFO: Ejecutando report_power ...

****************************************
Report : power
        -significant_digits 3
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:47 2025
****************************************
Information: Activity for scenario func::hold_ff0p88v125c was cached, no propagation required. (POW-005)
Information: Activity for scenario func::setup_ss0p72v125c was cached, no propagation required. (POW-005)
Mode: func
Corner: hold_ff0p88v125c
Scenario: func::hold_ff0p88v125c
Voltage: 0.880
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = N/A ( N/A )
  Net Switching Power    = N/A ( N/A )
Total Dynamic Power      = N/A (  0.0%)

Cell Leakage Power       = 3.175e-02 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
memory                         N/A                    N/A              0.000e+00              0.000e+00    (  0.0%)         
black_box                      N/A                    N/A              1.170e-06              1.170e-06    (  0.0%)         
clock_network                  N/A                    N/A              1.894e-02              1.894e-02    ( 59.7%)        i
register                       N/A                    N/A              1.626e-03              1.626e-03    (  5.1%)         
sequential                     N/A                    N/A              1.309e-04              1.309e-04    (  0.4%)         
combinational                  N/A                    N/A              1.105e-02              1.105e-02    ( 34.8%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                          N/A                    N/A              3.175e-02 mW           3.175e-02 mW
Mode: func
Corner: setup_ss0p72v125c
Scenario: func::setup_ss0p72v125c
Voltage: 0.720
Temperature: 125.000

Voltage Unit         : 1V
Capacitance Unit     : 1pF
Time Unit            : 1ns
Temperature Unit     : 1C
Dynamic Power Unit   : 1mW
Leakage Power Unit   : 1mW

Switched supply net power scaling:
scaling for leakage power

Supply nets:
VDD (power) probability 1.000 (default)
VSS (ground) probability 1.000 (default)

  Cell Internal Power    = 3.361e-03 mW ( 45.2%)
  Net Switching Power    = 4.071e-03 mW ( 54.8%)
Total Dynamic Power      = 7.433e-03 mW (100.0%)

Cell Leakage Power       = 2.944e-03 mW


  Attributes
  ----------
      u  -  User defined power group
      i  -  Includes clock pin internal power

Power Group         Internal Power        Switching Power          Leakage Power            Total Power    (   %  )    Attrs
-----------------------------------------------------------------------------------------------------------------------------
io_pad                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
memory                   0.000e+00              0.000e+00              0.000e+00              0.000e+00    (  0.0%)         
black_box                0.000e+00              0.000e+00              1.144e-07              1.144e-07    (  0.0%)         
clock_network            1.704e-03              1.303e-03              1.532e-03              4.539e-03    ( 43.7%)        i
register                 3.167e-04              1.183e-04              7.742e-05              5.124e-04    (  4.9%)         
sequential               0.000e+00              0.000e+00              1.879e-05              1.879e-05    (  0.2%)         
combinational            1.341e-03              2.650e-03              1.316e-03              5.307e-03    ( 51.1%)         
-----------------------------------------------------------------------------------------------------------------------------
Total                    3.361e-03 mW           4.071e-03 mW           2.944e-03 mW           1.038e-02 mW
1

INFO: Ejecutando timing constraints ...

Dispatching command : 'report_modes -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt
Dispatching command : 'report_pvt -nosplit' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt
Dispatching command : 'report_corners [all_corners]' > ${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt
Waiting for all dispatched commands to complete ...
Done.

All command runs are done. Below is the status.

Completed 'report_modes -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/modos.rpt'

Completed 'report_pvt -nosplit' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/pvt.rpt'

Completed 'report_corners [all_corners]' successfully.
Output is in log '${dir_reportes}/${etapa_actual}/${dir_escenarios}/corners.rpt'


INFO: Reportando informacion del diseno ...

****************************************
Report : report_utilization
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:50 2025
****************************************
Utilization Ratio:                      0.1923
Utilization options:
 - Area calculation based on:           site_row of block ALU_votegui/clock_opt_cts
 - Categories of objects excluded:      hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:                             2258.8944
Total Capacity Area:                    2251.9680
Total Area of cells:                    432.9444
Area of excluded objects:
 - hard_macros         :                0.0000
 - macro_keepouts      :                0.0000
 - soft_macros         :                0.0000
 - io_cells            :                2.6640
 - hard_blockages      :                0.0000
Total Area of excluded objects:         2.6640
Ratio of excluded objects:              0.0012

Utilization of site-rows with:
 - Site 'unit':                         0.1923

0.1923

INFO: Chequeando problemas del diseno ...


INFO: Reportando unidades ...


INFO: Reportando configuraciones que no estan por defecto ...


INFO: Reportando informacion de redes ideales ...


Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Generating Timing information  
Design  Scenario func::setup_ss0p72v125c (Mode func Corner setup_ss0p72v125c)
Generating Timing information  ... Done
[End of Generating Timing Information] Elapsed real time: 0:00:00 
[End of Generating Timing Information] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 9272 
Info: route.global.delay_based_route_rejection is 16.
Printing options for 'route.common.*'
common.via_array_mode                                   :        swap                

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        true                

Begin global routing.
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M8
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
rule ndr_leaf equivalent to default rule
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 pitch 0.074 may be too small: wire/via-down 0.074, wire/via-up 0.098. (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.060 may be too small: wire/via-down 0.098, wire/via-up 0.060. (ZRT-026)
Via on layer (VIA3) needs more than one tracks
Warning: Layer M3 pitch 0.074 may be too small: wire/via-down 0.060, wire/via-up 0.080. (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 4.000 may be too small: wire/via-down 4.500, wire/via-up 4.000. (ZRT-026)
Transition layer name: M3(2)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 1.04 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   33  Alloctr   33  Proc   16 
[End of Read DB] Total (MB): Used   40  Alloctr   42  Proc 9288 
Info: route.global.delay_based_route_rejection is 16.
Loading timing information to the router from design
Timing information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,50.02um,49.80um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.12um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   42  Alloctr   44  Proc 9288 
Net statistics:
Total number of nets     = 475
Number of nets to route  = 462
Number of nets with min-layer-mode soft = 13
Number of nets with min-layer-mode soft-cost-medium = 13
13 nets are fully connected,
 of which 13 are detail routed and 0 are global routed.
12 nets have non-default rule ndr_2w2s
         12 non-user-specified nets, 12 non-user-specified clock nets, 0 user-specified nets
Net length statistics: 
Net Count(Ignore Fully Rted) 462, Total Half Perimeter Wire Length (HPWL) 4400 microns
HPWL   0 ~   50 microns: Net Count      455     Total HPWL         3912 microns
HPWL  50 ~  100 microns: Net Count        7     Total HPWL          488 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   43  Alloctr   44  Proc 9288 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Average gCell capacity  0.72     on layer (1)    M1
Average gCell capacity  9.21     on layer (2)    M2
Average gCell capacity  6.71     on layer (3)    M3
Average gCell capacity  4.45     on layer (4)    M4
Average gCell capacity  4.53     on layer (5)    M5
Average gCell capacity  4.39     on layer (6)    M6
Average gCell capacity  4.57     on layer (7)    M7
Average gCell capacity  4.11     on layer (8)    M8
Average gCell capacity  3.39     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 8.16  on layer (1)    M1
Average number of tracks per gCell 10.01         on layer (2)    M2
Average number of tracks per gCell 8.16  on layer (3)    M3
Average number of tracks per gCell 5.01  on layer (4)    M4
Average number of tracks per gCell 5.04  on layer (5)    M5
Average number of tracks per gCell 5.01  on layer (6)    M6
Average number of tracks per gCell 5.04  on layer (7)    M7
Average number of tracks per gCell 5.01  on layer (8)    M8
Average number of tracks per gCell 5.04  on layer (9)    M9
Average number of tracks per gCell 0.17  on layer (10)   MRDL
Number of gCells = 68890
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Congestion Map] Total (MB): Used   45  Alloctr   46  Proc 9288 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   45  Alloctr   47  Proc 9288 
Number of user frozen nets = 0
Timing criticality report: total 110 (23.16)% critical nets.
   Number of criticality 1 nets = 110 (23.16)%
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Data] Total (MB): Used   45  Alloctr   47  Proc 9288 
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  221  Alloctr  223  Proc 9288 
Information: Using 8 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  221  Alloctr  223  Proc 9288 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    11 Max = 2 GRCs =    12 (0.09%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs =  7) GRCs =     7 (0.10%)
Initial. V routing: Overflow =     5 Max = 2 (GRCs =  3) GRCs =     5 (0.07%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     1 Max = 1 (GRCs =  2) GRCs =     2 (0.03%)
Initial. M3         Overflow =     5 Max = 2 (GRCs =  3) GRCs =     5 (0.07%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.07%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.6 9.99 1.64 1.71 0.23 0.58 0.12 0.01 0.00 0.00 0.03 0.00 0.00 0.01
M3       76.8 9.77 5.59 3.60 0.17 2.26 0.65 0.84 0.07 0.00 0.15 0.00 0.06 0.00
M4       69.8 18.4 5.31 6.04 0.00 0.20 0.06 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M5       84.2 12.0 0.51 3.02 0.00 0.07 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.9 6.01 1.67 2.03 0.00 0.01 0.15 0.00 0.00 0.00 0.09 0.00 0.00 0.07
M7       99.1 0.84 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.5 5.73 1.47 1.64 0.04 0.32 0.10 0.09 0.01 0.00 0.03 0.00 0.01 0.01


Initial. Total Wire Length = 4078.89
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 641.88
Initial. Layer M3 wire length = 1289.00
Initial. Layer M4 wire length = 1132.30
Initial. Layer M5 wire length = 586.88
Initial. Layer M6 wire length = 399.71
Initial. Layer M7 wire length = 29.13
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2507
Initial. Via VIA12SQ_C count = 772
Initial. Via VIA23SQ_C count = 1188
Initial. Via VIA34SQ_C count = 235
Initial. Via VIA45SQ count = 182
Initial. Via VIA56SQ count = 122
Initial. Via VIA67SQ_C count = 8
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Mon Apr 28 07:15:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  221  Alloctr  223  Proc 9288 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     5 Max = 2 GRCs =     5 (0.04%)
phase1. H routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.06%)
phase1. V routing: Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =     1 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.5 10.0 1.64 1.77 0.23 0.60 0.13 0.01 0.00 0.00 0.01 0.00 0.00 0.01
M3       76.6 9.99 5.73 3.45 0.15 2.22 0.75 0.89 0.07 0.00 0.10 0.00 0.01 0.00
M4       69.6 18.6 5.36 6.02 0.00 0.19 0.07 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M5       84.1 12.2 0.49 2.92 0.00 0.12 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.1 5.92 1.64 2.00 0.00 0.01 0.15 0.00 0.00 0.00 0.12 0.00 0.00 0.04
M7       99.1 0.84 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.5 5.78 1.49 1.62 0.04 0.32 0.12 0.09 0.01 0.00 0.03 0.00 0.00 0.01


phase1. Total Wire Length = 4082.49
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 648.27
phase1. Layer M3 wire length = 1288.02
phase1. Layer M4 wire length = 1138.96
phase1. Layer M5 wire length = 585.79
phase1. Layer M6 wire length = 392.33
phase1. Layer M7 wire length = 29.13
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2517
phase1. Via VIA12SQ_C count = 772
phase1. Via VIA23SQ_C count = 1190
phase1. Via VIA34SQ_C count = 237
phase1. Via VIA45SQ count = 186
phase1. Via VIA56SQ count = 124
phase1. Via VIA67SQ_C count = 8
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Mon Apr 28 07:15:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  221  Alloctr  223  Proc 9288 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.02%)
phase2. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.4 10.2 1.79 1.84 0.17 0.42 0.01 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M3       76.6 9.97 5.75 3.45 0.15 2.25 0.75 0.86 0.07 0.00 0.12 0.00 0.00 0.00
M4       69.6 18.7 5.41 5.94 0.00 0.16 0.07 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M5       84.1 12.2 0.49 2.90 0.00 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.1 5.89 1.64 1.99 0.00 0.01 0.15 0.00 0.00 0.00 0.12 0.00 0.00 0.04
M7       99.1 0.84 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.4 5.81 1.51 1.61 0.03 0.30 0.11 0.09 0.01 0.00 0.03 0.00 0.00 0.00


phase2. Total Wire Length = 4082.67
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 652.99
phase2. Layer M3 wire length = 1288.02
phase2. Layer M4 wire length = 1136.14
phase2. Layer M5 wire length = 585.97
phase2. Layer M6 wire length = 390.43
phase2. Layer M7 wire length = 29.13
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2521
phase2. Via VIA12SQ_C count = 772
phase2. Via VIA23SQ_C count = 1192
phase2. Via VIA34SQ_C count = 237
phase2. Via VIA45SQ count = 188
phase2. Via VIA56SQ count = 124
phase2. Via VIA67SQ_C count = 8
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Mon Apr 28 07:15:51 2025
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 83 gCells x 83 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  221  Alloctr  223  Proc 9288 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     3 Max = 1 GRCs =     3 (0.02%)
phase3. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.04%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       85.4 10.2 1.79 1.84 0.17 0.42 0.01 0.00 0.00 0.00 0.06 0.00 0.00 0.00
M3       76.6 9.97 5.75 3.45 0.15 2.25 0.75 0.86 0.07 0.00 0.12 0.00 0.00 0.00
M4       69.6 18.7 5.41 5.94 0.00 0.16 0.07 0.00 0.00 0.00 0.03 0.00 0.00 0.00
M5       84.1 12.2 0.49 2.90 0.00 0.13 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.1 5.89 1.64 1.99 0.00 0.01 0.15 0.00 0.00 0.00 0.12 0.00 0.00 0.04
M7       99.1 0.84 0.00 0.00 0.00 0.06 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    90.4 5.81 1.51 1.61 0.03 0.30 0.11 0.09 0.01 0.00 0.03 0.00 0.00 0.00


phase3. Total Wire Length = 4082.67
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 652.99
phase3. Layer M3 wire length = 1288.02
phase3. Layer M4 wire length = 1136.14
phase3. Layer M5 wire length = 585.97
phase3. Layer M6 wire length = 390.43
phase3. Layer M7 wire length = 29.13
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 2521
phase3. Via VIA12SQ_C count = 772
phase3. Via VIA23SQ_C count = 1192
phase3. Via VIA34SQ_C count = 237
phase3. Via VIA45SQ count = 188
phase3. Via VIA56SQ count = 124
phase3. Via VIA67SQ_C count = 8
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  181  Alloctr  181  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  221  Alloctr  223  Proc 9288 

Congestion utilization per direction:
Average vertical track utilization   =  3.24 %
Peak    vertical track utilization   = 62.50 %
Average horizontal track utilization =  3.08 %
Peak    horizontal track utilization = 50.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  179  Alloctr  179  Proc    0 
[End of Global Routing] Total (MB): Used  220  Alloctr  221  Proc 9288 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -33  Alloctr  -33  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 9288 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -33  Alloctr  -33  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 9288 

****************************************
Report : congestion
Design : ALU_votegui
Version: U-2022.12
Date   : Mon Apr 28 07:15:51 2025
****************************************

Layer     |    overflow     |               # GRCs has
Name      |  total  |  max  | overflow (%)       | max overflow
---------------------------------------------------------------
M1        |       0 |     0 |       0  ( 0.000%) |       0
M2        |       0 |     0 |       0  ( 0.000%) |       0
M3        |       0 |     0 |       0  ( 0.000%) |       0
M4        |       0 |     0 |       0  ( 0.000%) |       0
M5        |       0 |     0 |       0  ( 0.000%) |       0
M6        |       3 |     1 |       3  ( 0.044%) |       3
M7        |       0 |     0 |       0  ( 0.000%) |       0
M8        |       0 |     0 |       0  ( 0.000%) |       0
M9        |       0 |     0 |       0  ( 0.000%) |       0
MRDL      |       0 |     0 |       0  ( 0.000%) |       0
---------------------------------------------------------------
Both Dirs |       3 |     1 |       3  ( 0.022%) |       3
H routing |       3 |     1 |       3  ( 0.044%) |       3
V routing |       0 |     0 |       0  ( 0.000%) |       0

1
Information: write_qor_data is capturing data for label clock_opt_cts to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_area'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_design'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_multibit'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_threshold_voltage_groups'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_utilization'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_qor'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_global_timing'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_constraints'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_clock_gating'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_power'  (RPT-190)
Information: Using scenario func::setup_ss0p72v125c for dynamic power in summary reports.  (RPT-134)
Information: Using scenario func::setup_ss0p72v125c for leakage power in summary reports.  (RPT-134)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_clock_qor'  (RPT-190)
Information: Clock or skew group used for the write_qor_data 'report_clock_qor' report is CLOCK_MAIN in scenario func::setup_ss0p72v125c.  (RPT-112)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_congestion'  (RPT-190)
Information: compare_qor_data has written the QORsum report.  View it using view_qor_data -location ./comparacion_qor/index.html  (RPT-200)
Information: 383 out of 393 POW-046 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.IRcFzC:3) (MSG-3913)
Information: 54 out of 64 SQM-1061 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.IRcFzC:3) (MSG-3913)
Information: 27 out of 32 SQM-1079 messages were not printed due to limit 5 (after 'source' at fc_shell-be-2.IRcFzC:3) (MSG-3913)
Information: 22 out of 32 SQM-2004 messages were not printed due to limit 10 (after 'source' at fc_shell-be-2.IRcFzC:3) (MSG-3913)
fc_shell> gui_start
Load ICV ICCII menu file: /home/tools/synopsys/icvalidator/U-2022.12/etc/tcl-u/Icc2Menu.tcl
 + VUE INFO: Found a usable port: 2446

fc_shell> 
# Finalizacion de la ejecucion
####################################################################################################
# Informacion de la ejecucion
set tiempo_final [clock seconds]
1745835411
set runtime [expr $tiempo_final - $tiempo_comienzo]
1211
set runtime [expr $runtime/60]
20
set memKB [get_mem]
3188652
set memGB [expr ($memKB * 1.0)/(1024*1024)]
3.04093551636
puts 
Error: wrong # args: should be "puts ?-nonewline? ?channelId? string"
        Use error_info for more info. (CMD-013)
Information: script '/tmp/fc_shell-be-2.ShuTef'
                stopped at line 11 due to error. (CMD-081)
Extended error info:
wrong # args: should be "puts ?-nonewline? ?channelId? string"
    while executing
"puts "
    (file "/tmp/fc_shell-be-2.ShuTef" line 11)
 -- End Extended Error Info
puts "INFO: Informacion de la ejecucion:"
INFO: Informacion de la ejecucion:
puts " - Comienzo: [clock format $tiempo_comienzo -format {%H:%M:%S - %d %b %Y}]"
 - Comienzo: 06:56:40 - 28 Apr 2025
puts " - Final: [clock format $tiempo_final -format {%H:%M:%S - %d %b %Y}]"
 - Final: 07:16:51 - 28 Apr 2025
puts " - Runtime: $runtime min"
 - Runtime: 20 min
puts " - Memoria usada: [format "%.3f" $memGB] GB"
 - Memoria usada: 3.041 GB
# Reportes de QoR
write_qor_data -report_list "performance host_machine report_app_options" -label $etapa_actual -output $dir_qor
Information: write_qor_data is capturing data for label clock_opt_cts to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'performance'  (RPT-190)
Information: script '/tmp/fc_shell-be-2.VVHNYU'
                stopped at line 11 due to EOF. (CMD-081)
# Reportes de QoR
write_qor_data -report_list "performance host_machine report_app_options" -label $etapa_actual -output $dir_qor
Information: write_qor_data is capturing data for label clock_opt_cts to the ./datos_qor directory.  (RPT-180)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'report_app_options'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'host_machine'  (RPT-190)
Information: Running write_qor_data for label 'clock_opt_cts' and report 'performance'  (RPT-190)
if {[file exists ${etapa_actual}.log]} {
    exec gzip ${etapa_actual}.log
    file rename -force ${etapa_actual}.log.gz $dir_logs
}
fc_shell> change_selection [get_nets *]
fc_shell> change_selection [get_nets * -filter net_type==clock]
fc_shell> change_selection [get_cells * -filter is_sequential==true]
fc_shell> gui_set_highlight_options -current_color red
fc_shell> quit!
Maximum memory usage for this session: 3113.92 MB
Maximum memory usage for this session including child processes: 3113.92 MB
CPU usage for this session:    348 seconds (  0.10 hours)
Elapsed time for this session:   2032 seconds (  0.56 hours)
Thank you for using Fusion Compiler.

