// Seed: 4048633471
module module_0 (
    output logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3,
    input id_4
    , id_5
);
  logic id_6;
  type_12(
      {1'd0 - id_1, id_4 != ""}, 1, ~id_0, id_2
  );
  logic id_7;
endmodule
