#pass itpp "expandata: xxtck, 4;";
#@set tap_incremental_mode on;
#pass itpp "label: Start_Boundary_Scan_test;";
#pass itpp "label: Test_mode_ALL0;";
#pass itpp "label: Test_Feature_CON;";

pass itpp "label: EXPANDATA_RATIO_4;";
pass itpp "expandata: xxjtag_tck, 4; ";
cycle 10;

focus_tap CLTAP;
label "Reset_and_Bscan_mode_enable";
set TAPCR->RST_AND_ISOLATION_EN = 'h1;
set TAPCR->BSCANMODEOVR = 'h1;
flush;

cycle 50;
#set BRANCH_SELECT->GROUP1 = 'h1;
#set BRANCH_SELECT->GROUP3 = 'h1;
#set BRANCH_SELECT->GROUP2 = 'h0;

focus_tap CLTAP;
label "Bypass_IOE_and_CPU_chain";
set BSCANBYPASS->MTL_S_DFX_PARGPCOM3_CPU_TDO_REPEATER = 'h1;
set BSCANBYPASS->MTL_S_DFX_PARGPCOM3_IOE_TDO_REPEATER = 'h1;
flush;

cycle 50;

focus_tap CLTAP;
label "preload_full_chain";
tap_raw_shift : 
ir_tdi = PRELOAD,
dr_tdi = 'b011011011010101011101101000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXX;
flush;

cycle 50;

label "full_chain_samplepre_all0";
tap_raw_shift : 
ir_tdi = SAMPLEPRE,
dr_tdi = 'b011000000000000000000000000011000000000000000000000000011000000000000000000000000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111110111110111010000111111111100111111111100100010001111111111001111111111001111111111001111111111001111111111001111111111001111111111001111111111001000100011111111110011111111110011111111110011111111110010001000111111111100111111111100000001000000000000100000001000100000000100000000000010000000000000010000000100010000000010000000000001000000000000100000001111111111001111111111001000100011111111110011111111110010000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111101100000000000000000000000111111111111111111111000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX;
flush;

cycle 50;

#Simulation forces
#pass itpp "rem: force_signal xxgpp_sa_0_dir_espi_io_0 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_1_dir_espi_io_1 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_2_dir_espi_io_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_3_dir_espi_io_3 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_4_dir_espi_cs0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_5_dir_espi_clk 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_6_dir_espi_rclk 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_7_dir_espi_reset_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_8_slp_s0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_9_dmi_perstb 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_10_caterr_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_11_thermtrip_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_12_cpu_c10_gate_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_13_ps_onb 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_14_ddsp_hpda_disp_misca_nf5 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_15_ddsp_hpd3_disp_misc3 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_16_ddsp_hpd4_disp_misc4 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_17_ddsp_hpd1_disp_misc1 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_18_ddsp_hpd2_disp_misc2 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_19 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_20 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5 0x0;";
#pass itpp "rem: force_signal xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5 0x0;";
##pass itpp "rem: force_signal xxrtcclkin 0x0;";
#pass itpp "rem: force_signal xxreset_sync_b 0x0;";
#pass itpp "rem: force_signal xxpch_pwrok 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_0 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_1 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_3 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_4 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_5 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_6 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_7 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_8 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_9 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_10 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_11 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_12 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_13 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_14 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_15 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_16 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_17 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_18 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_19 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_20 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_21 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_22 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_23 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_24 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_25 0x0;";
#pass itpp "rem: force_signal xxgpp_sc_26 0x0;";
##pass itpp "rem: force_signal xxrsmrst_soc_b 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il502_nil510_lp20 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il502_nil510_lp20 0x1;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il502_nil510_lp20_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il512_nil512_lp30 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il512_nil512_lp30 0x1;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il512_nil512_lp30_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il503_nil511_lp21 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il503_nil511_lp21 0x1;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il503_nil511_lp21_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il513_nil513_lp31 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il513_nil513_lp31 0x1;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il513_nil513_lp31_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504nc_nil5nc_lpnc_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504nc_nil5nc_lpnc_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504nc_nil5nc_lpnc_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504nc_nil5nc_lpnc_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il504_nil5nc_lpnc 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il504_nil5nc_lpnc 0x1;";
#pass itpp "rem: force_signal xxddrdq_il504_nil5nc_lpnc_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504_nil5nc_lpnc_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504_nil5nc_lpnc_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il504_nil5nc_lpnc_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514nc_nil5nc_lpnc_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514nc_nil5nc_lpnc_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514nc_nil5nc_lpnc_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514nc_nil5nc_lpnc_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il514_nil5nc_lpnc 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il514_nil5nc_lpnc 0x1;";
#pass itpp "rem: force_signal xxddrdq_il514_nil5nc_lpnc_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514_nil5nc_lpnc_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514_nil5nc_lpnc_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il514_nil5nc_lpnc_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524_nil5nc_lpnc_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524_nil5nc_lpnc_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524_nil5nc_lpnc_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524_nil5nc_lpnc_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il524_nil5nc_lpnc 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il524_nil5nc_lpnc 0x1;";
#pass itpp "rem: force_signal xxddrdq_il524nc_nil5nc_lpnc_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524nc_nil5nc_lpnc_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524nc_nil5nc_lpnc_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il524nc_nil5nc_lpnc_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534_nil5nc_lpnc_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534_nil5nc_lpnc_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534_nil5nc_lpnc_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534_nil5nc_lpnc_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il534_nil5nc_lpnc 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il534_nil5nc_lpnc 0x1;";
#pass itpp "rem: force_signal xxddrdq_il534nc_nil5nc_lpnc_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534nc_nil5nc_lpnc_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534nc_nil5nc_lpnc_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il534nc_nil5nc_lpnc_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il520_nil520_lp40 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il520_nil520_lp40 0x1;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il520_nil520_lp40_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il530_nil522_lp50 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il530_nil522_lp50 0x1;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il530_nil522_lp50_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il521_nil521_lp41 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il521_nil521_lp41 0x1;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il521_nil521_lp41_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il531_nil523_lp51 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il531_nil523_lp51 0x1;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il531_nil523_lp51_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il522_nil530_lp60 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il522_nil530_lp60 0x1;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il522_nil530_lp60_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il532_nil532_lp70 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il532_nil532_lp70 0x1;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il532_nil532_lp70_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il523_nil531_lp61 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il523_nil531_lp61 0x1;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il523_nil531_lp61_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il533_nil533_lp71 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il533_nil533_lp71 0x1;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il533_nil533_lp71_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il500_nil500_lp00 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il500_nil500_lp00 0x1;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il500_nil500_lp00_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il510_nil502_lp10 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il510_nil502_lp10 0x1;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il510_nil502_lp10_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il501_nil501_lp01 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il501_nil501_lp01 0x1;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il501_nil501_lp01_7 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_3 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_2 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_1 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_0 0x0;";
#pass itpp "rem: force_signal xxddrdqsp_il511_nil503_lp11 0x0;";
#pass itpp "rem: force_signal xxddrdqsn_il511_nil503_lp11 0x1;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_4 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_5 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_6 0x0;";
#pass itpp "rem: force_signal xxddrdq_il511_nil503_lp11_7 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_3_ddp3_ctrldata 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_6_l_vdden_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_7_srcclkreq0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_8_ioe_srcclkreq0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_9_ioe_srcclkreq1_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_10_l_bklten_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_11_l_bkltctl_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_14_srcclkreq1_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_17_prochot_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_18_bpki3c_sda 0x0;";
#pass itpp "rem: force_signal xxgpp_sb_19_bpki3c_scl 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_0_time_sync_0 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_1_time_sync_1 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_2_dsi_de_te_2_genlock_ref 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_3_dsi_de_te_1_disp_utils 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_4_dsi_genlock_2 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_5_dsi_genlock_3 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_6_srcclkreq2_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_7_srcclkreq3_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_8 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_9_l_vdden 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_10_l_bklten 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_11_l_bkltctl 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_12_ddsp_hpda_disp_misca 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_13_ddsp_hpd3_disp_misc3 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_14_ddsp_hpd4_disp_misc4 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_15_ddsp_hpd1_disp_misc1 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_16_ddsp_hpd2_disp_misc2 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_17_pcie_lnk_down 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_18_boothalt_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_19 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_20_pmcalert_b 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_21_audclk 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_22_audin 0x0;";
#pass itpp "rem: force_signal xxgpp_sd_23_audout 0x0;";
#pass itpp "rem: force_signal xxpeci 0x0;";
#pass itpp "rem: force_signal xxvidsout 0x0;";
#pass itpp "rem: force_signal soc_tb.soc.socs.xxvidsck 0x0;";
#pass itpp "rem: force_signal xxvidalert_b 0x0;";
#pass itpp "rem: force_signal xxjtag_mbpb_0 0x0;";
#pass itpp "rem: force_signal xxjtag_mbpb_1 0x0;";
#pass itpp "rem: force_signal xxjtag_mbpb_2 0x0;";
#pass itpp "rem: force_signal xxjtag_mbpb_3 0x0;";
#pass itpp "rem: force_signal xxprdy_b 0x0;";
#pass itpp "rem: force_signal xxpreq_b 0x0;";
#cycle 100;

label "Tester_Force_All0";
pass itpp "vector: xxgpp_sa_0_dir_espi_io_0(0) xxgpp_sa_1_dir_espi_io_1(0) xxgpp_sa_2_dir_espi_io_2(0) xxgpp_sa_3_dir_espi_io_3(0) xxgpp_sa_4_dir_espi_cs0_b(0) xxgpp_sa_5_dir_espi_clk(0) xxgpp_sa_6_dir_espi_rclk(0) xxgpp_sa_7_dir_espi_reset_b(0) xxgpp_sa_8_slp_s0_b(0) xxgpp_sa_9_dmi_perstb(0) xxgpp_sa_10_caterr_b(0) xxgpp_sa_11_thermtrip_b(0) xxgpp_sa_12_cpu_c10_gate_b(0) xxgpp_sa_13_ps_onb(0) xxgpp_sa_14_ddsp_hpda_disp_misca_nf5(0) xxgpp_sa_15_ddsp_hpd3_disp_misc3(0) xxgpp_sa_16_ddsp_hpd4_disp_misc4(0) xxgpp_sa_17_ddsp_hpd1_disp_misc1(0) xxgpp_sa_18_ddsp_hpd2_disp_misc2(0) xxgpp_sa_19(0) xxgpp_sa_20(0) xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5(0) xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5(0) xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5(0) xxreset_sync_b(0) xxgpp_sc_0(0) xxgpp_sc_1(0) xxgpp_sc_2(0) xxgpp_sc_3(0) xxgpp_sc_4(0) xxgpp_sc_5(0) xxgpp_sc_6(0) xxgpp_sc_7(0) xxgpp_sc_8(0) xxgpp_sc_9(0) xxgpp_sc_10(0) xxgpp_sc_11(0) xxgpp_sc_12(0) xxgpp_sc_13(0) xxgpp_sc_14(0) xxgpp_sc_15(0) xxgpp_sc_16(0) xxgpp_sc_17(0) xxgpp_sc_18(0) xxgpp_sc_19(0) xxgpp_sc_20(0) xxgpp_sc_21(0) xxgpp_sc_22(0) xxgpp_sc_23(0) xxgpp_sc_24(0) xxgpp_sc_25(0) xxgpp_sc_26(0) xxddrdq_il510_nil502_lp10_3(0) xxddrdq_il510_nil502_lp10_2(0) xxddrdq_il510_nil502_lp10_1(0) xxddrdq_il510_nil502_lp10_0(0) xxddrdqsp_il510_nil502_lp10(0) xxddrdq_il510_nil502_lp10_4(0) xxddrdq_il510_nil502_lp10_5(0) xxddrdq_il510_nil502_lp10_6(0) xxddrdq_il510_nil502_lp10_7(0) xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5(0) xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5(0) xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b(0) xxgpp_sb_3_ddp3_ctrldata(0) xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b(0) xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b(0) xxgpp_sb_6_l_vdden_2(0) xxgpp_sb_7_srcclkreq0_b(0) xxgpp_sb_8_ioe_srcclkreq0_b(0) xxgpp_sb_9_ioe_srcclkreq1_b(0) xxgpp_sb_10_l_bklten_2(0) xxgpp_sb_11_l_bkltctl_2(0) xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a(0) xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b(0) xxgpp_sb_14_srcclkreq1_b(0) xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a(0) xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b(0) xxgpp_sb_17_prochot_b(0) xxgpp_sb_18_bpki3c_sda(0) xxgpp_sb_19_bpki3c_scl(0) xxgpp_sd_0_time_sync_0(0) xxgpp_sd_1_time_sync_1(0) xxgpp_sd_2_dsi_de_te_2_genlock_ref(0) xxgpp_sd_3_dsi_de_te_1_disp_utils(0) xxgpp_sd_4_dsi_genlock_2(0) xxgpp_sd_5_dsi_genlock_3(0) xxgpp_sd_6_srcclkreq2_b(0) xxgpp_sd_7_srcclkreq3_b(0) xxgpp_sd_8(0) xxgpp_sd_9_l_vdden(0) xxgpp_sd_10_l_bklten(0) xxgpp_sd_11_l_bkltctl(0) xxgpp_sd_12_ddsp_hpda_disp_misca(0) xxgpp_sd_13_ddsp_hpd3_disp_misc3(0) xxgpp_sd_14_ddsp_hpd4_disp_misc4(0) xxgpp_sd_15_ddsp_hpd1_disp_misc1(0) xxgpp_sd_16_ddsp_hpd2_disp_misc2(0) xxgpp_sd_17_pcie_lnk_down(0) xxgpp_sd_18_boothalt_b(0) xxgpp_sd_19(0) xxgpp_sd_20_pmcalert_b(0) xxgpp_sd_21_audclk(0) xxgpp_sd_22_audin(0) xxgpp_sd_23_audout(0) xxpeci(0) xxvidsout(0) xxvidsck(0) xxvidalert_b(0) xxjtag_mbpb_0(0) xxjtag_mbpb_1(0) xxjtag_mbpb_2(0) xxjtag_mbpb_3(0) xxprdy_b(0) xxpreq_b(0) ;";

cycle 100;

pass itpp "label:Pin_XXGPP_SA_0_DIR_ESPI_IO_0@669;";
pass itpp "label:Pin_XXGPP_SA_1_DIR_ESPI_IO_1@667;";
pass itpp "label:Pin_XXGPP_SA_2_DIR_ESPI_IO_2@665;";
pass itpp "label:Pin_XXGPP_SA_3_DIR_ESPI_IO_3@663;";
pass itpp "label:Pin_XXGPP_SA_4_DIR_ESPI_CS0_B@661;";
pass itpp "label:Pin_XXGPP_SA_5_DIR_ESPI_CLK@659;";
pass itpp "label:Pin_XXGPP_SA_6_DIR_ESPI_RCLK@657;";
pass itpp "label:Pin_XXGPP_SA_7_DIR_ESPI_RESET_B@655;";
pass itpp "label:Pin_XXGPP_SA_8_SLP_S0_B@653;";
pass itpp "label:Pin_XXGPP_SA_9_DMI_PERSTB@651;";
pass itpp "label:Pin_XXGPP_SA_10_CATERR_B@649;";
pass itpp "label:Pin_XXGPP_SA_11_THERMTRIP_B@647;";
pass itpp "label:Pin_XXGPP_SA_12_CPU_C10_GATE_B@645;";
pass itpp "label:Pin_XXGPP_SA_13_PS_ONB@643;";
pass itpp "label:Pin_XXGPP_SA_14_DDSP_HPDA_DISP_MISCA_NF5@641;";
pass itpp "label:Pin_XXGPP_SA_15_DDSP_HPD3_DISP_MISC3@639;";
pass itpp "label:Pin_XXGPP_SA_16_DDSP_HPD4_DISP_MISC4@637;";
pass itpp "label:Pin_XXGPP_SA_17_DDSP_HPD1_DISP_MISC1@635;";
pass itpp "label:Pin_XXGPP_SA_18_DDSP_HPD2_DISP_MISC2@633;";
pass itpp "label:Pin_XXGPP_SA_19@631;";
pass itpp "label:Pin_XXGPP_SA_20@629;";
pass itpp "label:Pin_XXGPP_SA_21_PCIE_LNK_DOWN_L_VDDEN_SRCCLKREQ2_B_IEH_FATAL_ERR2_B_NF5@627;";
pass itpp "label:Pin_XXGPP_SA_22_FUSA_DIAGTEST_EN_L_BKLTEN_SRCCLKREQ3_B_NF5@625;";
pass itpp "label:Pin_XXGPP_SA_23_FUSA_DIAGTEST_MODE_L_BKLTCTL_NF5@623;";
pass itpp "label:Pin_XXRESET_SYNC_B@619;";
pass itpp "label:Pin_XXGPP_SC_0@615;";
pass itpp "label:Pin_XXGPP_SC_1@613;";
pass itpp "label:Pin_XXGPP_SC_2@611;";
pass itpp "label:Pin_XXGPP_SC_3@609;";
pass itpp "label:Pin_XXGPP_SC_4@607;";
pass itpp "label:Pin_XXGPP_SC_5@605;";
pass itpp "label:Pin_XXGPP_SC_6@603;";
pass itpp "label:Pin_XXGPP_SC_7@601;";
pass itpp "label:Pin_XXGPP_SC_8@599;";
pass itpp "label:Pin_XXGPP_SC_9@597;";
pass itpp "label:Pin_XXGPP_SC_10@595;";
pass itpp "label:Pin_XXGPP_SC_11@593;";
pass itpp "label:Pin_XXGPP_SC_12@591;";
pass itpp "label:Pin_XXGPP_SC_13@589;";
pass itpp "label:Pin_XXGPP_SC_14@587;";
pass itpp "label:Pin_XXGPP_SC_15@585;";
pass itpp "label:Pin_XXGPP_SC_16@583;";
pass itpp "label:Pin_XXGPP_SC_17@581;";
pass itpp "label:Pin_XXGPP_SC_18@579;";
pass itpp "label:Pin_XXGPP_SC_19@577;";
pass itpp "label:Pin_XXGPP_SC_20@575;";
pass itpp "label:Pin_XXGPP_SC_21@573;";
pass itpp "label:Pin_XXGPP_SC_22@571;";
pass itpp "label:Pin_XXGPP_SC_23@569;";
pass itpp "label:Pin_XXGPP_SC_24@567;";
pass itpp "label:Pin_XXGPP_SC_25@565;";
pass itpp "label:Pin_XXGPP_SC_26@563;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_3@195;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_2@194;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_1@193;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_0@192;";
pass itpp "label:Pin_XXDDRDQSP_IL510_NIL502_LP10@191;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_4@189;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_5@188;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_6@187;";
pass itpp "label:Pin_XXDDRDQ_IL510_NIL502_LP10_7@186;";
pass itpp "label:Pin_XXGPP_SB_0_DDPA_CTRLCLK_IEH_CORR_ERR0_B_SRCCLKREQ2_B_NF5@137;";
pass itpp "label:Pin_XXGPP_SB_1_DDPA_CTRLDATA_IEH_NONFATAL_ERR1_B_SRCCLKREQ3_B_NF5@135;";
pass itpp "label:Pin_XXGPP_SB_2_DDP3_CTRLCLK_IEH_FATAL_ERR2_B@133;";
pass itpp "label:Pin_XXGPP_SB_3_DDP3_CTRLDATA@131;";
pass itpp "label:Pin_XXGPP_SB_4_DDP4_CTRLCLK_IEH_CORR_ERR0_B@129;";
pass itpp "label:Pin_XXGPP_SB_5_DDP4_CTRLDATA_IEH_NONFATAL_ERR1_B@127;";
pass itpp "label:Pin_XXGPP_SB_6_L_VDDEN_2@125;";
pass itpp "label:Pin_XXGPP_SB_7_SRCCLKREQ0_B@123;";
pass itpp "label:Pin_XXGPP_SB_8_IOE_SRCCLKREQ0_B@121;";
pass itpp "label:Pin_XXGPP_SB_9_IOE_SRCCLKREQ1_B@119;";
pass itpp "label:Pin_XXGPP_SB_10_L_BKLTEN_2@117;";
pass itpp "label:Pin_XXGPP_SB_11_L_BKLTCTL_2@115;";
pass itpp "label:Pin_XXGPP_SB_12_DDP1_CTRLCLK_IEH_FATAL_ERR2_B_TBT_LSX0_A@113;";
pass itpp "label:Pin_XXGPP_SB_13_DDP1_CTRLDATA_TBT_LSX0_B@111;";
pass itpp "label:Pin_XXGPP_SB_14_SRCCLKREQ1_B@109;";
pass itpp "label:Pin_XXGPP_SB_15_DDP2_CTRLCLK_TBT_LSX1_A@107;";
pass itpp "label:Pin_XXGPP_SB_16_DDP2_CTRLDATA_TBT_LSX1_B@105;";
pass itpp "label:Pin_XXGPP_SB_17_PROCHOT_B@103;";
pass itpp "label:Pin_XXGPP_SB_18_BPKI3C_SDA@101;";
pass itpp "label:Pin_XXGPP_SB_19_BPKI3C_SCL@99;";
pass itpp "label:Pin_XXGPP_SD_0_TIME_SYNC_0@97;";
pass itpp "label:Pin_XXGPP_SD_1_TIME_SYNC_1@95;";
pass itpp "label:Pin_XXGPP_SD_2_DSI_DE_TE_2_GENLOCK_REF@93;";
pass itpp "label:Pin_XXGPP_SD_3_DSI_DE_TE_1_DISP_UTILS@91;";
pass itpp "label:Pin_XXGPP_SD_4_DSI_GENLOCK_2@89;";
pass itpp "label:Pin_XXGPP_SD_5_DSI_GENLOCK_3@87;";
pass itpp "label:Pin_XXGPP_SD_6_SRCCLKREQ2_B@85;";
pass itpp "label:Pin_XXGPP_SD_7_SRCCLKREQ3_B@83;";
pass itpp "label:Pin_XXGPP_SD_8@81;";
pass itpp "label:Pin_XXGPP_SD_9_L_VDDEN@79;";
pass itpp "label:Pin_XXGPP_SD_10_L_BKLTEN@77;";
pass itpp "label:Pin_XXGPP_SD_11_L_BKLTCTL@75;";
pass itpp "label:Pin_XXGPP_SD_12_DDSP_HPDA_DISP_MISCA@73;";
pass itpp "label:Pin_XXGPP_SD_13_DDSP_HPD3_DISP_MISC3@71;";
pass itpp "label:Pin_XXGPP_SD_14_DDSP_HPD4_DISP_MISC4@69;";
pass itpp "label:Pin_XXGPP_SD_15_DDSP_HPD1_DISP_MISC1@67;";
pass itpp "label:Pin_XXGPP_SD_16_DDSP_HPD2_DISP_MISC2@65;";
pass itpp "label:Pin_XXGPP_SD_17_PCIE_LNK_DOWN@63;";
pass itpp "label:Pin_XXGPP_SD_18_BOOTHALT_B@61;";
pass itpp "label:Pin_XXGPP_SD_19@59;";
pass itpp "label:Pin_XXGPP_SD_20_PMCALERT_B@57;";
pass itpp "label:Pin_XXGPP_SD_21_AUDCLK@55;";
pass itpp "label:Pin_XXGPP_SD_22_AUDIN@53;";
pass itpp "label:Pin_XXGPP_SD_23_AUDOUT@51;";
pass itpp "label:Pin_XXPECI@22;";
pass itpp "label:Pin_XXVIDSOUT@20;";
pass itpp "label:Pin_XXVIDSCK@18;";
pass itpp "label:Pin_XXVIDALERT_B@16;";
pass itpp "label:Pin_XXJTAG_MBPB_0@14;";
pass itpp "label:Pin_XXJTAG_MBPB_1@12;";
pass itpp "label:Pin_XXJTAG_MBPB_2@10;";
pass itpp "label:Pin_XXJTAG_MBPB_3@8;";
pass itpp "label:Pin_XXPRDY_B@6;";
pass itpp "label:Pin_XXPREQ_B@4;";

label "Assert_EXTEST_opcode";
tap_raw_shift : 
ir_tdi = EXTEST,
dr_tdi = 'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,
dr_tdo = 'bXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0XXX0XXX0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX00000X0000XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0X0XXXXXXXXXXXXXXXXXXXXXXXXXXXX0X0X0X0X0X0X0X0X0X0XXXX;
flush;

cycle 50;

label "Release_all_forces";
pass itpp "vector: xxgpp_sa_0_dir_espi_io_0(X) xxgpp_sa_1_dir_espi_io_1(X) xxgpp_sa_2_dir_espi_io_2(X) xxgpp_sa_3_dir_espi_io_3(X) xxgpp_sa_4_dir_espi_cs0_b(X) xxgpp_sa_5_dir_espi_clk(X) xxgpp_sa_6_dir_espi_rclk(X) xxgpp_sa_7_dir_espi_reset_b(X) xxgpp_sa_8_slp_s0_b(X) xxgpp_sa_9_dmi_perstb(X) xxgpp_sa_10_caterr_b(X) xxgpp_sa_11_thermtrip_b(X) xxgpp_sa_12_cpu_c10_gate_b(X) xxgpp_sa_13_ps_onb(X) xxgpp_sa_14_ddsp_hpda_disp_misca_nf5(X) xxgpp_sa_15_ddsp_hpd3_disp_misc3(X) xxgpp_sa_16_ddsp_hpd4_disp_misc4(X) xxgpp_sa_17_ddsp_hpd1_disp_misc1(X) xxgpp_sa_18_ddsp_hpd2_disp_misc2(X) xxgpp_sa_19(X) xxgpp_sa_20(X) xxgpp_sa_21_pcie_lnk_down_l_vdden_srcclkreq2_b_ieh_fatal_err2_b_nf5(X) xxgpp_sa_22_fusa_diagtest_en_l_bklten_srcclkreq3_b_nf5(X) xxgpp_sa_23_fusa_diagtest_mode_l_bkltctl_nf5(X) xxreset_sync_b(X) xxgpp_sc_0(X) xxgpp_sc_1(X) xxgpp_sc_2(X) xxgpp_sc_3(X) xxgpp_sc_4(X) xxgpp_sc_5(X) xxgpp_sc_6(X) xxgpp_sc_7(X) xxgpp_sc_8(X) xxgpp_sc_9(X) xxgpp_sc_10(X) xxgpp_sc_11(X) xxgpp_sc_12(X) xxgpp_sc_13(X) xxgpp_sc_14(X) xxgpp_sc_15(X) xxgpp_sc_16(X) xxgpp_sc_17(X) xxgpp_sc_18(X) xxgpp_sc_19(X) xxgpp_sc_20(X) xxgpp_sc_21(X) xxgpp_sc_22(X) xxgpp_sc_23(X) xxgpp_sc_24(X) xxgpp_sc_25(X) xxgpp_sc_26(X) xxddrdq_il510_nil502_lp10_3(X) xxddrdq_il510_nil502_lp10_2(X) xxddrdq_il510_nil502_lp10_1(X) xxddrdq_il510_nil502_lp10_0(X) xxddrdqsp_il510_nil502_lp10(X) xxddrdq_il510_nil502_lp10_4(X) xxddrdq_il510_nil502_lp10_5(X) xxddrdq_il510_nil502_lp10_6(X) xxddrdq_il510_nil502_lp10_7(X) xxgpp_sb_0_ddpa_ctrlclk_ieh_corr_err0_b_srcclkreq2_b_nf5(X) xxgpp_sb_1_ddpa_ctrldata_ieh_nonfatal_err1_b_srcclkreq3_b_nf5(X) xxgpp_sb_2_ddp3_ctrlclk_ieh_fatal_err2_b(X) xxgpp_sb_3_ddp3_ctrldata(X) xxgpp_sb_4_ddp4_ctrlclk_ieh_corr_err0_b(X) xxgpp_sb_5_ddp4_ctrldata_ieh_nonfatal_err1_b(X) xxgpp_sb_6_l_vdden_2(X) xxgpp_sb_7_srcclkreq0_b(X) xxgpp_sb_8_ioe_srcclkreq0_b(X) xxgpp_sb_9_ioe_srcclkreq1_b(X) xxgpp_sb_10_l_bklten_2(X) xxgpp_sb_11_l_bkltctl_2(X) xxgpp_sb_12_ddp1_ctrlclk_ieh_fatal_err2_b_tbt_lsx0_a(X) xxgpp_sb_13_ddp1_ctrldata_tbt_lsx0_b(X) xxgpp_sb_14_srcclkreq1_b(X) xxgpp_sb_15_ddp2_ctrlclk_tbt_lsx1_a(X) xxgpp_sb_16_ddp2_ctrldata_tbt_lsx1_b(X) xxgpp_sb_17_prochot_b(X) xxgpp_sb_18_bpki3c_sda(X) xxgpp_sb_19_bpki3c_scl(X) xxgpp_sd_0_time_sync_0(X) xxgpp_sd_1_time_sync_1(X) xxgpp_sd_2_dsi_de_te_2_genlock_ref(X) xxgpp_sd_3_dsi_de_te_1_disp_utils(X) xxgpp_sd_4_dsi_genlock_2(X) xxgpp_sd_5_dsi_genlock_3(X) xxgpp_sd_6_srcclkreq2_b(X) xxgpp_sd_7_srcclkreq3_b(X) xxgpp_sd_8(X) xxgpp_sd_9_l_vdden(X) xxgpp_sd_10_l_bklten(X) xxgpp_sd_11_l_bkltctl(X) xxgpp_sd_12_ddsp_hpda_disp_misca(X) xxgpp_sd_13_ddsp_hpd3_disp_misc3(X) xxgpp_sd_14_ddsp_hpd4_disp_misc4(X) xxgpp_sd_15_ddsp_hpd1_disp_misc1(X) xxgpp_sd_16_ddsp_hpd2_disp_misc2(X) xxgpp_sd_17_pcie_lnk_down(X) xxgpp_sd_18_boothalt_b(X) xxgpp_sd_19(X) xxgpp_sd_20_pmcalert_b(X) xxgpp_sd_21_audclk(X) xxgpp_sd_22_audin(X) xxgpp_sd_23_audout(X) xxpeci(X) xxvidsout(X) xxvidsck(X) xxvidalert_b(X) xxjtag_mbpb_0(X) xxjtag_mbpb_1(X) xxjtag_mbpb_2(X) xxjtag_mbpb_3(X) xxprdy_b(X) xxpreq_b(X) ;";

cycle 10;

label "test_complete";
cycle 10;
