// Seed: 4070622022
module module_0 (
    output wire id_0,
    output supply0 void id_1,
    output tri1 id_2,
    input wire id_3,
    input supply0 id_4
    , id_6
);
  supply0 id_7 = 1;
  assign module_1.id_9 = 0;
  wire id_8;
  assign id_0 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output uwire id_3,
    input tri id_4,
    output tri1 id_5,
    input tri id_6
    , id_11,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9
);
  assign id_5 = 1;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_3,
      id_8,
      id_6
  );
  wire id_13;
endmodule
