timestamp 1758263278
version 8.3
tech gf180mcuD
style ngspice()
scale 1000 1 0.5
resistclasses 1000000 3250000 6300 7000 6300 7000 7300 1000000 60000 185000 60000 185000 6300 7000 6300 7000 6800 7300 350000 310000 1000000 90 90 90 90 60
parameters nfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters nfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters pfet_03v3_dss l=l w=w a1=as p1=ps a2=ad p2=pd l1=s_sab l2=d_sab
parameters pfet_03v3 l=l w=w a1=as p1=ps a2=ad p2=pd
port "Vin2" 2 19118 -1856 19118 -1856 m1
port "Vin1" 1 19118 -1535 19118 -1535 m1
port "Vout2" 6 19307 1960 19307 1960 m2
port "Vout1" 5 14671 1960 14671 1960 m2
port "Clk" 0 16986 2115 16986 2115 m1
port "VDD" 3 16987 1926 16987 1926 m3
port "VSS" 4 16350 -3037 16350 -3037 m2
node "a_17212_n3110#" 12 97.5038 17212 -3110 ndif 0 0 0 0 14080 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7176 404 0 0 0 0 0 0 0 0
node "a_16676_n3110#" 12 183.432 16676 -3110 ndif 0 0 0 0 14080 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7176 404 0 0 0 0 0 0 0 0
node "a_17132_n3202#" 32 260.772 17132 -3202 p 0 0 0 0 0 0 0 0 0 0 0 0 27520 848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 608 0 0 0 0 0 0 0 0
node "a_16764_n3202#" 32 286.242 16764 -3202 p 0 0 0 0 0 0 0 0 0 0 0 0 27520 848 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11552 608 0 0 0 0 0 0 0 0
node "a_18760_n2324#" 22 106.531 18760 -2324 ndif 0 0 0 0 26400 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13616 684 0 0 0 0 0 0 0 0
node "a_15128_n2324#" 22 112.359 15128 -2324 ndif 0 0 0 0 26400 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13616 684 0 0 0 0 0 0 0 0
node "a_18560_n2416#" 19 466.318 18560 -2416 p 0 0 0 0 0 0 0 0 0 0 0 0 96800 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_15216_n2416#" 19 493.642 15216 -2416 p 0 0 0 0 0 0 0 0 0 0 0 0 96800 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_18760_n1361#" 22 106.09 18760 -1361 ndif 0 0 0 0 26400 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13616 684 0 0 0 0 0 0 0 0
node "a_15720_n2324#" 363 1782.2 15720 -2324 ndif 0 0 0 0 328640 8608 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 212016 7992 803666 21894 49060 1388 0 0 0 0
node "a_15128_n1361#" 22 110.232 15128 -1361 ndif 0 0 0 0 26400 776 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 13616 684 0 0 0 0 0 0 0 0
node "a_18560_n1453#" 19 462.083 18560 -1453 p 0 0 0 0 0 0 0 0 0 0 0 0 96800 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "Vin2" 356 5298.46 19118 -1856 m1 0 0 0 0 0 0 0 0 0 0 0 0 968180 13684 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 512360 15874 146285 4958 28160 1344 64672 2424 0 0
node "Vin1" 356 5247.61 19118 -1535 m1 0 0 0 0 0 0 0 0 0 0 0 0 968000 13680 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 516810 15924 146785 4964 28160 1344 64672 2424 0 0
node "a_15216_n1453#" 19 482.438 15216 -1453 p 0 0 0 0 0 0 0 0 0 0 0 0 96800 1368 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_18594_24#" 29 261.459 18594 24 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_17090_24#" 29 251.603 17090 24 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_18394_n68#" 22 488.848 18394 -68 p 0 0 0 0 0 0 0 0 0 0 0 0 116800 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_17178_n68#" 22 486.962 17178 -68 p 0 0 0 0 0 0 0 0 0 0 0 0 116800 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_16798_24#" 29 251.603 16798 24 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_15294_24#" 29 261.459 15294 24 ndif 0 0 0 0 35200 976 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18216 884 0 0 0 0 0 0 0 0
node "a_16598_n68#" 22 487.114 16598 -68 p 0 0 0 0 0 0 0 0 0 0 0 0 116800 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "a_15382_n68#" 22 488.848 15382 -68 p 0 0 0 0 0 0 0 0 0 0 0 0 116800 1568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "Vq" 300 2973.56 15416 -2324 ndif 0 0 0 0 270400 6864 14080 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 348080 11260 559344 16522 424312 11804 0 0 0 0
node "a_18456_1180#" 16 22.8766 18456 1180 pdif 0 0 0 0 0 0 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_15432_1180#" 16 22.8766 15432 1180 pdif 0 0 0 0 0 0 17600 576 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9016 484 0 0 0 0 0 0 0 0
node "a_18256_1088#" 15 210.735 18256 1088 p 0 0 0 0 0 0 0 0 0 0 0 0 76800 1168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "Vout2" 390 3622.53 19307 1960 m2 0 0 0 0 83200 2016 55680 1712 0 0 0 0 657600 9376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 536688 16522 338160 9418 171136 4338 0 0 0 0
node "a_15520_1088#" 15 210.735 15520 1088 p 0 0 0 0 0 0 0 0 0 0 0 0 76800 1168 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18032 968 0 0 0 0 0 0 0 0
node "Vout1" 391 3658.21 14671 1960 m2 0 0 0 0 83200 2016 55680 1712 0 0 0 0 657600 9376 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 536792 16524 374560 10178 155416 4856 0 0 0 0
node "Vp" 300 2668.57 14280 1200 pdif 0 0 0 0 270400 6864 14080 496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 346822 11260 571744 16832 415332 11580 0 0 0 0
node "Clk" 256 10142.8 16986 2115 m1 0 0 0 0 0 0 0 0 0 0 0 0 137600 4240 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1255628 33370 895680 22664 0 0 0 0 0 0
node "VDD" 15350 11900.3 16987 1926 m3 3336720 14592 0 0 1002816 27568 160320 5024 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 300056 10464 659824 18508 498400 12440 0 0 0 0
substrate "VSS" 0 0 16350 -3037 m2 0 0 0 0 16640 528 2272720 47092 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 388880 10948 604686 10992 0 0 0 0 0 0
cap "a_18760_n1361#" "Vp" 0.183225
cap "a_15720_n2324#" "a_15216_n2416#" 11.0039
cap "Vin1" "a_15216_n2416#" 3.0316
cap "a_15294_24#" "a_15216_n1453#" 0.142145
cap "Vp" "a_17178_n68#" 6.50565
cap "a_16598_n68#" "a_16798_24#" 2.35066
cap "a_15720_n2324#" "a_18760_n1361#" 0.460224
cap "Vin1" "a_18760_n1361#" 17.9326
cap "a_18456_1180#" "Vout2" 7.50187
cap "Vp" "a_17212_n3110#" 3.0509
cap "Vin1" "a_17178_n68#" 0.837984
cap "a_17178_n68#" "Vout2" 73.5311
cap "a_15520_1088#" "Vout1" 100.827
cap "Vp" "Vin2" 705.634
cap "Clk" "a_18560_n2416#" 11.1217
cap "Vp" "a_15128_n2324#" 0.636191
cap "Vp" "Vq" 1238.82
cap "Vout1" "a_15382_n68#" 41.8946
cap "a_15720_n2324#" "a_17212_n3110#" 64.2318
cap "Vin1" "a_17212_n3110#" 0.176198
cap "a_15128_n1361#" "a_15128_n2324#" 2.85158
cap "a_18560_n1453#" "Vp" 0.502704
cap "a_15720_n2324#" "Vin2" 1608.14
cap "Vin1" "Vin2" 4224.8
cap "Vin2" "Vout2" 8.32102
cap "Vout2" "a_18594_24#" 9.08341
cap "a_15720_n2324#" "a_15128_n2324#" 1.7141
cap "a_15720_n2324#" "Vq" 1596.93
cap "a_15520_1088#" "Clk" 19.1199
cap "Vin1" "Vq" 634.483
cap "Vp" "a_15216_n1453#" 67.7985
cap "Vq" "Vout2" 392.87
cap "Vp" "a_16598_n68#" 14.7115
cap "a_18760_n2324#" "Vp" 52.1225
cap "a_16764_n3202#" "a_16676_n3110#" 1.18676
cap "a_15720_n2324#" "a_18560_n1453#" 2.00693
cap "a_15128_n1361#" "a_15216_n1453#" 2.35066
cap "Vin1" "a_18560_n1453#" 183.858
cap "Clk" "a_15382_n68#" 0.113252
cap "a_15720_n2324#" "a_15216_n1453#" 4.09168
cap "Clk" "a_16676_n3110#" 10.8547
cap "a_15216_n2416#" "Vin2" 60.9436
cap "Vin1" "a_15216_n1453#" 60.9436
cap "a_15720_n2324#" "a_18760_n2324#" 3.84727
cap "Vin1" "a_16598_n68#" 5.94014
cap "a_16598_n68#" "Vout2" 81.805
cap "Vin1" "a_18760_n2324#" 9.33509
cap "a_15216_n2416#" "a_15128_n2324#" 2.35066
cap "VDD" "a_18256_1088#" 319.78
cap "a_15216_n2416#" "Vq" 16.5451
cap "VDD" "Vout1" 2763.35
cap "a_18760_n1361#" "Vin2" 10.0435
cap "a_18760_n1361#" "Vq" 63.6436
cap "a_15294_24#" "a_15382_n68#" 2.35066
cap "a_18456_1180#" "Vq" 0.165074
cap "Clk" "a_17132_n3202#" 120.181
cap "a_15216_n2416#" "a_15216_n1453#" 20.8315
cap "a_17178_n68#" "Vin2" 5.15963
cap "a_18560_n1453#" "a_18760_n1361#" 2.35066
cap "a_17178_n68#" "Vq" 15.3272
cap "VDD" "Clk" 2050.19
cap "Vp" "a_18560_n2416#" 25.1857
cap "a_17212_n3110#" "Vin2" 0.442085
cap "VDD" "a_18394_n68#" 5.44271
cap "a_17212_n3110#" "Vq" 1.0362
cap "a_16598_n68#" "a_17178_n68#" 5.51901
cap "Vin2" "a_18594_24#" 0.302112
cap "a_18256_1088#" "Vout1" 2.60199
cap "a_15720_n2324#" "a_18560_n2416#" 13.5073
cap "Vin1" "a_18560_n2416#" 100.261
cap "Vin2" "Vq" 1242.89
cap "a_15520_1088#" "Vp" 1.89662
cap "Vq" "a_18594_24#" 79.9446
cap "VDD" "a_15294_24#" 1.94901
cap "Vq" "a_15128_n2324#" 52.8361
cap "VDD" "a_17090_24#" 0.499241
cap "VDD" "a_16798_24#" 0.499241
cap "a_18560_n1453#" "Vin2" 98.8074
cap "a_18560_n1453#" "a_18594_24#" 0.142145
cap "a_15520_1088#" "a_15432_1180#" 2.35066
cap "Vp" "a_15382_n68#" 85.7757
cap "a_15216_n1453#" "Vin2" 1.03001
cap "a_18560_n1453#" "Vq" 64.1814
cap "Vp" "a_16676_n3110#" 0.169729
cap "a_15520_1088#" "Vout2" 4.97019
cap "a_18760_n2324#" "Vin2" 19.2182
cap "Clk" "a_18256_1088#" 19.1199
cap "a_18760_n2324#" "Vq" 0.0763382
cap "a_16598_n68#" "Vq" 6.99782
cap "a_15432_1180#" "a_15382_n68#" 0.16343
cap "Clk" "Vout1" 175.886
cap "Vin1" "a_15382_n68#" 0.772251
cap "Vout2" "a_15382_n68#" 61.6849
cap "a_15720_n2324#" "a_16676_n3110#" 0.894482
cap "a_18256_1088#" "a_18394_n68#" 1.22433
cap "Vp" "a_17132_n3202#" 0.59274
cap "a_18394_n68#" "Vout1" 61.6849
cap "Clk" "a_16764_n3202#" 120.181
cap "a_15294_24#" "Vout1" 9.08341
cap "VDD" "Vp" 362.804
cap "a_17090_24#" "Vout1" 12.4963
cap "a_16798_24#" "Vout1" 75.1565
cap "a_15720_n2324#" "a_17132_n3202#" 25.9332
cap "Vin1" "a_17132_n3202#" 10.441
cap "VDD" "a_15432_1180#" 170.391
cap "Clk" "a_18394_n68#" 0.113252
cap "Vin2" "a_18560_n2416#" 205.148
cap "VDD" "Vout2" 2604.81
cap "Vq" "a_18560_n2416#" 0.656308
cap "a_18560_n1453#" "a_18560_n2416#" 4.73262
cap "a_18760_n2324#" "a_18560_n2416#" 2.35066
cap "Vp" "Vout1" 386.968
cap "Vin2" "a_16676_n3110#" 0.602791
cap "VDD" "a_18456_1180#" 170.391
cap "Vq" "a_16676_n3110#" 2.9123
cap "a_18256_1088#" "Vout2" 100.827
cap "a_15432_1180#" "Vout1" 7.50187
cap "Vp" "a_16764_n3202#" 0.59274
cap "a_15720_n2324#" "Vout1" 3.74352
cap "Vin1" "Vout1" 8.23378
cap "VDD" "a_17178_n68#" 2.71312
cap "Vout1" "Vout2" 2827.03
cap "a_17212_n3110#" "a_17132_n3202#" 1.18676
cap "a_15216_n1453#" "a_15382_n68#" 0.423493
cap "Clk" "Vp" 213.423
cap "a_15720_n2324#" "a_16764_n3202#" 6.32563
cap "Vq" "a_17132_n3202#" 2.19499
cap "Clk" "a_15128_n1361#" 0.601163
cap "a_15432_1180#" "Clk" 3.56018
cap "VDD" "a_18594_24#" 1.94901
cap "a_15720_n2324#" "Clk" 76.766
cap "Vin1" "Clk" 41.7117
cap "Clk" "Vout2" 176.163
cap "VDD" "Vq" 362.804
cap "a_15294_24#" "Vp" 79.9446
cap "a_17090_24#" "Vp" 1.87766
cap "a_18256_1088#" "a_18456_1180#" 2.35066
cap "Vp" "a_16798_24#" 2.48631
cap "Vin1" "a_18394_n68#" 0.0397151
cap "a_18394_n68#" "Vout2" 41.8946
cap "a_18456_1180#" "Vout1" 0.71196
cap "a_15216_n2416#" "Clk" 11.3669
cap "VDD" "a_16598_n68#" 2.71312
cap "a_17178_n68#" "Vout1" 85.6385
cap "Vin1" "a_17090_24#" 0.094041
cap "a_17090_24#" "Vout2" 71.398
cap "Vin1" "a_16798_24#" 2.02604
cap "a_16798_24#" "Vout2" 7.76144
cap "Clk" "a_18760_n1361#" 0.601163
cap "Clk" "a_18456_1180#" 3.56018
cap "a_18256_1088#" "Vq" 1.8699
cap "Vin2" "Vout1" 5.26746
cap "Clk" "a_17178_n68#" 0.0354943
cap "a_18456_1180#" "a_18394_n68#" 0.16343
cap "a_15520_1088#" "a_15382_n68#" 1.22433
cap "Vq" "Vout1" 257
cap "Vin2" "a_16764_n3202#" 9.43998
cap "Clk" "a_17212_n3110#" 10.8547
cap "a_15128_n1361#" "Vp" 64.105
cap "Vq" "a_16764_n3202#" 1.49689
cap "a_15432_1180#" "Vp" 0.165074
cap "a_16598_n68#" "Vout1" 77.4712
cap "a_15720_n2324#" "Vp" 2450.31
cap "Clk" "Vin2" 67.6531
cap "a_17090_24#" "a_17178_n68#" 2.35066
cap "Vin1" "Vp" 1262.39
cap "Vp" "Vout2" 254.137
cap "Clk" "a_15128_n2324#" 2.89862
cap "Clk" "Vq" 215.902
cap "a_15720_n2324#" "a_15128_n1361#" 0.460224
cap "Vin2" "a_18394_n68#" 1.03541
cap "a_15432_1180#" "Vout2" 0.812894
cap "a_18394_n68#" "a_18594_24#" 2.35066
cap "Clk" "a_18560_n1453#" 2.06726
cap "Vin1" "a_15720_n2324#" 1677.97
cap "Vq" "a_18394_n68#" 85.4989
cap "a_15720_n2324#" "Vout2" 4.84565
cap "Vin1" "Vout2" 4.94565
cap "VDD" "a_15520_1088#" 319.655
cap "Clk" "a_15216_n1453#" 2.29257
cap "Clk" "a_18760_n2324#" 2.89862
cap "a_15216_n2416#" "Vp" 1.91632
cap "a_17090_24#" "Vin2" 2.02604
cap "Clk" "a_16598_n68#" 0.0354943
cap "a_18560_n1453#" "a_18394_n68#" 0.423493
cap "a_17090_24#" "Vq" 2.46377
cap "a_16798_24#" "Vq" 1.85512
cap "VDD" "a_15382_n68#" 5.44271
device msubckt nfet_03v3 17132 -3110 17133 -3109 l=80 w=160 "VSS" "a_17132_n3202#" 160 0 "a_15720_n2324#" 160 8320,264 "a_17212_n3110#" 160 14080,496
device msubckt nfet_03v3 16948 -3110 16949 -3109 l=80 w=160 "VSS" "Clk" 160 0 "VSS" 160 8320,264 "a_15720_n2324#" 160 8320,264
device msubckt nfet_03v3 16764 -3110 16765 -3109 l=80 w=160 "VSS" "a_16764_n3202#" 160 0 "a_16676_n3110#" 160 14080,496 "VSS" 160 8320,264
device msubckt nfet_03v3 18560 -2324 18561 -2323 l=200 w=300 "VSS" "a_18560_n2416#" 400 0 "Vp" 300 15600,404 "a_18760_n2324#" 300 26400,776
device msubckt nfet_03v3 18256 -2324 18257 -2323 l=200 w=300 "VSS" "Vin1" 400 0 "a_15720_n2324#" 300 15600,404 "Vp" 300 15600,404
device msubckt nfet_03v3 17952 -2324 17953 -2323 l=200 w=300 "VSS" "Vin2" 400 0 "Vq" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 17648 -2324 17649 -2323 l=200 w=300 "VSS" "Vin2" 400 0 "a_15720_n2324#" 300 15600,404 "Vq" 300 15600,404
device msubckt nfet_03v3 17344 -2324 17345 -2323 l=200 w=300 "VSS" "Vin1" 400 0 "Vp" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 17040 -2324 17041 -2323 l=200 w=300 "VSS" "Vin1" 400 0 "a_15720_n2324#" 300 15600,404 "Vp" 300 15600,404
device msubckt nfet_03v3 16736 -2324 16737 -2323 l=200 w=300 "VSS" "Vin2" 400 0 "Vq" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 16432 -2324 16433 -2323 l=200 w=300 "VSS" "Vin2" 400 0 "a_15720_n2324#" 300 15600,404 "Vq" 300 15600,404
device msubckt nfet_03v3 16128 -2324 16129 -2323 l=200 w=300 "VSS" "Vin1" 400 0 "Vp" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 15824 -2324 15825 -2323 l=200 w=300 "VSS" "Vin1" 400 0 "a_15720_n2324#" 300 15600,404 "Vp" 300 15600,404
device msubckt nfet_03v3 15520 -2324 15521 -2323 l=200 w=300 "VSS" "Vin2" 400 0 "Vq" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 15216 -2324 15217 -2323 l=200 w=300 "VSS" "a_15216_n2416#" 400 0 "a_15128_n2324#" 300 26400,776 "Vq" 300 15600,404
device msubckt nfet_03v3 18560 -1361 18561 -1360 l=200 w=300 "VSS" "a_18560_n1453#" 400 0 "Vq" 300 15600,404 "a_18760_n1361#" 300 26400,776
device msubckt nfet_03v3 18256 -1361 18257 -1360 l=200 w=300 "VSS" "Vin2" 400 0 "a_15720_n2324#" 300 15600,404 "Vq" 300 15600,404
device msubckt nfet_03v3 17952 -1361 17953 -1360 l=200 w=300 "VSS" "Vin1" 400 0 "Vp" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 17648 -1361 17649 -1360 l=200 w=300 "VSS" "Vin1" 400 0 "a_15720_n2324#" 300 15600,404 "Vp" 300 15600,404
device msubckt nfet_03v3 17344 -1361 17345 -1360 l=200 w=300 "VSS" "Vin2" 400 0 "Vq" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 17040 -1361 17041 -1360 l=200 w=300 "VSS" "Vin2" 400 0 "a_15720_n2324#" 300 15600,404 "Vq" 300 15600,404
device msubckt nfet_03v3 16736 -1361 16737 -1360 l=200 w=300 "VSS" "Vin1" 400 0 "Vp" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 16432 -1361 16433 -1360 l=200 w=300 "VSS" "Vin1" 400 0 "a_15720_n2324#" 300 15600,404 "Vp" 300 15600,404
device msubckt nfet_03v3 16128 -1361 16129 -1360 l=200 w=300 "VSS" "Vin2" 400 0 "Vq" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 15824 -1361 15825 -1360 l=200 w=300 "VSS" "Vin2" 400 0 "a_15720_n2324#" 300 15600,404 "Vq" 300 15600,404
device msubckt nfet_03v3 15520 -1361 15521 -1360 l=200 w=300 "VSS" "Vin1" 400 0 "Vp" 300 15600,404 "a_15720_n2324#" 300 15600,404
device msubckt nfet_03v3 15216 -1361 15217 -1360 l=200 w=300 "VSS" "a_15216_n1453#" 400 0 "a_15128_n1361#" 300 26400,776 "Vp" 300 15600,404
device msubckt nfet_03v3 18394 24 18395 25 l=200 w=400 "VSS" "a_18394_n68#" 400 0 "Vq" 400 20800,504 "a_18594_24#" 400 35200,976
device msubckt nfet_03v3 18090 24 18091 25 l=200 w=400 "VSS" "Vout1" 400 0 "Vout2" 400 20800,504 "Vq" 400 20800,504
device msubckt nfet_03v3 17786 24 17787 25 l=200 w=400 "VSS" "Vout1" 400 0 "Vq" 400 20800,504 "Vout2" 400 20800,504
device msubckt nfet_03v3 17482 24 17483 25 l=200 w=400 "VSS" "Vout1" 400 0 "Vout2" 400 20800,504 "Vq" 400 20800,504
device msubckt nfet_03v3 17178 24 17179 25 l=200 w=400 "VSS" "a_17178_n68#" 400 0 "a_17090_24#" 400 35200,976 "Vout2" 400 20800,504
device msubckt nfet_03v3 16598 24 16599 25 l=200 w=400 "VSS" "a_16598_n68#" 400 0 "Vout1" 400 20800,504 "a_16798_24#" 400 35200,976
device msubckt nfet_03v3 16294 24 16295 25 l=200 w=400 "VSS" "Vout2" 400 0 "Vp" 400 20800,504 "Vout1" 400 20800,504
device msubckt nfet_03v3 15990 24 15991 25 l=200 w=400 "VSS" "Vout2" 400 0 "Vout1" 400 20800,504 "Vp" 400 20800,504
device msubckt nfet_03v3 15686 24 15687 25 l=200 w=400 "VSS" "Vout2" 400 0 "Vp" 400 20800,504 "Vout1" 400 20800,504
device msubckt nfet_03v3 15382 24 15383 25 l=200 w=400 "VSS" "a_15382_n68#" 400 0 "a_15294_24#" 400 35200,976 "Vp" 400 20800,504
device msubckt pfet_03v3 19696 1200 19697 1201 l=80 w=160 "VDD" "Clk" 160 0 "Vq" 160 14080,496 "VDD" 160 14080,496
device msubckt pfet_03v3 18836 1200 18837 1201 l=80 w=160 "VDD" "Clk" 160 0 "Vout2" 160 14080,496 "VDD" 160 14080,496
device msubckt pfet_03v3 18256 1180 18257 1181 l=200 w=200 "VDD" "a_18256_1088#" 400 0 "VDD" 200 10400,304 "a_18456_1180#" 200 17600,576
device msubckt pfet_03v3 17952 1180 17953 1181 l=200 w=200 "VDD" "Vout2" 400 0 "Vout1" 200 10400,304 "VDD" 200 10400,304
device msubckt pfet_03v3 17648 1180 17649 1181 l=200 w=200 "VDD" "Vout2" 400 0 "VDD" 200 10400,304 "Vout1" 200 10400,304
device msubckt pfet_03v3 17344 1180 17345 1181 l=200 w=200 "VDD" "Vout1" 400 0 "Vout2" 200 10400,304 "VDD" 200 10400,304
device msubckt pfet_03v3 17040 1180 17041 1181 l=200 w=200 "VDD" "Vout1" 400 0 "VDD" 200 10400,304 "Vout2" 200 10400,304
device msubckt pfet_03v3 16736 1180 16737 1181 l=200 w=200 "VDD" "Vout2" 400 0 "Vout1" 200 10400,304 "VDD" 200 10400,304
device msubckt pfet_03v3 16432 1180 16433 1181 l=200 w=200 "VDD" "Vout2" 400 0 "VDD" 200 10400,304 "Vout1" 200 10400,304
device msubckt pfet_03v3 16128 1180 16129 1181 l=200 w=200 "VDD" "Vout1" 400 0 "Vout2" 200 10400,304 "VDD" 200 10400,304
device msubckt pfet_03v3 15824 1180 15825 1181 l=200 w=200 "VDD" "Vout1" 400 0 "VDD" 200 10400,304 "Vout2" 200 10400,304
device msubckt pfet_03v3 15520 1180 15521 1181 l=200 w=200 "VDD" "a_15520_1088#" 400 0 "a_15432_1180#" 200 17600,576 "VDD" 200 10400,304
device msubckt pfet_03v3 15060 1200 15061 1201 l=80 w=160 "VDD" "Clk" 160 0 "VDD" 160 14080,496 "Vout1" 160 14080,496
device msubckt pfet_03v3 14200 1200 14201 1201 l=80 w=160 "VDD" "Clk" 160 0 "VDD" 160 14080,496 "Vp" 160 14080,496
