Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Aug 23 10:00:38 2023
| Host         : LAPTOP-TRUNG running 64-bit major release  (build 9200)
| Command      : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
| Design       : system_wrapper
| Device       : xczu7evffvc1156-2
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   |  8831 |     0 |    230400 |  3.83 |
|   LUT as Logic             |  7208 |     0 |    230400 |  3.13 |
|   LUT as Memory            |  1623 |     0 |    101760 |  1.59 |
|     LUT as Distributed RAM |  1056 |     0 |           |       |
|     LUT as Shift Register  |   567 |     0 |           |       |
| CLB Registers              | 12315 |     0 |    460800 |  2.67 |
|   Register as Flip Flop    | 12315 |     0 |    460800 |  2.67 |
|   Register as Latch        |     0 |     0 |    460800 |  0.00 |
| CARRY8                     |    26 |     0 |     28800 |  0.09 |
| F7 Muxes                   |    15 |     0 |    115200 |  0.01 |
| F8 Muxes                   |     0 |     0 |     57600 |  0.00 |
| F9 Muxes                   |     0 |     0 |     28800 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 493   |          Yes |         Set |            - |
| 11720 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+------+-------+-----------+-------+
|                 Site Type                 | Used | Fixed | Available | Util% |
+-------------------------------------------+------+-------+-----------+-------+
| CLB                                       | 1783 |     0 |     28800 |  6.19 |
|   CLBL                                    |  877 |     0 |           |       |
|   CLBM                                    |  906 |     0 |           |       |
| LUT as Logic                              | 7208 |     0 |    230400 |  3.13 |
|   using O5 output only                    |  369 |       |           |       |
|   using O6 output only                    | 4667 |       |           |       |
|   using O5 and O6                         | 2172 |       |           |       |
| LUT as Memory                             | 1623 |     0 |    101760 |  1.59 |
|   LUT as Distributed RAM                  | 1056 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |    0 |       |           |       |
|     using O5 and O6                       | 1056 |       |           |       |
|   LUT as Shift Register                   |  567 |     0 |           |       |
|     using O5 output only                  |    0 |       |           |       |
|     using O6 output only                  |  519 |       |           |       |
|     using O5 and O6                       |   48 |       |           |       |
| LUT Flip Flop Pairs                       | 5238 |     0 |    230400 |  2.27 |
|   fully used LUT-FF pairs                 | 2211 |       |           |       |
|   LUT-FF pairs with one unused LUT output | 2904 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  | 2306 |       |           |       |
| Unique Control Sets                       |  579 |       |           |       |
+-------------------------------------------+------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   16 |     0 |       312 |  5.13 |
|   RAMB36/FIFO*    |   16 |     0 |       312 |  5.13 |
|     RAMB36E2 only |   16 |       |           |       |
|   RAMB18          |    0 |     0 |       624 |  0.00 |
| URAM              |    0 |     0 |        96 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |      1728 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   21 |    21 |       360 |  5.83 |
| HPIOB_M          |   10 |    10 |       144 |  6.94 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   10 |    10 |       144 |  6.94 |
|   INPUT          |    6 |       |           |       |
|   OUTPUT         |    4 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    1 |     1 |        24 |  4.17 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       544 |  0.37 |
|   BUFGCE             |    0 |     0 |       208 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+--------+
|    Site Type    | Used | Fixed | Available |  Util% |
+-----------------+------+-------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |         2 |   0.00 |
| PS8             |    1 |     0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |         1 |   0.00 |
| VCU             |    0 |     0 |         1 |   0.00 |
+-----------------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 11720 |            Register |
| LUT3     |  3004 |                 CLB |
| LUT6     |  2462 |                 CLB |
| RAMD32   |  1848 |                 CLB |
| LUT5     |  1607 |                 CLB |
| LUT4     |  1346 |                 CLB |
| LUT2     |   741 |                 CLB |
| FDSE     |   493 |            Register |
| SRLC32E  |   474 |                 CLB |
| RAMS32   |   264 |                 CLB |
| LUT1     |   220 |                 CLB |
| SRL16E   |   141 |                 CLB |
| FDCE     |    69 |            Register |
| FDPE     |    33 |            Register |
| CARRY8   |    26 |                 CLB |
| RAMB36E2 |    16 |           Block Ram |
| MUXF7    |    15 |                 CLB |
| INBUF    |    13 |                 I/O |
| IBUFCTRL |    13 |              Others |
| OBUF     |     8 |                 I/O |
| BUFG_PS  |     2 |               Clock |
| PS8      |     1 |            Advanced |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| system_zynq_ultra_ps_e_0_0    |    1 |
| system_xbar_0                 |    1 |
| system_rst_ps8_0_99M_0        |    1 |
| system_rst_ps8_0_136M_0       |    1 |
| system_axi_smc_1_0            |    1 |
| system_axi_smc_0              |    1 |
| system_axi_gpio_2_0           |    1 |
| system_axi_gpio_1_0           |    1 |
| system_axi_gpio_0_0           |    1 |
| system_axi_cdma_0_0           |    1 |
| system_axi_bram_ctrl_1_0      |    1 |
| system_axi_bram_ctrl_0_bram_0 |    1 |
| system_axi_bram_ctrl_0_0      |    1 |
| system_auto_pc_0              |    1 |
| system_auto_ds_0              |    1 |
+-------------------------------+------+


