Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Nov 10 20:20:51 2020
| Host         : DJ00308 running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_timing_summary_routed.rpt -pb cpu_timing_summary_routed.pb -rpx cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.450      -12.341                     88               165825        0.081        0.000                      0               165825        3.750        0.000                       0                 17123  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.450      -12.341                     88               165825        0.081        0.000                      0               165825        3.750        0.000                       0                 17123  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           88  Failing Endpoints,  Worst Slack       -0.450ns,  Total Violation      -12.341ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.450ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_20/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.938ns  (logic 3.465ns (17.379%)  route 16.473ns (82.621%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 25.238 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.275    22.820    decoder0/branch_sig
    SLICE_X123Y78        LUT6 (Prop_lut6_I4_O)        0.124    22.944 r  decoder0/pc1[2]_i_1/O
                         net (fo=33, routed)          2.328    25.271    fetch0/ADDRARDADDR[0]
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.738    25.238    fetch0/sysclk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/CLKARDCLK
                         clock pessimism              0.185    25.423    
                         clock uncertainty           -0.035    25.388    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    24.822    fetch0/ir_reg_0_20
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -25.271    
  -------------------------------------------------------------------
                         slack                                 -0.450    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_15/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.761ns  (logic 3.465ns (17.534%)  route 16.296ns (82.466%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 25.088 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.275    22.820    decoder0/branch_sig
    SLICE_X123Y78        LUT6 (Prop_lut6_I4_O)        0.124    22.944 r  decoder0/pc1[2]_i_1/O
                         net (fo=33, routed)          2.151    25.095    fetch0/ADDRARDADDR[0]
    RAMB36_X6Y23         RAMB36E1                                     r  fetch0/ir_reg_0_15/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.589    25.088    fetch0/sysclk_IBUF_BUFG
    RAMB36_X6Y23         RAMB36E1                                     r  fetch0/ir_reg_0_15/CLKARDCLK
                         clock pessimism              0.185    25.273    
                         clock uncertainty           -0.035    25.238    
    RAMB36_X6Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    24.672    fetch0/ir_reg_0_15
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                         -25.095    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.420ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_20/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.908ns  (logic 3.465ns (17.405%)  route 16.443ns (82.595%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 25.238 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.107    22.652    decoder0/branch_sig
    SLICE_X130Y84        LUT6 (Prop_lut6_I4_O)        0.124    22.776 r  decoder0/pc1[5]_i_1/O
                         net (fo=33, routed)          2.466    25.242    fetch0/ADDRARDADDR[3]
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.738    25.238    fetch0/sysclk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/CLKARDCLK
                         clock pessimism              0.185    25.423    
                         clock uncertainty           -0.035    25.388    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    24.822    fetch0/ir_reg_0_20
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -25.242    
  -------------------------------------------------------------------
                         slack                                 -0.420    

Slack (VIOLATED) :        -0.385ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[6]_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            execute0/alu_result_reg[2]_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.192ns  (logic 3.289ns (16.290%)  route 16.903ns (83.710%))
  Logic Levels:           16  (LUT3=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.036ns = ( 25.036 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.627     5.312    execute0/sysclk_IBUF_BUFG
    SLICE_X82Y158        FDRE                                         r  execute0/alu_result_reg[6]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDRE (Prop_fdre_C_Q)         0.419     5.731 r  execute0/alu_result_reg[6]_replica_11/Q
                         net (fo=384, routed)         1.811     7.542    datamem0/datamem_reg_3328_3583_11_11/A4
    SLICE_X60Y161        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.511     8.053 f  datamem0/datamem_reg_3328_3583_11_11/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.053    datamem0/datamem_reg_3328_3583_11_11/OB
    SLICE_X60Y161        MUXF7 (Prop_muxf7_I0_O)      0.209     8.262 f  datamem0/datamem_reg_3328_3583_11_11/F7.A/O
                         net (fo=1, routed)           0.000     8.262    datamem0/datamem_reg_3328_3583_11_11/O1
    SLICE_X60Y161        MUXF8 (Prop_muxf8_I1_O)      0.088     8.350 f  datamem0/datamem_reg_3328_3583_11_11/F8/O
                         net (fo=1, routed)           2.461    10.811    datamem0/datamem_reg_3328_3583_11_11_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I3_O)        0.319    11.130 f  datamem0/datamem_reg_0_255_11_11_i_46/O
                         net (fo=1, routed)           0.000    11.130    datamem0/datamem_reg_0_255_11_11_i_46_n_0
    SLICE_X97Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    11.347 f  datamem0/datamem_reg_0_255_11_11_i_22/O
                         net (fo=1, routed)           0.000    11.347    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5_0
    SLICE_X97Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    11.441 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_10/O
                         net (fo=1, routed)           1.331    12.771    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_10_n_0
    SLICE_X125Y120       LUT6 (Prop_lut6_I5_O)        0.316    13.087 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5/O
                         net (fo=2, routed)           0.601    13.689    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5_n_0
    SLICE_X135Y119       LUT6 (Prop_lut6_I0_O)        0.124    13.813 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_4/O
                         net (fo=6, routed)           1.324    15.137    execute0/alu0/p_6_in[2]
    SLICE_X149Y104       LUT6 (Prop_lut6_I3_O)        0.124    15.261 f  execute0/alu0/rs2E[3]_i_4/O
                         net (fo=1, routed)           0.634    15.895    execute0/alu0/rs2E[3]_i_4_n_0
    SLICE_X149Y103       LUT6 (Prop_lut6_I2_O)        0.124    16.019 f  execute0/alu0/rs2E[3]_i_2/O
                         net (fo=5, routed)           0.726    16.745    decoder0/load_data[3]
    SLICE_X147Y93        LUT5 (Prop_lut5_I2_O)        0.124    16.869 f  decoder0/ans0_carry_i_13/O
                         net (fo=125, routed)         1.482    18.351    decoder0/ans0_carry_i_13_n_0
    SLICE_X138Y80        LUT3 (Prop_lut3_I1_O)        0.124    18.475 r  decoder0/alu_result[5]_i_11/O
                         net (fo=3, routed)           1.233    19.709    decoder0/alu_result[5]_i_11_n_0
    SLICE_X143Y77        LUT6 (Prop_lut6_I2_O)        0.124    19.833 r  decoder0/alu_result[2]_i_12/O
                         net (fo=3, routed)           0.673    20.506    decoder0/alu_result[2]_i_12_n_0
    SLICE_X141Y78        LUT3 (Prop_lut3_I2_O)        0.124    20.630 r  decoder0/alu_result[2]_i_10/O
                         net (fo=2, routed)           0.901    21.530    decoder0/alu_result[2]_i_10_n_0
    SLICE_X133Y77        LUT6 (Prop_lut6_I4_O)        0.124    21.654 r  decoder0/alu_result[2]_i_4/O
                         net (fo=2, routed)           0.424    22.078    decoder0/alu_result[2]_i_4_n_0
    SLICE_X131Y78        LUT6 (Prop_lut6_I3_O)        0.124    22.202 r  decoder0/alu_result[2]_i_1/O
                         net (fo=21, routed)          3.302    25.504    execute0/p_1_in[2]
    SLICE_X75Y149        FDRE                                         r  execute0/alu_result_reg[2]_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.536    25.036    execute0/sysclk_IBUF_BUFG
    SLICE_X75Y149        FDRE                                         r  execute0/alu_result_reg[2]_replica_3/C
                         clock pessimism              0.185    25.221    
                         clock uncertainty           -0.035    25.186    
    SLICE_X75Y149        FDRE (Setup_fdre_C_D)       -0.067    25.119    execute0/alu_result_reg[2]_replica_3
  -------------------------------------------------------------------
                         required time                         25.119    
                         arrival time                         -25.504    
  -------------------------------------------------------------------
                         slack                                 -0.385    

Slack (VIOLATED) :        -0.369ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_20/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.865ns  (logic 4.029ns (20.281%)  route 15.836ns (79.719%))
  Logic Levels:           19  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=9 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 25.238 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.648     5.333    execute0/sysclk_IBUF_BUFG
    SLICE_X85Y103        FDRE                                         r  execute0/alu_result_reg[3]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  execute0/alu_result_reg[3]_replica_19/Q
                         net (fo=504, routed)         1.913     7.702    datamem0/datamem_reg_10752_11007_15_15/A1
    SLICE_X76Y102        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.826 r  datamem0/datamem_reg_10752_11007_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.826    datamem0/datamem_reg_10752_11007_15_15/OD
    SLICE_X76Y102        MUXF7 (Prop_muxf7_I0_O)      0.241     8.067 r  datamem0/datamem_reg_10752_11007_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.067    datamem0/datamem_reg_10752_11007_15_15/O0
    SLICE_X76Y102        MUXF8 (Prop_muxf8_I0_O)      0.098     8.165 r  datamem0/datamem_reg_10752_11007_15_15/F8/O
                         net (fo=1, routed)           2.367    10.531    datamem0/datamem_reg_10752_11007_15_15_n_0
    SLICE_X114Y120       LUT6 (Prop_lut6_I1_O)        0.319    10.850 r  datamem0/datamem_reg_0_255_15_15_i_37/O
                         net (fo=1, routed)           0.000    10.850    datamem0/datamem_reg_0_255_15_15_i_37_n_0
    SLICE_X114Y120       MUXF7 (Prop_muxf7_I0_O)      0.212    11.062 r  datamem0/datamem_reg_0_255_15_15_i_18/O
                         net (fo=1, routed)           0.000    11.062    datamem0/datamem_reg_0_255_15_15_i_18_n_0
    SLICE_X114Y120       MUXF8 (Prop_muxf8_I1_O)      0.094    11.156 r  datamem0/datamem_reg_0_255_15_15_i_8/O
                         net (fo=1, routed)           1.514    12.670    execute0/gen_branch_signal0/rs2E[15]_i_20_0
    SLICE_X147Y127       LUT6 (Prop_lut6_I1_O)        0.316    12.986 r  execute0/gen_branch_signal0/datamem_reg_0_255_15_15_i_5/O
                         net (fo=3, routed)           1.029    14.015    execute0/alu0/rs2E[13]_i_4_1
    SLICE_X149Y113       LUT6 (Prop_lut6_I4_O)        0.124    14.139 r  execute0/alu0/rs2E[15]_i_20/O
                         net (fo=2, routed)           0.883    15.023    execute0/gen_branch_signal0/rs2E[14]_i_4_0
    SLICE_X153Y112       LUT6 (Prop_lut6_I1_O)        0.124    15.147 r  execute0/gen_branch_signal0/rs2E[13]_i_4/O
                         net (fo=8, routed)           1.047    16.194    execute0/gen_branch_signal0/info_loadE_reg[0]_2
    SLICE_X151Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.318 r  execute0/gen_branch_signal0/rs2E[8]_i_4/O
                         net (fo=2, routed)           0.517    16.835    execute0/gen_branch_signal0/alu_result_reg[1]_3
    SLICE_X153Y96        LUT6 (Prop_lut6_I2_O)        0.124    16.959 r  execute0/gen_branch_signal0/rs2E[8]_i_2/O
                         net (fo=5, routed)           0.548    17.507    decoder0/load_data[8]
    SLICE_X147Y92        LUT6 (Prop_lut6_I5_O)        0.124    17.631 r  decoder0/rs2E[8]_i_1/O
                         net (fo=3, routed)           0.911    18.542    decoder0/rd_data_reg[8]
    SLICE_X135Y88        LUT3 (Prop_lut3_I0_O)        0.124    18.666 r  decoder0/ans0_carry__1_i_15/O
                         net (fo=7, routed)           0.654    19.321    decoder0/ans0_carry__1_i_15_n_0
    SLICE_X139Y83        LUT2 (Prop_lut2_I1_O)        0.124    19.445 r  decoder0/ans0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    19.445    execute0/alu0/alu_result[8]_i_5[0]
    SLICE_X139Y83        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.977 r  execute0/alu0/ans0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.977    execute0/alu0/ans0_carry__1_n_0
    SLICE_X139Y84        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    20.199 r  execute0/alu0/ans0_carry__2/O[0]
                         net (fo=1, routed)           0.956    21.155    decoder0/data0[12]
    SLICE_X130Y82        LUT5 (Prop_lut5_I0_O)        0.299    21.454 r  decoder0/alu_result[12]_i_5/O
                         net (fo=1, routed)           0.504    21.958    decoder0/alu_result[12]_i_5_n_0
    SLICE_X130Y75        LUT6 (Prop_lut6_I0_O)        0.124    22.082 r  decoder0/alu_result[12]_i_3/O
                         net (fo=6, routed)           0.604    22.687    decoder0/alu_result[12]_i_3_n_0
    SLICE_X133Y75        LUT6 (Prop_lut6_I2_O)        0.124    22.811 r  decoder0/pc1[12]_i_1/O
                         net (fo=33, routed)          2.388    25.198    fetch0/ADDRARDADDR[10]
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.738    25.238    fetch0/sysclk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/CLKARDCLK
                         clock pessimism              0.193    25.431    
                         clock uncertainty           -0.035    25.396    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    24.830    fetch0/ir_reg_0_20
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                         -25.198    
  -------------------------------------------------------------------
                         slack                                 -0.369    

Slack (VIOLATED) :        -0.329ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_19/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            execute0/alu_result_reg[8]_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.107ns  (logic 2.976ns (14.801%)  route 17.131ns (85.199%))
  Logic Levels:           16  (LUT5=1 LUT6=10 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 25.028 - 20.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.648     5.333    execute0/sysclk_IBUF_BUFG
    SLICE_X85Y103        FDRE                                         r  execute0/alu_result_reg[3]_replica_19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y103        FDRE (Prop_fdre_C_Q)         0.456     5.789 r  execute0/alu_result_reg[3]_replica_19/Q
                         net (fo=504, routed)         1.913     7.702    datamem0/datamem_reg_10752_11007_15_15/A1
    SLICE_X76Y102        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.826 r  datamem0/datamem_reg_10752_11007_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.826    datamem0/datamem_reg_10752_11007_15_15/OD
    SLICE_X76Y102        MUXF7 (Prop_muxf7_I0_O)      0.241     8.067 r  datamem0/datamem_reg_10752_11007_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.067    datamem0/datamem_reg_10752_11007_15_15/O0
    SLICE_X76Y102        MUXF8 (Prop_muxf8_I0_O)      0.098     8.165 r  datamem0/datamem_reg_10752_11007_15_15/F8/O
                         net (fo=1, routed)           2.367    10.531    datamem0/datamem_reg_10752_11007_15_15_n_0
    SLICE_X114Y120       LUT6 (Prop_lut6_I1_O)        0.319    10.850 r  datamem0/datamem_reg_0_255_15_15_i_37/O
                         net (fo=1, routed)           0.000    10.850    datamem0/datamem_reg_0_255_15_15_i_37_n_0
    SLICE_X114Y120       MUXF7 (Prop_muxf7_I0_O)      0.212    11.062 r  datamem0/datamem_reg_0_255_15_15_i_18/O
                         net (fo=1, routed)           0.000    11.062    datamem0/datamem_reg_0_255_15_15_i_18_n_0
    SLICE_X114Y120       MUXF8 (Prop_muxf8_I1_O)      0.094    11.156 r  datamem0/datamem_reg_0_255_15_15_i_8/O
                         net (fo=1, routed)           1.514    12.670    execute0/gen_branch_signal0/rs2E[15]_i_20_0
    SLICE_X147Y127       LUT6 (Prop_lut6_I1_O)        0.316    12.986 r  execute0/gen_branch_signal0/datamem_reg_0_255_15_15_i_5/O
                         net (fo=3, routed)           1.029    14.015    execute0/alu0/rs2E[13]_i_4_1
    SLICE_X149Y113       LUT6 (Prop_lut6_I4_O)        0.124    14.139 r  execute0/alu0/rs2E[15]_i_20/O
                         net (fo=2, routed)           0.883    15.023    execute0/gen_branch_signal0/rs2E[14]_i_4_0
    SLICE_X153Y112       LUT6 (Prop_lut6_I1_O)        0.124    15.147 r  execute0/gen_branch_signal0/rs2E[13]_i_4/O
                         net (fo=8, routed)           1.047    16.194    execute0/gen_branch_signal0/info_loadE_reg[0]_2
    SLICE_X151Y101       LUT6 (Prop_lut6_I5_O)        0.124    16.318 r  execute0/gen_branch_signal0/rs2E[8]_i_4/O
                         net (fo=2, routed)           0.517    16.835    execute0/gen_branch_signal0/alu_result_reg[1]_3
    SLICE_X153Y96        LUT6 (Prop_lut6_I2_O)        0.124    16.959 r  execute0/gen_branch_signal0/rs2E[8]_i_2/O
                         net (fo=5, routed)           0.855    17.814    decoder0/load_data[8]
    SLICE_X147Y89        LUT5 (Prop_lut5_I4_O)        0.124    17.938 r  decoder0/ans0_carry__1_i_4/O
                         net (fo=15, routed)          1.323    19.260    decoder0/x[8]
    SLICE_X139Y78        LUT6 (Prop_lut6_I2_O)        0.124    19.384 r  decoder0/alu_result[10]_i_11/O
                         net (fo=2, routed)           0.799    20.183    decoder0/alu_result[10]_i_11_n_0
    SLICE_X137Y78        LUT6 (Prop_lut6_I3_O)        0.124    20.307 r  decoder0/alu_result[8]_i_7/O
                         net (fo=1, routed)           0.722    21.029    decoder0/alu_result[8]_i_7_n_0
    SLICE_X135Y80        LUT6 (Prop_lut6_I3_O)        0.124    21.153 r  decoder0/alu_result[8]_i_3/O
                         net (fo=2, routed)           0.490    21.642    decoder0/alu_result[8]_i_3_n_0
    SLICE_X135Y81        LUT6 (Prop_lut6_I2_O)        0.124    21.766 r  decoder0/alu_result[8]_i_1/O
                         net (fo=13, routed)          3.674    25.440    execute0/p_1_in[8]
    SLICE_X67Y160        FDRE                                         r  execute0/alu_result_reg[8]_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.529    25.028    execute0/sysclk_IBUF_BUFG
    SLICE_X67Y160        FDRE                                         r  execute0/alu_result_reg[8]_replica_5/C
                         clock pessimism              0.185    25.213    
                         clock uncertainty           -0.035    25.178    
    SLICE_X67Y160        FDRE (Setup_fdre_C_D)       -0.067    25.111    execute0/alu_result_reg[8]_replica_5
  -------------------------------------------------------------------
                         required time                         25.111    
                         arrival time                         -25.440    
  -------------------------------------------------------------------
                         slack                                 -0.329    

Slack (VIOLATED) :        -0.301ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_2/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.058ns  (logic 3.465ns (17.275%)  route 16.593ns (82.725%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.507ns = ( 25.507 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.275    22.820    decoder0/branch_sig
    SLICE_X123Y78        LUT6 (Prop_lut6_I4_O)        0.124    22.944 r  decoder0/pc1[2]_i_1/O
                         net (fo=33, routed)          2.448    25.391    fetch0/ADDRARDADDR[0]
    RAMB36_X7Y4          RAMB36E1                                     r  fetch0/ir_reg_0_2/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       2.007    25.507    fetch0/sysclk_IBUF_BUFG
    RAMB36_X7Y4          RAMB36E1                                     r  fetch0/ir_reg_0_2/CLKARDCLK
                         clock pessimism              0.185    25.692    
                         clock uncertainty           -0.035    25.656    
    RAMB36_X7Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    25.090    fetch0/ir_reg_0_2
  -------------------------------------------------------------------
                         required time                         25.090    
                         arrival time                         -25.391    
  -------------------------------------------------------------------
                         slack                                 -0.301    

Slack (VIOLATED) :        -0.295ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_20/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.783ns  (logic 3.465ns (17.515%)  route 16.318ns (82.485%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.238ns = ( 25.238 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.151    22.696    decoder0/branch_sig
    SLICE_X127Y78        LUT6 (Prop_lut6_I4_O)        0.124    22.820 r  decoder0/pc1[7]_i_1/O
                         net (fo=33, routed)          2.297    25.117    fetch0/ADDRARDADDR[5]
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.738    25.238    fetch0/sysclk_IBUF_BUFG
    RAMB36_X4Y11         RAMB36E1                                     r  fetch0/ir_reg_0_20/CLKARDCLK
                         clock pessimism              0.185    25.423    
                         clock uncertainty           -0.035    25.388    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    24.822    fetch0/ir_reg_0_20
  -------------------------------------------------------------------
                         required time                         24.822    
                         arrival time                         -25.117    
  -------------------------------------------------------------------
                         slack                                 -0.295    

Slack (VIOLATED) :        -0.294ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[6]_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            execute0/alu_result_reg[2]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        20.116ns  (logic 3.289ns (16.351%)  route 16.827ns (83.649%))
  Logic Levels:           16  (LUT3=2 LUT5=1 LUT6=8 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.045ns = ( 25.045 - 20.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.627     5.312    execute0/sysclk_IBUF_BUFG
    SLICE_X82Y158        FDRE                                         r  execute0/alu_result_reg[6]_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y158        FDRE (Prop_fdre_C_Q)         0.419     5.731 r  execute0/alu_result_reg[6]_replica_11/Q
                         net (fo=384, routed)         1.811     7.542    datamem0/datamem_reg_3328_3583_11_11/A4
    SLICE_X60Y161        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.511     8.053 f  datamem0/datamem_reg_3328_3583_11_11/RAMS64E_B/O
                         net (fo=1, routed)           0.000     8.053    datamem0/datamem_reg_3328_3583_11_11/OB
    SLICE_X60Y161        MUXF7 (Prop_muxf7_I0_O)      0.209     8.262 f  datamem0/datamem_reg_3328_3583_11_11/F7.A/O
                         net (fo=1, routed)           0.000     8.262    datamem0/datamem_reg_3328_3583_11_11/O1
    SLICE_X60Y161        MUXF8 (Prop_muxf8_I1_O)      0.088     8.350 f  datamem0/datamem_reg_3328_3583_11_11/F8/O
                         net (fo=1, routed)           2.461    10.811    datamem0/datamem_reg_3328_3583_11_11_n_0
    SLICE_X97Y135        LUT6 (Prop_lut6_I3_O)        0.319    11.130 f  datamem0/datamem_reg_0_255_11_11_i_46/O
                         net (fo=1, routed)           0.000    11.130    datamem0/datamem_reg_0_255_11_11_i_46_n_0
    SLICE_X97Y135        MUXF7 (Prop_muxf7_I1_O)      0.217    11.347 f  datamem0/datamem_reg_0_255_11_11_i_22/O
                         net (fo=1, routed)           0.000    11.347    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5_0
    SLICE_X97Y135        MUXF8 (Prop_muxf8_I1_O)      0.094    11.441 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_10/O
                         net (fo=1, routed)           1.331    12.771    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_10_n_0
    SLICE_X125Y120       LUT6 (Prop_lut6_I5_O)        0.316    13.087 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5/O
                         net (fo=2, routed)           0.601    13.689    execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_5_n_0
    SLICE_X135Y119       LUT6 (Prop_lut6_I0_O)        0.124    13.813 f  execute0/gen_branch_signal0/datamem_reg_0_255_11_11_i_4/O
                         net (fo=6, routed)           1.324    15.137    execute0/alu0/p_6_in[2]
    SLICE_X149Y104       LUT6 (Prop_lut6_I3_O)        0.124    15.261 f  execute0/alu0/rs2E[3]_i_4/O
                         net (fo=1, routed)           0.634    15.895    execute0/alu0/rs2E[3]_i_4_n_0
    SLICE_X149Y103       LUT6 (Prop_lut6_I2_O)        0.124    16.019 f  execute0/alu0/rs2E[3]_i_2/O
                         net (fo=5, routed)           0.726    16.745    decoder0/load_data[3]
    SLICE_X147Y93        LUT5 (Prop_lut5_I2_O)        0.124    16.869 f  decoder0/ans0_carry_i_13/O
                         net (fo=125, routed)         1.482    18.351    decoder0/ans0_carry_i_13_n_0
    SLICE_X138Y80        LUT3 (Prop_lut3_I1_O)        0.124    18.475 r  decoder0/alu_result[5]_i_11/O
                         net (fo=3, routed)           1.233    19.709    decoder0/alu_result[5]_i_11_n_0
    SLICE_X143Y77        LUT6 (Prop_lut6_I2_O)        0.124    19.833 r  decoder0/alu_result[2]_i_12/O
                         net (fo=3, routed)           0.673    20.506    decoder0/alu_result[2]_i_12_n_0
    SLICE_X141Y78        LUT3 (Prop_lut3_I2_O)        0.124    20.630 r  decoder0/alu_result[2]_i_10/O
                         net (fo=2, routed)           0.901    21.530    decoder0/alu_result[2]_i_10_n_0
    SLICE_X133Y77        LUT6 (Prop_lut6_I4_O)        0.124    21.654 r  decoder0/alu_result[2]_i_4/O
                         net (fo=2, routed)           0.424    22.078    decoder0/alu_result[2]_i_4_n_0
    SLICE_X131Y78        LUT6 (Prop_lut6_I3_O)        0.124    22.202 r  decoder0/alu_result[2]_i_1/O
                         net (fo=21, routed)          3.226    25.428    execute0/p_1_in[2]
    SLICE_X65Y149        FDRE                                         r  execute0/alu_result_reg[2]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.545    25.045    execute0/sysclk_IBUF_BUFG
    SLICE_X65Y149        FDRE                                         r  execute0/alu_result_reg[2]_replica_1/C
                         clock pessimism              0.185    25.230    
                         clock uncertainty           -0.035    25.195    
    SLICE_X65Y149        FDRE (Setup_fdre_C_D)       -0.061    25.134    execute0/alu_result_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         25.134    
                         arrival time                         -25.428    
  -------------------------------------------------------------------
                         slack                                 -0.294    

Slack (VIOLATED) :        -0.271ns  (required time - arrival time)
  Source:                 execute0/alu_result_reg[3]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            fetch0/ir_reg_0_15/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.610ns  (logic 3.465ns (17.670%)  route 16.145ns (82.330%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 25.088 - 20.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.114     3.589    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.685 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.649     5.334    execute0/sysclk_IBUF_BUFG
    SLICE_X89Y153        FDRE                                         r  execute0/alu_result_reg[3]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y153        FDRE (Prop_fdre_C_Q)         0.456     5.790 r  execute0/alu_result_reg[3]_replica_13/Q
                         net (fo=540, routed)         2.410     8.199    datamem0/datamem_reg_30976_31231_22_22/A1
    SLICE_X90Y176        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.323 f  datamem0/datamem_reg_30976_31231_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.323    datamem0/datamem_reg_30976_31231_22_22/OD
    SLICE_X90Y176        MUXF7 (Prop_muxf7_I0_O)      0.241     8.564 f  datamem0/datamem_reg_30976_31231_22_22/F7.B/O
                         net (fo=1, routed)           0.000     8.564    datamem0/datamem_reg_30976_31231_22_22/O0
    SLICE_X90Y176        MUXF8 (Prop_muxf8_I0_O)      0.098     8.662 f  datamem0/datamem_reg_30976_31231_22_22/F8/O
                         net (fo=1, routed)           1.208     9.870    datamem0/datamem_reg_30976_31231_22_22_n_0
    SLICE_X105Y172       LUT6 (Prop_lut6_I3_O)        0.319    10.189 f  datamem0/rd_data[22]_i_48/O
                         net (fo=1, routed)           0.000    10.189    datamem0/rd_data[22]_i_48_n_0
    SLICE_X105Y172       MUXF7 (Prop_muxf7_I0_O)      0.212    10.401 f  datamem0/rd_data_reg[22]_i_23/O
                         net (fo=1, routed)           0.000    10.401    datamem0/rd_data_reg[22]_i_23_n_0
    SLICE_X105Y172       MUXF8 (Prop_muxf8_I1_O)      0.094    10.495 f  datamem0/rd_data_reg[22]_i_10/O
                         net (fo=1, routed)           2.300    12.796    datamem0/rd_data_reg[22]_i_10_n_0
    SLICE_X122Y121       LUT6 (Prop_lut6_I0_O)        0.316    13.112 f  datamem0/rd_data[22]_i_5/O
                         net (fo=3, routed)           0.782    13.893    execute0/gen_branch_signal0/rd_data_reg[22]_1
    SLICE_X133Y116       LUT6 (Prop_lut6_I3_O)        0.124    14.017 f  execute0/gen_branch_signal0/rd_data[22]_i_2/O
                         net (fo=8, routed)           0.891    14.908    execute0/alu0/ans0_carry__4_i_10_0[5]
    SLICE_X139Y117       LUT6 (Prop_lut6_I5_O)        0.124    15.032 f  execute0/alu0/rs2E[14]_i_7/O
                         net (fo=1, routed)           1.096    16.128    execute0/alu0/rs2E[14]_i_7_n_0
    SLICE_X145Y105       LUT6 (Prop_lut6_I2_O)        0.124    16.252 f  execute0/alu0/rs2E[14]_i_4/O
                         net (fo=2, routed)           1.109    17.361    execute0/alu0/info_loadE_reg[0]
    SLICE_X153Y94        LUT5 (Prop_lut5_I4_O)        0.124    17.485 f  execute0/alu0/sl_carry__0_i_9/O
                         net (fo=10, routed)          0.786    18.271    decoder0/ans0_inferred__1/i__carry__0
    SLICE_X145Y91        LUT4 (Prop_lut4_I0_O)        0.124    18.395 r  decoder0/sl_carry__0_i_1/O
                         net (fo=2, routed)           0.880    19.275    execute0/gen_branch_signal0/slu_carry__1_0[3]
    SLICE_X143Y89        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    19.660 r  execute0/gen_branch_signal0/sl_carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.660    execute0/gen_branch_signal0/sl_carry__0_n_0
    SLICE_X143Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.774 r  execute0/gen_branch_signal0/sl_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.774    execute0/gen_branch_signal0/sl_carry__1_n_0
    SLICE_X143Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.888 r  execute0/gen_branch_signal0/sl_carry__2/CO[3]
                         net (fo=1, routed)           0.992    20.879    execute0/gen_branch_signal0/data2
    SLICE_X137Y90        LUT6 (Prop_lut6_I4_O)        0.124    21.003 r  execute0/gen_branch_signal0/dstreg_num[4]_i_3/O
                         net (fo=1, routed)           0.418    21.421    decoder0/Ereg2_addr_reg[0]_0
    SLICE_X133Y90        LUT2 (Prop_lut2_I1_O)        0.124    21.545 r  decoder0/dstreg_num[4]_i_1/O
                         net (fo=96, routed)          1.057    22.602    decoder0/branch_sig
    SLICE_X130Y76        LUT6 (Prop_lut6_I4_O)        0.124    22.726 r  decoder0/pc1[14]_i_1/O
                         net (fo=33, routed)          2.217    24.943    fetch0/ADDRARDADDR[12]
    RAMB36_X6Y23         RAMB36E1                                     r  fetch0/ir_reg_0_15/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         1.405    21.405 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.004    23.409    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.500 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       1.589    25.088    fetch0/sysclk_IBUF_BUFG
    RAMB36_X6Y23         RAMB36E1                                     r  fetch0/ir_reg_0_15/CLKARDCLK
                         clock pessimism              0.185    25.273    
                         clock uncertainty           -0.035    25.238    
    RAMB36_X6Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    24.672    fetch0/ir_reg_0_15
  -------------------------------------------------------------------
                         required time                         24.672    
                         arrival time                         -24.943    
  -------------------------------------------------------------------
                         slack                                 -0.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_13568_13823_15_15/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.647     1.592    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  execute0/alu_result_reg[3]/Q
                         net (fo=4, routed)           0.262     1.995    datamem0/datamem_reg_13568_13823_15_15/A1
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.921     2.114    datamem0/datamem_reg_13568_13823_15_15/WCLK
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.509     1.605    
    SLICE_X94Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.914    datamem0/datamem_reg_13568_13823_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_13568_13823_15_15/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.647     1.592    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  execute0/alu_result_reg[3]/Q
                         net (fo=4, routed)           0.262     1.995    datamem0/datamem_reg_13568_13823_15_15/A1
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.921     2.114    datamem0/datamem_reg_13568_13823_15_15/WCLK
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.509     1.605    
    SLICE_X94Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.914    datamem0/datamem_reg_13568_13823_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_13568_13823_15_15/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.647     1.592    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  execute0/alu_result_reg[3]/Q
                         net (fo=4, routed)           0.262     1.995    datamem0/datamem_reg_13568_13823_15_15/A1
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.921     2.114    datamem0/datamem_reg_13568_13823_15_15/WCLK
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_C/CLK
                         clock pessimism             -0.509     1.605    
    SLICE_X94Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.914    datamem0/datamem_reg_13568_13823_15_15/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_13568_13823_15_15/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.981%)  route 0.262ns (65.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.592ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.647     1.592    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y97         FDRE                                         r  execute0/alu_result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y97         FDRE (Prop_fdre_C_Q)         0.141     1.733 r  execute0/alu_result_reg[3]/Q
                         net (fo=4, routed)           0.262     1.995    datamem0/datamem_reg_13568_13823_15_15/A1
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.921     2.114    datamem0/datamem_reg_13568_13823_15_15/WCLK
    SLICE_X94Y97         RAMS64E                                      r  datamem0/datamem_reg_13568_13823_15_15/RAMS64E_D/CLK
                         clock pessimism             -0.509     1.605    
    SLICE_X94Y97         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     1.914    datamem0/datamem_reg_13568_13823_15_15/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_16896_17151_16_16/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.650     1.595    execute0/sysclk_IBUF_BUFG
    SLICE_X101Y97        FDRE                                         r  execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.141     1.736 r  execute0/alu_result_reg[4]/Q
                         net (fo=8, routed)           0.236     1.972    datamem0/datamem_reg_16896_17151_16_16/A2
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.925     2.118    datamem0/datamem_reg_16896_17151_16_16/WCLK
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_A/CLK
                         clock pessimism             -0.510     1.608    
    SLICE_X100Y97        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.862    datamem0/datamem_reg_16896_17151_16_16/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_16896_17151_16_16/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.650     1.595    execute0/sysclk_IBUF_BUFG
    SLICE_X101Y97        FDRE                                         r  execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.141     1.736 r  execute0/alu_result_reg[4]/Q
                         net (fo=8, routed)           0.236     1.972    datamem0/datamem_reg_16896_17151_16_16/A2
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.925     2.118    datamem0/datamem_reg_16896_17151_16_16/WCLK
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_B/CLK
                         clock pessimism             -0.510     1.608    
    SLICE_X100Y97        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.862    datamem0/datamem_reg_16896_17151_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_16896_17151_16_16/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.650     1.595    execute0/sysclk_IBUF_BUFG
    SLICE_X101Y97        FDRE                                         r  execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.141     1.736 r  execute0/alu_result_reg[4]/Q
                         net (fo=8, routed)           0.236     1.972    datamem0/datamem_reg_16896_17151_16_16/A2
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.925     2.118    datamem0/datamem_reg_16896_17151_16_16/WCLK
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_C/CLK
                         clock pessimism             -0.510     1.608    
    SLICE_X100Y97        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.862    datamem0/datamem_reg_16896_17151_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_16896_17151_16_16/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.436%)  route 0.236ns (62.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.650     1.595    execute0/sysclk_IBUF_BUFG
    SLICE_X101Y97        FDRE                                         r  execute0/alu_result_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y97        FDRE (Prop_fdre_C_Q)         0.141     1.736 r  execute0/alu_result_reg[4]/Q
                         net (fo=8, routed)           0.236     1.972    datamem0/datamem_reg_16896_17151_16_16/A2
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.925     2.118    datamem0/datamem_reg_16896_17151_16_16/WCLK
    SLICE_X100Y97        RAMS64E                                      r  datamem0/datamem_reg_16896_17151_16_16/RAMS64E_D/CLK
                         clock pessimism             -0.510     1.608    
    SLICE_X100Y97        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.862    datamem0/datamem_reg_16896_17151_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[7]_replica_20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_12288_12543_15_15/RAMS64E_A/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.160%)  route 0.158ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.581     1.526    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y102        FDRE                                         r  execute0/alu_result_reg[7]_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  execute0/alu_result_reg[7]_replica_20/Q
                         net (fo=1044, routed)        0.158     1.825    datamem0/datamem_reg_12288_12543_15_15/A5
    SLICE_X94Y103        RAMS64E                                      r  datamem0/datamem_reg_12288_12543_15_15/RAMS64E_A/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.850     2.043    datamem0/datamem_reg_12288_12543_15_15/WCLK
    SLICE_X94Y103        RAMS64E                                      r  datamem0/datamem_reg_12288_12543_15_15/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X94Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.711    datamem0/datamem_reg_12288_12543_15_15/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 execute0/alu_result_reg[7]_replica_20/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            datamem0/datamem_reg_12288_12543_15_15/RAMS64E_B/ADR5
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.160%)  route 0.158ns (52.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.945 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.581     1.526    execute0/sysclk_IBUF_BUFG
    SLICE_X95Y102        FDRE                                         r  execute0/alu_result_reg[7]_replica_20/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y102        FDRE (Prop_fdre_C_Q)         0.141     1.667 r  execute0/alu_result_reg[7]_replica_20/Q
                         net (fo=1044, routed)        0.158     1.825    datamem0/datamem_reg_12288_12543_15_15/A5
    SLICE_X94Y103        RAMS64E                                      r  datamem0/datamem_reg_12288_12543_15_15/RAMS64E_B/ADR5
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=17122, routed)       0.850     2.043    datamem0/datamem_reg_12288_12543_15_15/WCLK
    SLICE_X94Y103        RAMS64E                                      r  datamem0/datamem_reg_12288_12543_15_15/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.541    
    SLICE_X94Y103        RAMS64E (Hold_rams64e_CLK_ADR5)
                                                      0.170     1.711    datamem0/datamem_reg_12288_12543_15_15/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y23    fetch0/ir_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y17    fetch0/ir_reg_0_28/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y7     fetch0/ir_reg_0_16/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y20    fetch0/ir_reg_0_29/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y14    fetch0/ir_reg_0_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y19    fetch0/ir_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y10    fetch0/ir_reg_0_18/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X6Y16    fetch0/ir_reg_0_30/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y11    fetch0/ir_reg_0_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X7Y12    fetch0/ir_reg_0_4/CLKARDCLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X120Y60   datamem0/datamem_reg_16384_16639_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X120Y60   datamem0/datamem_reg_16384_16639_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X120Y60   datamem0/datamem_reg_16384_16639_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X120Y60   datamem0/datamem_reg_16384_16639_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X142Y91   datamem0/datamem_reg_18688_18943_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X142Y91   datamem0/datamem_reg_18688_18943_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X84Y113   datamem0/datamem_reg_20736_20991_7_7/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X80Y136   datamem0/datamem_reg_27648_27903_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X80Y136   datamem0/datamem_reg_27648_27903_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         15.000      13.750     SLICE_X112Y129  datamem0/datamem_reg_9984_10239_11_11/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y121  datamem0/datamem_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X144Y121  datamem0/datamem_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y61   datamem0/datamem_reg_11776_12031_14_14/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y61   datamem0/datamem_reg_11776_12031_14_14/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y61   datamem0/datamem_reg_11776_12031_14_14/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X128Y71   datamem0/datamem_reg_14080_14335_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X128Y71   datamem0/datamem_reg_14080_14335_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X84Y69    datamem0/datamem_reg_16128_16383_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y84   datamem0/datamem_reg_16128_16383_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y84   datamem0/datamem_reg_16128_16383_9_9/RAMS64E_B/CLK



