# APB_UVM
UVM Based Test Bench Verification Environment for verification of APB Protocol

Designed an APB RAM in SystemVerilog capable of storing and sending a total of 32 data elements each having a size of 32-bits
Built UVM test bench components and the entire Verification Environment from scratch to verify functionality of APB protocol.
Generated sequences for Write and Read operations in valid and invalid address ranges each having 15 transactions. Successfully
verified functionality through behavioral simulation in Xilinx Vivado.
