# vsim -modelsimini C:/Users/Mani/Documents/Projects/FPGA/Training_SPI_slave/workspace/modelsim/modelsim/modelsim.ini -wlf C:/Users/Mani/Documents/Projects/FPGA/Training_SPI_slave/workspace/modelsim/test_output/lib.spi_slave_tb.receive_one_byte3a1fdfe08b45a7bb5f5c121ee5c172b3a3b62786/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.spi_slave_tb -L vunit_lib -L lib -g/spi_slave_tb/runner_cfg="active python runner : true,enabled_test_cases : receive_one_byte,output path : C::/Users/Mani/Documents/Projects/FPGA/Training_SPI_slave/workspace/modelsim/test_output/lib.spi_slave_tb.receive_one_byte3a1fdfe08b45a7bb5f5c121ee5c172b3a3b62786/,tb path : C::/Users/Mani/Documents/Projects/FPGA/Training_SPI_slave/rtl/sim/spi_slave/,use_color : true" 
# Start time: 22:40:50 on Dec 27,2022
# Break in Function vunit_pkg/test_runner::cleanup at C:/Users/Mani/AppData/Local/Programs/Python/Python311/Lib/site-packages/vunit/verilog/vunit_pkg.sv line 138
# Stopped at C:/Users/Mani/AppData/Local/Programs/Python/Python311/Lib/site-packages/vunit/verilog/vunit_pkg.sv line 138
