<html>
<head>
<meta charset="UTF-8">
<title>Svex-compilation</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=SV____SVEX-COMPILATION">Click for Svex-compilation in the Full Manual</a></h3>

<p>Turning a hierarchical SVEX design into a finite state machine.</p> <p>The function <a href="SV____SVEX-DESIGN-COMPILE.html">svex-design-compile</a> extracts a finite state 
machine representation from a hierarchical SVEX design.  See also <a href="ACL2____DEFSVTV.html">defsvtv</a>, <a href="SV____DEFSVTV_42.html">defsvtv$</a>, and <a href="SV____DEFCYCLE.html">defcycle</a>, which all perform this process 
and subsequently perform some amount of unrolling of the resulting finite state 
machine in order to produce either a pipeline representation (<a href="ACL2____DEFSVTV.html">defsvtv</a> 
and <a href="SV____DEFSVTV_42.html">defsvtv$</a>) or a cycle FSM (<a href="SV____DEFCYCLE.html">defcycle</a>).</p> 
 
<p>We follow these steps to turn an svex module hierarchy into a finite-state 
machine representation:</p> 
<ul> 
<li>Enumerate wires.  We walk over each module and count the wires contained in 
it and all its submodules.  We store this information in a module database (see 
<a href="SV____MODDB.html">moddb</a>), which allows us to both look up a hierarchical names and get 
their wire indices or vice versa.</li> 
<li>Translate the module hierarchy's assignments and aliases by replacing wire 
names with indices (see <a href="SV____MODALIST-NAMED-_E3INDEXED.html">modalist-named-&gt;indexed</a>).</li> 
<li>Flatten the assignments, aliases, and stateholding elements 
 (see <a href="SV____SVEX-MOD-_E3FLATTEN.html">svex-mod-&gt;flatten</a>).</li> 
<li>Use the flattened aliases to compute a canonical alias table, mapping every 
wire to a canonical representation (see <a href="SV____CANONICALIZE-ALIAS-PAIRS.html">canonicalize-alias-pairs</a>).</li> 
<li>Canonicalize the wires in the flattened assignment list and 
stateholding elements using the alias table (see <a href="SV____ASSIGNS-SUBST.html">assigns-subst</a>).</li> 
<li>Convert the lists of assignments and stateholding elements, which may 
have arbitrary LHS expressions as the left-hand sides, into a list of 
assignments to variables.  This involves segmenting each assignment into 
separate assignments to its individual LHS components (see <a href="SV____ASSIGNS-_E3NETASSIGNS.html">assigns-&gt;netassigns</a>), 
and then for wires that have multiple assignments, resolving these together to 
obtain a single RHS (see <a href="SV____NETASSIGNS-_E3RESOLVES.html">netassigns-&gt;resolves</a>).</li> 
<li>Compose assignments together to obtain the full 0-delay formulas for each 
canonical wire and full update functions for each state bit; that is, formulas 
in terms of primary inputs and previous states (see <a href="SV____SVEX-ASSIGNS-COMPOSE.html">svex-assigns-compose</a>).</li> 
</ul> 

</body>
</html>
