// Seed: 1145640716
module module_0 (
    output logic id_0,
    output wire id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    input logic id_5,
    input id_6,
    output id_7
);
  logic id_8;
  type_20 id_9 (
      .id_0 (id_3),
      .id_1 (1),
      .id_2 (1),
      .id_3 (id_7),
      .id_4 (id_8),
      .id_5 (id_0),
      .id_6 (1),
      .id_7 (1),
      .id_8 (1),
      .id_9 (1 == id_6),
      .id_10(1),
      .id_11(1),
      .id_12(id_7),
      .id_13(id_4 - 1),
      .id_14(id_4)
  );
  logic id_10 (
      id_7[1'b0 : 1],
      id_1[1],
      id_6
  );
  assign id_4 = 1;
  assign id_9 = id_10;
  logic id_11 = 1 & 1;
  type_23 id_12 (.id_0(id_8));
  logic id_13 = 1;
endmodule
