<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/os_cpu/linux_sparc/orderAccess_linux_sparc.hpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center><a href="atomic_linux_sparc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_sparc.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/os_cpu/linux_sparc/orderAccess_linux_sparc.hpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
31 
32 // A compiler barrier, forcing the C++ compiler to invalidate all memory assumptions
33 static inline void compiler_barrier() {
34   __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;);
35 }
36 
37 // Assume TSO.
38 
39 inline void OrderAccess::loadload()   { compiler_barrier(); }
40 inline void OrderAccess::storestore() { compiler_barrier(); }
41 inline void OrderAccess::loadstore()  { compiler_barrier(); }
42 inline void OrderAccess::storeload()  { fence();            }
43 
44 inline void OrderAccess::acquire()    { compiler_barrier(); }
45 inline void OrderAccess::release()    { compiler_barrier(); }
46 
47 inline void OrderAccess::fence() {
48   __asm__ volatile (&quot;membar  #StoreLoad&quot; : : : &quot;memory&quot;);
49 }
50 


51 #endif // OS_CPU_LINUX_SPARC_ORDERACCESS_LINUX_SPARC_HPP
</pre>
</td>
<td>
<hr />
<pre>
31 
32 // A compiler barrier, forcing the C++ compiler to invalidate all memory assumptions
33 static inline void compiler_barrier() {
34   __asm__ volatile (&quot;&quot; : : : &quot;memory&quot;);
35 }
36 
37 // Assume TSO.
38 
39 inline void OrderAccess::loadload()   { compiler_barrier(); }
40 inline void OrderAccess::storestore() { compiler_barrier(); }
41 inline void OrderAccess::loadstore()  { compiler_barrier(); }
42 inline void OrderAccess::storeload()  { fence();            }
43 
44 inline void OrderAccess::acquire()    { compiler_barrier(); }
45 inline void OrderAccess::release()    { compiler_barrier(); }
46 
47 inline void OrderAccess::fence() {
48   __asm__ volatile (&quot;membar  #StoreLoad&quot; : : : &quot;memory&quot;);
49 }
50 
<span class="line-added">51 inline void OrderAccess::cross_modify_fence() { }</span>
<span class="line-added">52 </span>
53 #endif // OS_CPU_LINUX_SPARC_ORDERACCESS_LINUX_SPARC_HPP
</pre>
</td>
</tr>
</table>
<center><a href="atomic_linux_sparc.hpp.sdiff.html" target="_top">&lt; prev</a> <a href="../../../../index.html" target="_top">index</a> <a href="os_linux_sparc.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>