-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hidden_states_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    hidden_states_0_V_ce0 : OUT STD_LOGIC;
    hidden_states_0_V_we0 : OUT STD_LOGIC;
    hidden_states_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    hidden_states_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
    final_output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    final_output_0_V_ce0 : OUT STD_LOGIC;
    final_output_0_V_we0 : OUT STD_LOGIC;
    final_output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    final_output_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
end;


architecture behav of attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (36 downto 0) := "0000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (36 downto 0) := "0000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (36 downto 0) := "0000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (36 downto 0) := "0000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (36 downto 0) := "0000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (36 downto 0) := "0000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (36 downto 0) := "0000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (36 downto 0) := "0001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (36 downto 0) := "0010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (36 downto 0) := "0100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (36 downto 0) := "1000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv22_132AE2 : STD_LOGIC_VECTOR (21 downto 0) := "0100110010101011100010";
    constant ap_const_lv22_12D593 : STD_LOGIC_VECTOR (21 downto 0) := "0100101101010110010011";
    constant ap_const_lv22_AED1D : STD_LOGIC_VECTOR (21 downto 0) := "0010101110110100011101";
    constant ap_const_lv22_B1C47 : STD_LOGIC_VECTOR (21 downto 0) := "0010110001110001000111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv113_1279A935CB44F3B : STD_LOGIC_VECTOR (112 downto 0) := "00000000000000000000000000000000000000000000000000000000100100111100110101001001101011100101101000100111100111011";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv113_0 : STD_LOGIC_VECTOR (112 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv40_0 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (36 downto 0) := "0000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ln_weight_in_V_ce0 : STD_LOGIC;
    signal ln_weight_in_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_weights_ce0 : STD_LOGIC;
    signal q_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_weights_ce0 : STD_LOGIC;
    signal k_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_weights_ce0 : STD_LOGIC;
    signal v_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ln_weight_V_ce0 : STD_LOGIC;
    signal ln_weight_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal o_weights_ce0 : STD_LOGIC;
    signal o_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_quantize_activation_fu_389_ap_return : STD_LOGIC_VECTOR (39 downto 0);
    signal reg_466 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_quantize_activation_fu_389_ap_ready : STD_LOGIC;
    signal grp_quantize_activation_fu_389_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_ap_done : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_ap_ready : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_block_state35_on_subcall_done : BOOLEAN;
    signal add_ln37_fu_477_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal h_fu_494_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal h_reg_767 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_ln1265_fu_520_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln1265_reg_772 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln178_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln180_fu_532_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln180_reg_780 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal attn_weights_0_V_ad_reg_785 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln180_fu_526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal attn_weights_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_weights_0_V_lo_reg_790 : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal tmp_80_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal grp_fu_571_p2 : STD_LOGIC_VECTOR (112 downto 0);
    signal mul_ln1148_reg_806 : STD_LOGIC_VECTOR (112 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal tmp_82_reg_811 : STD_LOGIC_VECTOR (38 downto 0);
    signal select_ln1148_fu_602_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal select_ln1148_reg_816 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal add_ln211_fu_634_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln211_reg_825 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal sub_ln213_fu_668_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln213_reg_830 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln211_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_694_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln203_reg_835 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln212_fu_710_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln212_reg_843 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal add_ln213_fu_716_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln213_reg_848 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln212_fu_704_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln37_1_fu_745_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal quantized_hidden_sta_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal quantized_hidden_sta_ce0 : STD_LOGIC;
    signal quantized_hidden_sta_we0 : STD_LOGIC;
    signal quantized_hidden_sta_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_hidden_sta_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal q_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_proj_re_0_V_ce0 : STD_LOGIC;
    signal q_proj_re_0_V_we0 : STD_LOGIC;
    signal q_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_proj_re_0_V_ce0 : STD_LOGIC;
    signal k_proj_re_0_V_we0 : STD_LOGIC;
    signal k_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_re_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal v_proj_re_0_V_ce0 : STD_LOGIC;
    signal v_proj_re_0_V_we0 : STD_LOGIC;
    signal v_proj_re_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_re_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_proj_0_V_ce0 : STD_LOGIC;
    signal q_proj_0_V_we0 : STD_LOGIC;
    signal q_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_proj_0_V_ce1 : STD_LOGIC;
    signal q_proj_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_proj_0_V_ce0 : STD_LOGIC;
    signal k_proj_0_V_we0 : STD_LOGIC;
    signal k_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_0_V_ce1 : STD_LOGIC;
    signal k_proj_0_V_q1 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_proj_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal v_proj_0_V_ce0 : STD_LOGIC;
    signal v_proj_0_V_we0 : STD_LOGIC;
    signal v_proj_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal q_embed_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal q_embed_0_V_ce0 : STD_LOGIC;
    signal q_embed_0_V_we0 : STD_LOGIC;
    signal q_embed_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_embed_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal k_embed_0_V_ce0 : STD_LOGIC;
    signal k_embed_0_V_we0 : STD_LOGIC;
    signal k_embed_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_cache_upd_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_cache_upd_V_ce0 : STD_LOGIC;
    signal k_cache_upd_V_we0 : STD_LOGIC;
    signal k_cache_upd_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal v_cache_upd_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_cache_upd_V_ce0 : STD_LOGIC;
    signal v_cache_upd_V_we0 : STD_LOGIC;
    signal v_cache_upd_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal k_proj_transposed_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_proj_transposed_V_ce0 : STD_LOGIC;
    signal k_proj_transposed_V_we0 : STD_LOGIC;
    signal k_proj_transposed_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_weights_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal attn_weights_0_V_ce0 : STD_LOGIC;
    signal attn_weights_0_V_we0 : STD_LOGIC;
    signal attn_weights_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal attn_output_0_ce0 : STD_LOGIC;
    signal attn_output_0_we0 : STD_LOGIC;
    signal attn_output_0_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_2D_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal attn_output_2D_0_V_ce0 : STD_LOGIC;
    signal attn_output_2D_0_V_we0 : STD_LOGIC;
    signal attn_output_2D_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal attn_output_2D_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal quantized_final_outp_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal quantized_final_outp_ce0 : STD_LOGIC;
    signal quantized_final_outp_we0 : STD_LOGIC;
    signal quantized_final_outp_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal quantized_final_outp_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_rms_norm_24_s_fu_351_ap_start : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_ap_done : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_ap_idle : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_ap_ready : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_rms_norm_24_s_fu_351_input_0_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_input_0_V_we0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_input_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_rms_norm_24_s_fu_351_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_rms_norm_24_s_fu_351_weight_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_rms_norm_24_s_fu_351_weight_V_ce0 : STD_LOGIC;
    signal grp_rms_norm_24_s_fu_351_weight_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_softmax_1_2_6_s_fu_360_ap_start : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_ap_done : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_ap_idle : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_ap_ready : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_input_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_softmax_1_2_6_s_fu_360_input_0_V_ce0 : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_input_0_V_we0 : STD_LOGIC;
    signal grp_softmax_1_2_6_s_fu_360_input_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_371_ap_start : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_ap_done : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_ap_idle : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_ap_ready : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_linear_forward_no_mu_fu_371_input_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_input_0_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_371_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_linear_forward_no_mu_fu_371_output_0_V_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_output_0_V_we0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_371_output_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_linear_forward_no_mu_fu_371_packed_weights_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_371_packed_weights_ce0 : STD_LOGIC;
    signal grp_linear_forward_no_mu_fu_371_packed_weights_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_linear_forward_no_mu_fu_371_w_scale_V : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_quantize_activation_fu_389_ap_start : STD_LOGIC;
    signal grp_quantize_activation_fu_389_ap_idle : STD_LOGIC;
    signal grp_quantize_activation_fu_389_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_quantize_activation_fu_389_input_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_389_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_quantize_activation_fu_389_output_states_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_quantize_activation_fu_389_output_states_0_V_ce0 : STD_LOGIC;
    signal grp_quantize_activation_fu_389_output_states_0_V_we0 : STD_LOGIC;
    signal grp_quantize_activation_fu_389_output_states_0_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_ap_start : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_ap_done : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_ap_idle : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_ap_ready : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce1 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_output_q_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_output_q_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_output_q_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_output_q_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_output_k_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_apply_rotary_pos_emb_fu_396_output_k_0_V_ce0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_output_k_0_V_we0 : STD_LOGIC;
    signal grp_apply_rotary_pos_emb_fu_396_output_k_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_GEMM_3D_float_1_fu_408_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_input_1_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_GEMM_3D_float_1_fu_408_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_input_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_GEMM_3D_float_1_fu_408_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_output_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_GEMM_3D_float_1_fu_408_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_1_fu_408_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_GEMM_3D_float_fu_415_ap_start : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_ap_done : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_ap_idle : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_ap_ready : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_input_1_0_V_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_GEMM_3D_float_fu_415_input_1_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_input_2_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_GEMM_3D_float_fu_415_input_2_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_GEMM_3D_float_fu_415_output_0_V_ce0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_output_0_V_we0 : STD_LOGIC;
    signal grp_GEMM_3D_float_fu_415_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_1_fu_422_ap_start : STD_LOGIC;
    signal grp_cache_update_1_fu_422_ap_done : STD_LOGIC;
    signal grp_cache_update_1_fu_422_ap_idle : STD_LOGIC;
    signal grp_cache_update_1_fu_422_ap_ready : STD_LOGIC;
    signal grp_cache_update_1_fu_422_cache_out_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cache_update_1_fu_422_cache_out_V_ce0 : STD_LOGIC;
    signal grp_cache_update_1_fu_422_cache_out_V_we0 : STD_LOGIC;
    signal grp_cache_update_1_fu_422_cache_out_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_1_fu_422_update_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cache_update_1_fu_422_update_0_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_430_ap_start : STD_LOGIC;
    signal grp_cache_update_fu_430_ap_done : STD_LOGIC;
    signal grp_cache_update_fu_430_ap_idle : STD_LOGIC;
    signal grp_cache_update_fu_430_ap_ready : STD_LOGIC;
    signal grp_cache_update_fu_430_cache_out_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cache_update_fu_430_cache_out_V_ce0 : STD_LOGIC;
    signal grp_cache_update_fu_430_cache_out_V_we0 : STD_LOGIC;
    signal grp_cache_update_fu_430_cache_out_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_cache_update_fu_430_update_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_cache_update_fu_430_update_0_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_ap_start : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_ap_done : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_ap_idle : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_ap_ready : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_input_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_transpose_last_two_d_fu_438_input_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_transpose_last_two_d_fu_438_output_V_ce0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_output_V_we0 : STD_LOGIC;
    signal grp_transpose_last_two_d_fu_438_output_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_reshape_2D_to_3D_fu_444_ap_start : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_ap_done : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_ap_idle : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_ap_ready : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_input_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reshape_2D_to_3D_fu_444_input_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_input_0_V_q0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_reshape_2D_to_3D_fu_444_output_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_reshape_2D_to_3D_fu_444_output_0_V_ce0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_output_0_V_we0 : STD_LOGIC;
    signal grp_reshape_2D_to_3D_fu_444_output_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_450_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_450_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_450_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_455_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_455_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_455_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_init_2d_mem_fu_460_ap_start : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_ap_idle : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_mem_0_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_init_2d_mem_fu_460_mem_0_V_ce0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_mem_0_V_we0 : STD_LOGIC;
    signal grp_init_2d_mem_fu_460_mem_0_V_d0 : STD_LOGIC_VECTOR (39 downto 0);
    signal j_0_0_i_reg_285 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln37_fu_471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal h_0_reg_296 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal d_0_0_reg_307 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal h100_0_0_reg_318 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal d101_0_0_reg_329 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal j_0_0_i2_reg_340 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal icmp_ln37_1_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rms_norm_24_s_fu_351_ap_start_reg : STD_LOGIC := '0';
    signal grp_softmax_1_2_6_s_fu_360_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal grp_linear_forward_no_mu_fu_371_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal grp_quantize_activation_fu_389_ap_start_reg : STD_LOGIC := '0';
    signal grp_apply_rotary_pos_emb_fu_396_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_GEMM_3D_float_1_fu_408_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_GEMM_3D_float_fu_415_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal grp_cache_update_1_fu_422_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_cache_update_fu_430_ap_start_reg : STD_LOGIC := '0';
    signal grp_transpose_last_two_d_fu_438_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_reshape_2D_to_3D_fu_444_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_450_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_455_ap_start_reg : STD_LOGIC := '0';
    signal grp_init_2d_mem_fu_460_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln38_fu_483_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1265_fu_547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln203_fu_726_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln213_1_fu_734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_751_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1148_2_fu_620_p3 : STD_LOGIC_VECTOR (39 downto 0);
    signal tmp_69_fu_508_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_68_fu_500_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1265_fu_516_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1265_2_fu_538_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln1265_fu_542_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln3_fu_560_p3 : STD_LOGIC_VECTOR (55 downto 0);
    signal grp_fu_571_p0 : STD_LOGIC_VECTOR (57 downto 0);
    signal sub_ln1148_fu_587_p2 : STD_LOGIC_VECTOR (112 downto 0);
    signal tmp_81_fu_592_p4 : STD_LOGIC_VECTOR (38 downto 0);
    signal sext_ln703_fu_608_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal sub_ln703_fu_611_p2 : STD_LOGIC_VECTOR (39 downto 0);
    signal sext_ln703_1_fu_617_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal trunc_ln213_fu_640_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_644_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal shl_ln213_1_fu_656_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln213_fu_652_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln213_2_fu_664_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_71_fu_682_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_70_fu_674_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln203_fu_690_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln212_fu_700_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln203_fu_721_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln213_fu_731_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (36 downto 0);
    signal ap_block_state8_on_subcall_done : BOOLEAN;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_block_state27_on_subcall_done : BOOLEAN;

    component rms_norm_24_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        weight_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weight_V_ce0 : OUT STD_LOGIC;
        weight_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component softmax_1_2_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_we0 : OUT STD_LOGIC;
        input_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component linear_forward_no_mu IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        scales_0_V_read : IN STD_LOGIC_VECTOR (39 downto 0);
        packed_weights_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        packed_weights_ce0 : OUT STD_LOGIC;
        packed_weights_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        w_scale_V : IN STD_LOGIC_VECTOR (21 downto 0) );
    end component;


    component quantize_activation IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_states_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_states_0_V_ce0 : OUT STD_LOGIC;
        output_states_0_V_we0 : OUT STD_LOGIC;
        output_states_0_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component apply_rotary_pos_emb IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_q_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_q_0_V_ce0 : OUT STD_LOGIC;
        input_q_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_q_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_q_0_V_ce1 : OUT STD_LOGIC;
        input_q_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_k_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_k_0_V_ce0 : OUT STD_LOGIC;
        input_k_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_k_0_V_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_k_0_V_ce1 : OUT STD_LOGIC;
        input_k_0_V_q1 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_q_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_q_0_V_ce0 : OUT STD_LOGIC;
        output_q_0_V_we0 : OUT STD_LOGIC;
        output_q_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        output_k_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_k_0_V_ce0 : OUT STD_LOGIC;
        output_k_0_V_we0 : OUT STD_LOGIC;
        output_k_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component GEMM_3D_float_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component GEMM_3D_float IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_1_0_V_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        input_1_0_V_ce0 : OUT STD_LOGIC;
        input_1_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        input_2_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_2_V_ce0 : OUT STD_LOGIC;
        input_2_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component cache_update_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cache_out_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        cache_out_V_ce0 : OUT STD_LOGIC;
        cache_out_V_we0 : OUT STD_LOGIC;
        cache_out_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        update_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        update_0_V_ce0 : OUT STD_LOGIC;
        update_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component cache_update IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        cache_out_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        cache_out_V_ce0 : OUT STD_LOGIC;
        cache_out_V_we0 : OUT STD_LOGIC;
        cache_out_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        update_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        update_0_V_ce0 : OUT STD_LOGIC;
        update_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component transpose_last_two_d IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        input_V_ce0 : OUT STD_LOGIC;
        input_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component reshape_2D_to_3D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        input_0_V_ce0 : OUT STD_LOGIC;
        input_0_V_q0 : IN STD_LOGIC_VECTOR (39 downto 0);
        output_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        output_0_V_ce0 : OUT STD_LOGIC;
        output_0_V_we0 : OUT STD_LOGIC;
        output_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component init_2d_mem IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        mem_0_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        mem_0_V_ce0 : OUT STD_LOGIC;
        mem_0_V_we0 : OUT STD_LOGIC;
        mem_0_V_d0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component dut_mul_58ns_56s_KfY IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (57 downto 0);
        din1 : IN STD_LOGIC_VECTOR (55 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (112 downto 0) );
    end component;


    component attention_ln_weigsc4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_q_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_k_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_v_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_ln_weigtde IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_o_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_quantizudo IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component attention_q_proj_vdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_q_proj_yd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_k_cacheDeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;


    component attention_attn_weGfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (39 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (39 downto 0) );
    end component;



begin
    ln_weight_in_V_U : component attention_ln_weigsc4
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_24_s_fu_351_weight_V_address0,
        ce0 => ln_weight_in_V_ce0,
        q0 => ln_weight_in_V_q0);

    q_weights_U : component attention_q_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_371_packed_weights_address0,
        ce0 => q_weights_ce0,
        q0 => q_weights_q0);

    k_weights_U : component attention_k_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_371_packed_weights_address0,
        ce0 => k_weights_ce0,
        q0 => k_weights_q0);

    v_weights_U : component attention_v_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_371_packed_weights_address0,
        ce0 => v_weights_ce0,
        q0 => v_weights_q0);

    ln_weight_V_U : component attention_ln_weigtde
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_rms_norm_24_s_fu_351_weight_V_address0,
        ce0 => ln_weight_V_ce0,
        q0 => ln_weight_V_q0);

    o_weights_U : component attention_o_weights
    generic map (
        DataWidth => 8,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_linear_forward_no_mu_fu_371_packed_weights_address0,
        ce0 => o_weights_ce0,
        q0 => o_weights_q0);

    quantized_hidden_sta_U : component attention_quantizudo
    generic map (
        DataWidth => 8,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_hidden_sta_address0,
        ce0 => quantized_hidden_sta_ce0,
        we0 => quantized_hidden_sta_we0,
        d0 => quantized_hidden_sta_d0,
        q0 => quantized_hidden_sta_q0);

    q_proj_re_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_re_0_V_address0,
        ce0 => q_proj_re_0_V_ce0,
        we0 => q_proj_re_0_V_we0,
        d0 => q_proj_re_0_V_d0,
        q0 => q_proj_re_0_V_q0);

    k_proj_re_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_re_0_V_address0,
        ce0 => k_proj_re_0_V_ce0,
        we0 => k_proj_re_0_V_we0,
        d0 => k_proj_re_0_V_d0,
        q0 => k_proj_re_0_V_q0);

    v_proj_re_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_re_0_V_address0,
        ce0 => v_proj_re_0_V_ce0,
        we0 => v_proj_re_0_V_we0,
        d0 => v_proj_re_0_V_d0,
        q0 => v_proj_re_0_V_q0);

    q_proj_0_V_U : component attention_q_proj_yd2
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_proj_0_V_address0,
        ce0 => q_proj_0_V_ce0,
        we0 => q_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_444_output_0_V_d0,
        q0 => q_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address1,
        ce1 => q_proj_0_V_ce1,
        q1 => q_proj_0_V_q1);

    k_proj_0_V_U : component attention_q_proj_yd2
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_0_V_address0,
        ce0 => k_proj_0_V_ce0,
        we0 => k_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_444_output_0_V_d0,
        q0 => k_proj_0_V_q0,
        address1 => grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address1,
        ce1 => k_proj_0_V_ce1,
        q1 => k_proj_0_V_q1);

    v_proj_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_proj_0_V_address0,
        ce0 => v_proj_0_V_ce0,
        we0 => v_proj_0_V_we0,
        d0 => grp_reshape_2D_to_3D_fu_444_output_0_V_d0,
        q0 => v_proj_0_V_q0);

    q_embed_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => q_embed_0_V_address0,
        ce0 => q_embed_0_V_ce0,
        we0 => q_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_396_output_q_0_V_d0,
        q0 => q_embed_0_V_q0);

    k_embed_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_embed_0_V_address0,
        ce0 => k_embed_0_V_ce0,
        we0 => k_embed_0_V_we0,
        d0 => grp_apply_rotary_pos_emb_fu_396_output_k_0_V_d0,
        q0 => k_embed_0_V_q0);

    k_cache_upd_V_U : component attention_k_cacheDeQ
    generic map (
        DataWidth => 40,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_cache_upd_V_address0,
        ce0 => k_cache_upd_V_ce0,
        we0 => k_cache_upd_V_we0,
        d0 => grp_cache_update_fu_430_cache_out_V_d0,
        q0 => k_cache_upd_V_q0);

    v_cache_upd_V_U : component attention_k_cacheDeQ
    generic map (
        DataWidth => 40,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v_cache_upd_V_address0,
        ce0 => v_cache_upd_V_ce0,
        we0 => v_cache_upd_V_we0,
        d0 => grp_cache_update_1_fu_422_cache_out_V_d0,
        q0 => v_cache_upd_V_q0);

    k_proj_transposed_V_U : component attention_k_cacheDeQ
    generic map (
        DataWidth => 40,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_proj_transposed_V_address0,
        ce0 => k_proj_transposed_V_ce0,
        we0 => k_proj_transposed_V_we0,
        d0 => grp_transpose_last_two_d_fu_438_output_V_d0,
        q0 => k_proj_transposed_V_q0);

    attn_weights_0_V_U : component attention_attn_weGfk
    generic map (
        DataWidth => 40,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_weights_0_V_address0,
        ce0 => attn_weights_0_V_ce0,
        we0 => attn_weights_0_V_we0,
        d0 => attn_weights_0_V_d0,
        q0 => attn_weights_0_V_q0);

    attn_output_0_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_0_address0,
        ce0 => attn_output_0_ce0,
        we0 => attn_output_0_we0,
        d0 => grp_GEMM_3D_float_fu_415_output_0_V_d0,
        q0 => attn_output_0_q0);

    attn_output_2D_0_V_U : component attention_q_proj_vdy
    generic map (
        DataWidth => 40,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => attn_output_2D_0_V_address0,
        ce0 => attn_output_2D_0_V_ce0,
        we0 => attn_output_2D_0_V_we0,
        d0 => attn_output_2D_0_V_d0,
        q0 => attn_output_2D_0_V_q0);

    quantized_final_outp_U : component attention_quantizudo
    generic map (
        DataWidth => 8,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => quantized_final_outp_address0,
        ce0 => quantized_final_outp_ce0,
        we0 => quantized_final_outp_we0,
        d0 => quantized_final_outp_d0,
        q0 => quantized_final_outp_q0);

    grp_rms_norm_24_s_fu_351 : component rms_norm_24_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_rms_norm_24_s_fu_351_ap_start,
        ap_done => grp_rms_norm_24_s_fu_351_ap_done,
        ap_idle => grp_rms_norm_24_s_fu_351_ap_idle,
        ap_ready => grp_rms_norm_24_s_fu_351_ap_ready,
        input_0_V_address0 => grp_rms_norm_24_s_fu_351_input_0_V_address0,
        input_0_V_ce0 => grp_rms_norm_24_s_fu_351_input_0_V_ce0,
        input_0_V_we0 => grp_rms_norm_24_s_fu_351_input_0_V_we0,
        input_0_V_d0 => grp_rms_norm_24_s_fu_351_input_0_V_d0,
        input_0_V_q0 => grp_rms_norm_24_s_fu_351_input_0_V_q0,
        weight_V_address0 => grp_rms_norm_24_s_fu_351_weight_V_address0,
        weight_V_ce0 => grp_rms_norm_24_s_fu_351_weight_V_ce0,
        weight_V_q0 => grp_rms_norm_24_s_fu_351_weight_V_q0);

    grp_softmax_1_2_6_s_fu_360 : component softmax_1_2_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_softmax_1_2_6_s_fu_360_ap_start,
        ap_done => grp_softmax_1_2_6_s_fu_360_ap_done,
        ap_idle => grp_softmax_1_2_6_s_fu_360_ap_idle,
        ap_ready => grp_softmax_1_2_6_s_fu_360_ap_ready,
        input_0_V_address0 => grp_softmax_1_2_6_s_fu_360_input_0_V_address0,
        input_0_V_ce0 => grp_softmax_1_2_6_s_fu_360_input_0_V_ce0,
        input_0_V_we0 => grp_softmax_1_2_6_s_fu_360_input_0_V_we0,
        input_0_V_d0 => grp_softmax_1_2_6_s_fu_360_input_0_V_d0,
        input_0_V_q0 => attn_weights_0_V_q0);

    grp_linear_forward_no_mu_fu_371 : component linear_forward_no_mu
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_linear_forward_no_mu_fu_371_ap_start,
        ap_done => grp_linear_forward_no_mu_fu_371_ap_done,
        ap_idle => grp_linear_forward_no_mu_fu_371_ap_idle,
        ap_ready => grp_linear_forward_no_mu_fu_371_ap_ready,
        input_0_V_address0 => grp_linear_forward_no_mu_fu_371_input_0_V_address0,
        input_0_V_ce0 => grp_linear_forward_no_mu_fu_371_input_0_V_ce0,
        input_0_V_q0 => grp_linear_forward_no_mu_fu_371_input_0_V_q0,
        output_0_V_address0 => grp_linear_forward_no_mu_fu_371_output_0_V_address0,
        output_0_V_ce0 => grp_linear_forward_no_mu_fu_371_output_0_V_ce0,
        output_0_V_we0 => grp_linear_forward_no_mu_fu_371_output_0_V_we0,
        output_0_V_d0 => grp_linear_forward_no_mu_fu_371_output_0_V_d0,
        output_0_V_q0 => grp_linear_forward_no_mu_fu_371_output_0_V_q0,
        scales_0_V_read => reg_466,
        packed_weights_address0 => grp_linear_forward_no_mu_fu_371_packed_weights_address0,
        packed_weights_ce0 => grp_linear_forward_no_mu_fu_371_packed_weights_ce0,
        packed_weights_q0 => grp_linear_forward_no_mu_fu_371_packed_weights_q0,
        w_scale_V => grp_linear_forward_no_mu_fu_371_w_scale_V);

    grp_quantize_activation_fu_389 : component quantize_activation
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_quantize_activation_fu_389_ap_start,
        ap_done => grp_quantize_activation_fu_389_ap_done,
        ap_idle => grp_quantize_activation_fu_389_ap_idle,
        ap_ready => grp_quantize_activation_fu_389_ap_ready,
        input_0_V_address0 => grp_quantize_activation_fu_389_input_0_V_address0,
        input_0_V_ce0 => grp_quantize_activation_fu_389_input_0_V_ce0,
        input_0_V_q0 => grp_quantize_activation_fu_389_input_0_V_q0,
        output_states_0_V_address0 => grp_quantize_activation_fu_389_output_states_0_V_address0,
        output_states_0_V_ce0 => grp_quantize_activation_fu_389_output_states_0_V_ce0,
        output_states_0_V_we0 => grp_quantize_activation_fu_389_output_states_0_V_we0,
        output_states_0_V_d0 => grp_quantize_activation_fu_389_output_states_0_V_d0,
        ap_return => grp_quantize_activation_fu_389_ap_return);

    grp_apply_rotary_pos_emb_fu_396 : component apply_rotary_pos_emb
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_apply_rotary_pos_emb_fu_396_ap_start,
        ap_done => grp_apply_rotary_pos_emb_fu_396_ap_done,
        ap_idle => grp_apply_rotary_pos_emb_fu_396_ap_idle,
        ap_ready => grp_apply_rotary_pos_emb_fu_396_ap_ready,
        input_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address0,
        input_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce0,
        input_q_0_V_q0 => q_proj_0_V_q0,
        input_q_0_V_address1 => grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address1,
        input_q_0_V_ce1 => grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce1,
        input_q_0_V_q1 => q_proj_0_V_q1,
        input_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address0,
        input_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce0,
        input_k_0_V_q0 => k_proj_0_V_q0,
        input_k_0_V_address1 => grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address1,
        input_k_0_V_ce1 => grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce1,
        input_k_0_V_q1 => k_proj_0_V_q1,
        output_q_0_V_address0 => grp_apply_rotary_pos_emb_fu_396_output_q_0_V_address0,
        output_q_0_V_ce0 => grp_apply_rotary_pos_emb_fu_396_output_q_0_V_ce0,
        output_q_0_V_we0 => grp_apply_rotary_pos_emb_fu_396_output_q_0_V_we0,
        output_q_0_V_d0 => grp_apply_rotary_pos_emb_fu_396_output_q_0_V_d0,
        output_k_0_V_address0 => grp_apply_rotary_pos_emb_fu_396_output_k_0_V_address0,
        output_k_0_V_ce0 => grp_apply_rotary_pos_emb_fu_396_output_k_0_V_ce0,
        output_k_0_V_we0 => grp_apply_rotary_pos_emb_fu_396_output_k_0_V_we0,
        output_k_0_V_d0 => grp_apply_rotary_pos_emb_fu_396_output_k_0_V_d0);

    grp_GEMM_3D_float_1_fu_408 : component GEMM_3D_float_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_1_fu_408_ap_start,
        ap_done => grp_GEMM_3D_float_1_fu_408_ap_done,
        ap_idle => grp_GEMM_3D_float_1_fu_408_ap_idle,
        ap_ready => grp_GEMM_3D_float_1_fu_408_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_1_fu_408_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_1_fu_408_input_1_0_V_ce0,
        input_1_0_V_q0 => q_embed_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_1_fu_408_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_1_fu_408_input_2_V_ce0,
        input_2_V_q0 => k_proj_transposed_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_1_fu_408_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_1_fu_408_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_1_fu_408_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_1_fu_408_output_0_V_d0);

    grp_GEMM_3D_float_fu_415 : component GEMM_3D_float
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_GEMM_3D_float_fu_415_ap_start,
        ap_done => grp_GEMM_3D_float_fu_415_ap_done,
        ap_idle => grp_GEMM_3D_float_fu_415_ap_idle,
        ap_ready => grp_GEMM_3D_float_fu_415_ap_ready,
        input_1_0_V_address0 => grp_GEMM_3D_float_fu_415_input_1_0_V_address0,
        input_1_0_V_ce0 => grp_GEMM_3D_float_fu_415_input_1_0_V_ce0,
        input_1_0_V_q0 => attn_weights_0_V_q0,
        input_2_V_address0 => grp_GEMM_3D_float_fu_415_input_2_V_address0,
        input_2_V_ce0 => grp_GEMM_3D_float_fu_415_input_2_V_ce0,
        input_2_V_q0 => v_cache_upd_V_q0,
        output_0_V_address0 => grp_GEMM_3D_float_fu_415_output_0_V_address0,
        output_0_V_ce0 => grp_GEMM_3D_float_fu_415_output_0_V_ce0,
        output_0_V_we0 => grp_GEMM_3D_float_fu_415_output_0_V_we0,
        output_0_V_d0 => grp_GEMM_3D_float_fu_415_output_0_V_d0);

    grp_cache_update_1_fu_422 : component cache_update_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cache_update_1_fu_422_ap_start,
        ap_done => grp_cache_update_1_fu_422_ap_done,
        ap_idle => grp_cache_update_1_fu_422_ap_idle,
        ap_ready => grp_cache_update_1_fu_422_ap_ready,
        cache_out_V_address0 => grp_cache_update_1_fu_422_cache_out_V_address0,
        cache_out_V_ce0 => grp_cache_update_1_fu_422_cache_out_V_ce0,
        cache_out_V_we0 => grp_cache_update_1_fu_422_cache_out_V_we0,
        cache_out_V_d0 => grp_cache_update_1_fu_422_cache_out_V_d0,
        update_0_V_address0 => grp_cache_update_1_fu_422_update_0_V_address0,
        update_0_V_ce0 => grp_cache_update_1_fu_422_update_0_V_ce0,
        update_0_V_q0 => v_proj_0_V_q0);

    grp_cache_update_fu_430 : component cache_update
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cache_update_fu_430_ap_start,
        ap_done => grp_cache_update_fu_430_ap_done,
        ap_idle => grp_cache_update_fu_430_ap_idle,
        ap_ready => grp_cache_update_fu_430_ap_ready,
        cache_out_V_address0 => grp_cache_update_fu_430_cache_out_V_address0,
        cache_out_V_ce0 => grp_cache_update_fu_430_cache_out_V_ce0,
        cache_out_V_we0 => grp_cache_update_fu_430_cache_out_V_we0,
        cache_out_V_d0 => grp_cache_update_fu_430_cache_out_V_d0,
        update_0_V_address0 => grp_cache_update_fu_430_update_0_V_address0,
        update_0_V_ce0 => grp_cache_update_fu_430_update_0_V_ce0,
        update_0_V_q0 => k_embed_0_V_q0);

    grp_transpose_last_two_d_fu_438 : component transpose_last_two_d
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_transpose_last_two_d_fu_438_ap_start,
        ap_done => grp_transpose_last_two_d_fu_438_ap_done,
        ap_idle => grp_transpose_last_two_d_fu_438_ap_idle,
        ap_ready => grp_transpose_last_two_d_fu_438_ap_ready,
        input_V_address0 => grp_transpose_last_two_d_fu_438_input_V_address0,
        input_V_ce0 => grp_transpose_last_two_d_fu_438_input_V_ce0,
        input_V_q0 => k_cache_upd_V_q0,
        output_V_address0 => grp_transpose_last_two_d_fu_438_output_V_address0,
        output_V_ce0 => grp_transpose_last_two_d_fu_438_output_V_ce0,
        output_V_we0 => grp_transpose_last_two_d_fu_438_output_V_we0,
        output_V_d0 => grp_transpose_last_two_d_fu_438_output_V_d0);

    grp_reshape_2D_to_3D_fu_444 : component reshape_2D_to_3D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_reshape_2D_to_3D_fu_444_ap_start,
        ap_done => grp_reshape_2D_to_3D_fu_444_ap_done,
        ap_idle => grp_reshape_2D_to_3D_fu_444_ap_idle,
        ap_ready => grp_reshape_2D_to_3D_fu_444_ap_ready,
        input_0_V_address0 => grp_reshape_2D_to_3D_fu_444_input_0_V_address0,
        input_0_V_ce0 => grp_reshape_2D_to_3D_fu_444_input_0_V_ce0,
        input_0_V_q0 => grp_reshape_2D_to_3D_fu_444_input_0_V_q0,
        output_0_V_address0 => grp_reshape_2D_to_3D_fu_444_output_0_V_address0,
        output_0_V_ce0 => grp_reshape_2D_to_3D_fu_444_output_0_V_ce0,
        output_0_V_we0 => grp_reshape_2D_to_3D_fu_444_output_0_V_we0,
        output_0_V_d0 => grp_reshape_2D_to_3D_fu_444_output_0_V_d0);

    grp_init_2d_mem_fu_450 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_450_ap_start,
        ap_done => grp_init_2d_mem_fu_450_ap_done,
        ap_idle => grp_init_2d_mem_fu_450_ap_idle,
        ap_ready => grp_init_2d_mem_fu_450_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_450_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_450_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_450_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_450_mem_0_V_d0);

    grp_init_2d_mem_fu_455 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_455_ap_start,
        ap_done => grp_init_2d_mem_fu_455_ap_done,
        ap_idle => grp_init_2d_mem_fu_455_ap_idle,
        ap_ready => grp_init_2d_mem_fu_455_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_455_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_455_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_455_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_455_mem_0_V_d0);

    grp_init_2d_mem_fu_460 : component init_2d_mem
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_2d_mem_fu_460_ap_start,
        ap_done => grp_init_2d_mem_fu_460_ap_done,
        ap_idle => grp_init_2d_mem_fu_460_ap_idle,
        ap_ready => grp_init_2d_mem_fu_460_ap_ready,
        mem_0_V_address0 => grp_init_2d_mem_fu_460_mem_0_V_address0,
        mem_0_V_ce0 => grp_init_2d_mem_fu_460_mem_0_V_ce0,
        mem_0_V_we0 => grp_init_2d_mem_fu_460_mem_0_V_we0,
        mem_0_V_d0 => grp_init_2d_mem_fu_460_mem_0_V_d0);

    dut_mul_58ns_56s_KfY_U56 : component dut_mul_58ns_56s_KfY
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 58,
        din1_WIDTH => 56,
        dout_WIDTH => 113)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_571_p0,
        din1 => shl_ln3_fu_560_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_571_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_1_fu_408_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_1_fu_408_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_GEMM_3D_float_1_fu_408_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_1_fu_408_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_1_fu_408_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_GEMM_3D_float_fu_415_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_GEMM_3D_float_fu_415_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
                    grp_GEMM_3D_float_fu_415_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_GEMM_3D_float_fu_415_ap_ready = ap_const_logic_1)) then 
                    grp_GEMM_3D_float_fu_415_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_apply_rotary_pos_emb_fu_396_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_apply_rotary_pos_emb_fu_396_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_apply_rotary_pos_emb_fu_396_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_apply_rotary_pos_emb_fu_396_ap_ready = ap_const_logic_1)) then 
                    grp_apply_rotary_pos_emb_fu_396_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cache_update_1_fu_422_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cache_update_1_fu_422_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_cache_update_1_fu_422_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cache_update_1_fu_422_ap_ready = ap_const_logic_1)) then 
                    grp_cache_update_1_fu_422_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_cache_update_fu_430_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cache_update_fu_430_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_cache_update_fu_430_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cache_update_fu_430_ap_ready = ap_const_logic_1)) then 
                    grp_cache_update_fu_430_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_450_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_450_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln37_1_fu_739_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34)) or ((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln178_fu_488_p2 = ap_const_lv1_1)) or ((icmp_ln37_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_init_2d_mem_fu_450_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_450_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_450_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_455_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_455_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln37_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_init_2d_mem_fu_455_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_455_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_455_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_init_2d_mem_fu_460_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_2d_mem_fu_460_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln37_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_init_2d_mem_fu_460_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_2d_mem_fu_460_ap_ready = ap_const_logic_1)) then 
                    grp_init_2d_mem_fu_460_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_linear_forward_no_mu_fu_371_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_linear_forward_no_mu_fu_371_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_linear_forward_no_mu_fu_371_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_linear_forward_no_mu_fu_371_ap_ready = ap_const_logic_1)) then 
                    grp_linear_forward_no_mu_fu_371_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_quantize_activation_fu_389_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_quantize_activation_fu_389_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln37_1_fu_739_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state34)) or ((icmp_ln37_fu_471_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_quantize_activation_fu_389_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_quantize_activation_fu_389_ap_ready = ap_const_logic_1)) then 
                    grp_quantize_activation_fu_389_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_reshape_2D_to_3D_fu_444_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_reshape_2D_to_3D_fu_444_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    grp_reshape_2D_to_3D_fu_444_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_reshape_2D_to_3D_fu_444_ap_ready = ap_const_logic_1)) then 
                    grp_reshape_2D_to_3D_fu_444_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_rms_norm_24_s_fu_351_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_rms_norm_24_s_fu_351_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((icmp_ln211_fu_628_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
                    grp_rms_norm_24_s_fu_351_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_rms_norm_24_s_fu_351_ap_ready = ap_const_logic_1)) then 
                    grp_rms_norm_24_s_fu_351_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_softmax_1_2_6_s_fu_360_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_softmax_1_2_6_s_fu_360_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln178_fu_488_p2 = ap_const_lv1_1))) then 
                    grp_softmax_1_2_6_s_fu_360_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_softmax_1_2_6_s_fu_360_ap_ready = ap_const_logic_1)) then 
                    grp_softmax_1_2_6_s_fu_360_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_transpose_last_two_d_fu_438_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_transpose_last_two_d_fu_438_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_transpose_last_two_d_fu_438_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_transpose_last_two_d_fu_438_ap_ready = ap_const_logic_1)) then 
                    grp_transpose_last_two_d_fu_438_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    d101_0_0_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                d101_0_0_reg_329 <= add_ln212_reg_843;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln211_fu_628_p2 = ap_const_lv1_0))) then 
                d101_0_0_reg_329 <= ap_const_lv4_0;
            end if; 
        end if;
    end process;

    d_0_0_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                d_0_0_reg_307 <= add_ln180_reg_780;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln178_fu_488_p2 = ap_const_lv1_0))) then 
                d_0_0_reg_307 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    h100_0_0_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln212_fu_704_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then 
                h100_0_0_reg_318 <= add_ln211_reg_825;
            elsif (((grp_GEMM_3D_float_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then 
                h100_0_0_reg_318 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    h_0_reg_296_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln180_fu_526_p2 = ap_const_lv1_1))) then 
                h_0_reg_296 <= h_reg_767;
            elsif (((grp_GEMM_3D_float_1_fu_408_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                h_0_reg_296 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    j_0_0_i2_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then 
                j_0_0_i2_reg_340 <= add_ln37_1_fu_745_p2;
            elsif (((grp_rms_norm_24_s_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
                j_0_0_i2_reg_340 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    j_0_0_i_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then 
                j_0_0_i_reg_285 <= add_ln37_fu_477_p2;
            elsif (((grp_rms_norm_24_s_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_0_i_reg_285 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln180_reg_780 <= add_ln180_fu_532_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state30)) then
                add_ln211_reg_825 <= add_ln211_fu_634_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then
                add_ln212_reg_843 <= add_ln212_fu_710_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state31) and (icmp_ln212_fu_704_p2 = ap_const_lv1_0))) then
                add_ln213_reg_848 <= add_ln213_fu_716_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln180_fu_526_p2 = ap_const_lv1_0))) then
                attn_weights_0_V_ad_reg_785 <= sext_ln1265_fu_547_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                attn_weights_0_V_lo_reg_790 <= attn_weights_0_V_q0;
                tmp_80_reg_795 <= attn_weights_0_V_q0(39 downto 39);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                h_reg_767 <= h_fu_494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                mul_ln1148_reg_806 <= grp_fu_571_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done)))) then
                reg_466 <= grp_quantize_activation_fu_389_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                select_ln1148_reg_816 <= select_ln1148_fu_602_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln178_fu_488_p2 = ap_const_lv1_0))) then
                    sub_ln1265_reg_772(4 downto 1) <= sub_ln1265_fu_520_p2(4 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln211_fu_628_p2 = ap_const_lv1_0))) then
                    sub_ln203_reg_835(5 downto 2) <= sub_ln203_fu_694_p2(5 downto 2);
                    sub_ln213_reg_830(5 downto 2) <= sub_ln213_fu_668_p2(5 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state24) and (tmp_80_reg_795 = ap_const_lv1_0))) then
                tmp_82_reg_811 <= grp_fu_571_p2(112 downto 74);
            end if;
        end if;
    end process;
    sub_ln1265_reg_772(0) <= '0';
    sub_ln213_reg_830(1 downto 0) <= "00";
    sub_ln203_reg_835(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_block_state4_on_subcall_done, ap_CS_fsm_state35, ap_block_state35_on_subcall_done, ap_CS_fsm_state3, ap_CS_fsm_state19, icmp_ln178_fu_488_p2, ap_CS_fsm_state20, icmp_ln180_fu_526_p2, ap_CS_fsm_state30, icmp_ln211_fu_628_p2, ap_CS_fsm_state31, icmp_ln212_fu_704_p2, ap_CS_fsm_state34, grp_rms_norm_24_s_fu_351_ap_done, grp_linear_forward_no_mu_fu_371_ap_done, grp_GEMM_3D_float_1_fu_408_ap_done, grp_GEMM_3D_float_fu_415_ap_done, grp_transpose_last_two_d_fu_438_ap_done, ap_CS_fsm_state2, icmp_ln37_fu_471_p2, ap_CS_fsm_state18, ap_CS_fsm_state29, ap_CS_fsm_state33, icmp_ln37_1_fu_739_p2, ap_CS_fsm_state27, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_block_state8_on_subcall_done, ap_block_state10_on_subcall_done, ap_block_state12_on_subcall_done, ap_block_state14_on_subcall_done, ap_block_state27_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_rms_norm_24_s_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (ap_const_boolean_0 = ap_block_state10_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state12) and (ap_const_boolean_0 = ap_block_state12_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state14) and (ap_const_boolean_0 = ap_block_state14_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_transpose_last_two_d_fu_438_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_GEMM_3D_float_1_fu_408_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state19) and (icmp_ln178_fu_488_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state20 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state20) and (icmp_ln180_fu_526_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (ap_const_boolean_0 = ap_block_state27_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state28;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                if (((grp_GEMM_3D_float_fu_415_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state29))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state29;
                end if;
            when ap_ST_fsm_state30 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state30) and (icmp_ln211_fu_628_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state31 => 
                if (((icmp_ln212_fu_704_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state31))) then
                    ap_NS_fsm <= ap_ST_fsm_state30;
                else
                    ap_NS_fsm <= ap_ST_fsm_state32;
                end if;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state33 => 
                if (((grp_rms_norm_24_s_fu_351_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state35 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state35) and (ap_const_boolean_0 = ap_block_state35_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state36;
                else
                    ap_NS_fsm <= ap_ST_fsm_state35;
                end if;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                if (((grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state37;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1265_fu_542_p2 <= std_logic_vector(unsigned(sub_ln1265_reg_772) + unsigned(zext_ln1265_2_fu_538_p1));
    add_ln180_fu_532_p2 <= std_logic_vector(unsigned(d_0_0_reg_307) + unsigned(ap_const_lv3_1));
    add_ln203_fu_721_p2 <= std_logic_vector(unsigned(sub_ln203_reg_835) + unsigned(zext_ln212_fu_700_p1));
    add_ln211_fu_634_p2 <= std_logic_vector(unsigned(h100_0_0_reg_318) + unsigned(ap_const_lv2_1));
    add_ln212_fu_710_p2 <= std_logic_vector(unsigned(d101_0_0_reg_329) + unsigned(ap_const_lv4_1));
    add_ln213_fu_716_p2 <= std_logic_vector(unsigned(zext_ln212_fu_700_p1) + unsigned(sub_ln213_reg_830));
    add_ln37_1_fu_745_p2 <= std_logic_vector(unsigned(j_0_0_i2_reg_340) + unsigned(ap_const_lv5_1));
    add_ln37_fu_477_p2 <= std_logic_vector(unsigned(j_0_0_i_reg_285) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state10_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_371_ap_done, grp_reshape_2D_to_3D_fu_444_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_444_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_0));
    end process;


    ap_block_state12_on_subcall_done_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_ap_done, grp_reshape_2D_to_3D_fu_444_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_444_ap_done = ap_const_logic_0) or (grp_apply_rotary_pos_emb_fu_396_ap_done = ap_const_logic_0));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(grp_cache_update_1_fu_422_ap_done, grp_cache_update_fu_430_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_cache_update_fu_430_ap_done = ap_const_logic_0) or (grp_cache_update_1_fu_422_ap_done = ap_const_logic_0));
    end process;


    ap_block_state27_on_subcall_done_assign_proc : process(grp_init_2d_mem_fu_450_ap_done, grp_softmax_1_2_6_s_fu_360_ap_done)
    begin
                ap_block_state27_on_subcall_done <= ((grp_softmax_1_2_6_s_fu_360_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_450_ap_done = ap_const_logic_0));
    end process;


    ap_block_state35_on_subcall_done_assign_proc : process(grp_quantize_activation_fu_389_ap_done, grp_init_2d_mem_fu_450_ap_done)
    begin
                ap_block_state35_on_subcall_done <= ((grp_init_2d_mem_fu_450_ap_done = ap_const_logic_0) or (grp_quantize_activation_fu_389_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_quantize_activation_fu_389_ap_done, grp_init_2d_mem_fu_450_ap_done, grp_init_2d_mem_fu_455_ap_done, grp_init_2d_mem_fu_460_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_init_2d_mem_fu_460_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_455_ap_done = ap_const_logic_0) or (grp_init_2d_mem_fu_450_ap_done = ap_const_logic_0) or (grp_quantize_activation_fu_389_ap_done = ap_const_logic_0));
    end process;


    ap_block_state8_on_subcall_done_assign_proc : process(grp_linear_forward_no_mu_fu_371_ap_done, grp_reshape_2D_to_3D_fu_444_ap_done)
    begin
                ap_block_state8_on_subcall_done <= ((grp_reshape_2D_to_3D_fu_444_ap_done = ap_const_logic_0) or (grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_linear_forward_no_mu_fu_371_ap_done, ap_CS_fsm_state37)
    begin
        if ((((grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_linear_forward_no_mu_fu_371_ap_done, ap_CS_fsm_state37)
    begin
        if (((grp_linear_forward_no_mu_fu_371_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state37))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_address0_assign_proc : process(ap_CS_fsm_state31, grp_GEMM_3D_float_fu_415_output_0_V_address0, ap_CS_fsm_state29, sext_ln203_fu_726_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_address0 <= sext_ln203_fu_726_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_address0 <= grp_GEMM_3D_float_fu_415_output_0_V_address0;
        else 
            attn_output_0_address0 <= "XXXXX";
        end if; 
    end process;


    attn_output_0_ce0_assign_proc : process(ap_CS_fsm_state31, grp_GEMM_3D_float_fu_415_output_0_V_ce0, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            attn_output_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_ce0 <= grp_GEMM_3D_float_fu_415_output_0_V_ce0;
        else 
            attn_output_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_0_we0_assign_proc : process(grp_GEMM_3D_float_fu_415_output_0_V_we0, ap_CS_fsm_state29)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_output_0_we0 <= grp_GEMM_3D_float_fu_415_output_0_V_we0;
        else 
            attn_output_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_address0_assign_proc : process(ap_CS_fsm_state35, grp_rms_norm_24_s_fu_351_input_0_V_address0, grp_quantize_activation_fu_389_input_0_V_address0, grp_init_2d_mem_fu_450_mem_0_V_address0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27, zext_ln213_1_fu_734_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_address0 <= zext_ln213_1_fu_734_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_address0 <= grp_init_2d_mem_fu_450_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_address0 <= grp_quantize_activation_fu_389_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_address0 <= grp_rms_norm_24_s_fu_351_input_0_V_address0;
        else 
            attn_output_2D_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_ce0_assign_proc : process(ap_CS_fsm_state35, grp_rms_norm_24_s_fu_351_input_0_V_ce0, grp_quantize_activation_fu_389_input_0_V_ce0, grp_init_2d_mem_fu_450_mem_0_V_ce0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_ce0 <= grp_init_2d_mem_fu_450_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            attn_output_2D_0_V_ce0 <= grp_quantize_activation_fu_389_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_ce0 <= grp_rms_norm_24_s_fu_351_input_0_V_ce0;
        else 
            attn_output_2D_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_output_2D_0_V_d0_assign_proc : process(attn_output_0_q0, grp_rms_norm_24_s_fu_351_input_0_V_d0, grp_init_2d_mem_fu_450_mem_0_V_d0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_d0 <= attn_output_0_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_d0 <= grp_init_2d_mem_fu_450_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_d0 <= grp_rms_norm_24_s_fu_351_input_0_V_d0;
        else 
            attn_output_2D_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_output_2D_0_V_we0_assign_proc : process(grp_rms_norm_24_s_fu_351_input_0_V_we0, grp_init_2d_mem_fu_450_mem_0_V_we0, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            attn_output_2D_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_output_2D_0_V_we0 <= grp_init_2d_mem_fu_450_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            attn_output_2D_0_V_we0 <= grp_rms_norm_24_s_fu_351_input_0_V_we0;
        else 
            attn_output_2D_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_address0_assign_proc : process(ap_CS_fsm_state20, attn_weights_0_V_ad_reg_785, grp_softmax_1_2_6_s_fu_360_input_0_V_address0, grp_GEMM_3D_float_1_fu_408_output_0_V_address0, grp_GEMM_3D_float_fu_415_input_1_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state27, sext_ln1265_fu_547_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_address0 <= attn_weights_0_V_ad_reg_785;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            attn_weights_0_V_address0 <= sext_ln1265_fu_547_p1(4 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_fu_415_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_address0 <= grp_GEMM_3D_float_1_fu_408_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_address0 <= grp_softmax_1_2_6_s_fu_360_input_0_V_address0;
        else 
            attn_weights_0_V_address0 <= "XXXX";
        end if; 
    end process;


    attn_weights_0_V_ce0_assign_proc : process(ap_CS_fsm_state20, grp_softmax_1_2_6_s_fu_360_input_0_V_ce0, grp_GEMM_3D_float_1_fu_408_output_0_V_ce0, grp_GEMM_3D_float_fu_415_input_1_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state29, ap_CS_fsm_state27)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            attn_weights_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_fu_415_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_ce0 <= grp_GEMM_3D_float_1_fu_408_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_ce0 <= grp_softmax_1_2_6_s_fu_360_input_0_V_ce0;
        else 
            attn_weights_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    attn_weights_0_V_d0_assign_proc : process(grp_softmax_1_2_6_s_fu_360_input_0_V_d0, grp_GEMM_3D_float_1_fu_408_output_0_V_d0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27, select_ln1148_2_fu_620_p3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_d0 <= select_ln1148_2_fu_620_p3;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_d0 <= grp_GEMM_3D_float_1_fu_408_output_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_d0 <= grp_softmax_1_2_6_s_fu_360_input_0_V_d0;
        else 
            attn_weights_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_weights_0_V_we0_assign_proc : process(grp_softmax_1_2_6_s_fu_360_input_0_V_we0, grp_GEMM_3D_float_1_fu_408_output_0_V_we0, ap_CS_fsm_state18, ap_CS_fsm_state26, ap_CS_fsm_state27)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            attn_weights_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            attn_weights_0_V_we0 <= grp_GEMM_3D_float_1_fu_408_output_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            attn_weights_0_V_we0 <= grp_softmax_1_2_6_s_fu_360_input_0_V_we0;
        else 
            attn_weights_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_address0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_371_output_0_V_address0, grp_init_2d_mem_fu_450_mem_0_V_address0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_address0 <= grp_init_2d_mem_fu_450_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_address0 <= grp_linear_forward_no_mu_fu_371_output_0_V_address0;
        else 
            final_output_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    final_output_0_V_ce0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_371_output_0_V_ce0, grp_init_2d_mem_fu_450_mem_0_V_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_ce0 <= grp_init_2d_mem_fu_450_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_ce0 <= grp_linear_forward_no_mu_fu_371_output_0_V_ce0;
        else 
            final_output_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    final_output_0_V_d0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_371_output_0_V_d0, grp_init_2d_mem_fu_450_mem_0_V_d0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_d0 <= grp_init_2d_mem_fu_450_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_d0 <= grp_linear_forward_no_mu_fu_371_output_0_V_d0;
        else 
            final_output_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    final_output_0_V_we0_assign_proc : process(ap_CS_fsm_state35, grp_linear_forward_no_mu_fu_371_output_0_V_we0, grp_init_2d_mem_fu_450_mem_0_V_we0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            final_output_0_V_we0 <= grp_init_2d_mem_fu_450_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            final_output_0_V_we0 <= grp_linear_forward_no_mu_fu_371_output_0_V_we0;
        else 
            final_output_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_GEMM_3D_float_1_fu_408_ap_start <= grp_GEMM_3D_float_1_fu_408_ap_start_reg;
    grp_GEMM_3D_float_fu_415_ap_start <= grp_GEMM_3D_float_fu_415_ap_start_reg;
    grp_apply_rotary_pos_emb_fu_396_ap_start <= grp_apply_rotary_pos_emb_fu_396_ap_start_reg;
    grp_cache_update_1_fu_422_ap_start <= grp_cache_update_1_fu_422_ap_start_reg;
    grp_cache_update_fu_430_ap_start <= grp_cache_update_fu_430_ap_start_reg;
    grp_fu_571_p0 <= ap_const_lv113_1279A935CB44F3B(58 - 1 downto 0);
    grp_init_2d_mem_fu_450_ap_start <= grp_init_2d_mem_fu_450_ap_start_reg;
    grp_init_2d_mem_fu_455_ap_start <= grp_init_2d_mem_fu_455_ap_start_reg;
    grp_init_2d_mem_fu_460_ap_start <= grp_init_2d_mem_fu_460_ap_start_reg;
    grp_linear_forward_no_mu_fu_371_ap_start <= grp_linear_forward_no_mu_fu_371_ap_start_reg;

    grp_linear_forward_no_mu_fu_371_input_0_V_q0_assign_proc : process(quantized_hidden_sta_q0, quantized_final_outp_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_371_input_0_V_q0 <= quantized_final_outp_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_linear_forward_no_mu_fu_371_input_0_V_q0 <= quantized_hidden_sta_q0;
        else 
            grp_linear_forward_no_mu_fu_371_input_0_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_371_output_0_V_q0_assign_proc : process(final_output_0_V_q0, q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_371_output_0_V_q0 <= final_output_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_371_output_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_371_output_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_371_output_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_linear_forward_no_mu_fu_371_output_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_371_packed_weights_q0_assign_proc : process(q_weights_q0, k_weights_q0, v_weights_q0, o_weights_q0, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_371_packed_weights_q0 <= o_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_371_packed_weights_q0 <= v_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_371_packed_weights_q0 <= k_weights_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_371_packed_weights_q0 <= q_weights_q0;
        else 
            grp_linear_forward_no_mu_fu_371_packed_weights_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_linear_forward_no_mu_fu_371_w_scale_V_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            grp_linear_forward_no_mu_fu_371_w_scale_V <= ap_const_lv22_B1C47;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_linear_forward_no_mu_fu_371_w_scale_V <= ap_const_lv22_AED1D;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_linear_forward_no_mu_fu_371_w_scale_V <= ap_const_lv22_12D593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_linear_forward_no_mu_fu_371_w_scale_V <= ap_const_lv22_132AE2;
        else 
            grp_linear_forward_no_mu_fu_371_w_scale_V <= "XXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_quantize_activation_fu_389_ap_start <= grp_quantize_activation_fu_389_ap_start_reg;

    grp_quantize_activation_fu_389_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state35, attn_output_2D_0_V_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            grp_quantize_activation_fu_389_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_quantize_activation_fu_389_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_quantize_activation_fu_389_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_reshape_2D_to_3D_fu_444_ap_start <= grp_reshape_2D_to_3D_fu_444_ap_start_reg;

    grp_reshape_2D_to_3D_fu_444_input_0_V_q0_assign_proc : process(q_proj_re_0_V_q0, k_proj_re_0_V_q0, v_proj_re_0_V_q0, ap_CS_fsm_state8, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_reshape_2D_to_3D_fu_444_input_0_V_q0 <= v_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_reshape_2D_to_3D_fu_444_input_0_V_q0 <= k_proj_re_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            grp_reshape_2D_to_3D_fu_444_input_0_V_q0 <= q_proj_re_0_V_q0;
        else 
            grp_reshape_2D_to_3D_fu_444_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_rms_norm_24_s_fu_351_ap_start <= grp_rms_norm_24_s_fu_351_ap_start_reg;

    grp_rms_norm_24_s_fu_351_input_0_V_q0_assign_proc : process(hidden_states_0_V_q0, attn_output_2D_0_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_rms_norm_24_s_fu_351_input_0_V_q0 <= attn_output_2D_0_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_24_s_fu_351_input_0_V_q0 <= hidden_states_0_V_q0;
        else 
            grp_rms_norm_24_s_fu_351_input_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rms_norm_24_s_fu_351_weight_V_q0_assign_proc : process(ln_weight_in_V_q0, ln_weight_V_q0, ap_CS_fsm_state2, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            grp_rms_norm_24_s_fu_351_weight_V_q0 <= ln_weight_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_rms_norm_24_s_fu_351_weight_V_q0 <= ln_weight_in_V_q0;
        else 
            grp_rms_norm_24_s_fu_351_weight_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_softmax_1_2_6_s_fu_360_ap_start <= grp_softmax_1_2_6_s_fu_360_ap_start_reg;
    grp_transpose_last_two_d_fu_438_ap_start <= grp_transpose_last_two_d_fu_438_ap_start_reg;
    h_fu_494_p2 <= std_logic_vector(unsigned(h_0_reg_296) + unsigned(ap_const_lv2_1));

    hidden_states_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_24_s_fu_351_input_0_V_address0, grp_quantize_activation_fu_389_input_0_V_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_address0 <= grp_quantize_activation_fu_389_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_address0 <= grp_rms_norm_24_s_fu_351_input_0_V_address0;
        else 
            hidden_states_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    hidden_states_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_rms_norm_24_s_fu_351_input_0_V_ce0, grp_quantize_activation_fu_389_input_0_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            hidden_states_0_V_ce0 <= grp_quantize_activation_fu_389_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_ce0 <= grp_rms_norm_24_s_fu_351_input_0_V_ce0;
        else 
            hidden_states_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    hidden_states_0_V_d0 <= grp_rms_norm_24_s_fu_351_input_0_V_d0;

    hidden_states_0_V_we0_assign_proc : process(grp_rms_norm_24_s_fu_351_input_0_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            hidden_states_0_V_we0 <= grp_rms_norm_24_s_fu_351_input_0_V_we0;
        else 
            hidden_states_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln178_fu_488_p2 <= "1" when (h_0_reg_296 = ap_const_lv2_2) else "0";
    icmp_ln180_fu_526_p2 <= "1" when (d_0_0_reg_307 = ap_const_lv3_6) else "0";
    icmp_ln211_fu_628_p2 <= "1" when (h100_0_0_reg_318 = ap_const_lv2_2) else "0";
    icmp_ln212_fu_704_p2 <= "1" when (d101_0_0_reg_329 = ap_const_lv4_C) else "0";
    icmp_ln37_1_fu_739_p2 <= "1" when (j_0_0_i2_reg_340 = ap_const_lv5_18) else "0";
    icmp_ln37_fu_471_p2 <= "1" when (j_0_0_i_reg_285 = ap_const_lv5_18) else "0";

    k_cache_upd_V_address0_assign_proc : process(grp_cache_update_fu_430_cache_out_V_address0, grp_transpose_last_two_d_fu_438_input_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_address0 <= grp_transpose_last_two_d_fu_438_input_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_address0 <= grp_cache_update_fu_430_cache_out_V_address0;
        else 
            k_cache_upd_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_cache_upd_V_ce0_assign_proc : process(grp_cache_update_fu_430_cache_out_V_ce0, grp_transpose_last_two_d_fu_438_input_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_cache_upd_V_ce0 <= grp_transpose_last_two_d_fu_438_input_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_ce0 <= grp_cache_update_fu_430_cache_out_V_ce0;
        else 
            k_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_cache_upd_V_we0_assign_proc : process(grp_cache_update_fu_430_cache_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_cache_upd_V_we0 <= grp_cache_update_fu_430_cache_out_V_we0;
        else 
            k_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_k_0_V_address0, grp_cache_update_fu_430_update_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_address0 <= grp_cache_update_fu_430_update_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_396_output_k_0_V_address0;
        else 
            k_embed_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_k_0_V_ce0, grp_cache_update_fu_430_update_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            k_embed_0_V_ce0 <= grp_cache_update_fu_430_update_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_396_output_k_0_V_ce0;
        else 
            k_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_k_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_396_output_k_0_V_we0;
        else 
            k_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address0, grp_reshape_2D_to_3D_fu_444_output_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_396_input_k_0_V_address0;
        else 
            k_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce0, grp_reshape_2D_to_3D_fu_444_output_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce0;
        else 
            k_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            k_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_396_input_k_0_V_ce1;
        else 
            k_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_444_output_0_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_we0;
        else 
            k_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_address0, grp_reshape_2D_to_3D_fu_444_input_0_V_address0, grp_init_2d_mem_fu_455_mem_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            k_proj_re_0_V_address0 <= grp_init_2d_mem_fu_455_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_371_output_0_V_address0;
        else 
            k_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    k_proj_re_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_ce0, grp_reshape_2D_to_3D_fu_444_input_0_V_ce0, grp_init_2d_mem_fu_455_mem_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            k_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_455_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            k_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_371_output_0_V_ce0;
        else 
            k_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_re_0_V_d0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_d0, grp_init_2d_mem_fu_455_mem_0_V_d0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            k_proj_re_0_V_d0 <= grp_init_2d_mem_fu_455_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_371_output_0_V_d0;
        else 
            k_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    k_proj_re_0_V_we0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_we0, grp_init_2d_mem_fu_455_mem_0_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            k_proj_re_0_V_we0 <= grp_init_2d_mem_fu_455_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_371_output_0_V_we0;
        else 
            k_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_address0_assign_proc : process(grp_GEMM_3D_float_1_fu_408_input_2_V_address0, grp_transpose_last_two_d_fu_438_output_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_address0 <= grp_transpose_last_two_d_fu_438_output_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_address0 <= grp_GEMM_3D_float_1_fu_408_input_2_V_address0;
        else 
            k_proj_transposed_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    k_proj_transposed_V_ce0_assign_proc : process(grp_GEMM_3D_float_1_fu_408_input_2_V_ce0, grp_transpose_last_two_d_fu_438_output_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_ce0 <= grp_transpose_last_two_d_fu_438_output_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            k_proj_transposed_V_ce0 <= grp_GEMM_3D_float_1_fu_408_input_2_V_ce0;
        else 
            k_proj_transposed_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_proj_transposed_V_we0_assign_proc : process(grp_transpose_last_two_d_fu_438_output_V_we0, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            k_proj_transposed_V_we0 <= grp_transpose_last_two_d_fu_438_output_V_we0;
        else 
            k_proj_transposed_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    k_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_371_packed_weights_ce0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            k_weights_ce0 <= grp_linear_forward_no_mu_fu_371_packed_weights_ce0;
        else 
            k_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_V_ce0_assign_proc : process(grp_rms_norm_24_s_fu_351_weight_V_ce0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            ln_weight_V_ce0 <= grp_rms_norm_24_s_fu_351_weight_V_ce0;
        else 
            ln_weight_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    ln_weight_in_V_ce0_assign_proc : process(grp_rms_norm_24_s_fu_351_weight_V_ce0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ln_weight_in_V_ce0 <= grp_rms_norm_24_s_fu_351_weight_V_ce0;
        else 
            ln_weight_in_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    o_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_371_packed_weights_ce0, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            o_weights_ce0 <= grp_linear_forward_no_mu_fu_371_packed_weights_ce0;
        else 
            o_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_q_0_V_address0, grp_GEMM_3D_float_1_fu_408_input_1_0_V_address0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_address0 <= grp_GEMM_3D_float_1_fu_408_input_1_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_address0 <= grp_apply_rotary_pos_emb_fu_396_output_q_0_V_address0;
        else 
            q_embed_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_embed_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_q_0_V_ce0, grp_GEMM_3D_float_1_fu_408_input_1_0_V_ce0, ap_CS_fsm_state18, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            q_embed_0_V_ce0 <= grp_GEMM_3D_float_1_fu_408_input_1_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_396_output_q_0_V_ce0;
        else 
            q_embed_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_embed_0_V_we0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_output_q_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_embed_0_V_we0 <= grp_apply_rotary_pos_emb_fu_396_output_q_0_V_we0;
        else 
            q_embed_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_address0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address0, grp_reshape_2D_to_3D_fu_444_output_0_V_address0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_address0 <= grp_apply_rotary_pos_emb_fu_396_input_q_0_V_address0;
        else 
            q_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_proj_0_V_ce0_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce0, grp_reshape_2D_to_3D_fu_444_output_0_V_ce0, ap_CS_fsm_state8, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce0 <= grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce0;
        else 
            q_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_ce1_assign_proc : process(grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            q_proj_0_V_ce1 <= grp_apply_rotary_pos_emb_fu_396_input_q_0_V_ce1;
        else 
            q_proj_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_444_output_0_V_we0, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_we0;
        else 
            q_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_address0, grp_reshape_2D_to_3D_fu_444_input_0_V_address0, grp_init_2d_mem_fu_450_mem_0_V_address0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            q_proj_re_0_V_address0 <= grp_init_2d_mem_fu_450_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_371_output_0_V_address0;
        else 
            q_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    q_proj_re_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_ce0, grp_reshape_2D_to_3D_fu_444_input_0_V_ce0, grp_init_2d_mem_fu_450_mem_0_V_ce0, ap_CS_fsm_state6, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            q_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_450_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            q_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_371_output_0_V_ce0;
        else 
            q_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    q_proj_re_0_V_d0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_d0, grp_init_2d_mem_fu_450_mem_0_V_d0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            q_proj_re_0_V_d0 <= grp_init_2d_mem_fu_450_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_371_output_0_V_d0;
        else 
            q_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    q_proj_re_0_V_we0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_we0, grp_init_2d_mem_fu_450_mem_0_V_we0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            q_proj_re_0_V_we0 <= grp_init_2d_mem_fu_450_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_371_output_0_V_we0;
        else 
            q_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    q_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_371_packed_weights_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            q_weights_ce0 <= grp_linear_forward_no_mu_fu_371_packed_weights_ce0;
        else 
            q_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_address0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state34, grp_linear_forward_no_mu_fu_371_input_0_V_address0, grp_quantize_activation_fu_389_output_states_0_V_address0, icmp_ln37_1_fu_739_p2, ap_CS_fsm_state37, zext_ln38_1_fu_751_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then 
            quantized_final_outp_address0 <= zext_ln38_1_fu_751_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_address0 <= grp_quantize_activation_fu_389_output_states_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_address0 <= grp_linear_forward_no_mu_fu_371_input_0_V_address0;
        else 
            quantized_final_outp_address0 <= "XXXXX";
        end if; 
    end process;


    quantized_final_outp_ce0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state34, grp_linear_forward_no_mu_fu_371_input_0_V_ce0, grp_quantize_activation_fu_389_output_states_0_V_ce0, icmp_ln37_1_fu_739_p2, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then 
            quantized_final_outp_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_ce0 <= grp_quantize_activation_fu_389_output_states_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            quantized_final_outp_ce0 <= grp_linear_forward_no_mu_fu_371_input_0_V_ce0;
        else 
            quantized_final_outp_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_final_outp_d0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state34, grp_quantize_activation_fu_389_output_states_0_V_d0, icmp_ln37_1_fu_739_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then 
            quantized_final_outp_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_d0 <= grp_quantize_activation_fu_389_output_states_0_V_d0;
        else 
            quantized_final_outp_d0 <= "XXXXXXXX";
        end if; 
    end process;


    quantized_final_outp_we0_assign_proc : process(ap_CS_fsm_state35, ap_CS_fsm_state34, grp_quantize_activation_fu_389_output_states_0_V_we0, icmp_ln37_1_fu_739_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state34) and (icmp_ln37_1_fu_739_p2 = ap_const_lv1_0))) then 
            quantized_final_outp_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            quantized_final_outp_we0 <= grp_quantize_activation_fu_389_output_states_0_V_we0;
        else 
            quantized_final_outp_we0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_linear_forward_no_mu_fu_371_input_0_V_address0, grp_quantize_activation_fu_389_output_states_0_V_address0, icmp_ln37_fu_471_p2, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10, zext_ln38_fu_483_p1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then 
            quantized_hidden_sta_address0 <= zext_ln38_fu_483_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_address0 <= grp_quantize_activation_fu_389_output_states_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_address0 <= grp_linear_forward_no_mu_fu_371_input_0_V_address0;
        else 
            quantized_hidden_sta_address0 <= "XXXXX";
        end if; 
    end process;


    quantized_hidden_sta_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_linear_forward_no_mu_fu_371_input_0_V_ce0, grp_quantize_activation_fu_389_output_states_0_V_ce0, icmp_ln37_fu_471_p2, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state10)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then 
            quantized_hidden_sta_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_ce0 <= grp_quantize_activation_fu_389_output_states_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            quantized_hidden_sta_ce0 <= grp_linear_forward_no_mu_fu_371_input_0_V_ce0;
        else 
            quantized_hidden_sta_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    quantized_hidden_sta_d0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_quantize_activation_fu_389_output_states_0_V_d0, icmp_ln37_fu_471_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then 
            quantized_hidden_sta_d0 <= ap_const_lv8_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_d0 <= grp_quantize_activation_fu_389_output_states_0_V_d0;
        else 
            quantized_hidden_sta_d0 <= "XXXXXXXX";
        end if; 
    end process;


    quantized_hidden_sta_we0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, grp_quantize_activation_fu_389_output_states_0_V_we0, icmp_ln37_fu_471_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (icmp_ln37_fu_471_p2 = ap_const_lv1_0))) then 
            quantized_hidden_sta_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            quantized_hidden_sta_we0 <= grp_quantize_activation_fu_389_output_states_0_V_we0;
        else 
            quantized_hidden_sta_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1148_2_fu_620_p3 <= 
        sub_ln703_fu_611_p2 when (tmp_80_reg_795(0) = '1') else 
        sext_ln703_1_fu_617_p1;
    select_ln1148_fu_602_p3 <= 
        tmp_81_fu_592_p4 when (tmp_80_reg_795(0) = '1') else 
        tmp_82_reg_811;
        sext_ln1265_fu_547_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1265_fu_542_p2),64));

        sext_ln203_fu_726_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln203_fu_721_p2),64));

        sext_ln213_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln213_reg_848),32));

        sext_ln703_1_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_816),40));

        sext_ln703_fu_608_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln1148_reg_816),40));

    shl_ln213_1_fu_656_p3 <= (trunc_ln213_fu_640_p1 & ap_const_lv2_0);
    shl_ln3_fu_560_p3 <= (attn_weights_0_V_lo_reg_790 & ap_const_lv16_0);
    shl_ln_fu_644_p3 <= (trunc_ln213_fu_640_p1 & ap_const_lv4_0);
    sub_ln1148_fu_587_p2 <= std_logic_vector(unsigned(ap_const_lv113_0) - unsigned(mul_ln1148_reg_806));
    sub_ln1265_fu_520_p2 <= std_logic_vector(unsigned(tmp_68_fu_500_p3) - unsigned(zext_ln1265_fu_516_p1));
    sub_ln203_fu_694_p2 <= std_logic_vector(unsigned(tmp_70_fu_674_p3) - unsigned(zext_ln203_fu_690_p1));
    sub_ln213_fu_668_p2 <= std_logic_vector(unsigned(zext_ln213_fu_652_p1) - unsigned(zext_ln213_2_fu_664_p1));
    sub_ln703_fu_611_p2 <= std_logic_vector(unsigned(ap_const_lv40_0) - unsigned(sext_ln703_fu_608_p1));
    tmp_68_fu_500_p3 <= (h_0_reg_296 & ap_const_lv3_0);
    tmp_69_fu_508_p3 <= (h_0_reg_296 & ap_const_lv1_0);
    tmp_70_fu_674_p3 <= (h100_0_0_reg_318 & ap_const_lv4_0);
    tmp_71_fu_682_p3 <= (h100_0_0_reg_318 & ap_const_lv2_0);
    tmp_81_fu_592_p4 <= sub_ln1148_fu_587_p2(112 downto 74);
    trunc_ln213_fu_640_p1 <= h100_0_0_reg_318(1 - 1 downto 0);

    v_cache_upd_V_address0_assign_proc : process(grp_GEMM_3D_float_fu_415_input_2_V_address0, grp_cache_update_1_fu_422_cache_out_V_address0, ap_CS_fsm_state29, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_address0 <= grp_cache_update_1_fu_422_cache_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            v_cache_upd_V_address0 <= grp_GEMM_3D_float_fu_415_input_2_V_address0;
        else 
            v_cache_upd_V_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v_cache_upd_V_ce0_assign_proc : process(grp_GEMM_3D_float_fu_415_input_2_V_ce0, grp_cache_update_1_fu_422_cache_out_V_ce0, ap_CS_fsm_state29, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_ce0 <= grp_cache_update_1_fu_422_cache_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            v_cache_upd_V_ce0 <= grp_GEMM_3D_float_fu_415_input_2_V_ce0;
        else 
            v_cache_upd_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_cache_upd_V_we0_assign_proc : process(grp_cache_update_1_fu_422_cache_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_cache_upd_V_we0 <= grp_cache_update_1_fu_422_cache_out_V_we0;
        else 
            v_cache_upd_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_address0_assign_proc : process(grp_cache_update_1_fu_422_update_0_V_address0, grp_reshape_2D_to_3D_fu_444_output_0_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_proj_0_V_address0 <= grp_cache_update_1_fu_422_update_0_V_address0;
        else 
            v_proj_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    v_proj_0_V_ce0_assign_proc : process(grp_cache_update_1_fu_422_update_0_V_ce0, grp_reshape_2D_to_3D_fu_444_output_0_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            v_proj_0_V_ce0 <= grp_cache_update_1_fu_422_update_0_V_ce0;
        else 
            v_proj_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_0_V_we0_assign_proc : process(grp_reshape_2D_to_3D_fu_444_output_0_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_0_V_we0 <= grp_reshape_2D_to_3D_fu_444_output_0_V_we0;
        else 
            v_proj_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_address0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_address0, grp_reshape_2D_to_3D_fu_444_input_0_V_address0, grp_init_2d_mem_fu_460_mem_0_V_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v_proj_re_0_V_address0 <= grp_init_2d_mem_fu_460_mem_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_address0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_address0 <= grp_linear_forward_no_mu_fu_371_output_0_V_address0;
        else 
            v_proj_re_0_V_address0 <= "XXXXX";
        end if; 
    end process;


    v_proj_re_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_ce0, grp_reshape_2D_to_3D_fu_444_input_0_V_ce0, grp_init_2d_mem_fu_460_mem_0_V_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v_proj_re_0_V_ce0 <= grp_init_2d_mem_fu_460_mem_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            v_proj_re_0_V_ce0 <= grp_reshape_2D_to_3D_fu_444_input_0_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_ce0 <= grp_linear_forward_no_mu_fu_371_output_0_V_ce0;
        else 
            v_proj_re_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_proj_re_0_V_d0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_d0, grp_init_2d_mem_fu_460_mem_0_V_d0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v_proj_re_0_V_d0 <= grp_init_2d_mem_fu_460_mem_0_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_d0 <= grp_linear_forward_no_mu_fu_371_output_0_V_d0;
        else 
            v_proj_re_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_proj_re_0_V_we0_assign_proc : process(ap_CS_fsm_state4, grp_linear_forward_no_mu_fu_371_output_0_V_we0, grp_init_2d_mem_fu_460_mem_0_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            v_proj_re_0_V_we0 <= grp_init_2d_mem_fu_460_mem_0_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_proj_re_0_V_we0 <= grp_linear_forward_no_mu_fu_371_output_0_V_we0;
        else 
            v_proj_re_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v_weights_ce0_assign_proc : process(grp_linear_forward_no_mu_fu_371_packed_weights_ce0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            v_weights_ce0 <= grp_linear_forward_no_mu_fu_371_packed_weights_ce0;
        else 
            v_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln1265_2_fu_538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d_0_0_reg_307),5));
    zext_ln1265_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_69_fu_508_p3),5));
    zext_ln203_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_71_fu_682_p3),6));
    zext_ln212_fu_700_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(d101_0_0_reg_329),6));
    zext_ln213_1_fu_734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln213_fu_731_p1),64));
    zext_ln213_2_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln213_1_fu_656_p3),6));
    zext_ln213_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_644_p3),6));
    zext_ln38_1_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_i2_reg_340),64));
    zext_ln38_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_0_i_reg_285),64));
end behav;
