Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Thu Apr 28 22:57:15 2022
| Host              : DESKTOP-ICG9OBG running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file fine_sync_timing_summary_routed.rpt -pb fine_sync_timing_summary_routed.pb -rpx fine_sync_timing_summary_routed.rpx -warn_on_violation
| Design            : fine_sync
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    203.872        0.000                      0                  739        0.059        0.000                      0                  739      129.725        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 130.000}      260.000         3.846           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               203.872        0.000                      0                  524        0.059        0.000                      0                  524      129.725        0.000                       0                   216  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                    232.972        0.000                      0                  215       24.794        0.000                      0                  215  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      203.872ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      129.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             203.872ns  (required time - arrival time)
  Source:                 i_NRS_index[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[2]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.092ns  (logic 1.501ns (36.687%)  route 2.591ns (63.313%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D9                                                0.000    26.000 r  i_NRS_index[2] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[2]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551    26.551 r  i_NRS_index_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.551    i_NRS_index_IBUF[2]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    26.551 r  i_NRS_index_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.591    29.142    o_RM_row2_OBUF[2]
    AG11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.951    30.092 r  o_RM_row1_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.092    o_RM_row1[2]
    AG11                                                              r  o_RM_row1[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.092    
  -------------------------------------------------------------------
                         slack                                203.872    

Slack (MET) :             203.883ns  (required time - arrival time)
  Source:                 i_NRS_index[2]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[2]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.082ns  (logic 1.527ns (37.408%)  route 2.555ns (62.592%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    D9                                                0.000    26.000 r  i_NRS_index[2] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[2]_inst/I
    D9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.551    26.551 r  i_NRS_index_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.551    i_NRS_index_IBUF[2]_inst/OUT
    D9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    26.551 r  i_NRS_index_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.555    29.106    o_RM_row2_OBUF[2]
    AH8                  OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.976    30.082 r  o_RM_row2_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.082    o_RM_row2[2]
    AH8                                                               r  o_RM_row2[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.082    
  -------------------------------------------------------------------
                         slack                                203.883    

Slack (MET) :             203.892ns  (required time - arrival time)
  Source:                 i_NRS_index[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[0]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.072ns  (logic 1.503ns (36.918%)  route 2.569ns (63.082%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G9                                                0.000    26.000 r  i_NRS_index[0] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[0]_inst/I
    G9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548    26.548 r  i_NRS_index_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.548    i_NRS_index_IBUF[0]_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    26.548 r  i_NRS_index_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.569    29.117    o_RM_row2_OBUF[0]
    AF8                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.956    30.072 r  o_RM_row1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.072    o_RM_row1[0]
    AF8                                                               r  o_RM_row1[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.072    
  -------------------------------------------------------------------
                         slack                                203.892    

Slack (MET) :             203.911ns  (required time - arrival time)
  Source:                 i_NRS_index[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[3]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 1.514ns (37.338%)  route 2.540ns (62.662%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E9                                                0.000    26.000 r  i_NRS_index[3] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[3]_inst/I
    E9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    26.551 r  i_NRS_index_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.551    i_NRS_index_IBUF[3]_inst/OUT
    E9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.551 r  i_NRS_index_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.540    29.091    o_RM_row2_OBUF[3]
    AG8                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.963    30.054 r  o_RM_row2_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.054    o_RM_row2[3]
    AG8                                                               r  o_RM_row2[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.054    
  -------------------------------------------------------------------
                         slack                                203.911    

Slack (MET) :             203.916ns  (required time - arrival time)
  Source:                 i_NRS_index[3]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[3]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.513ns (37.365%)  route 2.536ns (62.635%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    E9                                                0.000    26.000 r  i_NRS_index[3] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[3]_inst/I
    E9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.551    26.551 r  i_NRS_index_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.551    i_NRS_index_IBUF[3]_inst/OUT
    E9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.551 r  i_NRS_index_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.536    29.087    o_RM_row2_OBUF[3]
    AH9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.962    30.049 r  o_RM_row1_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.049    o_RM_row1[3]
    AH9                                                               r  o_RM_row1[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.049    
  -------------------------------------------------------------------
                         slack                                203.916    

Slack (MET) :             203.945ns  (required time - arrival time)
  Source:                 i_NRS_index[0]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[0]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.497ns (37.234%)  route 2.523ns (62.766%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G9                                                0.000    26.000 r  i_NRS_index[0] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[0]_inst/I
    G9                   INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.548    26.548 r  i_NRS_index_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.548    i_NRS_index_IBUF[0]_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000    26.548 r  i_NRS_index_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.523    29.071    o_RM_row2_OBUF[0]
    AF10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.949    30.020 r  o_RM_row2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.020    o_RM_row2[0]
    AF10                                                              r  o_RM_row2[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.020    
  -------------------------------------------------------------------
                         slack                                203.945    

Slack (MET) :             203.949ns  (required time - arrival time)
  Source:                 i_NRS_index[1]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row1[1]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        4.016ns  (logic 1.499ns (37.319%)  route 2.517ns (62.681%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    H9                                                0.000    26.000 r  i_NRS_index[1] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[1]_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548    26.548 r  i_NRS_index_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.548    i_NRS_index_IBUF[1]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.548 r  i_NRS_index_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.517    29.065    o_RM_row2_OBUF[1]
    AG10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.951    30.016 r  o_RM_row1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.016    o_RM_row1[1]
    AG10                                                              r  o_RM_row1[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -30.016    
  -------------------------------------------------------------------
                         slack                                203.949    

Slack (MET) :             204.032ns  (required time - arrival time)
  Source:                 i_NRS_index[1]
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            o_RM_row2[1]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.495ns (38.029%)  route 2.437ns (61.971%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)
  Input Delay:            26.000ns
  Output Delay:           26.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    H9                                                0.000    26.000 r  i_NRS_index[1] (IN)
                         net (fo=0)                   0.000    26.000    i_NRS_index_IBUF[1]_inst/I
    H9                   INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548    26.548 r  i_NRS_index_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.548    i_NRS_index_IBUF[1]_inst/OUT
    H9                   IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.548 r  i_NRS_index_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           2.437    28.985    o_RM_row2_OBUF[1]
    AF11                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.948    29.932 r  o_RM_row2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    29.932    o_RM_row2[1]
    AF11                                                              r  o_RM_row2[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -29.932    
  -------------------------------------------------------------------
                         slack                                204.032    

Slack (MET) :             220.897ns  (required time - arrival time)
  Source:                 u_getData1/r_Q_R2_registered_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            mul_real[15]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.676ns  (logic 4.885ns (45.757%)  route 5.791ns (54.243%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2 LUT2=2 OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.699ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.520     2.392    u_getData1/CLK
    SLICE_X70Y285        FDCE                                         r  u_getData1/r_Q_R2_registered_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y285        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.472 f  u_getData1/r_Q_R2_registered_reg[5]/Q
                         net (fo=2, routed)           1.484     3.956    u_fine_sync_cmplx_mul1/yi1/B[5]
    DSP48E2_X8Y110       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     4.107 r  u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.107    u_fine_sync_cmplx_mul1/yi1/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y110       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     4.180 r  u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.180    u_fine_sync_cmplx_mul1/yi1/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y110       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[17])
                                                      0.609     4.789 f  u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER_INST/V[17]
                         net (fo=1, routed)           0.000     4.789    u_fine_sync_cmplx_mul1/yi1/DSP_MULTIPLIER.V<17>
    DSP48E2_X8Y110       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[17]_V_DATA[17])
                                                      0.046     4.835 r  u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA_INST/V_DATA[17]
                         net (fo=1, routed)           0.000     4.835    u_fine_sync_cmplx_mul1/yi1/DSP_M_DATA.V_DATA<17>
    DSP48E2_X8Y110       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[17]_ALU_OUT[17])
                                                      0.571     5.406 f  u_fine_sync_cmplx_mul1/yi1/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     5.406    u_fine_sync_cmplx_mul1/yi1/DSP_ALU.ALU_OUT<17>
    DSP48E2_X8Y110       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.109     5.515 r  u_fine_sync_cmplx_mul1/yi1/DSP_OUTPUT_INST/P[17]
                         net (fo=1, routed)           0.333     5.848    u_fine_sync_cmplx_mul1/p_0_in[7]
    SLICE_X74Y276        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     6.000 r  u_fine_sync_cmplx_mul1/yi1__0_i_11/O
                         net (fo=1, routed)           0.015     6.015    u_fine_sync_cmplx_mul1/yi1__0_i_11_n_0
    SLICE_X74Y276        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.132 r  u_fine_sync_cmplx_mul1/yi1__0_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.158    u_fine_sync_cmplx_mul1/yi1__0_i_2_n_0
    SLICE_X74Y277        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     6.244 f  u_fine_sync_cmplx_mul1/yi1__0_i_1/O[4]
                         net (fo=2, routed)           0.648     6.892    u_fine_sync_cmplx_mul3/yr1/A[12]
    DSP48E2_X7Y108       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[12]_A2_DATA[12])
                                                      0.192     7.084 r  u_fine_sync_cmplx_mul3/yr1/DSP_A_B_DATA_INST/A2_DATA[12]
                         net (fo=1, routed)           0.000     7.084    u_fine_sync_cmplx_mul3/yr1/DSP_A_B_DATA.A2_DATA<12>
    DSP48E2_X7Y108       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[12]_A2A1[12])
                                                      0.076     7.160 r  u_fine_sync_cmplx_mul3/yr1/DSP_PREADD_DATA_INST/A2A1[12]
                         net (fo=1, routed)           0.000     7.160    u_fine_sync_cmplx_mul3/yr1/DSP_PREADD_DATA.A2A1<12>
    DSP48E2_X7Y108       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[12]_U[13])
                                                      0.505     7.665 f  u_fine_sync_cmplx_mul3/yr1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     7.665    u_fine_sync_cmplx_mul3/yr1/DSP_MULTIPLIER.U<13>
    DSP48E2_X7Y108       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     7.712 r  u_fine_sync_cmplx_mul3/yr1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     7.712    u_fine_sync_cmplx_mul3/yr1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X7Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     8.297 f  u_fine_sync_cmplx_mul3/yr1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.297    u_fine_sync_cmplx_mul3/yr1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X7Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     8.406 r  u_fine_sync_cmplx_mul3/yr1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.449     8.855    u_fine_sync_cmplx_mul3/yr1_n_92
    SLICE_X70Y271        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     8.977 r  u_fine_sync_cmplx_mul3/yr0_carry_i_5/O
                         net (fo=1, routed)           0.025     9.002    u_fine_sync_cmplx_mul3/yr0_carry_i_5_n_0
    SLICE_X70Y271        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     9.165 r  u_fine_sync_cmplx_mul3/yr0_carry/CO[7]
                         net (fo=1, routed)           0.026     9.191    u_fine_sync_cmplx_mul3/yr0_carry_n_0
    SLICE_X70Y272        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     9.307 r  u_fine_sync_cmplx_mul3/yr0_carry__0/O[7]
                         net (fo=2, routed)           2.785    12.092    mul_real_OBUF[15]
    AL10                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.976    13.068 r  mul_real_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.068    mul_real[15]
    AL10                                                              r  mul_real[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -13.068    
  -------------------------------------------------------------------
                         slack                                220.897    

Slack (MET) :             221.322ns  (required time - arrival time)
  Source:                 u_getData1/r_Q_R2_registered_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            mul_imag[11]
                            (output port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        10.251ns  (logic 4.889ns (47.692%)  route 5.362ns (52.308%))
  Logic Levels:           19  (CARRY8=4 DSP_A_B_DATA=2 DSP_ALU=2 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=2 DSP_PREADD_DATA=2 LUT2=2 OBUF=1)
  Output Delay:           26.000ns
  Clock Path Skew:        -2.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 260.000 - 260.000 ) 
    Source Clock Delay      (SCD):    2.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.520ns (routing 0.699ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.520     2.392    u_getData1/CLK
    SLICE_X70Y285        FDCE                                         r  u_getData1/r_Q_R2_registered_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y285        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     2.472 f  u_getData1/r_Q_R2_registered_reg[5]/Q
                         net (fo=2, routed)           1.493     3.965    u_fine_sync_cmplx_mul1/yr1/B[5]
    DSP48E2_X8Y108       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[5]_B2_DATA[5])
                                                      0.151     4.116 r  u_fine_sync_cmplx_mul1/yr1/DSP_A_B_DATA_INST/B2_DATA[5]
                         net (fo=1, routed)           0.000     4.116    u_fine_sync_cmplx_mul1/yr1/DSP_A_B_DATA.B2_DATA<5>
    DSP48E2_X8Y108       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[5]_B2B1[5])
                                                      0.073     4.189 r  u_fine_sync_cmplx_mul1/yr1/DSP_PREADD_DATA_INST/B2B1[5]
                         net (fo=1, routed)           0.000     4.189    u_fine_sync_cmplx_mul1/yr1/DSP_PREADD_DATA.B2B1<5>
    DSP48E2_X8Y108       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[5]_V[12])
                                                      0.609     4.798 f  u_fine_sync_cmplx_mul1/yr1/DSP_MULTIPLIER_INST/V[12]
                         net (fo=1, routed)           0.000     4.798    u_fine_sync_cmplx_mul1/yr1/DSP_MULTIPLIER.V<12>
    DSP48E2_X8Y108       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[12]_V_DATA[12])
                                                      0.046     4.844 r  u_fine_sync_cmplx_mul1/yr1/DSP_M_DATA_INST/V_DATA[12]
                         net (fo=1, routed)           0.000     4.844    u_fine_sync_cmplx_mul1/yr1/DSP_M_DATA.V_DATA<12>
    DSP48E2_X8Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[12]_ALU_OUT[12])
                                                      0.571     5.415 f  u_fine_sync_cmplx_mul1/yr1/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     5.415    u_fine_sync_cmplx_mul1/yr1/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[12]_P[12])
                                                      0.109     5.524 r  u_fine_sync_cmplx_mul1/yr1/DSP_OUTPUT_INST/P[12]
                         net (fo=1, routed)           0.259     5.783    u_fine_sync_cmplx_mul1/yr1_n_93
    SLICE_X74Y271        LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     5.928 r  u_fine_sync_cmplx_mul1/yr0_carry_i_6__0/O
                         net (fo=1, routed)           0.021     5.949    u_fine_sync_cmplx_mul1/yr0_carry_i_6__0_n_0
    SLICE_X74Y271        CARRY8 (Prop_CARRY8_SLICEM_S[2]_CO[7])
                                                      0.161     6.110 r  u_fine_sync_cmplx_mul1/yr0_carry/CO[7]
                         net (fo=1, routed)           0.026     6.136    u_fine_sync_cmplx_mul1/yr0_carry_n_0
    SLICE_X74Y272        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     6.212 f  u_fine_sync_cmplx_mul1/yr0_carry__0/O[1]
                         net (fo=2, routed)           0.481     6.693    u_fine_sync_cmplx_mul3/yi1/A[9]
    DSP48E2_X9Y108       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[9]_A2_DATA[9])
                                                      0.192     6.885 r  u_fine_sync_cmplx_mul3/yi1/DSP_A_B_DATA_INST/A2_DATA[9]
                         net (fo=1, routed)           0.000     6.885    u_fine_sync_cmplx_mul3/yi1/DSP_A_B_DATA.A2_DATA<9>
    DSP48E2_X9Y108       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[9]_A2A1[9])
                                                      0.076     6.961 r  u_fine_sync_cmplx_mul3/yi1/DSP_PREADD_DATA_INST/A2A1[9]
                         net (fo=1, routed)           0.000     6.961    u_fine_sync_cmplx_mul3/yi1/DSP_PREADD_DATA.A2A1<9>
    DSP48E2_X9Y108       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[9]_U[13])
                                                      0.505     7.466 f  u_fine_sync_cmplx_mul3/yi1/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     7.466    u_fine_sync_cmplx_mul3/yi1/DSP_MULTIPLIER.U<13>
    DSP48E2_X9Y108       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.047     7.513 r  u_fine_sync_cmplx_mul3/yi1/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     7.513    u_fine_sync_cmplx_mul3/yi1/DSP_M_DATA.U_DATA<13>
    DSP48E2_X9Y108       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.585     8.098 f  u_fine_sync_cmplx_mul3/yi1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     8.098    u_fine_sync_cmplx_mul3/yi1/DSP_ALU.ALU_OUT<13>
    DSP48E2_X9Y108       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     8.207 r  u_fine_sync_cmplx_mul3/yi1/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.341     8.548    u_fine_sync_cmplx_mul3/yi1_n_92
    SLICE_X78Y271        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     8.670 r  u_fine_sync_cmplx_mul3/yi0_carry_i_5/O
                         net (fo=1, routed)           0.025     8.695    u_fine_sync_cmplx_mul3/yi0_carry_i_5_n_0
    SLICE_X78Y271        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     8.858 r  u_fine_sync_cmplx_mul3/yi0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.884    u_fine_sync_cmplx_mul3/yi0_carry_n_0
    SLICE_X78Y272        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     8.966 r  u_fine_sync_cmplx_mul3/yi0_carry__0/O[3]
                         net (fo=2, routed)           2.690    11.656    mul_imag_OBUF[11]
    AP9                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.987    12.642 r  mul_imag_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.642    mul_imag[11]
    AP9                                                               r  mul_imag[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
                         clock pessimism              0.000   260.000    
                         clock uncertainty           -0.035   259.965    
                         output delay               -26.000   233.965    
  -------------------------------------------------------------------
                         required time                        233.965    
                         arrival time                         -12.642    
  -------------------------------------------------------------------
                         slack                                221.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_getData1/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.060ns (53.571%)  route 0.052ns (46.429%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.157ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.840ns (routing 0.387ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.955ns (routing 0.433ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.840     1.157    u_getData1/CLK
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y287        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.196 r  u_getData1/r_counter_reg[1]/Q
                         net (fo=6, routed)           0.045     1.241    u_getData1/r_counter_reg[1]
    SLICE_X66Y287        LUT4 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.021     1.262 r  u_getData1/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.007     1.269    u_getData1/p_0_in__0[3]
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.955     1.496    u_getData1/CLK
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[3]/C
                         clock pessimism             -0.333     1.163    
    SLICE_X66Y287        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.210    u_getData1/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.070ns (61.947%)  route 0.043ns (38.053%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.837ns (routing 0.387ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.433ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.837     1.154    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y261        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_fine_sync_accumulator1/r_Oimag_reg[11]/Q
                         net (fo=8, routed)           0.029     1.222    u_fine_sync_accumulator1/Q[11]
    SLICE_X66Y261        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.236 r  u_fine_sync_accumulator1/r_Oimag0_carry__0_i_5/O
                         net (fo=1, routed)           0.007     1.243    u_fine_sync_accumulator1/r_Oimag0_carry__0_i_5_n_0
    SLICE_X66Y261        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.260 r  u_fine_sync_accumulator1/r_Oimag0_carry__0/O[3]
                         net (fo=1, routed)           0.007     1.267    u_fine_sync_accumulator1/r_Oimag0[11]
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.952     1.493    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[11]/C
                         clock pessimism             -0.333     1.160    
    SLICE_X66Y261        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.206    u_fine_sync_accumulator1/r_Oimag_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.070ns (60.345%)  route 0.046ns (39.655%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.838ns (routing 0.387ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.433ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.838     1.155    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.194 r  u_fine_sync_accumulator1/r_Oimag_reg[3]/Q
                         net (fo=8, routed)           0.032     1.226    u_fine_sync_accumulator1/Q[3]
    SLICE_X66Y260        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.240 r  u_fine_sync_accumulator1/r_Oimag0_carry_i_5/O
                         net (fo=1, routed)           0.007     1.247    u_fine_sync_accumulator1/r_Oimag0_carry_i_5_n_0
    SLICE_X66Y260        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     1.264 r  u_fine_sync_accumulator1/r_Oimag0_carry/O[3]
                         net (fo=1, routed)           0.007     1.271    u_fine_sync_accumulator1/r_Oimag0[3]
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.953     1.494    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[3]/C
                         clock pessimism             -0.333     1.161    
    SLICE_X66Y260        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.207    u_fine_sync_accumulator1/r_Oimag_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.070ns (60.345%)  route 0.046ns (39.655%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.838ns (routing 0.387ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.433ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.838     1.155    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.194 r  u_fine_sync_accumulator1/r_Oimag_reg[2]/Q
                         net (fo=10, routed)          0.031     1.225    u_fine_sync_accumulator1/Q[2]
    SLICE_X66Y260        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.239 r  u_fine_sync_accumulator1/r_Oimag0_carry_i_6/O
                         net (fo=1, routed)           0.008     1.247    u_fine_sync_accumulator1/r_Oimag0_carry_i_6_n_0
    SLICE_X66Y260        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.264 r  u_fine_sync_accumulator1/r_Oimag0_carry/O[2]
                         net (fo=1, routed)           0.007     1.271    u_fine_sync_accumulator1/r_Oimag0[2]
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.953     1.494    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[2]/C
                         clock pessimism             -0.333     1.161    
    SLICE_X66Y260        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.207    u_fine_sync_accumulator1/r_Oimag_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.837ns (routing 0.387ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.433ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.837     1.154    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y261        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_fine_sync_accumulator1/r_Oimag_reg[9]/Q
                         net (fo=6, routed)           0.034     1.227    u_fine_sync_accumulator1/Q[9]
    SLICE_X66Y261        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.242 r  u_fine_sync_accumulator1/r_Oimag0_carry__0_i_7/O
                         net (fo=1, routed)           0.007     1.249    u_fine_sync_accumulator1/r_Oimag0_carry__0_i_7_n_0
    SLICE_X66Y261        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.266 r  u_fine_sync_accumulator1/r_Oimag0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.273    u_fine_sync_accumulator1/r_Oimag0[9]
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.952     1.493    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[9]/C
                         clock pessimism             -0.333     1.160    
    SLICE_X66Y261        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.206    u_fine_sync_accumulator1/r_Oimag_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.494ns
    Source Clock Delay      (SCD):    1.155ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.838ns (routing 0.387ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.953ns (routing 0.433ns, distribution 0.520ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.838     1.155    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.194 r  u_fine_sync_accumulator1/r_Oimag_reg[1]/Q
                         net (fo=13, routed)          0.034     1.228    u_fine_sync_accumulator1/Q[1]
    SLICE_X66Y260        LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.243 r  u_fine_sync_accumulator1/r_Oimag0_carry_i_7/O
                         net (fo=1, routed)           0.007     1.250    u_fine_sync_accumulator1/r_Oimag0_carry_i_7_n_0
    SLICE_X66Y260        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     1.267 r  u_fine_sync_accumulator1/r_Oimag0_carry/O[1]
                         net (fo=1, routed)           0.007     1.274    u_fine_sync_accumulator1/r_Oimag0[1]
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.953     1.494    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[1]/C
                         clock pessimism             -0.333     1.161    
    SLICE_X66Y260        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.207    u_fine_sync_accumulator1/r_Oimag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.513ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      0.852ns (routing 0.387ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.433ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.852     1.169    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X67Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y255        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.207 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[1]/Q
                         net (fo=2, routed)           0.027     1.234    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder[1]
    SLICE_X67Y255        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.248 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum_carry_i_7/O
                         net (fo=1, routed)           0.014     1.262    u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/S[2]
    SLICE_X67Y255        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.281 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/interNum_carry/O[2]
                         net (fo=1, routed)           0.007     1.288    u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum[2]
    SLICE_X67Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.972     1.513    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X67Y255        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]/C
                         clock pessimism             -0.338     1.175    
    SLICE_X67Y255        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.221    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.071ns (59.664%)  route 0.048ns (40.336%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.512ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      0.852ns (routing 0.387ns, distribution 0.465ns)
  Clock Net Delay (Destination): 0.971ns (routing 0.433ns, distribution 0.538ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.852     1.169    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X67Y256        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.207 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[9]/Q
                         net (fo=2, routed)           0.027     1.234    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder[9]
    SLICE_X67Y256        LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.248 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum_carry__0_i_5/O
                         net (fo=1, routed)           0.014     1.262    u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/r_remainder_reg[14][2]
    SLICE_X67Y256        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.281 r  u_fine_sync_arctan1/u_fine_sync_nrdivider/u_fixed_add1/interNum_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.288    u_fine_sync_arctan1/u_fine_sync_nrdivider/interNum[10]
    SLICE_X67Y256        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.971     1.512    u_fine_sync_arctan1/u_fine_sync_nrdivider/clk_IBUF_BUFG
    SLICE_X67Y256        FDCE                                         r  u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]/C
                         clock pessimism             -0.337     1.175    
    SLICE_X67Y256        FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.221    u_fine_sync_arctan1/u_fine_sync_nrdivider/r_remainder_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.070ns (58.333%)  route 0.050ns (41.667%))
  Logic Levels:           2  (CARRY8=1 LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.493ns
    Source Clock Delay      (SCD):    1.154ns
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Net Delay (Source):      0.837ns (routing 0.387ns, distribution 0.450ns)
  Clock Net Delay (Destination): 0.952ns (routing 0.433ns, distribution 0.519ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.837     1.154    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y261        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.193 r  u_fine_sync_accumulator1/r_Oimag_reg[10]/Q
                         net (fo=5, routed)           0.035     1.228    u_fine_sync_accumulator1/Q[10]
    SLICE_X66Y261        LUT2 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.242 r  u_fine_sync_accumulator1/r_Oimag0_carry__0_i_6/O
                         net (fo=1, routed)           0.008     1.250    u_fine_sync_accumulator1/r_Oimag0_carry__0_i_6_n_0
    SLICE_X66Y261        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     1.267 r  u_fine_sync_accumulator1/r_Oimag0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.274    u_fine_sync_accumulator1/r_Oimag0[10]
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.952     1.493    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y261        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[10]/C
                         clock pessimism             -0.333     1.160    
    SLICE_X66Y261        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.206    u_fine_sync_accumulator1/r_Oimag_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 u_fine_sync_accumulator1/r_Oimag_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_fine_sync_accumulator1/r_Oimag_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.070ns (58.333%)  route 0.050ns (41.667%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.498ns
    Source Clock Delay      (SCD):    1.158ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Net Delay (Source):      0.841ns (routing 0.387ns, distribution 0.454ns)
  Clock Net Delay (Destination): 0.957ns (routing 0.433ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.156     0.156 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.156    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.156 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.300    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.317 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.841     1.158    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y260        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.197 r  u_fine_sync_accumulator1/r_Oimag_reg[5]/Q
                         net (fo=6, routed)           0.043     1.240    u_fine_sync_accumulator1/Q[5]
    SLICE_X66Y260        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[6])
                                                      0.031     1.271 r  u_fine_sync_accumulator1/r_Oimag0_carry/O[6]
                         net (fo=1, routed)           0.007     1.278    u_fine_sync_accumulator1/r_Oimag0[6]
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.341     0.341 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.341    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.341 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.522    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.541 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         0.957     1.498    u_fine_sync_accumulator1/clk_IBUF_BUFG
    SLICE_X66Y260        FDCE                                         r  u_fine_sync_accumulator1/r_Oimag_reg[6]/C
                         clock pessimism             -0.334     1.164    
    SLICE_X66Y260        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.210    u_fine_sync_accumulator1/r_Oimag_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 130.000 }
Period(ns):         260.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         260.000     258.710    BUFGCE_X1Y122  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y285  u_getData1/FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[0]/C
Min Period        n/a     FDCE/C    n/a            0.550         260.000     259.450    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[0]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[11]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[12]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[13]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[14]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[1]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[4]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X70Y285  u_getData1/r_Q_R2_registered_reg[6]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y261  u_fine_sync_accumulator1/r_Oreal_reg[10]/C
Low Pulse Width   Fast    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y261  u_fine_sync_accumulator1/r_Oreal_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[0]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[10]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[11]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[13]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[14]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y289  u_getData1/r_I_N1_registered_reg[15]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X66Y292  u_getData1/r_I_N1_registered_reg[2]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y292  u_getData1/r_I_N1_registered_reg[4]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y292  u_getData1/r_I_N1_registered_reg[5]/C
High Pulse Width  Slow    FDCE/C    n/a            0.275         130.000     129.725    SLICE_X67Y292  u_getData1/r_I_N1_registered_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      232.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       24.794ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             232.972ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R2_registered_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 261.920 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.338ns (routing 0.635ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y289        FDCE                                         f  u_getData1/r_I_R2_registered_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.338   261.919    u_getData1/CLK
    SLICE_X75Y289        FDCE                                         r  u_getData1/r_I_R2_registered_reg[4]/C
                         clock pessimism              0.000   261.919    
                         clock uncertainty           -0.035   261.884    
    SLICE_X75Y289        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066   261.818    u_getData1/r_I_R2_registered_reg[4]
  -------------------------------------------------------------------
                         required time                        261.818    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.972    

Slack (MET) :             232.972ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R2_registered_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 261.920 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.338ns (routing 0.635ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y289        FDCE                                         f  u_getData1/r_I_R2_registered_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.338   261.919    u_getData1/CLK
    SLICE_X75Y289        FDCE                                         r  u_getData1/r_I_R2_registered_reg[5]/C
                         clock pessimism              0.000   261.919    
                         clock uncertainty           -0.035   261.884    
    SLICE_X75Y289        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066   261.818    u_getData1/r_I_R2_registered_reg[5]
  -------------------------------------------------------------------
                         required time                        261.818    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.972    

Slack (MET) :             232.972ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R2_registered_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 261.920 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.338ns (routing 0.635ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y289        FDCE                                         f  u_getData1/r_I_R2_registered_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.338   261.919    u_getData1/CLK
    SLICE_X75Y289        FDCE                                         r  u_getData1/r_I_R2_registered_reg[6]/C
                         clock pessimism              0.000   261.919    
                         clock uncertainty           -0.035   261.884    
    SLICE_X75Y289        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066   261.818    u_getData1/r_I_R2_registered_reg[6]
  -------------------------------------------------------------------
                         required time                        261.818    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.972    

Slack (MET) :             232.972ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R2_registered_reg[7]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.920ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 261.920 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.338ns (routing 0.635ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y289        FDCE                                         f  u_getData1/r_I_R2_registered_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.338   261.919    u_getData1/CLK
    SLICE_X75Y289        FDCE                                         r  u_getData1/r_I_R2_registered_reg[7]/C
                         clock pessimism              0.000   261.919    
                         clock uncertainty           -0.035   261.884    
    SLICE_X75Y289        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066   261.818    u_getData1/r_I_R2_registered_reg[7]
  -------------------------------------------------------------------
                         required time                        261.818    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.972    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[0]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[0]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[11]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[11]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[12]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[12]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[1]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[1]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[4]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[4]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    

Slack (MET) :             232.974ns  (required time - arrival time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_I_R1_registered_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            260.000ns  (clk rise@260.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.544ns (19.121%)  route 2.302ns (80.879%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        1.922ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 261.922 - 260.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.340ns (routing 0.635ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.544    26.544 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.544    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.544 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         2.302    28.846    u_getData1/reset_IBUF
    SLICE_X75Y295        FDCE                                         f  u_getData1/r_I_R1_registered_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      260.000   260.000 r  
    H11                                               0.000   260.000 r  clk (IN)
                         net (fo=0)                   0.000   260.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.271   260.271 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   260.271    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000   260.271 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287   260.557    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   260.581 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.340   261.921    u_getData1/CLK
    SLICE_X75Y295        FDCE                                         r  u_getData1/r_I_R1_registered_reg[5]/C
                         clock pessimism              0.000   261.921    
                         clock uncertainty           -0.035   261.886    
    SLICE_X75Y295        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066   261.820    u_getData1/r_I_R1_registered_reg[5]
  -------------------------------------------------------------------
                         required time                        261.820    
                         arrival time                         -28.846    
  -------------------------------------------------------------------
                         slack                                232.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.794ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.699ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDPE                                         f  u_getData1/FSM_onehot_current_state_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.518     2.390    u_getData1/CLK
    SLICE_X66Y285        FDPE                                         r  u_getData1/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.000     2.390    
    SLICE_X66Y285        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.032     2.358    u_getData1/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.794    

Slack (MET) :             24.794ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.699ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.518     2.390    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.000     2.390    
    SLICE_X66Y285        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.032     2.358    u_getData1/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.794    

Slack (MET) :             24.794ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.699ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.518     2.390    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.000     2.390    
    SLICE_X66Y285        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.032     2.358    u_getData1/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.794    

Slack (MET) :             24.794ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.518ns (routing 0.699ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.518     2.390    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[6]/C
                         clock pessimism              0.000     2.390    
    SLICE_X66Y285        FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.032     2.358    u_getData1/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.794    

Slack (MET) :             24.799ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.699ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.513     2.385    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.000     2.385    
    SLICE_X66Y285        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.032     2.353    u_getData1/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.799    

Slack (MET) :             24.799ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.699ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.513     2.385    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[4]/C
                         clock pessimism              0.000     2.385    
    SLICE_X66Y285        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.032     2.353    u_getData1/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.799    

Slack (MET) :             24.799ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/FSM_onehot_current_state_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.294ns (25.519%)  route 0.858ns (74.481%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.513ns (routing 0.699ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.858    27.152    u_getData1/reset_IBUF
    SLICE_X66Y285        FDCE                                         f  u_getData1/FSM_onehot_current_state_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.513     2.385    u_getData1/CLK
    SLICE_X66Y285        FDCE                                         r  u_getData1/FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.000     2.385    
    SLICE_X66Y285        FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.032     2.353    u_getData1/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                          27.152    
  -------------------------------------------------------------------
                         slack                                 24.799    

Slack (MET) :             24.799ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.294ns (25.365%)  route 0.865ns (74.635%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.520ns (routing 0.699ns, distribution 0.821ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.865    27.159    u_getData1/reset_IBUF
    SLICE_X66Y287        FDCE                                         f  u_getData1/r_counter_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.520     2.392    u_getData1/CLK
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[0]/C
                         clock pessimism              0.000     2.392    
    SLICE_X66Y287        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.032     2.360    u_getData1/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                          27.159    
  -------------------------------------------------------------------
                         slack                                 24.799    

Slack (MET) :             24.804ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.294ns (25.365%)  route 0.865ns (74.635%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.699ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.865    27.159    u_getData1/reset_IBUF
    SLICE_X66Y287        FDCE                                         f  u_getData1/r_counter_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.515     2.387    u_getData1/CLK
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[1]/C
                         clock pessimism              0.000     2.387    
    SLICE_X66Y287        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.032     2.355    u_getData1/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                          27.159    
  -------------------------------------------------------------------
                         slack                                 24.804    

Slack (MET) :             24.804ns  (arrival time - required time)
  Source:                 reset
                            (input port clocked by clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Destination:            u_getData1/r_counter_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@130.000ns period=260.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.294ns (25.365%)  route 0.865ns (74.635%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            26.000ns
  Clock Path Skew:        2.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.699ns, distribution 0.816ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                 26.000    26.000    
    G10                                               0.000    26.000 r  reset (IN)
                         net (fo=0)                   0.000    26.000    reset_IBUF_inst/I
    G10                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.294    26.294 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    26.294    reset_IBUF_inst/OUT
    G10                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    26.294 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=215, routed)         0.865    27.159    u_getData1/reset_IBUF
    SLICE_X66Y287        FDCE                                         f  u_getData1/r_counter_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H11                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    H11                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.521     0.521 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.521    clk_IBUF_inst/OUT
    H11                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.521 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.844    clk_IBUF
    BUFGCE_X1Y122        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.872 r  clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=215, routed)         1.515     2.387    u_getData1/CLK
    SLICE_X66Y287        FDCE                                         r  u_getData1/r_counter_reg[2]/C
                         clock pessimism              0.000     2.387    
    SLICE_X66Y287        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.032     2.355    u_getData1/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                          27.159    
  -------------------------------------------------------------------
                         slack                                 24.804    





