
power_logger.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000095b4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cec  080097a0  080097a0  000197a0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a48c  0800a48c  00020204  2**0
                  CONTENTS
  4 .ARM          00000008  0800a48c  0800a48c  0001a48c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a494  0800a494  00020204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a494  0800a494  0001a494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a498  0800a498  0001a498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0800a49c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004430  20000204  0800a6a0  00020204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004634  0800a6a0  00024634  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e371  00000000  00000000  0002022d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003681  00000000  00000000  0003e59e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001498  00000000  00000000  00041c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00005fe7  00000000  00000000  000430b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00018e70  00000000  00000000  0004909f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    000bffc1  00000000  00000000  00061f0f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  00121ed0  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 00001360  00000000  00000000  00121f28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006844  00000000  00000000  00123288  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000204 	.word	0x20000204
 8000204:	00000000 	.word	0x00000000
 8000208:	08009784 	.word	0x08009784

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000208 	.word	0x20000208
 8000224:	08009784 	.word	0x08009784

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_uldivmod>:
 8000b60:	b953      	cbnz	r3, 8000b78 <__aeabi_uldivmod+0x18>
 8000b62:	b94a      	cbnz	r2, 8000b78 <__aeabi_uldivmod+0x18>
 8000b64:	2900      	cmp	r1, #0
 8000b66:	bf08      	it	eq
 8000b68:	2800      	cmpeq	r0, #0
 8000b6a:	bf1c      	itt	ne
 8000b6c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b70:	f04f 30ff 	movne.w	r0, #4294967295
 8000b74:	f000 b96e 	b.w	8000e54 <__aeabi_idiv0>
 8000b78:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b7c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b80:	f000 f806 	bl	8000b90 <__udivmoddi4>
 8000b84:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b88:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b8c:	b004      	add	sp, #16
 8000b8e:	4770      	bx	lr

08000b90 <__udivmoddi4>:
 8000b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b94:	9e08      	ldr	r6, [sp, #32]
 8000b96:	460d      	mov	r5, r1
 8000b98:	4604      	mov	r4, r0
 8000b9a:	468e      	mov	lr, r1
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	f040 8083 	bne.w	8000ca8 <__udivmoddi4+0x118>
 8000ba2:	428a      	cmp	r2, r1
 8000ba4:	4617      	mov	r7, r2
 8000ba6:	d947      	bls.n	8000c38 <__udivmoddi4+0xa8>
 8000ba8:	fab2 f382 	clz	r3, r2
 8000bac:	b14b      	cbz	r3, 8000bc2 <__udivmoddi4+0x32>
 8000bae:	f1c3 0120 	rsb	r1, r3, #32
 8000bb2:	fa05 fe03 	lsl.w	lr, r5, r3
 8000bb6:	fa20 f101 	lsr.w	r1, r0, r1
 8000bba:	409f      	lsls	r7, r3
 8000bbc:	ea41 0e0e 	orr.w	lr, r1, lr
 8000bc0:	409c      	lsls	r4, r3
 8000bc2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc6:	fbbe fcf8 	udiv	ip, lr, r8
 8000bca:	fa1f f987 	uxth.w	r9, r7
 8000bce:	fb08 e21c 	mls	r2, r8, ip, lr
 8000bd2:	fb0c f009 	mul.w	r0, ip, r9
 8000bd6:	0c21      	lsrs	r1, r4, #16
 8000bd8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000bdc:	4290      	cmp	r0, r2
 8000bde:	d90a      	bls.n	8000bf6 <__udivmoddi4+0x66>
 8000be0:	18ba      	adds	r2, r7, r2
 8000be2:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000be6:	f080 8118 	bcs.w	8000e1a <__udivmoddi4+0x28a>
 8000bea:	4290      	cmp	r0, r2
 8000bec:	f240 8115 	bls.w	8000e1a <__udivmoddi4+0x28a>
 8000bf0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bf4:	443a      	add	r2, r7
 8000bf6:	1a12      	subs	r2, r2, r0
 8000bf8:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bfc:	fb08 2210 	mls	r2, r8, r0, r2
 8000c00:	fb00 f109 	mul.w	r1, r0, r9
 8000c04:	b2a4      	uxth	r4, r4
 8000c06:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c0a:	42a1      	cmp	r1, r4
 8000c0c:	d909      	bls.n	8000c22 <__udivmoddi4+0x92>
 8000c0e:	193c      	adds	r4, r7, r4
 8000c10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c14:	f080 8103 	bcs.w	8000e1e <__udivmoddi4+0x28e>
 8000c18:	42a1      	cmp	r1, r4
 8000c1a:	f240 8100 	bls.w	8000e1e <__udivmoddi4+0x28e>
 8000c1e:	3802      	subs	r0, #2
 8000c20:	443c      	add	r4, r7
 8000c22:	1a64      	subs	r4, r4, r1
 8000c24:	2100      	movs	r1, #0
 8000c26:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c2a:	b11e      	cbz	r6, 8000c34 <__udivmoddi4+0xa4>
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	40dc      	lsrs	r4, r3
 8000c30:	e9c6 4200 	strd	r4, r2, [r6]
 8000c34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c38:	b902      	cbnz	r2, 8000c3c <__udivmoddi4+0xac>
 8000c3a:	deff      	udf	#255	; 0xff
 8000c3c:	fab2 f382 	clz	r3, r2
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14f      	bne.n	8000ce4 <__udivmoddi4+0x154>
 8000c44:	1a8d      	subs	r5, r1, r2
 8000c46:	2101      	movs	r1, #1
 8000c48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c4c:	fa1f f882 	uxth.w	r8, r2
 8000c50:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c54:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c58:	fb08 f00c 	mul.w	r0, r8, ip
 8000c5c:	0c22      	lsrs	r2, r4, #16
 8000c5e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c62:	42a8      	cmp	r0, r5
 8000c64:	d907      	bls.n	8000c76 <__udivmoddi4+0xe6>
 8000c66:	197d      	adds	r5, r7, r5
 8000c68:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c6c:	d202      	bcs.n	8000c74 <__udivmoddi4+0xe4>
 8000c6e:	42a8      	cmp	r0, r5
 8000c70:	f200 80e9 	bhi.w	8000e46 <__udivmoddi4+0x2b6>
 8000c74:	4694      	mov	ip, r2
 8000c76:	1a2d      	subs	r5, r5, r0
 8000c78:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c7c:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	b2a4      	uxth	r4, r4
 8000c86:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8a:	45a0      	cmp	r8, r4
 8000c8c:	d907      	bls.n	8000c9e <__udivmoddi4+0x10e>
 8000c8e:	193c      	adds	r4, r7, r4
 8000c90:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c94:	d202      	bcs.n	8000c9c <__udivmoddi4+0x10c>
 8000c96:	45a0      	cmp	r8, r4
 8000c98:	f200 80d9 	bhi.w	8000e4e <__udivmoddi4+0x2be>
 8000c9c:	4610      	mov	r0, r2
 8000c9e:	eba4 0408 	sub.w	r4, r4, r8
 8000ca2:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca6:	e7c0      	b.n	8000c2a <__udivmoddi4+0x9a>
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d908      	bls.n	8000cbe <__udivmoddi4+0x12e>
 8000cac:	2e00      	cmp	r6, #0
 8000cae:	f000 80b1 	beq.w	8000e14 <__udivmoddi4+0x284>
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb8:	4608      	mov	r0, r1
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	fab3 f183 	clz	r1, r3
 8000cc2:	2900      	cmp	r1, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0x1ce>
 8000cc6:	42ab      	cmp	r3, r5
 8000cc8:	d302      	bcc.n	8000cd0 <__udivmoddi4+0x140>
 8000cca:	4282      	cmp	r2, r0
 8000ccc:	f200 80b9 	bhi.w	8000e42 <__udivmoddi4+0x2b2>
 8000cd0:	1a84      	subs	r4, r0, r2
 8000cd2:	eb65 0303 	sbc.w	r3, r5, r3
 8000cd6:	2001      	movs	r0, #1
 8000cd8:	469e      	mov	lr, r3
 8000cda:	2e00      	cmp	r6, #0
 8000cdc:	d0aa      	beq.n	8000c34 <__udivmoddi4+0xa4>
 8000cde:	e9c6 4e00 	strd	r4, lr, [r6]
 8000ce2:	e7a7      	b.n	8000c34 <__udivmoddi4+0xa4>
 8000ce4:	409f      	lsls	r7, r3
 8000ce6:	f1c3 0220 	rsb	r2, r3, #32
 8000cea:	40d1      	lsrs	r1, r2
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cf4:	fa1f f887 	uxth.w	r8, r7
 8000cf8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cfc:	fa24 f202 	lsr.w	r2, r4, r2
 8000d00:	409d      	lsls	r5, r3
 8000d02:	fb00 fc08 	mul.w	ip, r0, r8
 8000d06:	432a      	orrs	r2, r5
 8000d08:	0c15      	lsrs	r5, r2, #16
 8000d0a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000d0e:	45ac      	cmp	ip, r5
 8000d10:	fa04 f403 	lsl.w	r4, r4, r3
 8000d14:	d909      	bls.n	8000d2a <__udivmoddi4+0x19a>
 8000d16:	197d      	adds	r5, r7, r5
 8000d18:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d1c:	f080 808f 	bcs.w	8000e3e <__udivmoddi4+0x2ae>
 8000d20:	45ac      	cmp	ip, r5
 8000d22:	f240 808c 	bls.w	8000e3e <__udivmoddi4+0x2ae>
 8000d26:	3802      	subs	r0, #2
 8000d28:	443d      	add	r5, r7
 8000d2a:	eba5 050c 	sub.w	r5, r5, ip
 8000d2e:	fbb5 f1fe 	udiv	r1, r5, lr
 8000d32:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000d36:	fb01 f908 	mul.w	r9, r1, r8
 8000d3a:	b295      	uxth	r5, r2
 8000d3c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d40:	45a9      	cmp	r9, r5
 8000d42:	d907      	bls.n	8000d54 <__udivmoddi4+0x1c4>
 8000d44:	197d      	adds	r5, r7, r5
 8000d46:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d4a:	d274      	bcs.n	8000e36 <__udivmoddi4+0x2a6>
 8000d4c:	45a9      	cmp	r9, r5
 8000d4e:	d972      	bls.n	8000e36 <__udivmoddi4+0x2a6>
 8000d50:	3902      	subs	r1, #2
 8000d52:	443d      	add	r5, r7
 8000d54:	eba5 0509 	sub.w	r5, r5, r9
 8000d58:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d5c:	e778      	b.n	8000c50 <__udivmoddi4+0xc0>
 8000d5e:	f1c1 0720 	rsb	r7, r1, #32
 8000d62:	408b      	lsls	r3, r1
 8000d64:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d68:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d6c:	fa25 f407 	lsr.w	r4, r5, r7
 8000d70:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d74:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d78:	fa1f f88c 	uxth.w	r8, ip
 8000d7c:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d80:	fa20 f307 	lsr.w	r3, r0, r7
 8000d84:	fb09 fa08 	mul.w	sl, r9, r8
 8000d88:	408d      	lsls	r5, r1
 8000d8a:	431d      	orrs	r5, r3
 8000d8c:	0c2b      	lsrs	r3, r5, #16
 8000d8e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d92:	45a2      	cmp	sl, r4
 8000d94:	fa02 f201 	lsl.w	r2, r2, r1
 8000d98:	fa00 f301 	lsl.w	r3, r0, r1
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x222>
 8000d9e:	eb1c 0404 	adds.w	r4, ip, r4
 8000da2:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da6:	d248      	bcs.n	8000e3a <__udivmoddi4+0x2aa>
 8000da8:	45a2      	cmp	sl, r4
 8000daa:	d946      	bls.n	8000e3a <__udivmoddi4+0x2aa>
 8000dac:	f1a9 0902 	sub.w	r9, r9, #2
 8000db0:	4464      	add	r4, ip
 8000db2:	eba4 040a 	sub.w	r4, r4, sl
 8000db6:	fbb4 f0fe 	udiv	r0, r4, lr
 8000dba:	fb0e 4410 	mls	r4, lr, r0, r4
 8000dbe:	fb00 fa08 	mul.w	sl, r0, r8
 8000dc2:	b2ad      	uxth	r5, r5
 8000dc4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dc8:	45a2      	cmp	sl, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x24e>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dd4:	d22d      	bcs.n	8000e32 <__udivmoddi4+0x2a2>
 8000dd6:	45a2      	cmp	sl, r4
 8000dd8:	d92b      	bls.n	8000e32 <__udivmoddi4+0x2a2>
 8000dda:	3802      	subs	r0, #2
 8000ddc:	4464      	add	r4, ip
 8000dde:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de2:	fba0 8902 	umull	r8, r9, r0, r2
 8000de6:	eba4 040a 	sub.w	r4, r4, sl
 8000dea:	454c      	cmp	r4, r9
 8000dec:	46c6      	mov	lr, r8
 8000dee:	464d      	mov	r5, r9
 8000df0:	d319      	bcc.n	8000e26 <__udivmoddi4+0x296>
 8000df2:	d016      	beq.n	8000e22 <__udivmoddi4+0x292>
 8000df4:	b15e      	cbz	r6, 8000e0e <__udivmoddi4+0x27e>
 8000df6:	ebb3 020e 	subs.w	r2, r3, lr
 8000dfa:	eb64 0405 	sbc.w	r4, r4, r5
 8000dfe:	fa04 f707 	lsl.w	r7, r4, r7
 8000e02:	fa22 f301 	lsr.w	r3, r2, r1
 8000e06:	431f      	orrs	r7, r3
 8000e08:	40cc      	lsrs	r4, r1
 8000e0a:	e9c6 7400 	strd	r7, r4, [r6]
 8000e0e:	2100      	movs	r1, #0
 8000e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e14:	4631      	mov	r1, r6
 8000e16:	4630      	mov	r0, r6
 8000e18:	e70c      	b.n	8000c34 <__udivmoddi4+0xa4>
 8000e1a:	468c      	mov	ip, r1
 8000e1c:	e6eb      	b.n	8000bf6 <__udivmoddi4+0x66>
 8000e1e:	4610      	mov	r0, r2
 8000e20:	e6ff      	b.n	8000c22 <__udivmoddi4+0x92>
 8000e22:	4543      	cmp	r3, r8
 8000e24:	d2e6      	bcs.n	8000df4 <__udivmoddi4+0x264>
 8000e26:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e2a:	eb69 050c 	sbc.w	r5, r9, ip
 8000e2e:	3801      	subs	r0, #1
 8000e30:	e7e0      	b.n	8000df4 <__udivmoddi4+0x264>
 8000e32:	4628      	mov	r0, r5
 8000e34:	e7d3      	b.n	8000dde <__udivmoddi4+0x24e>
 8000e36:	4611      	mov	r1, r2
 8000e38:	e78c      	b.n	8000d54 <__udivmoddi4+0x1c4>
 8000e3a:	4681      	mov	r9, r0
 8000e3c:	e7b9      	b.n	8000db2 <__udivmoddi4+0x222>
 8000e3e:	4608      	mov	r0, r1
 8000e40:	e773      	b.n	8000d2a <__udivmoddi4+0x19a>
 8000e42:	4608      	mov	r0, r1
 8000e44:	e749      	b.n	8000cda <__udivmoddi4+0x14a>
 8000e46:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e4a:	443d      	add	r5, r7
 8000e4c:	e713      	b.n	8000c76 <__udivmoddi4+0xe6>
 8000e4e:	3802      	subs	r0, #2
 8000e50:	443c      	add	r4, r7
 8000e52:	e724      	b.n	8000c9e <__udivmoddi4+0x10e>

08000e54 <__aeabi_idiv0>:
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop

08000e58 <SELECT>:
#define SD_CS_GPIO_Port GPIOB
#define SD_CS_Pin       GPIO_PIN_12

/* SPI Chip Select */
static void SELECT(void)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e62:	4802      	ldr	r0, [pc, #8]	; (8000e6c <SELECT+0x14>)
 8000e64:	f002 fdf8 	bl	8003a58 <HAL_GPIO_WritePin>
}
 8000e68:	bf00      	nop
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	40010c00 	.word	0x40010c00

08000e70 <DESELECT>:

/* SPI Chip Deselect */
static void DESELECT(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e7a:	4802      	ldr	r0, [pc, #8]	; (8000e84 <DESELECT+0x14>)
 8000e7c:	f002 fdec 	bl	8003a58 <HAL_GPIO_WritePin>
}
 8000e80:	bf00      	nop
 8000e82:	bd80      	pop	{r7, pc}
 8000e84:	40010c00 	.word	0x40010c00

08000e88 <SPI_TxByte>:

/* SPI 데이터 전송 */
static void SPI_TxByte(BYTE data)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	4603      	mov	r3, r0
 8000e90:	71fb      	strb	r3, [r7, #7]
  while (HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY);
 8000e92:	bf00      	nop
 8000e94:	4808      	ldr	r0, [pc, #32]	; (8000eb8 <SPI_TxByte+0x30>)
 8000e96:	f004 fc25 	bl	80056e4 <HAL_SPI_GetState>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d1f9      	bne.n	8000e94 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(&hspi2, &data, 1, SPI_TIMEOUT);
 8000ea0:	1df9      	adds	r1, r7, #7
 8000ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	4803      	ldr	r0, [pc, #12]	; (8000eb8 <SPI_TxByte+0x30>)
 8000eaa:	f004 f93d 	bl	8005128 <HAL_SPI_Transmit>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	2000024c 	.word	0x2000024c

08000ebc <SPI_RxByte>:

/* SPI 데이터 송수신 리턴형 함수 */
static uint8_t SPI_RxByte(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b084      	sub	sp, #16
 8000ec0:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 8000ec2:	23ff      	movs	r3, #255	; 0xff
 8000ec4:	71fb      	strb	r3, [r7, #7]
  data = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	71bb      	strb	r3, [r7, #6]
  
  while ((HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY));
 8000eca:	bf00      	nop
 8000ecc:	4809      	ldr	r0, [pc, #36]	; (8000ef4 <SPI_RxByte+0x38>)
 8000ece:	f004 fc09 	bl	80056e4 <HAL_SPI_GetState>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b01      	cmp	r3, #1
 8000ed6:	d1f9      	bne.n	8000ecc <SPI_RxByte+0x10>
  HAL_SPI_TransmitReceive(&hspi2, &dummy, &data, 1, SPI_TIMEOUT);
 8000ed8:	1dba      	adds	r2, r7, #6
 8000eda:	1df9      	adds	r1, r7, #7
 8000edc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ee0:	9300      	str	r3, [sp, #0]
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	4803      	ldr	r0, [pc, #12]	; (8000ef4 <SPI_RxByte+0x38>)
 8000ee6:	f004 fa5b 	bl	80053a0 <HAL_SPI_TransmitReceive>
  
  return data;
 8000eea:	79bb      	ldrb	r3, [r7, #6]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	2000024c 	.word	0x2000024c

08000ef8 <SPI_RxBytePtr>:

/* SPI 데이터 송수신 포인터형 함수 */
static void SPI_RxBytePtr(uint8_t *buff) 
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b082      	sub	sp, #8
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8000f00:	f7ff ffdc 	bl	8000ebc <SPI_RxByte>
 8000f04:	4603      	mov	r3, r0
 8000f06:	461a      	mov	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	701a      	strb	r2, [r3, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	3708      	adds	r7, #8
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <SD_ReadyWait>:

/* SD카드 Ready 대기 */
static uint8_t SD_ReadyWait(void) 
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
  uint8_t res;
  
  /* 500ms 카운터 준비 */
  Timer2 = 50;
 8000f1a:	4b0b      	ldr	r3, [pc, #44]	; (8000f48 <SD_ReadyWait+0x34>)
 8000f1c:	2232      	movs	r2, #50	; 0x32
 8000f1e:	701a      	strb	r2, [r3, #0]
  SPI_RxByte();
 8000f20:	f7ff ffcc 	bl	8000ebc <SPI_RxByte>
  
  do
  {
    /* 0xFF 값이 수신될 때 까지 SPI 통신 */
    res = SPI_RxByte();
 8000f24:	f7ff ffca 	bl	8000ebc <SPI_RxByte>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 8000f2c:	79fb      	ldrb	r3, [r7, #7]
 8000f2e:	2bff      	cmp	r3, #255	; 0xff
 8000f30:	d004      	beq.n	8000f3c <SD_ReadyWait+0x28>
 8000f32:	4b05      	ldr	r3, [pc, #20]	; (8000f48 <SD_ReadyWait+0x34>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f3      	bne.n	8000f24 <SD_ReadyWait+0x10>
  
  return res;
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	200025b9 	.word	0x200025b9

08000f4c <SD_PowerOn>:

/* 전원 켜기 */
static void SD_PowerOn(void) 
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b086      	sub	sp, #24
 8000f50:	af00      	add	r7, sp, #0
  uint8_t cmd_arg[6];
  uint32_t Count = 0x1FFF;
 8000f52:	f641 73ff 	movw	r3, #8191	; 0x1fff
 8000f56:	617b      	str	r3, [r7, #20]
  
  /* Deselect 상태에서 SPI 메시지를 전송하여 대기상태로 만든다. */
  DESELECT();
 8000f58:	f7ff ff8a 	bl	8000e70 <DESELECT>
  
  for(int i = 0; i < 10; i++)
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	e005      	b.n	8000f6e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8000f62:	20ff      	movs	r0, #255	; 0xff
 8000f64:	f7ff ff90 	bl	8000e88 <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8000f68:	693b      	ldr	r3, [r7, #16]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	613b      	str	r3, [r7, #16]
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	2b09      	cmp	r3, #9
 8000f72:	ddf6      	ble.n	8000f62 <SD_PowerOn+0x16>
  }
  
  /* SPI Chips Select */
  SELECT();
 8000f74:	f7ff ff70 	bl	8000e58 <SELECT>
  
  /* 초기 GO_IDLE_STATE 상태 전환 */
  cmd_arg[0] = (CMD0 | 0x40);
 8000f78:	2340      	movs	r3, #64	; 0x40
 8000f7a:	713b      	strb	r3, [r7, #4]
  cmd_arg[1] = 0;
 8000f7c:	2300      	movs	r3, #0
 8000f7e:	717b      	strb	r3, [r7, #5]
  cmd_arg[2] = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	71bb      	strb	r3, [r7, #6]
  cmd_arg[3] = 0;
 8000f84:	2300      	movs	r3, #0
 8000f86:	71fb      	strb	r3, [r7, #7]
  cmd_arg[4] = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	723b      	strb	r3, [r7, #8]
  cmd_arg[5] = 0x95;
 8000f8c:	2395      	movs	r3, #149	; 0x95
 8000f8e:	727b      	strb	r3, [r7, #9]
  
  /* 명령 전송 */
  for (int i = 0; i < 6; i++)
 8000f90:	2300      	movs	r3, #0
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	e009      	b.n	8000faa <SD_PowerOn+0x5e>
  {
    SPI_TxByte(cmd_arg[i]);
 8000f96:	1d3a      	adds	r2, r7, #4
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	4413      	add	r3, r2
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	f7ff ff72 	bl	8000e88 <SPI_TxByte>
  for (int i = 0; i < 6; i++)
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	60fb      	str	r3, [r7, #12]
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	2b05      	cmp	r3, #5
 8000fae:	ddf2      	ble.n	8000f96 <SD_PowerOn+0x4a>
  }
  
  /* 응답 대기 */
  while ((SPI_RxByte() != 0x01) && Count)
 8000fb0:	e002      	b.n	8000fb8 <SD_PowerOn+0x6c>
  {
    Count--;
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	3b01      	subs	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
  while ((SPI_RxByte() != 0x01) && Count)
 8000fb8:	f7ff ff80 	bl	8000ebc <SPI_RxByte>
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d002      	beq.n	8000fc8 <SD_PowerOn+0x7c>
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d1f4      	bne.n	8000fb2 <SD_PowerOn+0x66>
  }
  
  DESELECT();
 8000fc8:	f7ff ff52 	bl	8000e70 <DESELECT>
  SPI_TxByte(0XFF);
 8000fcc:	20ff      	movs	r0, #255	; 0xff
 8000fce:	f7ff ff5b 	bl	8000e88 <SPI_TxByte>
  
  PowerFlag = 1;
 8000fd2:	4b03      	ldr	r3, [pc, #12]	; (8000fe0 <SD_PowerOn+0x94>)
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	701a      	strb	r2, [r3, #0]
}
 8000fd8:	bf00      	nop
 8000fda:	3718      	adds	r7, #24
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	20000221 	.word	0x20000221

08000fe4 <SD_PowerOff>:

/* 전원 끄기 */
static void SD_PowerOff(void) 
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8000fe8:	4b03      	ldr	r3, [pc, #12]	; (8000ff8 <SD_PowerOff+0x14>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bc80      	pop	{r7}
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	20000221 	.word	0x20000221

08000ffc <SD_CheckPower>:

/* 전원 상태 확인 */
static uint8_t SD_CheckPower(void) 
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /*  0=off, 1=on */
  return PowerFlag;
 8001000:	4b02      	ldr	r3, [pc, #8]	; (800100c <SD_CheckPower+0x10>)
 8001002:	781b      	ldrb	r3, [r3, #0]
}
 8001004:	4618      	mov	r0, r3
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr
 800100c:	20000221 	.word	0x20000221

08001010 <SD_RxDataBlock>:

/* 데이터 패킷 수신 */
static bool SD_RxDataBlock(BYTE *buff, UINT btr) 
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b084      	sub	sp, #16
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	6039      	str	r1, [r7, #0]
  uint8_t token;
  
  /* 100ms 타이머 */
  Timer1 = 10;
 800101a:	4b17      	ldr	r3, [pc, #92]	; (8001078 <SD_RxDataBlock+0x68>)
 800101c:	220a      	movs	r2, #10
 800101e:	701a      	strb	r2, [r3, #0]
  
  /* 응답 대기 */		
  do 
  {    
    token = SPI_RxByte();
 8001020:	f7ff ff4c 	bl	8000ebc <SPI_RxByte>
 8001024:	4603      	mov	r3, r0
 8001026:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001028:	7bfb      	ldrb	r3, [r7, #15]
 800102a:	2bff      	cmp	r3, #255	; 0xff
 800102c:	d104      	bne.n	8001038 <SD_RxDataBlock+0x28>
 800102e:	4b12      	ldr	r3, [pc, #72]	; (8001078 <SD_RxDataBlock+0x68>)
 8001030:	781b      	ldrb	r3, [r3, #0]
 8001032:	b2db      	uxtb	r3, r3
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1f3      	bne.n	8001020 <SD_RxDataBlock+0x10>
  
  /* 0xFE 이외 Token 수신 시 에러 처리 */
  if(token != 0xFE)
 8001038:	7bfb      	ldrb	r3, [r7, #15]
 800103a:	2bfe      	cmp	r3, #254	; 0xfe
 800103c:	d001      	beq.n	8001042 <SD_RxDataBlock+0x32>
    return FALSE;
 800103e:	2300      	movs	r3, #0
 8001040:	e016      	b.n	8001070 <SD_RxDataBlock+0x60>
  
  /* 버퍼에 데이터 수신 */
  do 
  {     
    SPI_RxBytePtr(buff++);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	1c5a      	adds	r2, r3, #1
 8001046:	607a      	str	r2, [r7, #4]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff ff55 	bl	8000ef8 <SPI_RxBytePtr>
    SPI_RxBytePtr(buff++);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	1c5a      	adds	r2, r3, #1
 8001052:	607a      	str	r2, [r7, #4]
 8001054:	4618      	mov	r0, r3
 8001056:	f7ff ff4f 	bl	8000ef8 <SPI_RxBytePtr>
  } while(btr -= 2);
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	3b02      	subs	r3, #2
 800105e:	603b      	str	r3, [r7, #0]
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1ed      	bne.n	8001042 <SD_RxDataBlock+0x32>
  
  SPI_RxByte(); /* CRC 무시 */
 8001066:	f7ff ff29 	bl	8000ebc <SPI_RxByte>
  SPI_RxByte();
 800106a:	f7ff ff27 	bl	8000ebc <SPI_RxByte>
  
  return TRUE;
 800106e:	2301      	movs	r3, #1
}
 8001070:	4618      	mov	r0, r3
 8001072:	3710      	adds	r7, #16
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}
 8001078:	200025ba 	.word	0x200025ba

0800107c <SD_TxDataBlock>:

/* 데이터 전송 패킷 */
#if _READONLY == 0
static bool SD_TxDataBlock(const BYTE *buff, BYTE token)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b084      	sub	sp, #16
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	460b      	mov	r3, r1
 8001086:	70fb      	strb	r3, [r7, #3]
  uint8_t resp, wc;
  uint8_t i = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	737b      	strb	r3, [r7, #13]
    
  /* SD카드 준비 대기 */
  if (SD_ReadyWait() != 0xFF)
 800108c:	f7ff ff42 	bl	8000f14 <SD_ReadyWait>
 8001090:	4603      	mov	r3, r0
 8001092:	2bff      	cmp	r3, #255	; 0xff
 8001094:	d001      	beq.n	800109a <SD_TxDataBlock+0x1e>
    return FALSE;
 8001096:	2300      	movs	r3, #0
 8001098:	e040      	b.n	800111c <SD_TxDataBlock+0xa0>
  
  /* 토큰 전송 */
  SPI_TxByte(token);      
 800109a:	78fb      	ldrb	r3, [r7, #3]
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fef3 	bl	8000e88 <SPI_TxByte>
  
  /* 데이터 토큰인 경우 */
  if (token != 0xFD) 
 80010a2:	78fb      	ldrb	r3, [r7, #3]
 80010a4:	2bfd      	cmp	r3, #253	; 0xfd
 80010a6:	d031      	beq.n	800110c <SD_TxDataBlock+0x90>
  { 
    wc = 0;
 80010a8:	2300      	movs	r3, #0
 80010aa:	73bb      	strb	r3, [r7, #14]
    
    /* 512 바이트 데이터 전송 */
    do 
    { 
      SPI_TxByte(*buff++);
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	1c5a      	adds	r2, r3, #1
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fee7 	bl	8000e88 <SPI_TxByte>
      SPI_TxByte(*buff++);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	1c5a      	adds	r2, r3, #1
 80010be:	607a      	str	r2, [r7, #4]
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fee0 	bl	8000e88 <SPI_TxByte>
    } while (--wc);
 80010c8:	7bbb      	ldrb	r3, [r7, #14]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	73bb      	strb	r3, [r7, #14]
 80010ce:	7bbb      	ldrb	r3, [r7, #14]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d1eb      	bne.n	80010ac <SD_TxDataBlock+0x30>
    
    SPI_RxByte();       /* CRC 무시 */
 80010d4:	f7ff fef2 	bl	8000ebc <SPI_RxByte>
    SPI_RxByte();
 80010d8:	f7ff fef0 	bl	8000ebc <SPI_RxByte>
    
    /* 데이트 응답 수신 */        
    while (i <= 64) 
 80010dc:	e00b      	b.n	80010f6 <SD_TxDataBlock+0x7a>
    {			
      resp = SPI_RxByte();
 80010de:	f7ff feed 	bl	8000ebc <SPI_RxByte>
 80010e2:	4603      	mov	r3, r0
 80010e4:	73fb      	strb	r3, [r7, #15]
      
      /* 에러 응답 처리 */
      if ((resp & 0x1F) == 0x05) 
 80010e6:	7bfb      	ldrb	r3, [r7, #15]
 80010e8:	f003 031f 	and.w	r3, r3, #31
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	d006      	beq.n	80010fe <SD_TxDataBlock+0x82>
        break;
      
      i++;
 80010f0:	7b7b      	ldrb	r3, [r7, #13]
 80010f2:	3301      	adds	r3, #1
 80010f4:	737b      	strb	r3, [r7, #13]
    while (i <= 64) 
 80010f6:	7b7b      	ldrb	r3, [r7, #13]
 80010f8:	2b40      	cmp	r3, #64	; 0x40
 80010fa:	d9f0      	bls.n	80010de <SD_TxDataBlock+0x62>
 80010fc:	e000      	b.n	8001100 <SD_TxDataBlock+0x84>
        break;
 80010fe:	bf00      	nop
    }
    
    /* SPI 수신 버퍼 Clear */
    while (SPI_RxByte() == 0);
 8001100:	bf00      	nop
 8001102:	f7ff fedb 	bl	8000ebc <SPI_RxByte>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d0fa      	beq.n	8001102 <SD_TxDataBlock+0x86>
  }
  
  if ((resp & 0x1F) == 0x05)
 800110c:	7bfb      	ldrb	r3, [r7, #15]
 800110e:	f003 031f 	and.w	r3, r3, #31
 8001112:	2b05      	cmp	r3, #5
 8001114:	d101      	bne.n	800111a <SD_TxDataBlock+0x9e>
    return TRUE;
 8001116:	2301      	movs	r3, #1
 8001118:	e000      	b.n	800111c <SD_TxDataBlock+0xa0>
  else
    return FALSE;
 800111a:	2300      	movs	r3, #0
}
 800111c:	4618      	mov	r0, r3
 800111e:	3710      	adds	r7, #16
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <SD_SendCmd>:
#endif /* _READONLY */

/* CMD 패킷 전송 */
static BYTE SD_SendCmd(BYTE cmd, DWORD arg) 
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  
  /* SD카드 대기 */
  if (SD_ReadyWait() != 0xFF)
 8001130:	f7ff fef0 	bl	8000f14 <SD_ReadyWait>
 8001134:	4603      	mov	r3, r0
 8001136:	2bff      	cmp	r3, #255	; 0xff
 8001138:	d001      	beq.n	800113e <SD_SendCmd+0x1a>
    return 0xFF;
 800113a:	23ff      	movs	r3, #255	; 0xff
 800113c:	e040      	b.n	80011c0 <SD_SendCmd+0x9c>
  
  /* 명령 패킷 전송 */
  SPI_TxByte(cmd); 			/* Command */
 800113e:	79fb      	ldrb	r3, [r7, #7]
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fea1 	bl	8000e88 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 24)); 	/* Argument[31..24] */
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	0e1b      	lsrs	r3, r3, #24
 800114a:	b2db      	uxtb	r3, r3
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fe9b 	bl	8000e88 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 16)); 	/* Argument[23..16] */
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	0c1b      	lsrs	r3, r3, #16
 8001156:	b2db      	uxtb	r3, r3
 8001158:	4618      	mov	r0, r3
 800115a:	f7ff fe95 	bl	8000e88 <SPI_TxByte>
  SPI_TxByte((BYTE) (arg >> 8)); 	/* Argument[15..8] */
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	0a1b      	lsrs	r3, r3, #8
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fe8f 	bl	8000e88 <SPI_TxByte>
  SPI_TxByte((BYTE) arg); 		/* Argument[7..0] */
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff fe8a 	bl	8000e88 <SPI_TxByte>
  
  /* 명령별 CRC 준비 */
  crc = 0;  
 8001174:	2300      	movs	r3, #0
 8001176:	73fb      	strb	r3, [r7, #15]
  if (cmd == CMD0)
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	2b40      	cmp	r3, #64	; 0x40
 800117c:	d101      	bne.n	8001182 <SD_SendCmd+0x5e>
    crc = 0x95; /* CRC for CMD0(0) */
 800117e:	2395      	movs	r3, #149	; 0x95
 8001180:	73fb      	strb	r3, [r7, #15]
  
  if (cmd == CMD8)
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2b48      	cmp	r3, #72	; 0x48
 8001186:	d101      	bne.n	800118c <SD_SendCmd+0x68>
    crc = 0x87; /* CRC for CMD8(0x1AA) */
 8001188:	2387      	movs	r3, #135	; 0x87
 800118a:	73fb      	strb	r3, [r7, #15]
  
  /* CRC 전송 */
  SPI_TxByte(crc);
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff fe7a 	bl	8000e88 <SPI_TxByte>
  
  /* CMD12 Stop Reading 명령인 경우에는 응답 바이트 하나를 버린다 */
  if (cmd == CMD12)
 8001194:	79fb      	ldrb	r3, [r7, #7]
 8001196:	2b4c      	cmp	r3, #76	; 0x4c
 8001198:	d101      	bne.n	800119e <SD_SendCmd+0x7a>
    SPI_RxByte();
 800119a:	f7ff fe8f 	bl	8000ebc <SPI_RxByte>
  
  /* 10회 내에 정상 데이터를 수신한다. */
  uint8_t n = 10; 
 800119e:	230a      	movs	r3, #10
 80011a0:	73bb      	strb	r3, [r7, #14]
  do
  {
    res = SPI_RxByte();
 80011a2:	f7ff fe8b 	bl	8000ebc <SPI_RxByte>
 80011a6:	4603      	mov	r3, r0
 80011a8:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 80011aa:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	da05      	bge.n	80011be <SD_SendCmd+0x9a>
 80011b2:	7bbb      	ldrb	r3, [r7, #14]
 80011b4:	3b01      	subs	r3, #1
 80011b6:	73bb      	strb	r3, [r7, #14]
 80011b8:	7bbb      	ldrb	r3, [r7, #14]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d1f1      	bne.n	80011a2 <SD_SendCmd+0x7e>
  
  return res;
 80011be:	7b7b      	ldrb	r3, [r7, #13]
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	3710      	adds	r7, #16
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bd80      	pop	{r7, pc}

080011c8 <SD_disk_initialize>:
  user_diskio.c 파일에서 사용된다.
-----------------------------------------------------------------------*/

/* SD카드 초기화 */
DSTATUS SD_disk_initialize(BYTE drv) 
{
 80011c8:	b590      	push	{r4, r7, lr}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	4603      	mov	r3, r0
 80011d0:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  
  /* 한종류의 드라이브만 지원 */
  if(drv)
 80011d2:	79fb      	ldrb	r3, [r7, #7]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <SD_disk_initialize+0x14>
    return STA_NOINIT;  
 80011d8:	2301      	movs	r3, #1
 80011da:	e0d5      	b.n	8001388 <SD_disk_initialize+0x1c0>
  
  /* SD카드 미삽입 */
  if(Stat & STA_NODISK)
 80011dc:	4b6c      	ldr	r3, [pc, #432]	; (8001390 <SD_disk_initialize+0x1c8>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d003      	beq.n	80011f2 <SD_disk_initialize+0x2a>
    return Stat;        
 80011ea:	4b69      	ldr	r3, [pc, #420]	; (8001390 <SD_disk_initialize+0x1c8>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	b2db      	uxtb	r3, r3
 80011f0:	e0ca      	b.n	8001388 <SD_disk_initialize+0x1c0>
  
  /* SD카드 Power On */
  SD_PowerOn();         
 80011f2:	f7ff feab 	bl	8000f4c <SD_PowerOn>
  
  /* SPI 통신을 위해 Chip Select */
  SELECT();             
 80011f6:	f7ff fe2f 	bl	8000e58 <SELECT>
  
  /* SD카드 타입변수 초기화 */
  type = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	73bb      	strb	r3, [r7, #14]
  
  /* Idle 상태 진입 */
  if (SD_SendCmd(CMD0, 0) == 1) 
 80011fe:	2100      	movs	r1, #0
 8001200:	2040      	movs	r0, #64	; 0x40
 8001202:	f7ff ff8f 	bl	8001124 <SD_SendCmd>
 8001206:	4603      	mov	r3, r0
 8001208:	2b01      	cmp	r3, #1
 800120a:	f040 80a5 	bne.w	8001358 <SD_disk_initialize+0x190>
  { 
    /* 타이머 1초 설정 */
    Timer1 = 100;
 800120e:	4b61      	ldr	r3, [pc, #388]	; (8001394 <SD_disk_initialize+0x1cc>)
 8001210:	2264      	movs	r2, #100	; 0x64
 8001212:	701a      	strb	r2, [r3, #0]
    
    /* SD 인터페이스 동작 조건 확인 */
    if (SD_SendCmd(CMD8, 0x1AA) == 1) 
 8001214:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8001218:	2048      	movs	r0, #72	; 0x48
 800121a:	f7ff ff83 	bl	8001124 <SD_SendCmd>
 800121e:	4603      	mov	r3, r0
 8001220:	2b01      	cmp	r3, #1
 8001222:	d158      	bne.n	80012d6 <SD_disk_initialize+0x10e>
    { 
      /* SDC Ver2+ */
      for (n = 0; n < 4; n++)
 8001224:	2300      	movs	r3, #0
 8001226:	73fb      	strb	r3, [r7, #15]
 8001228:	e00c      	b.n	8001244 <SD_disk_initialize+0x7c>
      {
        ocr[n] = SPI_RxByte();
 800122a:	7bfc      	ldrb	r4, [r7, #15]
 800122c:	f7ff fe46 	bl	8000ebc <SPI_RxByte>
 8001230:	4603      	mov	r3, r0
 8001232:	461a      	mov	r2, r3
 8001234:	f107 0310 	add.w	r3, r7, #16
 8001238:	4423      	add	r3, r4
 800123a:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 800123e:	7bfb      	ldrb	r3, [r7, #15]
 8001240:	3301      	adds	r3, #1
 8001242:	73fb      	strb	r3, [r7, #15]
 8001244:	7bfb      	ldrb	r3, [r7, #15]
 8001246:	2b03      	cmp	r3, #3
 8001248:	d9ef      	bls.n	800122a <SD_disk_initialize+0x62>
      }
      
      if (ocr[2] == 0x01 && ocr[3] == 0xAA) 
 800124a:	7abb      	ldrb	r3, [r7, #10]
 800124c:	2b01      	cmp	r3, #1
 800124e:	f040 8083 	bne.w	8001358 <SD_disk_initialize+0x190>
 8001252:	7afb      	ldrb	r3, [r7, #11]
 8001254:	2baa      	cmp	r3, #170	; 0xaa
 8001256:	d17f      	bne.n	8001358 <SD_disk_initialize+0x190>
      { 
        /* 2.7-3.6V 전압범위 동작 */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0)
 8001258:	2100      	movs	r1, #0
 800125a:	2077      	movs	r0, #119	; 0x77
 800125c:	f7ff ff62 	bl	8001124 <SD_SendCmd>
 8001260:	4603      	mov	r3, r0
 8001262:	2b01      	cmp	r3, #1
 8001264:	d807      	bhi.n	8001276 <SD_disk_initialize+0xae>
 8001266:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800126a:	2069      	movs	r0, #105	; 0x69
 800126c:	f7ff ff5a 	bl	8001124 <SD_SendCmd>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d005      	beq.n	8001282 <SD_disk_initialize+0xba>
            break; /* ACMD41 with HCS bit */
        } while (Timer1);
 8001276:	4b47      	ldr	r3, [pc, #284]	; (8001394 <SD_disk_initialize+0x1cc>)
 8001278:	781b      	ldrb	r3, [r3, #0]
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d1eb      	bne.n	8001258 <SD_disk_initialize+0x90>
 8001280:	e000      	b.n	8001284 <SD_disk_initialize+0xbc>
            break; /* ACMD41 with HCS bit */
 8001282:	bf00      	nop
        
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0) 
 8001284:	4b43      	ldr	r3, [pc, #268]	; (8001394 <SD_disk_initialize+0x1cc>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	b2db      	uxtb	r3, r3
 800128a:	2b00      	cmp	r3, #0
 800128c:	d064      	beq.n	8001358 <SD_disk_initialize+0x190>
 800128e:	2100      	movs	r1, #0
 8001290:	207a      	movs	r0, #122	; 0x7a
 8001292:	f7ff ff47 	bl	8001124 <SD_SendCmd>
 8001296:	4603      	mov	r3, r0
 8001298:	2b00      	cmp	r3, #0
 800129a:	d15d      	bne.n	8001358 <SD_disk_initialize+0x190>
        { 
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800129c:	2300      	movs	r3, #0
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	e00c      	b.n	80012bc <SD_disk_initialize+0xf4>
          {
            ocr[n] = SPI_RxByte();
 80012a2:	7bfc      	ldrb	r4, [r7, #15]
 80012a4:	f7ff fe0a 	bl	8000ebc <SPI_RxByte>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461a      	mov	r2, r3
 80012ac:	f107 0310 	add.w	r3, r7, #16
 80012b0:	4423      	add	r3, r4
 80012b2:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80012b6:	7bfb      	ldrb	r3, [r7, #15]
 80012b8:	3301      	adds	r3, #1
 80012ba:	73fb      	strb	r3, [r7, #15]
 80012bc:	7bfb      	ldrb	r3, [r7, #15]
 80012be:	2b03      	cmp	r3, #3
 80012c0:	d9ef      	bls.n	80012a2 <SD_disk_initialize+0xda>
          }
          
          type = (ocr[0] & 0x40) ? 6 : 2;
 80012c2:	7a3b      	ldrb	r3, [r7, #8]
 80012c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d001      	beq.n	80012d0 <SD_disk_initialize+0x108>
 80012cc:	2306      	movs	r3, #6
 80012ce:	e000      	b.n	80012d2 <SD_disk_initialize+0x10a>
 80012d0:	2302      	movs	r3, #2
 80012d2:	73bb      	strb	r3, [r7, #14]
 80012d4:	e040      	b.n	8001358 <SD_disk_initialize+0x190>
      }
    } 
    else 
    { 
      /* SDC Ver1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? 2 : 1; /* SDC : MMC */
 80012d6:	2100      	movs	r1, #0
 80012d8:	2077      	movs	r0, #119	; 0x77
 80012da:	f7ff ff23 	bl	8001124 <SD_SendCmd>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b01      	cmp	r3, #1
 80012e2:	d808      	bhi.n	80012f6 <SD_disk_initialize+0x12e>
 80012e4:	2100      	movs	r1, #0
 80012e6:	2069      	movs	r0, #105	; 0x69
 80012e8:	f7ff ff1c 	bl	8001124 <SD_SendCmd>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b01      	cmp	r3, #1
 80012f0:	d801      	bhi.n	80012f6 <SD_disk_initialize+0x12e>
 80012f2:	2302      	movs	r3, #2
 80012f4:	e000      	b.n	80012f8 <SD_disk_initialize+0x130>
 80012f6:	2301      	movs	r3, #1
 80012f8:	73bb      	strb	r3, [r7, #14]
      
      do {
        if (type == 2) 
 80012fa:	7bbb      	ldrb	r3, [r7, #14]
 80012fc:	2b02      	cmp	r3, #2
 80012fe:	d10e      	bne.n	800131e <SD_disk_initialize+0x156>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0)
 8001300:	2100      	movs	r1, #0
 8001302:	2077      	movs	r0, #119	; 0x77
 8001304:	f7ff ff0e 	bl	8001124 <SD_SendCmd>
 8001308:	4603      	mov	r3, r0
 800130a:	2b01      	cmp	r3, #1
 800130c:	d80e      	bhi.n	800132c <SD_disk_initialize+0x164>
 800130e:	2100      	movs	r1, #0
 8001310:	2069      	movs	r0, #105	; 0x69
 8001312:	f7ff ff07 	bl	8001124 <SD_SendCmd>
 8001316:	4603      	mov	r3, r0
 8001318:	2b00      	cmp	r3, #0
 800131a:	d107      	bne.n	800132c <SD_disk_initialize+0x164>
            break; /* ACMD41 */
 800131c:	e00d      	b.n	800133a <SD_disk_initialize+0x172>
        } 
        else 
        {
          if (SD_SendCmd(CMD1, 0) == 0)
 800131e:	2100      	movs	r1, #0
 8001320:	2041      	movs	r0, #65	; 0x41
 8001322:	f7ff feff 	bl	8001124 <SD_SendCmd>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d005      	beq.n	8001338 <SD_disk_initialize+0x170>
            break; /* CMD1 */
        }
      } while (Timer1);
 800132c:	4b19      	ldr	r3, [pc, #100]	; (8001394 <SD_disk_initialize+0x1cc>)
 800132e:	781b      	ldrb	r3, [r3, #0]
 8001330:	b2db      	uxtb	r3, r3
 8001332:	2b00      	cmp	r3, #0
 8001334:	d1e1      	bne.n	80012fa <SD_disk_initialize+0x132>
 8001336:	e000      	b.n	800133a <SD_disk_initialize+0x172>
            break; /* CMD1 */
 8001338:	bf00      	nop
      
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) 
 800133a:	4b16      	ldr	r3, [pc, #88]	; (8001394 <SD_disk_initialize+0x1cc>)
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	b2db      	uxtb	r3, r3
 8001340:	2b00      	cmp	r3, #0
 8001342:	d007      	beq.n	8001354 <SD_disk_initialize+0x18c>
 8001344:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001348:	2050      	movs	r0, #80	; 0x50
 800134a:	f7ff feeb 	bl	8001124 <SD_SendCmd>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <SD_disk_initialize+0x190>
      {
        /* 블럭 길이 선택 */
        type = 0;
 8001354:	2300      	movs	r3, #0
 8001356:	73bb      	strb	r3, [r7, #14]
      }
    }
  }
  
  CardType = type;
 8001358:	4a0f      	ldr	r2, [pc, #60]	; (8001398 <SD_disk_initialize+0x1d0>)
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	7013      	strb	r3, [r2, #0]
  
  DESELECT();
 800135e:	f7ff fd87 	bl	8000e70 <DESELECT>
  
  SPI_RxByte(); /* Idle 상태 전환 (Release DO) */
 8001362:	f7ff fdab 	bl	8000ebc <SPI_RxByte>
  
  if (type) 
 8001366:	7bbb      	ldrb	r3, [r7, #14]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d008      	beq.n	800137e <SD_disk_initialize+0x1b6>
  {
    /* Clear STA_NOINIT */
    Stat &= ~STA_NOINIT; 
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <SD_disk_initialize+0x1c8>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	b2db      	uxtb	r3, r3
 8001372:	f023 0301 	bic.w	r3, r3, #1
 8001376:	b2da      	uxtb	r2, r3
 8001378:	4b05      	ldr	r3, [pc, #20]	; (8001390 <SD_disk_initialize+0x1c8>)
 800137a:	701a      	strb	r2, [r3, #0]
 800137c:	e001      	b.n	8001382 <SD_disk_initialize+0x1ba>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800137e:	f7ff fe31 	bl	8000fe4 <SD_PowerOff>
  }
  
  return Stat;
 8001382:	4b03      	ldr	r3, [pc, #12]	; (8001390 <SD_disk_initialize+0x1c8>)
 8001384:	781b      	ldrb	r3, [r3, #0]
 8001386:	b2db      	uxtb	r3, r3
}
 8001388:	4618      	mov	r0, r3
 800138a:	3714      	adds	r7, #20
 800138c:	46bd      	mov	sp, r7
 800138e:	bd90      	pop	{r4, r7, pc}
 8001390:	20000010 	.word	0x20000010
 8001394:	200025ba 	.word	0x200025ba
 8001398:	20000220 	.word	0x20000220

0800139c <SD_disk_status>:

/* 디스크 상태 확인 */
DSTATUS SD_disk_status(BYTE drv) 
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
  if (drv)
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SD_disk_status+0x14>
    return STA_NOINIT; 
 80013ac:	2301      	movs	r3, #1
 80013ae:	e002      	b.n	80013b6 <SD_disk_status+0x1a>
  
  return Stat;
 80013b0:	4b03      	ldr	r3, [pc, #12]	; (80013c0 <SD_disk_status+0x24>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	b2db      	uxtb	r3, r3
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	370c      	adds	r7, #12
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bc80      	pop	{r7}
 80013be:	4770      	bx	lr
 80013c0:	20000010 	.word	0x20000010

080013c4 <SD_disk_read>:

/* 섹터 읽기 */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count) 
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	60b9      	str	r1, [r7, #8]
 80013cc:	607a      	str	r2, [r7, #4]
 80013ce:	603b      	str	r3, [r7, #0]
 80013d0:	4603      	mov	r3, r0
 80013d2:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d102      	bne.n	80013e0 <SD_disk_read+0x1c>
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d101      	bne.n	80013e4 <SD_disk_read+0x20>
    return RES_PARERR;
 80013e0:	2304      	movs	r3, #4
 80013e2:	e051      	b.n	8001488 <SD_disk_read+0xc4>
  
  if (Stat & STA_NOINIT)
 80013e4:	4b2a      	ldr	r3, [pc, #168]	; (8001490 <SD_disk_read+0xcc>)
 80013e6:	781b      	ldrb	r3, [r3, #0]
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	f003 0301 	and.w	r3, r3, #1
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <SD_disk_read+0x32>
    return RES_NOTRDY;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e048      	b.n	8001488 <SD_disk_read+0xc4>
  
  if (!(CardType & 4))
 80013f6:	4b27      	ldr	r3, [pc, #156]	; (8001494 <SD_disk_read+0xd0>)
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	f003 0304 	and.w	r3, r3, #4
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d102      	bne.n	8001408 <SD_disk_read+0x44>
    sector *= 512;      /* 지정 sector를 Byte addressing 단위로 변경 */
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	025b      	lsls	r3, r3, #9
 8001406:	607b      	str	r3, [r7, #4]
  
  SELECT();
 8001408:	f7ff fd26 	bl	8000e58 <SELECT>
  
  if (count == 1) 
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d111      	bne.n	8001436 <SD_disk_read+0x72>
  { 
    /* 싱글 블록 읽기 */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512))
 8001412:	6879      	ldr	r1, [r7, #4]
 8001414:	2051      	movs	r0, #81	; 0x51
 8001416:	f7ff fe85 	bl	8001124 <SD_SendCmd>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d129      	bne.n	8001474 <SD_disk_read+0xb0>
 8001420:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f7ff fdf3 	bl	8001010 <SD_RxDataBlock>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d021      	beq.n	8001474 <SD_disk_read+0xb0>
      count = 0;
 8001430:	2300      	movs	r3, #0
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	e01e      	b.n	8001474 <SD_disk_read+0xb0>
  } 
  else 
  { 
    /* 다중 블록 읽기 */
    if (SD_SendCmd(CMD18, sector) == 0) 
 8001436:	6879      	ldr	r1, [r7, #4]
 8001438:	2052      	movs	r0, #82	; 0x52
 800143a:	f7ff fe73 	bl	8001124 <SD_SendCmd>
 800143e:	4603      	mov	r3, r0
 8001440:	2b00      	cmp	r3, #0
 8001442:	d117      	bne.n	8001474 <SD_disk_read+0xb0>
    {       
      do {
        if (!SD_RxDataBlock(buff, 512))
 8001444:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001448:	68b8      	ldr	r0, [r7, #8]
 800144a:	f7ff fde1 	bl	8001010 <SD_RxDataBlock>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d00a      	beq.n	800146a <SD_disk_read+0xa6>
          break;
        
        buff += 512;
 8001454:	68bb      	ldr	r3, [r7, #8]
 8001456:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800145a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	3b01      	subs	r3, #1
 8001460:	603b      	str	r3, [r7, #0]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d1ed      	bne.n	8001444 <SD_disk_read+0x80>
 8001468:	e000      	b.n	800146c <SD_disk_read+0xa8>
          break;
 800146a:	bf00      	nop
      
      /* STOP_TRANSMISSION, 모든 블럭을 다 읽은 후, 전송 중지 요청 */
      SD_SendCmd(CMD12, 0); 
 800146c:	2100      	movs	r1, #0
 800146e:	204c      	movs	r0, #76	; 0x4c
 8001470:	f7ff fe58 	bl	8001124 <SD_SendCmd>
    }
  }
  
  DESELECT();
 8001474:	f7ff fcfc 	bl	8000e70 <DESELECT>
  SPI_RxByte(); /* Idle 상태(Release DO) */
 8001478:	f7ff fd20 	bl	8000ebc <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	2b00      	cmp	r3, #0
 8001480:	bf14      	ite	ne
 8001482:	2301      	movne	r3, #1
 8001484:	2300      	moveq	r3, #0
 8001486:	b2db      	uxtb	r3, r3
}
 8001488:	4618      	mov	r0, r3
 800148a:	3710      	adds	r7, #16
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	20000010 	.word	0x20000010
 8001494:	20000220 	.word	0x20000220

08001498 <SD_disk_write>:

/* 섹터 쓰기 */
#if _READONLY == 0
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count) 
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	603b      	str	r3, [r7, #0]
 80014a4:	4603      	mov	r3, r0
 80014a6:	73fb      	strb	r3, [r7, #15]
  if (pdrv || !count)
 80014a8:	7bfb      	ldrb	r3, [r7, #15]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d102      	bne.n	80014b4 <SD_disk_write+0x1c>
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d101      	bne.n	80014b8 <SD_disk_write+0x20>
    return RES_PARERR;
 80014b4:	2304      	movs	r3, #4
 80014b6:	e06b      	b.n	8001590 <SD_disk_write+0xf8>
  
  if (Stat & STA_NOINIT)
 80014b8:	4b37      	ldr	r3, [pc, #220]	; (8001598 <SD_disk_write+0x100>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	f003 0301 	and.w	r3, r3, #1
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <SD_disk_write+0x32>
    return RES_NOTRDY;
 80014c6:	2303      	movs	r3, #3
 80014c8:	e062      	b.n	8001590 <SD_disk_write+0xf8>
  
  if (Stat & STA_PROTECT)
 80014ca:	4b33      	ldr	r3, [pc, #204]	; (8001598 <SD_disk_write+0x100>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	f003 0304 	and.w	r3, r3, #4
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d001      	beq.n	80014dc <SD_disk_write+0x44>
    return RES_WRPRT;
 80014d8:	2302      	movs	r3, #2
 80014da:	e059      	b.n	8001590 <SD_disk_write+0xf8>
  
  if (!(CardType & 4))
 80014dc:	4b2f      	ldr	r3, [pc, #188]	; (800159c <SD_disk_write+0x104>)
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d102      	bne.n	80014ee <SD_disk_write+0x56>
    sector *= 512; /* 지정 sector를 Byte addressing 단위로 변경 */
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	025b      	lsls	r3, r3, #9
 80014ec:	607b      	str	r3, [r7, #4]
  
  SELECT();
 80014ee:	f7ff fcb3 	bl	8000e58 <SELECT>
  
  if (count == 1) 
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	2b01      	cmp	r3, #1
 80014f6:	d110      	bne.n	800151a <SD_disk_write+0x82>
  { 
    /* 싱글 블록 쓰기 */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	2058      	movs	r0, #88	; 0x58
 80014fc:	f7ff fe12 	bl	8001124 <SD_SendCmd>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d13a      	bne.n	800157c <SD_disk_write+0xe4>
 8001506:	21fe      	movs	r1, #254	; 0xfe
 8001508:	68b8      	ldr	r0, [r7, #8]
 800150a:	f7ff fdb7 	bl	800107c <SD_TxDataBlock>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d033      	beq.n	800157c <SD_disk_write+0xe4>
      count = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	e030      	b.n	800157c <SD_disk_write+0xe4>
  } 
  else 
  { 
    /* 다중 블록 쓰기 */
    if (CardType & 2) 
 800151a:	4b20      	ldr	r3, [pc, #128]	; (800159c <SD_disk_write+0x104>)
 800151c:	781b      	ldrb	r3, [r3, #0]
 800151e:	f003 0302 	and.w	r3, r3, #2
 8001522:	2b00      	cmp	r3, #0
 8001524:	d007      	beq.n	8001536 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001526:	2100      	movs	r1, #0
 8001528:	2077      	movs	r0, #119	; 0x77
 800152a:	f7ff fdfb 	bl	8001124 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800152e:	6839      	ldr	r1, [r7, #0]
 8001530:	2057      	movs	r0, #87	; 0x57
 8001532:	f7ff fdf7 	bl	8001124 <SD_SendCmd>
    }
    
    if (SD_SendCmd(CMD25, sector) == 0) 
 8001536:	6879      	ldr	r1, [r7, #4]
 8001538:	2059      	movs	r0, #89	; 0x59
 800153a:	f7ff fdf3 	bl	8001124 <SD_SendCmd>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d11b      	bne.n	800157c <SD_disk_write+0xe4>
    {       
      do {
        if(!SD_TxDataBlock(buff, 0xFC))
 8001544:	21fc      	movs	r1, #252	; 0xfc
 8001546:	68b8      	ldr	r0, [r7, #8]
 8001548:	f7ff fd98 	bl	800107c <SD_TxDataBlock>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d00a      	beq.n	8001568 <SD_disk_write+0xd0>
          break;
        
        buff += 512;
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001558:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800155a:	683b      	ldr	r3, [r7, #0]
 800155c:	3b01      	subs	r3, #1
 800155e:	603b      	str	r3, [r7, #0]
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1ee      	bne.n	8001544 <SD_disk_write+0xac>
 8001566:	e000      	b.n	800156a <SD_disk_write+0xd2>
          break;
 8001568:	bf00      	nop
      
      if(!SD_TxDataBlock(0, 0xFD))
 800156a:	21fd      	movs	r1, #253	; 0xfd
 800156c:	2000      	movs	r0, #0
 800156e:	f7ff fd85 	bl	800107c <SD_TxDataBlock>
 8001572:	4603      	mov	r3, r0
 8001574:	2b00      	cmp	r3, #0
 8001576:	d101      	bne.n	800157c <SD_disk_write+0xe4>
      {        
        count = 1;
 8001578:	2301      	movs	r3, #1
 800157a:	603b      	str	r3, [r7, #0]
      }
    }
  }
  
  DESELECT();
 800157c:	f7ff fc78 	bl	8000e70 <DESELECT>
  SPI_RxByte();
 8001580:	f7ff fc9c 	bl	8000ebc <SPI_RxByte>
  
  return count ? RES_ERROR : RES_OK;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	2b00      	cmp	r3, #0
 8001588:	bf14      	ite	ne
 800158a:	2301      	movne	r3, #1
 800158c:	2300      	moveq	r3, #0
 800158e:	b2db      	uxtb	r3, r3
}
 8001590:	4618      	mov	r0, r3
 8001592:	3710      	adds	r7, #16
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000010 	.word	0x20000010
 800159c:	20000220 	.word	0x20000220

080015a0 <SD_disk_ioctl>:
#endif /* _READONLY */

/* 기타 함수 */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff) 
{
 80015a0:	b590      	push	{r4, r7, lr}
 80015a2:	b08b      	sub	sp, #44	; 0x2c
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	603a      	str	r2, [r7, #0]
 80015aa:	71fb      	strb	r3, [r7, #7]
 80015ac:	460b      	mov	r3, r1
 80015ae:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  BYTE n, csd[16], *ptr = buff;
 80015b0:	683b      	ldr	r3, [r7, #0]
 80015b2:	623b      	str	r3, [r7, #32]
  WORD csize;
  
  if (drv)
 80015b4:	79fb      	ldrb	r3, [r7, #7]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d001      	beq.n	80015be <SD_disk_ioctl+0x1e>
    return RES_PARERR;
 80015ba:	2304      	movs	r3, #4
 80015bc:	e11b      	b.n	80017f6 <SD_disk_ioctl+0x256>
  
  res = RES_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  
  if (ctrl == CTRL_POWER) 
 80015c4:	79bb      	ldrb	r3, [r7, #6]
 80015c6:	2b05      	cmp	r3, #5
 80015c8:	d129      	bne.n	800161e <SD_disk_ioctl+0x7e>
  {
    switch (*ptr) 
 80015ca:	6a3b      	ldr	r3, [r7, #32]
 80015cc:	781b      	ldrb	r3, [r3, #0]
 80015ce:	2b02      	cmp	r3, #2
 80015d0:	d017      	beq.n	8001602 <SD_disk_ioctl+0x62>
 80015d2:	2b02      	cmp	r3, #2
 80015d4:	dc1f      	bgt.n	8001616 <SD_disk_ioctl+0x76>
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d002      	beq.n	80015e0 <SD_disk_ioctl+0x40>
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d00b      	beq.n	80015f6 <SD_disk_ioctl+0x56>
 80015de:	e01a      	b.n	8001616 <SD_disk_ioctl+0x76>
    {
    case 0:
      if (SD_CheckPower())
 80015e0:	f7ff fd0c 	bl	8000ffc <SD_CheckPower>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <SD_disk_ioctl+0x4e>
        SD_PowerOff();          /* Power Off */
 80015ea:	f7ff fcfb 	bl	8000fe4 <SD_PowerOff>
      res = RES_OK;
 80015ee:	2300      	movs	r3, #0
 80015f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80015f4:	e0fd      	b.n	80017f2 <SD_disk_ioctl+0x252>
    case 1:
      SD_PowerOn();             /* Power On */
 80015f6:	f7ff fca9 	bl	8000f4c <SD_PowerOn>
      res = RES_OK;
 80015fa:	2300      	movs	r3, #0
 80015fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001600:	e0f7      	b.n	80017f2 <SD_disk_ioctl+0x252>
    case 2:
      *(ptr + 1) = (BYTE) SD_CheckPower();
 8001602:	6a3b      	ldr	r3, [r7, #32]
 8001604:	1c5c      	adds	r4, r3, #1
 8001606:	f7ff fcf9 	bl	8000ffc <SD_CheckPower>
 800160a:	4603      	mov	r3, r0
 800160c:	7023      	strb	r3, [r4, #0]
      res = RES_OK;             /* Power Check */
 800160e:	2300      	movs	r3, #0
 8001610:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001614:	e0ed      	b.n	80017f2 <SD_disk_ioctl+0x252>
    default:
      res = RES_PARERR;
 8001616:	2304      	movs	r3, #4
 8001618:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800161c:	e0e9      	b.n	80017f2 <SD_disk_ioctl+0x252>
    }
  } 
  else 
  {
    if (Stat & STA_NOINIT)
 800161e:	4b78      	ldr	r3, [pc, #480]	; (8001800 <SD_disk_ioctl+0x260>)
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	b2db      	uxtb	r3, r3
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	2b00      	cmp	r3, #0
 800162a:	d001      	beq.n	8001630 <SD_disk_ioctl+0x90>
      return RES_NOTRDY;
 800162c:	2303      	movs	r3, #3
 800162e:	e0e2      	b.n	80017f6 <SD_disk_ioctl+0x256>
    
    SELECT();
 8001630:	f7ff fc12 	bl	8000e58 <SELECT>
    
    switch (ctrl) 
 8001634:	79bb      	ldrb	r3, [r7, #6]
 8001636:	2b0d      	cmp	r3, #13
 8001638:	f200 80cc 	bhi.w	80017d4 <SD_disk_ioctl+0x234>
 800163c:	a201      	add	r2, pc, #4	; (adr r2, 8001644 <SD_disk_ioctl+0xa4>)
 800163e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001642:	bf00      	nop
 8001644:	0800173f 	.word	0x0800173f
 8001648:	0800167d 	.word	0x0800167d
 800164c:	0800172f 	.word	0x0800172f
 8001650:	080017d5 	.word	0x080017d5
 8001654:	080017d5 	.word	0x080017d5
 8001658:	080017d5 	.word	0x080017d5
 800165c:	080017d5 	.word	0x080017d5
 8001660:	080017d5 	.word	0x080017d5
 8001664:	080017d5 	.word	0x080017d5
 8001668:	080017d5 	.word	0x080017d5
 800166c:	080017d5 	.word	0x080017d5
 8001670:	08001751 	.word	0x08001751
 8001674:	08001775 	.word	0x08001775
 8001678:	08001799 	.word	0x08001799
    {
    case GET_SECTOR_COUNT: 
      /* SD카드 내 Sector의 개수 (DWORD) */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16)) 
 800167c:	2100      	movs	r1, #0
 800167e:	2049      	movs	r0, #73	; 0x49
 8001680:	f7ff fd50 	bl	8001124 <SD_SendCmd>
 8001684:	4603      	mov	r3, r0
 8001686:	2b00      	cmp	r3, #0
 8001688:	f040 80a8 	bne.w	80017dc <SD_disk_ioctl+0x23c>
 800168c:	f107 030c 	add.w	r3, r7, #12
 8001690:	2110      	movs	r1, #16
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fcbc 	bl	8001010 <SD_RxDataBlock>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	f000 809e 	beq.w	80017dc <SD_disk_ioctl+0x23c>
      {
        if ((csd[0] >> 6) == 1) 
 80016a0:	7b3b      	ldrb	r3, [r7, #12]
 80016a2:	099b      	lsrs	r3, r3, #6
 80016a4:	b2db      	uxtb	r3, r3
 80016a6:	2b01      	cmp	r3, #1
 80016a8:	d10e      	bne.n	80016c8 <SD_disk_ioctl+0x128>
        { 
          /* SDC ver 2.00 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 80016aa:	7d7b      	ldrb	r3, [r7, #21]
 80016ac:	b29a      	uxth	r2, r3
 80016ae:	7d3b      	ldrb	r3, [r7, #20]
 80016b0:	b29b      	uxth	r3, r3
 80016b2:	021b      	lsls	r3, r3, #8
 80016b4:	b29b      	uxth	r3, r3
 80016b6:	4413      	add	r3, r2
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	3301      	adds	r3, #1
 80016bc:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 80016be:	8bfb      	ldrh	r3, [r7, #30]
 80016c0:	029a      	lsls	r2, r3, #10
 80016c2:	683b      	ldr	r3, [r7, #0]
 80016c4:	601a      	str	r2, [r3, #0]
 80016c6:	e02e      	b.n	8001726 <SD_disk_ioctl+0x186>
        } 
        else 
        { 
          /* MMC or SDC ver 1.XX */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80016c8:	7c7b      	ldrb	r3, [r7, #17]
 80016ca:	f003 030f 	and.w	r3, r3, #15
 80016ce:	b2da      	uxtb	r2, r3
 80016d0:	7dbb      	ldrb	r3, [r7, #22]
 80016d2:	09db      	lsrs	r3, r3, #7
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	7d7b      	ldrb	r3, [r7, #21]
 80016dc:	005b      	lsls	r3, r3, #1
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	f003 0306 	and.w	r3, r3, #6
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	4413      	add	r3, r2
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	3302      	adds	r3, #2
 80016ec:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 80016f0:	7d3b      	ldrb	r3, [r7, #20]
 80016f2:	099b      	lsrs	r3, r3, #6
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	b29a      	uxth	r2, r3
 80016f8:	7cfb      	ldrb	r3, [r7, #19]
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	009b      	lsls	r3, r3, #2
 80016fe:	b29b      	uxth	r3, r3
 8001700:	4413      	add	r3, r2
 8001702:	b29a      	uxth	r2, r3
 8001704:	7cbb      	ldrb	r3, [r7, #18]
 8001706:	029b      	lsls	r3, r3, #10
 8001708:	b29b      	uxth	r3, r3
 800170a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800170e:	b29b      	uxth	r3, r3
 8001710:	4413      	add	r3, r2
 8001712:	b29b      	uxth	r3, r3
 8001714:	3301      	adds	r3, #1
 8001716:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001718:	8bfa      	ldrh	r2, [r7, #30]
 800171a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800171e:	3b09      	subs	r3, #9
 8001720:	409a      	lsls	r2, r3
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	601a      	str	r2, [r3, #0]
        }
        
        res = RES_OK;
 8001726:	2300      	movs	r3, #0
 8001728:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      break;
 800172c:	e056      	b.n	80017dc <SD_disk_ioctl+0x23c>
      
    case GET_SECTOR_SIZE: 
      /* 섹터의 단위 크기 (WORD) */
      *(WORD*) buff = 512;
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001734:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001736:	2300      	movs	r3, #0
 8001738:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800173c:	e055      	b.n	80017ea <SD_disk_ioctl+0x24a>
      
    case CTRL_SYNC: 
      /* 쓰기 동기화 */
      if (SD_ReadyWait() == 0xFF)
 800173e:	f7ff fbe9 	bl	8000f14 <SD_ReadyWait>
 8001742:	4603      	mov	r3, r0
 8001744:	2bff      	cmp	r3, #255	; 0xff
 8001746:	d14b      	bne.n	80017e0 <SD_disk_ioctl+0x240>
        res = RES_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 800174e:	e047      	b.n	80017e0 <SD_disk_ioctl+0x240>
      
    case MMC_GET_CSD: 
      /* CSD 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001750:	2100      	movs	r1, #0
 8001752:	2049      	movs	r0, #73	; 0x49
 8001754:	f7ff fce6 	bl	8001124 <SD_SendCmd>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d142      	bne.n	80017e4 <SD_disk_ioctl+0x244>
 800175e:	2110      	movs	r1, #16
 8001760:	6a38      	ldr	r0, [r7, #32]
 8001762:	f7ff fc55 	bl	8001010 <SD_RxDataBlock>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d03b      	beq.n	80017e4 <SD_disk_ioctl+0x244>
        res = RES_OK;
 800176c:	2300      	movs	r3, #0
 800176e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001772:	e037      	b.n	80017e4 <SD_disk_ioctl+0x244>
      
    case MMC_GET_CID: 
      /* CID 정보 수신 (16 bytes) */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16))
 8001774:	2100      	movs	r1, #0
 8001776:	204a      	movs	r0, #74	; 0x4a
 8001778:	f7ff fcd4 	bl	8001124 <SD_SendCmd>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d132      	bne.n	80017e8 <SD_disk_ioctl+0x248>
 8001782:	2110      	movs	r1, #16
 8001784:	6a38      	ldr	r0, [r7, #32]
 8001786:	f7ff fc43 	bl	8001010 <SD_RxDataBlock>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d02b      	beq.n	80017e8 <SD_disk_ioctl+0x248>
        res = RES_OK;
 8001790:	2300      	movs	r3, #0
 8001792:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 8001796:	e027      	b.n	80017e8 <SD_disk_ioctl+0x248>
      
    case MMC_GET_OCR: 
      /* OCR 정보 수신 (4 bytes) */
      if (SD_SendCmd(CMD58, 0) == 0) 
 8001798:	2100      	movs	r1, #0
 800179a:	207a      	movs	r0, #122	; 0x7a
 800179c:	f7ff fcc2 	bl	8001124 <SD_SendCmd>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d116      	bne.n	80017d4 <SD_disk_ioctl+0x234>
      {         
        for (n = 0; n < 4; n++)
 80017a6:	2300      	movs	r3, #0
 80017a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017ac:	e00b      	b.n	80017c6 <SD_disk_ioctl+0x226>
        {
          *ptr++ = SPI_RxByte();
 80017ae:	6a3c      	ldr	r4, [r7, #32]
 80017b0:	1c63      	adds	r3, r4, #1
 80017b2:	623b      	str	r3, [r7, #32]
 80017b4:	f7ff fb82 	bl	8000ebc <SPI_RxByte>
 80017b8:	4603      	mov	r3, r0
 80017ba:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 80017bc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017c0:	3301      	adds	r3, #1
 80017c2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80017c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80017ca:	2b03      	cmp	r3, #3
 80017cc:	d9ef      	bls.n	80017ae <SD_disk_ioctl+0x20e>
        }
        
        res = RES_OK;
 80017ce:	2300      	movs	r3, #0
 80017d0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }     
      
    default:
      res = RES_PARERR;
 80017d4:	2304      	movs	r3, #4
 80017d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80017da:	e006      	b.n	80017ea <SD_disk_ioctl+0x24a>
      break;
 80017dc:	bf00      	nop
 80017de:	e004      	b.n	80017ea <SD_disk_ioctl+0x24a>
      break;
 80017e0:	bf00      	nop
 80017e2:	e002      	b.n	80017ea <SD_disk_ioctl+0x24a>
      break;
 80017e4:	bf00      	nop
 80017e6:	e000      	b.n	80017ea <SD_disk_ioctl+0x24a>
      break;
 80017e8:	bf00      	nop
    }
    
    DESELECT();
 80017ea:	f7ff fb41 	bl	8000e70 <DESELECT>
    SPI_RxByte();
 80017ee:	f7ff fb65 	bl	8000ebc <SPI_RxByte>
  }
  
  return res;
 80017f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	372c      	adds	r7, #44	; 0x2c
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd90      	pop	{r4, r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000010 	.word	0x20000010

08001804 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001808:	f001 fc20 	bl	800304c <HAL_Init>

  /* USER CODE BEGIN Init */


  /* Configure time keeping flags */
  time.led_fast_blink = false;
 800180c:	4b2e      	ldr	r3, [pc, #184]	; (80018c8 <main+0xc4>)
 800180e:	2200      	movs	r2, #0
 8001810:	719a      	strb	r2, [r3, #6]
  time.flag_10ms_tick = false;
 8001812:	4b2d      	ldr	r3, [pc, #180]	; (80018c8 <main+0xc4>)
 8001814:	2200      	movs	r2, #0
 8001816:	70da      	strb	r2, [r3, #3]
  time.flag_100ms_tick = false;
 8001818:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <main+0xc4>)
 800181a:	2200      	movs	r2, #0
 800181c:	711a      	strb	r2, [r3, #4]
  time.flag_500ms_tick = false;
 800181e:	4b2a      	ldr	r3, [pc, #168]	; (80018c8 <main+0xc4>)
 8001820:	2200      	movs	r2, #0
 8001822:	715a      	strb	r2, [r3, #5]
  
  /* Configure button-related flags */
  btn.up_btn_press_ctr = 0;   
 8001824:	4b29      	ldr	r3, [pc, #164]	; (80018cc <main+0xc8>)
 8001826:	2200      	movs	r2, #0
 8001828:	705a      	strb	r2, [r3, #1]
  btn.rt_btn_press_ctr = 0;   
 800182a:	4b28      	ldr	r3, [pc, #160]	; (80018cc <main+0xc8>)
 800182c:	2200      	movs	r2, #0
 800182e:	709a      	strb	r2, [r3, #2]
  btn.dn_btn_press_ctr = 0;   
 8001830:	4b26      	ldr	r3, [pc, #152]	; (80018cc <main+0xc8>)
 8001832:	2200      	movs	r2, #0
 8001834:	70da      	strb	r2, [r3, #3]
  btn.lt_btn_press_ctr = 0;
 8001836:	4b25      	ldr	r3, [pc, #148]	; (80018cc <main+0xc8>)
 8001838:	2200      	movs	r2, #0
 800183a:	711a      	strb	r2, [r3, #4]

  btn.button_press_status = NO_BTN_PUSHED;   
 800183c:	4b23      	ldr	r3, [pc, #140]	; (80018cc <main+0xc8>)
 800183e:	2204      	movs	r2, #4
 8001840:	701a      	strb	r2, [r3, #0]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001842:	f000 f84d 	bl	80018e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001846:	f000 faaf 	bl	8001da8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800184a:	f000 f8ad 	bl	80019a8 <MX_ADC1_Init>
  MX_I2C2_Init();
 800184e:	f000 f8e9 	bl	8001a24 <MX_I2C2_Init>
  MX_FATFS_Init();
 8001852:	f004 fff7 	bl	8006844 <MX_FATFS_Init>
  MX_USART1_UART_Init();
 8001856:	f000 fa7d 	bl	8001d54 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800185a:	f000 f911 	bl	8001a80 <MX_SPI1_Init>
  MX_TIM2_Init();
 800185e:	f000 f97b 	bl	8001b58 <MX_TIM2_Init>
  MX_SPI2_Init();
 8001862:	f000 f943 	bl	8001aec <MX_SPI2_Init>
  MX_TIM3_Init();
 8001866:	f000 f9e9 	bl	8001c3c <MX_TIM3_Init>
  MX_TIM6_Init();
 800186a:	f000 fa3d 	bl	8001ce8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  print_string("Chip Reset.",LF);
 800186e:	2101      	movs	r1, #1
 8001870:	4817      	ldr	r0, [pc, #92]	; (80018d0 <main+0xcc>)
 8001872:	f001 fb8d 	bl	8002f90 <print_string>

//  HAL_TIM_Base_Start(&htim2);			// Start timer #2 for us delay timer
  HAL_TIM_Base_Start_IT(&htim6);
 8001876:	4817      	ldr	r0, [pc, #92]	; (80018d4 <main+0xd0>)
 8001878:	f004 f838 	bl	80058ec <HAL_TIM_Base_Start_IT>
/**
 * Initialize the OLED 
 * Display 
 * 
 */
  setFont(&FreeSans9pt7b);
 800187c:	4816      	ldr	r0, [pc, #88]	; (80018d8 <main+0xd4>)
 800187e:	f000 ff3b 	bl	80026f8 <setFont>
  setTextSize(1,1);             // 21 characters per line
 8001882:	2101      	movs	r1, #1
 8001884:	2001      	movs	r0, #1
 8001886:	f000 fc95 	bl	80021b4 <setTextSize>
  display_oled_init(SSD1306_SWITCHCAPVCC, SCREEN_WIDTH, SCREEN_HEIGHT);
 800188a:	2240      	movs	r2, #64	; 0x40
 800188c:	2180      	movs	r1, #128	; 0x80
 800188e:	2002      	movs	r0, #2
 8001890:	f000 fc00 	bl	8002094 <display_oled_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    
    if(time.flag_10ms_tick) {
 8001894:	4b0c      	ldr	r3, [pc, #48]	; (80018c8 <main+0xc4>)
 8001896:	78db      	ldrb	r3, [r3, #3]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d002      	beq.n	80018a2 <main+0x9e>
      time.flag_10ms_tick = false;
 800189c:	4b0a      	ldr	r3, [pc, #40]	; (80018c8 <main+0xc4>)
 800189e:	2200      	movs	r2, #0
 80018a0:	70da      	strb	r2, [r3, #3]
      // evaluate_button_inputs();


    }

    if(time.flag_100ms_tick) {
 80018a2:	4b09      	ldr	r3, [pc, #36]	; (80018c8 <main+0xc4>)
 80018a4:	791b      	ldrb	r3, [r3, #4]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d002      	beq.n	80018b0 <main+0xac>
      time.flag_100ms_tick = false;
 80018aa:	4b07      	ldr	r3, [pc, #28]	; (80018c8 <main+0xc4>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	711a      	strb	r2, [r3, #4]
      
      /* Update Display */
      // update_screen();
    }

    if(time.flag_500ms_tick) {
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <main+0xc4>)
 80018b2:	795b      	ldrb	r3, [r3, #5]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d0ed      	beq.n	8001894 <main+0x90>
      time.flag_500ms_tick = false;
 80018b8:	4b03      	ldr	r3, [pc, #12]	; (80018c8 <main+0xc4>)
 80018ba:	2200      	movs	r2, #0
 80018bc:	715a      	strb	r2, [r3, #5]
      HAL_GPIO_TogglePin(HLTH_LED_GPIO_Port, HLTH_LED_Pin);
 80018be:	2102      	movs	r1, #2
 80018c0:	4806      	ldr	r0, [pc, #24]	; (80018dc <main+0xd8>)
 80018c2:	f002 f8e1 	bl	8003a88 <HAL_GPIO_TogglePin>
    if(time.flag_10ms_tick) {
 80018c6:	e7e5      	b.n	8001894 <main+0x90>
 80018c8:	20001434 	.word	0x20001434
 80018cc:	200025b4 	.word	0x200025b4
 80018d0:	080097a0 	.word	0x080097a0
 80018d4:	200013ec 	.word	0x200013ec
 80018d8:	20000000 	.word	0x20000000
 80018dc:	40011800 	.word	0x40011800

080018e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b09c      	sub	sp, #112	; 0x70
 80018e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018e6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80018ea:	2238      	movs	r2, #56	; 0x38
 80018ec:	2100      	movs	r1, #0
 80018ee:	4618      	mov	r0, r3
 80018f0:	f005 f898 	bl	8006a24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]
 8001902:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001904:	1d3b      	adds	r3, r7, #4
 8001906:	2220      	movs	r2, #32
 8001908:	2100      	movs	r1, #0
 800190a:	4618      	mov	r0, r3
 800190c:	f005 f88a 	bl	8006a24 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001910:	2301      	movs	r3, #1
 8001912:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001914:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001918:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 800191a:	2301      	movs	r3, #1
 800191c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800191e:	2301      	movs	r3, #1
 8001920:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8001922:	2300      	movs	r3, #0
 8001924:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001926:	2302      	movs	r3, #2
 8001928:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800192a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800192e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001930:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001934:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8001936:	2300      	movs	r3, #0
 8001938:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800193a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800193e:	4618      	mov	r0, r3
 8001940:	f002 fd06 	bl	8004350 <HAL_RCC_OscConfig>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800194a:	f000 fb37 	bl	8001fbc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800194e:	230f      	movs	r3, #15
 8001950:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001952:	2302      	movs	r3, #2
 8001954:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001956:	2300      	movs	r3, #0
 8001958:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800195a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800195e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001960:	2300      	movs	r3, #0
 8001962:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001968:	2102      	movs	r1, #2
 800196a:	4618      	mov	r0, r3
 800196c:	f003 f806 	bl	800497c <HAL_RCC_ClockConfig>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001976:	f000 fb21 	bl	8001fbc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800197a:	2302      	movs	r3, #2
 800197c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800197e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001982:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001984:	1d3b      	adds	r3, r7, #4
 8001986:	4618      	mov	r0, r3
 8001988:	f003 fa18 	bl	8004dbc <HAL_RCCEx_PeriphCLKConfig>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8001992:	f000 fb13 	bl	8001fbc <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8001996:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <SystemClock_Config+0xc4>)
 8001998:	2201      	movs	r2, #1
 800199a:	601a      	str	r2, [r3, #0]
}
 800199c:	bf00      	nop
 800199e:	3770      	adds	r7, #112	; 0x70
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	42420070 	.word	0x42420070

080019a8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b084      	sub	sp, #16
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019ae:	1d3b      	adds	r3, r7, #4
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80019b8:	4b18      	ldr	r3, [pc, #96]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019ba:	4a19      	ldr	r2, [pc, #100]	; (8001a20 <MX_ADC1_Init+0x78>)
 80019bc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019be:	4b17      	ldr	r3, [pc, #92]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019c4:	4b15      	ldr	r3, [pc, #84]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ca:	4b14      	ldr	r3, [pc, #80]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019d2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80019d6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019d8:	4b10      	ldr	r3, [pc, #64]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019da:	2200      	movs	r2, #0
 80019dc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019de:	4b0f      	ldr	r3, [pc, #60]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019e0:	2201      	movs	r2, #1
 80019e2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019e4:	480d      	ldr	r0, [pc, #52]	; (8001a1c <MX_ADC1_Init+0x74>)
 80019e6:	f001 fb93 	bl	8003110 <HAL_ADC_Init>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80019f0:	f000 fae4 	bl	8001fbc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80019f4:	230a      	movs	r3, #10
 80019f6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019f8:	2301      	movs	r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019fc:	2300      	movs	r3, #0
 80019fe:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a00:	1d3b      	adds	r3, r7, #4
 8001a02:	4619      	mov	r1, r3
 8001a04:	4805      	ldr	r0, [pc, #20]	; (8001a1c <MX_ADC1_Init+0x74>)
 8001a06:	f001 fc5b 	bl	80032c0 <HAL_ADC_ConfigChannel>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001a10:	f000 fad4 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20001374 	.word	0x20001374
 8001a20:	40012400 	.word	0x40012400

08001a24 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001a28:	4b12      	ldr	r3, [pc, #72]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a2a:	4a13      	ldr	r2, [pc, #76]	; (8001a78 <MX_I2C2_Init+0x54>)
 8001a2c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001a2e:	4b11      	ldr	r3, [pc, #68]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a30:	4a12      	ldr	r2, [pc, #72]	; (8001a7c <MX_I2C2_Init+0x58>)
 8001a32:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a34:	4b0f      	ldr	r3, [pc, #60]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a40:	4b0c      	ldr	r3, [pc, #48]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a46:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a48:	4b0a      	ldr	r3, [pc, #40]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a50:	2200      	movs	r2, #0
 8001a52:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a54:	4b07      	ldr	r3, [pc, #28]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a56:	2200      	movs	r2, #0
 8001a58:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a5a:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a60:	4804      	ldr	r0, [pc, #16]	; (8001a74 <MX_I2C2_Init+0x50>)
 8001a62:	f002 f82b 	bl	8003abc <HAL_I2C_Init>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a6c:	f000 faa6 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a70:	bf00      	nop
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	200012d4 	.word	0x200012d4
 8001a78:	40005800 	.word	0x40005800
 8001a7c:	000186a0 	.word	0x000186a0

08001a80 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a84:	4b17      	ldr	r3, [pc, #92]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a86:	4a18      	ldr	r2, [pc, #96]	; (8001ae8 <MX_SPI1_Init+0x68>)
 8001a88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a8a:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a92:	4b14      	ldr	r3, [pc, #80]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a98:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a9e:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ab0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ab4:	2230      	movs	r2, #48	; 0x30
 8001ab6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001abe:	4b09      	ldr	r3, [pc, #36]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ac4:	4b07      	ldr	r3, [pc, #28]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aca:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001acc:	220a      	movs	r2, #10
 8001ace:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ad0:	4804      	ldr	r0, [pc, #16]	; (8001ae4 <MX_SPI1_Init+0x64>)
 8001ad2:	f003 faa5 	bl	8005020 <HAL_SPI_Init>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d001      	beq.n	8001ae0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001adc:	f000 fa6e 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	2000147c 	.word	0x2000147c
 8001ae8:	40013000 	.word	0x40013000

08001aec <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001af0:	4b17      	ldr	r3, [pc, #92]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001af2:	4a18      	ldr	r2, [pc, #96]	; (8001b54 <MX_SPI2_Init+0x68>)
 8001af4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001af6:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001af8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001afc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001afe:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001b04:	4b12      	ldr	r3, [pc, #72]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b1c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8001b1e:	4b0c      	ldr	r3, [pc, #48]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b20:	2208      	movs	r2, #8
 8001b22:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b24:	4b0a      	ldr	r3, [pc, #40]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b2a:	4b09      	ldr	r3, [pc, #36]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b30:	4b07      	ldr	r3, [pc, #28]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b36:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b38:	220a      	movs	r2, #10
 8001b3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b3c:	4804      	ldr	r0, [pc, #16]	; (8001b50 <MX_SPI2_Init+0x64>)
 8001b3e:	f003 fa6f 	bl	8005020 <HAL_SPI_Init>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001b48:	f000 fa38 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b4c:	bf00      	nop
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	2000024c 	.word	0x2000024c
 8001b54:	40003800 	.word	0x40003800

08001b58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08e      	sub	sp, #56	; 0x38
 8001b5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b6c:	f107 0320 	add.w	r3, r7, #32
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b76:	1d3b      	adds	r3, r7, #4
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]
 8001b84:	615a      	str	r2, [r3, #20]
 8001b86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b88:	4b2b      	ldr	r3, [pc, #172]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001b8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001b90:	4b29      	ldr	r3, [pc, #164]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001b92:	2247      	movs	r2, #71	; 0x47
 8001b94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b96:	4b28      	ldr	r3, [pc, #160]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001b9c:	4b26      	ldr	r3, [pc, #152]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ba2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ba4:	4b24      	ldr	r3, [pc, #144]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001baa:	4b23      	ldr	r3, [pc, #140]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bb0:	4821      	ldr	r0, [pc, #132]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001bb2:	f003 fe4b 	bl	800584c <HAL_TIM_Base_Init>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001bbc:	f000 f9fe 	bl	8001fbc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bc4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bc6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bca:	4619      	mov	r1, r3
 8001bcc:	481a      	ldr	r0, [pc, #104]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001bce:	f004 f897 	bl	8005d00 <HAL_TIM_ConfigClockSource>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001bd8:	f000 f9f0 	bl	8001fbc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001bdc:	4816      	ldr	r0, [pc, #88]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001bde:	f003 fedf 	bl	80059a0 <HAL_TIM_OC_Init>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001be8:	f000 f9e8 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bec:	2300      	movs	r3, #0
 8001bee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bf4:	f107 0320 	add.w	r3, r7, #32
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	480f      	ldr	r0, [pc, #60]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001bfc:	f004 fbf2 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001c06:	f000 f9d9 	bl	8001fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c12:	2300      	movs	r3, #0
 8001c14:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c16:	2300      	movs	r3, #0
 8001c18:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c1a:	1d3b      	adds	r3, r7, #4
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	4619      	mov	r1, r3
 8001c20:	4805      	ldr	r0, [pc, #20]	; (8001c38 <MX_TIM2_Init+0xe0>)
 8001c22:	f004 f815 	bl	8005c50 <HAL_TIM_OC_ConfigChannel>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001c2c:	f000 f9c6 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c30:	bf00      	nop
 8001c32:	3738      	adds	r7, #56	; 0x38
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	200014d4 	.word	0x200014d4

08001c3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	; 0x28
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c42:	f107 0320 	add.w	r3, r7, #32
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c4c:	1d3b      	adds	r3, r7, #4
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
 8001c54:	609a      	str	r2, [r3, #8]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	611a      	str	r2, [r3, #16]
 8001c5a:	615a      	str	r2, [r3, #20]
 8001c5c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c60:	4a20      	ldr	r2, [pc, #128]	; (8001ce4 <MX_TIM3_Init+0xa8>)
 8001c62:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c66:	2247      	movs	r2, #71	; 0x47
 8001c68:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001c70:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001c76:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c78:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7e:	4b18      	ldr	r3, [pc, #96]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001c84:	4816      	ldr	r0, [pc, #88]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001c86:	f003 fe8b 	bl	80059a0 <HAL_TIM_OC_Init>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001c90:	f000 f994 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c94:	2300      	movs	r3, #0
 8001c96:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c9c:	f107 0320 	add.w	r3, r7, #32
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	480f      	ldr	r0, [pc, #60]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001ca4:	f004 fb9e 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001cae:	f000 f985 	bl	8001fbc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4805      	ldr	r0, [pc, #20]	; (8001ce0 <MX_TIM3_Init+0xa4>)
 8001cca:	f003 ffc1 	bl	8005c50 <HAL_TIM_OC_ConfigChannel>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8001cd4:	f000 f972 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001cd8:	bf00      	nop
 8001cda:	3728      	adds	r7, #40	; 0x28
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	2000132c 	.word	0x2000132c
 8001ce4:	40000400 	.word	0x40000400

08001ce8 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b082      	sub	sp, #8
 8001cec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cee:	463b      	mov	r3, r7
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001cf6:	4b15      	ldr	r3, [pc, #84]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001cf8:	4a15      	ldr	r2, [pc, #84]	; (8001d50 <MX_TIM6_Init+0x68>)
 8001cfa:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1000-1;
 8001cfc:	4b13      	ldr	r3, [pc, #76]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001cfe:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001d02:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d04:	4b11      	ldr	r3, [pc, #68]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 720-1;
 8001d0a:	4b10      	ldr	r3, [pc, #64]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001d0c:	f240 22cf 	movw	r2, #719	; 0x2cf
 8001d10:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d12:	4b0e      	ldr	r3, [pc, #56]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001d14:	2280      	movs	r2, #128	; 0x80
 8001d16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d18:	480c      	ldr	r0, [pc, #48]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001d1a:	f003 fd97 	bl	800584c <HAL_TIM_Base_Init>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001d24:	f000 f94a 	bl	8001fbc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d30:	463b      	mov	r3, r7
 8001d32:	4619      	mov	r1, r3
 8001d34:	4805      	ldr	r0, [pc, #20]	; (8001d4c <MX_TIM6_Init+0x64>)
 8001d36:	f004 fb55 	bl	80063e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001d40:	f000 f93c 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d44:	bf00      	nop
 8001d46:	3708      	adds	r7, #8
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bd80      	pop	{r7, pc}
 8001d4c:	200013ec 	.word	0x200013ec
 8001d50:	40001000 	.word	0x40001000

08001d54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d58:	4b11      	ldr	r3, [pc, #68]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d5a:	4a12      	ldr	r2, [pc, #72]	; (8001da4 <MX_USART1_UART_Init+0x50>)
 8001d5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001d5e:	4b10      	ldr	r3, [pc, #64]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d60:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d66:	4b0e      	ldr	r3, [pc, #56]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d68:	2200      	movs	r2, #0
 8001d6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d6c:	4b0c      	ldr	r3, [pc, #48]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d72:	4b0b      	ldr	r3, [pc, #44]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d78:	4b09      	ldr	r3, [pc, #36]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d7a:	220c      	movs	r2, #12
 8001d7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7e:	4b08      	ldr	r3, [pc, #32]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d84:	4b06      	ldr	r3, [pc, #24]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d8a:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_USART1_UART_Init+0x4c>)
 8001d8c:	f004 fba2 	bl	80064d4 <HAL_UART_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001d96:	f000 f911 	bl	8001fbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	200013a8 	.word	0x200013a8
 8001da4:	40013800 	.word	0x40013800

08001da8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dae:	f107 0318 	add.w	r3, r7, #24
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dbc:	4b57      	ldr	r3, [pc, #348]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dbe:	699b      	ldr	r3, [r3, #24]
 8001dc0:	4a56      	ldr	r2, [pc, #344]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001dc6:	6193      	str	r3, [r2, #24]
 8001dc8:	4b54      	ldr	r3, [pc, #336]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dd0:	617b      	str	r3, [r7, #20]
 8001dd2:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd4:	4b51      	ldr	r3, [pc, #324]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dd6:	699b      	ldr	r3, [r3, #24]
 8001dd8:	4a50      	ldr	r2, [pc, #320]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dda:	f043 0308 	orr.w	r3, r3, #8
 8001dde:	6193      	str	r3, [r2, #24]
 8001de0:	4b4e      	ldr	r3, [pc, #312]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	f003 0308 	and.w	r3, r3, #8
 8001de8:	613b      	str	r3, [r7, #16]
 8001dea:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dec:	4b4b      	ldr	r3, [pc, #300]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	4a4a      	ldr	r2, [pc, #296]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001df2:	f043 0304 	orr.w	r3, r3, #4
 8001df6:	6193      	str	r3, [r2, #24]
 8001df8:	4b48      	ldr	r3, [pc, #288]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001dfa:	699b      	ldr	r3, [r3, #24]
 8001dfc:	f003 0304 	and.w	r3, r3, #4
 8001e00:	60fb      	str	r3, [r7, #12]
 8001e02:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e04:	4b45      	ldr	r3, [pc, #276]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e06:	699b      	ldr	r3, [r3, #24]
 8001e08:	4a44      	ldr	r2, [pc, #272]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e0a:	f043 0310 	orr.w	r3, r3, #16
 8001e0e:	6193      	str	r3, [r2, #24]
 8001e10:	4b42      	ldr	r3, [pc, #264]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e12:	699b      	ldr	r3, [r3, #24]
 8001e14:	f003 0310 	and.w	r3, r3, #16
 8001e18:	60bb      	str	r3, [r7, #8]
 8001e1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e1c:	4b3f      	ldr	r3, [pc, #252]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e1e:	699b      	ldr	r3, [r3, #24]
 8001e20:	4a3e      	ldr	r2, [pc, #248]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e22:	f043 0320 	orr.w	r3, r3, #32
 8001e26:	6193      	str	r3, [r2, #24]
 8001e28:	4b3c      	ldr	r3, [pc, #240]	; (8001f1c <MX_GPIO_Init+0x174>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	f003 0320 	and.w	r3, r3, #32
 8001e30:	607b      	str	r3, [r7, #4]
 8001e32:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_DUT_PWR_Pin|HLTH_LED_Pin|LED4_Pin|LED1_Pin
 8001e34:	2200      	movs	r2, #0
 8001e36:	f240 7186 	movw	r1, #1926	; 0x786
 8001e3a:	4839      	ldr	r0, [pc, #228]	; (8001f20 <MX_GPIO_Init+0x178>)
 8001e3c:	f001 fe0c 	bl	8003a58 <HAL_GPIO_WritePin>
                          |LED2_Pin|LED3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SWO_Pin|SD_SPI2_CSn_Pin, GPIO_PIN_RESET);
 8001e40:	2200      	movs	r2, #0
 8001e42:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 8001e46:	4837      	ldr	r0, [pc, #220]	; (8001f24 <MX_GPIO_Init+0x17c>)
 8001e48:	f001 fe06 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_SPI1_CSn_GPIO_Port, ADC_SPI1_CSn_Pin, GPIO_PIN_RESET);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4835      	ldr	r0, [pc, #212]	; (8001f28 <MX_GPIO_Init+0x180>)
 8001e52:	f001 fe01 	bl	8003a58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EN_DUT_PWR_Pin LED4_Pin LED1_Pin LED2_Pin
                           LED3_Pin */
  GPIO_InitStruct.Pin = EN_DUT_PWR_Pin|LED4_Pin|LED1_Pin|LED2_Pin
 8001e56:	f240 7384 	movw	r3, #1924	; 0x784
 8001e5a:	61bb      	str	r3, [r7, #24]
                          |LED3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e64:	2302      	movs	r3, #2
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e68:	f107 0318 	add.w	r3, r7, #24
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	482c      	ldr	r0, [pc, #176]	; (8001f20 <MX_GPIO_Init+0x178>)
 8001e70:	f001 fc6e 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWO_Pin SD_SPI2_CSn_Pin */
  GPIO_InitStruct.Pin = SWO_Pin|SD_SPI2_CSn_Pin;
 8001e74:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8001e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e7a:	2301      	movs	r3, #1
 8001e7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e82:	2302      	movs	r3, #2
 8001e84:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e86:	f107 0318 	add.w	r3, r7, #24
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4825      	ldr	r0, [pc, #148]	; (8001f24 <MX_GPIO_Init+0x17c>)
 8001e8e:	f001 fc5f 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1_n_Pin PB2_n_Pin PB3_n_Pin PB4_n_Pin */
  GPIO_InitStruct.Pin = PB1_n_Pin|PB2_n_Pin|PB3_n_Pin|PB4_n_Pin;
 8001e92:	2378      	movs	r3, #120	; 0x78
 8001e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e96:	2300      	movs	r3, #0
 8001e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e9e:	f107 0318 	add.w	r3, r7, #24
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	481e      	ldr	r0, [pc, #120]	; (8001f20 <MX_GPIO_Init+0x178>)
 8001ea6:	f001 fc53 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : HLTH_LED_Pin */
  GPIO_InitStruct.Pin = HLTH_LED_Pin;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001eae:	2311      	movs	r3, #17
 8001eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb6:	2302      	movs	r3, #2
 8001eb8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HLTH_LED_GPIO_Port, &GPIO_InitStruct);
 8001eba:	f107 0318 	add.w	r3, r7, #24
 8001ebe:	4619      	mov	r1, r3
 8001ec0:	4817      	ldr	r0, [pc, #92]	; (8001f20 <MX_GPIO_Init+0x178>)
 8001ec2:	f001 fc45 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_SPI1_CSn_Pin */
  GPIO_InitStruct.Pin = ADC_SPI1_CSn_Pin;
 8001ec6:	2310      	movs	r3, #16
 8001ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ADC_SPI1_CSn_GPIO_Port, &GPIO_InitStruct);
 8001ed6:	f107 0318 	add.w	r3, r7, #24
 8001eda:	4619      	mov	r1, r3
 8001edc:	4812      	ldr	r0, [pc, #72]	; (8001f28 <MX_GPIO_Init+0x180>)
 8001ede:	f001 fc37 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pins : REV_2_Pin REV_1_Pin REV_0_Pin */
  GPIO_InitStruct.Pin = REV_2_Pin|REV_1_Pin|REV_0_Pin;
 8001ee2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eec:	2300      	movs	r3, #0
 8001eee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ef0:	f107 0318 	add.w	r3, r7, #24
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	480d      	ldr	r0, [pc, #52]	; (8001f2c <MX_GPIO_Init+0x184>)
 8001ef8:	f001 fc2a 	bl	8003750 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADC_ALRTn_Pin */
  GPIO_InitStruct.Pin = ADC_ALRTn_Pin;
 8001efc:	2308      	movs	r3, #8
 8001efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001f00:	4b0b      	ldr	r3, [pc, #44]	; (8001f30 <MX_GPIO_Init+0x188>)
 8001f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_ALRTn_GPIO_Port, &GPIO_InitStruct);
 8001f08:	f107 0318 	add.w	r3, r7, #24
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4806      	ldr	r0, [pc, #24]	; (8001f28 <MX_GPIO_Init+0x180>)
 8001f10:	f001 fc1e 	bl	8003750 <HAL_GPIO_Init>

}
 8001f14:	bf00      	nop
 8001f16:	3728      	adds	r7, #40	; 0x28
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	40021000 	.word	0x40021000
 8001f20:	40011800 	.word	0x40011800
 8001f24:	40010c00 	.word	0x40010c00
 8001f28:	40010800 	.word	0x40010800
 8001f2c:	40011400 	.word	0x40011400
 8001f30:	10210000 	.word	0x10210000

08001f34 <HAL_TIM_PeriodElapsedCallback>:
  /* Button processing is complete, so reset button status*/
  btn.button_press_status = NO_BTN_PUSHED;

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001f34:	b480      	push	{r7}
 8001f36:	b083      	sub	sp, #12
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
	if(htim == &htim6){
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a1d      	ldr	r2, [pc, #116]	; (8001fb4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d132      	bne.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x76>
	 	time.flag_10ms_tick = true;
 8001f44:	4b1c      	ldr	r3, [pc, #112]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f46:	2201      	movs	r2, #1
 8001f48:	70da      	strb	r2, [r3, #3]

     if(time.ticks10ms == 9) {
 8001f4a:	4b1b      	ldr	r3, [pc, #108]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	2b09      	cmp	r3, #9
 8001f50:	d125      	bne.n	8001f9e <HAL_TIM_PeriodElapsedCallback+0x6a>
       time.ticks10ms = 0;
 8001f52:	4b19      	ldr	r3, [pc, #100]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	701a      	strb	r2, [r3, #0]
       time.flag_100ms_tick = true;
 8001f58:	4b17      	ldr	r3, [pc, #92]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	711a      	strb	r2, [r3, #4]

       if(time.ticks100ms == 4) {
 8001f5e:	4b16      	ldr	r3, [pc, #88]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f60:	785b      	ldrb	r3, [r3, #1]
 8001f62:	2b04      	cmp	r3, #4
 8001f64:	d114      	bne.n	8001f90 <HAL_TIM_PeriodElapsedCallback+0x5c>
         time.ticks100ms = 0;
 8001f66:	4b14      	ldr	r3, [pc, #80]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	705a      	strb	r2, [r3, #1]
         time.flag_500ms_tick = true;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f6e:	2201      	movs	r2, #1
 8001f70:	715a      	strb	r2, [r3, #5]

         if(time.ticks500ms == 119)										// One minute worth of half seconds
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f74:	789b      	ldrb	r3, [r3, #2]
 8001f76:	2b77      	cmp	r3, #119	; 0x77
 8001f78:	d103      	bne.n	8001f82 <HAL_TIM_PeriodElapsedCallback+0x4e>
           time.ticks500ms = 0;
 8001f7a:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	709a      	strb	r2, [r3, #2]
     else {
       time.ticks10ms += 1;
     }

	}
}
 8001f80:	e013      	b.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x76>
           time.ticks500ms += 1;
 8001f82:	4b0d      	ldr	r3, [pc, #52]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f84:	789b      	ldrb	r3, [r3, #2]
 8001f86:	3301      	adds	r3, #1
 8001f88:	b2da      	uxtb	r2, r3
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f8c:	709a      	strb	r2, [r3, #2]
}
 8001f8e:	e00c      	b.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x76>
           time.ticks100ms += 1;
 8001f90:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f92:	785b      	ldrb	r3, [r3, #1]
 8001f94:	3301      	adds	r3, #1
 8001f96:	b2da      	uxtb	r2, r3
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001f9a:	705a      	strb	r2, [r3, #1]
}
 8001f9c:	e005      	b.n	8001faa <HAL_TIM_PeriodElapsedCallback+0x76>
       time.ticks10ms += 1;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001fa0:	781b      	ldrb	r3, [r3, #0]
 8001fa2:	3301      	adds	r3, #1
 8001fa4:	b2da      	uxtb	r2, r3
 8001fa6:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001fa8:	701a      	strb	r2, [r3, #0]
}
 8001faa:	bf00      	nop
 8001fac:	370c      	adds	r7, #12
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bc80      	pop	{r7}
 8001fb2:	4770      	bx	lr
 8001fb4:	200013ec 	.word	0x200013ec
 8001fb8:	20001434 	.word	0x20001434

08001fbc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001fbc:	b590      	push	{r4, r7, lr}
 8001fbe:	b08b      	sub	sp, #44	; 0x2c
 8001fc0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc2:	b672      	cpsid	i
}
 8001fc4:	bf00      	nop

  char temp_string[32];        //Define the array that will hold the ASCII values
  char temp_number[8];        //Define the array that will hold the ASCII values

  /* Clear memory arrays */
  memset(temp_string, '\0', 32);                  // Destination, Source, Size
 8001fc6:	f107 0308 	add.w	r3, r7, #8
 8001fca:	2220      	movs	r2, #32
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f004 fd28 	bl	8006a24 <memset>
  memset(temp_number, '\0', 8);                   
 8001fd4:	463b      	mov	r3, r7
 8001fd6:	2208      	movs	r2, #8
 8001fd8:	2100      	movs	r1, #0
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f004 fd22 	bl	8006a24 <memset>
  
  /* Clear Display */
  oled_clear();
 8001fe0:	f000 f908 	bl	80021f4 <oled_clear>

  /* Set Larger Text Size for title */
  setTextSize(2,2);
 8001fe4:	2102      	movs	r1, #2
 8001fe6:	2002      	movs	r0, #2
 8001fe8:	f000 f8e4 	bl	80021b4 <setTextSize>

  /* Write Title Line and Underscore */
  writeOledString("  ERROR \n", SSD1306_WHITE);
 8001fec:	2101      	movs	r1, #1
 8001fee:	4823      	ldr	r0, [pc, #140]	; (800207c <Error_Handler+0xc0>)
 8001ff0:	f000 fa10 	bl	8002414 <writeOledString>

  /* Smaller text size for underline */
  setTextSize(1,1);
 8001ff4:	2101      	movs	r1, #1
 8001ff6:	2001      	movs	r0, #1
 8001ff8:	f000 f8dc 	bl	80021b4 <setTextSize>
  writeOledString("--------------------\n", SSD1306_WHITE);
 8001ffc:	2101      	movs	r1, #1
 8001ffe:	4820      	ldr	r0, [pc, #128]	; (8002080 <Error_Handler+0xc4>)
 8002000:	f000 fa08 	bl	8002414 <writeOledString>

  /* Print the error code */
  strcat(temp_string, "ERROR CODE: ");              
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	4618      	mov	r0, r3
 800200a:	f7fe f90d 	bl	8000228 <strlen>
 800200e:	4603      	mov	r3, r0
 8002010:	461a      	mov	r2, r3
 8002012:	f107 0308 	add.w	r3, r7, #8
 8002016:	4413      	add	r3, r2
 8002018:	4a1a      	ldr	r2, [pc, #104]	; (8002084 <Error_Handler+0xc8>)
 800201a:	461c      	mov	r4, r3
 800201c:	4613      	mov	r3, r2
 800201e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8002020:	6020      	str	r0, [r4, #0]
 8002022:	6061      	str	r1, [r4, #4]
 8002024:	60a2      	str	r2, [r4, #8]
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	7323      	strb	r3, [r4, #12]

  sprintf((char *)temp_number, "%u", err_p -> error_code);   // %u indicates unsigned decimal
 800202a:	4b17      	ldr	r3, [pc, #92]	; (8002088 <Error_Handler+0xcc>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	461a      	mov	r2, r3
 8002032:	463b      	mov	r3, r7
 8002034:	4915      	ldr	r1, [pc, #84]	; (800208c <Error_Handler+0xd0>)
 8002036:	4618      	mov	r0, r3
 8002038:	f005 f95c 	bl	80072f4 <siprintf>

  strcat(temp_string, temp_number);
 800203c:	463a      	mov	r2, r7
 800203e:	f107 0308 	add.w	r3, r7, #8
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f005 f975 	bl	8007334 <strcat>
  strcat(temp_string, "\n");
 800204a:	f107 0308 	add.w	r3, r7, #8
 800204e:	4618      	mov	r0, r3
 8002050:	f7fe f8ea 	bl	8000228 <strlen>
 8002054:	4603      	mov	r3, r0
 8002056:	461a      	mov	r2, r3
 8002058:	f107 0308 	add.w	r3, r7, #8
 800205c:	4413      	add	r3, r2
 800205e:	490c      	ldr	r1, [pc, #48]	; (8002090 <Error_Handler+0xd4>)
 8002060:	461a      	mov	r2, r3
 8002062:	460b      	mov	r3, r1
 8002064:	881b      	ldrh	r3, [r3, #0]
 8002066:	8013      	strh	r3, [r2, #0]
  writeOledString(temp_string, SSD1306_WHITE);
 8002068:	f107 0308 	add.w	r3, r7, #8
 800206c:	2101      	movs	r1, #1
 800206e:	4618      	mov	r0, r3
 8002070:	f000 f9d0 	bl	8002414 <writeOledString>
  /**
   * Call function that pushes
   * local data buffer into RAM
   * of display
   */
  updateDisplay();
 8002074:	f000 fc46 	bl	8002904 <updateDisplay>

  while (1)
 8002078:	e7fe      	b.n	8002078 <Error_Handler+0xbc>
 800207a:	bf00      	nop
 800207c:	080098c4 	.word	0x080098c4
 8002080:	080097b8 	.word	0x080097b8
 8002084:	080098d0 	.word	0x080098d0
 8002088:	20001328 	.word	0x20001328
 800208c:	080098c0 	.word	0x080098c0
 8002090:	080097e4 	.word	0x080097e4

08002094 <display_oled_init>:
        a = b;                                                                     \
        b = t;                                                                     \
    }
#endif

void display_oled_init ( uint8_t voltage_state, uint8_t w, uint8_t h ) {
 8002094:	b580      	push	{r7, lr}
 8002096:	b084      	sub	sp, #16
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
 800209e:	460b      	mov	r3, r1
 80020a0:	71bb      	strb	r3, [r7, #6]
 80020a2:	4613      	mov	r3, r2
 80020a4:	717b      	strb	r3, [r7, #5]

    oled.screen_width = w;
 80020a6:	4a3e      	ldr	r2, [pc, #248]	; (80021a0 <display_oled_init+0x10c>)
 80020a8:	79bb      	ldrb	r3, [r7, #6]
 80020aa:	7053      	strb	r3, [r2, #1]
    oled.screen_height = h;
 80020ac:	4a3c      	ldr	r2, [pc, #240]	; (80021a0 <display_oled_init+0x10c>)
 80020ae:	797b      	ldrb	r3, [r7, #5]
 80020b0:	7093      	strb	r3, [r2, #2]

    oled.wrap_text = true;
 80020b2:	4b3b      	ldr	r3, [pc, #236]	; (80021a0 <display_oled_init+0x10c>)
 80020b4:	2201      	movs	r2, #1
 80020b6:	715a      	strb	r2, [r3, #5]

    /**
     * Call function to clear the display
     */
    oled_clear();
 80020b8:	f000 f89c 	bl	80021f4 <oled_clear>
     */
    static const uint8_t init1[] = {SSD1306_DISPLAYOFF,         // 0xAE
                                              SSD1306_SETDISPLAYCLOCKDIV, // 0xD5
                                              0x80, // the suggested ratio 0x80
                                              SSD1306_SETMULTIPLEX}; // 0xA8
	ssd1306_commandList(init1, sizeof(init1));	//TODO this is the line we want in
 80020bc:	2104      	movs	r1, #4
 80020be:	4839      	ldr	r0, [pc, #228]	; (80021a4 <display_oled_init+0x110>)
 80020c0:	f000 f976 	bl	80023b0 <ssd1306_commandList>


	ssd1306_command1(oled.screen_height - 1);
 80020c4:	4b36      	ldr	r3, [pc, #216]	; (80021a0 <display_oled_init+0x10c>)
 80020c6:	789b      	ldrb	r3, [r3, #2]
 80020c8:	3b01      	subs	r3, #1
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 f997 	bl	8002400 <ssd1306_command1>

	static const uint8_t init2[] = {SSD1306_SETDISPLAYOFFSET, // 0xD3
                                              0x0,                      // no offset
                                              SSD1306_SETSTARTLINE | 0x0, // line #0
                                              SSD1306_CHARGEPUMP};        // 0x8D
	ssd1306_commandList(init2, sizeof(init2));
 80020d2:	2104      	movs	r1, #4
 80020d4:	4834      	ldr	r0, [pc, #208]	; (80021a8 <display_oled_init+0x114>)
 80020d6:	f000 f96b 	bl	80023b0 <ssd1306_commandList>

	ssd1306_command1((voltage_state == SSD1306_EXTERNALVCC) ? 0x10 : 0x14);
 80020da:	79fb      	ldrb	r3, [r7, #7]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d101      	bne.n	80020e4 <display_oled_init+0x50>
 80020e0:	2310      	movs	r3, #16
 80020e2:	e000      	b.n	80020e6 <display_oled_init+0x52>
 80020e4:	2314      	movs	r3, #20
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 f98a 	bl	8002400 <ssd1306_command1>

	static const uint8_t init3[] = {SSD1306_MEMORYMODE, // 0x20
                                              0x00, // 0x0 act like ks0108
                                              SSD1306_SEGREMAP | 0x1,
                                              SSD1306_COMSCANDEC};
	ssd1306_commandList(init3, sizeof(init3));
 80020ec:	2104      	movs	r1, #4
 80020ee:	482f      	ldr	r0, [pc, #188]	; (80021ac <display_oled_init+0x118>)
 80020f0:	f000 f95e 	bl	80023b0 <ssd1306_commandList>

	uint8_t comPins = 0x02;
 80020f4:	2302      	movs	r3, #2
 80020f6:	73fb      	strb	r3, [r7, #15]
	uint8_t contrast = 0x8F;
 80020f8:	238f      	movs	r3, #143	; 0x8f
 80020fa:	73bb      	strb	r3, [r7, #14]

	if ((oled.screen_width == 128) && (oled.screen_height == 32)) {
 80020fc:	4b28      	ldr	r3, [pc, #160]	; (80021a0 <display_oled_init+0x10c>)
 80020fe:	785b      	ldrb	r3, [r3, #1]
 8002100:	2b80      	cmp	r3, #128	; 0x80
 8002102:	d108      	bne.n	8002116 <display_oled_init+0x82>
 8002104:	4b26      	ldr	r3, [pc, #152]	; (80021a0 <display_oled_init+0x10c>)
 8002106:	789b      	ldrb	r3, [r3, #2]
 8002108:	2b20      	cmp	r3, #32
 800210a:	d104      	bne.n	8002116 <display_oled_init+0x82>
	  comPins = 0x02;
 800210c:	2302      	movs	r3, #2
 800210e:	73fb      	strb	r3, [r7, #15]
	  contrast = 0x8F;
 8002110:	238f      	movs	r3, #143	; 0x8f
 8002112:	73bb      	strb	r3, [r7, #14]
 8002114:	e022      	b.n	800215c <display_oled_init+0xc8>
	} else if ((oled.screen_width == 128) && (oled.screen_height == 64)) {
 8002116:	4b22      	ldr	r3, [pc, #136]	; (80021a0 <display_oled_init+0x10c>)
 8002118:	785b      	ldrb	r3, [r3, #1]
 800211a:	2b80      	cmp	r3, #128	; 0x80
 800211c:	d10d      	bne.n	800213a <display_oled_init+0xa6>
 800211e:	4b20      	ldr	r3, [pc, #128]	; (80021a0 <display_oled_init+0x10c>)
 8002120:	789b      	ldrb	r3, [r3, #2]
 8002122:	2b40      	cmp	r3, #64	; 0x40
 8002124:	d109      	bne.n	800213a <display_oled_init+0xa6>
	  comPins = 0x12;
 8002126:	2312      	movs	r3, #18
 8002128:	73fb      	strb	r3, [r7, #15]
	  contrast = (voltage_state == SSD1306_EXTERNALVCC) ? 0x9F : 0xCF;
 800212a:	79fb      	ldrb	r3, [r7, #7]
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <display_oled_init+0xa0>
 8002130:	239f      	movs	r3, #159	; 0x9f
 8002132:	e000      	b.n	8002136 <display_oled_init+0xa2>
 8002134:	23cf      	movs	r3, #207	; 0xcf
 8002136:	73bb      	strb	r3, [r7, #14]
 8002138:	e010      	b.n	800215c <display_oled_init+0xc8>
	} else if ((oled.screen_width == 96) && (oled.screen_height == 16)) {
 800213a:	4b19      	ldr	r3, [pc, #100]	; (80021a0 <display_oled_init+0x10c>)
 800213c:	785b      	ldrb	r3, [r3, #1]
 800213e:	2b60      	cmp	r3, #96	; 0x60
 8002140:	d10c      	bne.n	800215c <display_oled_init+0xc8>
 8002142:	4b17      	ldr	r3, [pc, #92]	; (80021a0 <display_oled_init+0x10c>)
 8002144:	789b      	ldrb	r3, [r3, #2]
 8002146:	2b10      	cmp	r3, #16
 8002148:	d108      	bne.n	800215c <display_oled_init+0xc8>
	  comPins = 0x2; // ada x12
 800214a:	2302      	movs	r3, #2
 800214c:	73fb      	strb	r3, [r7, #15]
	  contrast = (voltage_state == SSD1306_EXTERNALVCC) ? 0x10 : 0xAF;
 800214e:	79fb      	ldrb	r3, [r7, #7]
 8002150:	2b01      	cmp	r3, #1
 8002152:	d101      	bne.n	8002158 <display_oled_init+0xc4>
 8002154:	2310      	movs	r3, #16
 8002156:	e000      	b.n	800215a <display_oled_init+0xc6>
 8002158:	23af      	movs	r3, #175	; 0xaf
 800215a:	73bb      	strb	r3, [r7, #14]
	} else {
//         Other screen varieties -- TBD
	}

    ssd1306_command1(SSD1306_SETCOMPINS);
 800215c:	20da      	movs	r0, #218	; 0xda
 800215e:	f000 f94f 	bl	8002400 <ssd1306_command1>
    ssd1306_command1(comPins);
 8002162:	7bfb      	ldrb	r3, [r7, #15]
 8002164:	4618      	mov	r0, r3
 8002166:	f000 f94b 	bl	8002400 <ssd1306_command1>
    ssd1306_command1(SSD1306_SETCONTRAST);
 800216a:	2081      	movs	r0, #129	; 0x81
 800216c:	f000 f948 	bl	8002400 <ssd1306_command1>
    ssd1306_command1(contrast);
 8002170:	7bbb      	ldrb	r3, [r7, #14]
 8002172:	4618      	mov	r0, r3
 8002174:	f000 f944 	bl	8002400 <ssd1306_command1>

    ssd1306_command1(SSD1306_SETPRECHARGE); // 0xD9
 8002178:	20d9      	movs	r0, #217	; 0xd9
 800217a:	f000 f941 	bl	8002400 <ssd1306_command1>
    ssd1306_command1((voltage_state == SSD1306_EXTERNALVCC) ? 0x22 : 0xF1);
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	2b01      	cmp	r3, #1
 8002182:	d101      	bne.n	8002188 <display_oled_init+0xf4>
 8002184:	2322      	movs	r3, #34	; 0x22
 8002186:	e000      	b.n	800218a <display_oled_init+0xf6>
 8002188:	23f1      	movs	r3, #241	; 0xf1
 800218a:	4618      	mov	r0, r3
 800218c:	f000 f938 	bl	8002400 <ssd1306_command1>
        0x40,
        SSD1306_DISPLAYALLON_RESUME, // 0xA4
        SSD1306_NORMALDISPLAY,       // 0xA6
        SSD1306_DEACTIVATE_SCROLL,
        SSD1306_DISPLAYON}; // Main screen turn on
    ssd1306_commandList(init5, sizeof(init5));
 8002190:	2106      	movs	r1, #6
 8002192:	4807      	ldr	r0, [pc, #28]	; (80021b0 <display_oled_init+0x11c>)
 8002194:	f000 f90c 	bl	80023b0 <ssd1306_commandList>
    
}
 8002198:	bf00      	nop
 800219a:	3710      	adds	r7, #16
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000240 	.word	0x20000240
 80021a4:	0800a078 	.word	0x0800a078
 80021a8:	0800a07c 	.word	0x0800a07c
 80021ac:	0800a080 	.word	0x0800a080
 80021b0:	0800a084 	.word	0x0800a084

080021b4 <setTextSize>:

//TODO::: The following comment is for reference only
//TODO::: see Adafruit_GFX.cpp line 1305
void setTextSize (uint8_t s_x, uint8_t s_y) {
 80021b4:	b480      	push	{r7}
 80021b6:	b083      	sub	sp, #12
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	4603      	mov	r3, r0
 80021bc:	460a      	mov	r2, r1
 80021be:	71fb      	strb	r3, [r7, #7]
 80021c0:	4613      	mov	r3, r2
 80021c2:	71bb      	strb	r3, [r7, #6]
    oled.textsize_x = (s_x > 0) ? s_x : 1;
 80021c4:	79fb      	ldrb	r3, [r7, #7]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <setTextSize+0x1a>
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	e000      	b.n	80021d0 <setTextSize+0x1c>
 80021ce:	2301      	movs	r3, #1
 80021d0:	4a07      	ldr	r2, [pc, #28]	; (80021f0 <setTextSize+0x3c>)
 80021d2:	70d3      	strb	r3, [r2, #3]
    oled.textsize_y = (s_y > 0) ? s_y : 1;
 80021d4:	79bb      	ldrb	r3, [r7, #6]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <setTextSize+0x2a>
 80021da:	79bb      	ldrb	r3, [r7, #6]
 80021dc:	e000      	b.n	80021e0 <setTextSize+0x2c>
 80021de:	2301      	movs	r3, #1
 80021e0:	4a03      	ldr	r2, [pc, #12]	; (80021f0 <setTextSize+0x3c>)
 80021e2:	7113      	strb	r3, [r2, #4]
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bc80      	pop	{r7}
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	20000240 	.word	0x20000240

080021f4 <oled_clear>:


void oled_clear(void) {
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
    memset(oled.screen_buffer, 0, oled.screen_width * ((oled.screen_height + 7) / 8));
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <oled_clear+0x2c>)
 80021fa:	785b      	ldrb	r3, [r3, #1]
 80021fc:	461a      	mov	r2, r3
 80021fe:	4b08      	ldr	r3, [pc, #32]	; (8002220 <oled_clear+0x2c>)
 8002200:	789b      	ldrb	r3, [r3, #2]
 8002202:	3307      	adds	r3, #7
 8002204:	2b00      	cmp	r3, #0
 8002206:	da00      	bge.n	800220a <oled_clear+0x16>
 8002208:	3307      	adds	r3, #7
 800220a:	10db      	asrs	r3, r3, #3
 800220c:	fb03 f302 	mul.w	r3, r3, r2
 8002210:	461a      	mov	r2, r3
 8002212:	2100      	movs	r1, #0
 8002214:	4803      	ldr	r0, [pc, #12]	; (8002224 <oled_clear+0x30>)
 8002216:	f004 fc05 	bl	8006a24 <memset>
}
 800221a:	bf00      	nop
 800221c:	bd80      	pop	{r7, pc}
 800221e:	bf00      	nop
 8002220:	20000240 	.word	0x20000240
 8002224:	2000024c 	.word	0x2000024c

08002228 <drawPixel>:
        }
    }
}


bool drawPixel(int16_t x, int16_t y, uint8_t color) {
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	80fb      	strh	r3, [r7, #6]
 8002232:	460b      	mov	r3, r1
 8002234:	80bb      	strh	r3, [r7, #4]
 8002236:	4613      	mov	r3, r2
 8002238:	70fb      	strb	r3, [r7, #3]
    
    if ((x >= 0) && (x < oled.screen_width) && (y >= 0) && (y < oled.screen_height)) {
 800223a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800223e:	2b00      	cmp	r3, #0
 8002240:	f2c0 80ae 	blt.w	80023a0 <drawPixel+0x178>
 8002244:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002248:	4a58      	ldr	r2, [pc, #352]	; (80023ac <drawPixel+0x184>)
 800224a:	7852      	ldrb	r2, [r2, #1]
 800224c:	4293      	cmp	r3, r2
 800224e:	f280 80a7 	bge.w	80023a0 <drawPixel+0x178>
 8002252:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002256:	2b00      	cmp	r3, #0
 8002258:	f2c0 80a2 	blt.w	80023a0 <drawPixel+0x178>
 800225c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002260:	4a52      	ldr	r2, [pc, #328]	; (80023ac <drawPixel+0x184>)
 8002262:	7892      	ldrb	r2, [r2, #2]
 8002264:	4293      	cmp	r3, r2
 8002266:	f280 809b 	bge.w	80023a0 <drawPixel+0x178>
            // case 1:
            // ssd1306_swap(x, y);
            // x = oled.screen_width - x - 1;
            // break;
            // case 2:
        x = oled.screen_width - x - 1;
 800226a:	4b50      	ldr	r3, [pc, #320]	; (80023ac <drawPixel+0x184>)
 800226c:	785b      	ldrb	r3, [r3, #1]
 800226e:	b29a      	uxth	r2, r3
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	b29b      	uxth	r3, r3
 8002276:	3b01      	subs	r3, #1
 8002278:	b29b      	uxth	r3, r3
 800227a:	80fb      	strh	r3, [r7, #6]
        y = oled.screen_height - y - 1;
 800227c:	4b4b      	ldr	r3, [pc, #300]	; (80023ac <drawPixel+0x184>)
 800227e:	789b      	ldrb	r3, [r3, #2]
 8002280:	b29a      	uxth	r2, r3
 8002282:	88bb      	ldrh	r3, [r7, #4]
 8002284:	1ad3      	subs	r3, r2, r3
 8002286:	b29b      	uxth	r3, r3
 8002288:	3b01      	subs	r3, #1
 800228a:	b29b      	uxth	r3, r3
 800228c:	80bb      	strh	r3, [r7, #4]
            // case 3:
            // ssd1306_swap(x, y);
            // y = oled.screen_height - y - 1;
            // break;
        
        switch (color) {
 800228e:	78fb      	ldrb	r3, [r7, #3]
 8002290:	2b02      	cmp	r3, #2
 8002292:	d05a      	beq.n	800234a <drawPixel+0x122>
 8002294:	2b02      	cmp	r3, #2
 8002296:	f300 8081 	bgt.w	800239c <drawPixel+0x174>
 800229a:	2b00      	cmp	r3, #0
 800229c:	d02a      	beq.n	80022f4 <drawPixel+0xcc>
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d17c      	bne.n	800239c <drawPixel+0x174>
            case SSD1306_WHITE:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] |= (1 << (y & 7));
 80022a2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80022a6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	da00      	bge.n	80022b0 <drawPixel+0x88>
 80022ae:	3307      	adds	r3, #7
 80022b0:	10db      	asrs	r3, r3, #3
 80022b2:	b218      	sxth	r0, r3
 80022b4:	4601      	mov	r1, r0
 80022b6:	4b3d      	ldr	r3, [pc, #244]	; (80023ac <drawPixel+0x184>)
 80022b8:	785b      	ldrb	r3, [r3, #1]
 80022ba:	fb03 f301 	mul.w	r3, r3, r1
 80022be:	4413      	add	r3, r2
 80022c0:	4a3a      	ldr	r2, [pc, #232]	; (80023ac <drawPixel+0x184>)
 80022c2:	4413      	add	r3, r2
 80022c4:	7b1b      	ldrb	r3, [r3, #12]
 80022c6:	b25a      	sxtb	r2, r3
 80022c8:	88bb      	ldrh	r3, [r7, #4]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	2101      	movs	r1, #1
 80022d0:	fa01 f303 	lsl.w	r3, r1, r3
 80022d4:	b25b      	sxtb	r3, r3
 80022d6:	4313      	orrs	r3, r2
 80022d8:	b259      	sxtb	r1, r3
 80022da:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80022de:	4b33      	ldr	r3, [pc, #204]	; (80023ac <drawPixel+0x184>)
 80022e0:	785b      	ldrb	r3, [r3, #1]
 80022e2:	fb03 f300 	mul.w	r3, r3, r0
 80022e6:	4413      	add	r3, r2
 80022e8:	b2c9      	uxtb	r1, r1
 80022ea:	4a30      	ldr	r2, [pc, #192]	; (80023ac <drawPixel+0x184>)
 80022ec:	4413      	add	r3, r2
 80022ee:	460a      	mov	r2, r1
 80022f0:	731a      	strb	r2, [r3, #12]
            break;
 80022f2:	e053      	b.n	800239c <drawPixel+0x174>
            
            case SSD1306_BLACK:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] &= ~(1 << (y & 7));
 80022f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80022f8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	da00      	bge.n	8002302 <drawPixel+0xda>
 8002300:	3307      	adds	r3, #7
 8002302:	10db      	asrs	r3, r3, #3
 8002304:	b218      	sxth	r0, r3
 8002306:	4601      	mov	r1, r0
 8002308:	4b28      	ldr	r3, [pc, #160]	; (80023ac <drawPixel+0x184>)
 800230a:	785b      	ldrb	r3, [r3, #1]
 800230c:	fb03 f301 	mul.w	r3, r3, r1
 8002310:	4413      	add	r3, r2
 8002312:	4a26      	ldr	r2, [pc, #152]	; (80023ac <drawPixel+0x184>)
 8002314:	4413      	add	r3, r2
 8002316:	7b1b      	ldrb	r3, [r3, #12]
 8002318:	b25a      	sxtb	r2, r3
 800231a:	88bb      	ldrh	r3, [r7, #4]
 800231c:	f003 0307 	and.w	r3, r3, #7
 8002320:	2101      	movs	r1, #1
 8002322:	fa01 f303 	lsl.w	r3, r1, r3
 8002326:	b25b      	sxtb	r3, r3
 8002328:	43db      	mvns	r3, r3
 800232a:	b25b      	sxtb	r3, r3
 800232c:	4013      	ands	r3, r2
 800232e:	b259      	sxtb	r1, r3
 8002330:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002334:	4b1d      	ldr	r3, [pc, #116]	; (80023ac <drawPixel+0x184>)
 8002336:	785b      	ldrb	r3, [r3, #1]
 8002338:	fb03 f300 	mul.w	r3, r3, r0
 800233c:	4413      	add	r3, r2
 800233e:	b2c9      	uxtb	r1, r1
 8002340:	4a1a      	ldr	r2, [pc, #104]	; (80023ac <drawPixel+0x184>)
 8002342:	4413      	add	r3, r2
 8002344:	460a      	mov	r2, r1
 8002346:	731a      	strb	r2, [r3, #12]
            break;
 8002348:	e028      	b.n	800239c <drawPixel+0x174>
            
            case SSD1306_INVERSE:
                oled.screen_buffer[x + (y / 8) * oled.screen_width] ^= (1 << (y & 7));
 800234a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800234e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002352:	2b00      	cmp	r3, #0
 8002354:	da00      	bge.n	8002358 <drawPixel+0x130>
 8002356:	3307      	adds	r3, #7
 8002358:	10db      	asrs	r3, r3, #3
 800235a:	b218      	sxth	r0, r3
 800235c:	4601      	mov	r1, r0
 800235e:	4b13      	ldr	r3, [pc, #76]	; (80023ac <drawPixel+0x184>)
 8002360:	785b      	ldrb	r3, [r3, #1]
 8002362:	fb03 f301 	mul.w	r3, r3, r1
 8002366:	4413      	add	r3, r2
 8002368:	4a10      	ldr	r2, [pc, #64]	; (80023ac <drawPixel+0x184>)
 800236a:	4413      	add	r3, r2
 800236c:	7b1b      	ldrb	r3, [r3, #12]
 800236e:	b25a      	sxtb	r2, r3
 8002370:	88bb      	ldrh	r3, [r7, #4]
 8002372:	f003 0307 	and.w	r3, r3, #7
 8002376:	2101      	movs	r1, #1
 8002378:	fa01 f303 	lsl.w	r3, r1, r3
 800237c:	b25b      	sxtb	r3, r3
 800237e:	4053      	eors	r3, r2
 8002380:	b259      	sxtb	r1, r3
 8002382:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002386:	4b09      	ldr	r3, [pc, #36]	; (80023ac <drawPixel+0x184>)
 8002388:	785b      	ldrb	r3, [r3, #1]
 800238a:	fb03 f300 	mul.w	r3, r3, r0
 800238e:	4413      	add	r3, r2
 8002390:	b2c9      	uxtb	r1, r1
 8002392:	4a06      	ldr	r2, [pc, #24]	; (80023ac <drawPixel+0x184>)
 8002394:	4413      	add	r3, r2
 8002396:	460a      	mov	r2, r1
 8002398:	731a      	strb	r2, [r3, #12]
            break;
 800239a:	bf00      	nop
        }
        return true;
 800239c:	2301      	movs	r3, #1
 800239e:	e000      	b.n	80023a2 <drawPixel+0x17a>
    }
    else {
        return false;
 80023a0:	2300      	movs	r3, #0
    }
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	20000240 	.word	0x20000240

080023b0 <ssd1306_commandList>:

void ssd1306_commandList(const uint8_t * command_pointer, uint8_t bytes_to_transmit) {
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af02      	add	r7, sp, #8
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	460b      	mov	r3, r1
 80023ba:	70fb      	strb	r3, [r7, #3]
     * Set Co and D/C bit to zero
     */
//    if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *)0x00, 1, 10000) != HAL_OK){
//        Error_Handler();
//    }
	HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *)0x00, 1, 10000);
 80023bc:	f242 7310 	movw	r3, #10000	; 0x2710
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	2301      	movs	r3, #1
 80023c4:	2200      	movs	r2, #0
 80023c6:	213c      	movs	r1, #60	; 0x3c
 80023c8:	480c      	ldr	r0, [pc, #48]	; (80023fc <ssd1306_commandList+0x4c>)
 80023ca:	f001 fcbb 	bl	8003d44 <HAL_I2C_Master_Transmit>
//        if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) command_pointer, 1, 10000) != HAL_OK){
//            Error_Handler();
//        }
//        command_pointer++;
//    }
	while(bytes_to_transmit--) {
 80023ce:	e00b      	b.n	80023e8 <ssd1306_commandList+0x38>
		HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) command_pointer, 1, 10000);
 80023d0:	f242 7310 	movw	r3, #10000	; 0x2710
 80023d4:	9300      	str	r3, [sp, #0]
 80023d6:	2301      	movs	r3, #1
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	213c      	movs	r1, #60	; 0x3c
 80023dc:	4807      	ldr	r0, [pc, #28]	; (80023fc <ssd1306_commandList+0x4c>)
 80023de:	f001 fcb1 	bl	8003d44 <HAL_I2C_Master_Transmit>
		command_pointer++;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	3301      	adds	r3, #1
 80023e6:	607b      	str	r3, [r7, #4]
	while(bytes_to_transmit--) {
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	1e5a      	subs	r2, r3, #1
 80023ec:	70fa      	strb	r2, [r7, #3]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d1ee      	bne.n	80023d0 <ssd1306_commandList+0x20>
	}
}
 80023f2:	bf00      	nop
 80023f4:	bf00      	nop
 80023f6:	3708      	adds	r7, #8
 80023f8:	46bd      	mov	sp, r7
 80023fa:	bd80      	pop	{r7, pc}
 80023fc:	200012d4 	.word	0x200012d4

08002400 <ssd1306_command1>:



void ssd1306_command1(uint8_t command) {
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	4603      	mov	r3, r0
 8002408:	71fb      	strb	r3, [r7, #7]
     */
//    if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) command, 1, 10000) != HAL_OK){
//        asm("bkpt 255");        //TODO need to figure out what this does
//    }

}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	bc80      	pop	{r7}
 8002412:	4770      	bx	lr

08002414 <writeOledString>:
// }

//TODO::: There needs to be a function for setting the 
//TODO::: cursor position 

void writeOledString(const char * c, uint8_t color) {
 8002414:	b580      	push	{r7, lr}
 8002416:	b082      	sub	sp, #8
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	70fb      	strb	r3, [r7, #3]
    while(*c != '\0'){
 8002420:	e009      	b.n	8002436 <writeOledString+0x22>
        writeStringHelper((uint8_t) *c,color);                    //Load the U1 TX buffer with the current character
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	781b      	ldrb	r3, [r3, #0]
 8002426:	78fa      	ldrb	r2, [r7, #3]
 8002428:	4611      	mov	r1, r2
 800242a:	4618      	mov	r0, r3
 800242c:	f000 f80c 	bl	8002448 <writeStringHelper>
        c++;                           //Increment the pointer memory address
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	3301      	adds	r3, #1
 8002434:	607b      	str	r3, [r7, #4]
    while(*c != '\0'){
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	781b      	ldrb	r3, [r3, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f1      	bne.n	8002422 <writeOledString+0xe>
    }
}
 800243e:	bf00      	nop
 8002440:	bf00      	nop
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}

08002448 <writeStringHelper>:

//TODO::: The following is for reference only and can be deleted
//TODO::: For this function, reference Adafruit_GFX.cpp  line 1243
//TODO::: See line 143 in this file, but color options are 
//TODO:::  SSD1306_WHITE, SSD1306_BLACK, SSD1306_INVERSE
void writeStringHelper(uint8_t c, uint8_t color) {
 8002448:	b5b0      	push	{r4, r5, r7, lr}
 800244a:	b088      	sub	sp, #32
 800244c:	af02      	add	r7, sp, #8
 800244e:	4603      	mov	r3, r0
 8002450:	460a      	mov	r2, r1
 8002452:	71fb      	strb	r3, [r7, #7]
 8002454:	4613      	mov	r3, r2
 8002456:	71bb      	strb	r3, [r7, #6]

//   } 
  
//   else { // Custom font

    if (c == '\n') {
 8002458:	79fb      	ldrb	r3, [r7, #7]
 800245a:	2b0a      	cmp	r3, #10
 800245c:	d111      	bne.n	8002482 <writeStringHelper+0x3a>
        oled.cursor_x = 0;
 800245e:	4b44      	ldr	r3, [pc, #272]	; (8002570 <writeStringHelper+0x128>)
 8002460:	2200      	movs	r2, #0
 8002462:	71da      	strb	r2, [r3, #7]
        oled.cursor_y += (int16_t)oled.textsize_y * (uint8_t)(oled.oled_font -> yAdvance);
 8002464:	4b42      	ldr	r3, [pc, #264]	; (8002570 <writeStringHelper+0x128>)
 8002466:	799a      	ldrb	r2, [r3, #6]
 8002468:	4b41      	ldr	r3, [pc, #260]	; (8002570 <writeStringHelper+0x128>)
 800246a:	791b      	ldrb	r3, [r3, #4]
 800246c:	4940      	ldr	r1, [pc, #256]	; (8002570 <writeStringHelper+0x128>)
 800246e:	6889      	ldr	r1, [r1, #8]
 8002470:	7b09      	ldrb	r1, [r1, #12]
 8002472:	fb01 f303 	mul.w	r3, r1, r3
 8002476:	b2db      	uxtb	r3, r3
 8002478:	4413      	add	r3, r2
 800247a:	b2da      	uxtb	r2, r3
 800247c:	4b3c      	ldr	r3, [pc, #240]	; (8002570 <writeStringHelper+0x128>)
 800247e:	719a      	strb	r2, [r3, #6]
                        oled.textsize_x, oled.textsize_y);
            }
            oled.cursor_x += (uint8_t)(&glyph -> xAdvance) * (int16_t)oled.textsize_x;
        }
    }
}
 8002480:	e071      	b.n	8002566 <writeStringHelper+0x11e>
    else if (c != '\r') {
 8002482:	79fb      	ldrb	r3, [r7, #7]
 8002484:	2b0d      	cmp	r3, #13
 8002486:	d06e      	beq.n	8002566 <writeStringHelper+0x11e>
        uint8_t first = oled.oled_font -> first;
 8002488:	4b39      	ldr	r3, [pc, #228]	; (8002570 <writeStringHelper+0x128>)
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	891b      	ldrh	r3, [r3, #8]
 800248e:	75fb      	strb	r3, [r7, #23]
        if ((c >= first) && (c <= (uint8_t)(oled.oled_font->last))) {
 8002490:	79fa      	ldrb	r2, [r7, #7]
 8002492:	7dfb      	ldrb	r3, [r7, #23]
 8002494:	429a      	cmp	r2, r3
 8002496:	d366      	bcc.n	8002566 <writeStringHelper+0x11e>
 8002498:	4b35      	ldr	r3, [pc, #212]	; (8002570 <writeStringHelper+0x128>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	895b      	ldrh	r3, [r3, #10]
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	79fa      	ldrb	r2, [r7, #7]
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d85f      	bhi.n	8002566 <writeStringHelper+0x11e>
            GFXglyph *glyph = oled.oled_font -> glyph + (c - first);
 80024a6:	4b32      	ldr	r3, [pc, #200]	; (8002570 <writeStringHelper+0x128>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	685a      	ldr	r2, [r3, #4]
 80024ac:	79f9      	ldrb	r1, [r7, #7]
 80024ae:	7dfb      	ldrb	r3, [r7, #23]
 80024b0:	1acb      	subs	r3, r1, r3
 80024b2:	00db      	lsls	r3, r3, #3
 80024b4:	4413      	add	r3, r2
 80024b6:	613b      	str	r3, [r7, #16]
            uint8_t w = &glyph -> width;
 80024b8:	693b      	ldr	r3, [r7, #16]
 80024ba:	3302      	adds	r3, #2
 80024bc:	73fb      	strb	r3, [r7, #15]
            uint8_t h = &glyph -> height;
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	3303      	adds	r3, #3
 80024c2:	73bb      	strb	r3, [r7, #14]
            if ((w > 0) && (h > 0)) { // Is there an associated bitmap?
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d03f      	beq.n	800254a <writeStringHelper+0x102>
 80024ca:	7bbb      	ldrb	r3, [r7, #14]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d03c      	beq.n	800254a <writeStringHelper+0x102>
                int16_t xo = (int8_t)(&glyph->xOffset); 
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	3305      	adds	r3, #5
 80024d4:	b25b      	sxtb	r3, r3
 80024d6:	81bb      	strh	r3, [r7, #12]
                if (oled.wrap_text && ((oled.cursor_x + oled.textsize_x * (xo + w)) > oled.screen_width)) {
 80024d8:	4b25      	ldr	r3, [pc, #148]	; (8002570 <writeStringHelper+0x128>)
 80024da:	795b      	ldrb	r3, [r3, #5]
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d021      	beq.n	8002524 <writeStringHelper+0xdc>
 80024e0:	4b23      	ldr	r3, [pc, #140]	; (8002570 <writeStringHelper+0x128>)
 80024e2:	79db      	ldrb	r3, [r3, #7]
 80024e4:	4619      	mov	r1, r3
 80024e6:	4b22      	ldr	r3, [pc, #136]	; (8002570 <writeStringHelper+0x128>)
 80024e8:	78db      	ldrb	r3, [r3, #3]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80024f0:	7bfb      	ldrb	r3, [r7, #15]
 80024f2:	4413      	add	r3, r2
 80024f4:	fb03 f300 	mul.w	r3, r3, r0
 80024f8:	440b      	add	r3, r1
 80024fa:	4a1d      	ldr	r2, [pc, #116]	; (8002570 <writeStringHelper+0x128>)
 80024fc:	7852      	ldrb	r2, [r2, #1]
 80024fe:	4293      	cmp	r3, r2
 8002500:	dd10      	ble.n	8002524 <writeStringHelper+0xdc>
                    oled.cursor_x = 0;
 8002502:	4b1b      	ldr	r3, [pc, #108]	; (8002570 <writeStringHelper+0x128>)
 8002504:	2200      	movs	r2, #0
 8002506:	71da      	strb	r2, [r3, #7]
                    oled.cursor_y += (int16_t)oled.textsize_y * (uint8_t)(oled.oled_font -> yAdvance);
 8002508:	4b19      	ldr	r3, [pc, #100]	; (8002570 <writeStringHelper+0x128>)
 800250a:	799a      	ldrb	r2, [r3, #6]
 800250c:	4b18      	ldr	r3, [pc, #96]	; (8002570 <writeStringHelper+0x128>)
 800250e:	791b      	ldrb	r3, [r3, #4]
 8002510:	4917      	ldr	r1, [pc, #92]	; (8002570 <writeStringHelper+0x128>)
 8002512:	6889      	ldr	r1, [r1, #8]
 8002514:	7b09      	ldrb	r1, [r1, #12]
 8002516:	fb01 f303 	mul.w	r3, r1, r3
 800251a:	b2db      	uxtb	r3, r3
 800251c:	4413      	add	r3, r2
 800251e:	b2da      	uxtb	r2, r3
 8002520:	4b13      	ldr	r3, [pc, #76]	; (8002570 <writeStringHelper+0x128>)
 8002522:	719a      	strb	r2, [r3, #6]
                drawChar(oled.cursor_x, oled.cursor_y, c, color, 
 8002524:	4b12      	ldr	r3, [pc, #72]	; (8002570 <writeStringHelper+0x128>)
 8002526:	79db      	ldrb	r3, [r3, #7]
 8002528:	b218      	sxth	r0, r3
 800252a:	4b11      	ldr	r3, [pc, #68]	; (8002570 <writeStringHelper+0x128>)
 800252c:	799b      	ldrb	r3, [r3, #6]
 800252e:	b219      	sxth	r1, r3
 8002530:	79bb      	ldrb	r3, [r7, #6]
 8002532:	b29d      	uxth	r5, r3
 8002534:	4b0e      	ldr	r3, [pc, #56]	; (8002570 <writeStringHelper+0x128>)
 8002536:	78db      	ldrb	r3, [r3, #3]
 8002538:	4a0d      	ldr	r2, [pc, #52]	; (8002570 <writeStringHelper+0x128>)
 800253a:	7912      	ldrb	r2, [r2, #4]
 800253c:	79fc      	ldrb	r4, [r7, #7]
 800253e:	9201      	str	r2, [sp, #4]
 8002540:	9300      	str	r3, [sp, #0]
 8002542:	462b      	mov	r3, r5
 8002544:	4622      	mov	r2, r4
 8002546:	f000 f815 	bl	8002574 <drawChar>
            oled.cursor_x += (uint8_t)(&glyph -> xAdvance) * (int16_t)oled.textsize_x;
 800254a:	4b09      	ldr	r3, [pc, #36]	; (8002570 <writeStringHelper+0x128>)
 800254c:	79da      	ldrb	r2, [r3, #7]
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	3304      	adds	r3, #4
 8002552:	b2db      	uxtb	r3, r3
 8002554:	4906      	ldr	r1, [pc, #24]	; (8002570 <writeStringHelper+0x128>)
 8002556:	78c9      	ldrb	r1, [r1, #3]
 8002558:	fb01 f303 	mul.w	r3, r1, r3
 800255c:	b2db      	uxtb	r3, r3
 800255e:	4413      	add	r3, r2
 8002560:	b2da      	uxtb	r2, r3
 8002562:	4b03      	ldr	r3, [pc, #12]	; (8002570 <writeStringHelper+0x128>)
 8002564:	71da      	strb	r2, [r3, #7]
}
 8002566:	bf00      	nop
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bdb0      	pop	{r4, r5, r7, pc}
 800256e:	bf00      	nop
 8002570:	20000240 	.word	0x20000240

08002574 <drawChar>:

//TODO::: The following line is for reference only
//TODO::: see Adafruit_GFX.cpp line 1134
void drawChar(int16_t x, int16_t y, unsigned char c,
                            uint16_t color, uint8_t size_x,
                            uint8_t size_y) {
 8002574:	b590      	push	{r4, r7, lr}
 8002576:	b08b      	sub	sp, #44	; 0x2c
 8002578:	af02      	add	r7, sp, #8
 800257a:	4604      	mov	r4, r0
 800257c:	4608      	mov	r0, r1
 800257e:	4611      	mov	r1, r2
 8002580:	461a      	mov	r2, r3
 8002582:	4623      	mov	r3, r4
 8002584:	80fb      	strh	r3, [r7, #6]
 8002586:	4603      	mov	r3, r0
 8002588:	80bb      	strh	r3, [r7, #4]
 800258a:	460b      	mov	r3, r1
 800258c:	70fb      	strb	r3, [r7, #3]
 800258e:	4613      	mov	r3, r2
 8002590:	803b      	strh	r3, [r7, #0]
     * newlines, returns, non-printable characters, etc.  Calling
     * drawChar() directly with 'bad' characters of font may cause mayhem!
     * 
    */

    c -= (uint8_t)(oled.oled_font -> first);
 8002592:	4b58      	ldr	r3, [pc, #352]	; (80026f4 <drawChar+0x180>)
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	891b      	ldrh	r3, [r3, #8]
 8002598:	b2db      	uxtb	r3, r3
 800259a:	78fa      	ldrb	r2, [r7, #3]
 800259c:	1ad3      	subs	r3, r2, r3
 800259e:	70fb      	strb	r3, [r7, #3]
    
    GFXglyph *glyph = oled.oled_font -> glyph + c;
 80025a0:	4b54      	ldr	r3, [pc, #336]	; (80026f4 <drawChar+0x180>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	685a      	ldr	r2, [r3, #4]
 80025a6:	78fb      	ldrb	r3, [r7, #3]
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	4413      	add	r3, r2
 80025ac:	613b      	str	r3, [r7, #16]

    // uint8_t *bitmap = pgm_read_bitmap_ptr(oled.oled_font);  //TODO can remove this line
    uint8_t *bitmap = oled.oled_font -> bitmap;
 80025ae:	4b51      	ldr	r3, [pc, #324]	; (80026f4 <drawChar+0x180>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	60fb      	str	r3, [r7, #12]

    uint16_t bo = (uint16_t)(&glyph->bitmapOffset);
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	83fb      	strh	r3, [r7, #30]

    uint8_t w = (uint8_t)(&glyph -> width),
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	3302      	adds	r3, #2
 80025be:	72fb      	strb	r3, [r7, #11]
            h = (uint8_t)(&glyph -> height);
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	3303      	adds	r3, #3
 80025c4:	72bb      	strb	r3, [r7, #10]

    int8_t xo = (int8_t)(&glyph -> xOffset),
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	3305      	adds	r3, #5
 80025ca:	727b      	strb	r3, [r7, #9]
           yo = (int8_t)(&glyph -> yOffset);
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	3306      	adds	r3, #6
 80025d0:	723b      	strb	r3, [r7, #8]
    
    uint8_t xx, yy, bits = 0, bit = 0;
 80025d2:	2300      	movs	r3, #0
 80025d4:	76fb      	strb	r3, [r7, #27]
 80025d6:	2300      	movs	r3, #0
 80025d8:	76bb      	strb	r3, [r7, #26]
    
    int16_t xo16 = 0, yo16 = 0;
 80025da:	2300      	movs	r3, #0
 80025dc:	833b      	strh	r3, [r7, #24]
 80025de:	2300      	movs	r3, #0
 80025e0:	82fb      	strh	r3, [r7, #22]

    if (size_x > 1 || size_y > 1) {
 80025e2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d803      	bhi.n	80025f2 <drawChar+0x7e>
 80025ea:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d905      	bls.n	80025fe <drawChar+0x8a>
      xo16 = xo;
 80025f2:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80025f6:	833b      	strh	r3, [r7, #24]
      yo16 = yo;
 80025f8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80025fc:	82fb      	strh	r3, [r7, #22]
    // this (a canvas object type for MCUs that can afford the RAM and
    // displays supporting setAddrWindow() and pushColors()), but haven't
    // implemented this yet.

    // startWrite();
    for (yy = 0; yy < h; yy++) {
 80025fe:	2300      	movs	r3, #0
 8002600:	773b      	strb	r3, [r7, #28]
 8002602:	e06e      	b.n	80026e2 <drawChar+0x16e>
      for (xx = 0; xx < w; xx++) {
 8002604:	2300      	movs	r3, #0
 8002606:	777b      	strb	r3, [r7, #29]
 8002608:	e064      	b.n	80026d4 <drawChar+0x160>
        if (!(bit++ & 7)) {
 800260a:	7ebb      	ldrb	r3, [r7, #26]
 800260c:	1c5a      	adds	r2, r3, #1
 800260e:	76ba      	strb	r2, [r7, #26]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	2b00      	cmp	r3, #0
 8002616:	d106      	bne.n	8002626 <drawChar+0xb2>
          bits = (uint8_t)(&bitmap[bo++]);
 8002618:	8bfb      	ldrh	r3, [r7, #30]
 800261a:	1c5a      	adds	r2, r3, #1
 800261c:	83fa      	strh	r2, [r7, #30]
 800261e:	461a      	mov	r2, r3
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	4413      	add	r3, r2
 8002624:	76fb      	strb	r3, [r7, #27]
        }
        if (bits & 0x80) {
 8002626:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800262a:	2b00      	cmp	r3, #0
 800262c:	da4c      	bge.n	80026c8 <drawChar+0x154>
          if (size_x == 1 && size_y == 1) {
 800262e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002632:	2b01      	cmp	r3, #1
 8002634:	d11f      	bne.n	8002676 <drawChar+0x102>
 8002636:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800263a:	2b01      	cmp	r3, #1
 800263c:	d11b      	bne.n	8002676 <drawChar+0x102>
            drawPixel(x + xo + xx, y + yo + yy, color);
 800263e:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002642:	b29a      	uxth	r2, r3
 8002644:	88fb      	ldrh	r3, [r7, #6]
 8002646:	4413      	add	r3, r2
 8002648:	b29a      	uxth	r2, r3
 800264a:	7f7b      	ldrb	r3, [r7, #29]
 800264c:	b29b      	uxth	r3, r3
 800264e:	4413      	add	r3, r2
 8002650:	b29b      	uxth	r3, r3
 8002652:	b218      	sxth	r0, r3
 8002654:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002658:	b29a      	uxth	r2, r3
 800265a:	88bb      	ldrh	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	b29a      	uxth	r2, r3
 8002660:	7f3b      	ldrb	r3, [r7, #28]
 8002662:	b29b      	uxth	r3, r3
 8002664:	4413      	add	r3, r2
 8002666:	b29b      	uxth	r3, r3
 8002668:	b21b      	sxth	r3, r3
 800266a:	883a      	ldrh	r2, [r7, #0]
 800266c:	b2d2      	uxtb	r2, r2
 800266e:	4619      	mov	r1, r3
 8002670:	f7ff fdda 	bl	8002228 <drawPixel>
 8002674:	e028      	b.n	80026c8 <drawChar+0x154>
          } else {
            fillRect(x + (xo16 + xx) * size_x, y + (yo16 + yy) * size_y,
 8002676:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800267a:	7f7b      	ldrb	r3, [r7, #29]
 800267c:	4413      	add	r3, r2
 800267e:	b29b      	uxth	r3, r3
 8002680:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8002684:	b292      	uxth	r2, r2
 8002686:	fb02 f303 	mul.w	r3, r2, r3
 800268a:	b29a      	uxth	r2, r3
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	4413      	add	r3, r2
 8002690:	b29b      	uxth	r3, r3
 8002692:	b218      	sxth	r0, r3
 8002694:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002698:	7f3b      	ldrb	r3, [r7, #28]
 800269a:	4413      	add	r3, r2
 800269c:	b29b      	uxth	r3, r3
 800269e:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 80026a2:	b292      	uxth	r2, r2
 80026a4:	fb02 f303 	mul.w	r3, r2, r3
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	88bb      	ldrh	r3, [r7, #4]
 80026ac:	4413      	add	r3, r2
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	b219      	sxth	r1, r3
 80026b2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80026b6:	b21a      	sxth	r2, r3
 80026b8:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80026bc:	b21c      	sxth	r4, r3
 80026be:	883b      	ldrh	r3, [r7, #0]
 80026c0:	9300      	str	r3, [sp, #0]
 80026c2:	4623      	mov	r3, r4
 80026c4:	f000 f826 	bl	8002714 <fillRect>
                          size_x, size_y, color);
          }
        }
        bits <<= 1;
 80026c8:	7efb      	ldrb	r3, [r7, #27]
 80026ca:	005b      	lsls	r3, r3, #1
 80026cc:	76fb      	strb	r3, [r7, #27]
      for (xx = 0; xx < w; xx++) {
 80026ce:	7f7b      	ldrb	r3, [r7, #29]
 80026d0:	3301      	adds	r3, #1
 80026d2:	777b      	strb	r3, [r7, #29]
 80026d4:	7f7a      	ldrb	r2, [r7, #29]
 80026d6:	7afb      	ldrb	r3, [r7, #11]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d396      	bcc.n	800260a <drawChar+0x96>
    for (yy = 0; yy < h; yy++) {
 80026dc:	7f3b      	ldrb	r3, [r7, #28]
 80026de:	3301      	adds	r3, #1
 80026e0:	773b      	strb	r3, [r7, #28]
 80026e2:	7f3a      	ldrb	r2, [r7, #28]
 80026e4:	7abb      	ldrb	r3, [r7, #10]
 80026e6:	429a      	cmp	r2, r3
 80026e8:	d38c      	bcc.n	8002604 <drawChar+0x90>
      }
    }
    // endWrite();


}
 80026ea:	bf00      	nop
 80026ec:	bf00      	nop
 80026ee:	3724      	adds	r7, #36	; 0x24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	bd90      	pop	{r4, r7, pc}
 80026f4:	20000240 	.word	0x20000240

080026f8 <setFont>:

//TODO::: clean up stale code in the following
//TODO::: reference Adafruti_GFX.cpp line 1338
void setFont(GFXfont *f) {
 80026f8:	b480      	push	{r7}
 80026fa:	b083      	sub	sp, #12
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
    // Switching from new to classic (5x7) font behavior.
    // Move cursor pos up 6 pixels so it's at top-left of char.
    // TODO The following was removed, as it shouldn't be needed
    // oled.cursor_y -= 6;
//   }
    oled.oled_font = f;
 8002700:	4a03      	ldr	r2, [pc, #12]	; (8002710 <setFont+0x18>)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6093      	str	r3, [r2, #8]
}
 8002706:	bf00      	nop
 8002708:	370c      	adds	r7, #12
 800270a:	46bd      	mov	sp, r7
 800270c:	bc80      	pop	{r7}
 800270e:	4770      	bx	lr
 8002710:	20000240 	.word	0x20000240

08002714 <fillRect>:

void fillRect(int16_t x, int16_t y, int16_t w, int16_t h,
                            uint16_t color) {
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	b085      	sub	sp, #20
 8002718:	af00      	add	r7, sp, #0
 800271a:	4604      	mov	r4, r0
 800271c:	4608      	mov	r0, r1
 800271e:	4611      	mov	r1, r2
 8002720:	461a      	mov	r2, r3
 8002722:	4623      	mov	r3, r4
 8002724:	80fb      	strh	r3, [r7, #6]
 8002726:	4603      	mov	r3, r0
 8002728:	80bb      	strh	r3, [r7, #4]
 800272a:	460b      	mov	r3, r1
 800272c:	807b      	strh	r3, [r7, #2]
 800272e:	4613      	mov	r3, r2
 8002730:	803b      	strh	r3, [r7, #0]
  for (int16_t i = x; i < x + w; i++) {
 8002732:	88fb      	ldrh	r3, [r7, #6]
 8002734:	81fb      	strh	r3, [r7, #14]
 8002736:	e00e      	b.n	8002756 <fillRect+0x42>
    drawFastVLine(i, y, h, color);
 8002738:	8c3b      	ldrh	r3, [r7, #32]
 800273a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800273e:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8002742:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8002746:	f000 f814 	bl	8002772 <drawFastVLine>
  for (int16_t i = x; i < x + w; i++) {
 800274a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800274e:	b29b      	uxth	r3, r3
 8002750:	3301      	adds	r3, #1
 8002752:	b29b      	uxth	r3, r3
 8002754:	81fb      	strh	r3, [r7, #14]
 8002756:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800275a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800275e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002762:	440b      	add	r3, r1
 8002764:	429a      	cmp	r2, r3
 8002766:	dbe7      	blt.n	8002738 <fillRect+0x24>
  }
}
 8002768:	bf00      	nop
 800276a:	bf00      	nop
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	bd90      	pop	{r4, r7, pc}

08002772 <drawFastVLine>:

//TODO::: The following line is for reference only
//TODO::: see Adafruit_GFX.cpp line 132

void drawFastVLine(int16_t x, int16_t y, int16_t h,
                                 uint16_t color) {
 8002772:	b590      	push	{r4, r7, lr}
 8002774:	b085      	sub	sp, #20
 8002776:	af02      	add	r7, sp, #8
 8002778:	4604      	mov	r4, r0
 800277a:	4608      	mov	r0, r1
 800277c:	4611      	mov	r1, r2
 800277e:	461a      	mov	r2, r3
 8002780:	4623      	mov	r3, r4
 8002782:	80fb      	strh	r3, [r7, #6]
 8002784:	4603      	mov	r3, r0
 8002786:	80bb      	strh	r3, [r7, #4]
 8002788:	460b      	mov	r3, r1
 800278a:	807b      	strh	r3, [r7, #2]
 800278c:	4613      	mov	r3, r2
 800278e:	803b      	strh	r3, [r7, #0]
    drawLine(x, y, x, y + h - 1, color);
 8002790:	88ba      	ldrh	r2, [r7, #4]
 8002792:	887b      	ldrh	r3, [r7, #2]
 8002794:	4413      	add	r3, r2
 8002796:	b29b      	uxth	r3, r3
 8002798:	3b01      	subs	r3, #1
 800279a:	b29b      	uxth	r3, r3
 800279c:	b21c      	sxth	r4, r3
 800279e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80027a2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80027a6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80027aa:	883b      	ldrh	r3, [r7, #0]
 80027ac:	9300      	str	r3, [sp, #0]
 80027ae:	4623      	mov	r3, r4
 80027b0:	f000 f804 	bl	80027bc <drawLine>
}
 80027b4:	bf00      	nop
 80027b6:	370c      	adds	r7, #12
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd90      	pop	{r4, r7, pc}

080027bc <drawLine>:
void fillScreen(uint16_t color) {
  fillRect(0, 0, oled.screen_width, oled.screen_height, color);
}

void drawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1,
                             uint16_t color) {
 80027bc:	b590      	push	{r4, r7, lr}
 80027be:	b089      	sub	sp, #36	; 0x24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	4604      	mov	r4, r0
 80027c4:	4608      	mov	r0, r1
 80027c6:	4611      	mov	r1, r2
 80027c8:	461a      	mov	r2, r3
 80027ca:	4623      	mov	r3, r4
 80027cc:	80fb      	strh	r3, [r7, #6]
 80027ce:	4603      	mov	r3, r0
 80027d0:	80bb      	strh	r3, [r7, #4]
 80027d2:	460b      	mov	r3, r1
 80027d4:	807b      	strh	r3, [r7, #2]
 80027d6:	4613      	mov	r3, r2
 80027d8:	803b      	strh	r3, [r7, #0]
  
    int16_t steep = abs(y1 - y0) > abs(x1 - x0);
 80027da:	f9b7 2000 	ldrsh.w	r2, [r7]
 80027de:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80027e8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80027ec:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80027f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80027f4:	1acb      	subs	r3, r1, r3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	bfb8      	it	lt
 80027fa:	425b      	neglt	r3, r3
 80027fc:	429a      	cmp	r2, r3
 80027fe:	bfcc      	ite	gt
 8002800:	2301      	movgt	r3, #1
 8002802:	2300      	movle	r3, #0
 8002804:	b2db      	uxtb	r3, r3
 8002806:	837b      	strh	r3, [r7, #26]
    if (steep) {
 8002808:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d00b      	beq.n	8002828 <drawLine+0x6c>
        _swap_int16_t(x0, y0);
 8002810:	88fb      	ldrh	r3, [r7, #6]
 8002812:	833b      	strh	r3, [r7, #24]
 8002814:	88bb      	ldrh	r3, [r7, #4]
 8002816:	80fb      	strh	r3, [r7, #6]
 8002818:	8b3b      	ldrh	r3, [r7, #24]
 800281a:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 800281c:	887b      	ldrh	r3, [r7, #2]
 800281e:	82fb      	strh	r3, [r7, #22]
 8002820:	883b      	ldrh	r3, [r7, #0]
 8002822:	807b      	strh	r3, [r7, #2]
 8002824:	8afb      	ldrh	r3, [r7, #22]
 8002826:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8002828:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800282c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8002830:	429a      	cmp	r2, r3
 8002832:	dd0b      	ble.n	800284c <drawLine+0x90>
        _swap_int16_t(x0, x1);
 8002834:	88fb      	ldrh	r3, [r7, #6]
 8002836:	82bb      	strh	r3, [r7, #20]
 8002838:	887b      	ldrh	r3, [r7, #2]
 800283a:	80fb      	strh	r3, [r7, #6]
 800283c:	8abb      	ldrh	r3, [r7, #20]
 800283e:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 8002840:	88bb      	ldrh	r3, [r7, #4]
 8002842:	827b      	strh	r3, [r7, #18]
 8002844:	883b      	ldrh	r3, [r7, #0]
 8002846:	80bb      	strh	r3, [r7, #4]
 8002848:	8a7b      	ldrh	r3, [r7, #18]
 800284a:	803b      	strh	r3, [r7, #0]
    }

    int16_t dx, dy;
    dx = x1 - x0;
 800284c:	887a      	ldrh	r2, [r7, #2]
 800284e:	88fb      	ldrh	r3, [r7, #6]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	b29b      	uxth	r3, r3
 8002854:	823b      	strh	r3, [r7, #16]
    dy = abs(y1 - y0);
 8002856:	f9b7 2000 	ldrsh.w	r2, [r7]
 800285a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	bfb8      	it	lt
 8002864:	425b      	neglt	r3, r3
 8002866:	81fb      	strh	r3, [r7, #14]

    int16_t err = dx / 2;
 8002868:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800286c:	0fda      	lsrs	r2, r3, #31
 800286e:	4413      	add	r3, r2
 8002870:	105b      	asrs	r3, r3, #1
 8002872:	83fb      	strh	r3, [r7, #30]
    int16_t ystep;

    if (y0 < y1) {
 8002874:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002878:	f9b7 3000 	ldrsh.w	r3, [r7]
 800287c:	429a      	cmp	r2, r3
 800287e:	da02      	bge.n	8002886 <drawLine+0xca>
        ystep = 1;
 8002880:	2301      	movs	r3, #1
 8002882:	83bb      	strh	r3, [r7, #28]
 8002884:	e033      	b.n	80028ee <drawLine+0x132>
    } 
    else {
        ystep = -1;
 8002886:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800288a:	83bb      	strh	r3, [r7, #28]
    }

    for (; x0 <= x1; x0++) {
 800288c:	e02f      	b.n	80028ee <drawLine+0x132>
        if (steep) {
 800288e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002892:	2b00      	cmp	r3, #0
 8002894:	d009      	beq.n	80028aa <drawLine+0xee>
            drawPixel(y0, x0, color);
 8002896:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8002898:	b2da      	uxtb	r2, r3
 800289a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 800289e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f7ff fcc0 	bl	8002228 <drawPixel>
 80028a8:	e008      	b.n	80028bc <drawLine+0x100>
        } 
        else {
            drawPixel(x0, y0, color);
 80028aa:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80028ac:	b2da      	uxtb	r2, r3
 80028ae:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80028b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028b6:	4618      	mov	r0, r3
 80028b8:	f7ff fcb6 	bl	8002228 <drawPixel>
        }
        err -= dy;
 80028bc:	8bfa      	ldrh	r2, [r7, #30]
 80028be:	89fb      	ldrh	r3, [r7, #14]
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	b29b      	uxth	r3, r3
 80028c4:	83fb      	strh	r3, [r7, #30]
        if (err < 0) {
 80028c6:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	da09      	bge.n	80028e2 <drawLine+0x126>
            y0 += ystep;
 80028ce:	88ba      	ldrh	r2, [r7, #4]
 80028d0:	8bbb      	ldrh	r3, [r7, #28]
 80028d2:	4413      	add	r3, r2
 80028d4:	b29b      	uxth	r3, r3
 80028d6:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80028d8:	8bfa      	ldrh	r2, [r7, #30]
 80028da:	8a3b      	ldrh	r3, [r7, #16]
 80028dc:	4413      	add	r3, r2
 80028de:	b29b      	uxth	r3, r3
 80028e0:	83fb      	strh	r3, [r7, #30]
    for (; x0 <= x1; x0++) {
 80028e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3301      	adds	r3, #1
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	80fb      	strh	r3, [r7, #6]
 80028ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80028f2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80028f6:	429a      	cmp	r2, r3
 80028f8:	ddc9      	ble.n	800288e <drawLine+0xd2>
        }
    }
}
 80028fa:	bf00      	nop
 80028fc:	bf00      	nop
 80028fe:	3724      	adds	r7, #36	; 0x24
 8002900:	46bd      	mov	sp, r7
 8002902:	bd90      	pop	{r4, r7, pc}

08002904 <updateDisplay>:


void updateDisplay(void) {
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af02      	add	r7, sp, #8
    static const uint8_t dlist1[] = {
        SSD1306_PAGEADDR,
        0,                      // Page start address
        0xFF,                   // Page end (not really, but works here)
        SSD1306_COLUMNADDR, 0}; // Column start address
    ssd1306_commandList(dlist1, sizeof(dlist1));
 800290a:	2105      	movs	r1, #5
 800290c:	481a      	ldr	r0, [pc, #104]	; (8002978 <updateDisplay+0x74>)
 800290e:	f7ff fd4f 	bl	80023b0 <ssd1306_commandList>
    ssd1306_command1(oled.screen_width - 1); // Column end address
 8002912:	4b1a      	ldr	r3, [pc, #104]	; (800297c <updateDisplay+0x78>)
 8002914:	785b      	ldrb	r3, [r3, #1]
 8002916:	3b01      	subs	r3, #1
 8002918:	b2db      	uxtb	r3, r3
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff fd70 	bl	8002400 <ssd1306_command1>

    uint16_t count = oled.screen_width * ((oled.screen_height + 7) / 8);
 8002920:	4b16      	ldr	r3, [pc, #88]	; (800297c <updateDisplay+0x78>)
 8002922:	785b      	ldrb	r3, [r3, #1]
 8002924:	b29a      	uxth	r2, r3
 8002926:	4b15      	ldr	r3, [pc, #84]	; (800297c <updateDisplay+0x78>)
 8002928:	789b      	ldrb	r3, [r3, #2]
 800292a:	3307      	adds	r3, #7
 800292c:	2b00      	cmp	r3, #0
 800292e:	da00      	bge.n	8002932 <updateDisplay+0x2e>
 8002930:	3307      	adds	r3, #7
 8002932:	10db      	asrs	r3, r3, #3
 8002934:	b29b      	uxth	r3, r3
 8002936:	fb03 f302 	mul.w	r3, r3, r2
 800293a:	80fb      	strh	r3, [r7, #6]
    uint8_t *data_pointer = oled.screen_buffer;
 800293c:	4b10      	ldr	r3, [pc, #64]	; (8002980 <updateDisplay+0x7c>)
 800293e:	603b      	str	r3, [r7, #0]
    // if (wire) { // I2C
        // wire->beginTransmission(i2caddr);
        // WIRE_WRITE((uint8_t)0x40);
        // uint16_t bytesOut = 1;
    while (count--) {
 8002940:	e00f      	b.n	8002962 <updateDisplay+0x5e>
         * Transmit data from the 
         * internal buffer to the screen's 
         * memory
         */
        // while(bytes_to_transmit--) {
        if (HAL_I2C_Master_Transmit(&hi2c2, OLED_SCREEN_ADDRESS, (uint8_t *) data_pointer, 1, 10000) != HAL_OK){
 8002942:	f242 7310 	movw	r3, #10000	; 0x2710
 8002946:	9300      	str	r3, [sp, #0]
 8002948:	2301      	movs	r3, #1
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	213c      	movs	r1, #60	; 0x3c
 800294e:	480d      	ldr	r0, [pc, #52]	; (8002984 <updateDisplay+0x80>)
 8002950:	f001 f9f8 	bl	8003d44 <HAL_I2C_Master_Transmit>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d000      	beq.n	800295c <updateDisplay+0x58>
            asm("bkpt 255");
 800295a:	beff      	bkpt	0x00ff
        }
        data_pointer++;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	3301      	adds	r3, #1
 8002960:	603b      	str	r3, [r7, #0]
    while (count--) {
 8002962:	88fb      	ldrh	r3, [r7, #6]
 8002964:	1e5a      	subs	r2, r3, #1
 8002966:	80fa      	strh	r2, [r7, #6]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d1ea      	bne.n	8002942 <updateDisplay+0x3e>
    //     SSD1306_MODE_DATA
    //     while (count--)
    //     SPIwrite(*ptr++);
    // }
    // TRANSACTION_END
}
 800296c:	bf00      	nop
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	0800a08c 	.word	0x0800a08c
 800297c:	20000240 	.word	0x20000240
 8002980:	2000024c 	.word	0x2000024c
 8002984:	200012d4 	.word	0x200012d4

08002988 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800298e:	4b15      	ldr	r3, [pc, #84]	; (80029e4 <HAL_MspInit+0x5c>)
 8002990:	699b      	ldr	r3, [r3, #24]
 8002992:	4a14      	ldr	r2, [pc, #80]	; (80029e4 <HAL_MspInit+0x5c>)
 8002994:	f043 0301 	orr.w	r3, r3, #1
 8002998:	6193      	str	r3, [r2, #24]
 800299a:	4b12      	ldr	r3, [pc, #72]	; (80029e4 <HAL_MspInit+0x5c>)
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	f003 0301 	and.w	r3, r3, #1
 80029a2:	60bb      	str	r3, [r7, #8]
 80029a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029a6:	4b0f      	ldr	r3, [pc, #60]	; (80029e4 <HAL_MspInit+0x5c>)
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	4a0e      	ldr	r2, [pc, #56]	; (80029e4 <HAL_MspInit+0x5c>)
 80029ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029b0:	61d3      	str	r3, [r2, #28]
 80029b2:	4b0c      	ldr	r3, [pc, #48]	; (80029e4 <HAL_MspInit+0x5c>)
 80029b4:	69db      	ldr	r3, [r3, #28]
 80029b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029ba:	607b      	str	r3, [r7, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80029be:	4b0a      	ldr	r3, [pc, #40]	; (80029e8 <HAL_MspInit+0x60>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	60fb      	str	r3, [r7, #12]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80029ca:	60fb      	str	r3, [r7, #12]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	4a04      	ldr	r2, [pc, #16]	; (80029e8 <HAL_MspInit+0x60>)
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029da:	bf00      	nop
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	bc80      	pop	{r7}
 80029e2:	4770      	bx	lr
 80029e4:	40021000 	.word	0x40021000
 80029e8:	40010000 	.word	0x40010000

080029ec <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029f4:	f107 0310 	add.w	r3, r7, #16
 80029f8:	2200      	movs	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	605a      	str	r2, [r3, #4]
 80029fe:	609a      	str	r2, [r3, #8]
 8002a00:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	4a14      	ldr	r2, [pc, #80]	; (8002a58 <HAL_ADC_MspInit+0x6c>)
 8002a08:	4293      	cmp	r3, r2
 8002a0a:	d121      	bne.n	8002a50 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a0c:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a0e:	699b      	ldr	r3, [r3, #24]
 8002a10:	4a12      	ldr	r2, [pc, #72]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a12:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a16:	6193      	str	r3, [r2, #24]
 8002a18:	4b10      	ldr	r3, [pc, #64]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a1a:	699b      	ldr	r3, [r3, #24]
 8002a1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a20:	60fb      	str	r3, [r7, #12]
 8002a22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a24:	4b0d      	ldr	r3, [pc, #52]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a26:	699b      	ldr	r3, [r3, #24]
 8002a28:	4a0c      	ldr	r2, [pc, #48]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a2a:	f043 0310 	orr.w	r3, r3, #16
 8002a2e:	6193      	str	r3, [r2, #24]
 8002a30:	4b0a      	ldr	r3, [pc, #40]	; (8002a5c <HAL_ADC_MspInit+0x70>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	f003 0310 	and.w	r3, r3, #16
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = IN_FD_V_Pin;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a40:	2303      	movs	r3, #3
 8002a42:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(IN_FD_V_GPIO_Port, &GPIO_InitStruct);
 8002a44:	f107 0310 	add.w	r3, r7, #16
 8002a48:	4619      	mov	r1, r3
 8002a4a:	4805      	ldr	r0, [pc, #20]	; (8002a60 <HAL_ADC_MspInit+0x74>)
 8002a4c:	f000 fe80 	bl	8003750 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002a50:	bf00      	nop
 8002a52:	3720      	adds	r7, #32
 8002a54:	46bd      	mov	sp, r7
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	40012400 	.word	0x40012400
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	40011000 	.word	0x40011000

08002a64 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b088      	sub	sp, #32
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a6c:	f107 0310 	add.w	r3, r7, #16
 8002a70:	2200      	movs	r2, #0
 8002a72:	601a      	str	r2, [r3, #0]
 8002a74:	605a      	str	r2, [r3, #4]
 8002a76:	609a      	str	r2, [r3, #8]
 8002a78:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a16      	ldr	r2, [pc, #88]	; (8002ad8 <HAL_I2C_MspInit+0x74>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d124      	bne.n	8002ace <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a84:	4b15      	ldr	r3, [pc, #84]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002a86:	699b      	ldr	r3, [r3, #24]
 8002a88:	4a14      	ldr	r2, [pc, #80]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002a8a:	f043 0308 	orr.w	r3, r3, #8
 8002a8e:	6193      	str	r3, [r2, #24]
 8002a90:	4b12      	ldr	r3, [pc, #72]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002a92:	699b      	ldr	r3, [r3, #24]
 8002a94:	f003 0308 	and.w	r3, r3, #8
 8002a98:	60fb      	str	r3, [r7, #12]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = DISP_I2C2_SCL_Pin|DISP_I2C2_SDA_Pin;
 8002a9c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002aa0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aa2:	2312      	movs	r3, #18
 8002aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002aa6:	2303      	movs	r3, #3
 8002aa8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002aaa:	f107 0310 	add.w	r3, r7, #16
 8002aae:	4619      	mov	r1, r3
 8002ab0:	480b      	ldr	r0, [pc, #44]	; (8002ae0 <HAL_I2C_MspInit+0x7c>)
 8002ab2:	f000 fe4d 	bl	8003750 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002ab6:	4b09      	ldr	r3, [pc, #36]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002ab8:	69db      	ldr	r3, [r3, #28]
 8002aba:	4a08      	ldr	r2, [pc, #32]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002abc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002ac0:	61d3      	str	r3, [r2, #28]
 8002ac2:	4b06      	ldr	r3, [pc, #24]	; (8002adc <HAL_I2C_MspInit+0x78>)
 8002ac4:	69db      	ldr	r3, [r3, #28]
 8002ac6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002ace:	bf00      	nop
 8002ad0:	3720      	adds	r7, #32
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	40005800 	.word	0x40005800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	40010c00 	.word	0x40010c00

08002ae4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08a      	sub	sp, #40	; 0x28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	f107 0318 	add.w	r3, r7, #24
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	605a      	str	r2, [r3, #4]
 8002af6:	609a      	str	r2, [r3, #8]
 8002af8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a37      	ldr	r2, [pc, #220]	; (8002bdc <HAL_SPI_MspInit+0xf8>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d130      	bne.n	8002b66 <HAL_SPI_MspInit+0x82>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b04:	4b36      	ldr	r3, [pc, #216]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	4a35      	ldr	r2, [pc, #212]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b0a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b0e:	6193      	str	r3, [r2, #24]
 8002b10:	4b33      	ldr	r3, [pc, #204]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b18:	617b      	str	r3, [r7, #20]
 8002b1a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b1c:	4b30      	ldr	r3, [pc, #192]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b1e:	699b      	ldr	r3, [r3, #24]
 8002b20:	4a2f      	ldr	r2, [pc, #188]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b22:	f043 0304 	orr.w	r3, r3, #4
 8002b26:	6193      	str	r3, [r2, #24]
 8002b28:	4b2d      	ldr	r3, [pc, #180]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	f003 0304 	and.w	r3, r3, #4
 8002b30:	613b      	str	r3, [r7, #16]
 8002b32:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADC_SPI1_CLK_Pin|ADC_SPI1_MOSI_Pin;
 8002b34:	23a0      	movs	r3, #160	; 0xa0
 8002b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b38:	2302      	movs	r3, #2
 8002b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b3c:	2303      	movs	r3, #3
 8002b3e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b40:	f107 0318 	add.w	r3, r7, #24
 8002b44:	4619      	mov	r1, r3
 8002b46:	4827      	ldr	r0, [pc, #156]	; (8002be4 <HAL_SPI_MspInit+0x100>)
 8002b48:	f000 fe02 	bl	8003750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_SPI1_MISO_Pin;
 8002b4c:	2340      	movs	r3, #64	; 0x40
 8002b4e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b50:	2300      	movs	r3, #0
 8002b52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(ADC_SPI1_MISO_GPIO_Port, &GPIO_InitStruct);
 8002b58:	f107 0318 	add.w	r3, r7, #24
 8002b5c:	4619      	mov	r1, r3
 8002b5e:	4821      	ldr	r0, [pc, #132]	; (8002be4 <HAL_SPI_MspInit+0x100>)
 8002b60:	f000 fdf6 	bl	8003750 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002b64:	e036      	b.n	8002bd4 <HAL_SPI_MspInit+0xf0>
  else if(hspi->Instance==SPI2)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	4a1f      	ldr	r2, [pc, #124]	; (8002be8 <HAL_SPI_MspInit+0x104>)
 8002b6c:	4293      	cmp	r3, r2
 8002b6e:	d131      	bne.n	8002bd4 <HAL_SPI_MspInit+0xf0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002b70:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b72:	69db      	ldr	r3, [r3, #28]
 8002b74:	4a1a      	ldr	r2, [pc, #104]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b7a:	61d3      	str	r3, [r2, #28]
 8002b7c:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b7e:	69db      	ldr	r3, [r3, #28]
 8002b80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b84:	60fb      	str	r3, [r7, #12]
 8002b86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b88:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b8a:	699b      	ldr	r3, [r3, #24]
 8002b8c:	4a14      	ldr	r2, [pc, #80]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b8e:	f043 0308 	orr.w	r3, r3, #8
 8002b92:	6193      	str	r3, [r2, #24]
 8002b94:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_SPI_MspInit+0xfc>)
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	f003 0308 	and.w	r3, r3, #8
 8002b9c:	60bb      	str	r3, [r7, #8]
 8002b9e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SD_SPI2_MOSI_Pin|SD_SPI2_CLK_Pin;
 8002ba0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002ba4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002baa:	2303      	movs	r3, #3
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002bae:	f107 0318 	add.w	r3, r7, #24
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	480d      	ldr	r0, [pc, #52]	; (8002bec <HAL_SPI_MspInit+0x108>)
 8002bb6:	f000 fdcb 	bl	8003750 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SD_SPI2_MISO_Pin;
 8002bba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002bbe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SD_SPI2_MISO_GPIO_Port, &GPIO_InitStruct);
 8002bc8:	f107 0318 	add.w	r3, r7, #24
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4807      	ldr	r0, [pc, #28]	; (8002bec <HAL_SPI_MspInit+0x108>)
 8002bd0:	f000 fdbe 	bl	8003750 <HAL_GPIO_Init>
}
 8002bd4:	bf00      	nop
 8002bd6:	3728      	adds	r7, #40	; 0x28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	40013000 	.word	0x40013000
 8002be0:	40021000 	.word	0x40021000
 8002be4:	40010800 	.word	0x40010800
 8002be8:	40003800 	.word	0x40003800
 8002bec:	40010c00 	.word	0x40010c00

08002bf0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b084      	sub	sp, #16
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c00:	d10c      	bne.n	8002c1c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002c02:	4b15      	ldr	r3, [pc, #84]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c04:	69db      	ldr	r3, [r3, #28]
 8002c06:	4a14      	ldr	r2, [pc, #80]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c08:	f043 0301 	orr.w	r3, r3, #1
 8002c0c:	61d3      	str	r3, [r2, #28]
 8002c0e:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c10:	69db      	ldr	r3, [r3, #28]
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002c1a:	e018      	b.n	8002c4e <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM6)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0e      	ldr	r2, [pc, #56]	; (8002c5c <HAL_TIM_Base_MspInit+0x6c>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d113      	bne.n	8002c4e <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c26:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c28:	69db      	ldr	r3, [r3, #28]
 8002c2a:	4a0b      	ldr	r2, [pc, #44]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c2c:	f043 0310 	orr.w	r3, r3, #16
 8002c30:	61d3      	str	r3, [r2, #28]
 8002c32:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <HAL_TIM_Base_MspInit+0x68>)
 8002c34:	69db      	ldr	r3, [r3, #28]
 8002c36:	f003 0310 	and.w	r3, r3, #16
 8002c3a:	60bb      	str	r3, [r7, #8]
 8002c3c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	2036      	movs	r0, #54	; 0x36
 8002c44:	f000 fd4d 	bl	80036e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8002c48:	2036      	movs	r0, #54	; 0x36
 8002c4a:	f000 fd66 	bl	800371a <HAL_NVIC_EnableIRQ>
}
 8002c4e:	bf00      	nop
 8002c50:	3710      	adds	r7, #16
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40001000 	.word	0x40001000

08002c60 <HAL_TIM_OC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_oc: TIM_OC handle pointer
* @retval None
*/
void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
{
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  if(htim_oc->Instance==TIM3)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4a09      	ldr	r2, [pc, #36]	; (8002c94 <HAL_TIM_OC_MspInit+0x34>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d10b      	bne.n	8002c8a <HAL_TIM_OC_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002c72:	4b09      	ldr	r3, [pc, #36]	; (8002c98 <HAL_TIM_OC_MspInit+0x38>)
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	4a08      	ldr	r2, [pc, #32]	; (8002c98 <HAL_TIM_OC_MspInit+0x38>)
 8002c78:	f043 0302 	orr.w	r3, r3, #2
 8002c7c:	61d3      	str	r3, [r2, #28]
 8002c7e:	4b06      	ldr	r3, [pc, #24]	; (8002c98 <HAL_TIM_OC_MspInit+0x38>)
 8002c80:	69db      	ldr	r3, [r3, #28]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002c8a:	bf00      	nop
 8002c8c:	3714      	adds	r7, #20
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bc80      	pop	{r7}
 8002c92:	4770      	bx	lr
 8002c94:	40000400 	.word	0x40000400
 8002c98:	40021000 	.word	0x40021000

08002c9c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b088      	sub	sp, #32
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ca4:	f107 0310 	add.w	r3, r7, #16
 8002ca8:	2200      	movs	r2, #0
 8002caa:	601a      	str	r2, [r3, #0]
 8002cac:	605a      	str	r2, [r3, #4]
 8002cae:	609a      	str	r2, [r3, #8]
 8002cb0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a1c      	ldr	r2, [pc, #112]	; (8002d28 <HAL_UART_MspInit+0x8c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d131      	bne.n	8002d20 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002cbc:	4b1b      	ldr	r3, [pc, #108]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	4a1a      	ldr	r2, [pc, #104]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002cc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cc6:	6193      	str	r3, [r2, #24]
 8002cc8:	4b18      	ldr	r3, [pc, #96]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002cca:	699b      	ldr	r3, [r3, #24]
 8002ccc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002cd0:	60fb      	str	r3, [r7, #12]
 8002cd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cd4:	4b15      	ldr	r3, [pc, #84]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002cd6:	699b      	ldr	r3, [r3, #24]
 8002cd8:	4a14      	ldr	r2, [pc, #80]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002cda:	f043 0304 	orr.w	r3, r3, #4
 8002cde:	6193      	str	r3, [r2, #24]
 8002ce0:	4b12      	ldr	r3, [pc, #72]	; (8002d2c <HAL_UART_MspInit+0x90>)
 8002ce2:	699b      	ldr	r3, [r3, #24]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	60bb      	str	r3, [r7, #8]
 8002cea:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = CONSOLE_TX_Pin;
 8002cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002cf0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(CONSOLE_TX_GPIO_Port, &GPIO_InitStruct);
 8002cfa:	f107 0310 	add.w	r3, r7, #16
 8002cfe:	4619      	mov	r1, r3
 8002d00:	480b      	ldr	r0, [pc, #44]	; (8002d30 <HAL_UART_MspInit+0x94>)
 8002d02:	f000 fd25 	bl	8003750 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CONSOLE_RXD_Pin;
 8002d06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d0a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(CONSOLE_RXD_GPIO_Port, &GPIO_InitStruct);
 8002d14:	f107 0310 	add.w	r3, r7, #16
 8002d18:	4619      	mov	r1, r3
 8002d1a:	4805      	ldr	r0, [pc, #20]	; (8002d30 <HAL_UART_MspInit+0x94>)
 8002d1c:	f000 fd18 	bl	8003750 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d20:	bf00      	nop
 8002d22:	3720      	adds	r7, #32
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	40013800 	.word	0x40013800
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40010800 	.word	0x40010800

08002d34 <SDTimer_Handler>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
volatile uint8_t FatFsCnt = 0;
volatile uint8_t Timer1, Timer2;

void SDTimer_Handler( void ) {
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
	if(Timer1 > 0){
 8002d38:	4b0d      	ldr	r3, [pc, #52]	; (8002d70 <SDTimer_Handler+0x3c>)
 8002d3a:	781b      	ldrb	r3, [r3, #0]
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d006      	beq.n	8002d50 <SDTimer_Handler+0x1c>
		Timer1--;
 8002d42:	4b0b      	ldr	r3, [pc, #44]	; (8002d70 <SDTimer_Handler+0x3c>)
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	b2db      	uxtb	r3, r3
 8002d48:	3b01      	subs	r3, #1
 8002d4a:	b2da      	uxtb	r2, r3
 8002d4c:	4b08      	ldr	r3, [pc, #32]	; (8002d70 <SDTimer_Handler+0x3c>)
 8002d4e:	701a      	strb	r2, [r3, #0]
	}
	if (Timer2 > 0){
 8002d50:	4b08      	ldr	r3, [pc, #32]	; (8002d74 <SDTimer_Handler+0x40>)
 8002d52:	781b      	ldrb	r3, [r3, #0]
 8002d54:	b2db      	uxtb	r3, r3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d006      	beq.n	8002d68 <SDTimer_Handler+0x34>
		Timer2--;
 8002d5a:	4b06      	ldr	r3, [pc, #24]	; (8002d74 <SDTimer_Handler+0x40>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b2da      	uxtb	r2, r3
 8002d64:	4b03      	ldr	r3, [pc, #12]	; (8002d74 <SDTimer_Handler+0x40>)
 8002d66:	701a      	strb	r2, [r3, #0]
	}
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bc80      	pop	{r7}
 8002d6e:	4770      	bx	lr
 8002d70:	200025ba 	.word	0x200025ba
 8002d74:	200025b9 	.word	0x200025b9

08002d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002d7c:	e7fe      	b.n	8002d7c <NMI_Handler+0x4>

08002d7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d7e:	b480      	push	{r7}
 8002d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d82:	e7fe      	b.n	8002d82 <HardFault_Handler+0x4>

08002d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d84:	b480      	push	{r7}
 8002d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d88:	e7fe      	b.n	8002d88 <MemManage_Handler+0x4>

08002d8a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d8e:	e7fe      	b.n	8002d8e <BusFault_Handler+0x4>

08002d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d94:	e7fe      	b.n	8002d94 <UsageFault_Handler+0x4>

08002d96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d9a:	bf00      	nop
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	bc80      	pop	{r7}
 8002da0:	4770      	bx	lr

08002da2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bc80      	pop	{r7}
 8002dac:	4770      	bx	lr

08002dae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dae:	b480      	push	{r7}
 8002db0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	bc80      	pop	{r7}
 8002db8:	4770      	bx	lr
	...

08002dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	FatFsCnt ++;
 8002dc0:	4b0a      	ldr	r3, [pc, #40]	; (8002dec <SysTick_Handler+0x30>)
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	b2da      	uxtb	r2, r3
 8002dca:	4b08      	ldr	r3, [pc, #32]	; (8002dec <SysTick_Handler+0x30>)
 8002dcc:	701a      	strb	r2, [r3, #0]
	if ( FatFsCnt >=  10 )
 8002dce:	4b07      	ldr	r3, [pc, #28]	; (8002dec <SysTick_Handler+0x30>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b09      	cmp	r3, #9
 8002dd6:	d904      	bls.n	8002de2 <SysTick_Handler+0x26>
	{
		FatFsCnt =  0 ;
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <SysTick_Handler+0x30>)
 8002dda:	2200      	movs	r2, #0
 8002ddc:	701a      	strb	r2, [r3, #0]
		SDTimer_Handler ( ) ;
 8002dde:	f7ff ffa9 	bl	8002d34 <SDTimer_Handler>
	}



  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002de2:	f000 f979 	bl	80030d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002de6:	bf00      	nop
 8002de8:	bd80      	pop	{r7, pc}
 8002dea:	bf00      	nop
 8002dec:	20000222 	.word	0x20000222

08002df0 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002df4:	4802      	ldr	r0, [pc, #8]	; (8002e00 <TIM6_IRQHandler+0x10>)
 8002df6:	f002 fe22 	bl	8005a3e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
 8002dfe:	bf00      	nop
 8002e00:	200013ec 	.word	0x200013ec

08002e04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
	return 1;
 8002e08:	2301      	movs	r3, #1
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <_kill>:

int _kill(int pid, int sig)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b082      	sub	sp, #8
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
 8002e1a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e1c:	f003 fdd8 	bl	80069d0 <__errno>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2216      	movs	r2, #22
 8002e24:	601a      	str	r2, [r3, #0]
	return -1;
 8002e26:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}

08002e32 <_exit>:

void _exit (int status)
{
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b082      	sub	sp, #8
 8002e36:	af00      	add	r7, sp, #0
 8002e38:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e3a:	f04f 31ff 	mov.w	r1, #4294967295
 8002e3e:	6878      	ldr	r0, [r7, #4]
 8002e40:	f7ff ffe7 	bl	8002e12 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e44:	e7fe      	b.n	8002e44 <_exit+0x12>

08002e46 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b086      	sub	sp, #24
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e52:	2300      	movs	r3, #0
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	e00a      	b.n	8002e6e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e58:	f3af 8000 	nop.w
 8002e5c:	4601      	mov	r1, r0
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	1c5a      	adds	r2, r3, #1
 8002e62:	60ba      	str	r2, [r7, #8]
 8002e64:	b2ca      	uxtb	r2, r1
 8002e66:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	3301      	adds	r3, #1
 8002e6c:	617b      	str	r3, [r7, #20]
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	429a      	cmp	r2, r3
 8002e74:	dbf0      	blt.n	8002e58 <_read+0x12>
	}

return len;
 8002e76:	687b      	ldr	r3, [r7, #4]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3718      	adds	r7, #24
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}

08002e80 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	617b      	str	r3, [r7, #20]
 8002e90:	e009      	b.n	8002ea6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	1c5a      	adds	r2, r3, #1
 8002e96:	60ba      	str	r2, [r7, #8]
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	617b      	str	r3, [r7, #20]
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	429a      	cmp	r2, r3
 8002eac:	dbf1      	blt.n	8002e92 <_write+0x12>
	}
	return len;
 8002eae:	687b      	ldr	r3, [r7, #4]
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <_close>:

int _close(int file)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
	return -1;
 8002ec0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	370c      	adds	r7, #12
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bc80      	pop	{r7}
 8002ecc:	4770      	bx	lr

08002ece <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ece:	b480      	push	{r7}
 8002ed0:	b083      	sub	sp, #12
 8002ed2:	af00      	add	r7, sp, #0
 8002ed4:	6078      	str	r0, [r7, #4]
 8002ed6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ede:	605a      	str	r2, [r3, #4]
	return 0;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	370c      	adds	r7, #12
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bc80      	pop	{r7}
 8002eea:	4770      	bx	lr

08002eec <_isatty>:

int _isatty(int file)
{
 8002eec:	b480      	push	{r7}
 8002eee:	b083      	sub	sp, #12
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
	return 1;
 8002ef4:	2301      	movs	r3, #1
}
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	370c      	adds	r7, #12
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bc80      	pop	{r7}
 8002efe:	4770      	bx	lr

08002f00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	bc80      	pop	{r7}
 8002f16:	4770      	bx	lr

08002f18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002f20:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <_sbrk+0x5c>)
 8002f22:	4b15      	ldr	r3, [pc, #84]	; (8002f78 <_sbrk+0x60>)
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002f2c:	4b13      	ldr	r3, [pc, #76]	; (8002f7c <_sbrk+0x64>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d102      	bne.n	8002f3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002f34:	4b11      	ldr	r3, [pc, #68]	; (8002f7c <_sbrk+0x64>)
 8002f36:	4a12      	ldr	r2, [pc, #72]	; (8002f80 <_sbrk+0x68>)
 8002f38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002f3a:	4b10      	ldr	r3, [pc, #64]	; (8002f7c <_sbrk+0x64>)
 8002f3c:	681a      	ldr	r2, [r3, #0]
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	4413      	add	r3, r2
 8002f42:	693a      	ldr	r2, [r7, #16]
 8002f44:	429a      	cmp	r2, r3
 8002f46:	d207      	bcs.n	8002f58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002f48:	f003 fd42 	bl	80069d0 <__errno>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	220c      	movs	r2, #12
 8002f50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002f52:	f04f 33ff 	mov.w	r3, #4294967295
 8002f56:	e009      	b.n	8002f6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f58:	4b08      	ldr	r3, [pc, #32]	; (8002f7c <_sbrk+0x64>)
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f5e:	4b07      	ldr	r3, [pc, #28]	; (8002f7c <_sbrk+0x64>)
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4413      	add	r3, r2
 8002f66:	4a05      	ldr	r2, [pc, #20]	; (8002f7c <_sbrk+0x64>)
 8002f68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3718      	adds	r7, #24
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}
 8002f74:	20010000 	.word	0x20010000
 8002f78:	00000400 	.word	0x00000400
 8002f7c:	20000224 	.word	0x20000224
 8002f80:	20004638 	.word	0x20004638

08002f84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002f84:	b480      	push	{r7}
 8002f86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002f88:	bf00      	nop
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bc80      	pop	{r7}
 8002f8e:	4770      	bx	lr

08002f90 <print_string>:
    else if(action == CR) {
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
    }
}

void print_string(const char * s, uint8_t action) {
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b082      	sub	sp, #8
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	70fb      	strb	r3, [r7, #3]

    while(*s != '\0') {
 8002f9c:	e009      	b.n	8002fb2 <print_string+0x22>
        HAL_UART_Transmit(&huart1, (uint8_t *) s, (uint16_t) 0x01, HAL_MAX_DELAY);
 8002f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8002fa2:	2201      	movs	r2, #1
 8002fa4:	6879      	ldr	r1, [r7, #4]
 8002fa6:	4815      	ldr	r0, [pc, #84]	; (8002ffc <print_string+0x6c>)
 8002fa8:	f003 fae1 	bl	800656e <HAL_UART_Transmit>
        s++;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	3301      	adds	r3, #1
 8002fb0:	607b      	str	r3, [r7, #4]
    while(*s != '\0') {
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	781b      	ldrb	r3, [r3, #0]
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f1      	bne.n	8002f9e <print_string+0xe>
    }

    /* CHECK TO SEE IF THE USER WISHES TO CREATE A NEW LINE */
    if(action == LF) {
 8002fba:	78fb      	ldrb	r3, [r7, #3]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d10e      	bne.n	8002fde <print_string+0x4e>
        HAL_UART_Transmit(&huart1,(uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	210d      	movs	r1, #13
 8002fc8:	480c      	ldr	r0, [pc, #48]	; (8002ffc <print_string+0x6c>)
 8002fca:	f003 fad0 	bl	800656e <HAL_UART_Transmit>
        HAL_UART_Transmit(&huart1, (uint8_t *) '\n', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295
 8002fd2:	2201      	movs	r2, #1
 8002fd4:	210a      	movs	r1, #10
 8002fd6:	4809      	ldr	r0, [pc, #36]	; (8002ffc <print_string+0x6c>)
 8002fd8:	f003 fac9 	bl	800656e <HAL_UART_Transmit>
    }
    else if(action == CR) {
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
    }

}
 8002fdc:	e009      	b.n	8002ff2 <print_string+0x62>
    else if(action == CR) {
 8002fde:	78fb      	ldrb	r3, [r7, #3]
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d106      	bne.n	8002ff2 <print_string+0x62>
        HAL_UART_Transmit(&huart1, (uint8_t *) '\r', (uint16_t) 0x01, HAL_MAX_DELAY);
 8002fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe8:	2201      	movs	r2, #1
 8002fea:	210d      	movs	r1, #13
 8002fec:	4803      	ldr	r0, [pc, #12]	; (8002ffc <print_string+0x6c>)
 8002fee:	f003 fabe 	bl	800656e <HAL_UART_Transmit>
}
 8002ff2:	bf00      	nop
 8002ff4:	3708      	adds	r7, #8
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200013a8 	.word	0x200013a8

08003000 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003000:	480c      	ldr	r0, [pc, #48]	; (8003034 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003002:	490d      	ldr	r1, [pc, #52]	; (8003038 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003004:	4a0d      	ldr	r2, [pc, #52]	; (800303c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003008:	e002      	b.n	8003010 <LoopCopyDataInit>

0800300a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800300a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800300c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800300e:	3304      	adds	r3, #4

08003010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003014:	d3f9      	bcc.n	800300a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003016:	4a0a      	ldr	r2, [pc, #40]	; (8003040 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003018:	4c0a      	ldr	r4, [pc, #40]	; (8003044 <LoopFillZerobss+0x22>)
  movs r3, #0
 800301a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800301c:	e001      	b.n	8003022 <LoopFillZerobss>

0800301e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800301e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003020:	3204      	adds	r2, #4

08003022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003024:	d3fb      	bcc.n	800301e <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003026:	f7ff ffad 	bl	8002f84 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800302a:	f003 fcd7 	bl	80069dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800302e:	f7fe fbe9 	bl	8001804 <main>
  bx lr
 8003032:	4770      	bx	lr
  ldr r0, =_sdata
 8003034:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003038:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 800303c:	0800a49c 	.word	0x0800a49c
  ldr r2, =_sbss
 8003040:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 8003044:	20004634 	.word	0x20004634

08003048 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003048:	e7fe      	b.n	8003048 <ADC1_2_IRQHandler>
	...

0800304c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003050:	4b08      	ldr	r3, [pc, #32]	; (8003074 <HAL_Init+0x28>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a07      	ldr	r2, [pc, #28]	; (8003074 <HAL_Init+0x28>)
 8003056:	f043 0310 	orr.w	r3, r3, #16
 800305a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800305c:	2003      	movs	r0, #3
 800305e:	f000 fb35 	bl	80036cc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003062:	2000      	movs	r0, #0
 8003064:	f000 f808 	bl	8003078 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003068:	f7ff fc8e 	bl	8002988 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800306c:	2300      	movs	r3, #0
}
 800306e:	4618      	mov	r0, r3
 8003070:	bd80      	pop	{r7, pc}
 8003072:	bf00      	nop
 8003074:	40022000 	.word	0x40022000

08003078 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003078:	b580      	push	{r7, lr}
 800307a:	b082      	sub	sp, #8
 800307c:	af00      	add	r7, sp, #0
 800307e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003080:	4b12      	ldr	r3, [pc, #72]	; (80030cc <HAL_InitTick+0x54>)
 8003082:	681a      	ldr	r2, [r3, #0]
 8003084:	4b12      	ldr	r3, [pc, #72]	; (80030d0 <HAL_InitTick+0x58>)
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	4619      	mov	r1, r3
 800308a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800308e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003092:	fbb2 f3f3 	udiv	r3, r2, r3
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fb4d 	bl	8003736 <HAL_SYSTICK_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d001      	beq.n	80030a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e00e      	b.n	80030c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2b0f      	cmp	r3, #15
 80030aa:	d80a      	bhi.n	80030c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030ac:	2200      	movs	r2, #0
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	f04f 30ff 	mov.w	r0, #4294967295
 80030b4:	f000 fb15 	bl	80036e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80030b8:	4a06      	ldr	r2, [pc, #24]	; (80030d4 <HAL_InitTick+0x5c>)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80030be:	2300      	movs	r3, #0
 80030c0:	e000      	b.n	80030c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
}
 80030c4:	4618      	mov	r0, r3
 80030c6:	3708      	adds	r7, #8
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20000014 	.word	0x20000014
 80030d0:	2000001c 	.word	0x2000001c
 80030d4:	20000018 	.word	0x20000018

080030d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80030dc:	4b05      	ldr	r3, [pc, #20]	; (80030f4 <HAL_IncTick+0x1c>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	461a      	mov	r2, r3
 80030e2:	4b05      	ldr	r3, [pc, #20]	; (80030f8 <HAL_IncTick+0x20>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4413      	add	r3, r2
 80030e8:	4a03      	ldr	r2, [pc, #12]	; (80030f8 <HAL_IncTick+0x20>)
 80030ea:	6013      	str	r3, [r2, #0]
}
 80030ec:	bf00      	nop
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bc80      	pop	{r7}
 80030f2:	4770      	bx	lr
 80030f4:	2000001c 	.word	0x2000001c
 80030f8:	200025bc 	.word	0x200025bc

080030fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030fc:	b480      	push	{r7}
 80030fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003100:	4b02      	ldr	r3, [pc, #8]	; (800310c <HAL_GetTick+0x10>)
 8003102:	681b      	ldr	r3, [r3, #0]
}
 8003104:	4618      	mov	r0, r3
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	200025bc 	.word	0x200025bc

08003110 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	b086      	sub	sp, #24
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003118:	2300      	movs	r3, #0
 800311a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003124:	2300      	movs	r3, #0
 8003126:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d101      	bne.n	8003132 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800312e:	2301      	movs	r3, #1
 8003130:	e0be      	b.n	80032b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313c:	2b00      	cmp	r3, #0
 800313e:	d109      	bne.n	8003154 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2200      	movs	r2, #0
 8003144:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800314e:	6878      	ldr	r0, [r7, #4]
 8003150:	f7ff fc4c 	bl	80029ec <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f000 f9ab 	bl	80034b0 <ADC_ConversionStop_Disable>
 800315a:	4603      	mov	r3, r0
 800315c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003162:	f003 0310 	and.w	r3, r3, #16
 8003166:	2b00      	cmp	r3, #0
 8003168:	f040 8099 	bne.w	800329e <HAL_ADC_Init+0x18e>
 800316c:	7dfb      	ldrb	r3, [r7, #23]
 800316e:	2b00      	cmp	r3, #0
 8003170:	f040 8095 	bne.w	800329e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003178:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800317c:	f023 0302 	bic.w	r3, r3, #2
 8003180:	f043 0202 	orr.w	r2, r3, #2
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003190:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	7b1b      	ldrb	r3, [r3, #12]
 8003196:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003198:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800319a:	68ba      	ldr	r2, [r7, #8]
 800319c:	4313      	orrs	r3, r2
 800319e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031a8:	d003      	beq.n	80031b2 <HAL_ADC_Init+0xa2>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d102      	bne.n	80031b8 <HAL_ADC_Init+0xa8>
 80031b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80031b6:	e000      	b.n	80031ba <HAL_ADC_Init+0xaa>
 80031b8:	2300      	movs	r3, #0
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	7d1b      	ldrb	r3, [r3, #20]
 80031c4:	2b01      	cmp	r3, #1
 80031c6:	d119      	bne.n	80031fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7b1b      	ldrb	r3, [r3, #12]
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d109      	bne.n	80031e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	699b      	ldr	r3, [r3, #24]
 80031d4:	3b01      	subs	r3, #1
 80031d6:	035a      	lsls	r2, r3, #13
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	4313      	orrs	r3, r2
 80031dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031e0:	613b      	str	r3, [r7, #16]
 80031e2:	e00b      	b.n	80031fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e8:	f043 0220 	orr.w	r2, r3, #32
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f4:	f043 0201 	orr.w	r2, r3, #1
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	693a      	ldr	r2, [r7, #16]
 800320c:	430a      	orrs	r2, r1
 800320e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	689a      	ldr	r2, [r3, #8]
 8003216:	4b28      	ldr	r3, [pc, #160]	; (80032b8 <HAL_ADC_Init+0x1a8>)
 8003218:	4013      	ands	r3, r2
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	68b9      	ldr	r1, [r7, #8]
 8003220:	430b      	orrs	r3, r1
 8003222:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	689b      	ldr	r3, [r3, #8]
 8003228:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800322c:	d003      	beq.n	8003236 <HAL_ADC_Init+0x126>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	689b      	ldr	r3, [r3, #8]
 8003232:	2b01      	cmp	r3, #1
 8003234:	d104      	bne.n	8003240 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	691b      	ldr	r3, [r3, #16]
 800323a:	3b01      	subs	r3, #1
 800323c:	051b      	lsls	r3, r3, #20
 800323e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003246:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	68fa      	ldr	r2, [r7, #12]
 8003250:	430a      	orrs	r2, r1
 8003252:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689a      	ldr	r2, [r3, #8]
 800325a:	4b18      	ldr	r3, [pc, #96]	; (80032bc <HAL_ADC_Init+0x1ac>)
 800325c:	4013      	ands	r3, r2
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	429a      	cmp	r2, r3
 8003262:	d10b      	bne.n	800327c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800326e:	f023 0303 	bic.w	r3, r3, #3
 8003272:	f043 0201 	orr.w	r2, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800327a:	e018      	b.n	80032ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	f023 0312 	bic.w	r3, r3, #18
 8003284:	f043 0210 	orr.w	r2, r3, #16
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003290:	f043 0201 	orr.w	r2, r3, #1
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800329c:	e007      	b.n	80032ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a2:	f043 0210 	orr.w	r2, r3, #16
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3718      	adds	r7, #24
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	ffe1f7fd 	.word	0xffe1f7fd
 80032bc:	ff1f0efe 	.word	0xff1f0efe

080032c0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80032c0:	b480      	push	{r7}
 80032c2:	b085      	sub	sp, #20
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032ca:	2300      	movs	r3, #0
 80032cc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d101      	bne.n	80032e0 <HAL_ADC_ConfigChannel+0x20>
 80032dc:	2302      	movs	r3, #2
 80032de:	e0dc      	b.n	800349a <HAL_ADC_ConfigChannel+0x1da>
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	2b06      	cmp	r3, #6
 80032ee:	d81c      	bhi.n	800332a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685a      	ldr	r2, [r3, #4]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	3b05      	subs	r3, #5
 8003302:	221f      	movs	r2, #31
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	4019      	ands	r1, r3
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6818      	ldr	r0, [r3, #0]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	685a      	ldr	r2, [r3, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	009b      	lsls	r3, r3, #2
 8003318:	4413      	add	r3, r2
 800331a:	3b05      	subs	r3, #5
 800331c:	fa00 f203 	lsl.w	r2, r0, r3
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	430a      	orrs	r2, r1
 8003326:	635a      	str	r2, [r3, #52]	; 0x34
 8003328:	e03c      	b.n	80033a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	2b0c      	cmp	r3, #12
 8003330:	d81c      	bhi.n	800336c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003338:	683b      	ldr	r3, [r7, #0]
 800333a:	685a      	ldr	r2, [r3, #4]
 800333c:	4613      	mov	r3, r2
 800333e:	009b      	lsls	r3, r3, #2
 8003340:	4413      	add	r3, r2
 8003342:	3b23      	subs	r3, #35	; 0x23
 8003344:	221f      	movs	r2, #31
 8003346:	fa02 f303 	lsl.w	r3, r2, r3
 800334a:	43db      	mvns	r3, r3
 800334c:	4019      	ands	r1, r3
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	6818      	ldr	r0, [r3, #0]
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	4613      	mov	r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4413      	add	r3, r2
 800335c:	3b23      	subs	r3, #35	; 0x23
 800335e:	fa00 f203 	lsl.w	r2, r0, r3
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	430a      	orrs	r2, r1
 8003368:	631a      	str	r2, [r3, #48]	; 0x30
 800336a:	e01b      	b.n	80033a4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685a      	ldr	r2, [r3, #4]
 8003376:	4613      	mov	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	3b41      	subs	r3, #65	; 0x41
 800337e:	221f      	movs	r2, #31
 8003380:	fa02 f303 	lsl.w	r3, r2, r3
 8003384:	43db      	mvns	r3, r3
 8003386:	4019      	ands	r1, r3
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	6818      	ldr	r0, [r3, #0]
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685a      	ldr	r2, [r3, #4]
 8003390:	4613      	mov	r3, r2
 8003392:	009b      	lsls	r3, r3, #2
 8003394:	4413      	add	r3, r2
 8003396:	3b41      	subs	r3, #65	; 0x41
 8003398:	fa00 f203 	lsl.w	r2, r0, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	430a      	orrs	r2, r1
 80033a2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80033a4:	683b      	ldr	r3, [r7, #0]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2b09      	cmp	r3, #9
 80033aa:	d91c      	bls.n	80033e6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	68d9      	ldr	r1, [r3, #12]
 80033b2:	683b      	ldr	r3, [r7, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	4613      	mov	r3, r2
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	4413      	add	r3, r2
 80033bc:	3b1e      	subs	r3, #30
 80033be:	2207      	movs	r2, #7
 80033c0:	fa02 f303 	lsl.w	r3, r2, r3
 80033c4:	43db      	mvns	r3, r3
 80033c6:	4019      	ands	r1, r3
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	6898      	ldr	r0, [r3, #8]
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	4613      	mov	r3, r2
 80033d2:	005b      	lsls	r3, r3, #1
 80033d4:	4413      	add	r3, r2
 80033d6:	3b1e      	subs	r3, #30
 80033d8:	fa00 f203 	lsl.w	r2, r0, r3
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	60da      	str	r2, [r3, #12]
 80033e4:	e019      	b.n	800341a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6919      	ldr	r1, [r3, #16]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	2207      	movs	r2, #7
 80033f8:	fa02 f303 	lsl.w	r3, r2, r3
 80033fc:	43db      	mvns	r3, r3
 80033fe:	4019      	ands	r1, r3
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	6898      	ldr	r0, [r3, #8]
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	681a      	ldr	r2, [r3, #0]
 8003408:	4613      	mov	r3, r2
 800340a:	005b      	lsls	r3, r3, #1
 800340c:	4413      	add	r3, r2
 800340e:	fa00 f203 	lsl.w	r2, r0, r3
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	430a      	orrs	r2, r1
 8003418:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	2b10      	cmp	r3, #16
 8003420:	d003      	beq.n	800342a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003426:	2b11      	cmp	r3, #17
 8003428:	d132      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a1d      	ldr	r2, [pc, #116]	; (80034a4 <HAL_ADC_ConfigChannel+0x1e4>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d125      	bne.n	8003480 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d126      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	689a      	ldr	r2, [r3, #8]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003450:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2b10      	cmp	r3, #16
 8003458:	d11a      	bne.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800345a:	4b13      	ldr	r3, [pc, #76]	; (80034a8 <HAL_ADC_ConfigChannel+0x1e8>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a13      	ldr	r2, [pc, #76]	; (80034ac <HAL_ADC_ConfigChannel+0x1ec>)
 8003460:	fba2 2303 	umull	r2, r3, r2, r3
 8003464:	0c9a      	lsrs	r2, r3, #18
 8003466:	4613      	mov	r3, r2
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	4413      	add	r3, r2
 800346c:	005b      	lsls	r3, r3, #1
 800346e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003470:	e002      	b.n	8003478 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003472:	68bb      	ldr	r3, [r7, #8]
 8003474:	3b01      	subs	r3, #1
 8003476:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003478:	68bb      	ldr	r3, [r7, #8]
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1f9      	bne.n	8003472 <HAL_ADC_ConfigChannel+0x1b2>
 800347e:	e007      	b.n	8003490 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003484:	f043 0220 	orr.w	r2, r3, #32
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003498:	7bfb      	ldrb	r3, [r7, #15]
}
 800349a:	4618      	mov	r0, r3
 800349c:	3714      	adds	r7, #20
 800349e:	46bd      	mov	sp, r7
 80034a0:	bc80      	pop	{r7}
 80034a2:	4770      	bx	lr
 80034a4:	40012400 	.word	0x40012400
 80034a8:	20000014 	.word	0x20000014
 80034ac:	431bde83 	.word	0x431bde83

080034b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034b8:	2300      	movs	r3, #0
 80034ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 0301 	and.w	r3, r3, #1
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d12e      	bne.n	8003528 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	689a      	ldr	r2, [r3, #8]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0201 	bic.w	r2, r2, #1
 80034d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80034da:	f7ff fe0f 	bl	80030fc <HAL_GetTick>
 80034de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80034e0:	e01b      	b.n	800351a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80034e2:	f7ff fe0b 	bl	80030fc <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d914      	bls.n	800351a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	f003 0301 	and.w	r3, r3, #1
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d10d      	bne.n	800351a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003502:	f043 0210 	orr.w	r2, r3, #16
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350e:	f043 0201 	orr.w	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8003516:	2301      	movs	r3, #1
 8003518:	e007      	b.n	800352a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b01      	cmp	r3, #1
 8003526:	d0dc      	beq.n	80034e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003534:	b480      	push	{r7}
 8003536:	b085      	sub	sp, #20
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003544:	4b0c      	ldr	r3, [pc, #48]	; (8003578 <__NVIC_SetPriorityGrouping+0x44>)
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800354a:	68ba      	ldr	r2, [r7, #8]
 800354c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003550:	4013      	ands	r3, r2
 8003552:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800355c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003560:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003564:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003566:	4a04      	ldr	r2, [pc, #16]	; (8003578 <__NVIC_SetPriorityGrouping+0x44>)
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	60d3      	str	r3, [r2, #12]
}
 800356c:	bf00      	nop
 800356e:	3714      	adds	r7, #20
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	e000ed00 	.word	0xe000ed00

0800357c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800357c:	b480      	push	{r7}
 800357e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003580:	4b04      	ldr	r3, [pc, #16]	; (8003594 <__NVIC_GetPriorityGrouping+0x18>)
 8003582:	68db      	ldr	r3, [r3, #12]
 8003584:	0a1b      	lsrs	r3, r3, #8
 8003586:	f003 0307 	and.w	r3, r3, #7
}
 800358a:	4618      	mov	r0, r3
 800358c:	46bd      	mov	sp, r7
 800358e:	bc80      	pop	{r7}
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	e000ed00 	.word	0xe000ed00

08003598 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003598:	b480      	push	{r7}
 800359a:	b083      	sub	sp, #12
 800359c:	af00      	add	r7, sp, #0
 800359e:	4603      	mov	r3, r0
 80035a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	db0b      	blt.n	80035c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80035aa:	79fb      	ldrb	r3, [r7, #7]
 80035ac:	f003 021f 	and.w	r2, r3, #31
 80035b0:	4906      	ldr	r1, [pc, #24]	; (80035cc <__NVIC_EnableIRQ+0x34>)
 80035b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b6:	095b      	lsrs	r3, r3, #5
 80035b8:	2001      	movs	r0, #1
 80035ba:	fa00 f202 	lsl.w	r2, r0, r2
 80035be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80035c2:	bf00      	nop
 80035c4:	370c      	adds	r7, #12
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bc80      	pop	{r7}
 80035ca:	4770      	bx	lr
 80035cc:	e000e100 	.word	0xe000e100

080035d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b083      	sub	sp, #12
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	4603      	mov	r3, r0
 80035d8:	6039      	str	r1, [r7, #0]
 80035da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	db0a      	blt.n	80035fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	b2da      	uxtb	r2, r3
 80035e8:	490c      	ldr	r1, [pc, #48]	; (800361c <__NVIC_SetPriority+0x4c>)
 80035ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035ee:	0112      	lsls	r2, r2, #4
 80035f0:	b2d2      	uxtb	r2, r2
 80035f2:	440b      	add	r3, r1
 80035f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035f8:	e00a      	b.n	8003610 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	b2da      	uxtb	r2, r3
 80035fe:	4908      	ldr	r1, [pc, #32]	; (8003620 <__NVIC_SetPriority+0x50>)
 8003600:	79fb      	ldrb	r3, [r7, #7]
 8003602:	f003 030f 	and.w	r3, r3, #15
 8003606:	3b04      	subs	r3, #4
 8003608:	0112      	lsls	r2, r2, #4
 800360a:	b2d2      	uxtb	r2, r2
 800360c:	440b      	add	r3, r1
 800360e:	761a      	strb	r2, [r3, #24]
}
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	bc80      	pop	{r7}
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	e000e100 	.word	0xe000e100
 8003620:	e000ed00 	.word	0xe000ed00

08003624 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003624:	b480      	push	{r7}
 8003626:	b089      	sub	sp, #36	; 0x24
 8003628:	af00      	add	r7, sp, #0
 800362a:	60f8      	str	r0, [r7, #12]
 800362c:	60b9      	str	r1, [r7, #8]
 800362e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003638:	69fb      	ldr	r3, [r7, #28]
 800363a:	f1c3 0307 	rsb	r3, r3, #7
 800363e:	2b04      	cmp	r3, #4
 8003640:	bf28      	it	cs
 8003642:	2304      	movcs	r3, #4
 8003644:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	3304      	adds	r3, #4
 800364a:	2b06      	cmp	r3, #6
 800364c:	d902      	bls.n	8003654 <NVIC_EncodePriority+0x30>
 800364e:	69fb      	ldr	r3, [r7, #28]
 8003650:	3b03      	subs	r3, #3
 8003652:	e000      	b.n	8003656 <NVIC_EncodePriority+0x32>
 8003654:	2300      	movs	r3, #0
 8003656:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003658:	f04f 32ff 	mov.w	r2, #4294967295
 800365c:	69bb      	ldr	r3, [r7, #24]
 800365e:	fa02 f303 	lsl.w	r3, r2, r3
 8003662:	43da      	mvns	r2, r3
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	401a      	ands	r2, r3
 8003668:	697b      	ldr	r3, [r7, #20]
 800366a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800366c:	f04f 31ff 	mov.w	r1, #4294967295
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	fa01 f303 	lsl.w	r3, r1, r3
 8003676:	43d9      	mvns	r1, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800367c:	4313      	orrs	r3, r2
         );
}
 800367e:	4618      	mov	r0, r3
 8003680:	3724      	adds	r7, #36	; 0x24
 8003682:	46bd      	mov	sp, r7
 8003684:	bc80      	pop	{r7}
 8003686:	4770      	bx	lr

08003688 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003688:	b580      	push	{r7, lr}
 800368a:	b082      	sub	sp, #8
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	3b01      	subs	r3, #1
 8003694:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003698:	d301      	bcc.n	800369e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800369a:	2301      	movs	r3, #1
 800369c:	e00f      	b.n	80036be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800369e:	4a0a      	ldr	r2, [pc, #40]	; (80036c8 <SysTick_Config+0x40>)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	3b01      	subs	r3, #1
 80036a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80036a6:	210f      	movs	r1, #15
 80036a8:	f04f 30ff 	mov.w	r0, #4294967295
 80036ac:	f7ff ff90 	bl	80035d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80036b0:	4b05      	ldr	r3, [pc, #20]	; (80036c8 <SysTick_Config+0x40>)
 80036b2:	2200      	movs	r2, #0
 80036b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80036b6:	4b04      	ldr	r3, [pc, #16]	; (80036c8 <SysTick_Config+0x40>)
 80036b8:	2207      	movs	r2, #7
 80036ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80036bc:	2300      	movs	r3, #0
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	e000e010 	.word	0xe000e010

080036cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b082      	sub	sp, #8
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036d4:	6878      	ldr	r0, [r7, #4]
 80036d6:	f7ff ff2d 	bl	8003534 <__NVIC_SetPriorityGrouping>
}
 80036da:	bf00      	nop
 80036dc:	3708      	adds	r7, #8
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b086      	sub	sp, #24
 80036e6:	af00      	add	r7, sp, #0
 80036e8:	4603      	mov	r3, r0
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	607a      	str	r2, [r7, #4]
 80036ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036f0:	2300      	movs	r3, #0
 80036f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036f4:	f7ff ff42 	bl	800357c <__NVIC_GetPriorityGrouping>
 80036f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036fa:	687a      	ldr	r2, [r7, #4]
 80036fc:	68b9      	ldr	r1, [r7, #8]
 80036fe:	6978      	ldr	r0, [r7, #20]
 8003700:	f7ff ff90 	bl	8003624 <NVIC_EncodePriority>
 8003704:	4602      	mov	r2, r0
 8003706:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800370a:	4611      	mov	r1, r2
 800370c:	4618      	mov	r0, r3
 800370e:	f7ff ff5f 	bl	80035d0 <__NVIC_SetPriority>
}
 8003712:	bf00      	nop
 8003714:	3718      	adds	r7, #24
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}

0800371a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800371a:	b580      	push	{r7, lr}
 800371c:	b082      	sub	sp, #8
 800371e:	af00      	add	r7, sp, #0
 8003720:	4603      	mov	r3, r0
 8003722:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003724:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003728:	4618      	mov	r0, r3
 800372a:	f7ff ff35 	bl	8003598 <__NVIC_EnableIRQ>
}
 800372e:	bf00      	nop
 8003730:	3708      	adds	r7, #8
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003736:	b580      	push	{r7, lr}
 8003738:	b082      	sub	sp, #8
 800373a:	af00      	add	r7, sp, #0
 800373c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800373e:	6878      	ldr	r0, [r7, #4]
 8003740:	f7ff ffa2 	bl	8003688 <SysTick_Config>
 8003744:	4603      	mov	r3, r0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}
	...

08003750 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003750:	b480      	push	{r7}
 8003752:	b08b      	sub	sp, #44	; 0x2c
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
 8003758:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800375a:	2300      	movs	r3, #0
 800375c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800375e:	2300      	movs	r3, #0
 8003760:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003762:	e169      	b.n	8003a38 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003764:	2201      	movs	r2, #1
 8003766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	4013      	ands	r3, r2
 8003776:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003778:	69ba      	ldr	r2, [r7, #24]
 800377a:	69fb      	ldr	r3, [r7, #28]
 800377c:	429a      	cmp	r2, r3
 800377e:	f040 8158 	bne.w	8003a32 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	685b      	ldr	r3, [r3, #4]
 8003786:	4a9a      	ldr	r2, [pc, #616]	; (80039f0 <HAL_GPIO_Init+0x2a0>)
 8003788:	4293      	cmp	r3, r2
 800378a:	d05e      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 800378c:	4a98      	ldr	r2, [pc, #608]	; (80039f0 <HAL_GPIO_Init+0x2a0>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d875      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 8003792:	4a98      	ldr	r2, [pc, #608]	; (80039f4 <HAL_GPIO_Init+0x2a4>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d058      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 8003798:	4a96      	ldr	r2, [pc, #600]	; (80039f4 <HAL_GPIO_Init+0x2a4>)
 800379a:	4293      	cmp	r3, r2
 800379c:	d86f      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 800379e:	4a96      	ldr	r2, [pc, #600]	; (80039f8 <HAL_GPIO_Init+0x2a8>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d052      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037a4:	4a94      	ldr	r2, [pc, #592]	; (80039f8 <HAL_GPIO_Init+0x2a8>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d869      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037aa:	4a94      	ldr	r2, [pc, #592]	; (80039fc <HAL_GPIO_Init+0x2ac>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d04c      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037b0:	4a92      	ldr	r2, [pc, #584]	; (80039fc <HAL_GPIO_Init+0x2ac>)
 80037b2:	4293      	cmp	r3, r2
 80037b4:	d863      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037b6:	4a92      	ldr	r2, [pc, #584]	; (8003a00 <HAL_GPIO_Init+0x2b0>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	d046      	beq.n	800384a <HAL_GPIO_Init+0xfa>
 80037bc:	4a90      	ldr	r2, [pc, #576]	; (8003a00 <HAL_GPIO_Init+0x2b0>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d85d      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037c2:	2b12      	cmp	r3, #18
 80037c4:	d82a      	bhi.n	800381c <HAL_GPIO_Init+0xcc>
 80037c6:	2b12      	cmp	r3, #18
 80037c8:	d859      	bhi.n	800387e <HAL_GPIO_Init+0x12e>
 80037ca:	a201      	add	r2, pc, #4	; (adr r2, 80037d0 <HAL_GPIO_Init+0x80>)
 80037cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037d0:	0800384b 	.word	0x0800384b
 80037d4:	08003825 	.word	0x08003825
 80037d8:	08003837 	.word	0x08003837
 80037dc:	08003879 	.word	0x08003879
 80037e0:	0800387f 	.word	0x0800387f
 80037e4:	0800387f 	.word	0x0800387f
 80037e8:	0800387f 	.word	0x0800387f
 80037ec:	0800387f 	.word	0x0800387f
 80037f0:	0800387f 	.word	0x0800387f
 80037f4:	0800387f 	.word	0x0800387f
 80037f8:	0800387f 	.word	0x0800387f
 80037fc:	0800387f 	.word	0x0800387f
 8003800:	0800387f 	.word	0x0800387f
 8003804:	0800387f 	.word	0x0800387f
 8003808:	0800387f 	.word	0x0800387f
 800380c:	0800387f 	.word	0x0800387f
 8003810:	0800387f 	.word	0x0800387f
 8003814:	0800382d 	.word	0x0800382d
 8003818:	08003841 	.word	0x08003841
 800381c:	4a79      	ldr	r2, [pc, #484]	; (8003a04 <HAL_GPIO_Init+0x2b4>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d013      	beq.n	800384a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003822:	e02c      	b.n	800387e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	623b      	str	r3, [r7, #32]
          break;
 800382a:	e029      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	3304      	adds	r3, #4
 8003832:	623b      	str	r3, [r7, #32]
          break;
 8003834:	e024      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	3308      	adds	r3, #8
 800383c:	623b      	str	r3, [r7, #32]
          break;
 800383e:	e01f      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
 8003844:	330c      	adds	r3, #12
 8003846:	623b      	str	r3, [r7, #32]
          break;
 8003848:	e01a      	b.n	8003880 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	689b      	ldr	r3, [r3, #8]
 800384e:	2b00      	cmp	r3, #0
 8003850:	d102      	bne.n	8003858 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003852:	2304      	movs	r3, #4
 8003854:	623b      	str	r3, [r7, #32]
          break;
 8003856:	e013      	b.n	8003880 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	689b      	ldr	r3, [r3, #8]
 800385c:	2b01      	cmp	r3, #1
 800385e:	d105      	bne.n	800386c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003860:	2308      	movs	r3, #8
 8003862:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	69fa      	ldr	r2, [r7, #28]
 8003868:	611a      	str	r2, [r3, #16]
          break;
 800386a:	e009      	b.n	8003880 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800386c:	2308      	movs	r3, #8
 800386e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69fa      	ldr	r2, [r7, #28]
 8003874:	615a      	str	r2, [r3, #20]
          break;
 8003876:	e003      	b.n	8003880 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003878:	2300      	movs	r3, #0
 800387a:	623b      	str	r3, [r7, #32]
          break;
 800387c:	e000      	b.n	8003880 <HAL_GPIO_Init+0x130>
          break;
 800387e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003880:	69bb      	ldr	r3, [r7, #24]
 8003882:	2bff      	cmp	r3, #255	; 0xff
 8003884:	d801      	bhi.n	800388a <HAL_GPIO_Init+0x13a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	e001      	b.n	800388e <HAL_GPIO_Init+0x13e>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003890:	69bb      	ldr	r3, [r7, #24]
 8003892:	2bff      	cmp	r3, #255	; 0xff
 8003894:	d802      	bhi.n	800389c <HAL_GPIO_Init+0x14c>
 8003896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003898:	009b      	lsls	r3, r3, #2
 800389a:	e002      	b.n	80038a2 <HAL_GPIO_Init+0x152>
 800389c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800389e:	3b08      	subs	r3, #8
 80038a0:	009b      	lsls	r3, r3, #2
 80038a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	210f      	movs	r1, #15
 80038aa:	693b      	ldr	r3, [r7, #16]
 80038ac:	fa01 f303 	lsl.w	r3, r1, r3
 80038b0:	43db      	mvns	r3, r3
 80038b2:	401a      	ands	r2, r3
 80038b4:	6a39      	ldr	r1, [r7, #32]
 80038b6:	693b      	ldr	r3, [r7, #16]
 80038b8:	fa01 f303 	lsl.w	r3, r1, r3
 80038bc:	431a      	orrs	r2, r3
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80b1 	beq.w	8003a32 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80038d0:	4b4d      	ldr	r3, [pc, #308]	; (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038d2:	699b      	ldr	r3, [r3, #24]
 80038d4:	4a4c      	ldr	r2, [pc, #304]	; (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038d6:	f043 0301 	orr.w	r3, r3, #1
 80038da:	6193      	str	r3, [r2, #24]
 80038dc:	4b4a      	ldr	r3, [pc, #296]	; (8003a08 <HAL_GPIO_Init+0x2b8>)
 80038de:	699b      	ldr	r3, [r3, #24]
 80038e0:	f003 0301 	and.w	r3, r3, #1
 80038e4:	60bb      	str	r3, [r7, #8]
 80038e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80038e8:	4a48      	ldr	r2, [pc, #288]	; (8003a0c <HAL_GPIO_Init+0x2bc>)
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	089b      	lsrs	r3, r3, #2
 80038ee:	3302      	adds	r3, #2
 80038f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80038f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f8:	f003 0303 	and.w	r3, r3, #3
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	220f      	movs	r2, #15
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	68fa      	ldr	r2, [r7, #12]
 8003908:	4013      	ands	r3, r2
 800390a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	4a40      	ldr	r2, [pc, #256]	; (8003a10 <HAL_GPIO_Init+0x2c0>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d013      	beq.n	800393c <HAL_GPIO_Init+0x1ec>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	4a3f      	ldr	r2, [pc, #252]	; (8003a14 <HAL_GPIO_Init+0x2c4>)
 8003918:	4293      	cmp	r3, r2
 800391a:	d00d      	beq.n	8003938 <HAL_GPIO_Init+0x1e8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4a3e      	ldr	r2, [pc, #248]	; (8003a18 <HAL_GPIO_Init+0x2c8>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d007      	beq.n	8003934 <HAL_GPIO_Init+0x1e4>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a3d      	ldr	r2, [pc, #244]	; (8003a1c <HAL_GPIO_Init+0x2cc>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d101      	bne.n	8003930 <HAL_GPIO_Init+0x1e0>
 800392c:	2303      	movs	r3, #3
 800392e:	e006      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003930:	2304      	movs	r3, #4
 8003932:	e004      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003934:	2302      	movs	r3, #2
 8003936:	e002      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 8003938:	2301      	movs	r3, #1
 800393a:	e000      	b.n	800393e <HAL_GPIO_Init+0x1ee>
 800393c:	2300      	movs	r3, #0
 800393e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003940:	f002 0203 	and.w	r2, r2, #3
 8003944:	0092      	lsls	r2, r2, #2
 8003946:	4093      	lsls	r3, r2
 8003948:	68fa      	ldr	r2, [r7, #12]
 800394a:	4313      	orrs	r3, r2
 800394c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800394e:	492f      	ldr	r1, [pc, #188]	; (8003a0c <HAL_GPIO_Init+0x2bc>)
 8003950:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003952:	089b      	lsrs	r3, r3, #2
 8003954:	3302      	adds	r3, #2
 8003956:	68fa      	ldr	r2, [r7, #12]
 8003958:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003964:	2b00      	cmp	r3, #0
 8003966:	d006      	beq.n	8003976 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003968:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 800396a:	681a      	ldr	r2, [r3, #0]
 800396c:	492c      	ldr	r1, [pc, #176]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 800396e:	69bb      	ldr	r3, [r7, #24]
 8003970:	4313      	orrs	r3, r2
 8003972:	600b      	str	r3, [r1, #0]
 8003974:	e006      	b.n	8003984 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003976:	4b2a      	ldr	r3, [pc, #168]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	43db      	mvns	r3, r3
 800397e:	4928      	ldr	r1, [pc, #160]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003980:	4013      	ands	r3, r2
 8003982:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398c:	2b00      	cmp	r3, #0
 800398e:	d006      	beq.n	800399e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003990:	4b23      	ldr	r3, [pc, #140]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003992:	685a      	ldr	r2, [r3, #4]
 8003994:	4922      	ldr	r1, [pc, #136]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	4313      	orrs	r3, r2
 800399a:	604b      	str	r3, [r1, #4]
 800399c:	e006      	b.n	80039ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800399e:	4b20      	ldr	r3, [pc, #128]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039a0:	685a      	ldr	r2, [r3, #4]
 80039a2:	69bb      	ldr	r3, [r7, #24]
 80039a4:	43db      	mvns	r3, r3
 80039a6:	491e      	ldr	r1, [pc, #120]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039a8:	4013      	ands	r3, r2
 80039aa:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d006      	beq.n	80039c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80039b8:	4b19      	ldr	r3, [pc, #100]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	4918      	ldr	r1, [pc, #96]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039be:	69bb      	ldr	r3, [r7, #24]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	608b      	str	r3, [r1, #8]
 80039c4:	e006      	b.n	80039d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80039c6:	4b16      	ldr	r3, [pc, #88]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039c8:	689a      	ldr	r2, [r3, #8]
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	43db      	mvns	r3, r3
 80039ce:	4914      	ldr	r1, [pc, #80]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d021      	beq.n	8003a24 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80039e0:	4b0f      	ldr	r3, [pc, #60]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039e2:	68da      	ldr	r2, [r3, #12]
 80039e4:	490e      	ldr	r1, [pc, #56]	; (8003a20 <HAL_GPIO_Init+0x2d0>)
 80039e6:	69bb      	ldr	r3, [r7, #24]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	60cb      	str	r3, [r1, #12]
 80039ec:	e021      	b.n	8003a32 <HAL_GPIO_Init+0x2e2>
 80039ee:	bf00      	nop
 80039f0:	10320000 	.word	0x10320000
 80039f4:	10310000 	.word	0x10310000
 80039f8:	10220000 	.word	0x10220000
 80039fc:	10210000 	.word	0x10210000
 8003a00:	10120000 	.word	0x10120000
 8003a04:	10110000 	.word	0x10110000
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	40010000 	.word	0x40010000
 8003a10:	40010800 	.word	0x40010800
 8003a14:	40010c00 	.word	0x40010c00
 8003a18:	40011000 	.word	0x40011000
 8003a1c:	40011400 	.word	0x40011400
 8003a20:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <HAL_GPIO_Init+0x304>)
 8003a26:	68da      	ldr	r2, [r3, #12]
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	43db      	mvns	r3, r3
 8003a2c:	4909      	ldr	r1, [pc, #36]	; (8003a54 <HAL_GPIO_Init+0x304>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	3301      	adds	r3, #1
 8003a36:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681a      	ldr	r2, [r3, #0]
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	f47f ae8e 	bne.w	8003764 <HAL_GPIO_Init+0x14>
  }
}
 8003a48:	bf00      	nop
 8003a4a:	bf00      	nop
 8003a4c:	372c      	adds	r7, #44	; 0x2c
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bc80      	pop	{r7}
 8003a52:	4770      	bx	lr
 8003a54:	40010400 	.word	0x40010400

08003a58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
 8003a60:	460b      	mov	r3, r1
 8003a62:	807b      	strh	r3, [r7, #2]
 8003a64:	4613      	mov	r3, r2
 8003a66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003a68:	787b      	ldrb	r3, [r7, #1]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a6e:	887a      	ldrh	r2, [r7, #2]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003a74:	e003      	b.n	8003a7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003a76:	887b      	ldrh	r3, [r7, #2]
 8003a78:	041a      	lsls	r2, r3, #16
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	611a      	str	r2, [r3, #16]
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bc80      	pop	{r7}
 8003a86:	4770      	bx	lr

08003a88 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003a88:	b480      	push	{r7}
 8003a8a:	b085      	sub	sp, #20
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	460b      	mov	r3, r1
 8003a92:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003a9a:	887a      	ldrh	r2, [r7, #2]
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	041a      	lsls	r2, r3, #16
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	43d9      	mvns	r1, r3
 8003aa6:	887b      	ldrh	r3, [r7, #2]
 8003aa8:	400b      	ands	r3, r1
 8003aaa:	431a      	orrs	r2, r3
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	611a      	str	r2, [r3, #16]
}
 8003ab0:	bf00      	nop
 8003ab2:	3714      	adds	r7, #20
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bc80      	pop	{r7}
 8003ab8:	4770      	bx	lr
	...

08003abc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e12b      	b.n	8003d26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d106      	bne.n	8003ae8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2200      	movs	r2, #0
 8003ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7fe ffbe 	bl	8002a64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2224      	movs	r2, #36	; 0x24
 8003aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f022 0201 	bic.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681a      	ldr	r2, [r3, #0]
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003b20:	f001 f906 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 8003b24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	4a81      	ldr	r2, [pc, #516]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003b2c:	4293      	cmp	r3, r2
 8003b2e:	d807      	bhi.n	8003b40 <HAL_I2C_Init+0x84>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	4a80      	ldr	r2, [pc, #512]	; (8003d34 <HAL_I2C_Init+0x278>)
 8003b34:	4293      	cmp	r3, r2
 8003b36:	bf94      	ite	ls
 8003b38:	2301      	movls	r3, #1
 8003b3a:	2300      	movhi	r3, #0
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	e006      	b.n	8003b4e <HAL_I2C_Init+0x92>
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	4a7d      	ldr	r2, [pc, #500]	; (8003d38 <HAL_I2C_Init+0x27c>)
 8003b44:	4293      	cmp	r3, r2
 8003b46:	bf94      	ite	ls
 8003b48:	2301      	movls	r3, #1
 8003b4a:	2300      	movhi	r3, #0
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d001      	beq.n	8003b56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e0e7      	b.n	8003d26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	4a78      	ldr	r2, [pc, #480]	; (8003d3c <HAL_I2C_Init+0x280>)
 8003b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b5e:	0c9b      	lsrs	r3, r3, #18
 8003b60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	68ba      	ldr	r2, [r7, #8]
 8003b72:	430a      	orrs	r2, r1
 8003b74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	6a1b      	ldr	r3, [r3, #32]
 8003b7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	4a6a      	ldr	r2, [pc, #424]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d802      	bhi.n	8003b90 <HAL_I2C_Init+0xd4>
 8003b8a:	68bb      	ldr	r3, [r7, #8]
 8003b8c:	3301      	adds	r3, #1
 8003b8e:	e009      	b.n	8003ba4 <HAL_I2C_Init+0xe8>
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b96:	fb02 f303 	mul.w	r3, r2, r3
 8003b9a:	4a69      	ldr	r2, [pc, #420]	; (8003d40 <HAL_I2C_Init+0x284>)
 8003b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba0:	099b      	lsrs	r3, r3, #6
 8003ba2:	3301      	adds	r3, #1
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	6812      	ldr	r2, [r2, #0]
 8003ba8:	430b      	orrs	r3, r1
 8003baa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	69db      	ldr	r3, [r3, #28]
 8003bb2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003bb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	495c      	ldr	r1, [pc, #368]	; (8003d30 <HAL_I2C_Init+0x274>)
 8003bc0:	428b      	cmp	r3, r1
 8003bc2:	d819      	bhi.n	8003bf8 <HAL_I2C_Init+0x13c>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	1e59      	subs	r1, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	005b      	lsls	r3, r3, #1
 8003bce:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bd2:	1c59      	adds	r1, r3, #1
 8003bd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bd8:	400b      	ands	r3, r1
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d00a      	beq.n	8003bf4 <HAL_I2C_Init+0x138>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	1e59      	subs	r1, r3, #1
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	005b      	lsls	r3, r3, #1
 8003be8:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bec:	3301      	adds	r3, #1
 8003bee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bf2:	e051      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003bf4:	2304      	movs	r3, #4
 8003bf6:	e04f      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d111      	bne.n	8003c24 <HAL_I2C_Init+0x168>
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	1e58      	subs	r0, r3, #1
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6859      	ldr	r1, [r3, #4]
 8003c08:	460b      	mov	r3, r1
 8003c0a:	005b      	lsls	r3, r3, #1
 8003c0c:	440b      	add	r3, r1
 8003c0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c12:	3301      	adds	r3, #1
 8003c14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	bf0c      	ite	eq
 8003c1c:	2301      	moveq	r3, #1
 8003c1e:	2300      	movne	r3, #0
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	e012      	b.n	8003c4a <HAL_I2C_Init+0x18e>
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	1e58      	subs	r0, r3, #1
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6859      	ldr	r1, [r3, #4]
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	440b      	add	r3, r1
 8003c32:	0099      	lsls	r1, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c3a:	3301      	adds	r3, #1
 8003c3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d001      	beq.n	8003c52 <HAL_I2C_Init+0x196>
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e022      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d10e      	bne.n	8003c78 <HAL_I2C_Init+0x1bc>
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	1e58      	subs	r0, r3, #1
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6859      	ldr	r1, [r3, #4]
 8003c62:	460b      	mov	r3, r1
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	440b      	add	r3, r1
 8003c68:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c6c:	3301      	adds	r3, #1
 8003c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c76:	e00f      	b.n	8003c98 <HAL_I2C_Init+0x1dc>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	1e58      	subs	r0, r3, #1
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6859      	ldr	r1, [r3, #4]
 8003c80:	460b      	mov	r3, r1
 8003c82:	009b      	lsls	r3, r3, #2
 8003c84:	440b      	add	r3, r1
 8003c86:	0099      	lsls	r1, r3, #2
 8003c88:	440b      	add	r3, r1
 8003c8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c8e:	3301      	adds	r3, #1
 8003c90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	6809      	ldr	r1, [r1, #0]
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	69da      	ldr	r2, [r3, #28]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a1b      	ldr	r3, [r3, #32]
 8003cb2:	431a      	orrs	r2, r3
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003cc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6911      	ldr	r1, [r2, #16]
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	68d2      	ldr	r2, [r2, #12]
 8003cd2:	4311      	orrs	r1, r2
 8003cd4:	687a      	ldr	r2, [r7, #4]
 8003cd6:	6812      	ldr	r2, [r2, #0]
 8003cd8:	430b      	orrs	r3, r1
 8003cda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	68db      	ldr	r3, [r3, #12]
 8003ce2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	695a      	ldr	r2, [r3, #20]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	699b      	ldr	r3, [r3, #24]
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	430a      	orrs	r2, r1
 8003cf6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f042 0201 	orr.w	r2, r2, #1
 8003d06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	2220      	movs	r2, #32
 8003d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2200      	movs	r2, #0
 8003d20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3710      	adds	r7, #16
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	000186a0 	.word	0x000186a0
 8003d34:	001e847f 	.word	0x001e847f
 8003d38:	003d08ff 	.word	0x003d08ff
 8003d3c:	431bde83 	.word	0x431bde83
 8003d40:	10624dd3 	.word	0x10624dd3

08003d44 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af02      	add	r7, sp, #8
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	607a      	str	r2, [r7, #4]
 8003d4e:	461a      	mov	r2, r3
 8003d50:	460b      	mov	r3, r1
 8003d52:	817b      	strh	r3, [r7, #10]
 8003d54:	4613      	mov	r3, r2
 8003d56:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d58:	f7ff f9d0 	bl	80030fc <HAL_GetTick>
 8003d5c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	2b20      	cmp	r3, #32
 8003d68:	f040 80e0 	bne.w	8003f2c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	9300      	str	r3, [sp, #0]
 8003d70:	2319      	movs	r3, #25
 8003d72:	2201      	movs	r2, #1
 8003d74:	4970      	ldr	r1, [pc, #448]	; (8003f38 <HAL_I2C_Master_Transmit+0x1f4>)
 8003d76:	68f8      	ldr	r0, [r7, #12]
 8003d78:	f000 f964 	bl	8004044 <I2C_WaitOnFlagUntilTimeout>
 8003d7c:	4603      	mov	r3, r0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d001      	beq.n	8003d86 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d82:	2302      	movs	r3, #2
 8003d84:	e0d3      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d8c:	2b01      	cmp	r3, #1
 8003d8e:	d101      	bne.n	8003d94 <HAL_I2C_Master_Transmit+0x50>
 8003d90:	2302      	movs	r3, #2
 8003d92:	e0cc      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2201      	movs	r2, #1
 8003d98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f003 0301 	and.w	r3, r3, #1
 8003da6:	2b01      	cmp	r3, #1
 8003da8:	d007      	beq.n	8003dba <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f042 0201 	orr.w	r2, r2, #1
 8003db8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dc8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2221      	movs	r2, #33	; 0x21
 8003dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2210      	movs	r2, #16
 8003dd6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2200      	movs	r2, #0
 8003dde:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	893a      	ldrh	r2, [r7, #8]
 8003dea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	4a50      	ldr	r2, [pc, #320]	; (8003f3c <HAL_I2C_Master_Transmit+0x1f8>)
 8003dfa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dfc:	8979      	ldrh	r1, [r7, #10]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	6a3a      	ldr	r2, [r7, #32]
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 f89c 	bl	8003f40 <I2C_MasterRequestWrite>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e08d      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e12:	2300      	movs	r3, #0
 8003e14:	613b      	str	r3, [r7, #16]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	613b      	str	r3, [r7, #16]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	699b      	ldr	r3, [r3, #24]
 8003e24:	613b      	str	r3, [r7, #16]
 8003e26:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003e28:	e066      	b.n	8003ef8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	6a39      	ldr	r1, [r7, #32]
 8003e2e:	68f8      	ldr	r0, [r7, #12]
 8003e30:	f000 f9de 	bl	80041f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e34:	4603      	mov	r3, r0
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d00d      	beq.n	8003e56 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3e:	2b04      	cmp	r3, #4
 8003e40:	d107      	bne.n	8003e52 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	681a      	ldr	r2, [r3, #0]
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e06b      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e5a:	781a      	ldrb	r2, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e66:	1c5a      	adds	r2, r3, #1
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	3b01      	subs	r3, #1
 8003e74:	b29a      	uxth	r2, r3
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e7e:	3b01      	subs	r3, #1
 8003e80:	b29a      	uxth	r2, r3
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	695b      	ldr	r3, [r3, #20]
 8003e8c:	f003 0304 	and.w	r3, r3, #4
 8003e90:	2b04      	cmp	r3, #4
 8003e92:	d11b      	bne.n	8003ecc <HAL_I2C_Master_Transmit+0x188>
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d017      	beq.n	8003ecc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	781a      	ldrb	r2, [r3, #0]
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eac:	1c5a      	adds	r2, r3, #1
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3b01      	subs	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ec4:	3b01      	subs	r3, #1
 8003ec6:	b29a      	uxth	r2, r3
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ecc:	697a      	ldr	r2, [r7, #20]
 8003ece:	6a39      	ldr	r1, [r7, #32]
 8003ed0:	68f8      	ldr	r0, [r7, #12]
 8003ed2:	f000 f9ce 	bl	8004272 <I2C_WaitOnBTFFlagUntilTimeout>
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee0:	2b04      	cmp	r3, #4
 8003ee2:	d107      	bne.n	8003ef4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	681a      	ldr	r2, [r3, #0]
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ef2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e01a      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d194      	bne.n	8003e2a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f0e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	2220      	movs	r2, #32
 8003f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	2200      	movs	r2, #0
 8003f24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	e000      	b.n	8003f2e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f2c:	2302      	movs	r3, #2
  }
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	00100002 	.word	0x00100002
 8003f3c:	ffff0000 	.word	0xffff0000

08003f40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	607a      	str	r2, [r7, #4]
 8003f4a:	603b      	str	r3, [r7, #0]
 8003f4c:	460b      	mov	r3, r1
 8003f4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f56:	697b      	ldr	r3, [r7, #20]
 8003f58:	2b08      	cmp	r3, #8
 8003f5a:	d006      	beq.n	8003f6a <I2C_MasterRequestWrite+0x2a>
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	2b01      	cmp	r3, #1
 8003f60:	d003      	beq.n	8003f6a <I2C_MasterRequestWrite+0x2a>
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f68:	d108      	bne.n	8003f7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f78:	601a      	str	r2, [r3, #0]
 8003f7a:	e00b      	b.n	8003f94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f80:	2b12      	cmp	r3, #18
 8003f82:	d107      	bne.n	8003f94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	681a      	ldr	r2, [r3, #0]
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fa0:	68f8      	ldr	r0, [r7, #12]
 8003fa2:	f000 f84f 	bl	8004044 <I2C_WaitOnFlagUntilTimeout>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00d      	beq.n	8003fc8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003fba:	d103      	bne.n	8003fc4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e035      	b.n	8004034 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	691b      	ldr	r3, [r3, #16]
 8003fcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fd0:	d108      	bne.n	8003fe4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fd2:	897b      	ldrh	r3, [r7, #10]
 8003fd4:	b2db      	uxtb	r3, r3
 8003fd6:	461a      	mov	r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fe0:	611a      	str	r2, [r3, #16]
 8003fe2:	e01b      	b.n	800401c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003fe4:	897b      	ldrh	r3, [r7, #10]
 8003fe6:	11db      	asrs	r3, r3, #7
 8003fe8:	b2db      	uxtb	r3, r3
 8003fea:	f003 0306 	and.w	r3, r3, #6
 8003fee:	b2db      	uxtb	r3, r3
 8003ff0:	f063 030f 	orn	r3, r3, #15
 8003ff4:	b2da      	uxtb	r2, r3
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	687a      	ldr	r2, [r7, #4]
 8004000:	490e      	ldr	r1, [pc, #56]	; (800403c <I2C_MasterRequestWrite+0xfc>)
 8004002:	68f8      	ldr	r0, [r7, #12]
 8004004:	f000 f875 	bl	80040f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d001      	beq.n	8004012 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e010      	b.n	8004034 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004012:	897b      	ldrh	r3, [r7, #10]
 8004014:	b2da      	uxtb	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	687a      	ldr	r2, [r7, #4]
 8004020:	4907      	ldr	r1, [pc, #28]	; (8004040 <I2C_MasterRequestWrite+0x100>)
 8004022:	68f8      	ldr	r0, [r7, #12]
 8004024:	f000 f865 	bl	80040f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004028:	4603      	mov	r3, r0
 800402a:	2b00      	cmp	r3, #0
 800402c:	d001      	beq.n	8004032 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800402e:	2301      	movs	r3, #1
 8004030:	e000      	b.n	8004034 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004032:	2300      	movs	r3, #0
}
 8004034:	4618      	mov	r0, r3
 8004036:	3718      	adds	r7, #24
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}
 800403c:	00010008 	.word	0x00010008
 8004040:	00010002 	.word	0x00010002

08004044 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	603b      	str	r3, [r7, #0]
 8004050:	4613      	mov	r3, r2
 8004052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004054:	e025      	b.n	80040a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800405c:	d021      	beq.n	80040a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800405e:	f7ff f84d 	bl	80030fc <HAL_GetTick>
 8004062:	4602      	mov	r2, r0
 8004064:	69bb      	ldr	r3, [r7, #24]
 8004066:	1ad3      	subs	r3, r2, r3
 8004068:	683a      	ldr	r2, [r7, #0]
 800406a:	429a      	cmp	r2, r3
 800406c:	d302      	bcc.n	8004074 <I2C_WaitOnFlagUntilTimeout+0x30>
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d116      	bne.n	80040a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2200      	movs	r2, #0
 8004078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	2220      	movs	r2, #32
 800407e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2200      	movs	r2, #0
 8004086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800408e:	f043 0220 	orr.w	r2, r3, #32
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2200      	movs	r2, #0
 800409a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	e023      	b.n	80040ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d10d      	bne.n	80040c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	695b      	ldr	r3, [r3, #20]
 80040b2:	43da      	mvns	r2, r3
 80040b4:	68bb      	ldr	r3, [r7, #8]
 80040b6:	4013      	ands	r3, r2
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	bf0c      	ite	eq
 80040be:	2301      	moveq	r3, #1
 80040c0:	2300      	movne	r3, #0
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	461a      	mov	r2, r3
 80040c6:	e00c      	b.n	80040e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	699b      	ldr	r3, [r3, #24]
 80040ce:	43da      	mvns	r2, r3
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	4013      	ands	r3, r2
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	bf0c      	ite	eq
 80040da:	2301      	moveq	r3, #1
 80040dc:	2300      	movne	r3, #0
 80040de:	b2db      	uxtb	r3, r3
 80040e0:	461a      	mov	r2, r3
 80040e2:	79fb      	ldrb	r3, [r7, #7]
 80040e4:	429a      	cmp	r2, r3
 80040e6:	d0b6      	beq.n	8004056 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80040e8:	2300      	movs	r3, #0
}
 80040ea:	4618      	mov	r0, r3
 80040ec:	3710      	adds	r7, #16
 80040ee:	46bd      	mov	sp, r7
 80040f0:	bd80      	pop	{r7, pc}

080040f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80040f2:	b580      	push	{r7, lr}
 80040f4:	b084      	sub	sp, #16
 80040f6:	af00      	add	r7, sp, #0
 80040f8:	60f8      	str	r0, [r7, #12]
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607a      	str	r2, [r7, #4]
 80040fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004100:	e051      	b.n	80041a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	695b      	ldr	r3, [r3, #20]
 8004108:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800410c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004110:	d123      	bne.n	800415a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	681a      	ldr	r2, [r3, #0]
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004120:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800412a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	2200      	movs	r2, #0
 8004130:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	2220      	movs	r2, #32
 8004136:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004146:	f043 0204 	orr.w	r2, r3, #4
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004156:	2301      	movs	r3, #1
 8004158:	e046      	b.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004160:	d021      	beq.n	80041a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004162:	f7fe ffcb 	bl	80030fc <HAL_GetTick>
 8004166:	4602      	mov	r2, r0
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	1ad3      	subs	r3, r2, r3
 800416c:	687a      	ldr	r2, [r7, #4]
 800416e:	429a      	cmp	r2, r3
 8004170:	d302      	bcc.n	8004178 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d116      	bne.n	80041a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2200      	movs	r2, #0
 800417c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	2220      	movs	r2, #32
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	f043 0220 	orr.w	r2, r3, #32
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	2200      	movs	r2, #0
 800419e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e020      	b.n	80041e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	0c1b      	lsrs	r3, r3, #16
 80041aa:	b2db      	uxtb	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d10c      	bne.n	80041ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	695b      	ldr	r3, [r3, #20]
 80041b6:	43da      	mvns	r2, r3
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	4013      	ands	r3, r2
 80041bc:	b29b      	uxth	r3, r3
 80041be:	2b00      	cmp	r3, #0
 80041c0:	bf14      	ite	ne
 80041c2:	2301      	movne	r3, #1
 80041c4:	2300      	moveq	r3, #0
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	e00b      	b.n	80041e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	699b      	ldr	r3, [r3, #24]
 80041d0:	43da      	mvns	r2, r3
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	4013      	ands	r3, r2
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	2b00      	cmp	r3, #0
 80041da:	bf14      	ite	ne
 80041dc:	2301      	movne	r3, #1
 80041de:	2300      	moveq	r3, #0
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d18d      	bne.n	8004102 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3710      	adds	r7, #16
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	60f8      	str	r0, [r7, #12]
 80041f8:	60b9      	str	r1, [r7, #8]
 80041fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041fc:	e02d      	b.n	800425a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041fe:	68f8      	ldr	r0, [r7, #12]
 8004200:	f000 f878 	bl	80042f4 <I2C_IsAcknowledgeFailed>
 8004204:	4603      	mov	r3, r0
 8004206:	2b00      	cmp	r3, #0
 8004208:	d001      	beq.n	800420e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e02d      	b.n	800426a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004214:	d021      	beq.n	800425a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004216:	f7fe ff71 	bl	80030fc <HAL_GetTick>
 800421a:	4602      	mov	r2, r0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	1ad3      	subs	r3, r2, r3
 8004220:	68ba      	ldr	r2, [r7, #8]
 8004222:	429a      	cmp	r2, r3
 8004224:	d302      	bcc.n	800422c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d116      	bne.n	800425a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2200      	movs	r2, #0
 8004230:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2220      	movs	r2, #32
 8004236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004246:	f043 0220 	orr.w	r2, r3, #32
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004256:	2301      	movs	r3, #1
 8004258:	e007      	b.n	800426a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	695b      	ldr	r3, [r3, #20]
 8004260:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004264:	2b80      	cmp	r3, #128	; 0x80
 8004266:	d1ca      	bne.n	80041fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004268:	2300      	movs	r3, #0
}
 800426a:	4618      	mov	r0, r3
 800426c:	3710      	adds	r7, #16
 800426e:	46bd      	mov	sp, r7
 8004270:	bd80      	pop	{r7, pc}

08004272 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b084      	sub	sp, #16
 8004276:	af00      	add	r7, sp, #0
 8004278:	60f8      	str	r0, [r7, #12]
 800427a:	60b9      	str	r1, [r7, #8]
 800427c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800427e:	e02d      	b.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f837 	bl	80042f4 <I2C_IsAcknowledgeFailed>
 8004286:	4603      	mov	r3, r0
 8004288:	2b00      	cmp	r3, #0
 800428a:	d001      	beq.n	8004290 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800428c:	2301      	movs	r3, #1
 800428e:	e02d      	b.n	80042ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004296:	d021      	beq.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004298:	f7fe ff30 	bl	80030fc <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	68ba      	ldr	r2, [r7, #8]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d302      	bcc.n	80042ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80042a8:	68bb      	ldr	r3, [r7, #8]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d116      	bne.n	80042dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2220      	movs	r2, #32
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	2200      	movs	r2, #0
 80042c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042c8:	f043 0220 	orr.w	r2, r3, #32
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e007      	b.n	80042ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	f003 0304 	and.w	r3, r3, #4
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d1ca      	bne.n	8004280 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3710      	adds	r7, #16
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b083      	sub	sp, #12
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	695b      	ldr	r3, [r3, #20]
 8004302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004306:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800430a:	d11b      	bne.n	8004344 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004314:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2220      	movs	r2, #32
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	f043 0204 	orr.w	r2, r3, #4
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e000      	b.n	8004346 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004344:	2300      	movs	r3, #0
}
 8004346:	4618      	mov	r0, r3
 8004348:	370c      	adds	r7, #12
 800434a:	46bd      	mov	sp, r7
 800434c:	bc80      	pop	{r7}
 800434e:	4770      	bx	lr

08004350 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b086      	sub	sp, #24
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d101      	bne.n	8004362 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	e304      	b.n	800496c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b00      	cmp	r3, #0
 800436c:	f000 8087 	beq.w	800447e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004370:	4b92      	ldr	r3, [pc, #584]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	f003 030c 	and.w	r3, r3, #12
 8004378:	2b04      	cmp	r3, #4
 800437a:	d00c      	beq.n	8004396 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800437c:	4b8f      	ldr	r3, [pc, #572]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f003 030c 	and.w	r3, r3, #12
 8004384:	2b08      	cmp	r3, #8
 8004386:	d112      	bne.n	80043ae <HAL_RCC_OscConfig+0x5e>
 8004388:	4b8c      	ldr	r3, [pc, #560]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004390:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004394:	d10b      	bne.n	80043ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004396:	4b89      	ldr	r3, [pc, #548]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d06c      	beq.n	800447c <HAL_RCC_OscConfig+0x12c>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d168      	bne.n	800447c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80043aa:	2301      	movs	r3, #1
 80043ac:	e2de      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043b6:	d106      	bne.n	80043c6 <HAL_RCC_OscConfig+0x76>
 80043b8:	4b80      	ldr	r3, [pc, #512]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a7f      	ldr	r2, [pc, #508]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043c2:	6013      	str	r3, [r2, #0]
 80043c4:	e02e      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d10c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x98>
 80043ce:	4b7b      	ldr	r3, [pc, #492]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4a7a      	ldr	r2, [pc, #488]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80043d8:	6013      	str	r3, [r2, #0]
 80043da:	4b78      	ldr	r3, [pc, #480]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	4a77      	ldr	r2, [pc, #476]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80043e4:	6013      	str	r3, [r2, #0]
 80043e6:	e01d      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	689b      	ldr	r3, [r3, #8]
 80043ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80043f0:	d10c      	bne.n	800440c <HAL_RCC_OscConfig+0xbc>
 80043f2:	4b72      	ldr	r3, [pc, #456]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a71      	ldr	r2, [pc, #452]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80043f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	4b6f      	ldr	r3, [pc, #444]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a6e      	ldr	r2, [pc, #440]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004408:	6013      	str	r3, [r2, #0]
 800440a:	e00b      	b.n	8004424 <HAL_RCC_OscConfig+0xd4>
 800440c:	4b6b      	ldr	r3, [pc, #428]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a6a      	ldr	r2, [pc, #424]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004412:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004416:	6013      	str	r3, [r2, #0]
 8004418:	4b68      	ldr	r3, [pc, #416]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a67      	ldr	r2, [pc, #412]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800441e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004422:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d013      	beq.n	8004454 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800442c:	f7fe fe66 	bl	80030fc <HAL_GetTick>
 8004430:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004432:	e008      	b.n	8004446 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004434:	f7fe fe62 	bl	80030fc <HAL_GetTick>
 8004438:	4602      	mov	r2, r0
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	1ad3      	subs	r3, r2, r3
 800443e:	2b64      	cmp	r3, #100	; 0x64
 8004440:	d901      	bls.n	8004446 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e292      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004446:	4b5d      	ldr	r3, [pc, #372]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0f0      	beq.n	8004434 <HAL_RCC_OscConfig+0xe4>
 8004452:	e014      	b.n	800447e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fe fe52 	bl	80030fc <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800445c:	f7fe fe4e 	bl	80030fc <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b64      	cmp	r3, #100	; 0x64
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e27e      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800446e:	4b53      	ldr	r3, [pc, #332]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x10c>
 800447a:	e000      	b.n	800447e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800447c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0302 	and.w	r3, r3, #2
 8004486:	2b00      	cmp	r3, #0
 8004488:	d063      	beq.n	8004552 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800448a:	4b4c      	ldr	r3, [pc, #304]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 800448c:	685b      	ldr	r3, [r3, #4]
 800448e:	f003 030c 	and.w	r3, r3, #12
 8004492:	2b00      	cmp	r3, #0
 8004494:	d00b      	beq.n	80044ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004496:	4b49      	ldr	r3, [pc, #292]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	f003 030c 	and.w	r3, r3, #12
 800449e:	2b08      	cmp	r3, #8
 80044a0:	d11c      	bne.n	80044dc <HAL_RCC_OscConfig+0x18c>
 80044a2:	4b46      	ldr	r3, [pc, #280]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d116      	bne.n	80044dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044ae:	4b43      	ldr	r3, [pc, #268]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	f003 0302 	and.w	r3, r3, #2
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d005      	beq.n	80044c6 <HAL_RCC_OscConfig+0x176>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d001      	beq.n	80044c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e252      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044c6:	4b3d      	ldr	r3, [pc, #244]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	699b      	ldr	r3, [r3, #24]
 80044d2:	00db      	lsls	r3, r3, #3
 80044d4:	4939      	ldr	r1, [pc, #228]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044da:	e03a      	b.n	8004552 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	695b      	ldr	r3, [r3, #20]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d020      	beq.n	8004526 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044e4:	4b36      	ldr	r3, [pc, #216]	; (80045c0 <HAL_RCC_OscConfig+0x270>)
 80044e6:	2201      	movs	r2, #1
 80044e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ea:	f7fe fe07 	bl	80030fc <HAL_GetTick>
 80044ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044f0:	e008      	b.n	8004504 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044f2:	f7fe fe03 	bl	80030fc <HAL_GetTick>
 80044f6:	4602      	mov	r2, r0
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	1ad3      	subs	r3, r2, r3
 80044fc:	2b02      	cmp	r3, #2
 80044fe:	d901      	bls.n	8004504 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004500:	2303      	movs	r3, #3
 8004502:	e233      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004504:	4b2d      	ldr	r3, [pc, #180]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0f0      	beq.n	80044f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004510:	4b2a      	ldr	r3, [pc, #168]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	699b      	ldr	r3, [r3, #24]
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	4927      	ldr	r1, [pc, #156]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004520:	4313      	orrs	r3, r2
 8004522:	600b      	str	r3, [r1, #0]
 8004524:	e015      	b.n	8004552 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004526:	4b26      	ldr	r3, [pc, #152]	; (80045c0 <HAL_RCC_OscConfig+0x270>)
 8004528:	2200      	movs	r2, #0
 800452a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800452c:	f7fe fde6 	bl	80030fc <HAL_GetTick>
 8004530:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004532:	e008      	b.n	8004546 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004534:	f7fe fde2 	bl	80030fc <HAL_GetTick>
 8004538:	4602      	mov	r2, r0
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	1ad3      	subs	r3, r2, r3
 800453e:	2b02      	cmp	r3, #2
 8004540:	d901      	bls.n	8004546 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e212      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004546:	4b1d      	ldr	r3, [pc, #116]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0302 	and.w	r3, r3, #2
 800454e:	2b00      	cmp	r3, #0
 8004550:	d1f0      	bne.n	8004534 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f003 0308 	and.w	r3, r3, #8
 800455a:	2b00      	cmp	r3, #0
 800455c:	d03a      	beq.n	80045d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	69db      	ldr	r3, [r3, #28]
 8004562:	2b00      	cmp	r3, #0
 8004564:	d019      	beq.n	800459a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004566:	4b17      	ldr	r3, [pc, #92]	; (80045c4 <HAL_RCC_OscConfig+0x274>)
 8004568:	2201      	movs	r2, #1
 800456a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800456c:	f7fe fdc6 	bl	80030fc <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004572:	e008      	b.n	8004586 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7fe fdc2 	bl	80030fc <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d901      	bls.n	8004586 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e1f2      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004586:	4b0d      	ldr	r3, [pc, #52]	; (80045bc <HAL_RCC_OscConfig+0x26c>)
 8004588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800458a:	f003 0302 	and.w	r3, r3, #2
 800458e:	2b00      	cmp	r3, #0
 8004590:	d0f0      	beq.n	8004574 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004592:	2001      	movs	r0, #1
 8004594:	f000 fbf4 	bl	8004d80 <RCC_Delay>
 8004598:	e01c      	b.n	80045d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800459a:	4b0a      	ldr	r3, [pc, #40]	; (80045c4 <HAL_RCC_OscConfig+0x274>)
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045a0:	f7fe fdac 	bl	80030fc <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045a6:	e00f      	b.n	80045c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045a8:	f7fe fda8 	bl	80030fc <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b02      	cmp	r3, #2
 80045b4:	d908      	bls.n	80045c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e1d8      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
 80045ba:	bf00      	nop
 80045bc:	40021000 	.word	0x40021000
 80045c0:	42420000 	.word	0x42420000
 80045c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80045c8:	4b9b      	ldr	r3, [pc, #620]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80045ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d1e9      	bne.n	80045a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	f000 80a6 	beq.w	800472e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045e2:	2300      	movs	r3, #0
 80045e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045e6:	4b94      	ldr	r3, [pc, #592]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80045e8:	69db      	ldr	r3, [r3, #28]
 80045ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d10d      	bne.n	800460e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045f2:	4b91      	ldr	r3, [pc, #580]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	4a90      	ldr	r2, [pc, #576]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80045f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80045fc:	61d3      	str	r3, [r2, #28]
 80045fe:	4b8e      	ldr	r3, [pc, #568]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004600:	69db      	ldr	r3, [r3, #28]
 8004602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004606:	60bb      	str	r3, [r7, #8]
 8004608:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800460a:	2301      	movs	r3, #1
 800460c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460e:	4b8b      	ldr	r3, [pc, #556]	; (800483c <HAL_RCC_OscConfig+0x4ec>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004616:	2b00      	cmp	r3, #0
 8004618:	d118      	bne.n	800464c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800461a:	4b88      	ldr	r3, [pc, #544]	; (800483c <HAL_RCC_OscConfig+0x4ec>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4a87      	ldr	r2, [pc, #540]	; (800483c <HAL_RCC_OscConfig+0x4ec>)
 8004620:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004624:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004626:	f7fe fd69 	bl	80030fc <HAL_GetTick>
 800462a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800462c:	e008      	b.n	8004640 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800462e:	f7fe fd65 	bl	80030fc <HAL_GetTick>
 8004632:	4602      	mov	r2, r0
 8004634:	693b      	ldr	r3, [r7, #16]
 8004636:	1ad3      	subs	r3, r2, r3
 8004638:	2b64      	cmp	r3, #100	; 0x64
 800463a:	d901      	bls.n	8004640 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800463c:	2303      	movs	r3, #3
 800463e:	e195      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004640:	4b7e      	ldr	r3, [pc, #504]	; (800483c <HAL_RCC_OscConfig+0x4ec>)
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004648:	2b00      	cmp	r3, #0
 800464a:	d0f0      	beq.n	800462e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	691b      	ldr	r3, [r3, #16]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d106      	bne.n	8004662 <HAL_RCC_OscConfig+0x312>
 8004654:	4b78      	ldr	r3, [pc, #480]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	4a77      	ldr	r2, [pc, #476]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800465a:	f043 0301 	orr.w	r3, r3, #1
 800465e:	6213      	str	r3, [r2, #32]
 8004660:	e02d      	b.n	80046be <HAL_RCC_OscConfig+0x36e>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10c      	bne.n	8004684 <HAL_RCC_OscConfig+0x334>
 800466a:	4b73      	ldr	r3, [pc, #460]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	4a72      	ldr	r2, [pc, #456]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004670:	f023 0301 	bic.w	r3, r3, #1
 8004674:	6213      	str	r3, [r2, #32]
 8004676:	4b70      	ldr	r3, [pc, #448]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004678:	6a1b      	ldr	r3, [r3, #32]
 800467a:	4a6f      	ldr	r2, [pc, #444]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800467c:	f023 0304 	bic.w	r3, r3, #4
 8004680:	6213      	str	r3, [r2, #32]
 8004682:	e01c      	b.n	80046be <HAL_RCC_OscConfig+0x36e>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	691b      	ldr	r3, [r3, #16]
 8004688:	2b05      	cmp	r3, #5
 800468a:	d10c      	bne.n	80046a6 <HAL_RCC_OscConfig+0x356>
 800468c:	4b6a      	ldr	r3, [pc, #424]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800468e:	6a1b      	ldr	r3, [r3, #32]
 8004690:	4a69      	ldr	r2, [pc, #420]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004692:	f043 0304 	orr.w	r3, r3, #4
 8004696:	6213      	str	r3, [r2, #32]
 8004698:	4b67      	ldr	r3, [pc, #412]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800469a:	6a1b      	ldr	r3, [r3, #32]
 800469c:	4a66      	ldr	r2, [pc, #408]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800469e:	f043 0301 	orr.w	r3, r3, #1
 80046a2:	6213      	str	r3, [r2, #32]
 80046a4:	e00b      	b.n	80046be <HAL_RCC_OscConfig+0x36e>
 80046a6:	4b64      	ldr	r3, [pc, #400]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	4a63      	ldr	r2, [pc, #396]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80046ac:	f023 0301 	bic.w	r3, r3, #1
 80046b0:	6213      	str	r3, [r2, #32]
 80046b2:	4b61      	ldr	r3, [pc, #388]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	4a60      	ldr	r2, [pc, #384]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80046b8:	f023 0304 	bic.w	r3, r3, #4
 80046bc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d015      	beq.n	80046f2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046c6:	f7fe fd19 	bl	80030fc <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046cc:	e00a      	b.n	80046e4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046ce:	f7fe fd15 	bl	80030fc <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046dc:	4293      	cmp	r3, r2
 80046de:	d901      	bls.n	80046e4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e143      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046e4:	4b54      	ldr	r3, [pc, #336]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	f003 0302 	and.w	r3, r3, #2
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d0ee      	beq.n	80046ce <HAL_RCC_OscConfig+0x37e>
 80046f0:	e014      	b.n	800471c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046f2:	f7fe fd03 	bl	80030fc <HAL_GetTick>
 80046f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046f8:	e00a      	b.n	8004710 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046fa:	f7fe fcff 	bl	80030fc <HAL_GetTick>
 80046fe:	4602      	mov	r2, r0
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	1ad3      	subs	r3, r2, r3
 8004704:	f241 3288 	movw	r2, #5000	; 0x1388
 8004708:	4293      	cmp	r3, r2
 800470a:	d901      	bls.n	8004710 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800470c:	2303      	movs	r3, #3
 800470e:	e12d      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004710:	4b49      	ldr	r3, [pc, #292]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004712:	6a1b      	ldr	r3, [r3, #32]
 8004714:	f003 0302 	and.w	r3, r3, #2
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ee      	bne.n	80046fa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800471c:	7dfb      	ldrb	r3, [r7, #23]
 800471e:	2b01      	cmp	r3, #1
 8004720:	d105      	bne.n	800472e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004722:	4b45      	ldr	r3, [pc, #276]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	4a44      	ldr	r2, [pc, #272]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004728:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800472c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004732:	2b00      	cmp	r3, #0
 8004734:	f000 808c 	beq.w	8004850 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8004738:	4b3f      	ldr	r3, [pc, #252]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800473a:	685b      	ldr	r3, [r3, #4]
 800473c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004744:	d10e      	bne.n	8004764 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8004746:	4b3c      	ldr	r3, [pc, #240]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800474e:	2b08      	cmp	r3, #8
 8004750:	d108      	bne.n	8004764 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8004752:	4b39      	ldr	r3, [pc, #228]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800475a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800475e:	d101      	bne.n	8004764 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e103      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	2b02      	cmp	r3, #2
 800476a:	d14e      	bne.n	800480a <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800476c:	4b32      	ldr	r3, [pc, #200]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004774:	2b00      	cmp	r3, #0
 8004776:	d009      	beq.n	800478c <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8004778:	4b2f      	ldr	r3, [pc, #188]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800477a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800477c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8004784:	429a      	cmp	r2, r3
 8004786:	d001      	beq.n	800478c <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e0ef      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800478c:	4b2c      	ldr	r3, [pc, #176]	; (8004840 <HAL_RCC_OscConfig+0x4f0>)
 800478e:	2200      	movs	r2, #0
 8004790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004792:	f7fe fcb3 	bl	80030fc <HAL_GetTick>
 8004796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8004798:	e008      	b.n	80047ac <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800479a:	f7fe fcaf 	bl	80030fc <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	1ad3      	subs	r3, r2, r3
 80047a4:	2b64      	cmp	r3, #100	; 0x64
 80047a6:	d901      	bls.n	80047ac <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80047a8:	2303      	movs	r3, #3
 80047aa:	e0df      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 80047ac:	4b22      	ldr	r3, [pc, #136]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d1f0      	bne.n	800479a <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 80047b8:	4b1f      	ldr	r3, [pc, #124]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047c4:	491c      	ldr	r1, [pc, #112]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047c6:	4313      	orrs	r3, r2
 80047c8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80047ca:	4b1b      	ldr	r3, [pc, #108]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047ce:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	4918      	ldr	r1, [pc, #96]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047d8:	4313      	orrs	r3, r2
 80047da:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80047dc:	4b18      	ldr	r3, [pc, #96]	; (8004840 <HAL_RCC_OscConfig+0x4f0>)
 80047de:	2201      	movs	r2, #1
 80047e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e2:	f7fe fc8b 	bl	80030fc <HAL_GetTick>
 80047e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80047e8:	e008      	b.n	80047fc <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80047ea:	f7fe fc87 	bl	80030fc <HAL_GetTick>
 80047ee:	4602      	mov	r2, r0
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	1ad3      	subs	r3, r2, r3
 80047f4:	2b64      	cmp	r3, #100	; 0x64
 80047f6:	d901      	bls.n	80047fc <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80047f8:	2303      	movs	r3, #3
 80047fa:	e0b7      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80047fc:	4b0e      	ldr	r3, [pc, #56]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d0f0      	beq.n	80047ea <HAL_RCC_OscConfig+0x49a>
 8004808:	e022      	b.n	8004850 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 800480a:	4b0b      	ldr	r3, [pc, #44]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 800480c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800480e:	4a0a      	ldr	r2, [pc, #40]	; (8004838 <HAL_RCC_OscConfig+0x4e8>)
 8004810:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004814:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 8004816:	4b0a      	ldr	r3, [pc, #40]	; (8004840 <HAL_RCC_OscConfig+0x4f0>)
 8004818:	2200      	movs	r2, #0
 800481a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800481c:	f7fe fc6e 	bl	80030fc <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004822:	e00f      	b.n	8004844 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004824:	f7fe fc6a 	bl	80030fc <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b64      	cmp	r3, #100	; 0x64
 8004830:	d908      	bls.n	8004844 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e09a      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
 8004836:	bf00      	nop
 8004838:	40021000 	.word	0x40021000
 800483c:	40007000 	.word	0x40007000
 8004840:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8004844:	4b4b      	ldr	r3, [pc, #300]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800484c:	2b00      	cmp	r3, #0
 800484e:	d1e9      	bne.n	8004824 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	6a1b      	ldr	r3, [r3, #32]
 8004854:	2b00      	cmp	r3, #0
 8004856:	f000 8088 	beq.w	800496a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800485a:	4b46      	ldr	r3, [pc, #280]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	f003 030c 	and.w	r3, r3, #12
 8004862:	2b08      	cmp	r3, #8
 8004864:	d068      	beq.n	8004938 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	2b02      	cmp	r3, #2
 800486c:	d14d      	bne.n	800490a <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800486e:	4b42      	ldr	r3, [pc, #264]	; (8004978 <HAL_RCC_OscConfig+0x628>)
 8004870:	2200      	movs	r2, #0
 8004872:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004874:	f7fe fc42 	bl	80030fc <HAL_GetTick>
 8004878:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800487a:	e008      	b.n	800488e <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800487c:	f7fe fc3e 	bl	80030fc <HAL_GetTick>
 8004880:	4602      	mov	r2, r0
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	1ad3      	subs	r3, r2, r3
 8004886:	2b02      	cmp	r3, #2
 8004888:	d901      	bls.n	800488e <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800488a:	2303      	movs	r3, #3
 800488c:	e06e      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800488e:	4b39      	ldr	r3, [pc, #228]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d1f0      	bne.n	800487c <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048a2:	d10f      	bne.n	80048c4 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 80048a4:	4b33      	ldr	r3, [pc, #204]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	4931      	ldr	r1, [pc, #196]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048b2:	4b30      	ldr	r3, [pc, #192]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b6:	f023 020f 	bic.w	r2, r3, #15
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	68db      	ldr	r3, [r3, #12]
 80048be:	492d      	ldr	r1, [pc, #180]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048c4:	4b2b      	ldr	r3, [pc, #172]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048c6:	685b      	ldr	r3, [r3, #4]
 80048c8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d4:	430b      	orrs	r3, r1
 80048d6:	4927      	ldr	r1, [pc, #156]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048dc:	4b26      	ldr	r3, [pc, #152]	; (8004978 <HAL_RCC_OscConfig+0x628>)
 80048de:	2201      	movs	r2, #1
 80048e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048e2:	f7fe fc0b 	bl	80030fc <HAL_GetTick>
 80048e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048e8:	e008      	b.n	80048fc <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048ea:	f7fe fc07 	bl	80030fc <HAL_GetTick>
 80048ee:	4602      	mov	r2, r0
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d901      	bls.n	80048fc <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80048f8:	2303      	movs	r3, #3
 80048fa:	e037      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048fc:	4b1d      	ldr	r3, [pc, #116]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004904:	2b00      	cmp	r3, #0
 8004906:	d0f0      	beq.n	80048ea <HAL_RCC_OscConfig+0x59a>
 8004908:	e02f      	b.n	800496a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800490a:	4b1b      	ldr	r3, [pc, #108]	; (8004978 <HAL_RCC_OscConfig+0x628>)
 800490c:	2200      	movs	r2, #0
 800490e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004910:	f7fe fbf4 	bl	80030fc <HAL_GetTick>
 8004914:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004916:	e008      	b.n	800492a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004918:	f7fe fbf0 	bl	80030fc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	2b02      	cmp	r3, #2
 8004924:	d901      	bls.n	800492a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8004926:	2303      	movs	r3, #3
 8004928:	e020      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800492a:	4b12      	ldr	r3, [pc, #72]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d1f0      	bne.n	8004918 <HAL_RCC_OscConfig+0x5c8>
 8004936:	e018      	b.n	800496a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	2b01      	cmp	r3, #1
 800493e:	d101      	bne.n	8004944 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	e013      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004944:	4b0b      	ldr	r3, [pc, #44]	; (8004974 <HAL_RCC_OscConfig+0x624>)
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004954:	429a      	cmp	r2, r3
 8004956:	d106      	bne.n	8004966 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004962:	429a      	cmp	r2, r3
 8004964:	d001      	beq.n	800496a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e000      	b.n	800496c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800496a:	2300      	movs	r3, #0
}
 800496c:	4618      	mov	r0, r3
 800496e:	3718      	adds	r7, #24
 8004970:	46bd      	mov	sp, r7
 8004972:	bd80      	pop	{r7, pc}
 8004974:	40021000 	.word	0x40021000
 8004978:	42420060 	.word	0x42420060

0800497c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
 8004984:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d101      	bne.n	8004990 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e0d0      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004990:	4b6a      	ldr	r3, [pc, #424]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f003 0307 	and.w	r3, r3, #7
 8004998:	683a      	ldr	r2, [r7, #0]
 800499a:	429a      	cmp	r2, r3
 800499c:	d910      	bls.n	80049c0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800499e:	4b67      	ldr	r3, [pc, #412]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f023 0207 	bic.w	r2, r3, #7
 80049a6:	4965      	ldr	r1, [pc, #404]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ae:	4b63      	ldr	r3, [pc, #396]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f003 0307 	and.w	r3, r3, #7
 80049b6:	683a      	ldr	r2, [r7, #0]
 80049b8:	429a      	cmp	r2, r3
 80049ba:	d001      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e0b8      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0302 	and.w	r3, r3, #2
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d020      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f003 0304 	and.w	r3, r3, #4
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049d8:	4b59      	ldr	r3, [pc, #356]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 80049da:	685b      	ldr	r3, [r3, #4]
 80049dc:	4a58      	ldr	r2, [pc, #352]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 80049de:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80049e2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 0308 	and.w	r3, r3, #8
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d005      	beq.n	80049fc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80049f0:	4b53      	ldr	r3, [pc, #332]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4a52      	ldr	r2, [pc, #328]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 80049f6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80049fa:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049fc:	4b50      	ldr	r3, [pc, #320]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	494d      	ldr	r1, [pc, #308]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d040      	beq.n	8004a9c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d107      	bne.n	8004a32 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a22:	4b47      	ldr	r3, [pc, #284]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d115      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e07f      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	2b02      	cmp	r3, #2
 8004a38:	d107      	bne.n	8004a4a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a3a:	4b41      	ldr	r3, [pc, #260]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d109      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a46:	2301      	movs	r3, #1
 8004a48:	e073      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a4a:	4b3d      	ldr	r3, [pc, #244]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f003 0302 	and.w	r3, r3, #2
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d101      	bne.n	8004a5a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e06b      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a5a:	4b39      	ldr	r3, [pc, #228]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	f023 0203 	bic.w	r2, r3, #3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	4936      	ldr	r1, [pc, #216]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a6c:	f7fe fb46 	bl	80030fc <HAL_GetTick>
 8004a70:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a72:	e00a      	b.n	8004a8a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a74:	f7fe fb42 	bl	80030fc <HAL_GetTick>
 8004a78:	4602      	mov	r2, r0
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	1ad3      	subs	r3, r2, r3
 8004a7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a82:	4293      	cmp	r3, r2
 8004a84:	d901      	bls.n	8004a8a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e053      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8a:	4b2d      	ldr	r3, [pc, #180]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	f003 020c 	and.w	r2, r3, #12
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	685b      	ldr	r3, [r3, #4]
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d1eb      	bne.n	8004a74 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a9c:	4b27      	ldr	r3, [pc, #156]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0307 	and.w	r3, r3, #7
 8004aa4:	683a      	ldr	r2, [r7, #0]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d210      	bcs.n	8004acc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004aaa:	4b24      	ldr	r3, [pc, #144]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f023 0207 	bic.w	r2, r3, #7
 8004ab2:	4922      	ldr	r1, [pc, #136]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	4313      	orrs	r3, r2
 8004ab8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aba:	4b20      	ldr	r3, [pc, #128]	; (8004b3c <HAL_RCC_ClockConfig+0x1c0>)
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0307 	and.w	r3, r3, #7
 8004ac2:	683a      	ldr	r2, [r7, #0]
 8004ac4:	429a      	cmp	r2, r3
 8004ac6:	d001      	beq.n	8004acc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ac8:	2301      	movs	r3, #1
 8004aca:	e032      	b.n	8004b32 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f003 0304 	and.w	r3, r3, #4
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d008      	beq.n	8004aea <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ad8:	4b19      	ldr	r3, [pc, #100]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	68db      	ldr	r3, [r3, #12]
 8004ae4:	4916      	ldr	r1, [pc, #88]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d009      	beq.n	8004b0a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004af6:	4b12      	ldr	r3, [pc, #72]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	691b      	ldr	r3, [r3, #16]
 8004b02:	00db      	lsls	r3, r3, #3
 8004b04:	490e      	ldr	r1, [pc, #56]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004b06:	4313      	orrs	r3, r2
 8004b08:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b0a:	f000 f821 	bl	8004b50 <HAL_RCC_GetSysClockFreq>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	4b0b      	ldr	r3, [pc, #44]	; (8004b40 <HAL_RCC_ClockConfig+0x1c4>)
 8004b12:	685b      	ldr	r3, [r3, #4]
 8004b14:	091b      	lsrs	r3, r3, #4
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	490a      	ldr	r1, [pc, #40]	; (8004b44 <HAL_RCC_ClockConfig+0x1c8>)
 8004b1c:	5ccb      	ldrb	r3, [r1, r3]
 8004b1e:	fa22 f303 	lsr.w	r3, r2, r3
 8004b22:	4a09      	ldr	r2, [pc, #36]	; (8004b48 <HAL_RCC_ClockConfig+0x1cc>)
 8004b24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b26:	4b09      	ldr	r3, [pc, #36]	; (8004b4c <HAL_RCC_ClockConfig+0x1d0>)
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f7fe faa4 	bl	8003078 <HAL_InitTick>

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3710      	adds	r7, #16
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40022000 	.word	0x40022000
 8004b40:	40021000 	.word	0x40021000
 8004b44:	0800a094 	.word	0x0800a094
 8004b48:	20000014 	.word	0x20000014
 8004b4c:	20000018 	.word	0x20000018

08004b50 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004b54:	b091      	sub	sp, #68	; 0x44
 8004b56:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8004b58:	4b6a      	ldr	r3, [pc, #424]	; (8004d04 <HAL_RCC_GetSysClockFreq+0x1b4>)
 8004b5a:	f107 0414 	add.w	r4, r7, #20
 8004b5e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b60:	c407      	stmia	r4!, {r0, r1, r2}
 8004b62:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8004b64:	4b68      	ldr	r3, [pc, #416]	; (8004d08 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b66:	1d3c      	adds	r4, r7, #4
 8004b68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004b6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	637b      	str	r3, [r7, #52]	; 0x34
 8004b72:	2300      	movs	r3, #0
 8004b74:	633b      	str	r3, [r7, #48]	; 0x30
 8004b76:	2300      	movs	r3, #0
 8004b78:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	62bb      	str	r3, [r7, #40]	; 0x28
 8004b86:	2300      	movs	r3, #0
 8004b88:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b8a:	4b60      	ldr	r3, [pc, #384]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004b8c:	685b      	ldr	r3, [r3, #4]
 8004b8e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b92:	f003 030c 	and.w	r3, r3, #12
 8004b96:	2b04      	cmp	r3, #4
 8004b98:	d002      	beq.n	8004ba0 <HAL_RCC_GetSysClockFreq+0x50>
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d003      	beq.n	8004ba6 <HAL_RCC_GetSysClockFreq+0x56>
 8004b9e:	e0a8      	b.n	8004cf2 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ba0:	4b5b      	ldr	r3, [pc, #364]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004ba2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004ba4:	e0a8      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ba6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ba8:	0c9b      	lsrs	r3, r3, #18
 8004baa:	f003 030f 	and.w	r3, r3, #15
 8004bae:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004bb2:	4413      	add	r3, r2
 8004bb4:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8004bb8:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004bbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	f000 808e 	beq.w	8004ce2 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8004bc6:	4b51      	ldr	r3, [pc, #324]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	f003 030f 	and.w	r3, r3, #15
 8004bce:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8004bd2:	4413      	add	r3, r2
 8004bd4:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004bd8:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8004bda:	4b4c      	ldr	r3, [pc, #304]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bde:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d06b      	beq.n	8004cbe <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8004be6:	4b49      	ldr	r3, [pc, #292]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bea:	091b      	lsrs	r3, r3, #4
 8004bec:	f003 030f 	and.w	r3, r3, #15
 8004bf0:	3301      	adds	r3, #1
 8004bf2:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8004bf4:	4b45      	ldr	r3, [pc, #276]	; (8004d0c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	3302      	adds	r3, #2
 8004c00:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 8004c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c04:	4618      	mov	r0, r3
 8004c06:	f04f 0100 	mov.w	r1, #0
 8004c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	f04f 0300 	mov.w	r3, #0
 8004c12:	fb02 f501 	mul.w	r5, r2, r1
 8004c16:	fb00 f403 	mul.w	r4, r0, r3
 8004c1a:	192e      	adds	r6, r5, r4
 8004c1c:	fba0 4502 	umull	r4, r5, r0, r2
 8004c20:	1973      	adds	r3, r6, r5
 8004c22:	461d      	mov	r5, r3
 8004c24:	4620      	mov	r0, r4
 8004c26:	4629      	mov	r1, r5
 8004c28:	f04f 0200 	mov.w	r2, #0
 8004c2c:	f04f 0300 	mov.w	r3, #0
 8004c30:	014b      	lsls	r3, r1, #5
 8004c32:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004c36:	0142      	lsls	r2, r0, #5
 8004c38:	4610      	mov	r0, r2
 8004c3a:	4619      	mov	r1, r3
 8004c3c:	1b00      	subs	r0, r0, r4
 8004c3e:	eb61 0105 	sbc.w	r1, r1, r5
 8004c42:	f04f 0200 	mov.w	r2, #0
 8004c46:	f04f 0300 	mov.w	r3, #0
 8004c4a:	018b      	lsls	r3, r1, #6
 8004c4c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c50:	0182      	lsls	r2, r0, #6
 8004c52:	1a12      	subs	r2, r2, r0
 8004c54:	eb63 0301 	sbc.w	r3, r3, r1
 8004c58:	f04f 0000 	mov.w	r0, #0
 8004c5c:	f04f 0100 	mov.w	r1, #0
 8004c60:	00d9      	lsls	r1, r3, #3
 8004c62:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c66:	00d0      	lsls	r0, r2, #3
 8004c68:	4602      	mov	r2, r0
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	1912      	adds	r2, r2, r4
 8004c6e:	eb45 0303 	adc.w	r3, r5, r3
 8004c72:	f04f 0000 	mov.w	r0, #0
 8004c76:	f04f 0100 	mov.w	r1, #0
 8004c7a:	0299      	lsls	r1, r3, #10
 8004c7c:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c80:	0290      	lsls	r0, r2, #10
 8004c82:	4602      	mov	r2, r0
 8004c84:	460b      	mov	r3, r1
 8004c86:	4690      	mov	r8, r2
 8004c88:	4699      	mov	r9, r3
 8004c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c8c:	4618      	mov	r0, r3
 8004c8e:	f04f 0100 	mov.w	r1, #0
 8004c92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c94:	461a      	mov	r2, r3
 8004c96:	f04f 0300 	mov.w	r3, #0
 8004c9a:	fb02 f501 	mul.w	r5, r2, r1
 8004c9e:	fb00 f403 	mul.w	r4, r0, r3
 8004ca2:	442c      	add	r4, r5
 8004ca4:	fba0 2302 	umull	r2, r3, r0, r2
 8004ca8:	18e1      	adds	r1, r4, r3
 8004caa:	460b      	mov	r3, r1
 8004cac:	4640      	mov	r0, r8
 8004cae:	4649      	mov	r1, r9
 8004cb0:	f7fb ff56 	bl	8000b60 <__aeabi_uldivmod>
 8004cb4:	4602      	mov	r2, r0
 8004cb6:	460b      	mov	r3, r1
 8004cb8:	4613      	mov	r3, r2
 8004cba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cbc:	e007      	b.n	8004cce <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 8004cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cc0:	4a13      	ldr	r2, [pc, #76]	; (8004d10 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004cc2:	fb02 f203 	mul.w	r2, r2, r3
 8004cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ccc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8004cce:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004cd2:	461a      	mov	r2, r3
 8004cd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d108      	bne.n	8004cec <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 8004cda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cdc:	085b      	lsrs	r3, r3, #1
 8004cde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ce0:	e004      	b.n	8004cec <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ce2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce4:	4a0b      	ldr	r2, [pc, #44]	; (8004d14 <HAL_RCC_GetSysClockFreq+0x1c4>)
 8004ce6:	fb02 f303 	mul.w	r3, r2, r3
 8004cea:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 8004cec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cee:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cf0:	e002      	b.n	8004cf8 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004cf2:	4b09      	ldr	r3, [pc, #36]	; (8004d18 <HAL_RCC_GetSysClockFreq+0x1c8>)
 8004cf4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8004cf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3744      	adds	r7, #68	; 0x44
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004d04:	080098e0 	.word	0x080098e0
 8004d08:	080098f0 	.word	0x080098f0
 8004d0c:	40021000 	.word	0x40021000
 8004d10:	00f42400 	.word	0x00f42400
 8004d14:	003d0900 	.word	0x003d0900
 8004d18:	007a1200 	.word	0x007a1200

08004d1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d1c:	b480      	push	{r7}
 8004d1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d20:	4b02      	ldr	r3, [pc, #8]	; (8004d2c <HAL_RCC_GetHCLKFreq+0x10>)
 8004d22:	681b      	ldr	r3, [r3, #0]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bc80      	pop	{r7}
 8004d2a:	4770      	bx	lr
 8004d2c:	20000014 	.word	0x20000014

08004d30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d30:	b580      	push	{r7, lr}
 8004d32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d34:	f7ff fff2 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d38:	4602      	mov	r2, r0
 8004d3a:	4b05      	ldr	r3, [pc, #20]	; (8004d50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d3c:	685b      	ldr	r3, [r3, #4]
 8004d3e:	0a1b      	lsrs	r3, r3, #8
 8004d40:	f003 0307 	and.w	r3, r3, #7
 8004d44:	4903      	ldr	r1, [pc, #12]	; (8004d54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d46:	5ccb      	ldrb	r3, [r1, r3]
 8004d48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	40021000 	.word	0x40021000
 8004d54:	0800a0a4 	.word	0x0800a0a4

08004d58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d5c:	f7ff ffde 	bl	8004d1c <HAL_RCC_GetHCLKFreq>
 8004d60:	4602      	mov	r2, r0
 8004d62:	4b05      	ldr	r3, [pc, #20]	; (8004d78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	0adb      	lsrs	r3, r3, #11
 8004d68:	f003 0307 	and.w	r3, r3, #7
 8004d6c:	4903      	ldr	r1, [pc, #12]	; (8004d7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d6e:	5ccb      	ldrb	r3, [r1, r3]
 8004d70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40021000 	.word	0x40021000
 8004d7c:	0800a0a4 	.word	0x0800a0a4

08004d80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004d88:	4b0a      	ldr	r3, [pc, #40]	; (8004db4 <RCC_Delay+0x34>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a0a      	ldr	r2, [pc, #40]	; (8004db8 <RCC_Delay+0x38>)
 8004d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d92:	0a5b      	lsrs	r3, r3, #9
 8004d94:	687a      	ldr	r2, [r7, #4]
 8004d96:	fb02 f303 	mul.w	r3, r2, r3
 8004d9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004d9c:	bf00      	nop
  }
  while (Delay --);
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	1e5a      	subs	r2, r3, #1
 8004da2:	60fa      	str	r2, [r7, #12]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d1f9      	bne.n	8004d9c <RCC_Delay+0x1c>
}
 8004da8:	bf00      	nop
 8004daa:	bf00      	nop
 8004dac:	3714      	adds	r7, #20
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bc80      	pop	{r7}
 8004db2:	4770      	bx	lr
 8004db4:	20000014 	.word	0x20000014
 8004db8:	10624dd3 	.word	0x10624dd3

08004dbc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b088      	sub	sp, #32
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004dc4:	2300      	movs	r3, #0
 8004dc6:	617b      	str	r3, [r7, #20]
 8004dc8:	2300      	movs	r3, #0
 8004dca:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0301 	and.w	r3, r3, #1
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d07d      	beq.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8004ddc:	2300      	movs	r3, #0
 8004dde:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004de0:	4b8b      	ldr	r3, [pc, #556]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004de2:	69db      	ldr	r3, [r3, #28]
 8004de4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d10d      	bne.n	8004e08 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004dec:	4b88      	ldr	r3, [pc, #544]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004dee:	69db      	ldr	r3, [r3, #28]
 8004df0:	4a87      	ldr	r2, [pc, #540]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004df2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004df6:	61d3      	str	r3, [r2, #28]
 8004df8:	4b85      	ldr	r3, [pc, #532]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004dfa:	69db      	ldr	r3, [r3, #28]
 8004dfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e00:	60fb      	str	r3, [r7, #12]
 8004e02:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004e04:	2301      	movs	r3, #1
 8004e06:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e08:	4b82      	ldr	r3, [pc, #520]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d118      	bne.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e14:	4b7f      	ldr	r3, [pc, #508]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4a7e      	ldr	r2, [pc, #504]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e1e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004e20:	f7fe f96c 	bl	80030fc <HAL_GetTick>
 8004e24:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e26:	e008      	b.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e28:	f7fe f968 	bl	80030fc <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b64      	cmp	r3, #100	; 0x64
 8004e34:	d901      	bls.n	8004e3a <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e0e5      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e3a:	4b76      	ldr	r3, [pc, #472]	; (8005014 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d0f0      	beq.n	8004e28 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004e46:	4b72      	ldr	r3, [pc, #456]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004e48:	6a1b      	ldr	r3, [r3, #32]
 8004e4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e4e:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d02e      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5e:	693a      	ldr	r2, [r7, #16]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d027      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004e64:	4b6a      	ldr	r3, [pc, #424]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e6c:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004e6e:	4b6a      	ldr	r3, [pc, #424]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004e70:	2201      	movs	r2, #1
 8004e72:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004e74:	4b68      	ldr	r3, [pc, #416]	; (8005018 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004e7a:	4a65      	ldr	r2, [pc, #404]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004e7c:	693b      	ldr	r3, [r7, #16]
 8004e7e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d014      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e8a:	f7fe f937 	bl	80030fc <HAL_GetTick>
 8004e8e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e90:	e00a      	b.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e92:	f7fe f933 	bl	80030fc <HAL_GetTick>
 8004e96:	4602      	mov	r2, r0
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	1ad3      	subs	r3, r2, r3
 8004e9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ea0:	4293      	cmp	r3, r2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e0ae      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ea8:	4b59      	ldr	r3, [pc, #356]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004eaa:	6a1b      	ldr	r3, [r3, #32]
 8004eac:	f003 0302 	and.w	r3, r3, #2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d0ee      	beq.n	8004e92 <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004eb4:	4b56      	ldr	r3, [pc, #344]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	4953      	ldr	r1, [pc, #332]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004ec6:	7efb      	ldrb	r3, [r7, #27]
 8004ec8:	2b01      	cmp	r3, #1
 8004eca:	d105      	bne.n	8004ed8 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ecc:	4b50      	ldr	r3, [pc, #320]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ece:	69db      	ldr	r3, [r3, #28]
 8004ed0:	4a4f      	ldr	r2, [pc, #316]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ed2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ed6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0302 	and.w	r3, r3, #2
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d008      	beq.n	8004ef6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004ee4:	4b4a      	ldr	r3, [pc, #296]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	4947      	ldr	r1, [pc, #284]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f003 0304 	and.w	r3, r3, #4
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d008      	beq.n	8004f14 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8004f02:	4b43      	ldr	r3, [pc, #268]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f06:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	68db      	ldr	r3, [r3, #12]
 8004f0e:	4940      	ldr	r1, [pc, #256]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0308 	and.w	r3, r3, #8
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d008      	beq.n	8004f32 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8004f20:	4b3b      	ldr	r3, [pc, #236]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f24:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	691b      	ldr	r3, [r3, #16]
 8004f2c:	4938      	ldr	r1, [pc, #224]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f2e:	4313      	orrs	r3, r2
 8004f30:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8004f32:	4b37      	ldr	r3, [pc, #220]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d105      	bne.n	8004f4a <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8004f3e:	4b34      	ldr	r3, [pc, #208]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d001      	beq.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d148      	bne.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8004f54:	4b2e      	ldr	r3, [pc, #184]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d138      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004f60:	4b2b      	ldr	r3, [pc, #172]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d009      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8004f6c:	4b28      	ldr	r3, [pc, #160]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f70:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8004f78:	429a      	cmp	r2, r3
 8004f7a:	d001      	beq.n	8004f80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e042      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8004f80:	4b23      	ldr	r3, [pc, #140]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f84:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	4920      	ldr	r1, [pc, #128]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8004f92:	4b1f      	ldr	r3, [pc, #124]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004f94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f96:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	491c      	ldr	r1, [pc, #112]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8004fa4:	4b1d      	ldr	r3, [pc, #116]	; (800501c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004faa:	f7fe f8a7 	bl	80030fc <HAL_GetTick>
 8004fae:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fb0:	e008      	b.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004fb2:	f7fe f8a3 	bl	80030fc <HAL_GetTick>
 8004fb6:	4602      	mov	r2, r0
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	1ad3      	subs	r3, r2, r3
 8004fbc:	2b64      	cmp	r3, #100	; 0x64
 8004fbe:	d901      	bls.n	8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8004fc0:	2303      	movs	r3, #3
 8004fc2:	e020      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004fc4:	4b12      	ldr	r3, [pc, #72]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d0f0      	beq.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8004fd0:	e009      	b.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8004fd2:	4b0f      	ldr	r3, [pc, #60]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fd6:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	695b      	ldr	r3, [r3, #20]
 8004fde:	429a      	cmp	r2, r3
 8004fe0:	d001      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e00f      	b.n	8005006 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f003 0310 	and.w	r3, r3, #16
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d008      	beq.n	8005004 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ff2:	4b07      	ldr	r3, [pc, #28]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	69db      	ldr	r3, [r3, #28]
 8004ffe:	4904      	ldr	r1, [pc, #16]	; (8005010 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8005000:	4313      	orrs	r3, r2
 8005002:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005004:	2300      	movs	r3, #0
}
 8005006:	4618      	mov	r0, r3
 8005008:	3720      	adds	r7, #32
 800500a:	46bd      	mov	sp, r7
 800500c:	bd80      	pop	{r7, pc}
 800500e:	bf00      	nop
 8005010:	40021000 	.word	0x40021000
 8005014:	40007000 	.word	0x40007000
 8005018:	42420440 	.word	0x42420440
 800501c:	42420070 	.word	0x42420070

08005020 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	b082      	sub	sp, #8
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e076      	b.n	8005120 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005036:	2b00      	cmp	r3, #0
 8005038:	d108      	bne.n	800504c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005042:	d009      	beq.n	8005058 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	61da      	str	r2, [r3, #28]
 800504a:	e005      	b.n	8005058 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	2200      	movs	r2, #0
 8005050:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2200      	movs	r2, #0
 800505c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005064:	b2db      	uxtb	r3, r3
 8005066:	2b00      	cmp	r3, #0
 8005068:	d106      	bne.n	8005078 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7fd fd36 	bl	8002ae4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2202      	movs	r2, #2
 800507c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800508e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	685b      	ldr	r3, [r3, #4]
 8005094:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80050a0:	431a      	orrs	r2, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	68db      	ldr	r3, [r3, #12]
 80050a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80050aa:	431a      	orrs	r2, r3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	691b      	ldr	r3, [r3, #16]
 80050b0:	f003 0302 	and.w	r3, r3, #2
 80050b4:	431a      	orrs	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	695b      	ldr	r3, [r3, #20]
 80050ba:	f003 0301 	and.w	r3, r3, #1
 80050be:	431a      	orrs	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	699b      	ldr	r3, [r3, #24]
 80050c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80050c8:	431a      	orrs	r2, r3
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80050d2:	431a      	orrs	r2, r3
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6a1b      	ldr	r3, [r3, #32]
 80050d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050dc:	ea42 0103 	orr.w	r1, r2, r3
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	430a      	orrs	r2, r1
 80050ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	0c1a      	lsrs	r2, r3, #16
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f002 0204 	and.w	r2, r2, #4
 80050fe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	69da      	ldr	r2, [r3, #28]
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800510e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2200      	movs	r2, #0
 8005114:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2201      	movs	r2, #1
 800511a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	4613      	mov	r3, r2
 8005136:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005138:	2300      	movs	r3, #0
 800513a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005142:	2b01      	cmp	r3, #1
 8005144:	d101      	bne.n	800514a <HAL_SPI_Transmit+0x22>
 8005146:	2302      	movs	r3, #2
 8005148:	e126      	b.n	8005398 <HAL_SPI_Transmit+0x270>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2201      	movs	r2, #1
 800514e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005152:	f7fd ffd3 	bl	80030fc <HAL_GetTick>
 8005156:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005158:	88fb      	ldrh	r3, [r7, #6]
 800515a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005162:	b2db      	uxtb	r3, r3
 8005164:	2b01      	cmp	r3, #1
 8005166:	d002      	beq.n	800516e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005168:	2302      	movs	r3, #2
 800516a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800516c:	e10b      	b.n	8005386 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d002      	beq.n	800517a <HAL_SPI_Transmit+0x52>
 8005174:	88fb      	ldrh	r3, [r7, #6]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d102      	bne.n	8005180 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800517a:	2301      	movs	r3, #1
 800517c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800517e:	e102      	b.n	8005386 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2203      	movs	r2, #3
 8005184:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2200      	movs	r2, #0
 800518c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	68ba      	ldr	r2, [r7, #8]
 8005192:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	88fa      	ldrh	r2, [r7, #6]
 8005198:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	88fa      	ldrh	r2, [r7, #6]
 800519e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	2200      	movs	r2, #0
 80051a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2200      	movs	r2, #0
 80051aa:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	2200      	movs	r2, #0
 80051b6:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	2200      	movs	r2, #0
 80051bc:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	689b      	ldr	r3, [r3, #8]
 80051c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051c6:	d10f      	bne.n	80051e8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	681a      	ldr	r2, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051f2:	2b40      	cmp	r3, #64	; 0x40
 80051f4:	d007      	beq.n	8005206 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005204:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	68db      	ldr	r3, [r3, #12]
 800520a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800520e:	d14b      	bne.n	80052a8 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d002      	beq.n	800521e <HAL_SPI_Transmit+0xf6>
 8005218:	8afb      	ldrh	r3, [r7, #22]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d13e      	bne.n	800529c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005222:	881a      	ldrh	r2, [r3, #0]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800522e:	1c9a      	adds	r2, r3, #2
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005238:	b29b      	uxth	r3, r3
 800523a:	3b01      	subs	r3, #1
 800523c:	b29a      	uxth	r2, r3
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005242:	e02b      	b.n	800529c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 0302 	and.w	r3, r3, #2
 800524e:	2b02      	cmp	r3, #2
 8005250:	d112      	bne.n	8005278 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005256:	881a      	ldrh	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005262:	1c9a      	adds	r2, r3, #2
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800526c:	b29b      	uxth	r3, r3
 800526e:	3b01      	subs	r3, #1
 8005270:	b29a      	uxth	r2, r3
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	86da      	strh	r2, [r3, #54]	; 0x36
 8005276:	e011      	b.n	800529c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005278:	f7fd ff40 	bl	80030fc <HAL_GetTick>
 800527c:	4602      	mov	r2, r0
 800527e:	69bb      	ldr	r3, [r7, #24]
 8005280:	1ad3      	subs	r3, r2, r3
 8005282:	683a      	ldr	r2, [r7, #0]
 8005284:	429a      	cmp	r2, r3
 8005286:	d803      	bhi.n	8005290 <HAL_SPI_Transmit+0x168>
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800528e:	d102      	bne.n	8005296 <HAL_SPI_Transmit+0x16e>
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d102      	bne.n	800529c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005296:	2303      	movs	r3, #3
 8005298:	77fb      	strb	r3, [r7, #31]
          goto error;
 800529a:	e074      	b.n	8005386 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052a0:	b29b      	uxth	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d1ce      	bne.n	8005244 <HAL_SPI_Transmit+0x11c>
 80052a6:	e04c      	b.n	8005342 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	685b      	ldr	r3, [r3, #4]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d002      	beq.n	80052b6 <HAL_SPI_Transmit+0x18e>
 80052b0:	8afb      	ldrh	r3, [r7, #22]
 80052b2:	2b01      	cmp	r3, #1
 80052b4:	d140      	bne.n	8005338 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	330c      	adds	r3, #12
 80052c0:	7812      	ldrb	r2, [r2, #0]
 80052c2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052c8:	1c5a      	adds	r2, r3, #1
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80052d2:	b29b      	uxth	r3, r3
 80052d4:	3b01      	subs	r3, #1
 80052d6:	b29a      	uxth	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80052dc:	e02c      	b.n	8005338 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	f003 0302 	and.w	r3, r3, #2
 80052e8:	2b02      	cmp	r3, #2
 80052ea:	d113      	bne.n	8005314 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	330c      	adds	r3, #12
 80052f6:	7812      	ldrb	r2, [r2, #0]
 80052f8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005308:	b29b      	uxth	r3, r3
 800530a:	3b01      	subs	r3, #1
 800530c:	b29a      	uxth	r2, r3
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	86da      	strh	r2, [r3, #54]	; 0x36
 8005312:	e011      	b.n	8005338 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005314:	f7fd fef2 	bl	80030fc <HAL_GetTick>
 8005318:	4602      	mov	r2, r0
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	1ad3      	subs	r3, r2, r3
 800531e:	683a      	ldr	r2, [r7, #0]
 8005320:	429a      	cmp	r2, r3
 8005322:	d803      	bhi.n	800532c <HAL_SPI_Transmit+0x204>
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800532a:	d102      	bne.n	8005332 <HAL_SPI_Transmit+0x20a>
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	2b00      	cmp	r3, #0
 8005330:	d102      	bne.n	8005338 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005336:	e026      	b.n	8005386 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800533c:	b29b      	uxth	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1cd      	bne.n	80052de <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	6839      	ldr	r1, [r7, #0]
 8005346:	68f8      	ldr	r0, [r7, #12]
 8005348:	f000 fa62 	bl	8005810 <SPI_EndRxTxTransaction>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d002      	beq.n	8005358 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2220      	movs	r2, #32
 8005356:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	2b00      	cmp	r3, #0
 800535e:	d10a      	bne.n	8005376 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005360:	2300      	movs	r3, #0
 8005362:	613b      	str	r3, [r7, #16]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	68db      	ldr	r3, [r3, #12]
 800536a:	613b      	str	r3, [r7, #16]
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	613b      	str	r3, [r7, #16]
 8005374:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800537a:	2b00      	cmp	r3, #0
 800537c:	d002      	beq.n	8005384 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	77fb      	strb	r3, [r7, #31]
 8005382:	e000      	b.n	8005386 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005384:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005396:	7ffb      	ldrb	r3, [r7, #31]
}
 8005398:	4618      	mov	r0, r3
 800539a:	3720      	adds	r7, #32
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b08c      	sub	sp, #48	; 0x30
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	60f8      	str	r0, [r7, #12]
 80053a8:	60b9      	str	r1, [r7, #8]
 80053aa:	607a      	str	r2, [r7, #4]
 80053ac:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80053ae:	2301      	movs	r3, #1
 80053b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80053b2:	2300      	movs	r3, #0
 80053b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d101      	bne.n	80053c6 <HAL_SPI_TransmitReceive+0x26>
 80053c2:	2302      	movs	r3, #2
 80053c4:	e18a      	b.n	80056dc <HAL_SPI_TransmitReceive+0x33c>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80053ce:	f7fd fe95 	bl	80030fc <HAL_GetTick>
 80053d2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80053e4:	887b      	ldrh	r3, [r7, #2]
 80053e6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80053e8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	d00f      	beq.n	8005410 <HAL_SPI_TransmitReceive+0x70>
 80053f0:	69fb      	ldr	r3, [r7, #28]
 80053f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80053f6:	d107      	bne.n	8005408 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d103      	bne.n	8005408 <HAL_SPI_TransmitReceive+0x68>
 8005400:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8005404:	2b04      	cmp	r3, #4
 8005406:	d003      	beq.n	8005410 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8005408:	2302      	movs	r3, #2
 800540a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800540e:	e15b      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	2b00      	cmp	r3, #0
 8005414:	d005      	beq.n	8005422 <HAL_SPI_TransmitReceive+0x82>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d002      	beq.n	8005422 <HAL_SPI_TransmitReceive+0x82>
 800541c:	887b      	ldrh	r3, [r7, #2]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d103      	bne.n	800542a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8005422:	2301      	movs	r3, #1
 8005424:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8005428:	e14e      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b04      	cmp	r3, #4
 8005434:	d003      	beq.n	800543e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	2205      	movs	r2, #5
 800543a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2200      	movs	r2, #0
 8005442:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	887a      	ldrh	r2, [r7, #2]
 800544e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	887a      	ldrh	r2, [r7, #2]
 8005454:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	887a      	ldrh	r2, [r7, #2]
 8005460:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	887a      	ldrh	r2, [r7, #2]
 8005466:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800547e:	2b40      	cmp	r3, #64	; 0x40
 8005480:	d007      	beq.n	8005492 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005490:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800549a:	d178      	bne.n	800558e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	685b      	ldr	r3, [r3, #4]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d002      	beq.n	80054aa <HAL_SPI_TransmitReceive+0x10a>
 80054a4:	8b7b      	ldrh	r3, [r7, #26]
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d166      	bne.n	8005578 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ae:	881a      	ldrh	r2, [r3, #0]
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054ba:	1c9a      	adds	r2, r3, #2
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	3b01      	subs	r3, #1
 80054c8:	b29a      	uxth	r2, r3
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80054ce:	e053      	b.n	8005578 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	689b      	ldr	r3, [r3, #8]
 80054d6:	f003 0302 	and.w	r3, r3, #2
 80054da:	2b02      	cmp	r3, #2
 80054dc:	d11b      	bne.n	8005516 <HAL_SPI_TransmitReceive+0x176>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80054e2:	b29b      	uxth	r3, r3
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d016      	beq.n	8005516 <HAL_SPI_TransmitReceive+0x176>
 80054e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054ea:	2b01      	cmp	r3, #1
 80054ec:	d113      	bne.n	8005516 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054f2:	881a      	ldrh	r2, [r3, #0]
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054fe:	1c9a      	adds	r2, r3, #2
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005508:	b29b      	uxth	r3, r3
 800550a:	3b01      	subs	r3, #1
 800550c:	b29a      	uxth	r2, r3
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005512:	2300      	movs	r3, #0
 8005514:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	2b01      	cmp	r3, #1
 8005522:	d119      	bne.n	8005558 <HAL_SPI_TransmitReceive+0x1b8>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005528:	b29b      	uxth	r3, r3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d014      	beq.n	8005558 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005538:	b292      	uxth	r2, r2
 800553a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005540:	1c9a      	adds	r2, r3, #2
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800554a:	b29b      	uxth	r3, r3
 800554c:	3b01      	subs	r3, #1
 800554e:	b29a      	uxth	r2, r3
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005554:	2301      	movs	r3, #1
 8005556:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005558:	f7fd fdd0 	bl	80030fc <HAL_GetTick>
 800555c:	4602      	mov	r2, r0
 800555e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005560:	1ad3      	subs	r3, r2, r3
 8005562:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005564:	429a      	cmp	r2, r3
 8005566:	d807      	bhi.n	8005578 <HAL_SPI_TransmitReceive+0x1d8>
 8005568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800556a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800556e:	d003      	beq.n	8005578 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005576:	e0a7      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800557c:	b29b      	uxth	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1a6      	bne.n	80054d0 <HAL_SPI_TransmitReceive+0x130>
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005586:	b29b      	uxth	r3, r3
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1a1      	bne.n	80054d0 <HAL_SPI_TransmitReceive+0x130>
 800558c:	e07c      	b.n	8005688 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d002      	beq.n	800559c <HAL_SPI_TransmitReceive+0x1fc>
 8005596:	8b7b      	ldrh	r3, [r7, #26]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d16b      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	330c      	adds	r3, #12
 80055a6:	7812      	ldrb	r2, [r2, #0]
 80055a8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055b8:	b29b      	uxth	r3, r3
 80055ba:	3b01      	subs	r3, #1
 80055bc:	b29a      	uxth	r2, r3
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80055c2:	e057      	b.n	8005674 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d11c      	bne.n	800560c <HAL_SPI_TransmitReceive+0x26c>
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d017      	beq.n	800560c <HAL_SPI_TransmitReceive+0x26c>
 80055dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d114      	bne.n	800560c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	330c      	adds	r3, #12
 80055ec:	7812      	ldrb	r2, [r2, #0]
 80055ee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80055fe:	b29b      	uxth	r3, r3
 8005600:	3b01      	subs	r3, #1
 8005602:	b29a      	uxth	r2, r3
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005608:	2300      	movs	r3, #0
 800560a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b01      	cmp	r3, #1
 8005618:	d119      	bne.n	800564e <HAL_SPI_TransmitReceive+0x2ae>
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800561e:	b29b      	uxth	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d014      	beq.n	800564e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68da      	ldr	r2, [r3, #12]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005636:	1c5a      	adds	r2, r3, #1
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005640:	b29b      	uxth	r3, r3
 8005642:	3b01      	subs	r3, #1
 8005644:	b29a      	uxth	r2, r3
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800564a:	2301      	movs	r3, #1
 800564c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800564e:	f7fd fd55 	bl	80030fc <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005656:	1ad3      	subs	r3, r2, r3
 8005658:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800565a:	429a      	cmp	r2, r3
 800565c:	d803      	bhi.n	8005666 <HAL_SPI_TransmitReceive+0x2c6>
 800565e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005664:	d102      	bne.n	800566c <HAL_SPI_TransmitReceive+0x2cc>
 8005666:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005668:	2b00      	cmp	r3, #0
 800566a:	d103      	bne.n	8005674 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8005672:	e029      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005678:	b29b      	uxth	r3, r3
 800567a:	2b00      	cmp	r3, #0
 800567c:	d1a2      	bne.n	80055c4 <HAL_SPI_TransmitReceive+0x224>
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005682:	b29b      	uxth	r3, r3
 8005684:	2b00      	cmp	r3, #0
 8005686:	d19d      	bne.n	80055c4 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005688:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800568a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800568c:	68f8      	ldr	r0, [r7, #12]
 800568e:	f000 f8bf 	bl	8005810 <SPI_EndRxTxTransaction>
 8005692:	4603      	mov	r3, r0
 8005694:	2b00      	cmp	r3, #0
 8005696:	d006      	beq.n	80056a6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8005698:	2301      	movs	r3, #1
 800569a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2220      	movs	r2, #32
 80056a2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80056a4:	e010      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d10b      	bne.n	80056c6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80056ae:	2300      	movs	r3, #0
 80056b0:	617b      	str	r3, [r7, #20]
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68db      	ldr	r3, [r3, #12]
 80056b8:	617b      	str	r3, [r7, #20]
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	689b      	ldr	r3, [r3, #8]
 80056c0:	617b      	str	r3, [r7, #20]
 80056c2:	697b      	ldr	r3, [r7, #20]
 80056c4:	e000      	b.n	80056c8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80056c6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2201      	movs	r2, #1
 80056cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80056d8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3730      	adds	r7, #48	; 0x30
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b083      	sub	sp, #12
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056f2:	b2db      	uxtb	r3, r3
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	370c      	adds	r7, #12
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bc80      	pop	{r7}
 80056fc:	4770      	bx	lr
	...

08005700 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b088      	sub	sp, #32
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	603b      	str	r3, [r7, #0]
 800570c:	4613      	mov	r3, r2
 800570e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005710:	f7fd fcf4 	bl	80030fc <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005718:	1a9b      	subs	r3, r3, r2
 800571a:	683a      	ldr	r2, [r7, #0]
 800571c:	4413      	add	r3, r2
 800571e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005720:	f7fd fcec 	bl	80030fc <HAL_GetTick>
 8005724:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005726:	4b39      	ldr	r3, [pc, #228]	; (800580c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	015b      	lsls	r3, r3, #5
 800572c:	0d1b      	lsrs	r3, r3, #20
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	fb02 f303 	mul.w	r3, r2, r3
 8005734:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005736:	e054      	b.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800573e:	d050      	beq.n	80057e2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005740:	f7fd fcdc 	bl	80030fc <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	69fa      	ldr	r2, [r7, #28]
 800574c:	429a      	cmp	r2, r3
 800574e:	d902      	bls.n	8005756 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	2b00      	cmp	r3, #0
 8005754:	d13d      	bne.n	80057d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	685a      	ldr	r2, [r3, #4]
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005764:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800576e:	d111      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	689b      	ldr	r3, [r3, #8]
 8005774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005778:	d004      	beq.n	8005784 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005782:	d107      	bne.n	8005794 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005792:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005798:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800579c:	d10f      	bne.n	80057be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	681a      	ldr	r2, [r3, #0]
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80057bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	2201      	movs	r2, #1
 80057c2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2200      	movs	r2, #0
 80057ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80057ce:	2303      	movs	r3, #3
 80057d0:	e017      	b.n	8005802 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d101      	bne.n	80057dc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	3b01      	subs	r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	689a      	ldr	r2, [r3, #8]
 80057e8:	68bb      	ldr	r3, [r7, #8]
 80057ea:	4013      	ands	r3, r2
 80057ec:	68ba      	ldr	r2, [r7, #8]
 80057ee:	429a      	cmp	r2, r3
 80057f0:	bf0c      	ite	eq
 80057f2:	2301      	moveq	r3, #1
 80057f4:	2300      	movne	r3, #0
 80057f6:	b2db      	uxtb	r3, r3
 80057f8:	461a      	mov	r2, r3
 80057fa:	79fb      	ldrb	r3, [r7, #7]
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d19b      	bne.n	8005738 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005800:	2300      	movs	r3, #0
}
 8005802:	4618      	mov	r0, r3
 8005804:	3720      	adds	r7, #32
 8005806:	46bd      	mov	sp, r7
 8005808:	bd80      	pop	{r7, pc}
 800580a:	bf00      	nop
 800580c:	20000014 	.word	0x20000014

08005810 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b086      	sub	sp, #24
 8005814:	af02      	add	r7, sp, #8
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	60b9      	str	r1, [r7, #8]
 800581a:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	9300      	str	r3, [sp, #0]
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	2200      	movs	r2, #0
 8005824:	2180      	movs	r1, #128	; 0x80
 8005826:	68f8      	ldr	r0, [r7, #12]
 8005828:	f7ff ff6a 	bl	8005700 <SPI_WaitFlagStateUntilTimeout>
 800582c:	4603      	mov	r3, r0
 800582e:	2b00      	cmp	r3, #0
 8005830:	d007      	beq.n	8005842 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005836:	f043 0220 	orr.w	r2, r3, #32
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 800583e:	2303      	movs	r3, #3
 8005840:	e000      	b.n	8005844 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8005842:	2300      	movs	r3, #0
}
 8005844:	4618      	mov	r0, r3
 8005846:	3710      	adds	r7, #16
 8005848:	46bd      	mov	sp, r7
 800584a:	bd80      	pop	{r7, pc}

0800584c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	b082      	sub	sp, #8
 8005850:	af00      	add	r7, sp, #0
 8005852:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d101      	bne.n	800585e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800585a:	2301      	movs	r3, #1
 800585c:	e041      	b.n	80058e2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005864:	b2db      	uxtb	r3, r3
 8005866:	2b00      	cmp	r3, #0
 8005868:	d106      	bne.n	8005878 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f7fd f9bc 	bl	8002bf0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2202      	movs	r2, #2
 800587c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681a      	ldr	r2, [r3, #0]
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	3304      	adds	r3, #4
 8005888:	4619      	mov	r1, r3
 800588a:	4610      	mov	r0, r2
 800588c:	f000 fb20 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2201      	movs	r2, #1
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2201      	movs	r2, #1
 80058bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2201      	movs	r2, #1
 80058cc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2201      	movs	r2, #1
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058e0:	2300      	movs	r3, #0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d001      	beq.n	8005904 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e03f      	b.n	8005984 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f042 0201 	orr.w	r2, r2, #1
 800591a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a1b      	ldr	r2, [pc, #108]	; (8005990 <HAL_TIM_Base_Start_IT+0xa4>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d013      	beq.n	800594e <HAL_TIM_Base_Start_IT+0x62>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592e:	d00e      	beq.n	800594e <HAL_TIM_Base_Start_IT+0x62>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a17      	ldr	r2, [pc, #92]	; (8005994 <HAL_TIM_Base_Start_IT+0xa8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d009      	beq.n	800594e <HAL_TIM_Base_Start_IT+0x62>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a16      	ldr	r2, [pc, #88]	; (8005998 <HAL_TIM_Base_Start_IT+0xac>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d004      	beq.n	800594e <HAL_TIM_Base_Start_IT+0x62>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a14      	ldr	r2, [pc, #80]	; (800599c <HAL_TIM_Base_Start_IT+0xb0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d111      	bne.n	8005972 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	689b      	ldr	r3, [r3, #8]
 8005954:	f003 0307 	and.w	r3, r3, #7
 8005958:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2b06      	cmp	r3, #6
 800595e:	d010      	beq.n	8005982 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f042 0201 	orr.w	r2, r2, #1
 800596e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005970:	e007      	b.n	8005982 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	681a      	ldr	r2, [r3, #0]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f042 0201 	orr.w	r2, r2, #1
 8005980:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005982:	2300      	movs	r3, #0
}
 8005984:	4618      	mov	r0, r3
 8005986:	3714      	adds	r7, #20
 8005988:	46bd      	mov	sp, r7
 800598a:	bc80      	pop	{r7}
 800598c:	4770      	bx	lr
 800598e:	bf00      	nop
 8005990:	40012c00 	.word	0x40012c00
 8005994:	40000400 	.word	0x40000400
 8005998:	40000800 	.word	0x40000800
 800599c:	40000c00 	.word	0x40000c00

080059a0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b082      	sub	sp, #8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d101      	bne.n	80059b2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80059ae:	2301      	movs	r3, #1
 80059b0:	e041      	b.n	8005a36 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d106      	bne.n	80059cc <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2200      	movs	r2, #0
 80059c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fd f94a 	bl	8002c60 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2202      	movs	r2, #2
 80059d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	681a      	ldr	r2, [r3, #0]
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	3304      	adds	r3, #4
 80059dc:	4619      	mov	r1, r3
 80059de:	4610      	mov	r0, r2
 80059e0:	f000 fa76 	bl	8005ed0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2201      	movs	r2, #1
 80059e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2201      	movs	r2, #1
 80059f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2201      	movs	r2, #1
 80059f8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	2201      	movs	r2, #1
 8005a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2201      	movs	r2, #1
 8005a10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005a34:	2300      	movs	r3, #0
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}

08005a3e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005a3e:	b580      	push	{r7, lr}
 8005a40:	b082      	sub	sp, #8
 8005a42:	af00      	add	r7, sp, #0
 8005a44:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	f003 0302 	and.w	r3, r3, #2
 8005a50:	2b02      	cmp	r3, #2
 8005a52:	d122      	bne.n	8005a9a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	f003 0302 	and.w	r3, r3, #2
 8005a5e:	2b02      	cmp	r3, #2
 8005a60:	d11b      	bne.n	8005a9a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f06f 0202 	mvn.w	r2, #2
 8005a6a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	f003 0303 	and.w	r3, r3, #3
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d003      	beq.n	8005a88 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 fa0a 	bl	8005e9a <HAL_TIM_IC_CaptureCallback>
 8005a86:	e005      	b.n	8005a94 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 f9fd 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a8e:	6878      	ldr	r0, [r7, #4]
 8005a90:	f000 fa0c 	bl	8005eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2200      	movs	r2, #0
 8005a98:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	f003 0304 	and.w	r3, r3, #4
 8005aa4:	2b04      	cmp	r3, #4
 8005aa6:	d122      	bne.n	8005aee <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	68db      	ldr	r3, [r3, #12]
 8005aae:	f003 0304 	and.w	r3, r3, #4
 8005ab2:	2b04      	cmp	r3, #4
 8005ab4:	d11b      	bne.n	8005aee <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f06f 0204 	mvn.w	r2, #4
 8005abe:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d003      	beq.n	8005adc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f000 f9e0 	bl	8005e9a <HAL_TIM_IC_CaptureCallback>
 8005ada:	e005      	b.n	8005ae8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f000 f9d3 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ae2:	6878      	ldr	r0, [r7, #4]
 8005ae4:	f000 f9e2 	bl	8005eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	2200      	movs	r2, #0
 8005aec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	691b      	ldr	r3, [r3, #16]
 8005af4:	f003 0308 	and.w	r3, r3, #8
 8005af8:	2b08      	cmp	r3, #8
 8005afa:	d122      	bne.n	8005b42 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	f003 0308 	and.w	r3, r3, #8
 8005b06:	2b08      	cmp	r3, #8
 8005b08:	d11b      	bne.n	8005b42 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f06f 0208 	mvn.w	r2, #8
 8005b12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2204      	movs	r2, #4
 8005b18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	f003 0303 	and.w	r3, r3, #3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d003      	beq.n	8005b30 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b28:	6878      	ldr	r0, [r7, #4]
 8005b2a:	f000 f9b6 	bl	8005e9a <HAL_TIM_IC_CaptureCallback>
 8005b2e:	e005      	b.n	8005b3c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b30:	6878      	ldr	r0, [r7, #4]
 8005b32:	f000 f9a9 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f000 f9b8 	bl	8005eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	f003 0310 	and.w	r3, r3, #16
 8005b4c:	2b10      	cmp	r3, #16
 8005b4e:	d122      	bne.n	8005b96 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	68db      	ldr	r3, [r3, #12]
 8005b56:	f003 0310 	and.w	r3, r3, #16
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d11b      	bne.n	8005b96 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f06f 0210 	mvn.w	r2, #16
 8005b66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2208      	movs	r2, #8
 8005b6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	69db      	ldr	r3, [r3, #28]
 8005b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d003      	beq.n	8005b84 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f000 f98c 	bl	8005e9a <HAL_TIM_IC_CaptureCallback>
 8005b82:	e005      	b.n	8005b90 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b84:	6878      	ldr	r0, [r7, #4]
 8005b86:	f000 f97f 	bl	8005e88 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b8a:	6878      	ldr	r0, [r7, #4]
 8005b8c:	f000 f98e 	bl	8005eac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2200      	movs	r2, #0
 8005b94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d10e      	bne.n	8005bc2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b01      	cmp	r3, #1
 8005bb0:	d107      	bne.n	8005bc2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f06f 0201 	mvn.w	r2, #1
 8005bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005bbc:	6878      	ldr	r0, [r7, #4]
 8005bbe:	f7fc f9b9 	bl	8001f34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bcc:	2b80      	cmp	r3, #128	; 0x80
 8005bce:	d10e      	bne.n	8005bee <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	68db      	ldr	r3, [r3, #12]
 8005bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bda:	2b80      	cmp	r3, #128	; 0x80
 8005bdc:	d107      	bne.n	8005bee <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	f000 fc6a 	bl	80064c2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	691b      	ldr	r3, [r3, #16]
 8005bf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bf8:	2b40      	cmp	r3, #64	; 0x40
 8005bfa:	d10e      	bne.n	8005c1a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c06:	2b40      	cmp	r3, #64	; 0x40
 8005c08:	d107      	bne.n	8005c1a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005c14:	6878      	ldr	r0, [r7, #4]
 8005c16:	f000 f952 	bl	8005ebe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	691b      	ldr	r3, [r3, #16]
 8005c20:	f003 0320 	and.w	r3, r3, #32
 8005c24:	2b20      	cmp	r3, #32
 8005c26:	d10e      	bne.n	8005c46 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68db      	ldr	r3, [r3, #12]
 8005c2e:	f003 0320 	and.w	r3, r3, #32
 8005c32:	2b20      	cmp	r3, #32
 8005c34:	d107      	bne.n	8005c46 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f06f 0220 	mvn.w	r2, #32
 8005c3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005c40:	6878      	ldr	r0, [r7, #4]
 8005c42:	f000 fc35 	bl	80064b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c46:	bf00      	nop
 8005c48:	3708      	adds	r7, #8
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
	...

08005c50 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	60f8      	str	r0, [r7, #12]
 8005c58:	60b9      	str	r1, [r7, #8]
 8005c5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d101      	bne.n	8005c6a <HAL_TIM_OC_ConfigChannel+0x1a>
 8005c66:	2302      	movs	r3, #2
 8005c68:	e046      	b.n	8005cf8 <HAL_TIM_OC_ConfigChannel+0xa8>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b0c      	cmp	r3, #12
 8005c76:	d839      	bhi.n	8005cec <HAL_TIM_OC_ConfigChannel+0x9c>
 8005c78:	a201      	add	r2, pc, #4	; (adr r2, 8005c80 <HAL_TIM_OC_ConfigChannel+0x30>)
 8005c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c7e:	bf00      	nop
 8005c80:	08005cb5 	.word	0x08005cb5
 8005c84:	08005ced 	.word	0x08005ced
 8005c88:	08005ced 	.word	0x08005ced
 8005c8c:	08005ced 	.word	0x08005ced
 8005c90:	08005cc3 	.word	0x08005cc3
 8005c94:	08005ced 	.word	0x08005ced
 8005c98:	08005ced 	.word	0x08005ced
 8005c9c:	08005ced 	.word	0x08005ced
 8005ca0:	08005cd1 	.word	0x08005cd1
 8005ca4:	08005ced 	.word	0x08005ced
 8005ca8:	08005ced 	.word	0x08005ced
 8005cac:	08005ced 	.word	0x08005ced
 8005cb0:	08005cdf 	.word	0x08005cdf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68b9      	ldr	r1, [r7, #8]
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f000 f974 	bl	8005fa8 <TIM_OC1_SetConfig>
      break;
 8005cc0:	e015      	b.n	8005cee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	68b9      	ldr	r1, [r7, #8]
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f000 f9d3 	bl	8006074 <TIM_OC2_SetConfig>
      break;
 8005cce:	e00e      	b.n	8005cee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f000 fa36 	bl	8006148 <TIM_OC3_SetConfig>
      break;
 8005cdc:	e007      	b.n	8005cee <HAL_TIM_OC_ConfigChannel+0x9e>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	68b9      	ldr	r1, [r7, #8]
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f000 fa99 	bl	800621c <TIM_OC4_SetConfig>
      break;
 8005cea:	e000      	b.n	8005cee <HAL_TIM_OC_ConfigChannel+0x9e>
    }

    default:
      break;
 8005cec:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005cf6:	2300      	movs	r3, #0
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	3710      	adds	r7, #16
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}

08005d00 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
 8005d08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d10:	2b01      	cmp	r3, #1
 8005d12:	d101      	bne.n	8005d18 <HAL_TIM_ConfigClockSource+0x18>
 8005d14:	2302      	movs	r3, #2
 8005d16:	e0b3      	b.n	8005e80 <HAL_TIM_ConfigClockSource+0x180>
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2202      	movs	r2, #2
 8005d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005d36:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d3e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	68fa      	ldr	r2, [r7, #12]
 8005d46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d50:	d03e      	beq.n	8005dd0 <HAL_TIM_ConfigClockSource+0xd0>
 8005d52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d56:	f200 8087 	bhi.w	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d5e:	f000 8085 	beq.w	8005e6c <HAL_TIM_ConfigClockSource+0x16c>
 8005d62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005d66:	d87f      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d68:	2b70      	cmp	r3, #112	; 0x70
 8005d6a:	d01a      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0xa2>
 8005d6c:	2b70      	cmp	r3, #112	; 0x70
 8005d6e:	d87b      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d70:	2b60      	cmp	r3, #96	; 0x60
 8005d72:	d050      	beq.n	8005e16 <HAL_TIM_ConfigClockSource+0x116>
 8005d74:	2b60      	cmp	r3, #96	; 0x60
 8005d76:	d877      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d78:	2b50      	cmp	r3, #80	; 0x50
 8005d7a:	d03c      	beq.n	8005df6 <HAL_TIM_ConfigClockSource+0xf6>
 8005d7c:	2b50      	cmp	r3, #80	; 0x50
 8005d7e:	d873      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d80:	2b40      	cmp	r3, #64	; 0x40
 8005d82:	d058      	beq.n	8005e36 <HAL_TIM_ConfigClockSource+0x136>
 8005d84:	2b40      	cmp	r3, #64	; 0x40
 8005d86:	d86f      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d88:	2b30      	cmp	r3, #48	; 0x30
 8005d8a:	d064      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x156>
 8005d8c:	2b30      	cmp	r3, #48	; 0x30
 8005d8e:	d86b      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d90:	2b20      	cmp	r3, #32
 8005d92:	d060      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x156>
 8005d94:	2b20      	cmp	r3, #32
 8005d96:	d867      	bhi.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d05c      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x156>
 8005d9c:	2b10      	cmp	r3, #16
 8005d9e:	d05a      	beq.n	8005e56 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8005da0:	e062      	b.n	8005e68 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	6818      	ldr	r0, [r3, #0]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	6899      	ldr	r1, [r3, #8]
 8005daa:	683b      	ldr	r3, [r7, #0]
 8005dac:	685a      	ldr	r2, [r3, #4]
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	f000 faf8 	bl	80063a6 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	689b      	ldr	r3, [r3, #8]
 8005dbc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005dc4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	609a      	str	r2, [r3, #8]
      break;
 8005dce:	e04e      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6818      	ldr	r0, [r3, #0]
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	6899      	ldr	r1, [r3, #8]
 8005dd8:	683b      	ldr	r3, [r7, #0]
 8005dda:	685a      	ldr	r2, [r3, #4]
 8005ddc:	683b      	ldr	r3, [r7, #0]
 8005dde:	68db      	ldr	r3, [r3, #12]
 8005de0:	f000 fae1 	bl	80063a6 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689a      	ldr	r2, [r3, #8]
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005df2:	609a      	str	r2, [r3, #8]
      break;
 8005df4:	e03b      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6818      	ldr	r0, [r3, #0]
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	6859      	ldr	r1, [r3, #4]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	68db      	ldr	r3, [r3, #12]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f000 fa58 	bl	80062b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	2150      	movs	r1, #80	; 0x50
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f000 faaf 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 8005e14:	e02b      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6818      	ldr	r0, [r3, #0]
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	6859      	ldr	r1, [r3, #4]
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	68db      	ldr	r3, [r3, #12]
 8005e22:	461a      	mov	r2, r3
 8005e24:	f000 fa76 	bl	8006314 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	2160      	movs	r1, #96	; 0x60
 8005e2e:	4618      	mov	r0, r3
 8005e30:	f000 fa9f 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 8005e34:	e01b      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6818      	ldr	r0, [r3, #0]
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	6859      	ldr	r1, [r3, #4]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	68db      	ldr	r3, [r3, #12]
 8005e42:	461a      	mov	r2, r3
 8005e44:	f000 fa38 	bl	80062b8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2140      	movs	r1, #64	; 0x40
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 fa8f 	bl	8006372 <TIM_ITRx_SetConfig>
      break;
 8005e54:	e00b      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681a      	ldr	r2, [r3, #0]
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4619      	mov	r1, r3
 8005e60:	4610      	mov	r0, r2
 8005e62:	f000 fa86 	bl	8006372 <TIM_ITRx_SetConfig>
        break;
 8005e66:	e002      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005e68:	bf00      	nop
 8005e6a:	e000      	b.n	8005e6e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8005e6c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2201      	movs	r2, #1
 8005e72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e7e:	2300      	movs	r3, #0
}
 8005e80:	4618      	mov	r0, r3
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	bc80      	pop	{r7}
 8005e98:	4770      	bx	lr

08005e9a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b083      	sub	sp, #12
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005ea2:	bf00      	nop
 8005ea4:	370c      	adds	r7, #12
 8005ea6:	46bd      	mov	sp, r7
 8005ea8:	bc80      	pop	{r7}
 8005eaa:	4770      	bx	lr

08005eac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005eac:	b480      	push	{r7}
 8005eae:	b083      	sub	sp, #12
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005eb4:	bf00      	nop
 8005eb6:	370c      	adds	r7, #12
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bc80      	pop	{r7}
 8005ebc:	4770      	bx	lr

08005ebe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005ebe:	b480      	push	{r7}
 8005ec0:	b083      	sub	sp, #12
 8005ec2:	af00      	add	r7, sp, #0
 8005ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ec6:	bf00      	nop
 8005ec8:	370c      	adds	r7, #12
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	bc80      	pop	{r7}
 8005ece:	4770      	bx	lr

08005ed0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b085      	sub	sp, #20
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
 8005ed8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a2d      	ldr	r2, [pc, #180]	; (8005f98 <TIM_Base_SetConfig+0xc8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d00f      	beq.n	8005f08 <TIM_Base_SetConfig+0x38>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005eee:	d00b      	beq.n	8005f08 <TIM_Base_SetConfig+0x38>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	4a2a      	ldr	r2, [pc, #168]	; (8005f9c <TIM_Base_SetConfig+0xcc>)
 8005ef4:	4293      	cmp	r3, r2
 8005ef6:	d007      	beq.n	8005f08 <TIM_Base_SetConfig+0x38>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	4a29      	ldr	r2, [pc, #164]	; (8005fa0 <TIM_Base_SetConfig+0xd0>)
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d003      	beq.n	8005f08 <TIM_Base_SetConfig+0x38>
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	4a28      	ldr	r2, [pc, #160]	; (8005fa4 <TIM_Base_SetConfig+0xd4>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d108      	bne.n	8005f1a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005f0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f10:	683b      	ldr	r3, [r7, #0]
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	4313      	orrs	r3, r2
 8005f18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a1e      	ldr	r2, [pc, #120]	; (8005f98 <TIM_Base_SetConfig+0xc8>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00f      	beq.n	8005f42 <TIM_Base_SetConfig+0x72>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f28:	d00b      	beq.n	8005f42 <TIM_Base_SetConfig+0x72>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a1b      	ldr	r2, [pc, #108]	; (8005f9c <TIM_Base_SetConfig+0xcc>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d007      	beq.n	8005f42 <TIM_Base_SetConfig+0x72>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a1a      	ldr	r2, [pc, #104]	; (8005fa0 <TIM_Base_SetConfig+0xd0>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d003      	beq.n	8005f42 <TIM_Base_SetConfig+0x72>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	4a19      	ldr	r2, [pc, #100]	; (8005fa4 <TIM_Base_SetConfig+0xd4>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d108      	bne.n	8005f54 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	68db      	ldr	r3, [r3, #12]
 8005f4e:	68fa      	ldr	r2, [r7, #12]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	689a      	ldr	r2, [r3, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f70:	683b      	ldr	r3, [r7, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a07      	ldr	r2, [pc, #28]	; (8005f98 <TIM_Base_SetConfig+0xc8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d103      	bne.n	8005f88 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	691a      	ldr	r2, [r3, #16]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2201      	movs	r2, #1
 8005f8c:	615a      	str	r2, [r3, #20]
}
 8005f8e:	bf00      	nop
 8005f90:	3714      	adds	r7, #20
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bc80      	pop	{r7}
 8005f96:	4770      	bx	lr
 8005f98:	40012c00 	.word	0x40012c00
 8005f9c:	40000400 	.word	0x40000400
 8005fa0:	40000800 	.word	0x40000800
 8005fa4:	40000c00 	.word	0x40000c00

08005fa8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005fa8:	b480      	push	{r7}
 8005faa:	b087      	sub	sp, #28
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	f023 0201 	bic.w	r2, r3, #1
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	685b      	ldr	r3, [r3, #4]
 8005fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	699b      	ldr	r3, [r3, #24]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005fd6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f023 0303 	bic.w	r3, r3, #3
 8005fde:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68fa      	ldr	r2, [r7, #12]
 8005fe6:	4313      	orrs	r3, r2
 8005fe8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005fea:	697b      	ldr	r3, [r7, #20]
 8005fec:	f023 0302 	bic.w	r3, r3, #2
 8005ff0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	689b      	ldr	r3, [r3, #8]
 8005ff6:	697a      	ldr	r2, [r7, #20]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	4a1c      	ldr	r2, [pc, #112]	; (8006070 <TIM_OC1_SetConfig+0xc8>)
 8006000:	4293      	cmp	r3, r2
 8006002:	d10c      	bne.n	800601e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006004:	697b      	ldr	r3, [r7, #20]
 8006006:	f023 0308 	bic.w	r3, r3, #8
 800600a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	697a      	ldr	r2, [r7, #20]
 8006012:	4313      	orrs	r3, r2
 8006014:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006016:	697b      	ldr	r3, [r7, #20]
 8006018:	f023 0304 	bic.w	r3, r3, #4
 800601c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a13      	ldr	r2, [pc, #76]	; (8006070 <TIM_OC1_SetConfig+0xc8>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d111      	bne.n	800604a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006026:	693b      	ldr	r3, [r7, #16]
 8006028:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800602c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006034:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006036:	683b      	ldr	r3, [r7, #0]
 8006038:	695b      	ldr	r3, [r3, #20]
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	699b      	ldr	r3, [r3, #24]
 8006044:	693a      	ldr	r2, [r7, #16]
 8006046:	4313      	orrs	r3, r2
 8006048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	697a      	ldr	r2, [r7, #20]
 8006062:	621a      	str	r2, [r3, #32]
}
 8006064:	bf00      	nop
 8006066:	371c      	adds	r7, #28
 8006068:	46bd      	mov	sp, r7
 800606a:	bc80      	pop	{r7}
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40012c00 	.word	0x40012c00

08006074 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006074:	b480      	push	{r7}
 8006076:	b087      	sub	sp, #28
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6a1b      	ldr	r3, [r3, #32]
 8006082:	f023 0210 	bic.w	r2, r3, #16
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	6a1b      	ldr	r3, [r3, #32]
 800608e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	699b      	ldr	r3, [r3, #24]
 800609a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80060a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	021b      	lsls	r3, r3, #8
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4313      	orrs	r3, r2
 80060b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060b8:	697b      	ldr	r3, [r7, #20]
 80060ba:	f023 0320 	bic.w	r3, r3, #32
 80060be:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	011b      	lsls	r3, r3, #4
 80060c6:	697a      	ldr	r2, [r7, #20]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a1d      	ldr	r2, [pc, #116]	; (8006144 <TIM_OC2_SetConfig+0xd0>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d10d      	bne.n	80060f0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060d4:	697b      	ldr	r3, [r7, #20]
 80060d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80060da:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	011b      	lsls	r3, r3, #4
 80060e2:	697a      	ldr	r2, [r7, #20]
 80060e4:	4313      	orrs	r3, r2
 80060e6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060ee:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	4a14      	ldr	r2, [pc, #80]	; (8006144 <TIM_OC2_SetConfig+0xd0>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d113      	bne.n	8006120 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80060fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006100:	693b      	ldr	r3, [r7, #16]
 8006102:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006106:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006108:	683b      	ldr	r3, [r7, #0]
 800610a:	695b      	ldr	r3, [r3, #20]
 800610c:	009b      	lsls	r3, r3, #2
 800610e:	693a      	ldr	r2, [r7, #16]
 8006110:	4313      	orrs	r3, r2
 8006112:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	699b      	ldr	r3, [r3, #24]
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	693a      	ldr	r2, [r7, #16]
 800611c:	4313      	orrs	r3, r2
 800611e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	697a      	ldr	r2, [r7, #20]
 8006138:	621a      	str	r2, [r3, #32]
}
 800613a:	bf00      	nop
 800613c:	371c      	adds	r7, #28
 800613e:	46bd      	mov	sp, r7
 8006140:	bc80      	pop	{r7}
 8006142:	4770      	bx	lr
 8006144:	40012c00 	.word	0x40012c00

08006148 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006148:	b480      	push	{r7}
 800614a:	b087      	sub	sp, #28
 800614c:	af00      	add	r7, sp, #0
 800614e:	6078      	str	r0, [r7, #4]
 8006150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	6a1b      	ldr	r3, [r3, #32]
 8006156:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a1b      	ldr	r3, [r3, #32]
 8006162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	69db      	ldr	r3, [r3, #28]
 800616e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f023 0303 	bic.w	r3, r3, #3
 800617e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68fa      	ldr	r2, [r7, #12]
 8006186:	4313      	orrs	r3, r2
 8006188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	689b      	ldr	r3, [r3, #8]
 8006196:	021b      	lsls	r3, r3, #8
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	4a1d      	ldr	r2, [pc, #116]	; (8006218 <TIM_OC3_SetConfig+0xd0>)
 80061a2:	4293      	cmp	r3, r2
 80061a4:	d10d      	bne.n	80061c2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	68db      	ldr	r3, [r3, #12]
 80061b2:	021b      	lsls	r3, r3, #8
 80061b4:	697a      	ldr	r2, [r7, #20]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80061c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a14      	ldr	r2, [pc, #80]	; (8006218 <TIM_OC3_SetConfig+0xd0>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d113      	bne.n	80061f2 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061ca:	693b      	ldr	r3, [r7, #16]
 80061cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80061d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80061d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	695b      	ldr	r3, [r3, #20]
 80061de:	011b      	lsls	r3, r3, #4
 80061e0:	693a      	ldr	r2, [r7, #16]
 80061e2:	4313      	orrs	r3, r2
 80061e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	699b      	ldr	r3, [r3, #24]
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	693a      	ldr	r2, [r7, #16]
 80061ee:	4313      	orrs	r3, r2
 80061f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	693a      	ldr	r2, [r7, #16]
 80061f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	68fa      	ldr	r2, [r7, #12]
 80061fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	685a      	ldr	r2, [r3, #4]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	697a      	ldr	r2, [r7, #20]
 800620a:	621a      	str	r2, [r3, #32]
}
 800620c:	bf00      	nop
 800620e:	371c      	adds	r7, #28
 8006210:	46bd      	mov	sp, r7
 8006212:	bc80      	pop	{r7}
 8006214:	4770      	bx	lr
 8006216:	bf00      	nop
 8006218:	40012c00 	.word	0x40012c00

0800621c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800621c:	b480      	push	{r7}
 800621e:	b087      	sub	sp, #28
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
 8006224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a1b      	ldr	r3, [r3, #32]
 800622a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	6a1b      	ldr	r3, [r3, #32]
 8006236:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800624a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006252:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	021b      	lsls	r3, r3, #8
 800625a:	68fa      	ldr	r2, [r7, #12]
 800625c:	4313      	orrs	r3, r2
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006266:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	689b      	ldr	r3, [r3, #8]
 800626c:	031b      	lsls	r3, r3, #12
 800626e:	693a      	ldr	r2, [r7, #16]
 8006270:	4313      	orrs	r3, r2
 8006272:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	4a0f      	ldr	r2, [pc, #60]	; (80062b4 <TIM_OC4_SetConfig+0x98>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d109      	bne.n	8006290 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800627c:	697b      	ldr	r3, [r7, #20]
 800627e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006282:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	695b      	ldr	r3, [r3, #20]
 8006288:	019b      	lsls	r3, r3, #6
 800628a:	697a      	ldr	r2, [r7, #20]
 800628c:	4313      	orrs	r3, r2
 800628e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	697a      	ldr	r2, [r7, #20]
 8006294:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68fa      	ldr	r2, [r7, #12]
 800629a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685a      	ldr	r2, [r3, #4]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	621a      	str	r2, [r3, #32]
}
 80062aa:	bf00      	nop
 80062ac:	371c      	adds	r7, #28
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bc80      	pop	{r7}
 80062b2:	4770      	bx	lr
 80062b4:	40012c00 	.word	0x40012c00

080062b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80062b8:	b480      	push	{r7}
 80062ba:	b087      	sub	sp, #28
 80062bc:	af00      	add	r7, sp, #0
 80062be:	60f8      	str	r0, [r7, #12]
 80062c0:	60b9      	str	r1, [r7, #8]
 80062c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	6a1b      	ldr	r3, [r3, #32]
 80062c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	6a1b      	ldr	r3, [r3, #32]
 80062ce:	f023 0201 	bic.w	r2, r3, #1
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80062dc:	693b      	ldr	r3, [r7, #16]
 80062de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80062e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	011b      	lsls	r3, r3, #4
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	f023 030a 	bic.w	r3, r3, #10
 80062f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	693a      	ldr	r2, [r7, #16]
 8006302:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	697a      	ldr	r2, [r7, #20]
 8006308:	621a      	str	r2, [r3, #32]
}
 800630a:	bf00      	nop
 800630c:	371c      	adds	r7, #28
 800630e:	46bd      	mov	sp, r7
 8006310:	bc80      	pop	{r7}
 8006312:	4770      	bx	lr

08006314 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006314:	b480      	push	{r7}
 8006316:	b087      	sub	sp, #28
 8006318:	af00      	add	r7, sp, #0
 800631a:	60f8      	str	r0, [r7, #12]
 800631c:	60b9      	str	r1, [r7, #8]
 800631e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6a1b      	ldr	r3, [r3, #32]
 8006324:	f023 0210 	bic.w	r2, r3, #16
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	699b      	ldr	r3, [r3, #24]
 8006330:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	6a1b      	ldr	r3, [r3, #32]
 8006336:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800633e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	031b      	lsls	r3, r3, #12
 8006344:	697a      	ldr	r2, [r7, #20]
 8006346:	4313      	orrs	r3, r2
 8006348:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006350:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006352:	68bb      	ldr	r3, [r7, #8]
 8006354:	011b      	lsls	r3, r3, #4
 8006356:	693a      	ldr	r2, [r7, #16]
 8006358:	4313      	orrs	r3, r2
 800635a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	697a      	ldr	r2, [r7, #20]
 8006360:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	693a      	ldr	r2, [r7, #16]
 8006366:	621a      	str	r2, [r3, #32]
}
 8006368:	bf00      	nop
 800636a:	371c      	adds	r7, #28
 800636c:	46bd      	mov	sp, r7
 800636e:	bc80      	pop	{r7}
 8006370:	4770      	bx	lr

08006372 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006372:	b480      	push	{r7}
 8006374:	b085      	sub	sp, #20
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
 800637a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	689b      	ldr	r3, [r3, #8]
 8006380:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006388:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800638a:	683a      	ldr	r2, [r7, #0]
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	4313      	orrs	r3, r2
 8006390:	f043 0307 	orr.w	r3, r3, #7
 8006394:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	609a      	str	r2, [r3, #8]
}
 800639c:	bf00      	nop
 800639e:	3714      	adds	r7, #20
 80063a0:	46bd      	mov	sp, r7
 80063a2:	bc80      	pop	{r7}
 80063a4:	4770      	bx	lr

080063a6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b087      	sub	sp, #28
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	60f8      	str	r0, [r7, #12]
 80063ae:	60b9      	str	r1, [r7, #8]
 80063b0:	607a      	str	r2, [r7, #4]
 80063b2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063c0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80063c2:	683b      	ldr	r3, [r7, #0]
 80063c4:	021a      	lsls	r2, r3, #8
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	431a      	orrs	r2, r3
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	4313      	orrs	r3, r2
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	697a      	ldr	r2, [r7, #20]
 80063d8:	609a      	str	r2, [r3, #8]
}
 80063da:	bf00      	nop
 80063dc:	371c      	adds	r7, #28
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr

080063e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b085      	sub	sp, #20
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
 80063ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063f4:	2b01      	cmp	r3, #1
 80063f6:	d101      	bne.n	80063fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80063f8:	2302      	movs	r3, #2
 80063fa:	e04b      	b.n	8006494 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	2201      	movs	r2, #1
 8006400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	689b      	ldr	r3, [r3, #8]
 800641a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006422:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	68fa      	ldr	r2, [r7, #12]
 8006434:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	4a19      	ldr	r2, [pc, #100]	; (80064a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d013      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006448:	d00e      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a15      	ldr	r2, [pc, #84]	; (80064a4 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8006450:	4293      	cmp	r3, r2
 8006452:	d009      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a13      	ldr	r2, [pc, #76]	; (80064a8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d004      	beq.n	8006468 <HAL_TIMEx_MasterConfigSynchronization+0x84>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a12      	ldr	r2, [pc, #72]	; (80064ac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d10c      	bne.n	8006482 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006468:	68bb      	ldr	r3, [r7, #8]
 800646a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800646e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	685b      	ldr	r3, [r3, #4]
 8006474:	68ba      	ldr	r2, [r7, #8]
 8006476:	4313      	orrs	r3, r2
 8006478:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	68ba      	ldr	r2, [r7, #8]
 8006480:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2201      	movs	r2, #1
 8006486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3714      	adds	r7, #20
 8006498:	46bd      	mov	sp, r7
 800649a:	bc80      	pop	{r7}
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40012c00 	.word	0x40012c00
 80064a4:	40000400 	.word	0x40000400
 80064a8:	40000800 	.word	0x40000800
 80064ac:	40000c00 	.word	0x40000c00

080064b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80064b0:	b480      	push	{r7}
 80064b2:	b083      	sub	sp, #12
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80064b8:	bf00      	nop
 80064ba:	370c      	adds	r7, #12
 80064bc:	46bd      	mov	sp, r7
 80064be:	bc80      	pop	{r7}
 80064c0:	4770      	bx	lr

080064c2 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b083      	sub	sp, #12
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80064ca:	bf00      	nop
 80064cc:	370c      	adds	r7, #12
 80064ce:	46bd      	mov	sp, r7
 80064d0:	bc80      	pop	{r7}
 80064d2:	4770      	bx	lr

080064d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	b082      	sub	sp, #8
 80064d8:	af00      	add	r7, sp, #0
 80064da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d101      	bne.n	80064e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80064e2:	2301      	movs	r3, #1
 80064e4:	e03f      	b.n	8006566 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064ec:	b2db      	uxtb	r3, r3
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d106      	bne.n	8006500 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f7fc fbce 	bl	8002c9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2224      	movs	r2, #36	; 0x24
 8006504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	68da      	ldr	r2, [r3, #12]
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006516:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006518:	6878      	ldr	r0, [r7, #4]
 800651a:	f000 f905 	bl	8006728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	691a      	ldr	r2, [r3, #16]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800652c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	695a      	ldr	r2, [r3, #20]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800653c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	68da      	ldr	r2, [r3, #12]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800654c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2220      	movs	r2, #32
 8006558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2220      	movs	r2, #32
 8006560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006564:	2300      	movs	r3, #0
}
 8006566:	4618      	mov	r0, r3
 8006568:	3708      	adds	r7, #8
 800656a:	46bd      	mov	sp, r7
 800656c:	bd80      	pop	{r7, pc}

0800656e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800656e:	b580      	push	{r7, lr}
 8006570:	b08a      	sub	sp, #40	; 0x28
 8006572:	af02      	add	r7, sp, #8
 8006574:	60f8      	str	r0, [r7, #12]
 8006576:	60b9      	str	r1, [r7, #8]
 8006578:	603b      	str	r3, [r7, #0]
 800657a:	4613      	mov	r3, r2
 800657c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800657e:	2300      	movs	r3, #0
 8006580:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006588:	b2db      	uxtb	r3, r3
 800658a:	2b20      	cmp	r3, #32
 800658c:	d17c      	bne.n	8006688 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	2b00      	cmp	r3, #0
 8006592:	d002      	beq.n	800659a <HAL_UART_Transmit+0x2c>
 8006594:	88fb      	ldrh	r3, [r7, #6]
 8006596:	2b00      	cmp	r3, #0
 8006598:	d101      	bne.n	800659e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	e075      	b.n	800668a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065a4:	2b01      	cmp	r3, #1
 80065a6:	d101      	bne.n	80065ac <HAL_UART_Transmit+0x3e>
 80065a8:	2302      	movs	r3, #2
 80065aa:	e06e      	b.n	800668a <HAL_UART_Transmit+0x11c>
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	2201      	movs	r2, #1
 80065b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2200      	movs	r2, #0
 80065b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2221      	movs	r2, #33	; 0x21
 80065be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80065c2:	f7fc fd9b 	bl	80030fc <HAL_GetTick>
 80065c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	88fa      	ldrh	r2, [r7, #6]
 80065cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	88fa      	ldrh	r2, [r7, #6]
 80065d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	689b      	ldr	r3, [r3, #8]
 80065d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065dc:	d108      	bne.n	80065f0 <HAL_UART_Transmit+0x82>
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	691b      	ldr	r3, [r3, #16]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d104      	bne.n	80065f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80065e6:	2300      	movs	r3, #0
 80065e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	61bb      	str	r3, [r7, #24]
 80065ee:	e003      	b.n	80065f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80065f0:	68bb      	ldr	r3, [r7, #8]
 80065f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80065f4:	2300      	movs	r3, #0
 80065f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006600:	e02a      	b.n	8006658 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006602:	683b      	ldr	r3, [r7, #0]
 8006604:	9300      	str	r3, [sp, #0]
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	2200      	movs	r2, #0
 800660a:	2180      	movs	r1, #128	; 0x80
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 f840 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 8006612:	4603      	mov	r3, r0
 8006614:	2b00      	cmp	r3, #0
 8006616:	d001      	beq.n	800661c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006618:	2303      	movs	r3, #3
 800661a:	e036      	b.n	800668a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800661c:	69fb      	ldr	r3, [r7, #28]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d10b      	bne.n	800663a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006622:	69bb      	ldr	r3, [r7, #24]
 8006624:	881b      	ldrh	r3, [r3, #0]
 8006626:	461a      	mov	r2, r3
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006630:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006632:	69bb      	ldr	r3, [r7, #24]
 8006634:	3302      	adds	r3, #2
 8006636:	61bb      	str	r3, [r7, #24]
 8006638:	e007      	b.n	800664a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800663a:	69fb      	ldr	r3, [r7, #28]
 800663c:	781a      	ldrb	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006644:	69fb      	ldr	r3, [r7, #28]
 8006646:	3301      	adds	r3, #1
 8006648:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800664e:	b29b      	uxth	r3, r3
 8006650:	3b01      	subs	r3, #1
 8006652:	b29a      	uxth	r2, r3
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800665c:	b29b      	uxth	r3, r3
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1cf      	bne.n	8006602 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	2200      	movs	r2, #0
 800666a:	2140      	movs	r1, #64	; 0x40
 800666c:	68f8      	ldr	r0, [r7, #12]
 800666e:	f000 f810 	bl	8006692 <UART_WaitOnFlagUntilTimeout>
 8006672:	4603      	mov	r3, r0
 8006674:	2b00      	cmp	r3, #0
 8006676:	d001      	beq.n	800667c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006678:	2303      	movs	r3, #3
 800667a:	e006      	b.n	800668a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	2220      	movs	r2, #32
 8006680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006684:	2300      	movs	r3, #0
 8006686:	e000      	b.n	800668a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006688:	2302      	movs	r3, #2
  }
}
 800668a:	4618      	mov	r0, r3
 800668c:	3720      	adds	r7, #32
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	603b      	str	r3, [r7, #0]
 800669e:	4613      	mov	r3, r2
 80066a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a2:	e02c      	b.n	80066fe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066a4:	69bb      	ldr	r3, [r7, #24]
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d028      	beq.n	80066fe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80066ac:	69bb      	ldr	r3, [r7, #24]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d007      	beq.n	80066c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80066b2:	f7fc fd23 	bl	80030fc <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	69ba      	ldr	r2, [r7, #24]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d21d      	bcs.n	80066fe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	68da      	ldr	r2, [r3, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80066d0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	695a      	ldr	r2, [r3, #20]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f022 0201 	bic.w	r2, r2, #1
 80066e0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2220      	movs	r2, #32
 80066e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	2220      	movs	r2, #32
 80066ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2200      	movs	r2, #0
 80066f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80066fa:	2303      	movs	r3, #3
 80066fc:	e00f      	b.n	800671e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	681a      	ldr	r2, [r3, #0]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	4013      	ands	r3, r2
 8006708:	68ba      	ldr	r2, [r7, #8]
 800670a:	429a      	cmp	r2, r3
 800670c:	bf0c      	ite	eq
 800670e:	2301      	moveq	r3, #1
 8006710:	2300      	movne	r3, #0
 8006712:	b2db      	uxtb	r3, r3
 8006714:	461a      	mov	r2, r3
 8006716:	79fb      	ldrb	r3, [r7, #7]
 8006718:	429a      	cmp	r2, r3
 800671a:	d0c3      	beq.n	80066a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800671c:	2300      	movs	r3, #0
}
 800671e:	4618      	mov	r0, r3
 8006720:	3710      	adds	r7, #16
 8006722:	46bd      	mov	sp, r7
 8006724:	bd80      	pop	{r7, pc}
	...

08006728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006728:	b580      	push	{r7, lr}
 800672a:	b084      	sub	sp, #16
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	68da      	ldr	r2, [r3, #12]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	430a      	orrs	r2, r1
 8006744:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	689a      	ldr	r2, [r3, #8]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	431a      	orrs	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	695b      	ldr	r3, [r3, #20]
 8006754:	4313      	orrs	r3, r2
 8006756:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	68db      	ldr	r3, [r3, #12]
 800675e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006762:	f023 030c 	bic.w	r3, r3, #12
 8006766:	687a      	ldr	r2, [r7, #4]
 8006768:	6812      	ldr	r2, [r2, #0]
 800676a:	68b9      	ldr	r1, [r7, #8]
 800676c:	430b      	orrs	r3, r1
 800676e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	695b      	ldr	r3, [r3, #20]
 8006776:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	699a      	ldr	r2, [r3, #24]
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	430a      	orrs	r2, r1
 8006784:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a2c      	ldr	r2, [pc, #176]	; (800683c <UART_SetConfig+0x114>)
 800678c:	4293      	cmp	r3, r2
 800678e:	d103      	bne.n	8006798 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006790:	f7fe fae2 	bl	8004d58 <HAL_RCC_GetPCLK2Freq>
 8006794:	60f8      	str	r0, [r7, #12]
 8006796:	e002      	b.n	800679e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006798:	f7fe faca 	bl	8004d30 <HAL_RCC_GetPCLK1Freq>
 800679c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800679e:	68fa      	ldr	r2, [r7, #12]
 80067a0:	4613      	mov	r3, r2
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	4413      	add	r3, r2
 80067a6:	009a      	lsls	r2, r3, #2
 80067a8:	441a      	add	r2, r3
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	009b      	lsls	r3, r3, #2
 80067b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80067b4:	4a22      	ldr	r2, [pc, #136]	; (8006840 <UART_SetConfig+0x118>)
 80067b6:	fba2 2303 	umull	r2, r3, r2, r3
 80067ba:	095b      	lsrs	r3, r3, #5
 80067bc:	0119      	lsls	r1, r3, #4
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	4613      	mov	r3, r2
 80067c2:	009b      	lsls	r3, r3, #2
 80067c4:	4413      	add	r3, r2
 80067c6:	009a      	lsls	r2, r3, #2
 80067c8:	441a      	add	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	009b      	lsls	r3, r3, #2
 80067d0:	fbb2 f2f3 	udiv	r2, r2, r3
 80067d4:	4b1a      	ldr	r3, [pc, #104]	; (8006840 <UART_SetConfig+0x118>)
 80067d6:	fba3 0302 	umull	r0, r3, r3, r2
 80067da:	095b      	lsrs	r3, r3, #5
 80067dc:	2064      	movs	r0, #100	; 0x64
 80067de:	fb00 f303 	mul.w	r3, r0, r3
 80067e2:	1ad3      	subs	r3, r2, r3
 80067e4:	011b      	lsls	r3, r3, #4
 80067e6:	3332      	adds	r3, #50	; 0x32
 80067e8:	4a15      	ldr	r2, [pc, #84]	; (8006840 <UART_SetConfig+0x118>)
 80067ea:	fba2 2303 	umull	r2, r3, r2, r3
 80067ee:	095b      	lsrs	r3, r3, #5
 80067f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80067f4:	4419      	add	r1, r3
 80067f6:	68fa      	ldr	r2, [r7, #12]
 80067f8:	4613      	mov	r3, r2
 80067fa:	009b      	lsls	r3, r3, #2
 80067fc:	4413      	add	r3, r2
 80067fe:	009a      	lsls	r2, r3, #2
 8006800:	441a      	add	r2, r3
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	685b      	ldr	r3, [r3, #4]
 8006806:	009b      	lsls	r3, r3, #2
 8006808:	fbb2 f2f3 	udiv	r2, r2, r3
 800680c:	4b0c      	ldr	r3, [pc, #48]	; (8006840 <UART_SetConfig+0x118>)
 800680e:	fba3 0302 	umull	r0, r3, r3, r2
 8006812:	095b      	lsrs	r3, r3, #5
 8006814:	2064      	movs	r0, #100	; 0x64
 8006816:	fb00 f303 	mul.w	r3, r0, r3
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	011b      	lsls	r3, r3, #4
 800681e:	3332      	adds	r3, #50	; 0x32
 8006820:	4a07      	ldr	r2, [pc, #28]	; (8006840 <UART_SetConfig+0x118>)
 8006822:	fba2 2303 	umull	r2, r3, r2, r3
 8006826:	095b      	lsrs	r3, r3, #5
 8006828:	f003 020f 	and.w	r2, r3, #15
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	440a      	add	r2, r1
 8006832:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006834:	bf00      	nop
 8006836:	3710      	adds	r7, #16
 8006838:	46bd      	mov	sp, r7
 800683a:	bd80      	pop	{r7, pc}
 800683c:	40013800 	.word	0x40013800
 8006840:	51eb851f 	.word	0x51eb851f

08006844 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006848:	4904      	ldr	r1, [pc, #16]	; (800685c <MX_FATFS_Init+0x18>)
 800684a:	4805      	ldr	r0, [pc, #20]	; (8006860 <MX_FATFS_Init+0x1c>)
 800684c:	f000 f8b0 	bl	80069b0 <FATFS_LinkDriver>
 8006850:	4603      	mov	r3, r0
 8006852:	461a      	mov	r2, r3
 8006854:	4b03      	ldr	r3, [pc, #12]	; (8006864 <MX_FATFS_Init+0x20>)
 8006856:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006858:	bf00      	nop
 800685a:	bd80      	pop	{r7, pc}
 800685c:	200025c0 	.word	0x200025c0
 8006860:	20000020 	.word	0x20000020
 8006864:	200025c4 	.word	0x200025c4

08006868 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b082      	sub	sp, #8
 800686c:	af00      	add	r7, sp, #0
 800686e:	4603      	mov	r3, r0
 8006870:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8006872:	79fb      	ldrb	r3, [r7, #7]
 8006874:	4618      	mov	r0, r3
 8006876:	f7fa fca7 	bl	80011c8 <SD_disk_initialize>
 800687a:	4603      	mov	r3, r0
 800687c:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 800687e:	4618      	mov	r0, r3
 8006880:	3708      	adds	r7, #8
 8006882:	46bd      	mov	sp, r7
 8006884:	bd80      	pop	{r7, pc}

08006886 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006886:	b580      	push	{r7, lr}
 8006888:	b082      	sub	sp, #8
 800688a:	af00      	add	r7, sp, #0
 800688c:	4603      	mov	r3, r0
 800688e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status (pdrv);
 8006890:	79fb      	ldrb	r3, [r7, #7]
 8006892:	4618      	mov	r0, r3
 8006894:	f7fa fd82 	bl	800139c <SD_disk_status>
 8006898:	4603      	mov	r3, r0
 800689a:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 800689c:	4618      	mov	r0, r3
 800689e:	3708      	adds	r7, #8
 80068a0:	46bd      	mov	sp, r7
 80068a2:	bd80      	pop	{r7, pc}

080068a4 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b084      	sub	sp, #16
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	60b9      	str	r1, [r7, #8]
 80068ac:	607a      	str	r2, [r7, #4]
 80068ae:	603b      	str	r3, [r7, #0]
 80068b0:	4603      	mov	r3, r0
 80068b2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return SD_disk_read(pdrv, buff, sector, count);
 80068b4:	7bf8      	ldrb	r0, [r7, #15]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	68b9      	ldr	r1, [r7, #8]
 80068bc:	f7fa fd82 	bl	80013c4 <SD_disk_read>
 80068c0:	4603      	mov	r3, r0
 80068c2:	b2db      	uxtb	r3, r3
  /* USER CODE END READ */
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}

080068cc <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	60b9      	str	r1, [r7, #8]
 80068d4:	607a      	str	r2, [r7, #4]
 80068d6:	603b      	str	r3, [r7, #0]
 80068d8:	4603      	mov	r3, r0
 80068da:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return SD_disk_write(pdrv, buff, sector, count);
 80068dc:	7bf8      	ldrb	r0, [r7, #15]
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	68b9      	ldr	r1, [r7, #8]
 80068e4:	f7fa fdd8 	bl	8001498 <SD_disk_write>
 80068e8:	4603      	mov	r3, r0
 80068ea:	b2db      	uxtb	r3, r3
  /* USER CODE END WRITE */
}
 80068ec:	4618      	mov	r0, r3
 80068ee:	3710      	adds	r7, #16
 80068f0:	46bd      	mov	sp, r7
 80068f2:	bd80      	pop	{r7, pc}

080068f4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80068f4:	b580      	push	{r7, lr}
 80068f6:	b082      	sub	sp, #8
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	4603      	mov	r3, r0
 80068fc:	603a      	str	r2, [r7, #0]
 80068fe:	71fb      	strb	r3, [r7, #7]
 8006900:	460b      	mov	r3, r1
 8006902:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    return SD_disk_ioctl(pdrv, cmd, buff);
 8006904:	79fb      	ldrb	r3, [r7, #7]
 8006906:	79b9      	ldrb	r1, [r7, #6]
 8006908:	683a      	ldr	r2, [r7, #0]
 800690a:	4618      	mov	r0, r3
 800690c:	f7fa fe48 	bl	80015a0 <SD_disk_ioctl>
 8006910:	4603      	mov	r3, r0
 8006912:	b2db      	uxtb	r3, r3
  /* USER CODE END IOCTL */
}
 8006914:	4618      	mov	r0, r3
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}

0800691c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800691c:	b480      	push	{r7}
 800691e:	b087      	sub	sp, #28
 8006920:	af00      	add	r7, sp, #0
 8006922:	60f8      	str	r0, [r7, #12]
 8006924:	60b9      	str	r1, [r7, #8]
 8006926:	4613      	mov	r3, r2
 8006928:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800692a:	2301      	movs	r3, #1
 800692c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800692e:	2300      	movs	r3, #0
 8006930:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8006932:	4b1e      	ldr	r3, [pc, #120]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 8006934:	7a5b      	ldrb	r3, [r3, #9]
 8006936:	b2db      	uxtb	r3, r3
 8006938:	2b01      	cmp	r3, #1
 800693a:	d831      	bhi.n	80069a0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800693c:	4b1b      	ldr	r3, [pc, #108]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 800693e:	7a5b      	ldrb	r3, [r3, #9]
 8006940:	b2db      	uxtb	r3, r3
 8006942:	461a      	mov	r2, r3
 8006944:	4b19      	ldr	r3, [pc, #100]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 8006946:	2100      	movs	r1, #0
 8006948:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800694a:	4b18      	ldr	r3, [pc, #96]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 800694c:	7a5b      	ldrb	r3, [r3, #9]
 800694e:	b2db      	uxtb	r3, r3
 8006950:	4a16      	ldr	r2, [pc, #88]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4413      	add	r3, r2
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800695a:	4b14      	ldr	r3, [pc, #80]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 800695c:	7a5b      	ldrb	r3, [r3, #9]
 800695e:	b2db      	uxtb	r3, r3
 8006960:	461a      	mov	r2, r3
 8006962:	4b12      	ldr	r3, [pc, #72]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 8006964:	4413      	add	r3, r2
 8006966:	79fa      	ldrb	r2, [r7, #7]
 8006968:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800696a:	4b10      	ldr	r3, [pc, #64]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 800696c:	7a5b      	ldrb	r3, [r3, #9]
 800696e:	b2db      	uxtb	r3, r3
 8006970:	1c5a      	adds	r2, r3, #1
 8006972:	b2d1      	uxtb	r1, r2
 8006974:	4a0d      	ldr	r2, [pc, #52]	; (80069ac <FATFS_LinkDriverEx+0x90>)
 8006976:	7251      	strb	r1, [r2, #9]
 8006978:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800697a:	7dbb      	ldrb	r3, [r7, #22]
 800697c:	3330      	adds	r3, #48	; 0x30
 800697e:	b2da      	uxtb	r2, r3
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006984:	68bb      	ldr	r3, [r7, #8]
 8006986:	3301      	adds	r3, #1
 8006988:	223a      	movs	r2, #58	; 0x3a
 800698a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	3302      	adds	r3, #2
 8006990:	222f      	movs	r2, #47	; 0x2f
 8006992:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	3303      	adds	r3, #3
 8006998:	2200      	movs	r2, #0
 800699a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800699c:	2300      	movs	r3, #0
 800699e:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80069a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	371c      	adds	r7, #28
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bc80      	pop	{r7}
 80069aa:	4770      	bx	lr
 80069ac:	20000228 	.word	0x20000228

080069b0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80069b0:	b580      	push	{r7, lr}
 80069b2:	b082      	sub	sp, #8
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80069ba:	2200      	movs	r2, #0
 80069bc:	6839      	ldr	r1, [r7, #0]
 80069be:	6878      	ldr	r0, [r7, #4]
 80069c0:	f7ff ffac 	bl	800691c <FATFS_LinkDriverEx>
 80069c4:	4603      	mov	r3, r0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	3708      	adds	r7, #8
 80069ca:	46bd      	mov	sp, r7
 80069cc:	bd80      	pop	{r7, pc}
	...

080069d0 <__errno>:
 80069d0:	4b01      	ldr	r3, [pc, #4]	; (80069d8 <__errno+0x8>)
 80069d2:	6818      	ldr	r0, [r3, #0]
 80069d4:	4770      	bx	lr
 80069d6:	bf00      	nop
 80069d8:	20000034 	.word	0x20000034

080069dc <__libc_init_array>:
 80069dc:	b570      	push	{r4, r5, r6, lr}
 80069de:	2600      	movs	r6, #0
 80069e0:	4d0c      	ldr	r5, [pc, #48]	; (8006a14 <__libc_init_array+0x38>)
 80069e2:	4c0d      	ldr	r4, [pc, #52]	; (8006a18 <__libc_init_array+0x3c>)
 80069e4:	1b64      	subs	r4, r4, r5
 80069e6:	10a4      	asrs	r4, r4, #2
 80069e8:	42a6      	cmp	r6, r4
 80069ea:	d109      	bne.n	8006a00 <__libc_init_array+0x24>
 80069ec:	f002 feca 	bl	8009784 <_init>
 80069f0:	2600      	movs	r6, #0
 80069f2:	4d0a      	ldr	r5, [pc, #40]	; (8006a1c <__libc_init_array+0x40>)
 80069f4:	4c0a      	ldr	r4, [pc, #40]	; (8006a20 <__libc_init_array+0x44>)
 80069f6:	1b64      	subs	r4, r4, r5
 80069f8:	10a4      	asrs	r4, r4, #2
 80069fa:	42a6      	cmp	r6, r4
 80069fc:	d105      	bne.n	8006a0a <__libc_init_array+0x2e>
 80069fe:	bd70      	pop	{r4, r5, r6, pc}
 8006a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a04:	4798      	blx	r3
 8006a06:	3601      	adds	r6, #1
 8006a08:	e7ee      	b.n	80069e8 <__libc_init_array+0xc>
 8006a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8006a0e:	4798      	blx	r3
 8006a10:	3601      	adds	r6, #1
 8006a12:	e7f2      	b.n	80069fa <__libc_init_array+0x1e>
 8006a14:	0800a494 	.word	0x0800a494
 8006a18:	0800a494 	.word	0x0800a494
 8006a1c:	0800a494 	.word	0x0800a494
 8006a20:	0800a498 	.word	0x0800a498

08006a24 <memset>:
 8006a24:	4603      	mov	r3, r0
 8006a26:	4402      	add	r2, r0
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d100      	bne.n	8006a2e <memset+0xa>
 8006a2c:	4770      	bx	lr
 8006a2e:	f803 1b01 	strb.w	r1, [r3], #1
 8006a32:	e7f9      	b.n	8006a28 <memset+0x4>

08006a34 <__cvt>:
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a3a:	461f      	mov	r7, r3
 8006a3c:	bfbb      	ittet	lt
 8006a3e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006a42:	461f      	movlt	r7, r3
 8006a44:	2300      	movge	r3, #0
 8006a46:	232d      	movlt	r3, #45	; 0x2d
 8006a48:	b088      	sub	sp, #32
 8006a4a:	4614      	mov	r4, r2
 8006a4c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006a4e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006a50:	7013      	strb	r3, [r2, #0]
 8006a52:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a54:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006a58:	f023 0820 	bic.w	r8, r3, #32
 8006a5c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a60:	d005      	beq.n	8006a6e <__cvt+0x3a>
 8006a62:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006a66:	d100      	bne.n	8006a6a <__cvt+0x36>
 8006a68:	3501      	adds	r5, #1
 8006a6a:	2302      	movs	r3, #2
 8006a6c:	e000      	b.n	8006a70 <__cvt+0x3c>
 8006a6e:	2303      	movs	r3, #3
 8006a70:	aa07      	add	r2, sp, #28
 8006a72:	9204      	str	r2, [sp, #16]
 8006a74:	aa06      	add	r2, sp, #24
 8006a76:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006a7a:	e9cd 3500 	strd	r3, r5, [sp]
 8006a7e:	4622      	mov	r2, r4
 8006a80:	463b      	mov	r3, r7
 8006a82:	f000 fcf5 	bl	8007470 <_dtoa_r>
 8006a86:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	d102      	bne.n	8006a94 <__cvt+0x60>
 8006a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a90:	07db      	lsls	r3, r3, #31
 8006a92:	d522      	bpl.n	8006ada <__cvt+0xa6>
 8006a94:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a98:	eb06 0905 	add.w	r9, r6, r5
 8006a9c:	d110      	bne.n	8006ac0 <__cvt+0x8c>
 8006a9e:	7833      	ldrb	r3, [r6, #0]
 8006aa0:	2b30      	cmp	r3, #48	; 0x30
 8006aa2:	d10a      	bne.n	8006aba <__cvt+0x86>
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7f9 ffe8 	bl	8000a80 <__aeabi_dcmpeq>
 8006ab0:	b918      	cbnz	r0, 8006aba <__cvt+0x86>
 8006ab2:	f1c5 0501 	rsb	r5, r5, #1
 8006ab6:	f8ca 5000 	str.w	r5, [sl]
 8006aba:	f8da 3000 	ldr.w	r3, [sl]
 8006abe:	4499      	add	r9, r3
 8006ac0:	2200      	movs	r2, #0
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	4620      	mov	r0, r4
 8006ac6:	4639      	mov	r1, r7
 8006ac8:	f7f9 ffda 	bl	8000a80 <__aeabi_dcmpeq>
 8006acc:	b108      	cbz	r0, 8006ad2 <__cvt+0x9e>
 8006ace:	f8cd 901c 	str.w	r9, [sp, #28]
 8006ad2:	2230      	movs	r2, #48	; 0x30
 8006ad4:	9b07      	ldr	r3, [sp, #28]
 8006ad6:	454b      	cmp	r3, r9
 8006ad8:	d307      	bcc.n	8006aea <__cvt+0xb6>
 8006ada:	4630      	mov	r0, r6
 8006adc:	9b07      	ldr	r3, [sp, #28]
 8006ade:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006ae0:	1b9b      	subs	r3, r3, r6
 8006ae2:	6013      	str	r3, [r2, #0]
 8006ae4:	b008      	add	sp, #32
 8006ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aea:	1c59      	adds	r1, r3, #1
 8006aec:	9107      	str	r1, [sp, #28]
 8006aee:	701a      	strb	r2, [r3, #0]
 8006af0:	e7f0      	b.n	8006ad4 <__cvt+0xa0>

08006af2 <__exponent>:
 8006af2:	4603      	mov	r3, r0
 8006af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006af6:	2900      	cmp	r1, #0
 8006af8:	f803 2b02 	strb.w	r2, [r3], #2
 8006afc:	bfb6      	itet	lt
 8006afe:	222d      	movlt	r2, #45	; 0x2d
 8006b00:	222b      	movge	r2, #43	; 0x2b
 8006b02:	4249      	neglt	r1, r1
 8006b04:	2909      	cmp	r1, #9
 8006b06:	7042      	strb	r2, [r0, #1]
 8006b08:	dd2b      	ble.n	8006b62 <__exponent+0x70>
 8006b0a:	f10d 0407 	add.w	r4, sp, #7
 8006b0e:	46a4      	mov	ip, r4
 8006b10:	270a      	movs	r7, #10
 8006b12:	fb91 f6f7 	sdiv	r6, r1, r7
 8006b16:	460a      	mov	r2, r1
 8006b18:	46a6      	mov	lr, r4
 8006b1a:	fb07 1516 	mls	r5, r7, r6, r1
 8006b1e:	2a63      	cmp	r2, #99	; 0x63
 8006b20:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006b24:	4631      	mov	r1, r6
 8006b26:	f104 34ff 	add.w	r4, r4, #4294967295
 8006b2a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006b2e:	dcf0      	bgt.n	8006b12 <__exponent+0x20>
 8006b30:	3130      	adds	r1, #48	; 0x30
 8006b32:	f1ae 0502 	sub.w	r5, lr, #2
 8006b36:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006b3a:	4629      	mov	r1, r5
 8006b3c:	1c44      	adds	r4, r0, #1
 8006b3e:	4561      	cmp	r1, ip
 8006b40:	d30a      	bcc.n	8006b58 <__exponent+0x66>
 8006b42:	f10d 0209 	add.w	r2, sp, #9
 8006b46:	eba2 020e 	sub.w	r2, r2, lr
 8006b4a:	4565      	cmp	r5, ip
 8006b4c:	bf88      	it	hi
 8006b4e:	2200      	movhi	r2, #0
 8006b50:	4413      	add	r3, r2
 8006b52:	1a18      	subs	r0, r3, r0
 8006b54:	b003      	add	sp, #12
 8006b56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b58:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006b5c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006b60:	e7ed      	b.n	8006b3e <__exponent+0x4c>
 8006b62:	2330      	movs	r3, #48	; 0x30
 8006b64:	3130      	adds	r1, #48	; 0x30
 8006b66:	7083      	strb	r3, [r0, #2]
 8006b68:	70c1      	strb	r1, [r0, #3]
 8006b6a:	1d03      	adds	r3, r0, #4
 8006b6c:	e7f1      	b.n	8006b52 <__exponent+0x60>
	...

08006b70 <_printf_float>:
 8006b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b74:	b091      	sub	sp, #68	; 0x44
 8006b76:	460c      	mov	r4, r1
 8006b78:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8006b7c:	4616      	mov	r6, r2
 8006b7e:	461f      	mov	r7, r3
 8006b80:	4605      	mov	r5, r0
 8006b82:	f001 fa63 	bl	800804c <_localeconv_r>
 8006b86:	6803      	ldr	r3, [r0, #0]
 8006b88:	4618      	mov	r0, r3
 8006b8a:	9309      	str	r3, [sp, #36]	; 0x24
 8006b8c:	f7f9 fb4c 	bl	8000228 <strlen>
 8006b90:	2300      	movs	r3, #0
 8006b92:	930e      	str	r3, [sp, #56]	; 0x38
 8006b94:	f8d8 3000 	ldr.w	r3, [r8]
 8006b98:	900a      	str	r0, [sp, #40]	; 0x28
 8006b9a:	3307      	adds	r3, #7
 8006b9c:	f023 0307 	bic.w	r3, r3, #7
 8006ba0:	f103 0208 	add.w	r2, r3, #8
 8006ba4:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006ba8:	f8d4 b000 	ldr.w	fp, [r4]
 8006bac:	f8c8 2000 	str.w	r2, [r8]
 8006bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bb4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006bb8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006bbc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8006bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8006bc2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bc6:	4640      	mov	r0, r8
 8006bc8:	4b9c      	ldr	r3, [pc, #624]	; (8006e3c <_printf_float+0x2cc>)
 8006bca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bcc:	f7f9 ff8a 	bl	8000ae4 <__aeabi_dcmpun>
 8006bd0:	bb70      	cbnz	r0, 8006c30 <_printf_float+0xc0>
 8006bd2:	f04f 32ff 	mov.w	r2, #4294967295
 8006bd6:	4640      	mov	r0, r8
 8006bd8:	4b98      	ldr	r3, [pc, #608]	; (8006e3c <_printf_float+0x2cc>)
 8006bda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006bdc:	f7f9 ff64 	bl	8000aa8 <__aeabi_dcmple>
 8006be0:	bb30      	cbnz	r0, 8006c30 <_printf_float+0xc0>
 8006be2:	2200      	movs	r2, #0
 8006be4:	2300      	movs	r3, #0
 8006be6:	4640      	mov	r0, r8
 8006be8:	4651      	mov	r1, sl
 8006bea:	f7f9 ff53 	bl	8000a94 <__aeabi_dcmplt>
 8006bee:	b110      	cbz	r0, 8006bf6 <_printf_float+0x86>
 8006bf0:	232d      	movs	r3, #45	; 0x2d
 8006bf2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006bf6:	4b92      	ldr	r3, [pc, #584]	; (8006e40 <_printf_float+0x2d0>)
 8006bf8:	4892      	ldr	r0, [pc, #584]	; (8006e44 <_printf_float+0x2d4>)
 8006bfa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8006bfe:	bf94      	ite	ls
 8006c00:	4698      	movls	r8, r3
 8006c02:	4680      	movhi	r8, r0
 8006c04:	2303      	movs	r3, #3
 8006c06:	f04f 0a00 	mov.w	sl, #0
 8006c0a:	6123      	str	r3, [r4, #16]
 8006c0c:	f02b 0304 	bic.w	r3, fp, #4
 8006c10:	6023      	str	r3, [r4, #0]
 8006c12:	4633      	mov	r3, r6
 8006c14:	4621      	mov	r1, r4
 8006c16:	4628      	mov	r0, r5
 8006c18:	9700      	str	r7, [sp, #0]
 8006c1a:	aa0f      	add	r2, sp, #60	; 0x3c
 8006c1c:	f000 f9d4 	bl	8006fc8 <_printf_common>
 8006c20:	3001      	adds	r0, #1
 8006c22:	f040 8090 	bne.w	8006d46 <_printf_float+0x1d6>
 8006c26:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2a:	b011      	add	sp, #68	; 0x44
 8006c2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c30:	4642      	mov	r2, r8
 8006c32:	4653      	mov	r3, sl
 8006c34:	4640      	mov	r0, r8
 8006c36:	4651      	mov	r1, sl
 8006c38:	f7f9 ff54 	bl	8000ae4 <__aeabi_dcmpun>
 8006c3c:	b148      	cbz	r0, 8006c52 <_printf_float+0xe2>
 8006c3e:	f1ba 0f00 	cmp.w	sl, #0
 8006c42:	bfb8      	it	lt
 8006c44:	232d      	movlt	r3, #45	; 0x2d
 8006c46:	4880      	ldr	r0, [pc, #512]	; (8006e48 <_printf_float+0x2d8>)
 8006c48:	bfb8      	it	lt
 8006c4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006c4e:	4b7f      	ldr	r3, [pc, #508]	; (8006e4c <_printf_float+0x2dc>)
 8006c50:	e7d3      	b.n	8006bfa <_printf_float+0x8a>
 8006c52:	6863      	ldr	r3, [r4, #4]
 8006c54:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8006c58:	1c5a      	adds	r2, r3, #1
 8006c5a:	d142      	bne.n	8006ce2 <_printf_float+0x172>
 8006c5c:	2306      	movs	r3, #6
 8006c5e:	6063      	str	r3, [r4, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	9206      	str	r2, [sp, #24]
 8006c64:	aa0e      	add	r2, sp, #56	; 0x38
 8006c66:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8006c6a:	aa0d      	add	r2, sp, #52	; 0x34
 8006c6c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8006c70:	9203      	str	r2, [sp, #12]
 8006c72:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006c76:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006c7a:	6023      	str	r3, [r4, #0]
 8006c7c:	6863      	ldr	r3, [r4, #4]
 8006c7e:	4642      	mov	r2, r8
 8006c80:	9300      	str	r3, [sp, #0]
 8006c82:	4628      	mov	r0, r5
 8006c84:	4653      	mov	r3, sl
 8006c86:	910b      	str	r1, [sp, #44]	; 0x2c
 8006c88:	f7ff fed4 	bl	8006a34 <__cvt>
 8006c8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006c8e:	4680      	mov	r8, r0
 8006c90:	2947      	cmp	r1, #71	; 0x47
 8006c92:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006c94:	d108      	bne.n	8006ca8 <_printf_float+0x138>
 8006c96:	1cc8      	adds	r0, r1, #3
 8006c98:	db02      	blt.n	8006ca0 <_printf_float+0x130>
 8006c9a:	6863      	ldr	r3, [r4, #4]
 8006c9c:	4299      	cmp	r1, r3
 8006c9e:	dd40      	ble.n	8006d22 <_printf_float+0x1b2>
 8006ca0:	f1a9 0902 	sub.w	r9, r9, #2
 8006ca4:	fa5f f989 	uxtb.w	r9, r9
 8006ca8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006cac:	d81f      	bhi.n	8006cee <_printf_float+0x17e>
 8006cae:	464a      	mov	r2, r9
 8006cb0:	3901      	subs	r1, #1
 8006cb2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006cb6:	910d      	str	r1, [sp, #52]	; 0x34
 8006cb8:	f7ff ff1b 	bl	8006af2 <__exponent>
 8006cbc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cbe:	4682      	mov	sl, r0
 8006cc0:	1813      	adds	r3, r2, r0
 8006cc2:	2a01      	cmp	r2, #1
 8006cc4:	6123      	str	r3, [r4, #16]
 8006cc6:	dc02      	bgt.n	8006cce <_printf_float+0x15e>
 8006cc8:	6822      	ldr	r2, [r4, #0]
 8006cca:	07d2      	lsls	r2, r2, #31
 8006ccc:	d501      	bpl.n	8006cd2 <_printf_float+0x162>
 8006cce:	3301      	adds	r3, #1
 8006cd0:	6123      	str	r3, [r4, #16]
 8006cd2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d09b      	beq.n	8006c12 <_printf_float+0xa2>
 8006cda:	232d      	movs	r3, #45	; 0x2d
 8006cdc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ce0:	e797      	b.n	8006c12 <_printf_float+0xa2>
 8006ce2:	2947      	cmp	r1, #71	; 0x47
 8006ce4:	d1bc      	bne.n	8006c60 <_printf_float+0xf0>
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d1ba      	bne.n	8006c60 <_printf_float+0xf0>
 8006cea:	2301      	movs	r3, #1
 8006cec:	e7b7      	b.n	8006c5e <_printf_float+0xee>
 8006cee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006cf2:	d118      	bne.n	8006d26 <_printf_float+0x1b6>
 8006cf4:	2900      	cmp	r1, #0
 8006cf6:	6863      	ldr	r3, [r4, #4]
 8006cf8:	dd0b      	ble.n	8006d12 <_printf_float+0x1a2>
 8006cfa:	6121      	str	r1, [r4, #16]
 8006cfc:	b913      	cbnz	r3, 8006d04 <_printf_float+0x194>
 8006cfe:	6822      	ldr	r2, [r4, #0]
 8006d00:	07d0      	lsls	r0, r2, #31
 8006d02:	d502      	bpl.n	8006d0a <_printf_float+0x19a>
 8006d04:	3301      	adds	r3, #1
 8006d06:	440b      	add	r3, r1
 8006d08:	6123      	str	r3, [r4, #16]
 8006d0a:	f04f 0a00 	mov.w	sl, #0
 8006d0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006d10:	e7df      	b.n	8006cd2 <_printf_float+0x162>
 8006d12:	b913      	cbnz	r3, 8006d1a <_printf_float+0x1aa>
 8006d14:	6822      	ldr	r2, [r4, #0]
 8006d16:	07d2      	lsls	r2, r2, #31
 8006d18:	d501      	bpl.n	8006d1e <_printf_float+0x1ae>
 8006d1a:	3302      	adds	r3, #2
 8006d1c:	e7f4      	b.n	8006d08 <_printf_float+0x198>
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e7f2      	b.n	8006d08 <_printf_float+0x198>
 8006d22:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006d26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006d28:	4299      	cmp	r1, r3
 8006d2a:	db05      	blt.n	8006d38 <_printf_float+0x1c8>
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	6121      	str	r1, [r4, #16]
 8006d30:	07d8      	lsls	r0, r3, #31
 8006d32:	d5ea      	bpl.n	8006d0a <_printf_float+0x19a>
 8006d34:	1c4b      	adds	r3, r1, #1
 8006d36:	e7e7      	b.n	8006d08 <_printf_float+0x198>
 8006d38:	2900      	cmp	r1, #0
 8006d3a:	bfcc      	ite	gt
 8006d3c:	2201      	movgt	r2, #1
 8006d3e:	f1c1 0202 	rsble	r2, r1, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	e7e0      	b.n	8006d08 <_printf_float+0x198>
 8006d46:	6823      	ldr	r3, [r4, #0]
 8006d48:	055a      	lsls	r2, r3, #21
 8006d4a:	d407      	bmi.n	8006d5c <_printf_float+0x1ec>
 8006d4c:	6923      	ldr	r3, [r4, #16]
 8006d4e:	4642      	mov	r2, r8
 8006d50:	4631      	mov	r1, r6
 8006d52:	4628      	mov	r0, r5
 8006d54:	47b8      	blx	r7
 8006d56:	3001      	adds	r0, #1
 8006d58:	d12b      	bne.n	8006db2 <_printf_float+0x242>
 8006d5a:	e764      	b.n	8006c26 <_printf_float+0xb6>
 8006d5c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006d60:	f240 80dd 	bls.w	8006f1e <_printf_float+0x3ae>
 8006d64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d68:	2200      	movs	r2, #0
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	f7f9 fe88 	bl	8000a80 <__aeabi_dcmpeq>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	d033      	beq.n	8006ddc <_printf_float+0x26c>
 8006d74:	2301      	movs	r3, #1
 8006d76:	4631      	mov	r1, r6
 8006d78:	4628      	mov	r0, r5
 8006d7a:	4a35      	ldr	r2, [pc, #212]	; (8006e50 <_printf_float+0x2e0>)
 8006d7c:	47b8      	blx	r7
 8006d7e:	3001      	adds	r0, #1
 8006d80:	f43f af51 	beq.w	8006c26 <_printf_float+0xb6>
 8006d84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	db02      	blt.n	8006d92 <_printf_float+0x222>
 8006d8c:	6823      	ldr	r3, [r4, #0]
 8006d8e:	07d8      	lsls	r0, r3, #31
 8006d90:	d50f      	bpl.n	8006db2 <_printf_float+0x242>
 8006d92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d96:	4631      	mov	r1, r6
 8006d98:	4628      	mov	r0, r5
 8006d9a:	47b8      	blx	r7
 8006d9c:	3001      	adds	r0, #1
 8006d9e:	f43f af42 	beq.w	8006c26 <_printf_float+0xb6>
 8006da2:	f04f 0800 	mov.w	r8, #0
 8006da6:	f104 091a 	add.w	r9, r4, #26
 8006daa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006dac:	3b01      	subs	r3, #1
 8006dae:	4543      	cmp	r3, r8
 8006db0:	dc09      	bgt.n	8006dc6 <_printf_float+0x256>
 8006db2:	6823      	ldr	r3, [r4, #0]
 8006db4:	079b      	lsls	r3, r3, #30
 8006db6:	f100 8102 	bmi.w	8006fbe <_printf_float+0x44e>
 8006dba:	68e0      	ldr	r0, [r4, #12]
 8006dbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dbe:	4298      	cmp	r0, r3
 8006dc0:	bfb8      	it	lt
 8006dc2:	4618      	movlt	r0, r3
 8006dc4:	e731      	b.n	8006c2a <_printf_float+0xba>
 8006dc6:	2301      	movs	r3, #1
 8006dc8:	464a      	mov	r2, r9
 8006dca:	4631      	mov	r1, r6
 8006dcc:	4628      	mov	r0, r5
 8006dce:	47b8      	blx	r7
 8006dd0:	3001      	adds	r0, #1
 8006dd2:	f43f af28 	beq.w	8006c26 <_printf_float+0xb6>
 8006dd6:	f108 0801 	add.w	r8, r8, #1
 8006dda:	e7e6      	b.n	8006daa <_printf_float+0x23a>
 8006ddc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	dc38      	bgt.n	8006e54 <_printf_float+0x2e4>
 8006de2:	2301      	movs	r3, #1
 8006de4:	4631      	mov	r1, r6
 8006de6:	4628      	mov	r0, r5
 8006de8:	4a19      	ldr	r2, [pc, #100]	; (8006e50 <_printf_float+0x2e0>)
 8006dea:	47b8      	blx	r7
 8006dec:	3001      	adds	r0, #1
 8006dee:	f43f af1a 	beq.w	8006c26 <_printf_float+0xb6>
 8006df2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006df6:	4313      	orrs	r3, r2
 8006df8:	d102      	bne.n	8006e00 <_printf_float+0x290>
 8006dfa:	6823      	ldr	r3, [r4, #0]
 8006dfc:	07d9      	lsls	r1, r3, #31
 8006dfe:	d5d8      	bpl.n	8006db2 <_printf_float+0x242>
 8006e00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e04:	4631      	mov	r1, r6
 8006e06:	4628      	mov	r0, r5
 8006e08:	47b8      	blx	r7
 8006e0a:	3001      	adds	r0, #1
 8006e0c:	f43f af0b 	beq.w	8006c26 <_printf_float+0xb6>
 8006e10:	f04f 0900 	mov.w	r9, #0
 8006e14:	f104 0a1a 	add.w	sl, r4, #26
 8006e18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006e1a:	425b      	negs	r3, r3
 8006e1c:	454b      	cmp	r3, r9
 8006e1e:	dc01      	bgt.n	8006e24 <_printf_float+0x2b4>
 8006e20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e22:	e794      	b.n	8006d4e <_printf_float+0x1de>
 8006e24:	2301      	movs	r3, #1
 8006e26:	4652      	mov	r2, sl
 8006e28:	4631      	mov	r1, r6
 8006e2a:	4628      	mov	r0, r5
 8006e2c:	47b8      	blx	r7
 8006e2e:	3001      	adds	r0, #1
 8006e30:	f43f aef9 	beq.w	8006c26 <_printf_float+0xb6>
 8006e34:	f109 0901 	add.w	r9, r9, #1
 8006e38:	e7ee      	b.n	8006e18 <_printf_float+0x2a8>
 8006e3a:	bf00      	nop
 8006e3c:	7fefffff 	.word	0x7fefffff
 8006e40:	0800a0b0 	.word	0x0800a0b0
 8006e44:	0800a0b4 	.word	0x0800a0b4
 8006e48:	0800a0bc 	.word	0x0800a0bc
 8006e4c:	0800a0b8 	.word	0x0800a0b8
 8006e50:	0800a0c0 	.word	0x0800a0c0
 8006e54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	bfa8      	it	ge
 8006e5c:	461a      	movge	r2, r3
 8006e5e:	2a00      	cmp	r2, #0
 8006e60:	4691      	mov	r9, r2
 8006e62:	dc37      	bgt.n	8006ed4 <_printf_float+0x364>
 8006e64:	f04f 0b00 	mov.w	fp, #0
 8006e68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e6c:	f104 021a 	add.w	r2, r4, #26
 8006e70:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006e74:	ebaa 0309 	sub.w	r3, sl, r9
 8006e78:	455b      	cmp	r3, fp
 8006e7a:	dc33      	bgt.n	8006ee4 <_printf_float+0x374>
 8006e7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006e80:	429a      	cmp	r2, r3
 8006e82:	db3b      	blt.n	8006efc <_printf_float+0x38c>
 8006e84:	6823      	ldr	r3, [r4, #0]
 8006e86:	07da      	lsls	r2, r3, #31
 8006e88:	d438      	bmi.n	8006efc <_printf_float+0x38c>
 8006e8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006e8c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006e8e:	eba2 030a 	sub.w	r3, r2, sl
 8006e92:	eba2 0901 	sub.w	r9, r2, r1
 8006e96:	4599      	cmp	r9, r3
 8006e98:	bfa8      	it	ge
 8006e9a:	4699      	movge	r9, r3
 8006e9c:	f1b9 0f00 	cmp.w	r9, #0
 8006ea0:	dc34      	bgt.n	8006f0c <_printf_float+0x39c>
 8006ea2:	f04f 0800 	mov.w	r8, #0
 8006ea6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006eaa:	f104 0a1a 	add.w	sl, r4, #26
 8006eae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006eb2:	1a9b      	subs	r3, r3, r2
 8006eb4:	eba3 0309 	sub.w	r3, r3, r9
 8006eb8:	4543      	cmp	r3, r8
 8006eba:	f77f af7a 	ble.w	8006db2 <_printf_float+0x242>
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	4652      	mov	r2, sl
 8006ec2:	4631      	mov	r1, r6
 8006ec4:	4628      	mov	r0, r5
 8006ec6:	47b8      	blx	r7
 8006ec8:	3001      	adds	r0, #1
 8006eca:	f43f aeac 	beq.w	8006c26 <_printf_float+0xb6>
 8006ece:	f108 0801 	add.w	r8, r8, #1
 8006ed2:	e7ec      	b.n	8006eae <_printf_float+0x33e>
 8006ed4:	4613      	mov	r3, r2
 8006ed6:	4631      	mov	r1, r6
 8006ed8:	4642      	mov	r2, r8
 8006eda:	4628      	mov	r0, r5
 8006edc:	47b8      	blx	r7
 8006ede:	3001      	adds	r0, #1
 8006ee0:	d1c0      	bne.n	8006e64 <_printf_float+0x2f4>
 8006ee2:	e6a0      	b.n	8006c26 <_printf_float+0xb6>
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	4631      	mov	r1, r6
 8006ee8:	4628      	mov	r0, r5
 8006eea:	920b      	str	r2, [sp, #44]	; 0x2c
 8006eec:	47b8      	blx	r7
 8006eee:	3001      	adds	r0, #1
 8006ef0:	f43f ae99 	beq.w	8006c26 <_printf_float+0xb6>
 8006ef4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006ef6:	f10b 0b01 	add.w	fp, fp, #1
 8006efa:	e7b9      	b.n	8006e70 <_printf_float+0x300>
 8006efc:	4631      	mov	r1, r6
 8006efe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f02:	4628      	mov	r0, r5
 8006f04:	47b8      	blx	r7
 8006f06:	3001      	adds	r0, #1
 8006f08:	d1bf      	bne.n	8006e8a <_printf_float+0x31a>
 8006f0a:	e68c      	b.n	8006c26 <_printf_float+0xb6>
 8006f0c:	464b      	mov	r3, r9
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	eb08 020a 	add.w	r2, r8, sl
 8006f16:	47b8      	blx	r7
 8006f18:	3001      	adds	r0, #1
 8006f1a:	d1c2      	bne.n	8006ea2 <_printf_float+0x332>
 8006f1c:	e683      	b.n	8006c26 <_printf_float+0xb6>
 8006f1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f20:	2a01      	cmp	r2, #1
 8006f22:	dc01      	bgt.n	8006f28 <_printf_float+0x3b8>
 8006f24:	07db      	lsls	r3, r3, #31
 8006f26:	d537      	bpl.n	8006f98 <_printf_float+0x428>
 8006f28:	2301      	movs	r3, #1
 8006f2a:	4642      	mov	r2, r8
 8006f2c:	4631      	mov	r1, r6
 8006f2e:	4628      	mov	r0, r5
 8006f30:	47b8      	blx	r7
 8006f32:	3001      	adds	r0, #1
 8006f34:	f43f ae77 	beq.w	8006c26 <_printf_float+0xb6>
 8006f38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006f3c:	4631      	mov	r1, r6
 8006f3e:	4628      	mov	r0, r5
 8006f40:	47b8      	blx	r7
 8006f42:	3001      	adds	r0, #1
 8006f44:	f43f ae6f 	beq.w	8006c26 <_printf_float+0xb6>
 8006f48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	2300      	movs	r3, #0
 8006f50:	f7f9 fd96 	bl	8000a80 <__aeabi_dcmpeq>
 8006f54:	b9d8      	cbnz	r0, 8006f8e <_printf_float+0x41e>
 8006f56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f58:	f108 0201 	add.w	r2, r8, #1
 8006f5c:	3b01      	subs	r3, #1
 8006f5e:	4631      	mov	r1, r6
 8006f60:	4628      	mov	r0, r5
 8006f62:	47b8      	blx	r7
 8006f64:	3001      	adds	r0, #1
 8006f66:	d10e      	bne.n	8006f86 <_printf_float+0x416>
 8006f68:	e65d      	b.n	8006c26 <_printf_float+0xb6>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	464a      	mov	r2, r9
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4628      	mov	r0, r5
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	f43f ae56 	beq.w	8006c26 <_printf_float+0xb6>
 8006f7a:	f108 0801 	add.w	r8, r8, #1
 8006f7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006f80:	3b01      	subs	r3, #1
 8006f82:	4543      	cmp	r3, r8
 8006f84:	dcf1      	bgt.n	8006f6a <_printf_float+0x3fa>
 8006f86:	4653      	mov	r3, sl
 8006f88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f8c:	e6e0      	b.n	8006d50 <_printf_float+0x1e0>
 8006f8e:	f04f 0800 	mov.w	r8, #0
 8006f92:	f104 091a 	add.w	r9, r4, #26
 8006f96:	e7f2      	b.n	8006f7e <_printf_float+0x40e>
 8006f98:	2301      	movs	r3, #1
 8006f9a:	4642      	mov	r2, r8
 8006f9c:	e7df      	b.n	8006f5e <_printf_float+0x3ee>
 8006f9e:	2301      	movs	r3, #1
 8006fa0:	464a      	mov	r2, r9
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	47b8      	blx	r7
 8006fa8:	3001      	adds	r0, #1
 8006faa:	f43f ae3c 	beq.w	8006c26 <_printf_float+0xb6>
 8006fae:	f108 0801 	add.w	r8, r8, #1
 8006fb2:	68e3      	ldr	r3, [r4, #12]
 8006fb4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006fb6:	1a5b      	subs	r3, r3, r1
 8006fb8:	4543      	cmp	r3, r8
 8006fba:	dcf0      	bgt.n	8006f9e <_printf_float+0x42e>
 8006fbc:	e6fd      	b.n	8006dba <_printf_float+0x24a>
 8006fbe:	f04f 0800 	mov.w	r8, #0
 8006fc2:	f104 0919 	add.w	r9, r4, #25
 8006fc6:	e7f4      	b.n	8006fb2 <_printf_float+0x442>

08006fc8 <_printf_common>:
 8006fc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fcc:	4616      	mov	r6, r2
 8006fce:	4699      	mov	r9, r3
 8006fd0:	688a      	ldr	r2, [r1, #8]
 8006fd2:	690b      	ldr	r3, [r1, #16]
 8006fd4:	4607      	mov	r7, r0
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	bfb8      	it	lt
 8006fda:	4613      	movlt	r3, r2
 8006fdc:	6033      	str	r3, [r6, #0]
 8006fde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006fe2:	460c      	mov	r4, r1
 8006fe4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006fe8:	b10a      	cbz	r2, 8006fee <_printf_common+0x26>
 8006fea:	3301      	adds	r3, #1
 8006fec:	6033      	str	r3, [r6, #0]
 8006fee:	6823      	ldr	r3, [r4, #0]
 8006ff0:	0699      	lsls	r1, r3, #26
 8006ff2:	bf42      	ittt	mi
 8006ff4:	6833      	ldrmi	r3, [r6, #0]
 8006ff6:	3302      	addmi	r3, #2
 8006ff8:	6033      	strmi	r3, [r6, #0]
 8006ffa:	6825      	ldr	r5, [r4, #0]
 8006ffc:	f015 0506 	ands.w	r5, r5, #6
 8007000:	d106      	bne.n	8007010 <_printf_common+0x48>
 8007002:	f104 0a19 	add.w	sl, r4, #25
 8007006:	68e3      	ldr	r3, [r4, #12]
 8007008:	6832      	ldr	r2, [r6, #0]
 800700a:	1a9b      	subs	r3, r3, r2
 800700c:	42ab      	cmp	r3, r5
 800700e:	dc28      	bgt.n	8007062 <_printf_common+0x9a>
 8007010:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007014:	1e13      	subs	r3, r2, #0
 8007016:	6822      	ldr	r2, [r4, #0]
 8007018:	bf18      	it	ne
 800701a:	2301      	movne	r3, #1
 800701c:	0692      	lsls	r2, r2, #26
 800701e:	d42d      	bmi.n	800707c <_printf_common+0xb4>
 8007020:	4649      	mov	r1, r9
 8007022:	4638      	mov	r0, r7
 8007024:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007028:	47c0      	blx	r8
 800702a:	3001      	adds	r0, #1
 800702c:	d020      	beq.n	8007070 <_printf_common+0xa8>
 800702e:	6823      	ldr	r3, [r4, #0]
 8007030:	68e5      	ldr	r5, [r4, #12]
 8007032:	f003 0306 	and.w	r3, r3, #6
 8007036:	2b04      	cmp	r3, #4
 8007038:	bf18      	it	ne
 800703a:	2500      	movne	r5, #0
 800703c:	6832      	ldr	r2, [r6, #0]
 800703e:	f04f 0600 	mov.w	r6, #0
 8007042:	68a3      	ldr	r3, [r4, #8]
 8007044:	bf08      	it	eq
 8007046:	1aad      	subeq	r5, r5, r2
 8007048:	6922      	ldr	r2, [r4, #16]
 800704a:	bf08      	it	eq
 800704c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007050:	4293      	cmp	r3, r2
 8007052:	bfc4      	itt	gt
 8007054:	1a9b      	subgt	r3, r3, r2
 8007056:	18ed      	addgt	r5, r5, r3
 8007058:	341a      	adds	r4, #26
 800705a:	42b5      	cmp	r5, r6
 800705c:	d11a      	bne.n	8007094 <_printf_common+0xcc>
 800705e:	2000      	movs	r0, #0
 8007060:	e008      	b.n	8007074 <_printf_common+0xac>
 8007062:	2301      	movs	r3, #1
 8007064:	4652      	mov	r2, sl
 8007066:	4649      	mov	r1, r9
 8007068:	4638      	mov	r0, r7
 800706a:	47c0      	blx	r8
 800706c:	3001      	adds	r0, #1
 800706e:	d103      	bne.n	8007078 <_printf_common+0xb0>
 8007070:	f04f 30ff 	mov.w	r0, #4294967295
 8007074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007078:	3501      	adds	r5, #1
 800707a:	e7c4      	b.n	8007006 <_printf_common+0x3e>
 800707c:	2030      	movs	r0, #48	; 0x30
 800707e:	18e1      	adds	r1, r4, r3
 8007080:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007084:	1c5a      	adds	r2, r3, #1
 8007086:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800708a:	4422      	add	r2, r4
 800708c:	3302      	adds	r3, #2
 800708e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007092:	e7c5      	b.n	8007020 <_printf_common+0x58>
 8007094:	2301      	movs	r3, #1
 8007096:	4622      	mov	r2, r4
 8007098:	4649      	mov	r1, r9
 800709a:	4638      	mov	r0, r7
 800709c:	47c0      	blx	r8
 800709e:	3001      	adds	r0, #1
 80070a0:	d0e6      	beq.n	8007070 <_printf_common+0xa8>
 80070a2:	3601      	adds	r6, #1
 80070a4:	e7d9      	b.n	800705a <_printf_common+0x92>
	...

080070a8 <_printf_i>:
 80070a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80070ac:	460c      	mov	r4, r1
 80070ae:	7e27      	ldrb	r7, [r4, #24]
 80070b0:	4691      	mov	r9, r2
 80070b2:	2f78      	cmp	r7, #120	; 0x78
 80070b4:	4680      	mov	r8, r0
 80070b6:	469a      	mov	sl, r3
 80070b8:	990c      	ldr	r1, [sp, #48]	; 0x30
 80070ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80070be:	d807      	bhi.n	80070d0 <_printf_i+0x28>
 80070c0:	2f62      	cmp	r7, #98	; 0x62
 80070c2:	d80a      	bhi.n	80070da <_printf_i+0x32>
 80070c4:	2f00      	cmp	r7, #0
 80070c6:	f000 80d9 	beq.w	800727c <_printf_i+0x1d4>
 80070ca:	2f58      	cmp	r7, #88	; 0x58
 80070cc:	f000 80a4 	beq.w	8007218 <_printf_i+0x170>
 80070d0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80070d8:	e03a      	b.n	8007150 <_printf_i+0xa8>
 80070da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80070de:	2b15      	cmp	r3, #21
 80070e0:	d8f6      	bhi.n	80070d0 <_printf_i+0x28>
 80070e2:	a001      	add	r0, pc, #4	; (adr r0, 80070e8 <_printf_i+0x40>)
 80070e4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80070e8:	08007141 	.word	0x08007141
 80070ec:	08007155 	.word	0x08007155
 80070f0:	080070d1 	.word	0x080070d1
 80070f4:	080070d1 	.word	0x080070d1
 80070f8:	080070d1 	.word	0x080070d1
 80070fc:	080070d1 	.word	0x080070d1
 8007100:	08007155 	.word	0x08007155
 8007104:	080070d1 	.word	0x080070d1
 8007108:	080070d1 	.word	0x080070d1
 800710c:	080070d1 	.word	0x080070d1
 8007110:	080070d1 	.word	0x080070d1
 8007114:	08007263 	.word	0x08007263
 8007118:	08007185 	.word	0x08007185
 800711c:	08007245 	.word	0x08007245
 8007120:	080070d1 	.word	0x080070d1
 8007124:	080070d1 	.word	0x080070d1
 8007128:	08007285 	.word	0x08007285
 800712c:	080070d1 	.word	0x080070d1
 8007130:	08007185 	.word	0x08007185
 8007134:	080070d1 	.word	0x080070d1
 8007138:	080070d1 	.word	0x080070d1
 800713c:	0800724d 	.word	0x0800724d
 8007140:	680b      	ldr	r3, [r1, #0]
 8007142:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007146:	1d1a      	adds	r2, r3, #4
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	600a      	str	r2, [r1, #0]
 800714c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007150:	2301      	movs	r3, #1
 8007152:	e0a4      	b.n	800729e <_printf_i+0x1f6>
 8007154:	6825      	ldr	r5, [r4, #0]
 8007156:	6808      	ldr	r0, [r1, #0]
 8007158:	062e      	lsls	r6, r5, #24
 800715a:	f100 0304 	add.w	r3, r0, #4
 800715e:	d50a      	bpl.n	8007176 <_printf_i+0xce>
 8007160:	6805      	ldr	r5, [r0, #0]
 8007162:	600b      	str	r3, [r1, #0]
 8007164:	2d00      	cmp	r5, #0
 8007166:	da03      	bge.n	8007170 <_printf_i+0xc8>
 8007168:	232d      	movs	r3, #45	; 0x2d
 800716a:	426d      	negs	r5, r5
 800716c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007170:	230a      	movs	r3, #10
 8007172:	485e      	ldr	r0, [pc, #376]	; (80072ec <_printf_i+0x244>)
 8007174:	e019      	b.n	80071aa <_printf_i+0x102>
 8007176:	f015 0f40 	tst.w	r5, #64	; 0x40
 800717a:	6805      	ldr	r5, [r0, #0]
 800717c:	600b      	str	r3, [r1, #0]
 800717e:	bf18      	it	ne
 8007180:	b22d      	sxthne	r5, r5
 8007182:	e7ef      	b.n	8007164 <_printf_i+0xbc>
 8007184:	680b      	ldr	r3, [r1, #0]
 8007186:	6825      	ldr	r5, [r4, #0]
 8007188:	1d18      	adds	r0, r3, #4
 800718a:	6008      	str	r0, [r1, #0]
 800718c:	0628      	lsls	r0, r5, #24
 800718e:	d501      	bpl.n	8007194 <_printf_i+0xec>
 8007190:	681d      	ldr	r5, [r3, #0]
 8007192:	e002      	b.n	800719a <_printf_i+0xf2>
 8007194:	0669      	lsls	r1, r5, #25
 8007196:	d5fb      	bpl.n	8007190 <_printf_i+0xe8>
 8007198:	881d      	ldrh	r5, [r3, #0]
 800719a:	2f6f      	cmp	r7, #111	; 0x6f
 800719c:	bf0c      	ite	eq
 800719e:	2308      	moveq	r3, #8
 80071a0:	230a      	movne	r3, #10
 80071a2:	4852      	ldr	r0, [pc, #328]	; (80072ec <_printf_i+0x244>)
 80071a4:	2100      	movs	r1, #0
 80071a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80071aa:	6866      	ldr	r6, [r4, #4]
 80071ac:	2e00      	cmp	r6, #0
 80071ae:	bfa8      	it	ge
 80071b0:	6821      	ldrge	r1, [r4, #0]
 80071b2:	60a6      	str	r6, [r4, #8]
 80071b4:	bfa4      	itt	ge
 80071b6:	f021 0104 	bicge.w	r1, r1, #4
 80071ba:	6021      	strge	r1, [r4, #0]
 80071bc:	b90d      	cbnz	r5, 80071c2 <_printf_i+0x11a>
 80071be:	2e00      	cmp	r6, #0
 80071c0:	d04d      	beq.n	800725e <_printf_i+0x1b6>
 80071c2:	4616      	mov	r6, r2
 80071c4:	fbb5 f1f3 	udiv	r1, r5, r3
 80071c8:	fb03 5711 	mls	r7, r3, r1, r5
 80071cc:	5dc7      	ldrb	r7, [r0, r7]
 80071ce:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80071d2:	462f      	mov	r7, r5
 80071d4:	42bb      	cmp	r3, r7
 80071d6:	460d      	mov	r5, r1
 80071d8:	d9f4      	bls.n	80071c4 <_printf_i+0x11c>
 80071da:	2b08      	cmp	r3, #8
 80071dc:	d10b      	bne.n	80071f6 <_printf_i+0x14e>
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	07df      	lsls	r7, r3, #31
 80071e2:	d508      	bpl.n	80071f6 <_printf_i+0x14e>
 80071e4:	6923      	ldr	r3, [r4, #16]
 80071e6:	6861      	ldr	r1, [r4, #4]
 80071e8:	4299      	cmp	r1, r3
 80071ea:	bfde      	ittt	le
 80071ec:	2330      	movle	r3, #48	; 0x30
 80071ee:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071f2:	f106 36ff 	addle.w	r6, r6, #4294967295
 80071f6:	1b92      	subs	r2, r2, r6
 80071f8:	6122      	str	r2, [r4, #16]
 80071fa:	464b      	mov	r3, r9
 80071fc:	4621      	mov	r1, r4
 80071fe:	4640      	mov	r0, r8
 8007200:	f8cd a000 	str.w	sl, [sp]
 8007204:	aa03      	add	r2, sp, #12
 8007206:	f7ff fedf 	bl	8006fc8 <_printf_common>
 800720a:	3001      	adds	r0, #1
 800720c:	d14c      	bne.n	80072a8 <_printf_i+0x200>
 800720e:	f04f 30ff 	mov.w	r0, #4294967295
 8007212:	b004      	add	sp, #16
 8007214:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007218:	4834      	ldr	r0, [pc, #208]	; (80072ec <_printf_i+0x244>)
 800721a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800721e:	680e      	ldr	r6, [r1, #0]
 8007220:	6823      	ldr	r3, [r4, #0]
 8007222:	f856 5b04 	ldr.w	r5, [r6], #4
 8007226:	061f      	lsls	r7, r3, #24
 8007228:	600e      	str	r6, [r1, #0]
 800722a:	d514      	bpl.n	8007256 <_printf_i+0x1ae>
 800722c:	07d9      	lsls	r1, r3, #31
 800722e:	bf44      	itt	mi
 8007230:	f043 0320 	orrmi.w	r3, r3, #32
 8007234:	6023      	strmi	r3, [r4, #0]
 8007236:	b91d      	cbnz	r5, 8007240 <_printf_i+0x198>
 8007238:	6823      	ldr	r3, [r4, #0]
 800723a:	f023 0320 	bic.w	r3, r3, #32
 800723e:	6023      	str	r3, [r4, #0]
 8007240:	2310      	movs	r3, #16
 8007242:	e7af      	b.n	80071a4 <_printf_i+0xfc>
 8007244:	6823      	ldr	r3, [r4, #0]
 8007246:	f043 0320 	orr.w	r3, r3, #32
 800724a:	6023      	str	r3, [r4, #0]
 800724c:	2378      	movs	r3, #120	; 0x78
 800724e:	4828      	ldr	r0, [pc, #160]	; (80072f0 <_printf_i+0x248>)
 8007250:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007254:	e7e3      	b.n	800721e <_printf_i+0x176>
 8007256:	065e      	lsls	r6, r3, #25
 8007258:	bf48      	it	mi
 800725a:	b2ad      	uxthmi	r5, r5
 800725c:	e7e6      	b.n	800722c <_printf_i+0x184>
 800725e:	4616      	mov	r6, r2
 8007260:	e7bb      	b.n	80071da <_printf_i+0x132>
 8007262:	680b      	ldr	r3, [r1, #0]
 8007264:	6826      	ldr	r6, [r4, #0]
 8007266:	1d1d      	adds	r5, r3, #4
 8007268:	6960      	ldr	r0, [r4, #20]
 800726a:	600d      	str	r5, [r1, #0]
 800726c:	0635      	lsls	r5, r6, #24
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	d501      	bpl.n	8007276 <_printf_i+0x1ce>
 8007272:	6018      	str	r0, [r3, #0]
 8007274:	e002      	b.n	800727c <_printf_i+0x1d4>
 8007276:	0671      	lsls	r1, r6, #25
 8007278:	d5fb      	bpl.n	8007272 <_printf_i+0x1ca>
 800727a:	8018      	strh	r0, [r3, #0]
 800727c:	2300      	movs	r3, #0
 800727e:	4616      	mov	r6, r2
 8007280:	6123      	str	r3, [r4, #16]
 8007282:	e7ba      	b.n	80071fa <_printf_i+0x152>
 8007284:	680b      	ldr	r3, [r1, #0]
 8007286:	1d1a      	adds	r2, r3, #4
 8007288:	600a      	str	r2, [r1, #0]
 800728a:	681e      	ldr	r6, [r3, #0]
 800728c:	2100      	movs	r1, #0
 800728e:	4630      	mov	r0, r6
 8007290:	6862      	ldr	r2, [r4, #4]
 8007292:	f000 fee7 	bl	8008064 <memchr>
 8007296:	b108      	cbz	r0, 800729c <_printf_i+0x1f4>
 8007298:	1b80      	subs	r0, r0, r6
 800729a:	6060      	str	r0, [r4, #4]
 800729c:	6863      	ldr	r3, [r4, #4]
 800729e:	6123      	str	r3, [r4, #16]
 80072a0:	2300      	movs	r3, #0
 80072a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072a6:	e7a8      	b.n	80071fa <_printf_i+0x152>
 80072a8:	4632      	mov	r2, r6
 80072aa:	4649      	mov	r1, r9
 80072ac:	4640      	mov	r0, r8
 80072ae:	6923      	ldr	r3, [r4, #16]
 80072b0:	47d0      	blx	sl
 80072b2:	3001      	adds	r0, #1
 80072b4:	d0ab      	beq.n	800720e <_printf_i+0x166>
 80072b6:	6823      	ldr	r3, [r4, #0]
 80072b8:	079b      	lsls	r3, r3, #30
 80072ba:	d413      	bmi.n	80072e4 <_printf_i+0x23c>
 80072bc:	68e0      	ldr	r0, [r4, #12]
 80072be:	9b03      	ldr	r3, [sp, #12]
 80072c0:	4298      	cmp	r0, r3
 80072c2:	bfb8      	it	lt
 80072c4:	4618      	movlt	r0, r3
 80072c6:	e7a4      	b.n	8007212 <_printf_i+0x16a>
 80072c8:	2301      	movs	r3, #1
 80072ca:	4632      	mov	r2, r6
 80072cc:	4649      	mov	r1, r9
 80072ce:	4640      	mov	r0, r8
 80072d0:	47d0      	blx	sl
 80072d2:	3001      	adds	r0, #1
 80072d4:	d09b      	beq.n	800720e <_printf_i+0x166>
 80072d6:	3501      	adds	r5, #1
 80072d8:	68e3      	ldr	r3, [r4, #12]
 80072da:	9903      	ldr	r1, [sp, #12]
 80072dc:	1a5b      	subs	r3, r3, r1
 80072de:	42ab      	cmp	r3, r5
 80072e0:	dcf2      	bgt.n	80072c8 <_printf_i+0x220>
 80072e2:	e7eb      	b.n	80072bc <_printf_i+0x214>
 80072e4:	2500      	movs	r5, #0
 80072e6:	f104 0619 	add.w	r6, r4, #25
 80072ea:	e7f5      	b.n	80072d8 <_printf_i+0x230>
 80072ec:	0800a0c2 	.word	0x0800a0c2
 80072f0:	0800a0d3 	.word	0x0800a0d3

080072f4 <siprintf>:
 80072f4:	b40e      	push	{r1, r2, r3}
 80072f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80072fa:	b500      	push	{lr}
 80072fc:	b09c      	sub	sp, #112	; 0x70
 80072fe:	ab1d      	add	r3, sp, #116	; 0x74
 8007300:	9002      	str	r0, [sp, #8]
 8007302:	9006      	str	r0, [sp, #24]
 8007304:	9107      	str	r1, [sp, #28]
 8007306:	9104      	str	r1, [sp, #16]
 8007308:	4808      	ldr	r0, [pc, #32]	; (800732c <siprintf+0x38>)
 800730a:	4909      	ldr	r1, [pc, #36]	; (8007330 <siprintf+0x3c>)
 800730c:	f853 2b04 	ldr.w	r2, [r3], #4
 8007310:	9105      	str	r1, [sp, #20]
 8007312:	6800      	ldr	r0, [r0, #0]
 8007314:	a902      	add	r1, sp, #8
 8007316:	9301      	str	r3, [sp, #4]
 8007318:	f001 fb52 	bl	80089c0 <_svfiprintf_r>
 800731c:	2200      	movs	r2, #0
 800731e:	9b02      	ldr	r3, [sp, #8]
 8007320:	701a      	strb	r2, [r3, #0]
 8007322:	b01c      	add	sp, #112	; 0x70
 8007324:	f85d eb04 	ldr.w	lr, [sp], #4
 8007328:	b003      	add	sp, #12
 800732a:	4770      	bx	lr
 800732c:	20000034 	.word	0x20000034
 8007330:	ffff0208 	.word	0xffff0208

08007334 <strcat>:
 8007334:	4602      	mov	r2, r0
 8007336:	b510      	push	{r4, lr}
 8007338:	7814      	ldrb	r4, [r2, #0]
 800733a:	4613      	mov	r3, r2
 800733c:	3201      	adds	r2, #1
 800733e:	2c00      	cmp	r4, #0
 8007340:	d1fa      	bne.n	8007338 <strcat+0x4>
 8007342:	3b01      	subs	r3, #1
 8007344:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007348:	f803 2f01 	strb.w	r2, [r3, #1]!
 800734c:	2a00      	cmp	r2, #0
 800734e:	d1f9      	bne.n	8007344 <strcat+0x10>
 8007350:	bd10      	pop	{r4, pc}

08007352 <quorem>:
 8007352:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007356:	6903      	ldr	r3, [r0, #16]
 8007358:	690c      	ldr	r4, [r1, #16]
 800735a:	4607      	mov	r7, r0
 800735c:	42a3      	cmp	r3, r4
 800735e:	f2c0 8083 	blt.w	8007468 <quorem+0x116>
 8007362:	3c01      	subs	r4, #1
 8007364:	f100 0514 	add.w	r5, r0, #20
 8007368:	f101 0814 	add.w	r8, r1, #20
 800736c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007370:	9301      	str	r3, [sp, #4]
 8007372:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007376:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800737a:	3301      	adds	r3, #1
 800737c:	429a      	cmp	r2, r3
 800737e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007382:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007386:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800738a:	d332      	bcc.n	80073f2 <quorem+0xa0>
 800738c:	f04f 0e00 	mov.w	lr, #0
 8007390:	4640      	mov	r0, r8
 8007392:	46ac      	mov	ip, r5
 8007394:	46f2      	mov	sl, lr
 8007396:	f850 2b04 	ldr.w	r2, [r0], #4
 800739a:	b293      	uxth	r3, r2
 800739c:	fb06 e303 	mla	r3, r6, r3, lr
 80073a0:	0c12      	lsrs	r2, r2, #16
 80073a2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80073a6:	fb06 e202 	mla	r2, r6, r2, lr
 80073aa:	b29b      	uxth	r3, r3
 80073ac:	ebaa 0303 	sub.w	r3, sl, r3
 80073b0:	f8dc a000 	ldr.w	sl, [ip]
 80073b4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80073b8:	fa1f fa8a 	uxth.w	sl, sl
 80073bc:	4453      	add	r3, sl
 80073be:	fa1f fa82 	uxth.w	sl, r2
 80073c2:	f8dc 2000 	ldr.w	r2, [ip]
 80073c6:	4581      	cmp	r9, r0
 80073c8:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80073cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80073d0:	b29b      	uxth	r3, r3
 80073d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80073d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80073da:	f84c 3b04 	str.w	r3, [ip], #4
 80073de:	d2da      	bcs.n	8007396 <quorem+0x44>
 80073e0:	f855 300b 	ldr.w	r3, [r5, fp]
 80073e4:	b92b      	cbnz	r3, 80073f2 <quorem+0xa0>
 80073e6:	9b01      	ldr	r3, [sp, #4]
 80073e8:	3b04      	subs	r3, #4
 80073ea:	429d      	cmp	r5, r3
 80073ec:	461a      	mov	r2, r3
 80073ee:	d32f      	bcc.n	8007450 <quorem+0xfe>
 80073f0:	613c      	str	r4, [r7, #16]
 80073f2:	4638      	mov	r0, r7
 80073f4:	f001 f8cc 	bl	8008590 <__mcmp>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	db25      	blt.n	8007448 <quorem+0xf6>
 80073fc:	4628      	mov	r0, r5
 80073fe:	f04f 0c00 	mov.w	ip, #0
 8007402:	3601      	adds	r6, #1
 8007404:	f858 1b04 	ldr.w	r1, [r8], #4
 8007408:	f8d0 e000 	ldr.w	lr, [r0]
 800740c:	b28b      	uxth	r3, r1
 800740e:	ebac 0303 	sub.w	r3, ip, r3
 8007412:	fa1f f28e 	uxth.w	r2, lr
 8007416:	4413      	add	r3, r2
 8007418:	0c0a      	lsrs	r2, r1, #16
 800741a:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800741e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007422:	b29b      	uxth	r3, r3
 8007424:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007428:	45c1      	cmp	r9, r8
 800742a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800742e:	f840 3b04 	str.w	r3, [r0], #4
 8007432:	d2e7      	bcs.n	8007404 <quorem+0xb2>
 8007434:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007438:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800743c:	b922      	cbnz	r2, 8007448 <quorem+0xf6>
 800743e:	3b04      	subs	r3, #4
 8007440:	429d      	cmp	r5, r3
 8007442:	461a      	mov	r2, r3
 8007444:	d30a      	bcc.n	800745c <quorem+0x10a>
 8007446:	613c      	str	r4, [r7, #16]
 8007448:	4630      	mov	r0, r6
 800744a:	b003      	add	sp, #12
 800744c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007450:	6812      	ldr	r2, [r2, #0]
 8007452:	3b04      	subs	r3, #4
 8007454:	2a00      	cmp	r2, #0
 8007456:	d1cb      	bne.n	80073f0 <quorem+0x9e>
 8007458:	3c01      	subs	r4, #1
 800745a:	e7c6      	b.n	80073ea <quorem+0x98>
 800745c:	6812      	ldr	r2, [r2, #0]
 800745e:	3b04      	subs	r3, #4
 8007460:	2a00      	cmp	r2, #0
 8007462:	d1f0      	bne.n	8007446 <quorem+0xf4>
 8007464:	3c01      	subs	r4, #1
 8007466:	e7eb      	b.n	8007440 <quorem+0xee>
 8007468:	2000      	movs	r0, #0
 800746a:	e7ee      	b.n	800744a <quorem+0xf8>
 800746c:	0000      	movs	r0, r0
	...

08007470 <_dtoa_r>:
 8007470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007474:	4616      	mov	r6, r2
 8007476:	461f      	mov	r7, r3
 8007478:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800747a:	b099      	sub	sp, #100	; 0x64
 800747c:	4605      	mov	r5, r0
 800747e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007482:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007486:	b974      	cbnz	r4, 80074a6 <_dtoa_r+0x36>
 8007488:	2010      	movs	r0, #16
 800748a:	f000 fde3 	bl	8008054 <malloc>
 800748e:	4602      	mov	r2, r0
 8007490:	6268      	str	r0, [r5, #36]	; 0x24
 8007492:	b920      	cbnz	r0, 800749e <_dtoa_r+0x2e>
 8007494:	21ea      	movs	r1, #234	; 0xea
 8007496:	4bae      	ldr	r3, [pc, #696]	; (8007750 <_dtoa_r+0x2e0>)
 8007498:	48ae      	ldr	r0, [pc, #696]	; (8007754 <_dtoa_r+0x2e4>)
 800749a:	f001 fba1 	bl	8008be0 <__assert_func>
 800749e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074a2:	6004      	str	r4, [r0, #0]
 80074a4:	60c4      	str	r4, [r0, #12]
 80074a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80074a8:	6819      	ldr	r1, [r3, #0]
 80074aa:	b151      	cbz	r1, 80074c2 <_dtoa_r+0x52>
 80074ac:	685a      	ldr	r2, [r3, #4]
 80074ae:	2301      	movs	r3, #1
 80074b0:	4093      	lsls	r3, r2
 80074b2:	604a      	str	r2, [r1, #4]
 80074b4:	608b      	str	r3, [r1, #8]
 80074b6:	4628      	mov	r0, r5
 80074b8:	f000 fe30 	bl	800811c <_Bfree>
 80074bc:	2200      	movs	r2, #0
 80074be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80074c0:	601a      	str	r2, [r3, #0]
 80074c2:	1e3b      	subs	r3, r7, #0
 80074c4:	bfaf      	iteee	ge
 80074c6:	2300      	movge	r3, #0
 80074c8:	2201      	movlt	r2, #1
 80074ca:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80074ce:	9305      	strlt	r3, [sp, #20]
 80074d0:	bfa8      	it	ge
 80074d2:	f8c8 3000 	strge.w	r3, [r8]
 80074d6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80074da:	4b9f      	ldr	r3, [pc, #636]	; (8007758 <_dtoa_r+0x2e8>)
 80074dc:	bfb8      	it	lt
 80074de:	f8c8 2000 	strlt.w	r2, [r8]
 80074e2:	ea33 0309 	bics.w	r3, r3, r9
 80074e6:	d119      	bne.n	800751c <_dtoa_r+0xac>
 80074e8:	f242 730f 	movw	r3, #9999	; 0x270f
 80074ec:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80074ee:	6013      	str	r3, [r2, #0]
 80074f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80074f4:	4333      	orrs	r3, r6
 80074f6:	f000 8580 	beq.w	8007ffa <_dtoa_r+0xb8a>
 80074fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80074fc:	b953      	cbnz	r3, 8007514 <_dtoa_r+0xa4>
 80074fe:	4b97      	ldr	r3, [pc, #604]	; (800775c <_dtoa_r+0x2ec>)
 8007500:	e022      	b.n	8007548 <_dtoa_r+0xd8>
 8007502:	4b97      	ldr	r3, [pc, #604]	; (8007760 <_dtoa_r+0x2f0>)
 8007504:	9308      	str	r3, [sp, #32]
 8007506:	3308      	adds	r3, #8
 8007508:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800750a:	6013      	str	r3, [r2, #0]
 800750c:	9808      	ldr	r0, [sp, #32]
 800750e:	b019      	add	sp, #100	; 0x64
 8007510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007514:	4b91      	ldr	r3, [pc, #580]	; (800775c <_dtoa_r+0x2ec>)
 8007516:	9308      	str	r3, [sp, #32]
 8007518:	3303      	adds	r3, #3
 800751a:	e7f5      	b.n	8007508 <_dtoa_r+0x98>
 800751c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007520:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007524:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007528:	2200      	movs	r2, #0
 800752a:	2300      	movs	r3, #0
 800752c:	f7f9 faa8 	bl	8000a80 <__aeabi_dcmpeq>
 8007530:	4680      	mov	r8, r0
 8007532:	b158      	cbz	r0, 800754c <_dtoa_r+0xdc>
 8007534:	2301      	movs	r3, #1
 8007536:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007538:	6013      	str	r3, [r2, #0]
 800753a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800753c:	2b00      	cmp	r3, #0
 800753e:	f000 8559 	beq.w	8007ff4 <_dtoa_r+0xb84>
 8007542:	4888      	ldr	r0, [pc, #544]	; (8007764 <_dtoa_r+0x2f4>)
 8007544:	6018      	str	r0, [r3, #0]
 8007546:	1e43      	subs	r3, r0, #1
 8007548:	9308      	str	r3, [sp, #32]
 800754a:	e7df      	b.n	800750c <_dtoa_r+0x9c>
 800754c:	ab16      	add	r3, sp, #88	; 0x58
 800754e:	9301      	str	r3, [sp, #4]
 8007550:	ab17      	add	r3, sp, #92	; 0x5c
 8007552:	9300      	str	r3, [sp, #0]
 8007554:	4628      	mov	r0, r5
 8007556:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800755a:	f001 f8c5 	bl	80086e8 <__d2b>
 800755e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007562:	4682      	mov	sl, r0
 8007564:	2c00      	cmp	r4, #0
 8007566:	d07e      	beq.n	8007666 <_dtoa_r+0x1f6>
 8007568:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800756c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800756e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007572:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007576:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800757a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800757e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007582:	2200      	movs	r2, #0
 8007584:	4b78      	ldr	r3, [pc, #480]	; (8007768 <_dtoa_r+0x2f8>)
 8007586:	f7f8 fe5b 	bl	8000240 <__aeabi_dsub>
 800758a:	a36b      	add	r3, pc, #428	; (adr r3, 8007738 <_dtoa_r+0x2c8>)
 800758c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007590:	f7f9 f80e 	bl	80005b0 <__aeabi_dmul>
 8007594:	a36a      	add	r3, pc, #424	; (adr r3, 8007740 <_dtoa_r+0x2d0>)
 8007596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759a:	f7f8 fe53 	bl	8000244 <__adddf3>
 800759e:	4606      	mov	r6, r0
 80075a0:	4620      	mov	r0, r4
 80075a2:	460f      	mov	r7, r1
 80075a4:	f7f8 ff9a 	bl	80004dc <__aeabi_i2d>
 80075a8:	a367      	add	r3, pc, #412	; (adr r3, 8007748 <_dtoa_r+0x2d8>)
 80075aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075ae:	f7f8 ffff 	bl	80005b0 <__aeabi_dmul>
 80075b2:	4602      	mov	r2, r0
 80075b4:	460b      	mov	r3, r1
 80075b6:	4630      	mov	r0, r6
 80075b8:	4639      	mov	r1, r7
 80075ba:	f7f8 fe43 	bl	8000244 <__adddf3>
 80075be:	4606      	mov	r6, r0
 80075c0:	460f      	mov	r7, r1
 80075c2:	f7f9 faa5 	bl	8000b10 <__aeabi_d2iz>
 80075c6:	2200      	movs	r2, #0
 80075c8:	4681      	mov	r9, r0
 80075ca:	2300      	movs	r3, #0
 80075cc:	4630      	mov	r0, r6
 80075ce:	4639      	mov	r1, r7
 80075d0:	f7f9 fa60 	bl	8000a94 <__aeabi_dcmplt>
 80075d4:	b148      	cbz	r0, 80075ea <_dtoa_r+0x17a>
 80075d6:	4648      	mov	r0, r9
 80075d8:	f7f8 ff80 	bl	80004dc <__aeabi_i2d>
 80075dc:	4632      	mov	r2, r6
 80075de:	463b      	mov	r3, r7
 80075e0:	f7f9 fa4e 	bl	8000a80 <__aeabi_dcmpeq>
 80075e4:	b908      	cbnz	r0, 80075ea <_dtoa_r+0x17a>
 80075e6:	f109 39ff 	add.w	r9, r9, #4294967295
 80075ea:	f1b9 0f16 	cmp.w	r9, #22
 80075ee:	d857      	bhi.n	80076a0 <_dtoa_r+0x230>
 80075f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075f4:	4b5d      	ldr	r3, [pc, #372]	; (800776c <_dtoa_r+0x2fc>)
 80075f6:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80075fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fe:	f7f9 fa49 	bl	8000a94 <__aeabi_dcmplt>
 8007602:	2800      	cmp	r0, #0
 8007604:	d04e      	beq.n	80076a4 <_dtoa_r+0x234>
 8007606:	2300      	movs	r3, #0
 8007608:	f109 39ff 	add.w	r9, r9, #4294967295
 800760c:	930f      	str	r3, [sp, #60]	; 0x3c
 800760e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007610:	1b1c      	subs	r4, r3, r4
 8007612:	1e63      	subs	r3, r4, #1
 8007614:	9309      	str	r3, [sp, #36]	; 0x24
 8007616:	bf49      	itett	mi
 8007618:	f1c4 0301 	rsbmi	r3, r4, #1
 800761c:	2300      	movpl	r3, #0
 800761e:	9306      	strmi	r3, [sp, #24]
 8007620:	2300      	movmi	r3, #0
 8007622:	bf54      	ite	pl
 8007624:	9306      	strpl	r3, [sp, #24]
 8007626:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007628:	f1b9 0f00 	cmp.w	r9, #0
 800762c:	db3c      	blt.n	80076a8 <_dtoa_r+0x238>
 800762e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007630:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007634:	444b      	add	r3, r9
 8007636:	9309      	str	r3, [sp, #36]	; 0x24
 8007638:	2300      	movs	r3, #0
 800763a:	930a      	str	r3, [sp, #40]	; 0x28
 800763c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800763e:	2b09      	cmp	r3, #9
 8007640:	d86c      	bhi.n	800771c <_dtoa_r+0x2ac>
 8007642:	2b05      	cmp	r3, #5
 8007644:	bfc4      	itt	gt
 8007646:	3b04      	subgt	r3, #4
 8007648:	9322      	strgt	r3, [sp, #136]	; 0x88
 800764a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800764c:	bfc8      	it	gt
 800764e:	2400      	movgt	r4, #0
 8007650:	f1a3 0302 	sub.w	r3, r3, #2
 8007654:	bfd8      	it	le
 8007656:	2401      	movle	r4, #1
 8007658:	2b03      	cmp	r3, #3
 800765a:	f200 808b 	bhi.w	8007774 <_dtoa_r+0x304>
 800765e:	e8df f003 	tbb	[pc, r3]
 8007662:	4f2d      	.short	0x4f2d
 8007664:	5b4d      	.short	0x5b4d
 8007666:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800766a:	441c      	add	r4, r3
 800766c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007670:	2b20      	cmp	r3, #32
 8007672:	bfc3      	ittte	gt
 8007674:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007678:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800767c:	fa09 f303 	lslgt.w	r3, r9, r3
 8007680:	f1c3 0320 	rsble	r3, r3, #32
 8007684:	bfc6      	itte	gt
 8007686:	fa26 f000 	lsrgt.w	r0, r6, r0
 800768a:	4318      	orrgt	r0, r3
 800768c:	fa06 f003 	lslle.w	r0, r6, r3
 8007690:	f7f8 ff14 	bl	80004bc <__aeabi_ui2d>
 8007694:	2301      	movs	r3, #1
 8007696:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800769a:	3c01      	subs	r4, #1
 800769c:	9313      	str	r3, [sp, #76]	; 0x4c
 800769e:	e770      	b.n	8007582 <_dtoa_r+0x112>
 80076a0:	2301      	movs	r3, #1
 80076a2:	e7b3      	b.n	800760c <_dtoa_r+0x19c>
 80076a4:	900f      	str	r0, [sp, #60]	; 0x3c
 80076a6:	e7b2      	b.n	800760e <_dtoa_r+0x19e>
 80076a8:	9b06      	ldr	r3, [sp, #24]
 80076aa:	eba3 0309 	sub.w	r3, r3, r9
 80076ae:	9306      	str	r3, [sp, #24]
 80076b0:	f1c9 0300 	rsb	r3, r9, #0
 80076b4:	930a      	str	r3, [sp, #40]	; 0x28
 80076b6:	2300      	movs	r3, #0
 80076b8:	930e      	str	r3, [sp, #56]	; 0x38
 80076ba:	e7bf      	b.n	800763c <_dtoa_r+0x1cc>
 80076bc:	2300      	movs	r3, #0
 80076be:	930b      	str	r3, [sp, #44]	; 0x2c
 80076c0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	dc59      	bgt.n	800777a <_dtoa_r+0x30a>
 80076c6:	f04f 0b01 	mov.w	fp, #1
 80076ca:	465b      	mov	r3, fp
 80076cc:	f8cd b008 	str.w	fp, [sp, #8]
 80076d0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80076d4:	2200      	movs	r2, #0
 80076d6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80076d8:	6042      	str	r2, [r0, #4]
 80076da:	2204      	movs	r2, #4
 80076dc:	f102 0614 	add.w	r6, r2, #20
 80076e0:	429e      	cmp	r6, r3
 80076e2:	6841      	ldr	r1, [r0, #4]
 80076e4:	d94f      	bls.n	8007786 <_dtoa_r+0x316>
 80076e6:	4628      	mov	r0, r5
 80076e8:	f000 fcd8 	bl	800809c <_Balloc>
 80076ec:	9008      	str	r0, [sp, #32]
 80076ee:	2800      	cmp	r0, #0
 80076f0:	d14d      	bne.n	800778e <_dtoa_r+0x31e>
 80076f2:	4602      	mov	r2, r0
 80076f4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80076f8:	4b1d      	ldr	r3, [pc, #116]	; (8007770 <_dtoa_r+0x300>)
 80076fa:	e6cd      	b.n	8007498 <_dtoa_r+0x28>
 80076fc:	2301      	movs	r3, #1
 80076fe:	e7de      	b.n	80076be <_dtoa_r+0x24e>
 8007700:	2300      	movs	r3, #0
 8007702:	930b      	str	r3, [sp, #44]	; 0x2c
 8007704:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007706:	eb09 0b03 	add.w	fp, r9, r3
 800770a:	f10b 0301 	add.w	r3, fp, #1
 800770e:	2b01      	cmp	r3, #1
 8007710:	9302      	str	r3, [sp, #8]
 8007712:	bfb8      	it	lt
 8007714:	2301      	movlt	r3, #1
 8007716:	e7dd      	b.n	80076d4 <_dtoa_r+0x264>
 8007718:	2301      	movs	r3, #1
 800771a:	e7f2      	b.n	8007702 <_dtoa_r+0x292>
 800771c:	2401      	movs	r4, #1
 800771e:	2300      	movs	r3, #0
 8007720:	940b      	str	r4, [sp, #44]	; 0x2c
 8007722:	9322      	str	r3, [sp, #136]	; 0x88
 8007724:	f04f 3bff 	mov.w	fp, #4294967295
 8007728:	2200      	movs	r2, #0
 800772a:	2312      	movs	r3, #18
 800772c:	f8cd b008 	str.w	fp, [sp, #8]
 8007730:	9223      	str	r2, [sp, #140]	; 0x8c
 8007732:	e7cf      	b.n	80076d4 <_dtoa_r+0x264>
 8007734:	f3af 8000 	nop.w
 8007738:	636f4361 	.word	0x636f4361
 800773c:	3fd287a7 	.word	0x3fd287a7
 8007740:	8b60c8b3 	.word	0x8b60c8b3
 8007744:	3fc68a28 	.word	0x3fc68a28
 8007748:	509f79fb 	.word	0x509f79fb
 800774c:	3fd34413 	.word	0x3fd34413
 8007750:	0800a0f1 	.word	0x0800a0f1
 8007754:	0800a108 	.word	0x0800a108
 8007758:	7ff00000 	.word	0x7ff00000
 800775c:	0800a0ed 	.word	0x0800a0ed
 8007760:	0800a0e4 	.word	0x0800a0e4
 8007764:	0800a0c1 	.word	0x0800a0c1
 8007768:	3ff80000 	.word	0x3ff80000
 800776c:	0800a200 	.word	0x0800a200
 8007770:	0800a167 	.word	0x0800a167
 8007774:	2301      	movs	r3, #1
 8007776:	930b      	str	r3, [sp, #44]	; 0x2c
 8007778:	e7d4      	b.n	8007724 <_dtoa_r+0x2b4>
 800777a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 800777e:	465b      	mov	r3, fp
 8007780:	f8cd b008 	str.w	fp, [sp, #8]
 8007784:	e7a6      	b.n	80076d4 <_dtoa_r+0x264>
 8007786:	3101      	adds	r1, #1
 8007788:	6041      	str	r1, [r0, #4]
 800778a:	0052      	lsls	r2, r2, #1
 800778c:	e7a6      	b.n	80076dc <_dtoa_r+0x26c>
 800778e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007790:	9a08      	ldr	r2, [sp, #32]
 8007792:	601a      	str	r2, [r3, #0]
 8007794:	9b02      	ldr	r3, [sp, #8]
 8007796:	2b0e      	cmp	r3, #14
 8007798:	f200 80a8 	bhi.w	80078ec <_dtoa_r+0x47c>
 800779c:	2c00      	cmp	r4, #0
 800779e:	f000 80a5 	beq.w	80078ec <_dtoa_r+0x47c>
 80077a2:	f1b9 0f00 	cmp.w	r9, #0
 80077a6:	dd34      	ble.n	8007812 <_dtoa_r+0x3a2>
 80077a8:	4a9a      	ldr	r2, [pc, #616]	; (8007a14 <_dtoa_r+0x5a4>)
 80077aa:	f009 030f 	and.w	r3, r9, #15
 80077ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077b2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80077b6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80077ba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80077be:	ea4f 1429 	mov.w	r4, r9, asr #4
 80077c2:	d016      	beq.n	80077f2 <_dtoa_r+0x382>
 80077c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80077c8:	4b93      	ldr	r3, [pc, #588]	; (8007a18 <_dtoa_r+0x5a8>)
 80077ca:	2703      	movs	r7, #3
 80077cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077d0:	f7f9 f818 	bl	8000804 <__aeabi_ddiv>
 80077d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077d8:	f004 040f 	and.w	r4, r4, #15
 80077dc:	4e8e      	ldr	r6, [pc, #568]	; (8007a18 <_dtoa_r+0x5a8>)
 80077de:	b954      	cbnz	r4, 80077f6 <_dtoa_r+0x386>
 80077e0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077e8:	f7f9 f80c 	bl	8000804 <__aeabi_ddiv>
 80077ec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077f0:	e029      	b.n	8007846 <_dtoa_r+0x3d6>
 80077f2:	2702      	movs	r7, #2
 80077f4:	e7f2      	b.n	80077dc <_dtoa_r+0x36c>
 80077f6:	07e1      	lsls	r1, r4, #31
 80077f8:	d508      	bpl.n	800780c <_dtoa_r+0x39c>
 80077fa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077fe:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007802:	f7f8 fed5 	bl	80005b0 <__aeabi_dmul>
 8007806:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800780a:	3701      	adds	r7, #1
 800780c:	1064      	asrs	r4, r4, #1
 800780e:	3608      	adds	r6, #8
 8007810:	e7e5      	b.n	80077de <_dtoa_r+0x36e>
 8007812:	f000 80a5 	beq.w	8007960 <_dtoa_r+0x4f0>
 8007816:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800781a:	f1c9 0400 	rsb	r4, r9, #0
 800781e:	4b7d      	ldr	r3, [pc, #500]	; (8007a14 <_dtoa_r+0x5a4>)
 8007820:	f004 020f 	and.w	r2, r4, #15
 8007824:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782c:	f7f8 fec0 	bl	80005b0 <__aeabi_dmul>
 8007830:	2702      	movs	r7, #2
 8007832:	2300      	movs	r3, #0
 8007834:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007838:	4e77      	ldr	r6, [pc, #476]	; (8007a18 <_dtoa_r+0x5a8>)
 800783a:	1124      	asrs	r4, r4, #4
 800783c:	2c00      	cmp	r4, #0
 800783e:	f040 8084 	bne.w	800794a <_dtoa_r+0x4da>
 8007842:	2b00      	cmp	r3, #0
 8007844:	d1d2      	bne.n	80077ec <_dtoa_r+0x37c>
 8007846:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007848:	2b00      	cmp	r3, #0
 800784a:	f000 808b 	beq.w	8007964 <_dtoa_r+0x4f4>
 800784e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007852:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007856:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800785a:	2200      	movs	r2, #0
 800785c:	4b6f      	ldr	r3, [pc, #444]	; (8007a1c <_dtoa_r+0x5ac>)
 800785e:	f7f9 f919 	bl	8000a94 <__aeabi_dcmplt>
 8007862:	2800      	cmp	r0, #0
 8007864:	d07e      	beq.n	8007964 <_dtoa_r+0x4f4>
 8007866:	9b02      	ldr	r3, [sp, #8]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d07b      	beq.n	8007964 <_dtoa_r+0x4f4>
 800786c:	f1bb 0f00 	cmp.w	fp, #0
 8007870:	dd38      	ble.n	80078e4 <_dtoa_r+0x474>
 8007872:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007876:	2200      	movs	r2, #0
 8007878:	4b69      	ldr	r3, [pc, #420]	; (8007a20 <_dtoa_r+0x5b0>)
 800787a:	f7f8 fe99 	bl	80005b0 <__aeabi_dmul>
 800787e:	465c      	mov	r4, fp
 8007880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007884:	f109 38ff 	add.w	r8, r9, #4294967295
 8007888:	3701      	adds	r7, #1
 800788a:	4638      	mov	r0, r7
 800788c:	f7f8 fe26 	bl	80004dc <__aeabi_i2d>
 8007890:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007894:	f7f8 fe8c 	bl	80005b0 <__aeabi_dmul>
 8007898:	2200      	movs	r2, #0
 800789a:	4b62      	ldr	r3, [pc, #392]	; (8007a24 <_dtoa_r+0x5b4>)
 800789c:	f7f8 fcd2 	bl	8000244 <__adddf3>
 80078a0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80078a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80078a8:	9611      	str	r6, [sp, #68]	; 0x44
 80078aa:	2c00      	cmp	r4, #0
 80078ac:	d15d      	bne.n	800796a <_dtoa_r+0x4fa>
 80078ae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078b2:	2200      	movs	r2, #0
 80078b4:	4b5c      	ldr	r3, [pc, #368]	; (8007a28 <_dtoa_r+0x5b8>)
 80078b6:	f7f8 fcc3 	bl	8000240 <__aeabi_dsub>
 80078ba:	4602      	mov	r2, r0
 80078bc:	460b      	mov	r3, r1
 80078be:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078c2:	4633      	mov	r3, r6
 80078c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078c6:	f7f9 f903 	bl	8000ad0 <__aeabi_dcmpgt>
 80078ca:	2800      	cmp	r0, #0
 80078cc:	f040 829e 	bne.w	8007e0c <_dtoa_r+0x99c>
 80078d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80078d6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80078da:	f7f9 f8db 	bl	8000a94 <__aeabi_dcmplt>
 80078de:	2800      	cmp	r0, #0
 80078e0:	f040 8292 	bne.w	8007e08 <_dtoa_r+0x998>
 80078e4:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80078e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80078ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	f2c0 8153 	blt.w	8007b9a <_dtoa_r+0x72a>
 80078f4:	f1b9 0f0e 	cmp.w	r9, #14
 80078f8:	f300 814f 	bgt.w	8007b9a <_dtoa_r+0x72a>
 80078fc:	4b45      	ldr	r3, [pc, #276]	; (8007a14 <_dtoa_r+0x5a4>)
 80078fe:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007902:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007906:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800790a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800790c:	2b00      	cmp	r3, #0
 800790e:	f280 80db 	bge.w	8007ac8 <_dtoa_r+0x658>
 8007912:	9b02      	ldr	r3, [sp, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	f300 80d7 	bgt.w	8007ac8 <_dtoa_r+0x658>
 800791a:	f040 8274 	bne.w	8007e06 <_dtoa_r+0x996>
 800791e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007922:	2200      	movs	r2, #0
 8007924:	4b40      	ldr	r3, [pc, #256]	; (8007a28 <_dtoa_r+0x5b8>)
 8007926:	f7f8 fe43 	bl	80005b0 <__aeabi_dmul>
 800792a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800792e:	f7f9 f8c5 	bl	8000abc <__aeabi_dcmpge>
 8007932:	9c02      	ldr	r4, [sp, #8]
 8007934:	4626      	mov	r6, r4
 8007936:	2800      	cmp	r0, #0
 8007938:	f040 824a 	bne.w	8007dd0 <_dtoa_r+0x960>
 800793c:	2331      	movs	r3, #49	; 0x31
 800793e:	9f08      	ldr	r7, [sp, #32]
 8007940:	f109 0901 	add.w	r9, r9, #1
 8007944:	f807 3b01 	strb.w	r3, [r7], #1
 8007948:	e246      	b.n	8007dd8 <_dtoa_r+0x968>
 800794a:	07e2      	lsls	r2, r4, #31
 800794c:	d505      	bpl.n	800795a <_dtoa_r+0x4ea>
 800794e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007952:	f7f8 fe2d 	bl	80005b0 <__aeabi_dmul>
 8007956:	2301      	movs	r3, #1
 8007958:	3701      	adds	r7, #1
 800795a:	1064      	asrs	r4, r4, #1
 800795c:	3608      	adds	r6, #8
 800795e:	e76d      	b.n	800783c <_dtoa_r+0x3cc>
 8007960:	2702      	movs	r7, #2
 8007962:	e770      	b.n	8007846 <_dtoa_r+0x3d6>
 8007964:	46c8      	mov	r8, r9
 8007966:	9c02      	ldr	r4, [sp, #8]
 8007968:	e78f      	b.n	800788a <_dtoa_r+0x41a>
 800796a:	9908      	ldr	r1, [sp, #32]
 800796c:	4b29      	ldr	r3, [pc, #164]	; (8007a14 <_dtoa_r+0x5a4>)
 800796e:	4421      	add	r1, r4
 8007970:	9112      	str	r1, [sp, #72]	; 0x48
 8007972:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007974:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007978:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800797c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007980:	2900      	cmp	r1, #0
 8007982:	d055      	beq.n	8007a30 <_dtoa_r+0x5c0>
 8007984:	2000      	movs	r0, #0
 8007986:	4929      	ldr	r1, [pc, #164]	; (8007a2c <_dtoa_r+0x5bc>)
 8007988:	f7f8 ff3c 	bl	8000804 <__aeabi_ddiv>
 800798c:	463b      	mov	r3, r7
 800798e:	4632      	mov	r2, r6
 8007990:	f7f8 fc56 	bl	8000240 <__aeabi_dsub>
 8007994:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007998:	9f08      	ldr	r7, [sp, #32]
 800799a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800799e:	f7f9 f8b7 	bl	8000b10 <__aeabi_d2iz>
 80079a2:	4604      	mov	r4, r0
 80079a4:	f7f8 fd9a 	bl	80004dc <__aeabi_i2d>
 80079a8:	4602      	mov	r2, r0
 80079aa:	460b      	mov	r3, r1
 80079ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079b0:	f7f8 fc46 	bl	8000240 <__aeabi_dsub>
 80079b4:	4602      	mov	r2, r0
 80079b6:	460b      	mov	r3, r1
 80079b8:	3430      	adds	r4, #48	; 0x30
 80079ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079c2:	f807 4b01 	strb.w	r4, [r7], #1
 80079c6:	f7f9 f865 	bl	8000a94 <__aeabi_dcmplt>
 80079ca:	2800      	cmp	r0, #0
 80079cc:	d174      	bne.n	8007ab8 <_dtoa_r+0x648>
 80079ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80079d2:	2000      	movs	r0, #0
 80079d4:	4911      	ldr	r1, [pc, #68]	; (8007a1c <_dtoa_r+0x5ac>)
 80079d6:	f7f8 fc33 	bl	8000240 <__aeabi_dsub>
 80079da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80079de:	f7f9 f859 	bl	8000a94 <__aeabi_dcmplt>
 80079e2:	2800      	cmp	r0, #0
 80079e4:	f040 80b6 	bne.w	8007b54 <_dtoa_r+0x6e4>
 80079e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80079ea:	429f      	cmp	r7, r3
 80079ec:	f43f af7a 	beq.w	80078e4 <_dtoa_r+0x474>
 80079f0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80079f4:	2200      	movs	r2, #0
 80079f6:	4b0a      	ldr	r3, [pc, #40]	; (8007a20 <_dtoa_r+0x5b0>)
 80079f8:	f7f8 fdda 	bl	80005b0 <__aeabi_dmul>
 80079fc:	2200      	movs	r2, #0
 80079fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a02:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a06:	4b06      	ldr	r3, [pc, #24]	; (8007a20 <_dtoa_r+0x5b0>)
 8007a08:	f7f8 fdd2 	bl	80005b0 <__aeabi_dmul>
 8007a0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a10:	e7c3      	b.n	800799a <_dtoa_r+0x52a>
 8007a12:	bf00      	nop
 8007a14:	0800a200 	.word	0x0800a200
 8007a18:	0800a1d8 	.word	0x0800a1d8
 8007a1c:	3ff00000 	.word	0x3ff00000
 8007a20:	40240000 	.word	0x40240000
 8007a24:	401c0000 	.word	0x401c0000
 8007a28:	40140000 	.word	0x40140000
 8007a2c:	3fe00000 	.word	0x3fe00000
 8007a30:	4630      	mov	r0, r6
 8007a32:	4639      	mov	r1, r7
 8007a34:	f7f8 fdbc 	bl	80005b0 <__aeabi_dmul>
 8007a38:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a3a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007a3e:	9c08      	ldr	r4, [sp, #32]
 8007a40:	9314      	str	r3, [sp, #80]	; 0x50
 8007a42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a46:	f7f9 f863 	bl	8000b10 <__aeabi_d2iz>
 8007a4a:	9015      	str	r0, [sp, #84]	; 0x54
 8007a4c:	f7f8 fd46 	bl	80004dc <__aeabi_i2d>
 8007a50:	4602      	mov	r2, r0
 8007a52:	460b      	mov	r3, r1
 8007a54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a58:	f7f8 fbf2 	bl	8000240 <__aeabi_dsub>
 8007a5c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a5e:	4606      	mov	r6, r0
 8007a60:	3330      	adds	r3, #48	; 0x30
 8007a62:	f804 3b01 	strb.w	r3, [r4], #1
 8007a66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a68:	460f      	mov	r7, r1
 8007a6a:	429c      	cmp	r4, r3
 8007a6c:	f04f 0200 	mov.w	r2, #0
 8007a70:	d124      	bne.n	8007abc <_dtoa_r+0x64c>
 8007a72:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007a76:	4bb3      	ldr	r3, [pc, #716]	; (8007d44 <_dtoa_r+0x8d4>)
 8007a78:	f7f8 fbe4 	bl	8000244 <__adddf3>
 8007a7c:	4602      	mov	r2, r0
 8007a7e:	460b      	mov	r3, r1
 8007a80:	4630      	mov	r0, r6
 8007a82:	4639      	mov	r1, r7
 8007a84:	f7f9 f824 	bl	8000ad0 <__aeabi_dcmpgt>
 8007a88:	2800      	cmp	r0, #0
 8007a8a:	d162      	bne.n	8007b52 <_dtoa_r+0x6e2>
 8007a8c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a90:	2000      	movs	r0, #0
 8007a92:	49ac      	ldr	r1, [pc, #688]	; (8007d44 <_dtoa_r+0x8d4>)
 8007a94:	f7f8 fbd4 	bl	8000240 <__aeabi_dsub>
 8007a98:	4602      	mov	r2, r0
 8007a9a:	460b      	mov	r3, r1
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f7f8 fff8 	bl	8000a94 <__aeabi_dcmplt>
 8007aa4:	2800      	cmp	r0, #0
 8007aa6:	f43f af1d 	beq.w	80078e4 <_dtoa_r+0x474>
 8007aaa:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8007aac:	1e7b      	subs	r3, r7, #1
 8007aae:	9314      	str	r3, [sp, #80]	; 0x50
 8007ab0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007ab4:	2b30      	cmp	r3, #48	; 0x30
 8007ab6:	d0f8      	beq.n	8007aaa <_dtoa_r+0x63a>
 8007ab8:	46c1      	mov	r9, r8
 8007aba:	e03a      	b.n	8007b32 <_dtoa_r+0x6c2>
 8007abc:	4ba2      	ldr	r3, [pc, #648]	; (8007d48 <_dtoa_r+0x8d8>)
 8007abe:	f7f8 fd77 	bl	80005b0 <__aeabi_dmul>
 8007ac2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007ac6:	e7bc      	b.n	8007a42 <_dtoa_r+0x5d2>
 8007ac8:	9f08      	ldr	r7, [sp, #32]
 8007aca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad2:	f7f8 fe97 	bl	8000804 <__aeabi_ddiv>
 8007ad6:	f7f9 f81b 	bl	8000b10 <__aeabi_d2iz>
 8007ada:	4604      	mov	r4, r0
 8007adc:	f7f8 fcfe 	bl	80004dc <__aeabi_i2d>
 8007ae0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ae4:	f7f8 fd64 	bl	80005b0 <__aeabi_dmul>
 8007ae8:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8007aec:	460b      	mov	r3, r1
 8007aee:	4602      	mov	r2, r0
 8007af0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007af4:	f7f8 fba4 	bl	8000240 <__aeabi_dsub>
 8007af8:	f807 6b01 	strb.w	r6, [r7], #1
 8007afc:	9e08      	ldr	r6, [sp, #32]
 8007afe:	9b02      	ldr	r3, [sp, #8]
 8007b00:	1bbe      	subs	r6, r7, r6
 8007b02:	42b3      	cmp	r3, r6
 8007b04:	d13a      	bne.n	8007b7c <_dtoa_r+0x70c>
 8007b06:	4602      	mov	r2, r0
 8007b08:	460b      	mov	r3, r1
 8007b0a:	f7f8 fb9b 	bl	8000244 <__adddf3>
 8007b0e:	4602      	mov	r2, r0
 8007b10:	460b      	mov	r3, r1
 8007b12:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b16:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b1a:	f7f8 ffd9 	bl	8000ad0 <__aeabi_dcmpgt>
 8007b1e:	bb58      	cbnz	r0, 8007b78 <_dtoa_r+0x708>
 8007b20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007b24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b28:	f7f8 ffaa 	bl	8000a80 <__aeabi_dcmpeq>
 8007b2c:	b108      	cbz	r0, 8007b32 <_dtoa_r+0x6c2>
 8007b2e:	07e1      	lsls	r1, r4, #31
 8007b30:	d422      	bmi.n	8007b78 <_dtoa_r+0x708>
 8007b32:	4628      	mov	r0, r5
 8007b34:	4651      	mov	r1, sl
 8007b36:	f000 faf1 	bl	800811c <_Bfree>
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	703b      	strb	r3, [r7, #0]
 8007b3e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007b40:	f109 0001 	add.w	r0, r9, #1
 8007b44:	6018      	str	r0, [r3, #0]
 8007b46:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	f43f acdf 	beq.w	800750c <_dtoa_r+0x9c>
 8007b4e:	601f      	str	r7, [r3, #0]
 8007b50:	e4dc      	b.n	800750c <_dtoa_r+0x9c>
 8007b52:	4627      	mov	r7, r4
 8007b54:	463b      	mov	r3, r7
 8007b56:	461f      	mov	r7, r3
 8007b58:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b5c:	2a39      	cmp	r2, #57	; 0x39
 8007b5e:	d107      	bne.n	8007b70 <_dtoa_r+0x700>
 8007b60:	9a08      	ldr	r2, [sp, #32]
 8007b62:	429a      	cmp	r2, r3
 8007b64:	d1f7      	bne.n	8007b56 <_dtoa_r+0x6e6>
 8007b66:	2230      	movs	r2, #48	; 0x30
 8007b68:	9908      	ldr	r1, [sp, #32]
 8007b6a:	f108 0801 	add.w	r8, r8, #1
 8007b6e:	700a      	strb	r2, [r1, #0]
 8007b70:	781a      	ldrb	r2, [r3, #0]
 8007b72:	3201      	adds	r2, #1
 8007b74:	701a      	strb	r2, [r3, #0]
 8007b76:	e79f      	b.n	8007ab8 <_dtoa_r+0x648>
 8007b78:	46c8      	mov	r8, r9
 8007b7a:	e7eb      	b.n	8007b54 <_dtoa_r+0x6e4>
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	4b72      	ldr	r3, [pc, #456]	; (8007d48 <_dtoa_r+0x8d8>)
 8007b80:	f7f8 fd16 	bl	80005b0 <__aeabi_dmul>
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b8c:	2200      	movs	r2, #0
 8007b8e:	2300      	movs	r3, #0
 8007b90:	f7f8 ff76 	bl	8000a80 <__aeabi_dcmpeq>
 8007b94:	2800      	cmp	r0, #0
 8007b96:	d098      	beq.n	8007aca <_dtoa_r+0x65a>
 8007b98:	e7cb      	b.n	8007b32 <_dtoa_r+0x6c2>
 8007b9a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b9c:	2a00      	cmp	r2, #0
 8007b9e:	f000 80cd 	beq.w	8007d3c <_dtoa_r+0x8cc>
 8007ba2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007ba4:	2a01      	cmp	r2, #1
 8007ba6:	f300 80af 	bgt.w	8007d08 <_dtoa_r+0x898>
 8007baa:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007bac:	2a00      	cmp	r2, #0
 8007bae:	f000 80a7 	beq.w	8007d00 <_dtoa_r+0x890>
 8007bb2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007bb6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007bb8:	9f06      	ldr	r7, [sp, #24]
 8007bba:	9a06      	ldr	r2, [sp, #24]
 8007bbc:	2101      	movs	r1, #1
 8007bbe:	441a      	add	r2, r3
 8007bc0:	9206      	str	r2, [sp, #24]
 8007bc2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bc4:	4628      	mov	r0, r5
 8007bc6:	441a      	add	r2, r3
 8007bc8:	9209      	str	r2, [sp, #36]	; 0x24
 8007bca:	f000 fb61 	bl	8008290 <__i2b>
 8007bce:	4606      	mov	r6, r0
 8007bd0:	2f00      	cmp	r7, #0
 8007bd2:	dd0c      	ble.n	8007bee <_dtoa_r+0x77e>
 8007bd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	dd09      	ble.n	8007bee <_dtoa_r+0x77e>
 8007bda:	42bb      	cmp	r3, r7
 8007bdc:	bfa8      	it	ge
 8007bde:	463b      	movge	r3, r7
 8007be0:	9a06      	ldr	r2, [sp, #24]
 8007be2:	1aff      	subs	r7, r7, r3
 8007be4:	1ad2      	subs	r2, r2, r3
 8007be6:	9206      	str	r2, [sp, #24]
 8007be8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007bea:	1ad3      	subs	r3, r2, r3
 8007bec:	9309      	str	r3, [sp, #36]	; 0x24
 8007bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bf0:	b1f3      	cbz	r3, 8007c30 <_dtoa_r+0x7c0>
 8007bf2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 80a9 	beq.w	8007d4c <_dtoa_r+0x8dc>
 8007bfa:	2c00      	cmp	r4, #0
 8007bfc:	dd10      	ble.n	8007c20 <_dtoa_r+0x7b0>
 8007bfe:	4631      	mov	r1, r6
 8007c00:	4622      	mov	r2, r4
 8007c02:	4628      	mov	r0, r5
 8007c04:	f000 fbfe 	bl	8008404 <__pow5mult>
 8007c08:	4652      	mov	r2, sl
 8007c0a:	4601      	mov	r1, r0
 8007c0c:	4606      	mov	r6, r0
 8007c0e:	4628      	mov	r0, r5
 8007c10:	f000 fb54 	bl	80082bc <__multiply>
 8007c14:	4680      	mov	r8, r0
 8007c16:	4651      	mov	r1, sl
 8007c18:	4628      	mov	r0, r5
 8007c1a:	f000 fa7f 	bl	800811c <_Bfree>
 8007c1e:	46c2      	mov	sl, r8
 8007c20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c22:	1b1a      	subs	r2, r3, r4
 8007c24:	d004      	beq.n	8007c30 <_dtoa_r+0x7c0>
 8007c26:	4651      	mov	r1, sl
 8007c28:	4628      	mov	r0, r5
 8007c2a:	f000 fbeb 	bl	8008404 <__pow5mult>
 8007c2e:	4682      	mov	sl, r0
 8007c30:	2101      	movs	r1, #1
 8007c32:	4628      	mov	r0, r5
 8007c34:	f000 fb2c 	bl	8008290 <__i2b>
 8007c38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c3a:	4604      	mov	r4, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	f340 8087 	ble.w	8007d50 <_dtoa_r+0x8e0>
 8007c42:	461a      	mov	r2, r3
 8007c44:	4601      	mov	r1, r0
 8007c46:	4628      	mov	r0, r5
 8007c48:	f000 fbdc 	bl	8008404 <__pow5mult>
 8007c4c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c4e:	4604      	mov	r4, r0
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	f340 8080 	ble.w	8007d56 <_dtoa_r+0x8e6>
 8007c56:	f04f 0800 	mov.w	r8, #0
 8007c5a:	6923      	ldr	r3, [r4, #16]
 8007c5c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007c60:	6918      	ldr	r0, [r3, #16]
 8007c62:	f000 fac7 	bl	80081f4 <__hi0bits>
 8007c66:	f1c0 0020 	rsb	r0, r0, #32
 8007c6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c6c:	4418      	add	r0, r3
 8007c6e:	f010 001f 	ands.w	r0, r0, #31
 8007c72:	f000 8092 	beq.w	8007d9a <_dtoa_r+0x92a>
 8007c76:	f1c0 0320 	rsb	r3, r0, #32
 8007c7a:	2b04      	cmp	r3, #4
 8007c7c:	f340 808a 	ble.w	8007d94 <_dtoa_r+0x924>
 8007c80:	f1c0 001c 	rsb	r0, r0, #28
 8007c84:	9b06      	ldr	r3, [sp, #24]
 8007c86:	4407      	add	r7, r0
 8007c88:	4403      	add	r3, r0
 8007c8a:	9306      	str	r3, [sp, #24]
 8007c8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c8e:	4403      	add	r3, r0
 8007c90:	9309      	str	r3, [sp, #36]	; 0x24
 8007c92:	9b06      	ldr	r3, [sp, #24]
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	dd05      	ble.n	8007ca4 <_dtoa_r+0x834>
 8007c98:	4651      	mov	r1, sl
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	4628      	mov	r0, r5
 8007c9e:	f000 fc0b 	bl	80084b8 <__lshift>
 8007ca2:	4682      	mov	sl, r0
 8007ca4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	dd05      	ble.n	8007cb6 <_dtoa_r+0x846>
 8007caa:	4621      	mov	r1, r4
 8007cac:	461a      	mov	r2, r3
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f000 fc02 	bl	80084b8 <__lshift>
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d070      	beq.n	8007d9e <_dtoa_r+0x92e>
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	4650      	mov	r0, sl
 8007cc0:	f000 fc66 	bl	8008590 <__mcmp>
 8007cc4:	2800      	cmp	r0, #0
 8007cc6:	da6a      	bge.n	8007d9e <_dtoa_r+0x92e>
 8007cc8:	2300      	movs	r3, #0
 8007cca:	4651      	mov	r1, sl
 8007ccc:	220a      	movs	r2, #10
 8007cce:	4628      	mov	r0, r5
 8007cd0:	f000 fa46 	bl	8008160 <__multadd>
 8007cd4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007cd6:	4682      	mov	sl, r0
 8007cd8:	f109 39ff 	add.w	r9, r9, #4294967295
 8007cdc:	2b00      	cmp	r3, #0
 8007cde:	f000 8193 	beq.w	8008008 <_dtoa_r+0xb98>
 8007ce2:	4631      	mov	r1, r6
 8007ce4:	2300      	movs	r3, #0
 8007ce6:	220a      	movs	r2, #10
 8007ce8:	4628      	mov	r0, r5
 8007cea:	f000 fa39 	bl	8008160 <__multadd>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	4606      	mov	r6, r0
 8007cf4:	f300 8093 	bgt.w	8007e1e <_dtoa_r+0x9ae>
 8007cf8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007cfa:	2b02      	cmp	r3, #2
 8007cfc:	dc57      	bgt.n	8007dae <_dtoa_r+0x93e>
 8007cfe:	e08e      	b.n	8007e1e <_dtoa_r+0x9ae>
 8007d00:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007d02:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007d06:	e756      	b.n	8007bb6 <_dtoa_r+0x746>
 8007d08:	9b02      	ldr	r3, [sp, #8]
 8007d0a:	1e5c      	subs	r4, r3, #1
 8007d0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d0e:	42a3      	cmp	r3, r4
 8007d10:	bfb7      	itett	lt
 8007d12:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007d14:	1b1c      	subge	r4, r3, r4
 8007d16:	1ae2      	sublt	r2, r4, r3
 8007d18:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007d1a:	bfbe      	ittt	lt
 8007d1c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007d1e:	189b      	addlt	r3, r3, r2
 8007d20:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007d22:	9b02      	ldr	r3, [sp, #8]
 8007d24:	bfb8      	it	lt
 8007d26:	2400      	movlt	r4, #0
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	bfbb      	ittet	lt
 8007d2c:	9b06      	ldrlt	r3, [sp, #24]
 8007d2e:	9a02      	ldrlt	r2, [sp, #8]
 8007d30:	9f06      	ldrge	r7, [sp, #24]
 8007d32:	1a9f      	sublt	r7, r3, r2
 8007d34:	bfac      	ite	ge
 8007d36:	9b02      	ldrge	r3, [sp, #8]
 8007d38:	2300      	movlt	r3, #0
 8007d3a:	e73e      	b.n	8007bba <_dtoa_r+0x74a>
 8007d3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007d3e:	9f06      	ldr	r7, [sp, #24]
 8007d40:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007d42:	e745      	b.n	8007bd0 <_dtoa_r+0x760>
 8007d44:	3fe00000 	.word	0x3fe00000
 8007d48:	40240000 	.word	0x40240000
 8007d4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d4e:	e76a      	b.n	8007c26 <_dtoa_r+0x7b6>
 8007d50:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d52:	2b01      	cmp	r3, #1
 8007d54:	dc19      	bgt.n	8007d8a <_dtoa_r+0x91a>
 8007d56:	9b04      	ldr	r3, [sp, #16]
 8007d58:	b9bb      	cbnz	r3, 8007d8a <_dtoa_r+0x91a>
 8007d5a:	9b05      	ldr	r3, [sp, #20]
 8007d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d60:	b99b      	cbnz	r3, 8007d8a <_dtoa_r+0x91a>
 8007d62:	9b05      	ldr	r3, [sp, #20]
 8007d64:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d68:	0d1b      	lsrs	r3, r3, #20
 8007d6a:	051b      	lsls	r3, r3, #20
 8007d6c:	b183      	cbz	r3, 8007d90 <_dtoa_r+0x920>
 8007d6e:	f04f 0801 	mov.w	r8, #1
 8007d72:	9b06      	ldr	r3, [sp, #24]
 8007d74:	3301      	adds	r3, #1
 8007d76:	9306      	str	r3, [sp, #24]
 8007d78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d7a:	3301      	adds	r3, #1
 8007d7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	f47f af6a 	bne.w	8007c5a <_dtoa_r+0x7ea>
 8007d86:	2001      	movs	r0, #1
 8007d88:	e76f      	b.n	8007c6a <_dtoa_r+0x7fa>
 8007d8a:	f04f 0800 	mov.w	r8, #0
 8007d8e:	e7f6      	b.n	8007d7e <_dtoa_r+0x90e>
 8007d90:	4698      	mov	r8, r3
 8007d92:	e7f4      	b.n	8007d7e <_dtoa_r+0x90e>
 8007d94:	f43f af7d 	beq.w	8007c92 <_dtoa_r+0x822>
 8007d98:	4618      	mov	r0, r3
 8007d9a:	301c      	adds	r0, #28
 8007d9c:	e772      	b.n	8007c84 <_dtoa_r+0x814>
 8007d9e:	9b02      	ldr	r3, [sp, #8]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	dc36      	bgt.n	8007e12 <_dtoa_r+0x9a2>
 8007da4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007da6:	2b02      	cmp	r3, #2
 8007da8:	dd33      	ble.n	8007e12 <_dtoa_r+0x9a2>
 8007daa:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007dae:	f1bb 0f00 	cmp.w	fp, #0
 8007db2:	d10d      	bne.n	8007dd0 <_dtoa_r+0x960>
 8007db4:	4621      	mov	r1, r4
 8007db6:	465b      	mov	r3, fp
 8007db8:	2205      	movs	r2, #5
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f000 f9d0 	bl	8008160 <__multadd>
 8007dc0:	4601      	mov	r1, r0
 8007dc2:	4604      	mov	r4, r0
 8007dc4:	4650      	mov	r0, sl
 8007dc6:	f000 fbe3 	bl	8008590 <__mcmp>
 8007dca:	2800      	cmp	r0, #0
 8007dcc:	f73f adb6 	bgt.w	800793c <_dtoa_r+0x4cc>
 8007dd0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007dd2:	9f08      	ldr	r7, [sp, #32]
 8007dd4:	ea6f 0903 	mvn.w	r9, r3
 8007dd8:	f04f 0800 	mov.w	r8, #0
 8007ddc:	4621      	mov	r1, r4
 8007dde:	4628      	mov	r0, r5
 8007de0:	f000 f99c 	bl	800811c <_Bfree>
 8007de4:	2e00      	cmp	r6, #0
 8007de6:	f43f aea4 	beq.w	8007b32 <_dtoa_r+0x6c2>
 8007dea:	f1b8 0f00 	cmp.w	r8, #0
 8007dee:	d005      	beq.n	8007dfc <_dtoa_r+0x98c>
 8007df0:	45b0      	cmp	r8, r6
 8007df2:	d003      	beq.n	8007dfc <_dtoa_r+0x98c>
 8007df4:	4641      	mov	r1, r8
 8007df6:	4628      	mov	r0, r5
 8007df8:	f000 f990 	bl	800811c <_Bfree>
 8007dfc:	4631      	mov	r1, r6
 8007dfe:	4628      	mov	r0, r5
 8007e00:	f000 f98c 	bl	800811c <_Bfree>
 8007e04:	e695      	b.n	8007b32 <_dtoa_r+0x6c2>
 8007e06:	2400      	movs	r4, #0
 8007e08:	4626      	mov	r6, r4
 8007e0a:	e7e1      	b.n	8007dd0 <_dtoa_r+0x960>
 8007e0c:	46c1      	mov	r9, r8
 8007e0e:	4626      	mov	r6, r4
 8007e10:	e594      	b.n	800793c <_dtoa_r+0x4cc>
 8007e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007e14:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 80fc 	beq.w	8008016 <_dtoa_r+0xba6>
 8007e1e:	2f00      	cmp	r7, #0
 8007e20:	dd05      	ble.n	8007e2e <_dtoa_r+0x9be>
 8007e22:	4631      	mov	r1, r6
 8007e24:	463a      	mov	r2, r7
 8007e26:	4628      	mov	r0, r5
 8007e28:	f000 fb46 	bl	80084b8 <__lshift>
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	f1b8 0f00 	cmp.w	r8, #0
 8007e32:	d05c      	beq.n	8007eee <_dtoa_r+0xa7e>
 8007e34:	4628      	mov	r0, r5
 8007e36:	6871      	ldr	r1, [r6, #4]
 8007e38:	f000 f930 	bl	800809c <_Balloc>
 8007e3c:	4607      	mov	r7, r0
 8007e3e:	b928      	cbnz	r0, 8007e4c <_dtoa_r+0x9dc>
 8007e40:	4602      	mov	r2, r0
 8007e42:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007e46:	4b7e      	ldr	r3, [pc, #504]	; (8008040 <_dtoa_r+0xbd0>)
 8007e48:	f7ff bb26 	b.w	8007498 <_dtoa_r+0x28>
 8007e4c:	6932      	ldr	r2, [r6, #16]
 8007e4e:	f106 010c 	add.w	r1, r6, #12
 8007e52:	3202      	adds	r2, #2
 8007e54:	0092      	lsls	r2, r2, #2
 8007e56:	300c      	adds	r0, #12
 8007e58:	f000 f912 	bl	8008080 <memcpy>
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	4639      	mov	r1, r7
 8007e60:	4628      	mov	r0, r5
 8007e62:	f000 fb29 	bl	80084b8 <__lshift>
 8007e66:	46b0      	mov	r8, r6
 8007e68:	4606      	mov	r6, r0
 8007e6a:	9b08      	ldr	r3, [sp, #32]
 8007e6c:	3301      	adds	r3, #1
 8007e6e:	9302      	str	r3, [sp, #8]
 8007e70:	9b08      	ldr	r3, [sp, #32]
 8007e72:	445b      	add	r3, fp
 8007e74:	930a      	str	r3, [sp, #40]	; 0x28
 8007e76:	9b04      	ldr	r3, [sp, #16]
 8007e78:	f003 0301 	and.w	r3, r3, #1
 8007e7c:	9309      	str	r3, [sp, #36]	; 0x24
 8007e7e:	9b02      	ldr	r3, [sp, #8]
 8007e80:	4621      	mov	r1, r4
 8007e82:	4650      	mov	r0, sl
 8007e84:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e88:	f7ff fa63 	bl	8007352 <quorem>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	4641      	mov	r1, r8
 8007e90:	3330      	adds	r3, #48	; 0x30
 8007e92:	9004      	str	r0, [sp, #16]
 8007e94:	4650      	mov	r0, sl
 8007e96:	930b      	str	r3, [sp, #44]	; 0x2c
 8007e98:	f000 fb7a 	bl	8008590 <__mcmp>
 8007e9c:	4632      	mov	r2, r6
 8007e9e:	9006      	str	r0, [sp, #24]
 8007ea0:	4621      	mov	r1, r4
 8007ea2:	4628      	mov	r0, r5
 8007ea4:	f000 fb90 	bl	80085c8 <__mdiff>
 8007ea8:	68c2      	ldr	r2, [r0, #12]
 8007eaa:	4607      	mov	r7, r0
 8007eac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007eae:	bb02      	cbnz	r2, 8007ef2 <_dtoa_r+0xa82>
 8007eb0:	4601      	mov	r1, r0
 8007eb2:	4650      	mov	r0, sl
 8007eb4:	f000 fb6c 	bl	8008590 <__mcmp>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ebc:	4639      	mov	r1, r7
 8007ebe:	4628      	mov	r0, r5
 8007ec0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007ec4:	f000 f92a 	bl	800811c <_Bfree>
 8007ec8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007eca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ecc:	9f02      	ldr	r7, [sp, #8]
 8007ece:	ea43 0102 	orr.w	r1, r3, r2
 8007ed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ed4:	430b      	orrs	r3, r1
 8007ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ed8:	d10d      	bne.n	8007ef6 <_dtoa_r+0xa86>
 8007eda:	2b39      	cmp	r3, #57	; 0x39
 8007edc:	d027      	beq.n	8007f2e <_dtoa_r+0xabe>
 8007ede:	9a06      	ldr	r2, [sp, #24]
 8007ee0:	2a00      	cmp	r2, #0
 8007ee2:	dd01      	ble.n	8007ee8 <_dtoa_r+0xa78>
 8007ee4:	9b04      	ldr	r3, [sp, #16]
 8007ee6:	3331      	adds	r3, #49	; 0x31
 8007ee8:	f88b 3000 	strb.w	r3, [fp]
 8007eec:	e776      	b.n	8007ddc <_dtoa_r+0x96c>
 8007eee:	4630      	mov	r0, r6
 8007ef0:	e7b9      	b.n	8007e66 <_dtoa_r+0x9f6>
 8007ef2:	2201      	movs	r2, #1
 8007ef4:	e7e2      	b.n	8007ebc <_dtoa_r+0xa4c>
 8007ef6:	9906      	ldr	r1, [sp, #24]
 8007ef8:	2900      	cmp	r1, #0
 8007efa:	db04      	blt.n	8007f06 <_dtoa_r+0xa96>
 8007efc:	9822      	ldr	r0, [sp, #136]	; 0x88
 8007efe:	4301      	orrs	r1, r0
 8007f00:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007f02:	4301      	orrs	r1, r0
 8007f04:	d120      	bne.n	8007f48 <_dtoa_r+0xad8>
 8007f06:	2a00      	cmp	r2, #0
 8007f08:	ddee      	ble.n	8007ee8 <_dtoa_r+0xa78>
 8007f0a:	4651      	mov	r1, sl
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	4628      	mov	r0, r5
 8007f10:	9302      	str	r3, [sp, #8]
 8007f12:	f000 fad1 	bl	80084b8 <__lshift>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4682      	mov	sl, r0
 8007f1a:	f000 fb39 	bl	8008590 <__mcmp>
 8007f1e:	2800      	cmp	r0, #0
 8007f20:	9b02      	ldr	r3, [sp, #8]
 8007f22:	dc02      	bgt.n	8007f2a <_dtoa_r+0xaba>
 8007f24:	d1e0      	bne.n	8007ee8 <_dtoa_r+0xa78>
 8007f26:	07da      	lsls	r2, r3, #31
 8007f28:	d5de      	bpl.n	8007ee8 <_dtoa_r+0xa78>
 8007f2a:	2b39      	cmp	r3, #57	; 0x39
 8007f2c:	d1da      	bne.n	8007ee4 <_dtoa_r+0xa74>
 8007f2e:	2339      	movs	r3, #57	; 0x39
 8007f30:	f88b 3000 	strb.w	r3, [fp]
 8007f34:	463b      	mov	r3, r7
 8007f36:	461f      	mov	r7, r3
 8007f38:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007f3c:	3b01      	subs	r3, #1
 8007f3e:	2a39      	cmp	r2, #57	; 0x39
 8007f40:	d050      	beq.n	8007fe4 <_dtoa_r+0xb74>
 8007f42:	3201      	adds	r2, #1
 8007f44:	701a      	strb	r2, [r3, #0]
 8007f46:	e749      	b.n	8007ddc <_dtoa_r+0x96c>
 8007f48:	2a00      	cmp	r2, #0
 8007f4a:	dd03      	ble.n	8007f54 <_dtoa_r+0xae4>
 8007f4c:	2b39      	cmp	r3, #57	; 0x39
 8007f4e:	d0ee      	beq.n	8007f2e <_dtoa_r+0xabe>
 8007f50:	3301      	adds	r3, #1
 8007f52:	e7c9      	b.n	8007ee8 <_dtoa_r+0xa78>
 8007f54:	9a02      	ldr	r2, [sp, #8]
 8007f56:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007f58:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f5c:	428a      	cmp	r2, r1
 8007f5e:	d02a      	beq.n	8007fb6 <_dtoa_r+0xb46>
 8007f60:	4651      	mov	r1, sl
 8007f62:	2300      	movs	r3, #0
 8007f64:	220a      	movs	r2, #10
 8007f66:	4628      	mov	r0, r5
 8007f68:	f000 f8fa 	bl	8008160 <__multadd>
 8007f6c:	45b0      	cmp	r8, r6
 8007f6e:	4682      	mov	sl, r0
 8007f70:	f04f 0300 	mov.w	r3, #0
 8007f74:	f04f 020a 	mov.w	r2, #10
 8007f78:	4641      	mov	r1, r8
 8007f7a:	4628      	mov	r0, r5
 8007f7c:	d107      	bne.n	8007f8e <_dtoa_r+0xb1e>
 8007f7e:	f000 f8ef 	bl	8008160 <__multadd>
 8007f82:	4680      	mov	r8, r0
 8007f84:	4606      	mov	r6, r0
 8007f86:	9b02      	ldr	r3, [sp, #8]
 8007f88:	3301      	adds	r3, #1
 8007f8a:	9302      	str	r3, [sp, #8]
 8007f8c:	e777      	b.n	8007e7e <_dtoa_r+0xa0e>
 8007f8e:	f000 f8e7 	bl	8008160 <__multadd>
 8007f92:	4631      	mov	r1, r6
 8007f94:	4680      	mov	r8, r0
 8007f96:	2300      	movs	r3, #0
 8007f98:	220a      	movs	r2, #10
 8007f9a:	4628      	mov	r0, r5
 8007f9c:	f000 f8e0 	bl	8008160 <__multadd>
 8007fa0:	4606      	mov	r6, r0
 8007fa2:	e7f0      	b.n	8007f86 <_dtoa_r+0xb16>
 8007fa4:	f1bb 0f00 	cmp.w	fp, #0
 8007fa8:	bfcc      	ite	gt
 8007faa:	465f      	movgt	r7, fp
 8007fac:	2701      	movle	r7, #1
 8007fae:	f04f 0800 	mov.w	r8, #0
 8007fb2:	9a08      	ldr	r2, [sp, #32]
 8007fb4:	4417      	add	r7, r2
 8007fb6:	4651      	mov	r1, sl
 8007fb8:	2201      	movs	r2, #1
 8007fba:	4628      	mov	r0, r5
 8007fbc:	9302      	str	r3, [sp, #8]
 8007fbe:	f000 fa7b 	bl	80084b8 <__lshift>
 8007fc2:	4621      	mov	r1, r4
 8007fc4:	4682      	mov	sl, r0
 8007fc6:	f000 fae3 	bl	8008590 <__mcmp>
 8007fca:	2800      	cmp	r0, #0
 8007fcc:	dcb2      	bgt.n	8007f34 <_dtoa_r+0xac4>
 8007fce:	d102      	bne.n	8007fd6 <_dtoa_r+0xb66>
 8007fd0:	9b02      	ldr	r3, [sp, #8]
 8007fd2:	07db      	lsls	r3, r3, #31
 8007fd4:	d4ae      	bmi.n	8007f34 <_dtoa_r+0xac4>
 8007fd6:	463b      	mov	r3, r7
 8007fd8:	461f      	mov	r7, r3
 8007fda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fde:	2a30      	cmp	r2, #48	; 0x30
 8007fe0:	d0fa      	beq.n	8007fd8 <_dtoa_r+0xb68>
 8007fe2:	e6fb      	b.n	8007ddc <_dtoa_r+0x96c>
 8007fe4:	9a08      	ldr	r2, [sp, #32]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d1a5      	bne.n	8007f36 <_dtoa_r+0xac6>
 8007fea:	2331      	movs	r3, #49	; 0x31
 8007fec:	f109 0901 	add.w	r9, r9, #1
 8007ff0:	7013      	strb	r3, [r2, #0]
 8007ff2:	e6f3      	b.n	8007ddc <_dtoa_r+0x96c>
 8007ff4:	4b13      	ldr	r3, [pc, #76]	; (8008044 <_dtoa_r+0xbd4>)
 8007ff6:	f7ff baa7 	b.w	8007548 <_dtoa_r+0xd8>
 8007ffa:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	f47f aa80 	bne.w	8007502 <_dtoa_r+0x92>
 8008002:	4b11      	ldr	r3, [pc, #68]	; (8008048 <_dtoa_r+0xbd8>)
 8008004:	f7ff baa0 	b.w	8007548 <_dtoa_r+0xd8>
 8008008:	f1bb 0f00 	cmp.w	fp, #0
 800800c:	dc03      	bgt.n	8008016 <_dtoa_r+0xba6>
 800800e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008010:	2b02      	cmp	r3, #2
 8008012:	f73f aecc 	bgt.w	8007dae <_dtoa_r+0x93e>
 8008016:	9f08      	ldr	r7, [sp, #32]
 8008018:	4621      	mov	r1, r4
 800801a:	4650      	mov	r0, sl
 800801c:	f7ff f999 	bl	8007352 <quorem>
 8008020:	9a08      	ldr	r2, [sp, #32]
 8008022:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008026:	f807 3b01 	strb.w	r3, [r7], #1
 800802a:	1aba      	subs	r2, r7, r2
 800802c:	4593      	cmp	fp, r2
 800802e:	ddb9      	ble.n	8007fa4 <_dtoa_r+0xb34>
 8008030:	4651      	mov	r1, sl
 8008032:	2300      	movs	r3, #0
 8008034:	220a      	movs	r2, #10
 8008036:	4628      	mov	r0, r5
 8008038:	f000 f892 	bl	8008160 <__multadd>
 800803c:	4682      	mov	sl, r0
 800803e:	e7eb      	b.n	8008018 <_dtoa_r+0xba8>
 8008040:	0800a167 	.word	0x0800a167
 8008044:	0800a0c0 	.word	0x0800a0c0
 8008048:	0800a0e4 	.word	0x0800a0e4

0800804c <_localeconv_r>:
 800804c:	4800      	ldr	r0, [pc, #0]	; (8008050 <_localeconv_r+0x4>)
 800804e:	4770      	bx	lr
 8008050:	20000188 	.word	0x20000188

08008054 <malloc>:
 8008054:	4b02      	ldr	r3, [pc, #8]	; (8008060 <malloc+0xc>)
 8008056:	4601      	mov	r1, r0
 8008058:	6818      	ldr	r0, [r3, #0]
 800805a:	f000 bbfb 	b.w	8008854 <_malloc_r>
 800805e:	bf00      	nop
 8008060:	20000034 	.word	0x20000034

08008064 <memchr>:
 8008064:	4603      	mov	r3, r0
 8008066:	b510      	push	{r4, lr}
 8008068:	b2c9      	uxtb	r1, r1
 800806a:	4402      	add	r2, r0
 800806c:	4293      	cmp	r3, r2
 800806e:	4618      	mov	r0, r3
 8008070:	d101      	bne.n	8008076 <memchr+0x12>
 8008072:	2000      	movs	r0, #0
 8008074:	e003      	b.n	800807e <memchr+0x1a>
 8008076:	7804      	ldrb	r4, [r0, #0]
 8008078:	3301      	adds	r3, #1
 800807a:	428c      	cmp	r4, r1
 800807c:	d1f6      	bne.n	800806c <memchr+0x8>
 800807e:	bd10      	pop	{r4, pc}

08008080 <memcpy>:
 8008080:	440a      	add	r2, r1
 8008082:	4291      	cmp	r1, r2
 8008084:	f100 33ff 	add.w	r3, r0, #4294967295
 8008088:	d100      	bne.n	800808c <memcpy+0xc>
 800808a:	4770      	bx	lr
 800808c:	b510      	push	{r4, lr}
 800808e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008092:	4291      	cmp	r1, r2
 8008094:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008098:	d1f9      	bne.n	800808e <memcpy+0xe>
 800809a:	bd10      	pop	{r4, pc}

0800809c <_Balloc>:
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080a0:	4604      	mov	r4, r0
 80080a2:	460d      	mov	r5, r1
 80080a4:	b976      	cbnz	r6, 80080c4 <_Balloc+0x28>
 80080a6:	2010      	movs	r0, #16
 80080a8:	f7ff ffd4 	bl	8008054 <malloc>
 80080ac:	4602      	mov	r2, r0
 80080ae:	6260      	str	r0, [r4, #36]	; 0x24
 80080b0:	b920      	cbnz	r0, 80080bc <_Balloc+0x20>
 80080b2:	2166      	movs	r1, #102	; 0x66
 80080b4:	4b17      	ldr	r3, [pc, #92]	; (8008114 <_Balloc+0x78>)
 80080b6:	4818      	ldr	r0, [pc, #96]	; (8008118 <_Balloc+0x7c>)
 80080b8:	f000 fd92 	bl	8008be0 <__assert_func>
 80080bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080c0:	6006      	str	r6, [r0, #0]
 80080c2:	60c6      	str	r6, [r0, #12]
 80080c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080c6:	68f3      	ldr	r3, [r6, #12]
 80080c8:	b183      	cbz	r3, 80080ec <_Balloc+0x50>
 80080ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080d2:	b9b8      	cbnz	r0, 8008104 <_Balloc+0x68>
 80080d4:	2101      	movs	r1, #1
 80080d6:	fa01 f605 	lsl.w	r6, r1, r5
 80080da:	1d72      	adds	r2, r6, #5
 80080dc:	4620      	mov	r0, r4
 80080de:	0092      	lsls	r2, r2, #2
 80080e0:	f000 fb5e 	bl	80087a0 <_calloc_r>
 80080e4:	b160      	cbz	r0, 8008100 <_Balloc+0x64>
 80080e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080ea:	e00e      	b.n	800810a <_Balloc+0x6e>
 80080ec:	2221      	movs	r2, #33	; 0x21
 80080ee:	2104      	movs	r1, #4
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 fb55 	bl	80087a0 <_calloc_r>
 80080f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f8:	60f0      	str	r0, [r6, #12]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e4      	bne.n	80080ca <_Balloc+0x2e>
 8008100:	2000      	movs	r0, #0
 8008102:	bd70      	pop	{r4, r5, r6, pc}
 8008104:	6802      	ldr	r2, [r0, #0]
 8008106:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800810a:	2300      	movs	r3, #0
 800810c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008110:	e7f7      	b.n	8008102 <_Balloc+0x66>
 8008112:	bf00      	nop
 8008114:	0800a0f1 	.word	0x0800a0f1
 8008118:	0800a178 	.word	0x0800a178

0800811c <_Bfree>:
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008120:	4605      	mov	r5, r0
 8008122:	460c      	mov	r4, r1
 8008124:	b976      	cbnz	r6, 8008144 <_Bfree+0x28>
 8008126:	2010      	movs	r0, #16
 8008128:	f7ff ff94 	bl	8008054 <malloc>
 800812c:	4602      	mov	r2, r0
 800812e:	6268      	str	r0, [r5, #36]	; 0x24
 8008130:	b920      	cbnz	r0, 800813c <_Bfree+0x20>
 8008132:	218a      	movs	r1, #138	; 0x8a
 8008134:	4b08      	ldr	r3, [pc, #32]	; (8008158 <_Bfree+0x3c>)
 8008136:	4809      	ldr	r0, [pc, #36]	; (800815c <_Bfree+0x40>)
 8008138:	f000 fd52 	bl	8008be0 <__assert_func>
 800813c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008140:	6006      	str	r6, [r0, #0]
 8008142:	60c6      	str	r6, [r0, #12]
 8008144:	b13c      	cbz	r4, 8008156 <_Bfree+0x3a>
 8008146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008148:	6862      	ldr	r2, [r4, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008150:	6021      	str	r1, [r4, #0]
 8008152:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008156:	bd70      	pop	{r4, r5, r6, pc}
 8008158:	0800a0f1 	.word	0x0800a0f1
 800815c:	0800a178 	.word	0x0800a178

08008160 <__multadd>:
 8008160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008164:	4698      	mov	r8, r3
 8008166:	460c      	mov	r4, r1
 8008168:	2300      	movs	r3, #0
 800816a:	690e      	ldr	r6, [r1, #16]
 800816c:	4607      	mov	r7, r0
 800816e:	f101 0014 	add.w	r0, r1, #20
 8008172:	6805      	ldr	r5, [r0, #0]
 8008174:	3301      	adds	r3, #1
 8008176:	b2a9      	uxth	r1, r5
 8008178:	fb02 8101 	mla	r1, r2, r1, r8
 800817c:	0c2d      	lsrs	r5, r5, #16
 800817e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008182:	fb02 c505 	mla	r5, r2, r5, ip
 8008186:	b289      	uxth	r1, r1
 8008188:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800818c:	429e      	cmp	r6, r3
 800818e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008192:	f840 1b04 	str.w	r1, [r0], #4
 8008196:	dcec      	bgt.n	8008172 <__multadd+0x12>
 8008198:	f1b8 0f00 	cmp.w	r8, #0
 800819c:	d022      	beq.n	80081e4 <__multadd+0x84>
 800819e:	68a3      	ldr	r3, [r4, #8]
 80081a0:	42b3      	cmp	r3, r6
 80081a2:	dc19      	bgt.n	80081d8 <__multadd+0x78>
 80081a4:	6861      	ldr	r1, [r4, #4]
 80081a6:	4638      	mov	r0, r7
 80081a8:	3101      	adds	r1, #1
 80081aa:	f7ff ff77 	bl	800809c <_Balloc>
 80081ae:	4605      	mov	r5, r0
 80081b0:	b928      	cbnz	r0, 80081be <__multadd+0x5e>
 80081b2:	4602      	mov	r2, r0
 80081b4:	21b5      	movs	r1, #181	; 0xb5
 80081b6:	4b0d      	ldr	r3, [pc, #52]	; (80081ec <__multadd+0x8c>)
 80081b8:	480d      	ldr	r0, [pc, #52]	; (80081f0 <__multadd+0x90>)
 80081ba:	f000 fd11 	bl	8008be0 <__assert_func>
 80081be:	6922      	ldr	r2, [r4, #16]
 80081c0:	f104 010c 	add.w	r1, r4, #12
 80081c4:	3202      	adds	r2, #2
 80081c6:	0092      	lsls	r2, r2, #2
 80081c8:	300c      	adds	r0, #12
 80081ca:	f7ff ff59 	bl	8008080 <memcpy>
 80081ce:	4621      	mov	r1, r4
 80081d0:	4638      	mov	r0, r7
 80081d2:	f7ff ffa3 	bl	800811c <_Bfree>
 80081d6:	462c      	mov	r4, r5
 80081d8:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80081dc:	3601      	adds	r6, #1
 80081de:	f8c3 8014 	str.w	r8, [r3, #20]
 80081e2:	6126      	str	r6, [r4, #16]
 80081e4:	4620      	mov	r0, r4
 80081e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ea:	bf00      	nop
 80081ec:	0800a167 	.word	0x0800a167
 80081f0:	0800a178 	.word	0x0800a178

080081f4 <__hi0bits>:
 80081f4:	0c02      	lsrs	r2, r0, #16
 80081f6:	0412      	lsls	r2, r2, #16
 80081f8:	4603      	mov	r3, r0
 80081fa:	b9ca      	cbnz	r2, 8008230 <__hi0bits+0x3c>
 80081fc:	0403      	lsls	r3, r0, #16
 80081fe:	2010      	movs	r0, #16
 8008200:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008204:	bf04      	itt	eq
 8008206:	021b      	lsleq	r3, r3, #8
 8008208:	3008      	addeq	r0, #8
 800820a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800820e:	bf04      	itt	eq
 8008210:	011b      	lsleq	r3, r3, #4
 8008212:	3004      	addeq	r0, #4
 8008214:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008218:	bf04      	itt	eq
 800821a:	009b      	lsleq	r3, r3, #2
 800821c:	3002      	addeq	r0, #2
 800821e:	2b00      	cmp	r3, #0
 8008220:	db05      	blt.n	800822e <__hi0bits+0x3a>
 8008222:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008226:	f100 0001 	add.w	r0, r0, #1
 800822a:	bf08      	it	eq
 800822c:	2020      	moveq	r0, #32
 800822e:	4770      	bx	lr
 8008230:	2000      	movs	r0, #0
 8008232:	e7e5      	b.n	8008200 <__hi0bits+0xc>

08008234 <__lo0bits>:
 8008234:	6803      	ldr	r3, [r0, #0]
 8008236:	4602      	mov	r2, r0
 8008238:	f013 0007 	ands.w	r0, r3, #7
 800823c:	d00b      	beq.n	8008256 <__lo0bits+0x22>
 800823e:	07d9      	lsls	r1, r3, #31
 8008240:	d422      	bmi.n	8008288 <__lo0bits+0x54>
 8008242:	0798      	lsls	r0, r3, #30
 8008244:	bf49      	itett	mi
 8008246:	085b      	lsrmi	r3, r3, #1
 8008248:	089b      	lsrpl	r3, r3, #2
 800824a:	2001      	movmi	r0, #1
 800824c:	6013      	strmi	r3, [r2, #0]
 800824e:	bf5c      	itt	pl
 8008250:	2002      	movpl	r0, #2
 8008252:	6013      	strpl	r3, [r2, #0]
 8008254:	4770      	bx	lr
 8008256:	b299      	uxth	r1, r3
 8008258:	b909      	cbnz	r1, 800825e <__lo0bits+0x2a>
 800825a:	2010      	movs	r0, #16
 800825c:	0c1b      	lsrs	r3, r3, #16
 800825e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008262:	bf04      	itt	eq
 8008264:	0a1b      	lsreq	r3, r3, #8
 8008266:	3008      	addeq	r0, #8
 8008268:	0719      	lsls	r1, r3, #28
 800826a:	bf04      	itt	eq
 800826c:	091b      	lsreq	r3, r3, #4
 800826e:	3004      	addeq	r0, #4
 8008270:	0799      	lsls	r1, r3, #30
 8008272:	bf04      	itt	eq
 8008274:	089b      	lsreq	r3, r3, #2
 8008276:	3002      	addeq	r0, #2
 8008278:	07d9      	lsls	r1, r3, #31
 800827a:	d403      	bmi.n	8008284 <__lo0bits+0x50>
 800827c:	085b      	lsrs	r3, r3, #1
 800827e:	f100 0001 	add.w	r0, r0, #1
 8008282:	d003      	beq.n	800828c <__lo0bits+0x58>
 8008284:	6013      	str	r3, [r2, #0]
 8008286:	4770      	bx	lr
 8008288:	2000      	movs	r0, #0
 800828a:	4770      	bx	lr
 800828c:	2020      	movs	r0, #32
 800828e:	4770      	bx	lr

08008290 <__i2b>:
 8008290:	b510      	push	{r4, lr}
 8008292:	460c      	mov	r4, r1
 8008294:	2101      	movs	r1, #1
 8008296:	f7ff ff01 	bl	800809c <_Balloc>
 800829a:	4602      	mov	r2, r0
 800829c:	b928      	cbnz	r0, 80082aa <__i2b+0x1a>
 800829e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80082a2:	4b04      	ldr	r3, [pc, #16]	; (80082b4 <__i2b+0x24>)
 80082a4:	4804      	ldr	r0, [pc, #16]	; (80082b8 <__i2b+0x28>)
 80082a6:	f000 fc9b 	bl	8008be0 <__assert_func>
 80082aa:	2301      	movs	r3, #1
 80082ac:	6144      	str	r4, [r0, #20]
 80082ae:	6103      	str	r3, [r0, #16]
 80082b0:	bd10      	pop	{r4, pc}
 80082b2:	bf00      	nop
 80082b4:	0800a167 	.word	0x0800a167
 80082b8:	0800a178 	.word	0x0800a178

080082bc <__multiply>:
 80082bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082c0:	4614      	mov	r4, r2
 80082c2:	690a      	ldr	r2, [r1, #16]
 80082c4:	6923      	ldr	r3, [r4, #16]
 80082c6:	460d      	mov	r5, r1
 80082c8:	429a      	cmp	r2, r3
 80082ca:	bfbe      	ittt	lt
 80082cc:	460b      	movlt	r3, r1
 80082ce:	4625      	movlt	r5, r4
 80082d0:	461c      	movlt	r4, r3
 80082d2:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80082d6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80082da:	68ab      	ldr	r3, [r5, #8]
 80082dc:	6869      	ldr	r1, [r5, #4]
 80082de:	eb0a 0709 	add.w	r7, sl, r9
 80082e2:	42bb      	cmp	r3, r7
 80082e4:	b085      	sub	sp, #20
 80082e6:	bfb8      	it	lt
 80082e8:	3101      	addlt	r1, #1
 80082ea:	f7ff fed7 	bl	800809c <_Balloc>
 80082ee:	b930      	cbnz	r0, 80082fe <__multiply+0x42>
 80082f0:	4602      	mov	r2, r0
 80082f2:	f240 115d 	movw	r1, #349	; 0x15d
 80082f6:	4b41      	ldr	r3, [pc, #260]	; (80083fc <__multiply+0x140>)
 80082f8:	4841      	ldr	r0, [pc, #260]	; (8008400 <__multiply+0x144>)
 80082fa:	f000 fc71 	bl	8008be0 <__assert_func>
 80082fe:	f100 0614 	add.w	r6, r0, #20
 8008302:	4633      	mov	r3, r6
 8008304:	2200      	movs	r2, #0
 8008306:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800830a:	4543      	cmp	r3, r8
 800830c:	d31e      	bcc.n	800834c <__multiply+0x90>
 800830e:	f105 0c14 	add.w	ip, r5, #20
 8008312:	f104 0314 	add.w	r3, r4, #20
 8008316:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800831a:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800831e:	9202      	str	r2, [sp, #8]
 8008320:	ebac 0205 	sub.w	r2, ip, r5
 8008324:	3a15      	subs	r2, #21
 8008326:	f022 0203 	bic.w	r2, r2, #3
 800832a:	3204      	adds	r2, #4
 800832c:	f105 0115 	add.w	r1, r5, #21
 8008330:	458c      	cmp	ip, r1
 8008332:	bf38      	it	cc
 8008334:	2204      	movcc	r2, #4
 8008336:	9201      	str	r2, [sp, #4]
 8008338:	9a02      	ldr	r2, [sp, #8]
 800833a:	9303      	str	r3, [sp, #12]
 800833c:	429a      	cmp	r2, r3
 800833e:	d808      	bhi.n	8008352 <__multiply+0x96>
 8008340:	2f00      	cmp	r7, #0
 8008342:	dc55      	bgt.n	80083f0 <__multiply+0x134>
 8008344:	6107      	str	r7, [r0, #16]
 8008346:	b005      	add	sp, #20
 8008348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800834c:	f843 2b04 	str.w	r2, [r3], #4
 8008350:	e7db      	b.n	800830a <__multiply+0x4e>
 8008352:	f8b3 a000 	ldrh.w	sl, [r3]
 8008356:	f1ba 0f00 	cmp.w	sl, #0
 800835a:	d020      	beq.n	800839e <__multiply+0xe2>
 800835c:	46b1      	mov	r9, r6
 800835e:	2200      	movs	r2, #0
 8008360:	f105 0e14 	add.w	lr, r5, #20
 8008364:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008368:	f8d9 b000 	ldr.w	fp, [r9]
 800836c:	b2a1      	uxth	r1, r4
 800836e:	fa1f fb8b 	uxth.w	fp, fp
 8008372:	fb0a b101 	mla	r1, sl, r1, fp
 8008376:	4411      	add	r1, r2
 8008378:	f8d9 2000 	ldr.w	r2, [r9]
 800837c:	0c24      	lsrs	r4, r4, #16
 800837e:	0c12      	lsrs	r2, r2, #16
 8008380:	fb0a 2404 	mla	r4, sl, r4, r2
 8008384:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008388:	b289      	uxth	r1, r1
 800838a:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800838e:	45f4      	cmp	ip, lr
 8008390:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008394:	f849 1b04 	str.w	r1, [r9], #4
 8008398:	d8e4      	bhi.n	8008364 <__multiply+0xa8>
 800839a:	9901      	ldr	r1, [sp, #4]
 800839c:	5072      	str	r2, [r6, r1]
 800839e:	9a03      	ldr	r2, [sp, #12]
 80083a0:	3304      	adds	r3, #4
 80083a2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80083a6:	f1b9 0f00 	cmp.w	r9, #0
 80083aa:	d01f      	beq.n	80083ec <__multiply+0x130>
 80083ac:	46b6      	mov	lr, r6
 80083ae:	f04f 0a00 	mov.w	sl, #0
 80083b2:	6834      	ldr	r4, [r6, #0]
 80083b4:	f105 0114 	add.w	r1, r5, #20
 80083b8:	880a      	ldrh	r2, [r1, #0]
 80083ba:	f8be b002 	ldrh.w	fp, [lr, #2]
 80083be:	b2a4      	uxth	r4, r4
 80083c0:	fb09 b202 	mla	r2, r9, r2, fp
 80083c4:	4492      	add	sl, r2
 80083c6:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80083ca:	f84e 4b04 	str.w	r4, [lr], #4
 80083ce:	f851 4b04 	ldr.w	r4, [r1], #4
 80083d2:	f8be 2000 	ldrh.w	r2, [lr]
 80083d6:	0c24      	lsrs	r4, r4, #16
 80083d8:	fb09 2404 	mla	r4, r9, r4, r2
 80083dc:	458c      	cmp	ip, r1
 80083de:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80083e2:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80083e6:	d8e7      	bhi.n	80083b8 <__multiply+0xfc>
 80083e8:	9a01      	ldr	r2, [sp, #4]
 80083ea:	50b4      	str	r4, [r6, r2]
 80083ec:	3604      	adds	r6, #4
 80083ee:	e7a3      	b.n	8008338 <__multiply+0x7c>
 80083f0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	d1a5      	bne.n	8008344 <__multiply+0x88>
 80083f8:	3f01      	subs	r7, #1
 80083fa:	e7a1      	b.n	8008340 <__multiply+0x84>
 80083fc:	0800a167 	.word	0x0800a167
 8008400:	0800a178 	.word	0x0800a178

08008404 <__pow5mult>:
 8008404:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008408:	4615      	mov	r5, r2
 800840a:	f012 0203 	ands.w	r2, r2, #3
 800840e:	4606      	mov	r6, r0
 8008410:	460f      	mov	r7, r1
 8008412:	d007      	beq.n	8008424 <__pow5mult+0x20>
 8008414:	4c25      	ldr	r4, [pc, #148]	; (80084ac <__pow5mult+0xa8>)
 8008416:	3a01      	subs	r2, #1
 8008418:	2300      	movs	r3, #0
 800841a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800841e:	f7ff fe9f 	bl	8008160 <__multadd>
 8008422:	4607      	mov	r7, r0
 8008424:	10ad      	asrs	r5, r5, #2
 8008426:	d03d      	beq.n	80084a4 <__pow5mult+0xa0>
 8008428:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800842a:	b97c      	cbnz	r4, 800844c <__pow5mult+0x48>
 800842c:	2010      	movs	r0, #16
 800842e:	f7ff fe11 	bl	8008054 <malloc>
 8008432:	4602      	mov	r2, r0
 8008434:	6270      	str	r0, [r6, #36]	; 0x24
 8008436:	b928      	cbnz	r0, 8008444 <__pow5mult+0x40>
 8008438:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800843c:	4b1c      	ldr	r3, [pc, #112]	; (80084b0 <__pow5mult+0xac>)
 800843e:	481d      	ldr	r0, [pc, #116]	; (80084b4 <__pow5mult+0xb0>)
 8008440:	f000 fbce 	bl	8008be0 <__assert_func>
 8008444:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008448:	6004      	str	r4, [r0, #0]
 800844a:	60c4      	str	r4, [r0, #12]
 800844c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008450:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008454:	b94c      	cbnz	r4, 800846a <__pow5mult+0x66>
 8008456:	f240 2171 	movw	r1, #625	; 0x271
 800845a:	4630      	mov	r0, r6
 800845c:	f7ff ff18 	bl	8008290 <__i2b>
 8008460:	2300      	movs	r3, #0
 8008462:	4604      	mov	r4, r0
 8008464:	f8c8 0008 	str.w	r0, [r8, #8]
 8008468:	6003      	str	r3, [r0, #0]
 800846a:	f04f 0900 	mov.w	r9, #0
 800846e:	07eb      	lsls	r3, r5, #31
 8008470:	d50a      	bpl.n	8008488 <__pow5mult+0x84>
 8008472:	4639      	mov	r1, r7
 8008474:	4622      	mov	r2, r4
 8008476:	4630      	mov	r0, r6
 8008478:	f7ff ff20 	bl	80082bc <__multiply>
 800847c:	4680      	mov	r8, r0
 800847e:	4639      	mov	r1, r7
 8008480:	4630      	mov	r0, r6
 8008482:	f7ff fe4b 	bl	800811c <_Bfree>
 8008486:	4647      	mov	r7, r8
 8008488:	106d      	asrs	r5, r5, #1
 800848a:	d00b      	beq.n	80084a4 <__pow5mult+0xa0>
 800848c:	6820      	ldr	r0, [r4, #0]
 800848e:	b938      	cbnz	r0, 80084a0 <__pow5mult+0x9c>
 8008490:	4622      	mov	r2, r4
 8008492:	4621      	mov	r1, r4
 8008494:	4630      	mov	r0, r6
 8008496:	f7ff ff11 	bl	80082bc <__multiply>
 800849a:	6020      	str	r0, [r4, #0]
 800849c:	f8c0 9000 	str.w	r9, [r0]
 80084a0:	4604      	mov	r4, r0
 80084a2:	e7e4      	b.n	800846e <__pow5mult+0x6a>
 80084a4:	4638      	mov	r0, r7
 80084a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084aa:	bf00      	nop
 80084ac:	0800a2c8 	.word	0x0800a2c8
 80084b0:	0800a0f1 	.word	0x0800a0f1
 80084b4:	0800a178 	.word	0x0800a178

080084b8 <__lshift>:
 80084b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084bc:	460c      	mov	r4, r1
 80084be:	4607      	mov	r7, r0
 80084c0:	4691      	mov	r9, r2
 80084c2:	6923      	ldr	r3, [r4, #16]
 80084c4:	6849      	ldr	r1, [r1, #4]
 80084c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80084ca:	68a3      	ldr	r3, [r4, #8]
 80084cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80084d0:	f108 0601 	add.w	r6, r8, #1
 80084d4:	42b3      	cmp	r3, r6
 80084d6:	db0b      	blt.n	80084f0 <__lshift+0x38>
 80084d8:	4638      	mov	r0, r7
 80084da:	f7ff fddf 	bl	800809c <_Balloc>
 80084de:	4605      	mov	r5, r0
 80084e0:	b948      	cbnz	r0, 80084f6 <__lshift+0x3e>
 80084e2:	4602      	mov	r2, r0
 80084e4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80084e8:	4b27      	ldr	r3, [pc, #156]	; (8008588 <__lshift+0xd0>)
 80084ea:	4828      	ldr	r0, [pc, #160]	; (800858c <__lshift+0xd4>)
 80084ec:	f000 fb78 	bl	8008be0 <__assert_func>
 80084f0:	3101      	adds	r1, #1
 80084f2:	005b      	lsls	r3, r3, #1
 80084f4:	e7ee      	b.n	80084d4 <__lshift+0x1c>
 80084f6:	2300      	movs	r3, #0
 80084f8:	f100 0114 	add.w	r1, r0, #20
 80084fc:	f100 0210 	add.w	r2, r0, #16
 8008500:	4618      	mov	r0, r3
 8008502:	4553      	cmp	r3, sl
 8008504:	db33      	blt.n	800856e <__lshift+0xb6>
 8008506:	6920      	ldr	r0, [r4, #16]
 8008508:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800850c:	f104 0314 	add.w	r3, r4, #20
 8008510:	f019 091f 	ands.w	r9, r9, #31
 8008514:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008518:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800851c:	d02b      	beq.n	8008576 <__lshift+0xbe>
 800851e:	468a      	mov	sl, r1
 8008520:	2200      	movs	r2, #0
 8008522:	f1c9 0e20 	rsb	lr, r9, #32
 8008526:	6818      	ldr	r0, [r3, #0]
 8008528:	fa00 f009 	lsl.w	r0, r0, r9
 800852c:	4302      	orrs	r2, r0
 800852e:	f84a 2b04 	str.w	r2, [sl], #4
 8008532:	f853 2b04 	ldr.w	r2, [r3], #4
 8008536:	459c      	cmp	ip, r3
 8008538:	fa22 f20e 	lsr.w	r2, r2, lr
 800853c:	d8f3      	bhi.n	8008526 <__lshift+0x6e>
 800853e:	ebac 0304 	sub.w	r3, ip, r4
 8008542:	3b15      	subs	r3, #21
 8008544:	f023 0303 	bic.w	r3, r3, #3
 8008548:	3304      	adds	r3, #4
 800854a:	f104 0015 	add.w	r0, r4, #21
 800854e:	4584      	cmp	ip, r0
 8008550:	bf38      	it	cc
 8008552:	2304      	movcc	r3, #4
 8008554:	50ca      	str	r2, [r1, r3]
 8008556:	b10a      	cbz	r2, 800855c <__lshift+0xa4>
 8008558:	f108 0602 	add.w	r6, r8, #2
 800855c:	3e01      	subs	r6, #1
 800855e:	4638      	mov	r0, r7
 8008560:	4621      	mov	r1, r4
 8008562:	612e      	str	r6, [r5, #16]
 8008564:	f7ff fdda 	bl	800811c <_Bfree>
 8008568:	4628      	mov	r0, r5
 800856a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800856e:	f842 0f04 	str.w	r0, [r2, #4]!
 8008572:	3301      	adds	r3, #1
 8008574:	e7c5      	b.n	8008502 <__lshift+0x4a>
 8008576:	3904      	subs	r1, #4
 8008578:	f853 2b04 	ldr.w	r2, [r3], #4
 800857c:	459c      	cmp	ip, r3
 800857e:	f841 2f04 	str.w	r2, [r1, #4]!
 8008582:	d8f9      	bhi.n	8008578 <__lshift+0xc0>
 8008584:	e7ea      	b.n	800855c <__lshift+0xa4>
 8008586:	bf00      	nop
 8008588:	0800a167 	.word	0x0800a167
 800858c:	0800a178 	.word	0x0800a178

08008590 <__mcmp>:
 8008590:	4603      	mov	r3, r0
 8008592:	690a      	ldr	r2, [r1, #16]
 8008594:	6900      	ldr	r0, [r0, #16]
 8008596:	b530      	push	{r4, r5, lr}
 8008598:	1a80      	subs	r0, r0, r2
 800859a:	d10d      	bne.n	80085b8 <__mcmp+0x28>
 800859c:	3314      	adds	r3, #20
 800859e:	3114      	adds	r1, #20
 80085a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80085a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80085a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80085ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80085b0:	4295      	cmp	r5, r2
 80085b2:	d002      	beq.n	80085ba <__mcmp+0x2a>
 80085b4:	d304      	bcc.n	80085c0 <__mcmp+0x30>
 80085b6:	2001      	movs	r0, #1
 80085b8:	bd30      	pop	{r4, r5, pc}
 80085ba:	42a3      	cmp	r3, r4
 80085bc:	d3f4      	bcc.n	80085a8 <__mcmp+0x18>
 80085be:	e7fb      	b.n	80085b8 <__mcmp+0x28>
 80085c0:	f04f 30ff 	mov.w	r0, #4294967295
 80085c4:	e7f8      	b.n	80085b8 <__mcmp+0x28>
	...

080085c8 <__mdiff>:
 80085c8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	460c      	mov	r4, r1
 80085ce:	4606      	mov	r6, r0
 80085d0:	4611      	mov	r1, r2
 80085d2:	4620      	mov	r0, r4
 80085d4:	4692      	mov	sl, r2
 80085d6:	f7ff ffdb 	bl	8008590 <__mcmp>
 80085da:	1e05      	subs	r5, r0, #0
 80085dc:	d111      	bne.n	8008602 <__mdiff+0x3a>
 80085de:	4629      	mov	r1, r5
 80085e0:	4630      	mov	r0, r6
 80085e2:	f7ff fd5b 	bl	800809c <_Balloc>
 80085e6:	4602      	mov	r2, r0
 80085e8:	b928      	cbnz	r0, 80085f6 <__mdiff+0x2e>
 80085ea:	f240 2132 	movw	r1, #562	; 0x232
 80085ee:	4b3c      	ldr	r3, [pc, #240]	; (80086e0 <__mdiff+0x118>)
 80085f0:	483c      	ldr	r0, [pc, #240]	; (80086e4 <__mdiff+0x11c>)
 80085f2:	f000 faf5 	bl	8008be0 <__assert_func>
 80085f6:	2301      	movs	r3, #1
 80085f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80085fc:	4610      	mov	r0, r2
 80085fe:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008602:	bfa4      	itt	ge
 8008604:	4653      	movge	r3, sl
 8008606:	46a2      	movge	sl, r4
 8008608:	4630      	mov	r0, r6
 800860a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800860e:	bfa6      	itte	ge
 8008610:	461c      	movge	r4, r3
 8008612:	2500      	movge	r5, #0
 8008614:	2501      	movlt	r5, #1
 8008616:	f7ff fd41 	bl	800809c <_Balloc>
 800861a:	4602      	mov	r2, r0
 800861c:	b918      	cbnz	r0, 8008626 <__mdiff+0x5e>
 800861e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008622:	4b2f      	ldr	r3, [pc, #188]	; (80086e0 <__mdiff+0x118>)
 8008624:	e7e4      	b.n	80085f0 <__mdiff+0x28>
 8008626:	f100 0814 	add.w	r8, r0, #20
 800862a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800862e:	60c5      	str	r5, [r0, #12]
 8008630:	f04f 0c00 	mov.w	ip, #0
 8008634:	f10a 0514 	add.w	r5, sl, #20
 8008638:	f10a 0010 	add.w	r0, sl, #16
 800863c:	46c2      	mov	sl, r8
 800863e:	6926      	ldr	r6, [r4, #16]
 8008640:	f104 0914 	add.w	r9, r4, #20
 8008644:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8008648:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800864c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8008650:	f859 3b04 	ldr.w	r3, [r9], #4
 8008654:	fa1f f18b 	uxth.w	r1, fp
 8008658:	4461      	add	r1, ip
 800865a:	fa1f fc83 	uxth.w	ip, r3
 800865e:	0c1b      	lsrs	r3, r3, #16
 8008660:	eba1 010c 	sub.w	r1, r1, ip
 8008664:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008668:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800866c:	b289      	uxth	r1, r1
 800866e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008672:	454e      	cmp	r6, r9
 8008674:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008678:	f84a 3b04 	str.w	r3, [sl], #4
 800867c:	d8e6      	bhi.n	800864c <__mdiff+0x84>
 800867e:	1b33      	subs	r3, r6, r4
 8008680:	3b15      	subs	r3, #21
 8008682:	f023 0303 	bic.w	r3, r3, #3
 8008686:	3415      	adds	r4, #21
 8008688:	3304      	adds	r3, #4
 800868a:	42a6      	cmp	r6, r4
 800868c:	bf38      	it	cc
 800868e:	2304      	movcc	r3, #4
 8008690:	441d      	add	r5, r3
 8008692:	4443      	add	r3, r8
 8008694:	461e      	mov	r6, r3
 8008696:	462c      	mov	r4, r5
 8008698:	4574      	cmp	r4, lr
 800869a:	d30e      	bcc.n	80086ba <__mdiff+0xf2>
 800869c:	f10e 0103 	add.w	r1, lr, #3
 80086a0:	1b49      	subs	r1, r1, r5
 80086a2:	f021 0103 	bic.w	r1, r1, #3
 80086a6:	3d03      	subs	r5, #3
 80086a8:	45ae      	cmp	lr, r5
 80086aa:	bf38      	it	cc
 80086ac:	2100      	movcc	r1, #0
 80086ae:	4419      	add	r1, r3
 80086b0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80086b4:	b18b      	cbz	r3, 80086da <__mdiff+0x112>
 80086b6:	6117      	str	r7, [r2, #16]
 80086b8:	e7a0      	b.n	80085fc <__mdiff+0x34>
 80086ba:	f854 8b04 	ldr.w	r8, [r4], #4
 80086be:	fa1f f188 	uxth.w	r1, r8
 80086c2:	4461      	add	r1, ip
 80086c4:	1408      	asrs	r0, r1, #16
 80086c6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80086ca:	b289      	uxth	r1, r1
 80086cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80086d0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80086d4:	f846 1b04 	str.w	r1, [r6], #4
 80086d8:	e7de      	b.n	8008698 <__mdiff+0xd0>
 80086da:	3f01      	subs	r7, #1
 80086dc:	e7e8      	b.n	80086b0 <__mdiff+0xe8>
 80086de:	bf00      	nop
 80086e0:	0800a167 	.word	0x0800a167
 80086e4:	0800a178 	.word	0x0800a178

080086e8 <__d2b>:
 80086e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80086ec:	2101      	movs	r1, #1
 80086ee:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80086f2:	4690      	mov	r8, r2
 80086f4:	461d      	mov	r5, r3
 80086f6:	f7ff fcd1 	bl	800809c <_Balloc>
 80086fa:	4604      	mov	r4, r0
 80086fc:	b930      	cbnz	r0, 800870c <__d2b+0x24>
 80086fe:	4602      	mov	r2, r0
 8008700:	f240 310a 	movw	r1, #778	; 0x30a
 8008704:	4b24      	ldr	r3, [pc, #144]	; (8008798 <__d2b+0xb0>)
 8008706:	4825      	ldr	r0, [pc, #148]	; (800879c <__d2b+0xb4>)
 8008708:	f000 fa6a 	bl	8008be0 <__assert_func>
 800870c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008710:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8008714:	bb2d      	cbnz	r5, 8008762 <__d2b+0x7a>
 8008716:	9301      	str	r3, [sp, #4]
 8008718:	f1b8 0300 	subs.w	r3, r8, #0
 800871c:	d026      	beq.n	800876c <__d2b+0x84>
 800871e:	4668      	mov	r0, sp
 8008720:	9300      	str	r3, [sp, #0]
 8008722:	f7ff fd87 	bl	8008234 <__lo0bits>
 8008726:	9900      	ldr	r1, [sp, #0]
 8008728:	b1f0      	cbz	r0, 8008768 <__d2b+0x80>
 800872a:	9a01      	ldr	r2, [sp, #4]
 800872c:	f1c0 0320 	rsb	r3, r0, #32
 8008730:	fa02 f303 	lsl.w	r3, r2, r3
 8008734:	430b      	orrs	r3, r1
 8008736:	40c2      	lsrs	r2, r0
 8008738:	6163      	str	r3, [r4, #20]
 800873a:	9201      	str	r2, [sp, #4]
 800873c:	9b01      	ldr	r3, [sp, #4]
 800873e:	2b00      	cmp	r3, #0
 8008740:	bf14      	ite	ne
 8008742:	2102      	movne	r1, #2
 8008744:	2101      	moveq	r1, #1
 8008746:	61a3      	str	r3, [r4, #24]
 8008748:	6121      	str	r1, [r4, #16]
 800874a:	b1c5      	cbz	r5, 800877e <__d2b+0x96>
 800874c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008750:	4405      	add	r5, r0
 8008752:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008756:	603d      	str	r5, [r7, #0]
 8008758:	6030      	str	r0, [r6, #0]
 800875a:	4620      	mov	r0, r4
 800875c:	b002      	add	sp, #8
 800875e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008762:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008766:	e7d6      	b.n	8008716 <__d2b+0x2e>
 8008768:	6161      	str	r1, [r4, #20]
 800876a:	e7e7      	b.n	800873c <__d2b+0x54>
 800876c:	a801      	add	r0, sp, #4
 800876e:	f7ff fd61 	bl	8008234 <__lo0bits>
 8008772:	2101      	movs	r1, #1
 8008774:	9b01      	ldr	r3, [sp, #4]
 8008776:	6121      	str	r1, [r4, #16]
 8008778:	6163      	str	r3, [r4, #20]
 800877a:	3020      	adds	r0, #32
 800877c:	e7e5      	b.n	800874a <__d2b+0x62>
 800877e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008782:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008786:	6038      	str	r0, [r7, #0]
 8008788:	6918      	ldr	r0, [r3, #16]
 800878a:	f7ff fd33 	bl	80081f4 <__hi0bits>
 800878e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008792:	6031      	str	r1, [r6, #0]
 8008794:	e7e1      	b.n	800875a <__d2b+0x72>
 8008796:	bf00      	nop
 8008798:	0800a167 	.word	0x0800a167
 800879c:	0800a178 	.word	0x0800a178

080087a0 <_calloc_r>:
 80087a0:	b538      	push	{r3, r4, r5, lr}
 80087a2:	fb02 f501 	mul.w	r5, r2, r1
 80087a6:	4629      	mov	r1, r5
 80087a8:	f000 f854 	bl	8008854 <_malloc_r>
 80087ac:	4604      	mov	r4, r0
 80087ae:	b118      	cbz	r0, 80087b8 <_calloc_r+0x18>
 80087b0:	462a      	mov	r2, r5
 80087b2:	2100      	movs	r1, #0
 80087b4:	f7fe f936 	bl	8006a24 <memset>
 80087b8:	4620      	mov	r0, r4
 80087ba:	bd38      	pop	{r3, r4, r5, pc}

080087bc <_free_r>:
 80087bc:	b538      	push	{r3, r4, r5, lr}
 80087be:	4605      	mov	r5, r0
 80087c0:	2900      	cmp	r1, #0
 80087c2:	d043      	beq.n	800884c <_free_r+0x90>
 80087c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80087c8:	1f0c      	subs	r4, r1, #4
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	bfb8      	it	lt
 80087ce:	18e4      	addlt	r4, r4, r3
 80087d0:	f000 fa62 	bl	8008c98 <__malloc_lock>
 80087d4:	4a1e      	ldr	r2, [pc, #120]	; (8008850 <_free_r+0x94>)
 80087d6:	6813      	ldr	r3, [r2, #0]
 80087d8:	4610      	mov	r0, r2
 80087da:	b933      	cbnz	r3, 80087ea <_free_r+0x2e>
 80087dc:	6063      	str	r3, [r4, #4]
 80087de:	6014      	str	r4, [r2, #0]
 80087e0:	4628      	mov	r0, r5
 80087e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80087e6:	f000 ba5d 	b.w	8008ca4 <__malloc_unlock>
 80087ea:	42a3      	cmp	r3, r4
 80087ec:	d90a      	bls.n	8008804 <_free_r+0x48>
 80087ee:	6821      	ldr	r1, [r4, #0]
 80087f0:	1862      	adds	r2, r4, r1
 80087f2:	4293      	cmp	r3, r2
 80087f4:	bf01      	itttt	eq
 80087f6:	681a      	ldreq	r2, [r3, #0]
 80087f8:	685b      	ldreq	r3, [r3, #4]
 80087fa:	1852      	addeq	r2, r2, r1
 80087fc:	6022      	streq	r2, [r4, #0]
 80087fe:	6063      	str	r3, [r4, #4]
 8008800:	6004      	str	r4, [r0, #0]
 8008802:	e7ed      	b.n	80087e0 <_free_r+0x24>
 8008804:	461a      	mov	r2, r3
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	b10b      	cbz	r3, 800880e <_free_r+0x52>
 800880a:	42a3      	cmp	r3, r4
 800880c:	d9fa      	bls.n	8008804 <_free_r+0x48>
 800880e:	6811      	ldr	r1, [r2, #0]
 8008810:	1850      	adds	r0, r2, r1
 8008812:	42a0      	cmp	r0, r4
 8008814:	d10b      	bne.n	800882e <_free_r+0x72>
 8008816:	6820      	ldr	r0, [r4, #0]
 8008818:	4401      	add	r1, r0
 800881a:	1850      	adds	r0, r2, r1
 800881c:	4283      	cmp	r3, r0
 800881e:	6011      	str	r1, [r2, #0]
 8008820:	d1de      	bne.n	80087e0 <_free_r+0x24>
 8008822:	6818      	ldr	r0, [r3, #0]
 8008824:	685b      	ldr	r3, [r3, #4]
 8008826:	4401      	add	r1, r0
 8008828:	6011      	str	r1, [r2, #0]
 800882a:	6053      	str	r3, [r2, #4]
 800882c:	e7d8      	b.n	80087e0 <_free_r+0x24>
 800882e:	d902      	bls.n	8008836 <_free_r+0x7a>
 8008830:	230c      	movs	r3, #12
 8008832:	602b      	str	r3, [r5, #0]
 8008834:	e7d4      	b.n	80087e0 <_free_r+0x24>
 8008836:	6820      	ldr	r0, [r4, #0]
 8008838:	1821      	adds	r1, r4, r0
 800883a:	428b      	cmp	r3, r1
 800883c:	bf01      	itttt	eq
 800883e:	6819      	ldreq	r1, [r3, #0]
 8008840:	685b      	ldreq	r3, [r3, #4]
 8008842:	1809      	addeq	r1, r1, r0
 8008844:	6021      	streq	r1, [r4, #0]
 8008846:	6063      	str	r3, [r4, #4]
 8008848:	6054      	str	r4, [r2, #4]
 800884a:	e7c9      	b.n	80087e0 <_free_r+0x24>
 800884c:	bd38      	pop	{r3, r4, r5, pc}
 800884e:	bf00      	nop
 8008850:	20000234 	.word	0x20000234

08008854 <_malloc_r>:
 8008854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008856:	1ccd      	adds	r5, r1, #3
 8008858:	f025 0503 	bic.w	r5, r5, #3
 800885c:	3508      	adds	r5, #8
 800885e:	2d0c      	cmp	r5, #12
 8008860:	bf38      	it	cc
 8008862:	250c      	movcc	r5, #12
 8008864:	2d00      	cmp	r5, #0
 8008866:	4606      	mov	r6, r0
 8008868:	db01      	blt.n	800886e <_malloc_r+0x1a>
 800886a:	42a9      	cmp	r1, r5
 800886c:	d903      	bls.n	8008876 <_malloc_r+0x22>
 800886e:	230c      	movs	r3, #12
 8008870:	6033      	str	r3, [r6, #0]
 8008872:	2000      	movs	r0, #0
 8008874:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008876:	f000 fa0f 	bl	8008c98 <__malloc_lock>
 800887a:	4921      	ldr	r1, [pc, #132]	; (8008900 <_malloc_r+0xac>)
 800887c:	680a      	ldr	r2, [r1, #0]
 800887e:	4614      	mov	r4, r2
 8008880:	b99c      	cbnz	r4, 80088aa <_malloc_r+0x56>
 8008882:	4f20      	ldr	r7, [pc, #128]	; (8008904 <_malloc_r+0xb0>)
 8008884:	683b      	ldr	r3, [r7, #0]
 8008886:	b923      	cbnz	r3, 8008892 <_malloc_r+0x3e>
 8008888:	4621      	mov	r1, r4
 800888a:	4630      	mov	r0, r6
 800888c:	f000 f998 	bl	8008bc0 <_sbrk_r>
 8008890:	6038      	str	r0, [r7, #0]
 8008892:	4629      	mov	r1, r5
 8008894:	4630      	mov	r0, r6
 8008896:	f000 f993 	bl	8008bc0 <_sbrk_r>
 800889a:	1c43      	adds	r3, r0, #1
 800889c:	d123      	bne.n	80088e6 <_malloc_r+0x92>
 800889e:	230c      	movs	r3, #12
 80088a0:	4630      	mov	r0, r6
 80088a2:	6033      	str	r3, [r6, #0]
 80088a4:	f000 f9fe 	bl	8008ca4 <__malloc_unlock>
 80088a8:	e7e3      	b.n	8008872 <_malloc_r+0x1e>
 80088aa:	6823      	ldr	r3, [r4, #0]
 80088ac:	1b5b      	subs	r3, r3, r5
 80088ae:	d417      	bmi.n	80088e0 <_malloc_r+0x8c>
 80088b0:	2b0b      	cmp	r3, #11
 80088b2:	d903      	bls.n	80088bc <_malloc_r+0x68>
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	441c      	add	r4, r3
 80088b8:	6025      	str	r5, [r4, #0]
 80088ba:	e004      	b.n	80088c6 <_malloc_r+0x72>
 80088bc:	6863      	ldr	r3, [r4, #4]
 80088be:	42a2      	cmp	r2, r4
 80088c0:	bf0c      	ite	eq
 80088c2:	600b      	streq	r3, [r1, #0]
 80088c4:	6053      	strne	r3, [r2, #4]
 80088c6:	4630      	mov	r0, r6
 80088c8:	f000 f9ec 	bl	8008ca4 <__malloc_unlock>
 80088cc:	f104 000b 	add.w	r0, r4, #11
 80088d0:	1d23      	adds	r3, r4, #4
 80088d2:	f020 0007 	bic.w	r0, r0, #7
 80088d6:	1ac2      	subs	r2, r0, r3
 80088d8:	d0cc      	beq.n	8008874 <_malloc_r+0x20>
 80088da:	1a1b      	subs	r3, r3, r0
 80088dc:	50a3      	str	r3, [r4, r2]
 80088de:	e7c9      	b.n	8008874 <_malloc_r+0x20>
 80088e0:	4622      	mov	r2, r4
 80088e2:	6864      	ldr	r4, [r4, #4]
 80088e4:	e7cc      	b.n	8008880 <_malloc_r+0x2c>
 80088e6:	1cc4      	adds	r4, r0, #3
 80088e8:	f024 0403 	bic.w	r4, r4, #3
 80088ec:	42a0      	cmp	r0, r4
 80088ee:	d0e3      	beq.n	80088b8 <_malloc_r+0x64>
 80088f0:	1a21      	subs	r1, r4, r0
 80088f2:	4630      	mov	r0, r6
 80088f4:	f000 f964 	bl	8008bc0 <_sbrk_r>
 80088f8:	3001      	adds	r0, #1
 80088fa:	d1dd      	bne.n	80088b8 <_malloc_r+0x64>
 80088fc:	e7cf      	b.n	800889e <_malloc_r+0x4a>
 80088fe:	bf00      	nop
 8008900:	20000234 	.word	0x20000234
 8008904:	20000238 	.word	0x20000238

08008908 <__ssputs_r>:
 8008908:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800890c:	688e      	ldr	r6, [r1, #8]
 800890e:	4682      	mov	sl, r0
 8008910:	429e      	cmp	r6, r3
 8008912:	460c      	mov	r4, r1
 8008914:	4690      	mov	r8, r2
 8008916:	461f      	mov	r7, r3
 8008918:	d838      	bhi.n	800898c <__ssputs_r+0x84>
 800891a:	898a      	ldrh	r2, [r1, #12]
 800891c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008920:	d032      	beq.n	8008988 <__ssputs_r+0x80>
 8008922:	6825      	ldr	r5, [r4, #0]
 8008924:	6909      	ldr	r1, [r1, #16]
 8008926:	3301      	adds	r3, #1
 8008928:	eba5 0901 	sub.w	r9, r5, r1
 800892c:	6965      	ldr	r5, [r4, #20]
 800892e:	444b      	add	r3, r9
 8008930:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008934:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008938:	106d      	asrs	r5, r5, #1
 800893a:	429d      	cmp	r5, r3
 800893c:	bf38      	it	cc
 800893e:	461d      	movcc	r5, r3
 8008940:	0553      	lsls	r3, r2, #21
 8008942:	d531      	bpl.n	80089a8 <__ssputs_r+0xa0>
 8008944:	4629      	mov	r1, r5
 8008946:	f7ff ff85 	bl	8008854 <_malloc_r>
 800894a:	4606      	mov	r6, r0
 800894c:	b950      	cbnz	r0, 8008964 <__ssputs_r+0x5c>
 800894e:	230c      	movs	r3, #12
 8008950:	f04f 30ff 	mov.w	r0, #4294967295
 8008954:	f8ca 3000 	str.w	r3, [sl]
 8008958:	89a3      	ldrh	r3, [r4, #12]
 800895a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800895e:	81a3      	strh	r3, [r4, #12]
 8008960:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008964:	464a      	mov	r2, r9
 8008966:	6921      	ldr	r1, [r4, #16]
 8008968:	f7ff fb8a 	bl	8008080 <memcpy>
 800896c:	89a3      	ldrh	r3, [r4, #12]
 800896e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008972:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008976:	81a3      	strh	r3, [r4, #12]
 8008978:	6126      	str	r6, [r4, #16]
 800897a:	444e      	add	r6, r9
 800897c:	6026      	str	r6, [r4, #0]
 800897e:	463e      	mov	r6, r7
 8008980:	6165      	str	r5, [r4, #20]
 8008982:	eba5 0509 	sub.w	r5, r5, r9
 8008986:	60a5      	str	r5, [r4, #8]
 8008988:	42be      	cmp	r6, r7
 800898a:	d900      	bls.n	800898e <__ssputs_r+0x86>
 800898c:	463e      	mov	r6, r7
 800898e:	4632      	mov	r2, r6
 8008990:	4641      	mov	r1, r8
 8008992:	6820      	ldr	r0, [r4, #0]
 8008994:	f000 f966 	bl	8008c64 <memmove>
 8008998:	68a3      	ldr	r3, [r4, #8]
 800899a:	6822      	ldr	r2, [r4, #0]
 800899c:	1b9b      	subs	r3, r3, r6
 800899e:	4432      	add	r2, r6
 80089a0:	2000      	movs	r0, #0
 80089a2:	60a3      	str	r3, [r4, #8]
 80089a4:	6022      	str	r2, [r4, #0]
 80089a6:	e7db      	b.n	8008960 <__ssputs_r+0x58>
 80089a8:	462a      	mov	r2, r5
 80089aa:	f000 f981 	bl	8008cb0 <_realloc_r>
 80089ae:	4606      	mov	r6, r0
 80089b0:	2800      	cmp	r0, #0
 80089b2:	d1e1      	bne.n	8008978 <__ssputs_r+0x70>
 80089b4:	4650      	mov	r0, sl
 80089b6:	6921      	ldr	r1, [r4, #16]
 80089b8:	f7ff ff00 	bl	80087bc <_free_r>
 80089bc:	e7c7      	b.n	800894e <__ssputs_r+0x46>
	...

080089c0 <_svfiprintf_r>:
 80089c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c4:	4698      	mov	r8, r3
 80089c6:	898b      	ldrh	r3, [r1, #12]
 80089c8:	4607      	mov	r7, r0
 80089ca:	061b      	lsls	r3, r3, #24
 80089cc:	460d      	mov	r5, r1
 80089ce:	4614      	mov	r4, r2
 80089d0:	b09d      	sub	sp, #116	; 0x74
 80089d2:	d50e      	bpl.n	80089f2 <_svfiprintf_r+0x32>
 80089d4:	690b      	ldr	r3, [r1, #16]
 80089d6:	b963      	cbnz	r3, 80089f2 <_svfiprintf_r+0x32>
 80089d8:	2140      	movs	r1, #64	; 0x40
 80089da:	f7ff ff3b 	bl	8008854 <_malloc_r>
 80089de:	6028      	str	r0, [r5, #0]
 80089e0:	6128      	str	r0, [r5, #16]
 80089e2:	b920      	cbnz	r0, 80089ee <_svfiprintf_r+0x2e>
 80089e4:	230c      	movs	r3, #12
 80089e6:	603b      	str	r3, [r7, #0]
 80089e8:	f04f 30ff 	mov.w	r0, #4294967295
 80089ec:	e0d1      	b.n	8008b92 <_svfiprintf_r+0x1d2>
 80089ee:	2340      	movs	r3, #64	; 0x40
 80089f0:	616b      	str	r3, [r5, #20]
 80089f2:	2300      	movs	r3, #0
 80089f4:	9309      	str	r3, [sp, #36]	; 0x24
 80089f6:	2320      	movs	r3, #32
 80089f8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089fc:	2330      	movs	r3, #48	; 0x30
 80089fe:	f04f 0901 	mov.w	r9, #1
 8008a02:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008bac <_svfiprintf_r+0x1ec>
 8008a0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008a0e:	4623      	mov	r3, r4
 8008a10:	469a      	mov	sl, r3
 8008a12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a16:	b10a      	cbz	r2, 8008a1c <_svfiprintf_r+0x5c>
 8008a18:	2a25      	cmp	r2, #37	; 0x25
 8008a1a:	d1f9      	bne.n	8008a10 <_svfiprintf_r+0x50>
 8008a1c:	ebba 0b04 	subs.w	fp, sl, r4
 8008a20:	d00b      	beq.n	8008a3a <_svfiprintf_r+0x7a>
 8008a22:	465b      	mov	r3, fp
 8008a24:	4622      	mov	r2, r4
 8008a26:	4629      	mov	r1, r5
 8008a28:	4638      	mov	r0, r7
 8008a2a:	f7ff ff6d 	bl	8008908 <__ssputs_r>
 8008a2e:	3001      	adds	r0, #1
 8008a30:	f000 80aa 	beq.w	8008b88 <_svfiprintf_r+0x1c8>
 8008a34:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008a36:	445a      	add	r2, fp
 8008a38:	9209      	str	r2, [sp, #36]	; 0x24
 8008a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 80a2 	beq.w	8008b88 <_svfiprintf_r+0x1c8>
 8008a44:	2300      	movs	r3, #0
 8008a46:	f04f 32ff 	mov.w	r2, #4294967295
 8008a4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a4e:	f10a 0a01 	add.w	sl, sl, #1
 8008a52:	9304      	str	r3, [sp, #16]
 8008a54:	9307      	str	r3, [sp, #28]
 8008a56:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a5a:	931a      	str	r3, [sp, #104]	; 0x68
 8008a5c:	4654      	mov	r4, sl
 8008a5e:	2205      	movs	r2, #5
 8008a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a64:	4851      	ldr	r0, [pc, #324]	; (8008bac <_svfiprintf_r+0x1ec>)
 8008a66:	f7ff fafd 	bl	8008064 <memchr>
 8008a6a:	9a04      	ldr	r2, [sp, #16]
 8008a6c:	b9d8      	cbnz	r0, 8008aa6 <_svfiprintf_r+0xe6>
 8008a6e:	06d0      	lsls	r0, r2, #27
 8008a70:	bf44      	itt	mi
 8008a72:	2320      	movmi	r3, #32
 8008a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a78:	0711      	lsls	r1, r2, #28
 8008a7a:	bf44      	itt	mi
 8008a7c:	232b      	movmi	r3, #43	; 0x2b
 8008a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a82:	f89a 3000 	ldrb.w	r3, [sl]
 8008a86:	2b2a      	cmp	r3, #42	; 0x2a
 8008a88:	d015      	beq.n	8008ab6 <_svfiprintf_r+0xf6>
 8008a8a:	4654      	mov	r4, sl
 8008a8c:	2000      	movs	r0, #0
 8008a8e:	f04f 0c0a 	mov.w	ip, #10
 8008a92:	9a07      	ldr	r2, [sp, #28]
 8008a94:	4621      	mov	r1, r4
 8008a96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a9a:	3b30      	subs	r3, #48	; 0x30
 8008a9c:	2b09      	cmp	r3, #9
 8008a9e:	d94e      	bls.n	8008b3e <_svfiprintf_r+0x17e>
 8008aa0:	b1b0      	cbz	r0, 8008ad0 <_svfiprintf_r+0x110>
 8008aa2:	9207      	str	r2, [sp, #28]
 8008aa4:	e014      	b.n	8008ad0 <_svfiprintf_r+0x110>
 8008aa6:	eba0 0308 	sub.w	r3, r0, r8
 8008aaa:	fa09 f303 	lsl.w	r3, r9, r3
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	46a2      	mov	sl, r4
 8008ab2:	9304      	str	r3, [sp, #16]
 8008ab4:	e7d2      	b.n	8008a5c <_svfiprintf_r+0x9c>
 8008ab6:	9b03      	ldr	r3, [sp, #12]
 8008ab8:	1d19      	adds	r1, r3, #4
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	9103      	str	r1, [sp, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	bfbb      	ittet	lt
 8008ac2:	425b      	neglt	r3, r3
 8008ac4:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac8:	9307      	strge	r3, [sp, #28]
 8008aca:	9307      	strlt	r3, [sp, #28]
 8008acc:	bfb8      	it	lt
 8008ace:	9204      	strlt	r2, [sp, #16]
 8008ad0:	7823      	ldrb	r3, [r4, #0]
 8008ad2:	2b2e      	cmp	r3, #46	; 0x2e
 8008ad4:	d10c      	bne.n	8008af0 <_svfiprintf_r+0x130>
 8008ad6:	7863      	ldrb	r3, [r4, #1]
 8008ad8:	2b2a      	cmp	r3, #42	; 0x2a
 8008ada:	d135      	bne.n	8008b48 <_svfiprintf_r+0x188>
 8008adc:	9b03      	ldr	r3, [sp, #12]
 8008ade:	3402      	adds	r4, #2
 8008ae0:	1d1a      	adds	r2, r3, #4
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	9203      	str	r2, [sp, #12]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	bfb8      	it	lt
 8008aea:	f04f 33ff 	movlt.w	r3, #4294967295
 8008aee:	9305      	str	r3, [sp, #20]
 8008af0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008bbc <_svfiprintf_r+0x1fc>
 8008af4:	2203      	movs	r2, #3
 8008af6:	4650      	mov	r0, sl
 8008af8:	7821      	ldrb	r1, [r4, #0]
 8008afa:	f7ff fab3 	bl	8008064 <memchr>
 8008afe:	b140      	cbz	r0, 8008b12 <_svfiprintf_r+0x152>
 8008b00:	2340      	movs	r3, #64	; 0x40
 8008b02:	eba0 000a 	sub.w	r0, r0, sl
 8008b06:	fa03 f000 	lsl.w	r0, r3, r0
 8008b0a:	9b04      	ldr	r3, [sp, #16]
 8008b0c:	3401      	adds	r4, #1
 8008b0e:	4303      	orrs	r3, r0
 8008b10:	9304      	str	r3, [sp, #16]
 8008b12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b16:	2206      	movs	r2, #6
 8008b18:	4825      	ldr	r0, [pc, #148]	; (8008bb0 <_svfiprintf_r+0x1f0>)
 8008b1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008b1e:	f7ff faa1 	bl	8008064 <memchr>
 8008b22:	2800      	cmp	r0, #0
 8008b24:	d038      	beq.n	8008b98 <_svfiprintf_r+0x1d8>
 8008b26:	4b23      	ldr	r3, [pc, #140]	; (8008bb4 <_svfiprintf_r+0x1f4>)
 8008b28:	bb1b      	cbnz	r3, 8008b72 <_svfiprintf_r+0x1b2>
 8008b2a:	9b03      	ldr	r3, [sp, #12]
 8008b2c:	3307      	adds	r3, #7
 8008b2e:	f023 0307 	bic.w	r3, r3, #7
 8008b32:	3308      	adds	r3, #8
 8008b34:	9303      	str	r3, [sp, #12]
 8008b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b38:	4433      	add	r3, r6
 8008b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8008b3c:	e767      	b.n	8008a0e <_svfiprintf_r+0x4e>
 8008b3e:	460c      	mov	r4, r1
 8008b40:	2001      	movs	r0, #1
 8008b42:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b46:	e7a5      	b.n	8008a94 <_svfiprintf_r+0xd4>
 8008b48:	2300      	movs	r3, #0
 8008b4a:	f04f 0c0a 	mov.w	ip, #10
 8008b4e:	4619      	mov	r1, r3
 8008b50:	3401      	adds	r4, #1
 8008b52:	9305      	str	r3, [sp, #20]
 8008b54:	4620      	mov	r0, r4
 8008b56:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b5a:	3a30      	subs	r2, #48	; 0x30
 8008b5c:	2a09      	cmp	r2, #9
 8008b5e:	d903      	bls.n	8008b68 <_svfiprintf_r+0x1a8>
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	d0c5      	beq.n	8008af0 <_svfiprintf_r+0x130>
 8008b64:	9105      	str	r1, [sp, #20]
 8008b66:	e7c3      	b.n	8008af0 <_svfiprintf_r+0x130>
 8008b68:	4604      	mov	r4, r0
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b70:	e7f0      	b.n	8008b54 <_svfiprintf_r+0x194>
 8008b72:	ab03      	add	r3, sp, #12
 8008b74:	9300      	str	r3, [sp, #0]
 8008b76:	462a      	mov	r2, r5
 8008b78:	4638      	mov	r0, r7
 8008b7a:	4b0f      	ldr	r3, [pc, #60]	; (8008bb8 <_svfiprintf_r+0x1f8>)
 8008b7c:	a904      	add	r1, sp, #16
 8008b7e:	f7fd fff7 	bl	8006b70 <_printf_float>
 8008b82:	1c42      	adds	r2, r0, #1
 8008b84:	4606      	mov	r6, r0
 8008b86:	d1d6      	bne.n	8008b36 <_svfiprintf_r+0x176>
 8008b88:	89ab      	ldrh	r3, [r5, #12]
 8008b8a:	065b      	lsls	r3, r3, #25
 8008b8c:	f53f af2c 	bmi.w	80089e8 <_svfiprintf_r+0x28>
 8008b90:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b92:	b01d      	add	sp, #116	; 0x74
 8008b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b98:	ab03      	add	r3, sp, #12
 8008b9a:	9300      	str	r3, [sp, #0]
 8008b9c:	462a      	mov	r2, r5
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	4b05      	ldr	r3, [pc, #20]	; (8008bb8 <_svfiprintf_r+0x1f8>)
 8008ba2:	a904      	add	r1, sp, #16
 8008ba4:	f7fe fa80 	bl	80070a8 <_printf_i>
 8008ba8:	e7eb      	b.n	8008b82 <_svfiprintf_r+0x1c2>
 8008baa:	bf00      	nop
 8008bac:	0800a2d4 	.word	0x0800a2d4
 8008bb0:	0800a2de 	.word	0x0800a2de
 8008bb4:	08006b71 	.word	0x08006b71
 8008bb8:	08008909 	.word	0x08008909
 8008bbc:	0800a2da 	.word	0x0800a2da

08008bc0 <_sbrk_r>:
 8008bc0:	b538      	push	{r3, r4, r5, lr}
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	4d05      	ldr	r5, [pc, #20]	; (8008bdc <_sbrk_r+0x1c>)
 8008bc6:	4604      	mov	r4, r0
 8008bc8:	4608      	mov	r0, r1
 8008bca:	602b      	str	r3, [r5, #0]
 8008bcc:	f7fa f9a4 	bl	8002f18 <_sbrk>
 8008bd0:	1c43      	adds	r3, r0, #1
 8008bd2:	d102      	bne.n	8008bda <_sbrk_r+0x1a>
 8008bd4:	682b      	ldr	r3, [r5, #0]
 8008bd6:	b103      	cbz	r3, 8008bda <_sbrk_r+0x1a>
 8008bd8:	6023      	str	r3, [r4, #0]
 8008bda:	bd38      	pop	{r3, r4, r5, pc}
 8008bdc:	20004624 	.word	0x20004624

08008be0 <__assert_func>:
 8008be0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008be2:	4614      	mov	r4, r2
 8008be4:	461a      	mov	r2, r3
 8008be6:	4b09      	ldr	r3, [pc, #36]	; (8008c0c <__assert_func+0x2c>)
 8008be8:	4605      	mov	r5, r0
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	68d8      	ldr	r0, [r3, #12]
 8008bee:	b14c      	cbz	r4, 8008c04 <__assert_func+0x24>
 8008bf0:	4b07      	ldr	r3, [pc, #28]	; (8008c10 <__assert_func+0x30>)
 8008bf2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008bf6:	9100      	str	r1, [sp, #0]
 8008bf8:	462b      	mov	r3, r5
 8008bfa:	4906      	ldr	r1, [pc, #24]	; (8008c14 <__assert_func+0x34>)
 8008bfc:	f000 f80e 	bl	8008c1c <fiprintf>
 8008c00:	f000 faa2 	bl	8009148 <abort>
 8008c04:	4b04      	ldr	r3, [pc, #16]	; (8008c18 <__assert_func+0x38>)
 8008c06:	461c      	mov	r4, r3
 8008c08:	e7f3      	b.n	8008bf2 <__assert_func+0x12>
 8008c0a:	bf00      	nop
 8008c0c:	20000034 	.word	0x20000034
 8008c10:	0800a2e5 	.word	0x0800a2e5
 8008c14:	0800a2f2 	.word	0x0800a2f2
 8008c18:	0800a320 	.word	0x0800a320

08008c1c <fiprintf>:
 8008c1c:	b40e      	push	{r1, r2, r3}
 8008c1e:	b503      	push	{r0, r1, lr}
 8008c20:	4601      	mov	r1, r0
 8008c22:	ab03      	add	r3, sp, #12
 8008c24:	4805      	ldr	r0, [pc, #20]	; (8008c3c <fiprintf+0x20>)
 8008c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8008c2a:	6800      	ldr	r0, [r0, #0]
 8008c2c:	9301      	str	r3, [sp, #4]
 8008c2e:	f000 f88d 	bl	8008d4c <_vfiprintf_r>
 8008c32:	b002      	add	sp, #8
 8008c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8008c38:	b003      	add	sp, #12
 8008c3a:	4770      	bx	lr
 8008c3c:	20000034 	.word	0x20000034

08008c40 <__ascii_mbtowc>:
 8008c40:	b082      	sub	sp, #8
 8008c42:	b901      	cbnz	r1, 8008c46 <__ascii_mbtowc+0x6>
 8008c44:	a901      	add	r1, sp, #4
 8008c46:	b142      	cbz	r2, 8008c5a <__ascii_mbtowc+0x1a>
 8008c48:	b14b      	cbz	r3, 8008c5e <__ascii_mbtowc+0x1e>
 8008c4a:	7813      	ldrb	r3, [r2, #0]
 8008c4c:	600b      	str	r3, [r1, #0]
 8008c4e:	7812      	ldrb	r2, [r2, #0]
 8008c50:	1e10      	subs	r0, r2, #0
 8008c52:	bf18      	it	ne
 8008c54:	2001      	movne	r0, #1
 8008c56:	b002      	add	sp, #8
 8008c58:	4770      	bx	lr
 8008c5a:	4610      	mov	r0, r2
 8008c5c:	e7fb      	b.n	8008c56 <__ascii_mbtowc+0x16>
 8008c5e:	f06f 0001 	mvn.w	r0, #1
 8008c62:	e7f8      	b.n	8008c56 <__ascii_mbtowc+0x16>

08008c64 <memmove>:
 8008c64:	4288      	cmp	r0, r1
 8008c66:	b510      	push	{r4, lr}
 8008c68:	eb01 0402 	add.w	r4, r1, r2
 8008c6c:	d902      	bls.n	8008c74 <memmove+0x10>
 8008c6e:	4284      	cmp	r4, r0
 8008c70:	4623      	mov	r3, r4
 8008c72:	d807      	bhi.n	8008c84 <memmove+0x20>
 8008c74:	1e43      	subs	r3, r0, #1
 8008c76:	42a1      	cmp	r1, r4
 8008c78:	d008      	beq.n	8008c8c <memmove+0x28>
 8008c7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008c7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008c82:	e7f8      	b.n	8008c76 <memmove+0x12>
 8008c84:	4601      	mov	r1, r0
 8008c86:	4402      	add	r2, r0
 8008c88:	428a      	cmp	r2, r1
 8008c8a:	d100      	bne.n	8008c8e <memmove+0x2a>
 8008c8c:	bd10      	pop	{r4, pc}
 8008c8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c96:	e7f7      	b.n	8008c88 <memmove+0x24>

08008c98 <__malloc_lock>:
 8008c98:	4801      	ldr	r0, [pc, #4]	; (8008ca0 <__malloc_lock+0x8>)
 8008c9a:	f000 bc15 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 8008c9e:	bf00      	nop
 8008ca0:	2000462c 	.word	0x2000462c

08008ca4 <__malloc_unlock>:
 8008ca4:	4801      	ldr	r0, [pc, #4]	; (8008cac <__malloc_unlock+0x8>)
 8008ca6:	f000 bc10 	b.w	80094ca <__retarget_lock_release_recursive>
 8008caa:	bf00      	nop
 8008cac:	2000462c 	.word	0x2000462c

08008cb0 <_realloc_r>:
 8008cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb2:	4607      	mov	r7, r0
 8008cb4:	4614      	mov	r4, r2
 8008cb6:	460e      	mov	r6, r1
 8008cb8:	b921      	cbnz	r1, 8008cc4 <_realloc_r+0x14>
 8008cba:	4611      	mov	r1, r2
 8008cbc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cc0:	f7ff bdc8 	b.w	8008854 <_malloc_r>
 8008cc4:	b922      	cbnz	r2, 8008cd0 <_realloc_r+0x20>
 8008cc6:	f7ff fd79 	bl	80087bc <_free_r>
 8008cca:	4625      	mov	r5, r4
 8008ccc:	4628      	mov	r0, r5
 8008cce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cd0:	f000 fc60 	bl	8009594 <_malloc_usable_size_r>
 8008cd4:	42a0      	cmp	r0, r4
 8008cd6:	d20f      	bcs.n	8008cf8 <_realloc_r+0x48>
 8008cd8:	4621      	mov	r1, r4
 8008cda:	4638      	mov	r0, r7
 8008cdc:	f7ff fdba 	bl	8008854 <_malloc_r>
 8008ce0:	4605      	mov	r5, r0
 8008ce2:	2800      	cmp	r0, #0
 8008ce4:	d0f2      	beq.n	8008ccc <_realloc_r+0x1c>
 8008ce6:	4631      	mov	r1, r6
 8008ce8:	4622      	mov	r2, r4
 8008cea:	f7ff f9c9 	bl	8008080 <memcpy>
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4638      	mov	r0, r7
 8008cf2:	f7ff fd63 	bl	80087bc <_free_r>
 8008cf6:	e7e9      	b.n	8008ccc <_realloc_r+0x1c>
 8008cf8:	4635      	mov	r5, r6
 8008cfa:	e7e7      	b.n	8008ccc <_realloc_r+0x1c>

08008cfc <__sfputc_r>:
 8008cfc:	6893      	ldr	r3, [r2, #8]
 8008cfe:	b410      	push	{r4}
 8008d00:	3b01      	subs	r3, #1
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	6093      	str	r3, [r2, #8]
 8008d06:	da07      	bge.n	8008d18 <__sfputc_r+0x1c>
 8008d08:	6994      	ldr	r4, [r2, #24]
 8008d0a:	42a3      	cmp	r3, r4
 8008d0c:	db01      	blt.n	8008d12 <__sfputc_r+0x16>
 8008d0e:	290a      	cmp	r1, #10
 8008d10:	d102      	bne.n	8008d18 <__sfputc_r+0x1c>
 8008d12:	bc10      	pop	{r4}
 8008d14:	f000 b94a 	b.w	8008fac <__swbuf_r>
 8008d18:	6813      	ldr	r3, [r2, #0]
 8008d1a:	1c58      	adds	r0, r3, #1
 8008d1c:	6010      	str	r0, [r2, #0]
 8008d1e:	7019      	strb	r1, [r3, #0]
 8008d20:	4608      	mov	r0, r1
 8008d22:	bc10      	pop	{r4}
 8008d24:	4770      	bx	lr

08008d26 <__sfputs_r>:
 8008d26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d28:	4606      	mov	r6, r0
 8008d2a:	460f      	mov	r7, r1
 8008d2c:	4614      	mov	r4, r2
 8008d2e:	18d5      	adds	r5, r2, r3
 8008d30:	42ac      	cmp	r4, r5
 8008d32:	d101      	bne.n	8008d38 <__sfputs_r+0x12>
 8008d34:	2000      	movs	r0, #0
 8008d36:	e007      	b.n	8008d48 <__sfputs_r+0x22>
 8008d38:	463a      	mov	r2, r7
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d40:	f7ff ffdc 	bl	8008cfc <__sfputc_r>
 8008d44:	1c43      	adds	r3, r0, #1
 8008d46:	d1f3      	bne.n	8008d30 <__sfputs_r+0xa>
 8008d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008d4c <_vfiprintf_r>:
 8008d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d50:	460d      	mov	r5, r1
 8008d52:	4614      	mov	r4, r2
 8008d54:	4698      	mov	r8, r3
 8008d56:	4606      	mov	r6, r0
 8008d58:	b09d      	sub	sp, #116	; 0x74
 8008d5a:	b118      	cbz	r0, 8008d64 <_vfiprintf_r+0x18>
 8008d5c:	6983      	ldr	r3, [r0, #24]
 8008d5e:	b90b      	cbnz	r3, 8008d64 <_vfiprintf_r+0x18>
 8008d60:	f000 fb14 	bl	800938c <__sinit>
 8008d64:	4b89      	ldr	r3, [pc, #548]	; (8008f8c <_vfiprintf_r+0x240>)
 8008d66:	429d      	cmp	r5, r3
 8008d68:	d11b      	bne.n	8008da2 <_vfiprintf_r+0x56>
 8008d6a:	6875      	ldr	r5, [r6, #4]
 8008d6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d6e:	07d9      	lsls	r1, r3, #31
 8008d70:	d405      	bmi.n	8008d7e <_vfiprintf_r+0x32>
 8008d72:	89ab      	ldrh	r3, [r5, #12]
 8008d74:	059a      	lsls	r2, r3, #22
 8008d76:	d402      	bmi.n	8008d7e <_vfiprintf_r+0x32>
 8008d78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008d7a:	f000 fba5 	bl	80094c8 <__retarget_lock_acquire_recursive>
 8008d7e:	89ab      	ldrh	r3, [r5, #12]
 8008d80:	071b      	lsls	r3, r3, #28
 8008d82:	d501      	bpl.n	8008d88 <_vfiprintf_r+0x3c>
 8008d84:	692b      	ldr	r3, [r5, #16]
 8008d86:	b9eb      	cbnz	r3, 8008dc4 <_vfiprintf_r+0x78>
 8008d88:	4629      	mov	r1, r5
 8008d8a:	4630      	mov	r0, r6
 8008d8c:	f000 f96e 	bl	800906c <__swsetup_r>
 8008d90:	b1c0      	cbz	r0, 8008dc4 <_vfiprintf_r+0x78>
 8008d92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008d94:	07dc      	lsls	r4, r3, #31
 8008d96:	d50e      	bpl.n	8008db6 <_vfiprintf_r+0x6a>
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	b01d      	add	sp, #116	; 0x74
 8008d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008da2:	4b7b      	ldr	r3, [pc, #492]	; (8008f90 <_vfiprintf_r+0x244>)
 8008da4:	429d      	cmp	r5, r3
 8008da6:	d101      	bne.n	8008dac <_vfiprintf_r+0x60>
 8008da8:	68b5      	ldr	r5, [r6, #8]
 8008daa:	e7df      	b.n	8008d6c <_vfiprintf_r+0x20>
 8008dac:	4b79      	ldr	r3, [pc, #484]	; (8008f94 <_vfiprintf_r+0x248>)
 8008dae:	429d      	cmp	r5, r3
 8008db0:	bf08      	it	eq
 8008db2:	68f5      	ldreq	r5, [r6, #12]
 8008db4:	e7da      	b.n	8008d6c <_vfiprintf_r+0x20>
 8008db6:	89ab      	ldrh	r3, [r5, #12]
 8008db8:	0598      	lsls	r0, r3, #22
 8008dba:	d4ed      	bmi.n	8008d98 <_vfiprintf_r+0x4c>
 8008dbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008dbe:	f000 fb84 	bl	80094ca <__retarget_lock_release_recursive>
 8008dc2:	e7e9      	b.n	8008d98 <_vfiprintf_r+0x4c>
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	9309      	str	r3, [sp, #36]	; 0x24
 8008dc8:	2320      	movs	r3, #32
 8008dca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008dce:	2330      	movs	r3, #48	; 0x30
 8008dd0:	f04f 0901 	mov.w	r9, #1
 8008dd4:	f8cd 800c 	str.w	r8, [sp, #12]
 8008dd8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008f98 <_vfiprintf_r+0x24c>
 8008ddc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008de0:	4623      	mov	r3, r4
 8008de2:	469a      	mov	sl, r3
 8008de4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008de8:	b10a      	cbz	r2, 8008dee <_vfiprintf_r+0xa2>
 8008dea:	2a25      	cmp	r2, #37	; 0x25
 8008dec:	d1f9      	bne.n	8008de2 <_vfiprintf_r+0x96>
 8008dee:	ebba 0b04 	subs.w	fp, sl, r4
 8008df2:	d00b      	beq.n	8008e0c <_vfiprintf_r+0xc0>
 8008df4:	465b      	mov	r3, fp
 8008df6:	4622      	mov	r2, r4
 8008df8:	4629      	mov	r1, r5
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	f7ff ff93 	bl	8008d26 <__sfputs_r>
 8008e00:	3001      	adds	r0, #1
 8008e02:	f000 80aa 	beq.w	8008f5a <_vfiprintf_r+0x20e>
 8008e06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e08:	445a      	add	r2, fp
 8008e0a:	9209      	str	r2, [sp, #36]	; 0x24
 8008e0c:	f89a 3000 	ldrb.w	r3, [sl]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	f000 80a2 	beq.w	8008f5a <_vfiprintf_r+0x20e>
 8008e16:	2300      	movs	r3, #0
 8008e18:	f04f 32ff 	mov.w	r2, #4294967295
 8008e1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e20:	f10a 0a01 	add.w	sl, sl, #1
 8008e24:	9304      	str	r3, [sp, #16]
 8008e26:	9307      	str	r3, [sp, #28]
 8008e28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e2c:	931a      	str	r3, [sp, #104]	; 0x68
 8008e2e:	4654      	mov	r4, sl
 8008e30:	2205      	movs	r2, #5
 8008e32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e36:	4858      	ldr	r0, [pc, #352]	; (8008f98 <_vfiprintf_r+0x24c>)
 8008e38:	f7ff f914 	bl	8008064 <memchr>
 8008e3c:	9a04      	ldr	r2, [sp, #16]
 8008e3e:	b9d8      	cbnz	r0, 8008e78 <_vfiprintf_r+0x12c>
 8008e40:	06d1      	lsls	r1, r2, #27
 8008e42:	bf44      	itt	mi
 8008e44:	2320      	movmi	r3, #32
 8008e46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e4a:	0713      	lsls	r3, r2, #28
 8008e4c:	bf44      	itt	mi
 8008e4e:	232b      	movmi	r3, #43	; 0x2b
 8008e50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e54:	f89a 3000 	ldrb.w	r3, [sl]
 8008e58:	2b2a      	cmp	r3, #42	; 0x2a
 8008e5a:	d015      	beq.n	8008e88 <_vfiprintf_r+0x13c>
 8008e5c:	4654      	mov	r4, sl
 8008e5e:	2000      	movs	r0, #0
 8008e60:	f04f 0c0a 	mov.w	ip, #10
 8008e64:	9a07      	ldr	r2, [sp, #28]
 8008e66:	4621      	mov	r1, r4
 8008e68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e6c:	3b30      	subs	r3, #48	; 0x30
 8008e6e:	2b09      	cmp	r3, #9
 8008e70:	d94e      	bls.n	8008f10 <_vfiprintf_r+0x1c4>
 8008e72:	b1b0      	cbz	r0, 8008ea2 <_vfiprintf_r+0x156>
 8008e74:	9207      	str	r2, [sp, #28]
 8008e76:	e014      	b.n	8008ea2 <_vfiprintf_r+0x156>
 8008e78:	eba0 0308 	sub.w	r3, r0, r8
 8008e7c:	fa09 f303 	lsl.w	r3, r9, r3
 8008e80:	4313      	orrs	r3, r2
 8008e82:	46a2      	mov	sl, r4
 8008e84:	9304      	str	r3, [sp, #16]
 8008e86:	e7d2      	b.n	8008e2e <_vfiprintf_r+0xe2>
 8008e88:	9b03      	ldr	r3, [sp, #12]
 8008e8a:	1d19      	adds	r1, r3, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	9103      	str	r1, [sp, #12]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	bfbb      	ittet	lt
 8008e94:	425b      	neglt	r3, r3
 8008e96:	f042 0202 	orrlt.w	r2, r2, #2
 8008e9a:	9307      	strge	r3, [sp, #28]
 8008e9c:	9307      	strlt	r3, [sp, #28]
 8008e9e:	bfb8      	it	lt
 8008ea0:	9204      	strlt	r2, [sp, #16]
 8008ea2:	7823      	ldrb	r3, [r4, #0]
 8008ea4:	2b2e      	cmp	r3, #46	; 0x2e
 8008ea6:	d10c      	bne.n	8008ec2 <_vfiprintf_r+0x176>
 8008ea8:	7863      	ldrb	r3, [r4, #1]
 8008eaa:	2b2a      	cmp	r3, #42	; 0x2a
 8008eac:	d135      	bne.n	8008f1a <_vfiprintf_r+0x1ce>
 8008eae:	9b03      	ldr	r3, [sp, #12]
 8008eb0:	3402      	adds	r4, #2
 8008eb2:	1d1a      	adds	r2, r3, #4
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	9203      	str	r2, [sp, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	bfb8      	it	lt
 8008ebc:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ec0:	9305      	str	r3, [sp, #20]
 8008ec2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008fa8 <_vfiprintf_r+0x25c>
 8008ec6:	2203      	movs	r2, #3
 8008ec8:	4650      	mov	r0, sl
 8008eca:	7821      	ldrb	r1, [r4, #0]
 8008ecc:	f7ff f8ca 	bl	8008064 <memchr>
 8008ed0:	b140      	cbz	r0, 8008ee4 <_vfiprintf_r+0x198>
 8008ed2:	2340      	movs	r3, #64	; 0x40
 8008ed4:	eba0 000a 	sub.w	r0, r0, sl
 8008ed8:	fa03 f000 	lsl.w	r0, r3, r0
 8008edc:	9b04      	ldr	r3, [sp, #16]
 8008ede:	3401      	adds	r4, #1
 8008ee0:	4303      	orrs	r3, r0
 8008ee2:	9304      	str	r3, [sp, #16]
 8008ee4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ee8:	2206      	movs	r2, #6
 8008eea:	482c      	ldr	r0, [pc, #176]	; (8008f9c <_vfiprintf_r+0x250>)
 8008eec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ef0:	f7ff f8b8 	bl	8008064 <memchr>
 8008ef4:	2800      	cmp	r0, #0
 8008ef6:	d03f      	beq.n	8008f78 <_vfiprintf_r+0x22c>
 8008ef8:	4b29      	ldr	r3, [pc, #164]	; (8008fa0 <_vfiprintf_r+0x254>)
 8008efa:	bb1b      	cbnz	r3, 8008f44 <_vfiprintf_r+0x1f8>
 8008efc:	9b03      	ldr	r3, [sp, #12]
 8008efe:	3307      	adds	r3, #7
 8008f00:	f023 0307 	bic.w	r3, r3, #7
 8008f04:	3308      	adds	r3, #8
 8008f06:	9303      	str	r3, [sp, #12]
 8008f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f0a:	443b      	add	r3, r7
 8008f0c:	9309      	str	r3, [sp, #36]	; 0x24
 8008f0e:	e767      	b.n	8008de0 <_vfiprintf_r+0x94>
 8008f10:	460c      	mov	r4, r1
 8008f12:	2001      	movs	r0, #1
 8008f14:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f18:	e7a5      	b.n	8008e66 <_vfiprintf_r+0x11a>
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	f04f 0c0a 	mov.w	ip, #10
 8008f20:	4619      	mov	r1, r3
 8008f22:	3401      	adds	r4, #1
 8008f24:	9305      	str	r3, [sp, #20]
 8008f26:	4620      	mov	r0, r4
 8008f28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f2c:	3a30      	subs	r2, #48	; 0x30
 8008f2e:	2a09      	cmp	r2, #9
 8008f30:	d903      	bls.n	8008f3a <_vfiprintf_r+0x1ee>
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d0c5      	beq.n	8008ec2 <_vfiprintf_r+0x176>
 8008f36:	9105      	str	r1, [sp, #20]
 8008f38:	e7c3      	b.n	8008ec2 <_vfiprintf_r+0x176>
 8008f3a:	4604      	mov	r4, r0
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f42:	e7f0      	b.n	8008f26 <_vfiprintf_r+0x1da>
 8008f44:	ab03      	add	r3, sp, #12
 8008f46:	9300      	str	r3, [sp, #0]
 8008f48:	462a      	mov	r2, r5
 8008f4a:	4630      	mov	r0, r6
 8008f4c:	4b15      	ldr	r3, [pc, #84]	; (8008fa4 <_vfiprintf_r+0x258>)
 8008f4e:	a904      	add	r1, sp, #16
 8008f50:	f7fd fe0e 	bl	8006b70 <_printf_float>
 8008f54:	4607      	mov	r7, r0
 8008f56:	1c78      	adds	r0, r7, #1
 8008f58:	d1d6      	bne.n	8008f08 <_vfiprintf_r+0x1bc>
 8008f5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008f5c:	07d9      	lsls	r1, r3, #31
 8008f5e:	d405      	bmi.n	8008f6c <_vfiprintf_r+0x220>
 8008f60:	89ab      	ldrh	r3, [r5, #12]
 8008f62:	059a      	lsls	r2, r3, #22
 8008f64:	d402      	bmi.n	8008f6c <_vfiprintf_r+0x220>
 8008f66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008f68:	f000 faaf 	bl	80094ca <__retarget_lock_release_recursive>
 8008f6c:	89ab      	ldrh	r3, [r5, #12]
 8008f6e:	065b      	lsls	r3, r3, #25
 8008f70:	f53f af12 	bmi.w	8008d98 <_vfiprintf_r+0x4c>
 8008f74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f76:	e711      	b.n	8008d9c <_vfiprintf_r+0x50>
 8008f78:	ab03      	add	r3, sp, #12
 8008f7a:	9300      	str	r3, [sp, #0]
 8008f7c:	462a      	mov	r2, r5
 8008f7e:	4630      	mov	r0, r6
 8008f80:	4b08      	ldr	r3, [pc, #32]	; (8008fa4 <_vfiprintf_r+0x258>)
 8008f82:	a904      	add	r1, sp, #16
 8008f84:	f7fe f890 	bl	80070a8 <_printf_i>
 8008f88:	e7e4      	b.n	8008f54 <_vfiprintf_r+0x208>
 8008f8a:	bf00      	nop
 8008f8c:	0800a44c 	.word	0x0800a44c
 8008f90:	0800a46c 	.word	0x0800a46c
 8008f94:	0800a42c 	.word	0x0800a42c
 8008f98:	0800a2d4 	.word	0x0800a2d4
 8008f9c:	0800a2de 	.word	0x0800a2de
 8008fa0:	08006b71 	.word	0x08006b71
 8008fa4:	08008d27 	.word	0x08008d27
 8008fa8:	0800a2da 	.word	0x0800a2da

08008fac <__swbuf_r>:
 8008fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fae:	460e      	mov	r6, r1
 8008fb0:	4614      	mov	r4, r2
 8008fb2:	4605      	mov	r5, r0
 8008fb4:	b118      	cbz	r0, 8008fbe <__swbuf_r+0x12>
 8008fb6:	6983      	ldr	r3, [r0, #24]
 8008fb8:	b90b      	cbnz	r3, 8008fbe <__swbuf_r+0x12>
 8008fba:	f000 f9e7 	bl	800938c <__sinit>
 8008fbe:	4b21      	ldr	r3, [pc, #132]	; (8009044 <__swbuf_r+0x98>)
 8008fc0:	429c      	cmp	r4, r3
 8008fc2:	d12b      	bne.n	800901c <__swbuf_r+0x70>
 8008fc4:	686c      	ldr	r4, [r5, #4]
 8008fc6:	69a3      	ldr	r3, [r4, #24]
 8008fc8:	60a3      	str	r3, [r4, #8]
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	071a      	lsls	r2, r3, #28
 8008fce:	d52f      	bpl.n	8009030 <__swbuf_r+0x84>
 8008fd0:	6923      	ldr	r3, [r4, #16]
 8008fd2:	b36b      	cbz	r3, 8009030 <__swbuf_r+0x84>
 8008fd4:	6923      	ldr	r3, [r4, #16]
 8008fd6:	6820      	ldr	r0, [r4, #0]
 8008fd8:	b2f6      	uxtb	r6, r6
 8008fda:	1ac0      	subs	r0, r0, r3
 8008fdc:	6963      	ldr	r3, [r4, #20]
 8008fde:	4637      	mov	r7, r6
 8008fe0:	4283      	cmp	r3, r0
 8008fe2:	dc04      	bgt.n	8008fee <__swbuf_r+0x42>
 8008fe4:	4621      	mov	r1, r4
 8008fe6:	4628      	mov	r0, r5
 8008fe8:	f000 f93c 	bl	8009264 <_fflush_r>
 8008fec:	bb30      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8008fee:	68a3      	ldr	r3, [r4, #8]
 8008ff0:	3001      	adds	r0, #1
 8008ff2:	3b01      	subs	r3, #1
 8008ff4:	60a3      	str	r3, [r4, #8]
 8008ff6:	6823      	ldr	r3, [r4, #0]
 8008ff8:	1c5a      	adds	r2, r3, #1
 8008ffa:	6022      	str	r2, [r4, #0]
 8008ffc:	701e      	strb	r6, [r3, #0]
 8008ffe:	6963      	ldr	r3, [r4, #20]
 8009000:	4283      	cmp	r3, r0
 8009002:	d004      	beq.n	800900e <__swbuf_r+0x62>
 8009004:	89a3      	ldrh	r3, [r4, #12]
 8009006:	07db      	lsls	r3, r3, #31
 8009008:	d506      	bpl.n	8009018 <__swbuf_r+0x6c>
 800900a:	2e0a      	cmp	r6, #10
 800900c:	d104      	bne.n	8009018 <__swbuf_r+0x6c>
 800900e:	4621      	mov	r1, r4
 8009010:	4628      	mov	r0, r5
 8009012:	f000 f927 	bl	8009264 <_fflush_r>
 8009016:	b988      	cbnz	r0, 800903c <__swbuf_r+0x90>
 8009018:	4638      	mov	r0, r7
 800901a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800901c:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <__swbuf_r+0x9c>)
 800901e:	429c      	cmp	r4, r3
 8009020:	d101      	bne.n	8009026 <__swbuf_r+0x7a>
 8009022:	68ac      	ldr	r4, [r5, #8]
 8009024:	e7cf      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009026:	4b09      	ldr	r3, [pc, #36]	; (800904c <__swbuf_r+0xa0>)
 8009028:	429c      	cmp	r4, r3
 800902a:	bf08      	it	eq
 800902c:	68ec      	ldreq	r4, [r5, #12]
 800902e:	e7ca      	b.n	8008fc6 <__swbuf_r+0x1a>
 8009030:	4621      	mov	r1, r4
 8009032:	4628      	mov	r0, r5
 8009034:	f000 f81a 	bl	800906c <__swsetup_r>
 8009038:	2800      	cmp	r0, #0
 800903a:	d0cb      	beq.n	8008fd4 <__swbuf_r+0x28>
 800903c:	f04f 37ff 	mov.w	r7, #4294967295
 8009040:	e7ea      	b.n	8009018 <__swbuf_r+0x6c>
 8009042:	bf00      	nop
 8009044:	0800a44c 	.word	0x0800a44c
 8009048:	0800a46c 	.word	0x0800a46c
 800904c:	0800a42c 	.word	0x0800a42c

08009050 <__ascii_wctomb>:
 8009050:	4603      	mov	r3, r0
 8009052:	4608      	mov	r0, r1
 8009054:	b141      	cbz	r1, 8009068 <__ascii_wctomb+0x18>
 8009056:	2aff      	cmp	r2, #255	; 0xff
 8009058:	d904      	bls.n	8009064 <__ascii_wctomb+0x14>
 800905a:	228a      	movs	r2, #138	; 0x8a
 800905c:	f04f 30ff 	mov.w	r0, #4294967295
 8009060:	601a      	str	r2, [r3, #0]
 8009062:	4770      	bx	lr
 8009064:	2001      	movs	r0, #1
 8009066:	700a      	strb	r2, [r1, #0]
 8009068:	4770      	bx	lr
	...

0800906c <__swsetup_r>:
 800906c:	4b32      	ldr	r3, [pc, #200]	; (8009138 <__swsetup_r+0xcc>)
 800906e:	b570      	push	{r4, r5, r6, lr}
 8009070:	681d      	ldr	r5, [r3, #0]
 8009072:	4606      	mov	r6, r0
 8009074:	460c      	mov	r4, r1
 8009076:	b125      	cbz	r5, 8009082 <__swsetup_r+0x16>
 8009078:	69ab      	ldr	r3, [r5, #24]
 800907a:	b913      	cbnz	r3, 8009082 <__swsetup_r+0x16>
 800907c:	4628      	mov	r0, r5
 800907e:	f000 f985 	bl	800938c <__sinit>
 8009082:	4b2e      	ldr	r3, [pc, #184]	; (800913c <__swsetup_r+0xd0>)
 8009084:	429c      	cmp	r4, r3
 8009086:	d10f      	bne.n	80090a8 <__swsetup_r+0x3c>
 8009088:	686c      	ldr	r4, [r5, #4]
 800908a:	89a3      	ldrh	r3, [r4, #12]
 800908c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009090:	0719      	lsls	r1, r3, #28
 8009092:	d42c      	bmi.n	80090ee <__swsetup_r+0x82>
 8009094:	06dd      	lsls	r5, r3, #27
 8009096:	d411      	bmi.n	80090bc <__swsetup_r+0x50>
 8009098:	2309      	movs	r3, #9
 800909a:	6033      	str	r3, [r6, #0]
 800909c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80090a0:	f04f 30ff 	mov.w	r0, #4294967295
 80090a4:	81a3      	strh	r3, [r4, #12]
 80090a6:	e03e      	b.n	8009126 <__swsetup_r+0xba>
 80090a8:	4b25      	ldr	r3, [pc, #148]	; (8009140 <__swsetup_r+0xd4>)
 80090aa:	429c      	cmp	r4, r3
 80090ac:	d101      	bne.n	80090b2 <__swsetup_r+0x46>
 80090ae:	68ac      	ldr	r4, [r5, #8]
 80090b0:	e7eb      	b.n	800908a <__swsetup_r+0x1e>
 80090b2:	4b24      	ldr	r3, [pc, #144]	; (8009144 <__swsetup_r+0xd8>)
 80090b4:	429c      	cmp	r4, r3
 80090b6:	bf08      	it	eq
 80090b8:	68ec      	ldreq	r4, [r5, #12]
 80090ba:	e7e6      	b.n	800908a <__swsetup_r+0x1e>
 80090bc:	0758      	lsls	r0, r3, #29
 80090be:	d512      	bpl.n	80090e6 <__swsetup_r+0x7a>
 80090c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80090c2:	b141      	cbz	r1, 80090d6 <__swsetup_r+0x6a>
 80090c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80090c8:	4299      	cmp	r1, r3
 80090ca:	d002      	beq.n	80090d2 <__swsetup_r+0x66>
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff fb75 	bl	80087bc <_free_r>
 80090d2:	2300      	movs	r3, #0
 80090d4:	6363      	str	r3, [r4, #52]	; 0x34
 80090d6:	89a3      	ldrh	r3, [r4, #12]
 80090d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80090dc:	81a3      	strh	r3, [r4, #12]
 80090de:	2300      	movs	r3, #0
 80090e0:	6063      	str	r3, [r4, #4]
 80090e2:	6923      	ldr	r3, [r4, #16]
 80090e4:	6023      	str	r3, [r4, #0]
 80090e6:	89a3      	ldrh	r3, [r4, #12]
 80090e8:	f043 0308 	orr.w	r3, r3, #8
 80090ec:	81a3      	strh	r3, [r4, #12]
 80090ee:	6923      	ldr	r3, [r4, #16]
 80090f0:	b94b      	cbnz	r3, 8009106 <__swsetup_r+0x9a>
 80090f2:	89a3      	ldrh	r3, [r4, #12]
 80090f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80090f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80090fc:	d003      	beq.n	8009106 <__swsetup_r+0x9a>
 80090fe:	4621      	mov	r1, r4
 8009100:	4630      	mov	r0, r6
 8009102:	f000 fa07 	bl	8009514 <__smakebuf_r>
 8009106:	89a0      	ldrh	r0, [r4, #12]
 8009108:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800910c:	f010 0301 	ands.w	r3, r0, #1
 8009110:	d00a      	beq.n	8009128 <__swsetup_r+0xbc>
 8009112:	2300      	movs	r3, #0
 8009114:	60a3      	str	r3, [r4, #8]
 8009116:	6963      	ldr	r3, [r4, #20]
 8009118:	425b      	negs	r3, r3
 800911a:	61a3      	str	r3, [r4, #24]
 800911c:	6923      	ldr	r3, [r4, #16]
 800911e:	b943      	cbnz	r3, 8009132 <__swsetup_r+0xc6>
 8009120:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009124:	d1ba      	bne.n	800909c <__swsetup_r+0x30>
 8009126:	bd70      	pop	{r4, r5, r6, pc}
 8009128:	0781      	lsls	r1, r0, #30
 800912a:	bf58      	it	pl
 800912c:	6963      	ldrpl	r3, [r4, #20]
 800912e:	60a3      	str	r3, [r4, #8]
 8009130:	e7f4      	b.n	800911c <__swsetup_r+0xb0>
 8009132:	2000      	movs	r0, #0
 8009134:	e7f7      	b.n	8009126 <__swsetup_r+0xba>
 8009136:	bf00      	nop
 8009138:	20000034 	.word	0x20000034
 800913c:	0800a44c 	.word	0x0800a44c
 8009140:	0800a46c 	.word	0x0800a46c
 8009144:	0800a42c 	.word	0x0800a42c

08009148 <abort>:
 8009148:	2006      	movs	r0, #6
 800914a:	b508      	push	{r3, lr}
 800914c:	f000 fa52 	bl	80095f4 <raise>
 8009150:	2001      	movs	r0, #1
 8009152:	f7f9 fe6e 	bl	8002e32 <_exit>
	...

08009158 <__sflush_r>:
 8009158:	898a      	ldrh	r2, [r1, #12]
 800915a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800915e:	4605      	mov	r5, r0
 8009160:	0710      	lsls	r0, r2, #28
 8009162:	460c      	mov	r4, r1
 8009164:	d458      	bmi.n	8009218 <__sflush_r+0xc0>
 8009166:	684b      	ldr	r3, [r1, #4]
 8009168:	2b00      	cmp	r3, #0
 800916a:	dc05      	bgt.n	8009178 <__sflush_r+0x20>
 800916c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800916e:	2b00      	cmp	r3, #0
 8009170:	dc02      	bgt.n	8009178 <__sflush_r+0x20>
 8009172:	2000      	movs	r0, #0
 8009174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009178:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800917a:	2e00      	cmp	r6, #0
 800917c:	d0f9      	beq.n	8009172 <__sflush_r+0x1a>
 800917e:	2300      	movs	r3, #0
 8009180:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009184:	682f      	ldr	r7, [r5, #0]
 8009186:	602b      	str	r3, [r5, #0]
 8009188:	d032      	beq.n	80091f0 <__sflush_r+0x98>
 800918a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800918c:	89a3      	ldrh	r3, [r4, #12]
 800918e:	075a      	lsls	r2, r3, #29
 8009190:	d505      	bpl.n	800919e <__sflush_r+0x46>
 8009192:	6863      	ldr	r3, [r4, #4]
 8009194:	1ac0      	subs	r0, r0, r3
 8009196:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009198:	b10b      	cbz	r3, 800919e <__sflush_r+0x46>
 800919a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800919c:	1ac0      	subs	r0, r0, r3
 800919e:	2300      	movs	r3, #0
 80091a0:	4602      	mov	r2, r0
 80091a2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80091a4:	4628      	mov	r0, r5
 80091a6:	6a21      	ldr	r1, [r4, #32]
 80091a8:	47b0      	blx	r6
 80091aa:	1c43      	adds	r3, r0, #1
 80091ac:	89a3      	ldrh	r3, [r4, #12]
 80091ae:	d106      	bne.n	80091be <__sflush_r+0x66>
 80091b0:	6829      	ldr	r1, [r5, #0]
 80091b2:	291d      	cmp	r1, #29
 80091b4:	d82c      	bhi.n	8009210 <__sflush_r+0xb8>
 80091b6:	4a2a      	ldr	r2, [pc, #168]	; (8009260 <__sflush_r+0x108>)
 80091b8:	40ca      	lsrs	r2, r1
 80091ba:	07d6      	lsls	r6, r2, #31
 80091bc:	d528      	bpl.n	8009210 <__sflush_r+0xb8>
 80091be:	2200      	movs	r2, #0
 80091c0:	6062      	str	r2, [r4, #4]
 80091c2:	6922      	ldr	r2, [r4, #16]
 80091c4:	04d9      	lsls	r1, r3, #19
 80091c6:	6022      	str	r2, [r4, #0]
 80091c8:	d504      	bpl.n	80091d4 <__sflush_r+0x7c>
 80091ca:	1c42      	adds	r2, r0, #1
 80091cc:	d101      	bne.n	80091d2 <__sflush_r+0x7a>
 80091ce:	682b      	ldr	r3, [r5, #0]
 80091d0:	b903      	cbnz	r3, 80091d4 <__sflush_r+0x7c>
 80091d2:	6560      	str	r0, [r4, #84]	; 0x54
 80091d4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80091d6:	602f      	str	r7, [r5, #0]
 80091d8:	2900      	cmp	r1, #0
 80091da:	d0ca      	beq.n	8009172 <__sflush_r+0x1a>
 80091dc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80091e0:	4299      	cmp	r1, r3
 80091e2:	d002      	beq.n	80091ea <__sflush_r+0x92>
 80091e4:	4628      	mov	r0, r5
 80091e6:	f7ff fae9 	bl	80087bc <_free_r>
 80091ea:	2000      	movs	r0, #0
 80091ec:	6360      	str	r0, [r4, #52]	; 0x34
 80091ee:	e7c1      	b.n	8009174 <__sflush_r+0x1c>
 80091f0:	6a21      	ldr	r1, [r4, #32]
 80091f2:	2301      	movs	r3, #1
 80091f4:	4628      	mov	r0, r5
 80091f6:	47b0      	blx	r6
 80091f8:	1c41      	adds	r1, r0, #1
 80091fa:	d1c7      	bne.n	800918c <__sflush_r+0x34>
 80091fc:	682b      	ldr	r3, [r5, #0]
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d0c4      	beq.n	800918c <__sflush_r+0x34>
 8009202:	2b1d      	cmp	r3, #29
 8009204:	d001      	beq.n	800920a <__sflush_r+0xb2>
 8009206:	2b16      	cmp	r3, #22
 8009208:	d101      	bne.n	800920e <__sflush_r+0xb6>
 800920a:	602f      	str	r7, [r5, #0]
 800920c:	e7b1      	b.n	8009172 <__sflush_r+0x1a>
 800920e:	89a3      	ldrh	r3, [r4, #12]
 8009210:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009214:	81a3      	strh	r3, [r4, #12]
 8009216:	e7ad      	b.n	8009174 <__sflush_r+0x1c>
 8009218:	690f      	ldr	r7, [r1, #16]
 800921a:	2f00      	cmp	r7, #0
 800921c:	d0a9      	beq.n	8009172 <__sflush_r+0x1a>
 800921e:	0793      	lsls	r3, r2, #30
 8009220:	bf18      	it	ne
 8009222:	2300      	movne	r3, #0
 8009224:	680e      	ldr	r6, [r1, #0]
 8009226:	bf08      	it	eq
 8009228:	694b      	ldreq	r3, [r1, #20]
 800922a:	eba6 0807 	sub.w	r8, r6, r7
 800922e:	600f      	str	r7, [r1, #0]
 8009230:	608b      	str	r3, [r1, #8]
 8009232:	f1b8 0f00 	cmp.w	r8, #0
 8009236:	dd9c      	ble.n	8009172 <__sflush_r+0x1a>
 8009238:	4643      	mov	r3, r8
 800923a:	463a      	mov	r2, r7
 800923c:	4628      	mov	r0, r5
 800923e:	6a21      	ldr	r1, [r4, #32]
 8009240:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009242:	47b0      	blx	r6
 8009244:	2800      	cmp	r0, #0
 8009246:	dc06      	bgt.n	8009256 <__sflush_r+0xfe>
 8009248:	89a3      	ldrh	r3, [r4, #12]
 800924a:	f04f 30ff 	mov.w	r0, #4294967295
 800924e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009252:	81a3      	strh	r3, [r4, #12]
 8009254:	e78e      	b.n	8009174 <__sflush_r+0x1c>
 8009256:	4407      	add	r7, r0
 8009258:	eba8 0800 	sub.w	r8, r8, r0
 800925c:	e7e9      	b.n	8009232 <__sflush_r+0xda>
 800925e:	bf00      	nop
 8009260:	20400001 	.word	0x20400001

08009264 <_fflush_r>:
 8009264:	b538      	push	{r3, r4, r5, lr}
 8009266:	690b      	ldr	r3, [r1, #16]
 8009268:	4605      	mov	r5, r0
 800926a:	460c      	mov	r4, r1
 800926c:	b913      	cbnz	r3, 8009274 <_fflush_r+0x10>
 800926e:	2500      	movs	r5, #0
 8009270:	4628      	mov	r0, r5
 8009272:	bd38      	pop	{r3, r4, r5, pc}
 8009274:	b118      	cbz	r0, 800927e <_fflush_r+0x1a>
 8009276:	6983      	ldr	r3, [r0, #24]
 8009278:	b90b      	cbnz	r3, 800927e <_fflush_r+0x1a>
 800927a:	f000 f887 	bl	800938c <__sinit>
 800927e:	4b14      	ldr	r3, [pc, #80]	; (80092d0 <_fflush_r+0x6c>)
 8009280:	429c      	cmp	r4, r3
 8009282:	d11b      	bne.n	80092bc <_fflush_r+0x58>
 8009284:	686c      	ldr	r4, [r5, #4]
 8009286:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800928a:	2b00      	cmp	r3, #0
 800928c:	d0ef      	beq.n	800926e <_fflush_r+0xa>
 800928e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009290:	07d0      	lsls	r0, r2, #31
 8009292:	d404      	bmi.n	800929e <_fflush_r+0x3a>
 8009294:	0599      	lsls	r1, r3, #22
 8009296:	d402      	bmi.n	800929e <_fflush_r+0x3a>
 8009298:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800929a:	f000 f915 	bl	80094c8 <__retarget_lock_acquire_recursive>
 800929e:	4628      	mov	r0, r5
 80092a0:	4621      	mov	r1, r4
 80092a2:	f7ff ff59 	bl	8009158 <__sflush_r>
 80092a6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80092a8:	4605      	mov	r5, r0
 80092aa:	07da      	lsls	r2, r3, #31
 80092ac:	d4e0      	bmi.n	8009270 <_fflush_r+0xc>
 80092ae:	89a3      	ldrh	r3, [r4, #12]
 80092b0:	059b      	lsls	r3, r3, #22
 80092b2:	d4dd      	bmi.n	8009270 <_fflush_r+0xc>
 80092b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80092b6:	f000 f908 	bl	80094ca <__retarget_lock_release_recursive>
 80092ba:	e7d9      	b.n	8009270 <_fflush_r+0xc>
 80092bc:	4b05      	ldr	r3, [pc, #20]	; (80092d4 <_fflush_r+0x70>)
 80092be:	429c      	cmp	r4, r3
 80092c0:	d101      	bne.n	80092c6 <_fflush_r+0x62>
 80092c2:	68ac      	ldr	r4, [r5, #8]
 80092c4:	e7df      	b.n	8009286 <_fflush_r+0x22>
 80092c6:	4b04      	ldr	r3, [pc, #16]	; (80092d8 <_fflush_r+0x74>)
 80092c8:	429c      	cmp	r4, r3
 80092ca:	bf08      	it	eq
 80092cc:	68ec      	ldreq	r4, [r5, #12]
 80092ce:	e7da      	b.n	8009286 <_fflush_r+0x22>
 80092d0:	0800a44c 	.word	0x0800a44c
 80092d4:	0800a46c 	.word	0x0800a46c
 80092d8:	0800a42c 	.word	0x0800a42c

080092dc <std>:
 80092dc:	2300      	movs	r3, #0
 80092de:	b510      	push	{r4, lr}
 80092e0:	4604      	mov	r4, r0
 80092e2:	e9c0 3300 	strd	r3, r3, [r0]
 80092e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80092ea:	6083      	str	r3, [r0, #8]
 80092ec:	8181      	strh	r1, [r0, #12]
 80092ee:	6643      	str	r3, [r0, #100]	; 0x64
 80092f0:	81c2      	strh	r2, [r0, #14]
 80092f2:	6183      	str	r3, [r0, #24]
 80092f4:	4619      	mov	r1, r3
 80092f6:	2208      	movs	r2, #8
 80092f8:	305c      	adds	r0, #92	; 0x5c
 80092fa:	f7fd fb93 	bl	8006a24 <memset>
 80092fe:	4b05      	ldr	r3, [pc, #20]	; (8009314 <std+0x38>)
 8009300:	6224      	str	r4, [r4, #32]
 8009302:	6263      	str	r3, [r4, #36]	; 0x24
 8009304:	4b04      	ldr	r3, [pc, #16]	; (8009318 <std+0x3c>)
 8009306:	62a3      	str	r3, [r4, #40]	; 0x28
 8009308:	4b04      	ldr	r3, [pc, #16]	; (800931c <std+0x40>)
 800930a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800930c:	4b04      	ldr	r3, [pc, #16]	; (8009320 <std+0x44>)
 800930e:	6323      	str	r3, [r4, #48]	; 0x30
 8009310:	bd10      	pop	{r4, pc}
 8009312:	bf00      	nop
 8009314:	0800962d 	.word	0x0800962d
 8009318:	0800964f 	.word	0x0800964f
 800931c:	08009687 	.word	0x08009687
 8009320:	080096ab 	.word	0x080096ab

08009324 <_cleanup_r>:
 8009324:	4901      	ldr	r1, [pc, #4]	; (800932c <_cleanup_r+0x8>)
 8009326:	f000 b8af 	b.w	8009488 <_fwalk_reent>
 800932a:	bf00      	nop
 800932c:	08009265 	.word	0x08009265

08009330 <__sfmoreglue>:
 8009330:	b570      	push	{r4, r5, r6, lr}
 8009332:	2568      	movs	r5, #104	; 0x68
 8009334:	1e4a      	subs	r2, r1, #1
 8009336:	4355      	muls	r5, r2
 8009338:	460e      	mov	r6, r1
 800933a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800933e:	f7ff fa89 	bl	8008854 <_malloc_r>
 8009342:	4604      	mov	r4, r0
 8009344:	b140      	cbz	r0, 8009358 <__sfmoreglue+0x28>
 8009346:	2100      	movs	r1, #0
 8009348:	e9c0 1600 	strd	r1, r6, [r0]
 800934c:	300c      	adds	r0, #12
 800934e:	60a0      	str	r0, [r4, #8]
 8009350:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009354:	f7fd fb66 	bl	8006a24 <memset>
 8009358:	4620      	mov	r0, r4
 800935a:	bd70      	pop	{r4, r5, r6, pc}

0800935c <__sfp_lock_acquire>:
 800935c:	4801      	ldr	r0, [pc, #4]	; (8009364 <__sfp_lock_acquire+0x8>)
 800935e:	f000 b8b3 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 8009362:	bf00      	nop
 8009364:	20004630 	.word	0x20004630

08009368 <__sfp_lock_release>:
 8009368:	4801      	ldr	r0, [pc, #4]	; (8009370 <__sfp_lock_release+0x8>)
 800936a:	f000 b8ae 	b.w	80094ca <__retarget_lock_release_recursive>
 800936e:	bf00      	nop
 8009370:	20004630 	.word	0x20004630

08009374 <__sinit_lock_acquire>:
 8009374:	4801      	ldr	r0, [pc, #4]	; (800937c <__sinit_lock_acquire+0x8>)
 8009376:	f000 b8a7 	b.w	80094c8 <__retarget_lock_acquire_recursive>
 800937a:	bf00      	nop
 800937c:	2000462b 	.word	0x2000462b

08009380 <__sinit_lock_release>:
 8009380:	4801      	ldr	r0, [pc, #4]	; (8009388 <__sinit_lock_release+0x8>)
 8009382:	f000 b8a2 	b.w	80094ca <__retarget_lock_release_recursive>
 8009386:	bf00      	nop
 8009388:	2000462b 	.word	0x2000462b

0800938c <__sinit>:
 800938c:	b510      	push	{r4, lr}
 800938e:	4604      	mov	r4, r0
 8009390:	f7ff fff0 	bl	8009374 <__sinit_lock_acquire>
 8009394:	69a3      	ldr	r3, [r4, #24]
 8009396:	b11b      	cbz	r3, 80093a0 <__sinit+0x14>
 8009398:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800939c:	f7ff bff0 	b.w	8009380 <__sinit_lock_release>
 80093a0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80093a4:	6523      	str	r3, [r4, #80]	; 0x50
 80093a6:	4b13      	ldr	r3, [pc, #76]	; (80093f4 <__sinit+0x68>)
 80093a8:	4a13      	ldr	r2, [pc, #76]	; (80093f8 <__sinit+0x6c>)
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	62a2      	str	r2, [r4, #40]	; 0x28
 80093ae:	42a3      	cmp	r3, r4
 80093b0:	bf08      	it	eq
 80093b2:	2301      	moveq	r3, #1
 80093b4:	4620      	mov	r0, r4
 80093b6:	bf08      	it	eq
 80093b8:	61a3      	streq	r3, [r4, #24]
 80093ba:	f000 f81f 	bl	80093fc <__sfp>
 80093be:	6060      	str	r0, [r4, #4]
 80093c0:	4620      	mov	r0, r4
 80093c2:	f000 f81b 	bl	80093fc <__sfp>
 80093c6:	60a0      	str	r0, [r4, #8]
 80093c8:	4620      	mov	r0, r4
 80093ca:	f000 f817 	bl	80093fc <__sfp>
 80093ce:	2200      	movs	r2, #0
 80093d0:	2104      	movs	r1, #4
 80093d2:	60e0      	str	r0, [r4, #12]
 80093d4:	6860      	ldr	r0, [r4, #4]
 80093d6:	f7ff ff81 	bl	80092dc <std>
 80093da:	2201      	movs	r2, #1
 80093dc:	2109      	movs	r1, #9
 80093de:	68a0      	ldr	r0, [r4, #8]
 80093e0:	f7ff ff7c 	bl	80092dc <std>
 80093e4:	2202      	movs	r2, #2
 80093e6:	2112      	movs	r1, #18
 80093e8:	68e0      	ldr	r0, [r4, #12]
 80093ea:	f7ff ff77 	bl	80092dc <std>
 80093ee:	2301      	movs	r3, #1
 80093f0:	61a3      	str	r3, [r4, #24]
 80093f2:	e7d1      	b.n	8009398 <__sinit+0xc>
 80093f4:	0800a0ac 	.word	0x0800a0ac
 80093f8:	08009325 	.word	0x08009325

080093fc <__sfp>:
 80093fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093fe:	4607      	mov	r7, r0
 8009400:	f7ff ffac 	bl	800935c <__sfp_lock_acquire>
 8009404:	4b1e      	ldr	r3, [pc, #120]	; (8009480 <__sfp+0x84>)
 8009406:	681e      	ldr	r6, [r3, #0]
 8009408:	69b3      	ldr	r3, [r6, #24]
 800940a:	b913      	cbnz	r3, 8009412 <__sfp+0x16>
 800940c:	4630      	mov	r0, r6
 800940e:	f7ff ffbd 	bl	800938c <__sinit>
 8009412:	3648      	adds	r6, #72	; 0x48
 8009414:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009418:	3b01      	subs	r3, #1
 800941a:	d503      	bpl.n	8009424 <__sfp+0x28>
 800941c:	6833      	ldr	r3, [r6, #0]
 800941e:	b30b      	cbz	r3, 8009464 <__sfp+0x68>
 8009420:	6836      	ldr	r6, [r6, #0]
 8009422:	e7f7      	b.n	8009414 <__sfp+0x18>
 8009424:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009428:	b9d5      	cbnz	r5, 8009460 <__sfp+0x64>
 800942a:	4b16      	ldr	r3, [pc, #88]	; (8009484 <__sfp+0x88>)
 800942c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009430:	60e3      	str	r3, [r4, #12]
 8009432:	6665      	str	r5, [r4, #100]	; 0x64
 8009434:	f000 f847 	bl	80094c6 <__retarget_lock_init_recursive>
 8009438:	f7ff ff96 	bl	8009368 <__sfp_lock_release>
 800943c:	2208      	movs	r2, #8
 800943e:	4629      	mov	r1, r5
 8009440:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009444:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009448:	6025      	str	r5, [r4, #0]
 800944a:	61a5      	str	r5, [r4, #24]
 800944c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009450:	f7fd fae8 	bl	8006a24 <memset>
 8009454:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009458:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800945c:	4620      	mov	r0, r4
 800945e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009460:	3468      	adds	r4, #104	; 0x68
 8009462:	e7d9      	b.n	8009418 <__sfp+0x1c>
 8009464:	2104      	movs	r1, #4
 8009466:	4638      	mov	r0, r7
 8009468:	f7ff ff62 	bl	8009330 <__sfmoreglue>
 800946c:	4604      	mov	r4, r0
 800946e:	6030      	str	r0, [r6, #0]
 8009470:	2800      	cmp	r0, #0
 8009472:	d1d5      	bne.n	8009420 <__sfp+0x24>
 8009474:	f7ff ff78 	bl	8009368 <__sfp_lock_release>
 8009478:	230c      	movs	r3, #12
 800947a:	603b      	str	r3, [r7, #0]
 800947c:	e7ee      	b.n	800945c <__sfp+0x60>
 800947e:	bf00      	nop
 8009480:	0800a0ac 	.word	0x0800a0ac
 8009484:	ffff0001 	.word	0xffff0001

08009488 <_fwalk_reent>:
 8009488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800948c:	4606      	mov	r6, r0
 800948e:	4688      	mov	r8, r1
 8009490:	2700      	movs	r7, #0
 8009492:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009496:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800949a:	f1b9 0901 	subs.w	r9, r9, #1
 800949e:	d505      	bpl.n	80094ac <_fwalk_reent+0x24>
 80094a0:	6824      	ldr	r4, [r4, #0]
 80094a2:	2c00      	cmp	r4, #0
 80094a4:	d1f7      	bne.n	8009496 <_fwalk_reent+0xe>
 80094a6:	4638      	mov	r0, r7
 80094a8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094ac:	89ab      	ldrh	r3, [r5, #12]
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d907      	bls.n	80094c2 <_fwalk_reent+0x3a>
 80094b2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80094b6:	3301      	adds	r3, #1
 80094b8:	d003      	beq.n	80094c2 <_fwalk_reent+0x3a>
 80094ba:	4629      	mov	r1, r5
 80094bc:	4630      	mov	r0, r6
 80094be:	47c0      	blx	r8
 80094c0:	4307      	orrs	r7, r0
 80094c2:	3568      	adds	r5, #104	; 0x68
 80094c4:	e7e9      	b.n	800949a <_fwalk_reent+0x12>

080094c6 <__retarget_lock_init_recursive>:
 80094c6:	4770      	bx	lr

080094c8 <__retarget_lock_acquire_recursive>:
 80094c8:	4770      	bx	lr

080094ca <__retarget_lock_release_recursive>:
 80094ca:	4770      	bx	lr

080094cc <__swhatbuf_r>:
 80094cc:	b570      	push	{r4, r5, r6, lr}
 80094ce:	460e      	mov	r6, r1
 80094d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094d4:	4614      	mov	r4, r2
 80094d6:	2900      	cmp	r1, #0
 80094d8:	461d      	mov	r5, r3
 80094da:	b096      	sub	sp, #88	; 0x58
 80094dc:	da07      	bge.n	80094ee <__swhatbuf_r+0x22>
 80094de:	2300      	movs	r3, #0
 80094e0:	602b      	str	r3, [r5, #0]
 80094e2:	89b3      	ldrh	r3, [r6, #12]
 80094e4:	061a      	lsls	r2, r3, #24
 80094e6:	d410      	bmi.n	800950a <__swhatbuf_r+0x3e>
 80094e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80094ec:	e00e      	b.n	800950c <__swhatbuf_r+0x40>
 80094ee:	466a      	mov	r2, sp
 80094f0:	f000 f902 	bl	80096f8 <_fstat_r>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	dbf2      	blt.n	80094de <__swhatbuf_r+0x12>
 80094f8:	9a01      	ldr	r2, [sp, #4]
 80094fa:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80094fe:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009502:	425a      	negs	r2, r3
 8009504:	415a      	adcs	r2, r3
 8009506:	602a      	str	r2, [r5, #0]
 8009508:	e7ee      	b.n	80094e8 <__swhatbuf_r+0x1c>
 800950a:	2340      	movs	r3, #64	; 0x40
 800950c:	2000      	movs	r0, #0
 800950e:	6023      	str	r3, [r4, #0]
 8009510:	b016      	add	sp, #88	; 0x58
 8009512:	bd70      	pop	{r4, r5, r6, pc}

08009514 <__smakebuf_r>:
 8009514:	898b      	ldrh	r3, [r1, #12]
 8009516:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009518:	079d      	lsls	r5, r3, #30
 800951a:	4606      	mov	r6, r0
 800951c:	460c      	mov	r4, r1
 800951e:	d507      	bpl.n	8009530 <__smakebuf_r+0x1c>
 8009520:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009524:	6023      	str	r3, [r4, #0]
 8009526:	6123      	str	r3, [r4, #16]
 8009528:	2301      	movs	r3, #1
 800952a:	6163      	str	r3, [r4, #20]
 800952c:	b002      	add	sp, #8
 800952e:	bd70      	pop	{r4, r5, r6, pc}
 8009530:	466a      	mov	r2, sp
 8009532:	ab01      	add	r3, sp, #4
 8009534:	f7ff ffca 	bl	80094cc <__swhatbuf_r>
 8009538:	9900      	ldr	r1, [sp, #0]
 800953a:	4605      	mov	r5, r0
 800953c:	4630      	mov	r0, r6
 800953e:	f7ff f989 	bl	8008854 <_malloc_r>
 8009542:	b948      	cbnz	r0, 8009558 <__smakebuf_r+0x44>
 8009544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009548:	059a      	lsls	r2, r3, #22
 800954a:	d4ef      	bmi.n	800952c <__smakebuf_r+0x18>
 800954c:	f023 0303 	bic.w	r3, r3, #3
 8009550:	f043 0302 	orr.w	r3, r3, #2
 8009554:	81a3      	strh	r3, [r4, #12]
 8009556:	e7e3      	b.n	8009520 <__smakebuf_r+0xc>
 8009558:	4b0d      	ldr	r3, [pc, #52]	; (8009590 <__smakebuf_r+0x7c>)
 800955a:	62b3      	str	r3, [r6, #40]	; 0x28
 800955c:	89a3      	ldrh	r3, [r4, #12]
 800955e:	6020      	str	r0, [r4, #0]
 8009560:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009564:	81a3      	strh	r3, [r4, #12]
 8009566:	9b00      	ldr	r3, [sp, #0]
 8009568:	6120      	str	r0, [r4, #16]
 800956a:	6163      	str	r3, [r4, #20]
 800956c:	9b01      	ldr	r3, [sp, #4]
 800956e:	b15b      	cbz	r3, 8009588 <__smakebuf_r+0x74>
 8009570:	4630      	mov	r0, r6
 8009572:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009576:	f000 f8d1 	bl	800971c <_isatty_r>
 800957a:	b128      	cbz	r0, 8009588 <__smakebuf_r+0x74>
 800957c:	89a3      	ldrh	r3, [r4, #12]
 800957e:	f023 0303 	bic.w	r3, r3, #3
 8009582:	f043 0301 	orr.w	r3, r3, #1
 8009586:	81a3      	strh	r3, [r4, #12]
 8009588:	89a0      	ldrh	r0, [r4, #12]
 800958a:	4305      	orrs	r5, r0
 800958c:	81a5      	strh	r5, [r4, #12]
 800958e:	e7cd      	b.n	800952c <__smakebuf_r+0x18>
 8009590:	08009325 	.word	0x08009325

08009594 <_malloc_usable_size_r>:
 8009594:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009598:	1f18      	subs	r0, r3, #4
 800959a:	2b00      	cmp	r3, #0
 800959c:	bfbc      	itt	lt
 800959e:	580b      	ldrlt	r3, [r1, r0]
 80095a0:	18c0      	addlt	r0, r0, r3
 80095a2:	4770      	bx	lr

080095a4 <_raise_r>:
 80095a4:	291f      	cmp	r1, #31
 80095a6:	b538      	push	{r3, r4, r5, lr}
 80095a8:	4604      	mov	r4, r0
 80095aa:	460d      	mov	r5, r1
 80095ac:	d904      	bls.n	80095b8 <_raise_r+0x14>
 80095ae:	2316      	movs	r3, #22
 80095b0:	6003      	str	r3, [r0, #0]
 80095b2:	f04f 30ff 	mov.w	r0, #4294967295
 80095b6:	bd38      	pop	{r3, r4, r5, pc}
 80095b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80095ba:	b112      	cbz	r2, 80095c2 <_raise_r+0x1e>
 80095bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80095c0:	b94b      	cbnz	r3, 80095d6 <_raise_r+0x32>
 80095c2:	4620      	mov	r0, r4
 80095c4:	f000 f830 	bl	8009628 <_getpid_r>
 80095c8:	462a      	mov	r2, r5
 80095ca:	4601      	mov	r1, r0
 80095cc:	4620      	mov	r0, r4
 80095ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095d2:	f000 b817 	b.w	8009604 <_kill_r>
 80095d6:	2b01      	cmp	r3, #1
 80095d8:	d00a      	beq.n	80095f0 <_raise_r+0x4c>
 80095da:	1c59      	adds	r1, r3, #1
 80095dc:	d103      	bne.n	80095e6 <_raise_r+0x42>
 80095de:	2316      	movs	r3, #22
 80095e0:	6003      	str	r3, [r0, #0]
 80095e2:	2001      	movs	r0, #1
 80095e4:	e7e7      	b.n	80095b6 <_raise_r+0x12>
 80095e6:	2400      	movs	r4, #0
 80095e8:	4628      	mov	r0, r5
 80095ea:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80095ee:	4798      	blx	r3
 80095f0:	2000      	movs	r0, #0
 80095f2:	e7e0      	b.n	80095b6 <_raise_r+0x12>

080095f4 <raise>:
 80095f4:	4b02      	ldr	r3, [pc, #8]	; (8009600 <raise+0xc>)
 80095f6:	4601      	mov	r1, r0
 80095f8:	6818      	ldr	r0, [r3, #0]
 80095fa:	f7ff bfd3 	b.w	80095a4 <_raise_r>
 80095fe:	bf00      	nop
 8009600:	20000034 	.word	0x20000034

08009604 <_kill_r>:
 8009604:	b538      	push	{r3, r4, r5, lr}
 8009606:	2300      	movs	r3, #0
 8009608:	4d06      	ldr	r5, [pc, #24]	; (8009624 <_kill_r+0x20>)
 800960a:	4604      	mov	r4, r0
 800960c:	4608      	mov	r0, r1
 800960e:	4611      	mov	r1, r2
 8009610:	602b      	str	r3, [r5, #0]
 8009612:	f7f9 fbfe 	bl	8002e12 <_kill>
 8009616:	1c43      	adds	r3, r0, #1
 8009618:	d102      	bne.n	8009620 <_kill_r+0x1c>
 800961a:	682b      	ldr	r3, [r5, #0]
 800961c:	b103      	cbz	r3, 8009620 <_kill_r+0x1c>
 800961e:	6023      	str	r3, [r4, #0]
 8009620:	bd38      	pop	{r3, r4, r5, pc}
 8009622:	bf00      	nop
 8009624:	20004624 	.word	0x20004624

08009628 <_getpid_r>:
 8009628:	f7f9 bbec 	b.w	8002e04 <_getpid>

0800962c <__sread>:
 800962c:	b510      	push	{r4, lr}
 800962e:	460c      	mov	r4, r1
 8009630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009634:	f000 f894 	bl	8009760 <_read_r>
 8009638:	2800      	cmp	r0, #0
 800963a:	bfab      	itete	ge
 800963c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800963e:	89a3      	ldrhlt	r3, [r4, #12]
 8009640:	181b      	addge	r3, r3, r0
 8009642:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009646:	bfac      	ite	ge
 8009648:	6563      	strge	r3, [r4, #84]	; 0x54
 800964a:	81a3      	strhlt	r3, [r4, #12]
 800964c:	bd10      	pop	{r4, pc}

0800964e <__swrite>:
 800964e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009652:	461f      	mov	r7, r3
 8009654:	898b      	ldrh	r3, [r1, #12]
 8009656:	4605      	mov	r5, r0
 8009658:	05db      	lsls	r3, r3, #23
 800965a:	460c      	mov	r4, r1
 800965c:	4616      	mov	r6, r2
 800965e:	d505      	bpl.n	800966c <__swrite+0x1e>
 8009660:	2302      	movs	r3, #2
 8009662:	2200      	movs	r2, #0
 8009664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009668:	f000 f868 	bl	800973c <_lseek_r>
 800966c:	89a3      	ldrh	r3, [r4, #12]
 800966e:	4632      	mov	r2, r6
 8009670:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009674:	81a3      	strh	r3, [r4, #12]
 8009676:	4628      	mov	r0, r5
 8009678:	463b      	mov	r3, r7
 800967a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800967e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009682:	f000 b817 	b.w	80096b4 <_write_r>

08009686 <__sseek>:
 8009686:	b510      	push	{r4, lr}
 8009688:	460c      	mov	r4, r1
 800968a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800968e:	f000 f855 	bl	800973c <_lseek_r>
 8009692:	1c43      	adds	r3, r0, #1
 8009694:	89a3      	ldrh	r3, [r4, #12]
 8009696:	bf15      	itete	ne
 8009698:	6560      	strne	r0, [r4, #84]	; 0x54
 800969a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800969e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80096a2:	81a3      	strheq	r3, [r4, #12]
 80096a4:	bf18      	it	ne
 80096a6:	81a3      	strhne	r3, [r4, #12]
 80096a8:	bd10      	pop	{r4, pc}

080096aa <__sclose>:
 80096aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80096ae:	f000 b813 	b.w	80096d8 <_close_r>
	...

080096b4 <_write_r>:
 80096b4:	b538      	push	{r3, r4, r5, lr}
 80096b6:	4604      	mov	r4, r0
 80096b8:	4608      	mov	r0, r1
 80096ba:	4611      	mov	r1, r2
 80096bc:	2200      	movs	r2, #0
 80096be:	4d05      	ldr	r5, [pc, #20]	; (80096d4 <_write_r+0x20>)
 80096c0:	602a      	str	r2, [r5, #0]
 80096c2:	461a      	mov	r2, r3
 80096c4:	f7f9 fbdc 	bl	8002e80 <_write>
 80096c8:	1c43      	adds	r3, r0, #1
 80096ca:	d102      	bne.n	80096d2 <_write_r+0x1e>
 80096cc:	682b      	ldr	r3, [r5, #0]
 80096ce:	b103      	cbz	r3, 80096d2 <_write_r+0x1e>
 80096d0:	6023      	str	r3, [r4, #0]
 80096d2:	bd38      	pop	{r3, r4, r5, pc}
 80096d4:	20004624 	.word	0x20004624

080096d8 <_close_r>:
 80096d8:	b538      	push	{r3, r4, r5, lr}
 80096da:	2300      	movs	r3, #0
 80096dc:	4d05      	ldr	r5, [pc, #20]	; (80096f4 <_close_r+0x1c>)
 80096de:	4604      	mov	r4, r0
 80096e0:	4608      	mov	r0, r1
 80096e2:	602b      	str	r3, [r5, #0]
 80096e4:	f7f9 fbe8 	bl	8002eb8 <_close>
 80096e8:	1c43      	adds	r3, r0, #1
 80096ea:	d102      	bne.n	80096f2 <_close_r+0x1a>
 80096ec:	682b      	ldr	r3, [r5, #0]
 80096ee:	b103      	cbz	r3, 80096f2 <_close_r+0x1a>
 80096f0:	6023      	str	r3, [r4, #0]
 80096f2:	bd38      	pop	{r3, r4, r5, pc}
 80096f4:	20004624 	.word	0x20004624

080096f8 <_fstat_r>:
 80096f8:	b538      	push	{r3, r4, r5, lr}
 80096fa:	2300      	movs	r3, #0
 80096fc:	4d06      	ldr	r5, [pc, #24]	; (8009718 <_fstat_r+0x20>)
 80096fe:	4604      	mov	r4, r0
 8009700:	4608      	mov	r0, r1
 8009702:	4611      	mov	r1, r2
 8009704:	602b      	str	r3, [r5, #0]
 8009706:	f7f9 fbe2 	bl	8002ece <_fstat>
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	d102      	bne.n	8009714 <_fstat_r+0x1c>
 800970e:	682b      	ldr	r3, [r5, #0]
 8009710:	b103      	cbz	r3, 8009714 <_fstat_r+0x1c>
 8009712:	6023      	str	r3, [r4, #0]
 8009714:	bd38      	pop	{r3, r4, r5, pc}
 8009716:	bf00      	nop
 8009718:	20004624 	.word	0x20004624

0800971c <_isatty_r>:
 800971c:	b538      	push	{r3, r4, r5, lr}
 800971e:	2300      	movs	r3, #0
 8009720:	4d05      	ldr	r5, [pc, #20]	; (8009738 <_isatty_r+0x1c>)
 8009722:	4604      	mov	r4, r0
 8009724:	4608      	mov	r0, r1
 8009726:	602b      	str	r3, [r5, #0]
 8009728:	f7f9 fbe0 	bl	8002eec <_isatty>
 800972c:	1c43      	adds	r3, r0, #1
 800972e:	d102      	bne.n	8009736 <_isatty_r+0x1a>
 8009730:	682b      	ldr	r3, [r5, #0]
 8009732:	b103      	cbz	r3, 8009736 <_isatty_r+0x1a>
 8009734:	6023      	str	r3, [r4, #0]
 8009736:	bd38      	pop	{r3, r4, r5, pc}
 8009738:	20004624 	.word	0x20004624

0800973c <_lseek_r>:
 800973c:	b538      	push	{r3, r4, r5, lr}
 800973e:	4604      	mov	r4, r0
 8009740:	4608      	mov	r0, r1
 8009742:	4611      	mov	r1, r2
 8009744:	2200      	movs	r2, #0
 8009746:	4d05      	ldr	r5, [pc, #20]	; (800975c <_lseek_r+0x20>)
 8009748:	602a      	str	r2, [r5, #0]
 800974a:	461a      	mov	r2, r3
 800974c:	f7f9 fbd8 	bl	8002f00 <_lseek>
 8009750:	1c43      	adds	r3, r0, #1
 8009752:	d102      	bne.n	800975a <_lseek_r+0x1e>
 8009754:	682b      	ldr	r3, [r5, #0]
 8009756:	b103      	cbz	r3, 800975a <_lseek_r+0x1e>
 8009758:	6023      	str	r3, [r4, #0]
 800975a:	bd38      	pop	{r3, r4, r5, pc}
 800975c:	20004624 	.word	0x20004624

08009760 <_read_r>:
 8009760:	b538      	push	{r3, r4, r5, lr}
 8009762:	4604      	mov	r4, r0
 8009764:	4608      	mov	r0, r1
 8009766:	4611      	mov	r1, r2
 8009768:	2200      	movs	r2, #0
 800976a:	4d05      	ldr	r5, [pc, #20]	; (8009780 <_read_r+0x20>)
 800976c:	602a      	str	r2, [r5, #0]
 800976e:	461a      	mov	r2, r3
 8009770:	f7f9 fb69 	bl	8002e46 <_read>
 8009774:	1c43      	adds	r3, r0, #1
 8009776:	d102      	bne.n	800977e <_read_r+0x1e>
 8009778:	682b      	ldr	r3, [r5, #0]
 800977a:	b103      	cbz	r3, 800977e <_read_r+0x1e>
 800977c:	6023      	str	r3, [r4, #0]
 800977e:	bd38      	pop	{r3, r4, r5, pc}
 8009780:	20004624 	.word	0x20004624

08009784 <_init>:
 8009784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009786:	bf00      	nop
 8009788:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800978a:	bc08      	pop	{r3}
 800978c:	469e      	mov	lr, r3
 800978e:	4770      	bx	lr

08009790 <_fini>:
 8009790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009792:	bf00      	nop
 8009794:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009796:	bc08      	pop	{r3}
 8009798:	469e      	mov	lr, r3
 800979a:	4770      	bx	lr
