$date
	Mon Jun  8 00:34:11 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_2_test $end
$var wire 1 ! OUT $end
$var reg 1 " IN1 $end
$var reg 1 # IN2 $end
$scope module and_2 $end
$var wire 1 $ IN1 $end
$var wire 1 % IN2 $end
$var wire 1 ! OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#100
1"
1$
#200
1#
1%
0"
0$
#300
1!
1"
1$
#500
