#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun Jan 30 21:31:01 2022
# Process ID: 37206
# Current directory: /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1
# Command line: vivado -log seg7_hex.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source seg7_hex.tcl -notrace
# Log file: /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex.vdi
# Journal file: /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/vivado.jou
# Running On: yoshi-desktop, OS: Linux, CPU Frequency: 3600.000 MHz, CPU Physical cores: 8, Host memory: 16704 MB
#-----------------------------------------------------------
source seg7_hex.tcl -notrace
Command: link_design -top seg7_hex -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2670.238 ; gain = 0.000 ; free physical = 1522 ; free virtual = 8189
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[8]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[9]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[10]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[11]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[12]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[13]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[14]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[15]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{0}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{1}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{2}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{3}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{4}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{5}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{6}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{7}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{8}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{9}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{10}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{11}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{12}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{13}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{14}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED{15}'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[0]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[1]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[2]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[3]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[4]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[5]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[6]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[7]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.srcs/constrs_1/new/nexsys4_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2726.160 ; gain = 0.000 ; free physical = 1426 ; free virtual = 8093
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2790.191 ; gain = 64.031 ; free physical = 1417 ; free virtual = 8084

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ac2e903b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2790.191 ; gain = 0.000 ; free physical = 1042 ; free virtual = 7709

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
Ending Logic Optimization Task | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
Ending Netlist Obfuscation Task | Checksum: 1ac2e903b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2982.301 ; gain = 0.000 ; free physical = 799 ; free virtual = 7475
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 48 Warnings, 48 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2982.301 ; gain = 256.141 ; free physical = 799 ; free virtual = 7475
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seg7_hex_drc_opted.rpt -pb seg7_hex_drc_opted.pb -rpx seg7_hex_drc_opted.rpx
Command: report_drc -file seg7_hex_drc_opted.rpt -pb seg7_hex_drc_opted.pb -rpx seg7_hex_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Data/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 748 ; free virtual = 7422
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbb3664a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 748 ; free virtual = 7422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 748 ; free virtual = 7422

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12aa1bc51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 766 ; free virtual = 7440

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 7440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 765 ; free virtual = 7440
Phase 1 Placer Initialization | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 764 ; free virtual = 7439

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 763 ; free virtual = 7438

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 763 ; free virtual = 7438

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1dbb2d604

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.20 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 763 ; free virtual = 7438

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.4 Global Placement Core | Checksum: 21dac6ae5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 731 ; free virtual = 7405
Phase 2 Global Placement | Checksum: 21dac6ae5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 731 ; free virtual = 7405

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 21dac6ae5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 731 ; free virtual = 7406

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ff92848a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 731 ; free virtual = 7405

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e69ac449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 732 ; free virtual = 7406

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e69ac449

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 732 ; free virtual = 7406

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7404

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7404

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7404
Phase 3 Detail Placement | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7404

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7404

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405
Phase 4.3 Placer Reporting | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 189bd0f9f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405
Ending Placer Task | Checksum: 12a4a9d70

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 730 ; free virtual = 7405
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 759 ; free virtual = 7435
INFO: [Common 17-1381] The checkpoint '/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file seg7_hex_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 750 ; free virtual = 7422
INFO: [runtcl-4] Executing : report_utilization -file seg7_hex_utilization_placed.rpt -pb seg7_hex_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file seg7_hex_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 760 ; free virtual = 7432
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3119.805 ; gain = 0.000 ; free physical = 739 ; free virtual = 7412
INFO: [Common 17-1381] The checkpoint '/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e973726 ConstDB: 0 ShapeSum: cbb3664a RouteDB: 0
Post Restoration Checksum: NetGraph: 576edf4a NumContArr: 12ee6165 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 6a5d40af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3179.430 ; gain = 59.625 ; free physical = 602 ; free virtual = 7270

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 6a5d40af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3204.426 ; gain = 84.621 ; free physical = 567 ; free virtual = 7235

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 6a5d40af

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3204.426 ; gain = 84.621 ; free physical = 567 ; free virtual = 7235
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cde028c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3219.723 ; gain = 99.918 ; free physical = 562 ; free virtual = 7230

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cde028c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3219.723 ; gain = 99.918 ; free physical = 562 ; free virtual = 7230
Phase 3 Initial Routing | Checksum: 1e73e9be3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 560 ; free virtual = 7229

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7228
Phase 4 Rip-up And Reroute | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7228

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7228

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7228
Phase 6 Post Hold Fix | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7228

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00147974 %
  Global Horizontal Routing Utilization  = 0.00184712 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 11.7117%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 16.1765%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 559 ; free virtual = 7227

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: fe2eeb08

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3251.738 ; gain = 131.934 ; free physical = 558 ; free virtual = 7227

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c0b98055

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3299.762 ; gain = 179.957 ; free physical = 558 ; free virtual = 7227
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3299.762 ; gain = 179.957 ; free physical = 596 ; free virtual = 7265

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 49 Warnings, 48 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 3299.762 ; gain = 179.957 ; free physical = 596 ; free virtual = 7265
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3299.762 ; gain = 0.000 ; free physical = 597 ; free virtual = 7267
INFO: [Common 17-1381] The checkpoint '/home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file seg7_hex_drc_routed.rpt -pb seg7_hex_drc_routed.pb -rpx seg7_hex_drc_routed.rpx
Command: report_drc -file seg7_hex_drc_routed.rpt -pb seg7_hex_drc_routed.pb -rpx seg7_hex_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file seg7_hex_methodology_drc_routed.rpt -pb seg7_hex_methodology_drc_routed.pb -rpx seg7_hex_methodology_drc_routed.rpx
Command: report_methodology -file seg7_hex_methodology_drc_routed.rpt -pb seg7_hex_methodology_drc_routed.pb -rpx seg7_hex_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/yoshi/Documents/Hopkins/VHDL/nexys_7seg/project_1/project_1.runs/impl_1/seg7_hex_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file seg7_hex_power_routed.rpt -pb seg7_hex_power_summary_routed.pb -rpx seg7_hex_power_routed.rpx
Command: report_power -file seg7_hex_power_routed.rpt -pb seg7_hex_power_summary_routed.pb -rpx seg7_hex_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
71 Infos, 50 Warnings, 48 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file seg7_hex_route_status.rpt -pb seg7_hex_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file seg7_hex_timing_summary_routed.rpt -pb seg7_hex_timing_summary_routed.pb -rpx seg7_hex_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file seg7_hex_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file seg7_hex_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file seg7_hex_bus_skew_routed.rpt -pb seg7_hex_bus_skew_routed.pb -rpx seg7_hex_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan 30 21:31:38 2022...
