#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1eb4160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ec3700 .scope module, "tb" "tb" 3 101;
 .timescale -12 -12;
L_0x1eb7f50 .functor NOT 1, L_0x1f17de0, C4<0>, C4<0>, C4<0>;
L_0x1f17b70 .functor XOR 1, L_0x1f179a0, L_0x1f17ad0, C4<0>, C4<0>;
L_0x1f17cd0 .functor XOR 1, L_0x1f17b70, L_0x1f17c30, C4<0>, C4<0>;
v0x1f050a0_0 .net *"_ivl_10", 0 0, L_0x1f17c30;  1 drivers
v0x1f051a0_0 .net *"_ivl_12", 0 0, L_0x1f17cd0;  1 drivers
v0x1f05280_0 .net *"_ivl_2", 0 0, L_0x1f17900;  1 drivers
v0x1f05340_0 .net *"_ivl_4", 0 0, L_0x1f179a0;  1 drivers
v0x1f05420_0 .net *"_ivl_6", 0 0, L_0x1f17ad0;  1 drivers
v0x1f05550_0 .net *"_ivl_8", 0 0, L_0x1f17b70;  1 drivers
v0x1f05630_0 .net "areset", 0 0, L_0x1eb2040;  1 drivers
v0x1f056d0_0 .var "clk", 0 0;
v0x1f05770_0 .var/2u "stats1", 159 0;
v0x1f05850_0 .var/2u "strobe", 0 0;
v0x1f05910_0 .net "tb_match", 0 0, L_0x1f17de0;  1 drivers
v0x1f059b0_0 .net "tb_mismatch", 0 0, L_0x1eb7f50;  1 drivers
v0x1f05a50_0 .net "wavedrom_enable", 0 0, v0x1f03180_0;  1 drivers
v0x1f05af0_0 .net "wavedrom_title", 511 0, v0x1f03270_0;  1 drivers
v0x1f05b90_0 .net "x", 0 0, v0x1f03350_0;  1 drivers
v0x1f05c30_0 .net "z_dut", 0 0, L_0x1f177a0;  1 drivers
v0x1f05cd0_0 .net "z_ref", 0 0, L_0x1eb2cc0;  1 drivers
L_0x1f17900 .concat [ 1 0 0 0], L_0x1eb2cc0;
L_0x1f179a0 .concat [ 1 0 0 0], L_0x1eb2cc0;
L_0x1f17ad0 .concat [ 1 0 0 0], L_0x1f177a0;
L_0x1f17c30 .concat [ 1 0 0 0], L_0x1eb2cc0;
L_0x1f17de0 .cmp/eeq 1, L_0x1f17900, L_0x1f17cd0;
S_0x1ecd860 .scope module, "good1" "reference_module" 3 142, 3 4 0, S_0x1ec3700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1ede9f0 .param/l "A" 0 3 11, +C4<00000000000000000000000000000000>;
P_0x1edea30 .param/l "B" 0 3 11, +C4<00000000000000000000000000000001>;
L_0x1eb2280 .functor AND 1, L_0x1f16050, L_0x1f16320, C4<1>, C4<1>;
L_0x1eb2540 .functor AND 1, L_0x1f166f0, L_0x1f16960, C4<1>, C4<1>;
L_0x1eb2cc0 .functor OR 1, L_0x1eb2280, L_0x1eb2540, C4<0>, C4<0>;
v0x1eb7b20_0 .net *"_ivl_0", 31 0, L_0x1f05ee0;  1 drivers
L_0x7fb53711e0a8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb7e60_0 .net *"_ivl_11", 30 0, L_0x7fb53711e0a8;  1 drivers
L_0x7fb53711e0f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1eb8060_0 .net/2u *"_ivl_12", 31 0, L_0x7fb53711e0f0;  1 drivers
v0x1eb20b0_0 .net *"_ivl_14", 0 0, L_0x1f16320;  1 drivers
v0x1eb2350_0 .net *"_ivl_17", 0 0, L_0x1eb2280;  1 drivers
v0x1eb2610_0 .net *"_ivl_18", 31 0, L_0x1f16560;  1 drivers
L_0x7fb53711e138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1eb2e10_0 .net *"_ivl_21", 30 0, L_0x7fb53711e138;  1 drivers
L_0x7fb53711e180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f013c0_0 .net/2u *"_ivl_22", 31 0, L_0x7fb53711e180;  1 drivers
v0x1f014a0_0 .net *"_ivl_24", 0 0, L_0x1f166f0;  1 drivers
v0x1f015f0_0 .net *"_ivl_26", 31 0, L_0x1f16870;  1 drivers
L_0x7fb53711e1c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f016d0_0 .net *"_ivl_29", 30 0, L_0x7fb53711e1c8;  1 drivers
L_0x7fb53711e018 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f017b0_0 .net *"_ivl_3", 30 0, L_0x7fb53711e018;  1 drivers
L_0x7fb53711e210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f01890_0 .net/2u *"_ivl_30", 31 0, L_0x7fb53711e210;  1 drivers
v0x1f01970_0 .net *"_ivl_32", 0 0, L_0x1f16960;  1 drivers
v0x1f01a30_0 .net *"_ivl_35", 0 0, L_0x1eb2540;  1 drivers
L_0x7fb53711e060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f01af0_0 .net/2u *"_ivl_4", 31 0, L_0x7fb53711e060;  1 drivers
v0x1f01bd0_0 .net *"_ivl_6", 0 0, L_0x1f16050;  1 drivers
v0x1f01c90_0 .net *"_ivl_8", 31 0, L_0x1f161c0;  1 drivers
v0x1f01d70_0 .net "areset", 0 0, L_0x1eb2040;  alias, 1 drivers
v0x1f01e30_0 .net "clk", 0 0, v0x1f056d0_0;  1 drivers
v0x1f01ef0_0 .var "state", 0 0;
v0x1f01fb0_0 .net "x", 0 0, v0x1f03350_0;  alias, 1 drivers
v0x1f02070_0 .net "z", 0 0, L_0x1eb2cc0;  alias, 1 drivers
E_0x1ec1850 .event posedge, v0x1f01d70_0, v0x1f01e30_0;
L_0x1f05ee0 .concat [ 1 31 0 0], v0x1f01ef0_0, L_0x7fb53711e018;
L_0x1f16050 .cmp/eq 32, L_0x1f05ee0, L_0x7fb53711e060;
L_0x1f161c0 .concat [ 1 31 0 0], v0x1f03350_0, L_0x7fb53711e0a8;
L_0x1f16320 .cmp/eq 32, L_0x1f161c0, L_0x7fb53711e0f0;
L_0x1f16560 .concat [ 1 31 0 0], v0x1f01ef0_0, L_0x7fb53711e138;
L_0x1f166f0 .cmp/eq 32, L_0x1f16560, L_0x7fb53711e180;
L_0x1f16870 .concat [ 1 31 0 0], v0x1f03350_0, L_0x7fb53711e1c8;
L_0x1f16960 .cmp/eq 32, L_0x1f16870, L_0x7fb53711e210;
S_0x1f021b0 .scope module, "stim1" "stimulus_gen" 3 137, 3 29 0, S_0x1ec3700;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "areset";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
    .port_info 5 /INPUT 1 "tb_match";
L_0x1eb2040 .functor BUFZ 1, v0x1f03010_0, C4<0>, C4<0>, C4<0>;
v0x1f02e70_0 .net "areset", 0 0, L_0x1eb2040;  alias, 1 drivers
v0x1f02f40_0 .net "clk", 0 0, v0x1f056d0_0;  alias, 1 drivers
v0x1f03010_0 .var "reset", 0 0;
v0x1f030e0_0 .net "tb_match", 0 0, L_0x1f17de0;  alias, 1 drivers
v0x1f03180_0 .var "wavedrom_enable", 0 0;
v0x1f03270_0 .var "wavedrom_title", 511 0;
v0x1f03350_0 .var "x", 0 0;
E_0x1ec1330/0 .event negedge, v0x1f01e30_0;
E_0x1ec1330/1 .event posedge, v0x1f01e30_0;
E_0x1ec1330 .event/or E_0x1ec1330/0, E_0x1ec1330/1;
S_0x1f02450 .scope task, "reset_test" "reset_test" 3 52, 3 52 0, S_0x1f021b0;
 .timescale -12 -12;
v0x1f026b0_0 .var/2u "arfail", 0 0;
v0x1f02790_0 .var "async", 0 0;
v0x1f02850_0 .var/2u "datafail", 0 0;
v0x1f028f0_0 .var/2u "srfail", 0 0;
E_0x1eaa9f0 .event posedge, v0x1f01e30_0;
E_0x1ee3c20 .event negedge, v0x1f01e30_0;
TD_tb.stim1.reset_test ;
    %wait E_0x1eaa9f0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f03010_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1eaa9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x1ee3c20;
    %load/vec4 v0x1f030e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f02850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %load/vec4 v0x1f030e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f026b0_0, 0, 1;
    %wait E_0x1eaa9f0;
    %load/vec4 v0x1f030e0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x1f028f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f03010_0, 0;
    %load/vec4 v0x1f028f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1f026b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x1f02790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x1f02850_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x1f02790_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 68 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x1f029b0 .scope task, "wavedrom_start" "wavedrom_start" 3 44, 3 44 0, S_0x1f021b0;
 .timescale -12 -12;
v0x1f02bb0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f02c90 .scope task, "wavedrom_stop" "wavedrom_stop" 3 47, 3 47 0, S_0x1f021b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f03490 .scope module, "top_module1" "top_module" 3 148, 4 1 0, S_0x1ec3700;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /OUTPUT 1 "z";
P_0x1f01540 .param/l "A" 0 4 8, +C4<00000000000000000000000000000001>;
P_0x1f01580 .param/l "B" 0 4 9, +C4<00000000000000000000000000000010>;
L_0x1ece2f0 .functor AND 1, L_0x1f16e00, L_0x1f16fe0, C4<1>, C4<1>;
L_0x1edf920 .functor AND 1, L_0x1f17300, L_0x1f17570, C4<1>, C4<1>;
L_0x1f177a0 .functor OR 1, L_0x1ece2f0, L_0x1edf920, C4<0>, C4<0>;
v0x1f03880_0 .net *"_ivl_0", 31 0, L_0x1f16c80;  1 drivers
L_0x7fb53711e2e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f03980_0 .net *"_ivl_11", 30 0, L_0x7fb53711e2e8;  1 drivers
L_0x7fb53711e330 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f03a60_0 .net/2u *"_ivl_12", 31 0, L_0x7fb53711e330;  1 drivers
v0x1f03b50_0 .net *"_ivl_14", 0 0, L_0x1f16fe0;  1 drivers
v0x1f03c10_0 .net *"_ivl_17", 0 0, L_0x1ece2f0;  1 drivers
v0x1f03d20_0 .net *"_ivl_18", 31 0, L_0x1f171c0;  1 drivers
L_0x7fb53711e378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f03e00_0 .net *"_ivl_21", 29 0, L_0x7fb53711e378;  1 drivers
L_0x7fb53711e3c0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1f03ee0_0 .net/2u *"_ivl_22", 31 0, L_0x7fb53711e3c0;  1 drivers
v0x1f03fc0_0 .net *"_ivl_24", 0 0, L_0x1f17300;  1 drivers
v0x1f04110_0 .net *"_ivl_26", 31 0, L_0x1f17480;  1 drivers
L_0x7fb53711e408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f041f0_0 .net *"_ivl_29", 30 0, L_0x7fb53711e408;  1 drivers
L_0x7fb53711e258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f042d0_0 .net *"_ivl_3", 29 0, L_0x7fb53711e258;  1 drivers
L_0x7fb53711e450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f043b0_0 .net/2u *"_ivl_30", 31 0, L_0x7fb53711e450;  1 drivers
v0x1f04490_0 .net *"_ivl_32", 0 0, L_0x1f17570;  1 drivers
v0x1f04550_0 .net *"_ivl_35", 0 0, L_0x1edf920;  1 drivers
L_0x7fb53711e2a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1f04610_0 .net/2u *"_ivl_4", 31 0, L_0x7fb53711e2a0;  1 drivers
v0x1f046f0_0 .net *"_ivl_6", 0 0, L_0x1f16e00;  1 drivers
v0x1f048c0_0 .net *"_ivl_8", 31 0, L_0x1f16ef0;  1 drivers
v0x1f049a0_0 .net "areset", 0 0, L_0x1eb2040;  alias, 1 drivers
v0x1f04a40_0 .net "clk", 0 0, v0x1f056d0_0;  alias, 1 drivers
v0x1f04b30_0 .var "state", 1 0;
v0x1f04c10_0 .net "x", 0 0, v0x1f03350_0;  alias, 1 drivers
v0x1f04d00_0 .net "z", 0 0, L_0x1f177a0;  alias, 1 drivers
E_0x1ec10d0/0 .event negedge, v0x1f01d70_0;
E_0x1ec10d0/1 .event posedge, v0x1f01e30_0;
E_0x1ec10d0 .event/or E_0x1ec10d0/0, E_0x1ec10d0/1;
L_0x1f16c80 .concat [ 2 30 0 0], v0x1f04b30_0, L_0x7fb53711e258;
L_0x1f16e00 .cmp/eq 32, L_0x1f16c80, L_0x7fb53711e2a0;
L_0x1f16ef0 .concat [ 1 31 0 0], v0x1f03350_0, L_0x7fb53711e2e8;
L_0x1f16fe0 .cmp/eq 32, L_0x1f16ef0, L_0x7fb53711e330;
L_0x1f171c0 .concat [ 2 30 0 0], v0x1f04b30_0, L_0x7fb53711e378;
L_0x1f17300 .cmp/eq 32, L_0x1f171c0, L_0x7fb53711e3c0;
L_0x1f17480 .concat [ 1 31 0 0], v0x1f03350_0, L_0x7fb53711e408;
L_0x1f17570 .cmp/eq 32, L_0x1f17480, L_0x7fb53711e450;
S_0x1f04e40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 156, 3 156 0, S_0x1ec3700;
 .timescale -12 -12;
E_0x1f05020 .event anyedge, v0x1f05850_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f05850_0;
    %nor/r;
    %assign/vec4 v0x1f05850_0, 0;
    %wait E_0x1f05020;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f021b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f03350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f03010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f03350_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f03350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1f02790_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x1f02450;
    %join;
    %wait E_0x1ee3c20;
    %wait E_0x1eaa9f0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1eaa9f0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %wait E_0x1ee3c20;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f02c90;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ec1330;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %vpi_func 3 94 "$random" 32 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v0x1f03350_0, 0;
    %assign/vec4 v0x1f03010_0, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 96 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1ecd860;
T_5 ;
    %wait E_0x1ec1850;
    %load/vec4 v0x1f01d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1f01ef0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1f01ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1f01fb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %pad/s 1;
    %assign/vec4 v0x1f01ef0_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1f01ef0_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1f03490;
T_6 ;
    %wait E_0x1ec10d0;
    %load/vec4 v0x1f049a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1f04b30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1f04b30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x1f04c10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.5, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1f04b30_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1f04b30_0, 0;
T_6.6 ;
    %jmp T_6.4;
T_6.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1f04b30_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ec3700;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f056d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f05850_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1ec3700;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f056d0_0;
    %inv;
    %store/vec4 v0x1f056d0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1ec3700;
T_9 ;
    %vpi_call/w 3 129 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 130 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f02f40_0, v0x1f059b0_0, v0x1f056d0_0, v0x1f05630_0, v0x1f05b90_0, v0x1f05cd0_0, v0x1f05c30_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1ec3700;
T_10 ;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 168 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 169 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 170 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1ec3700;
T_11 ;
    %wait E_0x1ec1330;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f05770_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05770_0, 4, 32;
    %load/vec4 v0x1f05910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 181 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05770_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f05770_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05770_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1f05cd0_0;
    %load/vec4 v0x1f05cd0_0;
    %load/vec4 v0x1f05c30_0;
    %xor;
    %load/vec4 v0x1f05cd0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05770_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1f05770_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f05770_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q5b/ece241_2014_q5b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth1/machine/ece241_2014_q5b/iter1/response0/top_module.sv";
