.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000100
000000001000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110100000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000010100000000000000000001011111000000010100000000000
000001000000001101000000000101110000101011110000000000
000001000000000000000000000001011110110110000110000000
000000000000000000000010000000111101110110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000010000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000110100111000000000000
000000000000000000000110010101101001010000
111000000000001000000011101000000000000000
000000000000001011000100001001000000000000
110100000000000011000111100111000000000001
010000000000000111000100001101000000000000
000000000000010000000000010000000000000000
000000000000100000000011100011000000000000
000000000100000011100000010101000000000001
000000000000000000000011101111000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101000000000000
000000000000000111100111000001000000000100
000000001000001111000011110111100000000000
010000000000000000000000001000000000000000
010000001100001001000000000111000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
111000000000001000000011110001111110001100111000000000
000001000000001111000011010000111111110011000000000000
110000000000000000000000000001101001001100111000000000
100000000000000000000000000000101010110011000000000000
000000000000000001100110000101101001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000101110110011011001001001011100100000000
000000000000001111000010000011001000011101000000000000
000000001000001000000000000000001100011100100100000000
000000000000000001000000000111011100101100010000000000
000000000000000000000000011111100001000110000000000000
000010000000000011000010101101001010000000000000000000
000000000001011000000110100000001100010001110100000000
000000000000100001000000000011001101100010110000000000

.logic_tile 5 1
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010001111010000001000010000100
000000000000000000000010100000111011000001000011100100
110001000000000000000000010001001100010101010100000000
100000000000000000000010001111000000101001010000000000
000000000000100000000110000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001001110010000000000000101100000010110100100000000
000010101110100000000000000011101111000110000000000000

.logic_tile 6 1
000000000110000000000000000000000000000000100000000010
000000000001010000000000000000001010000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000111100001100000010000000000
000000000000000000000000000101101111110000110000000001
111000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000011100111101010000000000
000000000001000000000000001001000000111110100000000000
000000001000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000001111001100101001010110000100
000000000000001101000000001011000000111110100000000000
010001000000100000000110110000000000000000000000000000
000010100001000000000010000000000000000000000000000000

.logic_tile 8 1
000000000000000000000010101101001001010111100000000000
000000000010000000000100000101111100000111010000100000
000000000001000000000011101101111000000110100000000000
000000000000001111000010111011011011001111110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000100111000000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000100110000000000000010101111001000101000000000000
000000000000000000000010100101111000000110000000000000
000000000000000000000000000101011010000110100000000000
000000000000000000000000001101001111001111110000000000

.logic_tile 9 1
000000000000000000000110010101000000000000001000000000
000000000000000000000011100000100000000000000000001000
111000000000001000000000000000001000001100111100000001
000000000000000001000000000000011100110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000011100000100000110011000000000000
000000000000000001100110010000001000001100111100000001
000000000000000000000010000000001001110011000000000000
000001000000000001100000000000001001001100111100000000
000010000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000010
000000000000100000000000000101101000001100111100000000
000000000001000000000000000000100000110011000000000000

.ramb_tile 10 1
000010100000000001000000000101100000000001
000000000000000000100011100111001101000000
111000000000000000000011000000000000000000
000000000000000000000000001111000000000000
010000000000101000000111111001000000000001
010000000000010011000111100101000000000000
000000000000000111000000001000000000000000
000000000000001001100010011111000000000000
000000000000000000000000000101100000000010
000000000000000000000011101111100000000000
000000100000000000000000000000000000000000
000000000000000001000000001101000000000000
000000001000000101000111010001100000000001
000000000000000000000111111101100000000000
110000000000000000000000010000000000000000
010000000000000000000011000101000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000001111000100000000
000000000000000000000000000000001100001111000001000001
000000000000000000000000001111111101100000000000000000
000000000000000000000000000011111110000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000100000000001000000110100011001110100000000000000000
000000000000000101000000001011001111000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 12 1
000000000000000001100000010111000001001100111100000000
000000000000000000000010000000001100110011000100000000
111000000000100001100000000000001000001100111100000000
000000000001000000000000000000001000110011000100000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000100000000
000000001100000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000100000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000100000000
000000000000100000000000000000001001001100111100000000
000000000001001101000000000000001000110011000100000000
000000000000001000000110000101101000001100111100000000
000000000000000001000000000000100000110011000100000000
010000000000001000000110000111101000001100111100000000
100000001000000001000000000000100000110011000100000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000010000000000011100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000001001111010010110100000000000
000000000000000000000000001011010000101010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000100000000000000000000001111101000111000100100000010
000000000000000000000000001101111011100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 2 2
000000000000000111000011101001011110000001010010000000
000000000000000000100000001101010000101001010000000000
111000000000001111100110001001101101111000100110000000
000000000000001011000000000001001001010100000000000000
110000000010000000000010000111101000010110100000000000
100000000000000000000000000111010000101010100000000000
000000000000000001100111100001111111000111010000000000
000000000000000101000000000000011010000111010000000000
000000000000000001000000011001100000101111010100000000
000000000000000001000010000111001111000110000010000000
000000000000000000000000001011111000010110100000000000
000000000000001101000000000101000000101010100000000000
000000000000000001100110001011011000101010100100000000
000000000000000000000000000101000000101001010000000000
000000000000001001000110011011001010111110100101000000
000000000000000001100010000001110000010100000000000000

.ramt_tile 3 2
000001100000000000000000010111100000000000
000000011000000000000011101101001100000000
111000000000000000000000001000000000000000
000000010000001111000000001011000000000000
010100100001000111100111100111000000000010
010011000000110000100000000101100000000000
000000000000000000000000010000000000000000
000000000000000000000011000111000000000000
000000100001000001000010000011100000000000
000001000000100001100100000111000000000000
000000000000000011100010100000000000000000
000000000000000000100100001011000000000000
000011000001000101000010000101100000000000
000000000000101101100011011111100000000001
010000000000000000000000000000000000000000
010000000000001111000000000011000000000000

.logic_tile 4 2
000000000000000000000000001111111111101101010000000000
000000000000000000000000000101011111100110000000000000
111000000000001000000111110000000001011111100000000000
000000000000000001000010001011001010101111010000000010
010000100000001111000000000011000000010110100000000000
100000000000000001000000001011001110000110000000000000
000000000110000111100000000000001010000100000100000000
000000000000001011100010000000000000000000000001000000
000000000000001101100111001000001110000110100000000000
000000000000000101000110001011001101001001010000000000
000000000000000011100000010001111001100000110000000010
000000000000000000100010100101101001110000110000000000
000100000000001001000010000000011011001000000000000000
000000001000000111000100001111011111000100000000000000
110000100000000111100011100011001101001001010000000000
110000000000000111100111000000011100001001010001000000

.logic_tile 5 2
000000000000100111100111001001001110000010110000000000
000000000000000000100110111001111111000011110000000000
000010000000100001100000001101111100101001000000000000
000011000001000000000011111101101000100000000000000000
000000000000001011000111100001001010001110000000000000
000010100000001111000000000111101101001111000001000000
000000000000000000000010000000000000010110100000000000
000000000010100001000010111011000000101001010000000000
000001100000000101000010101001111110010000100000000000
000001000000010000000010101011011011110000010000000100
000000000000000000000010001101011111101001000000000000
000000000000010001000011111011001110110111000000000000
000000000001010111100010010001011011100000000000000000
000000000110000000000110101001001011110000100000000000
000110100000000111000000010000000000010110100000000000
000001000000000001100010100011000000101001010000000000

.logic_tile 6 2
000000000000000001100010000000000000000000000000000000
000000000000000000000111111011000000000010000000000000
111100000000001000000111100111011101100001010000000000
000000000000001111000011001111001110010000000000000000
110000000000000000000000001111001100101000010000000000
000000000100000000000000001111111111000000010000000000
000000000000001111100110001011000000101001010100000000
000000000000000001100000000101001110110110110010100001
000000000110001000000010001111001000010000100000000000
000000000000000011010110110001011001010100000000000000
000000001110000111100010110011100001101001010100000000
000000000000001111000110100111101101111001110011000001
000000000000000101000010101111111101101001010000000000
000000000000001111100111001101101010000110100000000000
010000000000000000000010001001100000000110000000000000
000000000000000001000010011001101000001111000000000000

.logic_tile 7 2
000000000000000001000000001001111100010111100000000000
000000000000001001100011111101001001001011100000000001
111010000110001111100010000001011011000110100000000000
000001000001011001000100000101111101001111110000000100
110000000000001001100110000001001100100000110000000000
000000000000000111100010000000011010100000110001000000
000000001000000000010010010111101100010000000000000000
000000000000000000000011101111011011010110000000000000
000000000000000001000010000111011011010111100010000000
000000000000000000000111101001111011001011100000000000
000000000000100101100110110001101001000111010000000001
000000100001000000000010100001011001010111100000000000
000000000000000000000000011011001010010000000000000000
000000000001010000000010101011011000010010100000000000
010000001000000011100000000000001011111100010100000000
000000000001010000100010000011011111111100100000000101

.logic_tile 8 2
000000000000010000000000000011000000001100111000000000
000000000010000000000000000000001010110011000010000000
000001000000000000000110100011101000001100111000000000
000010000000000000000000000000101101110011000000000000
000000000000000111000011100001101000001100111000000000
000000000000000000100000000000101100110011000000000000
000000001110110000000011100101001001001100111000000000
000000000001010001000000000000101101110011000000000100
000000000001001111000011110111001000001100111000000000
000000001000000111000011100000001111110011000000000100
000000000000000000000010010111001001001100111010000000
000000000000000000000110010000001111110011000000000000
000000000000000101000010110101101000001100111000000000
000001000110000001100111000000001101110011000000000000
000000001110000000000000000101101000001100111000000000
000000000000000000000011110000101111110011000000000100

.logic_tile 9 2
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001100110011000001010000
111000000000000001100000010000001000001100111100000000
000000000000000000000010000000001000110011000000100000
000001000000000000000000000000001000001100111100000000
000000001010000000000000000000001101110011000000100000
000000000000000000000000000000001000001100111100000001
000000000000000000000000000000001001110011000000000000
000000000000001000000000010111101000001100111110000000
000000000000000001000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000100
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000100000
000001000000101000000000000000001001001100111100000000
000010100000010001000000000000001101110011000000000010

.ramt_tile 10 2
000000000000000000000010000101100001000000
000000010000001001000000000001101111000000
111001000000000011100011001000000000000000
000000010000001001100011101111000000000000
110000000000000000000011100001000000000000
010010100000000000000110011101100000000000
000000000000000011000000001000000000000000
000010000000000000000010000001000000000000
000001000000000111000011101101000000000000
000000101010000000000010001001100000000000
000000000000100000000000000000000000000000
000000000001010000000000001011000000000000
000000000000000000000000001001100000000000
000000000000000000000000000101100000000000
010000000000000000000111010000000000000000
010000000000000000000011110011000000000000

.logic_tile 11 2
000000000000000001000110011000001001101100000000000000
000000001010000000100011100111011000011100000001000000
111000000000100011100111110011100000000000000000000000
000000000001001111100011010000100000000001000000000000
010000000000000000010111100011111000101000000100000000
010000000000000000000110100111000000111101010011000000
000001001110000101000110011101011001010111100000000000
000010100010000000000010000011111101000111010000000000
000000000000001101100011101101011011011111110000000000
000000000000000101000110100101111011111111110000000000
000001000000001111100010000011001110111001110000000000
000010100000000101000111011011101000111001010010000000
000000000000000001000110111001111111100000000000000000
000000000100000000100010101111111100000000000000000000
010000001100000001000110110111001100100000000000000000
000000000000000000100010101111101100000000000000000000

.logic_tile 12 2
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001000110011000100010000
111000000000001000000000000111001000001100111100000000
000000000000000001000000000000000000110011000100000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000100000000
000001000000000000000000000000001000001100111100000000
000000100000000000000000000000001001110011000100000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000100000000
000000001100100001100000000000001001001100111110000000
000000000001010000000000000000001100110011000100000000
000000000000000001100000000111101000001100111100000000
000000000000000000000000000000100000110011000100000000
010001000000000000000110010111101000001100110100000000
100000100000000000000010000000100000110011000100000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000111100000001000010111000000000000
000000000000001101000000001111011000101011000000000000
111000000000000000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
110000000000000000000011111000001000010111000000000000
100000000000000000000110000011011111101011000000000000
000000000000000001100000001101000000110110110100000000
000000000000000000000000001111101100100000010000000000
000000000000000111000011100011000001101111010101000000
000000000000000000100100001101101000001001000000000000
000000000000001000000000001000001010101011000100000000
000000000000000001000000000111011011010111000010000000
000000000000110000000110001001101000010110100000000000
000000000000000000000000000101110000101010100000000000
000000000000001000000000010000000000000000000000000000
000000000000000011000010000000000000000000000000000000

.logic_tile 2 3
000000000010000000000011101101100001101001010001000000
000000001010000000000100000001101110100110010011000111
000000000000000111000010101111100001111001110000000010
000000000000001111100111101001001100010000100010000011
000000000000001111100110100111011110000100000010000000
000000000000001001100000001101011111001100000000000000
000000000000000001010111101101111010100100010000000000
000000000000001101110010110001011100110110100000000000
000010100000000001000011100011011111000111010010000000
000010000000010101000000000000101101000111010000000000
000000000000000001000000010000001100001011100000000100
000000000000000000000010101011001010000111010000000000
000000000000000000000110001011001000001111000000000000
000010000000010111000000000101011010000111000000000000
000000000000000011000000010001111111110001010000100001
000000000000000001000010000000101010110001010001000001

.ramb_tile 3 3
010000000000000000000000001111000001000000
001000000000010000000000000111101101000100
111000001100000111100110101000000000000000
000000000000001111100000001001000000000000
110000000000001101100000001001100000000000
111000000000000101000000001101000000000000
000001000000010000000011110000000000000000
001010101100100000000011110101000000000000
000000001010000000000000000011100000000000
001010000000000000000010000101100000000000
000000000000000000000111001000000000000000
001000000000000000000110101111000000000000
000010100000000000000010000101100000000000
001000000000000000000110001011100000000000
010000000000000001000000001000000000000000
011100000000000001000010000111000000000000

.logic_tile 4 3
000000000100001111000000011111000000011111100000000010
000000000000001011000010100111101000000110000000000000
000000000000011011100000010001111110010110100000000010
010001000000100101100010000001000000101010100000000000
000000000100001000000000000111101011000110110000000010
000010001010000011000010100000101110000110110000000000
000100000000001000000110110111011101100001010000000000
000100000000000111000111101101111011010110100000000100
000010100000000111100000000011011001000110100001000000
000000000000000000000011101001001110000000100000000000
000000000000000101100010000011111111000110100000000010
000000000000101101000110010011001110001000000000000000
000010000010000000000111000101111101101000010000000000
000000000100000000000010111011001111001000000000000000
000000000000001001000111000101111001000011100000000000
000000000000001001000010110000111101000011100000000000

.logic_tile 5 3
000000000000000111100000000111000001001100111000000010
000000000000000000100000000000001011110011000000000000
000010100001100000000111100011001000001100111000000000
000001000001110000000100000000001000110011000001000000
000001000000000000000010100111101001001100111000000000
000000001110000000000000000000001101110011000000000000
000000000110000111100010100111001000001100111010000000
000010000000000000000000000000001101110011000000000000
000000000000000001010011100011001001001100111000000000
000000000000000101100000000000001010110011000010000000
000000000000000000000000010011101000001100111000000000
000000000000001101000011000000001111110011000000000000
000000000100001101000000000001101000001100111000000000
000000000000101011000011110000101011110011000000000010
000000000000000101100000000111101001001100111000000000
000001000000000101000011110000001111110011000000000000

.logic_tile 6 3
000000000001001000000000000001100001111001110110000000
000000100100100111000000001011001100110000110000100000
111000000000001101100110110111000001010110100000000000
000000000000000101000011100101001011100110010010100100
110000000110100001000000011011101101111000000000000000
000000000000010001000011110111101000010000000000000000
000001000010100000000111101101111000010111110010000000
000000100001010000000110001101110000000010100001000001
000000000000000011000000000111000000010110100010000000
000000000000000000000010010000000000010110100000000000
000000000001011000000010001000000000010110100000000000
000000000000100101000010000111000000101001010000000000
000001000000000111000111001011111000110000010000000000
000010000000000001100100001011111111010000000010000000
010000000000001111000000000001001011010111100000000000
000000000000000011000011111101001111001011100000000000

.logic_tile 7 3
000000000000000000000010110011101101010111100000000001
000001001000000000000111110101011110000111010000000000
000000001100001000000111100101101110110100000000000000
000000000000001001000100000000011011110100000000000000
000001000100000111000010001101000001110000110000000000
000000000000100000100010000101101011100000010000000000
000000000000001001000010001000011010100001010000000000
000000000001011111000100000101001011010010100000000000
000000000010101101100110111011101000001000000000000000
000010100000000011000010100001111100001110000000000000
000000000000000101100010001101001001010111100000000000
000000000000000000100100000011011111000111010000000001
000000100110000000000011100011111000000110100000000000
000001000100000000000111111011011010001111110000100000
000000000000000011100000010101001010000110100010000000
000000000000000000100010100011101111001111110000000000

.logic_tile 8 3
000001000001001000000010000101001001001100111000000000
000000000000000111000000000000101010110011000001110000
000000000000001000000000010011001000001100111000000000
000000000000011011000011110000101001110011000000000001
000000100000000000000000010111001001001100111010000000
000000000110101111000010100000101100110011000000000000
000000000000001111100111110101101001001100111000000100
000000001100000011100011100000101100110011000000000000
000011000000000000000000010101001001001100111000000010
000010001000001001000011000000001000110011000000000000
000000000000000011100000000001101001001100111000000100
000010100000001111100000000000101011110011000000000000
000000000000011000000000000111001000001100111000000100
000000000110101011000010000000001100110011000000000000
000000000000000000000000000001001001001100111010000010
000000000000000000000000000000001010110011000000000000

.logic_tile 9 3
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010010
111000000000000000000000000111001000001100111100000000
000000000010010000000000000000000000110011000000000100
000000000000111000000000000000001000001100111100000000
000000000000100001000000000000001101110011000000000001
000000000000000000000000010111001000001100111100000001
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001100110011000000000100
000000000100001000000110000111101000001100111100000010
000000000000000001000000000000000000110011000000000000
000000001000000001100110000101101000001100111100000010
000000000000000000000000000000100000110011000000000000
000010100000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000001

.ramb_tile 10 3
010010000000000000000011100101000000000000
001001000000000000000111101111001001000000
111000000000000000000111101000000000000000
000001000100000000000100001011000000000000
110001000000001111000000000011000000000000
011010000001001111000000000101000000000000
000000000000000111000000000000000000000000
001100000000100000100000001001000000000000
000010100000000111100000001111000000000000
001001000000000000100011100101100000000000
000000000010000000000111101000000000000000
001001000000000001000111111111000000000000
000000000001010000000010011001100000000000
001000000000100000000111111011100000000000
110000000100001000000000011000000000000000
011000000000000011000011000111000000000000

.logic_tile 11 3
000010100000000011100000010011101010001011100000000000
000001000000000000000010100000101010001011100000000001
000001001110101011100000011001100000011111100000000000
000000100001000101100010101011001000000110000000000100
000010100000001011100000000111111101001110100000000000
000000000000000101100000000000111101001110100000000000
000000000000000111000000001101111000000010100000000000
000000000001010000000000001011010000010111110000000100
000010100000000000000000000011111000010111110000000001
000000000000001101000010111001100000000001010000000000
000100000000001000000011011011100001010110100000000000
000000000000001001010110010111001101011001100000000001
000000000000001000000000010111011100010111000000000000
000000001110001001000010010000111101010111000000000000
000000100000100000000000000000001101010011100000000001
000000000001001101000010110111001101100011010000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011111111100110010000010
000000000000000000000000000000001100111100110010000000
000000000010100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110101000000000000000000000000000000000000000
000000000001011101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100001000000000000000000000000000000000000000
000000100000001001000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100001000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000100000000000000001101100000110110110100000000
001000000000001101000011101001001101010000100000000100
111000000000000001100000000101111111111000100001000011
000000000000000000000011100000101110111000100011000001
110000000010000000000000010001100001100110010100000000
101000000000000101000010001001001001010110100000000100
000000000000011101100010000101111010101001010011100011
001000000000100001100011100111010000010101010010000101
000000000000001000000000010111101011001011100000000000
001000000000000001000011010000111111001011100000000000
000000000000000000000111010011101101000110110000000000
001000000000000000000010000000101111000110110000000000
000000000000000000000000000101111100111110100100000100
001000000000000101000010000001110000101000000000000000
000000000000001101100110000001100000101111010100000000
001000000000000111000011101111101010000110000000000000

.logic_tile 2 4
010000000000000111000000000111000001001100111011100011
001000000000000001000000000000001010110011000001000100
000000000110000000000111000001001001001100111011000010
000000001110001001000100000000001001110011000010000100
000000000000000000000000000111101000001100111010000000
001000000000000111000010000000001111110011000000000000
000000000000001101100000010011001000001100111010000000
001000000000001011100011000000001011110011000000000000
000000000001000000000000000101101000001100111000000000
001000000000101001000010100000001101110011000000000000
000000000001010000000000000001101001001100111000000000
001000001110001001000010100000001011110011000000000000
000000000001100000000010000101001001001100111000000000
001000000000000101000000000000001101110011000000000000
000010100000000000000000000011101000001100111000000000
001001000000000101000000000000001000110011000000000000

.ramt_tile 3 4
000000000001000000000000000111100001000000
000000010000000000000000000011001101000000
111000000000000000010000001000000000000000
000000010000000000000011101011000000000000
010000000000000000000111100101100000000000
110000000000000000000011011011100000000000
000000100000010111000000010000000000000000
000000000000000000100011110111000000000000
000001000010000111000111001011000000000000
000000000000000001100011111001000000000000
000000000000000000000110010000000000000000
000000001110000000000110101101000000000000
000000000000001101000000000011000000000000
000000001100001001000000000111100000000000
010010100000000000000000001000000000000000
110001001100001111000010101111000000000000

.logic_tile 4 4
010000000001010011100011110011101110101101010000000000
001000000010100000000011101111011110100110000000000000
111000000000000001100010100000011010111001010101000000
000000000000001111000011101011011110110110100010000000
110000000000000000000010011001001011000000000000000000
001000000000001111000110000011001001001001010000000000
000010100001000000000011101001011011000001110000000000
001001000000100001000011110101111011000000100000000000
000000000001001000000110000000000000010110100000000000
001000001110000001000000000111000000101001010000000000
000000000000001011100000001111001011110000110000000000
001000001110000011000000000011011001100000110000000000
000010000000011001000010000001011111111000100010100110
001000000000100101100111000000101111111000100000000000
010000000000001000000010000001101101111111100000000100
001000000000001111000000001101001000101001010010000000

.logic_tile 5 4
010000000000000000000000000011001001001100111000000000
001000000001001001000000000000101100110011000000010000
000000100000001011100111000101101001001100111000000000
000000000000001011100111110000101111110011000001000000
000000000000000000000000000001101001001100111000000000
001010101001000000000000000000101000110011000001000000
000000100000000000000010000111101000001100111000000000
001001000000000000000100000000101111110011000001000000
000000001010000000000110110111001001001100111000000000
001010000000000000000011010000001001110011000011000000
000010100000000000000010100001001001001100111000000000
001001001110000001000111110000001101110011000000000001
000001000000000000000000000001101000001100111000000011
001010000000000001000011010000001101110011000000000000
000000000000001000000011100011101001001100111000000000
001000001100001011000111000000101110110011000000000011

.logic_tile 6 4
010000000000000000000010111000000000010110100000000000
001010000000000000000110000101000000101001010000000000
111000000000000111000000010000000000001111000000000000
000000000000000000000011110000001001001111000000000000
110000001000100101100000001011111101000001010000000000
001000000000010001000000000111101001000010010000000000
000000000000000101000010100000000000010110100000000000
001100000000000000100010110101000000101001010000000000
000000000110000000000000000101100000010110100000000000
001000000000000000000010000000100000010110100000000000
000000000100000001000110101101100001101001010000000000
001000100000000000000000000001101101001001000000000100
000000000000000000000000000011100000111001110100000000
001000000000000000000000000101001001110000110010000001
010000000010000111000000011000001101101100000000000000
001100000010000000100010100001011111011100000000100000

.logic_tile 7 4
010010000001000000000011100000000000000000001000000000
001000000000110000000000000000001010000000000000001000
000000000100000000000000010000001011001100111000000000
000000000000000000000010100000001011110011000001100000
000010100001000011100000000011101000001100111000000000
001000000000100000100000000000100000110011000001000000
000000000000000000000111010000001000001100111000000000
001000000001010000000111000000001110110011000000000010
000000000000100000010000000000001001001100111010000000
001000000000000000000000000000001011110011000000100000
000000000000000000000110100000001000001100111000000000
001000000000000000000000000000001001110011000000000010
000000000000011000000000000000001001001100111010000000
001000000000001001000000000000001111110011000000000000
001001000000000000000111100001101000001100111000000000
001010100001010000000000000000100000110011000000000000

.logic_tile 8 4
010000000000010111100000000001001000001100111000000000
001000001000100111100000000000001100110011000000010001
111011100000000000000000000111001000001100111000000000
000000000000000000000000000000001011110011000000000001
110000000000000111100110100111001000001100111000000000
001000000000000000000110010000101000110011000000000001
000000001000100000000000000101001001001100111000000000
001000100000000000000010110000001111110011000000000001
000000000000001001000010100011001001001100111000000000
001000000000001011000000000000101111110011000000000001
000001000000000101000000010011101001001100111010000000
001000001100011001000011010000101100110011000000000000
001000000000000111100010000011001000001100110000000000
001000000010000000000011100000001011110011000010000001
011001001100000000000010001111011100101001010110000000
001100000000000000000110011101100000111110100000000010

.logic_tile 9 4
010001000000000001100000000111001000001100111100000000
001010000000000000000000000000000000110011000000110000
111000100001000001100110010000001000001100111110000000
000000000000000000000010000000001000110011000000000000
000000000000100000000000000111001000001100111100000010
001000000000010000000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000010
001001000000100000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
001000000010000000000000000000000000110011000000000100
000000000000000000000000000000001001001100111100000001
001000000010100000000000000000001000110011000000000000
000011100000001000000000010000001001001100111100000000
001000000000000001000010000000001001110011000000000100
000000000000101000000000000000001001001100110100000010
001100000111000001000000000000001001110011000000000000

.ramt_tile 10 4
000000000000001111000111100001000000000000
000000010000001111000010011001101011000000
111000000000000111100000000000000000000000
000000011010100000000000001111000000000000
110000000000000000000011100011000000000000
010010101110000000000110000001100000000000
000000100000000000000000011000000000000000
000100001000100000000011000011000000000000
000010100000000000000111100101000000000000
000001001100000111000110010011100000000000
000000000001011011100000001000000000000000
000000001000101111100000000001000000000000
000000000000100000000000001101100000000000
000000000000000000000010000111100000000000
110001000000000001000000000000000000000000
010010000010000000000000000001000000000000

.logic_tile 11 4
010000000001010000000010110111001101101000010001000000
001000000101100001000111100111001000011110100000000000
111000000000000000010010100111101000000001010000000001
000000000000001001000100001101110000010111110000000000
000000100000000000000010100011111110101001010000000000
001001001010001101000110100111001000101010010001000000
000001100110000000000000000111011000110000010000000000
001010100010001101000010100111001010110001110000000001
000000000000000111100000001000011011011101000000000001
001000000000000000000000001111011110101110000000000000
000001100000000011000000000001011001110000000010000000
001010100000000000000000001001001010110010100000000000
000000000010000111000000000111100000000000000100000010
001000000000001001000000000000100000000001000000000001
010001000000000011100111001101000001111001110000100000
001000100000001001000010001001101010100000010000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
111000000000001101000111110000000000000000000000000000
000000001010001111100010100000000000000000000000000000
000000000000000000000000000000011010111101010010000000
001000000000000000000000001001010000111110100000000000
000001001110100000000000001011011101101000010000000000
001000100001000000000011101001001110010110110010000000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000
000000000000001000000000000001100000000000000110000010
001000000000000011000000000000100000000001000000100100
000000000000000000000000000001111001111000000000000000
001000000000000011000000000011101100111101000010000000
010001000000000000000000001011101100110000010010000000
011010000000001101000000001001001110110010110000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000100000100001000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010010100000000000000011100011001011000111010000000000
001000000000000111000000000000111100000111010000000000
111010100000011001000010101000011000010000110000000000
000001000110101011100010101001001111100000110000000000
110000000000000000000010001001011101001110000000000000
101000001000000000000010101101101010001111000000000000
000000000000000111000010010111111000000110110000000000
001000000000000000100011100000111101000110110000000000
000000000000000000000111010101100000101111010100000010
001000000010000000000111101011101111001001000000000000
000000000000001111000000001111001011001100000000000000
001000000000000001000000001111011110101100000010000000
000010000000000001100110011011111000111100110000000000
001000000000000000000010001101001000010100000000000000
000000000000000000000111010000000000000000000000000000
001000000000000001000110000000000000000000000000000000

.logic_tile 2 5
010001000000000000000111100011001001001100111000000000
001000001000100000000100000000001101110011000000010000
000000000001100000000000000111001001001100111010000000
000000001010110000000000000000001011110011000000000000
000000000001010000000000000101101001001100111010000000
001000000110000000000000000000001011110011000000000000
000000000000011000000111110111101001001100111000000010
001000001110100111000011110000001100110011000000000000
000000000000000101100010100111101001001100111000000010
001000001000000000000000000000101110110011000000000000
000010000000000101000010110111100000000000001000000000
001001000010000000000011010000001101000000000000000000
000000000000000101000000000001000001000000001000000000
001000000000000000000000000000101110000000000000000000
000000000001000001000000000111100001000000001000000000
001000000100100000100010000000001101000000000000000000

.ramb_tile 3 5
010010000010000111100000011111111010100000
001011000000000000000011001001100000010100
111010100000000000000000000101011000000000
000000000000000011000011010001100000010000
010100000000000001000010000011111010001000
011000000000000000000110001011000000010100
000010100000000001010000000101011000100000
001001000000000011000000001101000000010100
000000001100000000000010111111011010000000
001001000000000000000011010011000000110101
000010100000000101000000000111111000000000
001000000000000001000000000000100000110000
000000000000000000000000000011011010100010
001000000000000101000000000000100000010001
010010000100010001000010010111111000000010
111000000000000000100111000000000000010001

.logic_tile 4 5
010101000001011111000010011101001001100100010000000000
001100000100011001100110010101111110110110100000000000
111000000000001001000111010011000000111001110001000110
000000000000000011100011100001101111100000010000000110
110010100100011000000000000101011100111100010101100000
001001000000001111000010010000001001111100010000000000
000000000000000111100011101001111010111100110000000010
001001000000000000000011110111101001010100000000000000
000000100100101000000010010001111000100000010000000000
001000000110000111000011110001011111100000100001000000
000100000000001001100000000011011010001001000000000000
001100000000001111000000001011011010001010000000000000
000000000000000000000011101001000001111001110010000100
001000001000000000000110010011001000010000100000000000
010000000000000011100000000000000001001111000000000000
001000000000001101000000000000001011001111000000000000

.logic_tile 5 5
010010100100010000000000010111101001001100111000000000
001001001010100001000011110000001011110011000000010001
000010101100000111100000000001001001001100111000000001
000001000000001001000000000000101101110011000010000000
000000000000001000000000000101001000001100111010000000
001000000100001111000000000000001110110011000010000000
000000100000001111100111100011101001001100111010000000
001000000000001101100000000000001100110011000000000000
000010100000010000000111100111001000001100111000000000
001001000000100000000000000000101000110011000010000001
000000100000000111000110100101101000001100111000000010
001001000000001001000000000000001101110011000010000000
000001000000000111000000000101101001001100111000000000
001000000000000000100011110000001111110011000000100001
000000000000101000000111000001101001001100111000000001
001000000001000101000100000000001000110011000010000000

.logic_tile 6 5
010000000000000000000000000000000000000000100110000000
001000101110000000000000000000001110000000000000000000
111000101100001000000000010011101010101001010000000000
000000000001001111000011010101010000101010100010000000
010000001001011000000111101000001110010111000000100000
001000000000100001000110010001001101101011000000000010
000001000000010000000000000111100001011111100000100000
001000100000000000000000000111001100000110000001000000
000000000001101000000000000111000000010110100000000000
001000000001010001010011100000100000010110100000000000
000001000000100011100000000011000001000110000000000010
001010000000010011100000000111001110011111100000000010
000010000001010001000000000101001111001110100001000000
001001000000000001000010000000101111001110100000100000
000010100110010001000010000001100000010110100000000000
001001000100101111100100000000100000010110100000000000

.logic_tile 7 5
010000000000100000000000000000001000001100111010000000
001001000001010001000000000000001011110011000000010001
000000000000100111100010100000001001001100111010000000
000000000011010000000100000000001000110011000000000000
000010100000000000000011000111001000001100111000000000
001010100000000000000100000000000000110011000000100100
000000100000000000000000000001001000001100111010000000
001000000001000000000000000000000000110011000000000001
000100001000000000000000000001101000001100111000000001
001100000000001001000000000000100000110011000000000001
000001000000000000000000000000001001001100111000000000
001010100000000101000000000000001110110011000000000000
000001000000000000000000000000001000001100111000000000
001000000010000101000000000000001100110011000000100001
000001000000101000000000000011101000001100111000000000
001000100001000101000000000000000000110011000000100000

.logic_tile 8 5
010000000100001101000000001001001011000001110000000000
001000000000000001100000000101001000000000100000000000
111000001110000000000000011001101110101000000000000000
000000000000000111000011010111110000010110100000000010
110000000001001111100111011111011010100100010000100000
001000000000001111100011011001001111101000010000000000
000000000000101101100000011011101111110000000000100000
001001000001001111000011011101011101110001010000000000
000000000000001000000000010101000000101001010100000000
001000001010000111000010010001001100110110110000100000
001001000000000001000110100111001111101001000000000000
001010100000000111100100000000011011101001000000000100
000000000000001001000010000001001010000000010000000000
001000000000001111100000001101001101000010110000000000
010000000110001000000000001000001010010111000010000111
001001000000100111000000000011001011101011000000000000

.logic_tile 9 5
010000000000001000000011101000000000000000000100000000
001000000000000011000000000101000000000010000000000000
111100000000011101100000000101011010000110100000000010
000000000110100111100000000111111011001111110000000000
010000000100001111100010010001101101010111100000000001
001000000000000111000011010001011011000111010000000000
000000100000000111000011100011011100111001010000000000
001000000000101111000000001001101010100001010000000000
000000100000101000000110000001001111101101010000000000
001000000000010001000111110011111100010100100000100000
000000000000000000000000001011011100101001010000000000
001000100010100001000000000101101001100101010000000000
000000000000001000000000001001000000110000110000000000
001000100000001001000011110011101010100000010000100000
000000100001010000000000001001111100100001010000000000
001000000000100111000000000111001001010001100000000010

.ramb_tile 10 5
010000000000000001000000000101000000000000
001000000000000000100000001111101110000000
111000000000000000000011101000000000000000
000000000000000000000111011111000000000000
010000100000100000000011101011000000000000
111000001100000000000010001011000000100000
000001000000000000000000000000000000000000
001010000000000000000000000111000000000000
000000000110000001000000001001000000000000
001010000000010000100000000111000000000000
000000000000000000000000010000000000000000
001001000000001001000011011111000000000000
000000000000001111000010011111100000000000
001000000000000011000011011001000000000000
110000100000001011100000011000000000000000
011000001100000011000011101001000000000000

.logic_tile 11 5
010000000000001000000000010001100000000000000100000000
001000000000000101000011010000000000000001000000000000
111001000000000111100000010101001001011101000000000000
000010000000000101100011010000111010011101000000000010
010000000100101001000111101111000000011001100000000000
001010100000011111100100001101001011010110100000000001
000000001110001000000010010000000000000000000101000010
001001000001010101000010100101000000000010000010000000
000000000000010001000000000000000000000000000100000000
001000001100100000010000001111000000000010000000000100
000010000000000000000000000001001010010101010010000000
001001001000100000000000000011010000010110100000000000
000000000000000000000111001101100000011001100000000000
001000000000001101000010011001101011010110100000000001
000010100000000000000000000001101010010100110110000000
001101000000000000000000000000001111010100110000000100

.logic_tile 12 5
010100000000001011100000000011001010101001110000000000
001000000000011111000010111001101000101000010010000000
111000000001010000000110101001101110000000000001100000
000000100000000000000010111001101010000000010001100100
010000000000000111100011101001101010000000010010100100
001000000000001101100011111001101110000000000011100000
000000000000000000000000001000000000000000000100000100
001000000000000000000000000111000000000010000000000000
000000000000000000000110000000001110000011000010000110
001000000000000000000000000000011001000011000001100000
000000100110000000000000000000000000000000100100000000
001001000000001111000011110000001011000000000000000000
000000000001000111000000011001000001001001000000000100
001000000000100000000010001011001100101111010000000000
000000000000001000000000000101001011011100100000000100
001000000100000011000011110000011111011100100000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000001001000000000001101010000001010000000000
000000000010001011100010000001000000101001010000000000
111000000000001101000011111111111100101100010100000000
000000000000000111100110111011001000001100000000000000
010000000001001000000111100101001101001001010000000000
100000000000100111000110000011111010001001000010000000
000000000000000011000110001111111000111000100000000000
000000000000000000000000001001111110110010100000000000
000000000010001000000110001001011100100000000100000000
000001000010000001000000001011011001110110100000000100
000000000000001000000010010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000010001100000000001011101111000100100000000
000000001000000001000000001101011011010000100000000000
000000000000000111000111101111011000101001000100000000
000000000000000000100100001011001000011001000000000000

.logic_tile 2 6
000000000000000000000010000011100000000000001000000000
000000000000100000000100000000001100000000000000010000
000010100000000000000011000011000001000000001000000000
000000001010000111000100000000001011000000000000000000
000001000001100000010000000001000001000000001000000000
000000000011110000000000000000101110000000000000000000
000000000000000000010000000011001001001100111000000000
000000001110001001000010000000001010110011000000100000
000010100000000000000000000111001000001100111001000000
000000000000001001000000000000101100110011000000000000
000000000000010001000000000011001000001100111010000000
000000000100100000000000000000001110110011000000000000
000000100000000000000000000001001001001100111000000000
000000000000001001000010000000101000110011000010000000
000000001001000001000000000000001001001100110001000000
000000000000100000000000001001001001110011000000000000

.ramt_tile 3 6
000000000011000000000000000111011100000010
000000000000100000000010000111000000101000
111100000000000111110000001011111110110010
000000000000001001000000000001000000010000
010011000000000000000111101111111100000000
110010100000000000000100001101100000101101
000000000000100111000111001111111110000000
000000000001000000100100001011100000010100
000000000010000101100000000111011100000000
000010000000000001000000000011100000110100
000000000000001111000011100001011110001000
000000000000000101100000000000100000110000
000101000000100111100000010011011100000000
000000000001010101000010100000000000100100
010000000000000111000010100001111110001000
110000000100000000100010000000000000000100

.logic_tile 4 6
000001000000001011100111001001100000110110110000000000
000000101010000111100010011111101101111111110000000000
000000001100000101000111011101111100011111100000000000
000000000000000000100110110111101000111111100000000001
000000000000100101000010101101111100101111000000000000
000000000110010101100110110011001011011111100010000000
000000000001000001000010000011101010101011110000000000
000000001100100001000000000101001001001011110000000000
000010000001000111100011110011001011110110100000000000
000010000010000000100110111001011001110110110000000100
000001000000000011000111001101111100110110100000000000
000010100000001111100010011111001101111101010000000000
000100000000000011100000000011111000000000010000000000
000100001000000000000010010001101110000010100000000000
000000000000000000000011110001111100100011110000000000
000000000000000001000010001111111011101011110000100000

.logic_tile 5 6
000000001100010000000000000011001000001100111000000000
000000000000000000000011100000001001110011000000010001
000000000000000001000000000011101000001100111000000010
000000001000000000100010010000101010110011000000000000
000100100000001000000000010101101000001100111000000010
000001000000001101000011110000101100110011000000000000
000000000000000101100011000111101000001100111000000000
000000001111010000100111100000101111110011000000000001
000010100000000001000010000111001001001100111000000000
000001001000011011000100000000001001110011000000000001
000001000001110000000000000101101001001100111000000000
000010100001010000000011110000101000110011000000000001
000000000000000111100000000011001001001100111000000000
000000000100010001000010010000101010110011000000000001
000011000000000000000011100111001000110011000000000000
000010100000000000000100001101000000001100110000000010

.logic_tile 6 6
000000000000000000000000000111101101001100111000000000
000000000000000000000010100000111010110011000000001000
000110100001110101000000000111101001001100111000000001
000001100000000000000000000000001000110011000000000000
000010000110100000000010100101101001001100111000100000
000000000001000000000010000000101100110011000000000000
000000000110000111000000000101001001001100111000000001
000000000000101111000010100000101100110011000000000000
000000000000000111100010000111001001001100111000000000
000000001100001111100010110000101101110011000000100000
000000000000000111100000010011001000001100111010000000
000010101001001001100011100000101100110011000000000000
000000000000010000000000000101001000001100111000000000
000000000000100000000010010000101100110011000000100000
000100001100000111100000010001001001001100111000000001
000100000000100000000011110000101010110011000000000000

.logic_tile 7 6
000000001000001000000000000101001000001100111000000000
000000000000001111000011100000100000110011000010110000
111000000000001101100111110101001000001100111000000100
000000000000000101000011100000100000110011000000000000
110001000000010000000010110000001001001100111010000000
000010101000000000000111100000001001110011000001000000
000000000000100000000110110001001000001100111000000001
000000000000010000000010100000100000110011000000000000
000001001111010000000110100000001001001100111010000001
000000001010000000000000000000001111110011000000000000
000100000000011000000000000000001001001100110010000001
000100000000101111000000000000001001110011000000000000
000001000000000000000000001001111011000010000000000000
000010100000100000000000001101011000000000000000000100
010100000000000000000110100001011100101001010100000000
000100001000000000000000001011000000111110100000100000

.logic_tile 8 6
000000000000000111100010000001000001111001110100100000
000000000000001111000100000101101101110000110001000000
111000000000001000000111010111001010110001010000100001
000000000000001011000011100000111101110001010010000111
110000000110101111100111101111111000000110100000000000
000001000111001001000100000101011000001111110000000001
000000000000000101100010001001101110001001000000000000
000010100000000000100000001001001000001010000000000000
000000000000100101100011011000001110111001010100000000
000000100000010000100010101111011010110110100000100000
000000001110101000000000010101111111010010100000000000
000000001110010111000010000101101111110011110010000000
000000000000010001100011101001001100000100000000000000
000000000110000000000010011001001110010100100000000000
010000101010000001100110100011101100111101010100000000
000001101100000001100010010001010000111100000000100000

.logic_tile 9 6
000000000000101011100111010101101000010100000000000000
000000000000010111100111100101011100010000100000000000
111010100000001111100111000011111000111000110100100000
000000000000101111000100000000001110111000110001000000
110000000000000101100111000101011010000001010000000000
000000000000000001000110010001101010000001100000000000
000000000001011000000000001000011111111001010100000000
000000001110101111000000000011001010110110100011100000
000000100000010000000000000101011001010111100000000000
000000001001111111000000001001101111000111010000000001
000000001111010001100000001101011001000001110000000000
000000000000000111000000000111001001000000100000000000
000000000000001111100000000101011000010111100000000010
000000001000000001000000001101001001001011100000000000
010001000110011111000110101111001010000000100000000000
000000100000101111000100000101001000101000010000000000

.ramt_tile 10 6
000000000000000000000000000011000001000000
000000010010000111000000000101101111000000
111001000110110011100011101000000000000000
000010110001110000100000000101000000000000
110000001110000001000000000101000000000000
010000001010001001000000001111000000000001
000000000000000011000000001000000000000000
000000000110000001000000000001000000000000
000000100000000011100111000111100000000001
000001000100000000100110000001100000000000
000000000000000000000000001000000000000000
000010100000000000000000001001000000000000
000000000000000000000111001011000000000010
000000000000000000000000000101000000000000
110010100111010001000111001000000000000000
110001001100000111000011110111000000000000

.logic_tile 11 6
000000100000000111100000010111001011000000000000000000
000000000100000101110011101011001011000000010010000100
000000000000100000000000000011011000101000000001100001
000000000001001001000000000000000000101000000011100110
000000000000000111000011001101001110000000000000000000
000000000001011101000100001101001101000010000000000101
000010001110001011100010100011001010110100010000000000
000001000000001001100000000111101111110000110000100000
000010000000001001100000011101111100000111010000000000
000100001110000001000010100101001110101011010000100000
000000000001010101100011110011111110010111100000000010
000000001101110000000011000001111100000111010000000000
000000000110001111100000000011111110001011100000000000
000000000110000101100011110000111011001011100000000010
000000000001100000000010001001001001010010100000000000
000000000001110000000011110011011010110011110010000000

.logic_tile 12 6
000000000000000000000010100001000000000000000100100000
000000000000000000000100000000100000000001000011100000
111000000110000001100000001000011100000000010011000110
000010000000000101000000000111001110000000100001100100
010000000000001000000000001000000000000000000100100000
000000000000001111000000001101000000000010000001100100
000001000000000101000010100101111001011110100000000000
000010000000000000000100000101001000011101000000100000
000000000010000000000000000111000000010110100000000000
000000000000001101000000000011100000000000000000000000
000000001110001000000000001011111110000000000010000010
000000000000100011000000001111011110010000000011000100
000000000000001000000000010111000000000000000000000000
000000000000000001000010000011100000010110100000000000
000011100000001000000110010011111111000000100000100100
000000000000000001000110000111011110000000000011100100

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000001100000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000001011100111010111001111010110100000000000
000000000000000001100010111011101101100001010000000000
111010000001010011100011011001001000100000110000000001
000001000000101111100011111011011100000000110000000000
010000000000000011100111100001001010010000110000000000
100000000000000000000011010000011100010000110000000000
000000000000001000000000010111111001111000100100000000
000000000000000111000011101001101000010000100000000100
000000000000001101100000011001101110101000100000000000
000000000000000101000010101011111011111001010000000000
000000100000001101100110001111011000000110100000000000
000001000000000001000011110011011110101001010000000000
000000000001000001000000010101111011111001000000000010
000000000000100111100011000000101110111001000001000100
000000000000000001000010000011101010010110100000000000
000000001100000000000000001101000000000010100000000000

.logic_tile 2 7
000000000000101011000111101001111100000010110000000000
000000000111001111100011101001011110000011110000000000
111000000000000001100011100001011111100001010000000000
000000000000000111100111110000001111100001010000000000
110010100001101000000111110001101010101000000000000000
000001000001110111000110111001101101100100000000000000
000000000000001001000111110101111100101001000000000000
000000000000001101000010111001101111110111000000000100
000000000000000000000000011101100001101001010100000100
000000000000000000000011101011001000110110110000100100
000000000010000000000110010111101100100001010000000000
000000001110000001000010000001111011010000000000000000
000100100000000001000000010111111011000001110000000000
000001000100000000100010111101001010000000010000000000
010010100000001111000010011011011000110000010000000000
000001000000000011100011001101101000010000000000000000

.ramb_tile 3 7
000110000000100000000110011111111010110000
000100000000000000000111011001100000000011
111000000000001001100000000101111010100010
000000000000000011100011111011100000000000
110000000000001000000000000001111010110001
110000000000001001000000001001000000100000
000000000000001111100110001011111010100001
000000000000001111000110011101100000000100
000000100000010000000111001101011010000100
000000001010000000000000001111000000110000
000000100000000000000000000111111010000100
000011100000000101000010100000000000000000
000001000000100000000011100001011010010000
000010100011000000000100000000100000110010
010000000000000101000010010011111010000000
010000000000000000000110100000000000100010

.logic_tile 4 7
000000001110001111100111101111001010010110110000000000
000000000000000111000000001011001000111001110000000000
000000000000000111100000001101101111000000100000000000
000000001010001111000011100101111011010000100000000000
000000000000000000000000010011111111000001000000000000
000000000000011101000011100000111000000001000000000000
000000000000101101100010111111111111001001000000000000
000000000110011011100111010101011110000001000000000000
000000000000000101100110101011001000010000110000000000
000000000000000101000000000101111000010000100000000000
000100000001010101100011001001011010001000000000000000
000000001000000000000010000011001011101001010000000000
000000000100000001000010010001011000111001110000000000
000000000000010001000010000111001100111110110010000000
000010000111001001000010010001011000101111010000000000
000000000000110001100010111111011100001111010000000000

.logic_tile 5 7
000000000000001111100010010101101001100000000000000000
000000001010001111000011111001111110111000000000000000
000000000000100101000000010111111001100001010000000000
000000000001000000100011100001111000000000000000000000
000010000000001101100010111111000000000110000000100000
000000000000101001100110111011001000101111010000000000
000001000000000111100011100101111011001111110000000000
000010000000010000000110001101101101000110100000000000
000000100001000001000010000001001010101000000000000100
000000001011110011100111111001101100100000010000000000
000000000000000000000010000111001011001011100000000000
000000100000000000000011101101101101010111100000000000
000000000001101111000011100000000000010110100000000000
000000001110111011000100001101000000101001010000100000
000000100000100101100110000011001110010110110000000000
000000000001010000000000001011101100010001110000000000

.logic_tile 6 7
000000100000000000000000000111001000001100111010000000
000001000000000000000000000000001100110011000000010000
000101000000000000000000000011001001001100111001000000
000010000000000000000000000000101101110011000000000000
000101100000011000000010000111001000001100111000000000
000011100101000111000100000000101011110011000010000000
000000000000000000000000000111101000001100111001000000
000000000000000000000000000000101010110011000000000000
000101001100000111000010100011001001001100111000000000
000000100000010101000111100000101110110011000000000000
000111100111101000000011110011101001001100111000000000
000010100001011111000011110000101111110011000000000000
000100001010011111000000000011001000001100111000000100
000000000000000011110010010000001110110011000000000000
000000000000100011100010000011101001001100111000000000
000000100111001001000110100000001110110011000000100000

.logic_tile 7 7
000000000001010111000111110101111101100001010000000000
000000000100101001000010111001111100010000000000000000
111000000000000101100011010111001100000010000000000000
000000100000001101000010101111101100000000000000000000
110000001010101101100110111001011110100000000000000000
000000001101000101000010100111011110000000000000000001
000000000000101000000110111001001100111101010110000000
000000100001000101000011101001010000111100000000000010
000000000000001001100000011001001110111101010000000000
000000000010001001100010100001100000010100000000000100
000000000000001000000010001001111011000010000000000000
000000100000000011000110100101111000000000000000000000
000100000000000001100110010101001010000010000000000000
000100000000000101000110011101101010000000000000000000
010000101100010001100000011000011100111001000000000000
000000000000100101000010000111011001110110000000100000

.logic_tile 8 7
000000000010000101000011101000011100111100010100100000
000000000000001011000100001011001000111100100000000000
111000000000000111000111001111101110111101010010000001
000010100000010000100111111011010000101000000000000000
110000000000000111100010100001001010001101000000000000
000000000000000001000100000111001000000100000000000000
000000001100000111000110000101001011101001000000100000
000010100000000000000000000011101000101010000000000000
000000000000001111000011101011000000101001010100000000
000000000000001101000100001101101000110110110000100000
000000101100000001100111001001001100000100000000000000
000001000001000000000011111001001000010100100000000000
000000001100001001100111101111001001010111100000000000
000000000000001101100000001111011001000111010001000000
010000000000000111000010010001011011010000100000000000
000010000000000000100010110001001111010100000000000000

.logic_tile 9 7
000000001110001001000011001011011000001000000000000000
000000000000001011100100000001011011001110000000000000
111000000000001000000111111001101100000110100000000000
000000100010000011000111100101111110001111110001000000
110000000001011001000011001011011101001111110000000000
000000000000110011000100001101111110001001010001000000
000011100000001000000111100011101110010111100000000000
000111100000000011000110000101001000000111010000000010
000001000000101001100111010001001101010000000000000000
000010000000000001100110110001101111010010100000000000
000011101010000000000010000011001110101001010110000000
000001001100000001000100001001010000111101010010100000
000000000000000111000111010111101110101001010101000000
000000000000001111000011111101010000111101010000100001
010000000000001011100111001101001110010111100000000001
000000000000100001000100001101001000000111010000000000

.ramb_tile 10 7
000001000000000000000010000111000000001000
000000000000000000000000001111101010000000
111000000000000000000011110000000000000000
000000001000000000000111011001000000000000
010000000010001111000111101101100000000001
110000000010000011000100001001000000000000
000010100000010011100000000000000000000000
000000001110001111000011110101000000000000
000000000100000011100000001111000000000000
000010100000001001100000000101000000010000
000000000000000000000000001000000000000000
000000000000000001000000001101000000000000
000000000000001000000010000001100000000000
000000001100000011000110000011100000000000
110001000000000000000000000000000000000000
010000101000000000000000000011000000000000

.logic_tile 11 7
000000000000000011100000010000011010000100000100000000
000100000000000011000010010000000000000000000000000000
111000000000000001100010110001011001110100010000100000
000010000000001111000111010101101110110000110000000000
010010000100001111000000001111011010101000000000000000
000000000100001001000010100111111101011000000000000000
000001000000000111100111001001101011000100000001000000
000100100000001001000110101111101110101001010000100000
000000000001100000000000011001101011000001000010100000
000000000000110000010011010011111111000011000000000000
000001000000000001000000010000011011000010000000000000
000000101000000001100011000111011100000001000000000000
001000000000001000000000010001000000101001010000000000
000000001110000111000011100001001101100110010000000000
000000000000001001000110010101111101000000100000000000
000000001000010111100010110000011000000000100000000000

.logic_tile 12 7
000000000000000000000000001101011100000010100000000000
000000000100001101000011001111000000000000000000000100
111000000000000101000000001001001101010110110000000000
000101000000000111000011100001111110100010110001000000
000000000000001000000000010000001110000100000100000000
000000000100001011000010000000000000000000000000000000
000000101100101111100000000001101101010100110001000000
000011000000000001100000000000001010010100110000000000
000000000000001000000000010000000000000000000100000000
000000000000001111000010111111000000000010000000000000
000001000100011101100000000000000000000000100100000000
000100000000010111100000000000001111000000000001000000
000000000000000000000111001111111000001111110000000000
000000000000001011000011010101001000001001010001000000
110001100000011000000010100011011000000001010000000000
010001001010001101000100001101010000010111110001000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000010
000100000000010000
000000000000001000
000000000000000001
000000000000110110
000000000000111100
001100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000001
000000111000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000001101100001100110010100000000
000000000110000001000000001011101000010110100001000001
111010000000011011100000001001011000101010100100100000
000001000000101011100000001111000000101001010001000000
110000000000000001100000001000011101110100010000000000
100000000000000000000000000101011111111000100001100000
000000000000001011100000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000001000011001110110000100000000
000000000000100000000000000111001000111001000000000100
000000000000000111000011100101000001010110100000000000
000000000000000000000011110111001100011001100000000000
000000000001011000000110100011111010000010100000000000
000000000000000001000100001111000000101011110000000000
000000000000000001100111010000000000000000000000000000
000000001100000000000110000000000000000000000000000000

.logic_tile 2 8
000001000001100111000000011111111100010100000010000000
000010100000001101000011111111101101110100000000000000
000000000000000101000111000000011011001011100000000000
000000000000001001100100001111001001000111010000000000
000000000100000011100000001111111000011111100010000000
000001000000100111000010000111001000011101000000000000
000000000000000001000010000011000000101001010010000010
000000000000000000000000000111000000000000000000000000
000100000000000011100000011011011110000001010000000000
000100000000000011000010010111001100000001000010000000
000000000000000001100111000111011010111100000000000000
000000000000000000000100000001110000101000000000000000
000000000001011000000111110011101010101000100001000000
000000001000000111000011010101101001111001010000000000
000010000001011011100110000001101001111100110000000000
000001000000100111100011111101011101010000100000000000

.ramt_tile 3 8
000000000110000011100111100101001000010011
000000000000001111100111111001010000010000
111000001110000111000111001111101010100001
000000000010000000100100000001010000000000
110100000000001111100111100001001000010001
110000000110001001100100000001010000110000
000010000000000000000110001101101010001001
000000000000001001000100001001110000010000
000000000001000000000000010101101000000010
000000000000000000000010100101010000110000
000001000000000000000000000111001010000010
000000000000000111000000000000010000011000
000000000010100101100011100111101000000000
000010000001000000000100000000010000100110
110000000000000111100000000011001010001110
010000000000001111000000000000110000000000

.logic_tile 4 8
000001000000100111100011101001111110101111110000000000
000010100010000000000110101101001010000111110000000000
000001000000000011100010101011001000110110100000100000
000000000000001101000111110011011000110110110000000000
000000000000000111000111100001011110101111010000100000
000000000000001101100010111001011011001111010000000000
000000000000000111000111000101111001100001010000000000
000000000000000000100100001001011001000000000000000000
000000000000001000000110000001001010101111010000000000
000000000000001111000000001001011111001111010000100000
000000000000100001000000010001011000110110110000000000
000000100001001001100011110111101000101001110000100000
000000000001010000000010100001001101101011110000000000
000000000000001111000000001001011100001011110000100000
000110000000100000000110110011111110001001010000000000
000000000000010011000011010001111010000010100000000000

.logic_tile 5 8
000001000000000000000011011101001000110000110000000000
000000000000101001000010111011111011110000100000000000
000000000000001111100111111001101101101000010000000000
000000000000001001100110001011011001000100000000000000
000000000000000111100111100001101101001111110000000000
000000000010100101100110110101001100001001010000000000
000000100011000111000111100111011010010111000000000000
000011100000001111000011110000101101010111000000000000
000000000001011101000111100101111111111100110000000000
000000000000000011100010000001011011010100000000000000
000000001101011111100010000001101111000001000000000000
000000000001000011100111111111101110001001000000000000
000010000100000111000011110101101010000011110000000000
000001000000000000100111000001001100000011010000000000
000000000000001000000011101001011111010110000000000000
000000000000000001000110010011111011111111000000000000

.logic_tile 6 8
000000000001010000000000000011101001001100111000000001
000001000100100000000010000000101000110011000000010000
000000000000010111100110100111001001001100111000000000
000000000000101001000100000000101001110011000000000001
000001001100010000000000000101101001001100111000000000
000000000001000000000000000000001110110011000000000100
000001000000001001000111110101101001001100111000000000
000000100000000111000111100000001000110011000000000001
000010101010100000000000000111101000001100111000000000
000000001111000000000011100000001001110011000000000000
000000000000001000000111100011101001001100111000000001
000000101110001111000100000000001011110011000000000000
000000001011000000000111000111001000001100111000000000
000010100000100001000010010000001101110011000000000000
000010001111010001000000000101101000001100111000000000
000100000000000111100000000000101111110011000000000000

.logic_tile 7 8
000000000110000011100000010011111010010111110000100000
000010100000001101000011110001010000000010100001000000
111001000000000111100010010001011100001011100001100000
000010000011010000100110100000001101001011100000100001
010000000001000111100000001001111111100000000000000000
000000000000100000100000001101001001111000000000000000
000001000000101001000010110101111111001111110000000000
000010101110010101000111100001001001001001010001000000
000000000110010000000110100011100000000000000100000100
000000000000100101000000000000100000000001000010000010
000001000110000111100010000000001100000011110010000000
000010100000000111000000000000000000000011110000000000
000010000000010000000000000111000000010110100010000000
000000000010011001000000001001001000011001100000000010
000000000000001001000000001101101011110000010000000000
000000000000001011100000000101101110010000000000000000

.logic_tile 8 8
000000000000000011000000000001000000000000000110000101
000000000000001101000000000000000000000001000000000000
111000001000000101100011101011111110001111000000000000
000001000000000000100011110101101110001011000000000000
010000000000000000000000010001101011000011110000000000
000000000000100000000010100001111110000011100000000000
000000000100001000000010100111000000000000000100000011
000000000000010111000100000000100000000001000000000000
000000001110000000000111000000011100000100000111000000
000000000000010000000000000000010000000000000000000010
000001000000100000000010101000000000000000000110000010
000010000100010000000011100001000000000010000010000000
000001000000101000000010010111100000000000000100000100
000010100001001001000010100000100000000001000000100001
000001001100100011100000010101111000110000000000000000
000010000001010000000011001011111111100000000001000000

.logic_tile 9 8
000000001110001101000000011111111000000110000000000000
000000000000000001100011110111011101010100000000000000
000000001110001000000111001001101111110110110000000000
000000000110000111000111101011011010010001110010000000
000000000000001111100111000001001110001111000000000000
000000000110000101000010011101011000001011000000000000
000011000000110111100000000001011000011110100000000000
000110100000011111100000001101111010101110000000000000
000001000000100000000111100111101100000000000000000001
000000100001010000000011100101010000010100000000000000
000010001000000000000010001111100000000000000000000001
000010100000000000000000000111101101100000010000000000
000000000000000000000111010111100001100000010000000100
000010000000000000000011010000101111100000010000000000
000000000000000011100111101101100000000000000000000001
000000000000001111100110000111001101100000010000000000

.ramt_tile 10 8
000000000000000000000000001011100001000000
000000010000000000000010001001001011000000
111000000010011111100000000000000000000000
000000010110100111100010011111000000000000
010000001110000000000000011111000000000001
010000000000000000000011100001000000000000
000000000000000001000111001000000000000000
000000000000000111100000001011000000000000
000000000000000000000011100101000000000000
000000000000000111000000000011100000100000
000001000000000001000011001000000000000000
000010100100000000000000000001000000000000
000010000011010000000000001011000000000000
000001000000101111000010000111100000000000
010000000000010001000000001000000000000000
110001000000100000000000000101000000000000

.logic_tile 11 8
000010000001010111100000000001101101000010000000000000
000101001010101101100000001011111000000011000000000000
111000100000101000000010010011101100000001010001000000
000000000001000001000110000011000000010111110001000000
000000000000000001000000001001011010111110100000000000
000000000000000001000010001001000000101000000001000000
000010000010000001000110100001011101110100000011000000
000100000000001101000110101111001111010000000010000000
000000000000000101000111001101111101001100000000000000
000000000110000001000010000011101111001000000000000000
000001000000010001000000010101111011010110000000000000
000000100000001001000010101101101110111111000000000000
000000000000001000000010000101000001100110010010000000
000000000000000001000110001111001100101001010000000000
010001000100001000000111110011101010111101010100000000
000010000000001111000110010111100000101001011000000000

.logic_tile 12 8
000000000000000000000010100001000000000000000100000100
000000000000000000000111100000100000000001000000000000
111001000001010000000110100000000000010000100000000000
000000100100000000000000001011001111100000010000000000
010010000000000000000000011101011110110110100000000000
000000001110000111000011011101101101101001010000000000
000000000000100000000011100111101000010100000000000000
000010000010000000000000000000010000010100000000000000
000000000000000000000111110000011110110011110000000010
000000000110000000000110110000011111110011110000000000
000011000000000111000000000111000001010000100010000100
000000000000000000000000000000101100010000100001000100
000000000000001000000011011101011000010100000000000000
000000000000000111000010011101010000111100000000000000
000000000000001011100000010000001000001100000000000000
000000000100000011100010000000011110001100000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
100010000000000000
000010010000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000001000000
000000000000100000
000000000000000100
000000000000001100
000100000000000000
000000000000011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000111100000000000000000000000000000000000
000000000000000000100010100000000000000000000000000000
111000001100000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010101000000000000000000001001111100011111110000000000
100110100000000000000000001011001001000110100000000000
000000000000000000000000011111100000100000010000000000
000000000000000000000011011111101000111001110000100100
000000000000001000000000000111111101110100010010000100
000000000000001011000000000000111110110100010000000000
000000000000000011000111011011101111100000000100000000
000000000000000000000111101101101100110110100000000000
000000001110000111000000000111000001011111100000000000
000000000000000000100010010011101000000110000000000000
000000000000000011100011100000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 2 9
000000001100001101000000010011100000011001100000000000
000000000000000001000010001101101111101001010001000000
111000100001000111000110001000001010101000110000000000
000000000000100000000000001111001010010100110010000000
000000000000100101100110000000011000000100000111000101
000000000001000111100011100000010000000000000010000000
000000000000001111100010101000001000010100110000000000
000000100000001011100111100011011011101000110000000000
000100001100011000000000001001000000011001100000000001
000100000000001101000000000101001001101001010000000000
000000000000000001000010001001011110010111110010000000
000000000110000000000100000101000000000010100000000000
000000100000101000000111000111011011000100000000000000
000001000000000011000000000000011011000100000010000000
000000000000000111000000001011001010101001010000000000
000000000100000000000011000001000000101010100000000001

.ramb_tile 3 9
000100000001000011100000000011000000100000
000100000000000000100010010101101001000000
111000000100000000000011101000000000000000
000000000100000000000000001001000000000000
110000000001010011000111001111000000000000
010010000000000000000100001011100000000000
000100000001001000000000000000000000000000
000100000000000111000011100001000000000000
000000000011010000000011100101100000000000
000000001100000000000110111101100000000000
000010000111010011100000011000000000000000
000000001110000111000011010101000000000000
000000000000000000000111110011100000000000
000000000010000000000011101111000000000000
110000000000010000000000001000000000000000
010000000000001001000000000111000000000000

.logic_tile 4 9
000010000000010000000111001111101010010111110000000000
000010000000101011000010110111110000000010100000000000
111000000000000001000000010000011100000100000100000111
000000000000000000100010100000010000000000000011000001
010000000000000111100110000111011110010111110000000000
000000000000101101100110001111111100100010110000000000
000000000100000000000110100101001011111100110000000000
000000000000001111000110011001101000010100000000000000
000101100010011000000110000101001110011011100000000000
000000001011000001000000001001011111010111100000000000
000000000000001000000010011001011101111111100000000000
000000000000000111000010000101101110101011010000100000
000111000010001000000111101111011010100100000000000000
000000000000101011000010001001011000010100000000000000
000000000000001001000110111101111110000100000000000000
000000000000000101100010001011111101001100000000000000

.logic_tile 5 9
000001001101001101000011101001000000101001010000000000
000000001010100011000110100111101000011001100000000010
000000000001000111000000000001111010000110000000000000
000000000000000111100010111101011010000001000000000000
000000000000000101100010100111001100111100000000000000
000000000110000111100010111011001110011100000000000000
000000000000000000000111011001011001101001000000000000
000000000000001111000111110001111100000000000000000000
000000000000000001100010101101111110101000010000000000
000000001010100000000010001011011010101001110000000000
000010000000001001000000010000000000010110100000000000
000001001100001111000011011011000000101001010000100000
000010100001011111000110111101111110101000000000000000
000000000000001111000111110011101111010000100000000000
000010000000000101000000010101001110001111000000000000
000001000000010001100011111111101000001011000000000000

.logic_tile 6 9
000000000110100000000000000101101001001100111000000000
000000000000010000000000000000101101110011000010010000
000010000001011000000000000101001001001100111010000000
000001000000001011000000000000101111110011000000000000
000011000000000000000011100111001001001100111010000000
000000000000001001000010000000101000110011000000000000
000101000001000000000000000011101000001100111000000000
000010100100100000000010000000001010110011000010000000
000000000110000000000000000011101000001100111000000010
000000000110000111000010000000001111110011000000000000
000010000000010011100011110011001000001100111000000010
000001000010000001000111100000001011110011000000000000
000000000000000000000011110111001000001100111000000010
000000000000001111000111110000001101110011000000000000
000001000000000001000000000111101001001100111000000000
000010101000000000100011110000001101110011000000000001

.logic_tile 7 9
000000000001010000000000000000011001010111000000000100
000000000000000000000000000101001010101011000011100000
000010000110000001100110000111001100000010000000000000
000001001100000000100000000011101111000000000000000000
000000000000000111000010000000011100000011110000000000
000000000000100000100000000000010000000011110000000010
000000001100100111000010111101011111101001000000000000
000000000000010000000011101101111001010000000000000000
000010100000001001100111000000000000001111000000000000
000000000000001001100110100000001101001111000000100000
000000000000001001100010101111111101000010000000000000
000000000000001001100000000011101111000000000000000000
000010000001000111000110011111101110010110100000000000
000010000110100001100110011101001101100001010000000000
000001000000001000000110010111000000100000010010000101
000010000000000011000110010000001101100000010001000011

.logic_tile 8 9
000000000001010101000010100011101010010110100010000000
000000000000100000000110101011000000010101010000000000
000000000100000001100000011111101001010100000000000000
000000000000101001000011010001111101001000000000000000
000000000000001011000000011111011011000011000000000100
000000000111010101000011101111111110000011010000000000
000001001001011111000000000001111111000011000000100000
000010101101011111100011111111101011000111000000000000
000000000000001000000111010101101001100001010000000000
000000001000000001000011100101011010110011010000000000
000010100000000011100111101011001010100100010000000000
000001000010000000000010010101001011110110100000000000
000000001000000101100000001001011111000001000000000000
000000001100001001000010001111001000000001010000000000
000000000000011101100010000111011100011011100000000000
000000001110000001000000001011011110101011010000000000

.logic_tile 9 9
000000000000000101100000001001011010110000000000000000
000000000000000000000000001111001011100000000000000000
000010000000100111100111110011001100100000100000000001
000001000101001101000010011101011110100000010001000010
000000000000000111100010110001101111010100110000000000
000000000000000000100011100000101010010100110000000010
000010100110000111100010010000000000100000010000000000
000011000000010001100010100011001101010000100000000000
000010100000100111000010011101111111110000000000000000
000001000000000001000011111111101011100000000000000000
000000000000000000000111100000011111110000000000000000
000000000000000000000000000000001000110000000000000000
000000000000001000000000010111011101010110110000000000
000000000000000011000010000101111000111101110000100000
000010100001000001100010010001101101101001000010000000
000001000000000001100011110111111111000010000000000001

.ramb_tile 10 9
000001100000010011100000000111100000000000
000001001110100111100000001111101101000000
111000000000000111100000000000000000000000
000000001000000000100000000011000000000000
010000000000000000000110100101000000000000
110000000000001111000000000001000000000000
000000000001010011100000001000000000000000
000000000000000000100000000111000000000000
000001001000000001000000001001100000000000
000000100000000001000011100111000000100000
000000000000000000000111000000000000000000
000000000000000000000000001111000000000000
000000000000010000000010010011100000000000
000000000000000000000011010011100000000000
010000001110000011100000000000000000000000
110000000001000011000010010001000000000000

.logic_tile 11 9
000010000100001001000000000101101100010110100000000000
000000000000010101000011100111110000010101010000000000
111000000100100000000000010001001010010011100000000000
000000000000010111000010000000001101010011100001000000
110000000000000111000000010011111111100000000000000000
010000000000000101100011111001011010100000010000000000
000000000000000101000010111011100000010110100010000000
000000000000000000000010100111101101011001100000000000
000000000000001000000011001001001010100000000010100000
000000000000001001000010101111011100100001010000000010
000100000000010101100000000001101110000010100000100000
000000000000001001100010110000110000000010100001100000
000000000000000011100110101101000001111001110100000011
000000000000001101000100000011001011110000110000000000
010000000001011000000110000000011000010011100000000000
000000000000001011000010000111001101100011010000000000

.logic_tile 12 9
000000000000000101000011101101001001000110000000000000
000010000000001101000000001111011001000001010000000000
111001000000100000000010110001000000000000000000000000
000000000000000000000011010000000000000001000000000000
000000100000010000000010100101101100010101010000100000
000001000000000111000000001011100000010110100001000000
000000000010000000000111110111101011010000100011000100
000000000000000000000011000011011110100010110001000000
000000000000001011100000000001000000000000000100000000
000000001000000111000011100000000000000001000000000000
000000000000101000000011101011011010010010100000000000
000010000001010001000111111011011010000001000000000000
000000000000001011100000001111011000001001100000000100
000000000000000001000011000011011110000110100001100100
000001000000001001100011100000011100110001110100000100
000000100000000001000100001111011000110010110000000000

.io_tile 13 9
000010000000000010
000000110000000000
000000000000010000
000000000000000001
000000000000001110
000000000000011000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000001000000000000000000000000000000000000000000
000000000000100000000010100000000000000000000000000000
111000000000000001100111011011101000101011110100000000
000000000000000101000110001001110000000011110000000000
010000000001000000000010101011001111000111010000000000
100000000000000000000000000001011001101111010000000000
000000000000001011100000001011100001101111010100000000
000000000000001111100000000101101000001111000000000000
000001000000000011100000001111001100010111000000000000
000010100000000000100000000011101111111111000000000000
000000000000001000000000010101001110010011100000000000
000000000000000101000011001111101100110011110000000000
000000000000100001100110001000011111100011110100000000
000000000001000000000011000101001101010011110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 10
000000000000010000000000000000011010000100000110000100
000000000000000000000010100000000000000000000001100000
111000000000000011100010101111100001010000100010000000
000000000000000000100000000001101110000000000000000000
010000000000000101000000010101000001100000010000000000
000000000000001001000010010000001110100000010000000000
000000000000001001000010010001000000001001000000000001
000000000000001111000011100000101011001001000000000000
000000001110000000000000001000011111110001010000000000
000010000000000000000000001101001010110010100001000000
000000000000001000000000000000001011000000110010000000
000000000000000101000000000000001001000000110000000100
000001000000100000000000000000000001001001000000000000
000000100011000000000000001001001100000110000000100000
000000000000011001100110001000000000000000000111000101
000000000000001101000000001101000000000010000000000110

.ramt_tile 3 10
000001001110110000000111110011000001000000
000010111011010000000111101001101011001000
111000000000000000000000000000000000000000
000000011010000000000000001101000000000000
010000101110100000000011110011100000000000
110001000011000000000111011111100000000000
000000000000000111100011001000000000000000
000000000000000000000100001111000000000000
000000000010100001000111101111000000000000
000000000001000000100000001011000000000000
000000000000000000000010100000000000000000
000000000000000001000111101111000000000000
000001100001010000000111001001000000000000
000001000000100111000010000011100000000000
010000000000000000000000000000000000000000
110000000000000000000010000011000000000000

.logic_tile 4 10
000000000000000001100010111001101101110100000000000000
000000000001011001000110100111011100100000000010000000
111000100000000111100000000111111011100000000000000000
000101001010101101100010111011101011010010100000000110
010101000000100111100111100011100000011111100000000000
000100100001000000000110110011101000001001000000000000
000000100001000111100000010111001001100000000000000000
000001001100101101100010101011111000010110000001000000
000010101100001000000010110111001010001001010000000000
000000000001000001000011111101011101000000100000100000
000000000000001000000011100001100000000000000110000000
000001000000001001000100000000100000000001000010100000
000001000000101000000110100101101001011111100000000000
000010000001000101000100000101011001101110000000000010
000001000000010101100110101001101010001111110000000000
000000000000000101100100000111001000001110100000100000

.logic_tile 5 10
000011000001001000000000001101101010000011010000000000
000000000001111111000011111101111111100011110000000000
000001000001010111000110001000000000010110100000000100
000000100100001111100010100011000000101001010000000000
000000000010000000000000011111011110000000000000000000
000000000000010111000011101101001110000100000000000000
000000000001011000000111110000011110000011110000000100
000000000000100001000010110000010000000011110000000000
000001000000000000000000001111011000000110100000000000
000000101010000001000000001001101000101001010000000000
000000000000000101100000000000000000001111000000000000
000000000000000000000000000000001111001111000000100000
000100000001011001100111010101111001000001000000000000
000110000000100101100010101001011000000001010000000000
000001000000000000000110100001001100101100010000000000
000000100000001101000000000101001111101110000000000000

.logic_tile 6 10
000000000000101000000000000000001001111100001000000000
000000000101001001000000000000001001111100000000010000
000010000000000111000000000101101001010111000010000000
000000100000000000000011110000001011010111000000000000
000000100000100101000010100001100000010110100000100000
000000000000010101000010101011001000100110010000000000
000000000000100111100000000001001111000111010000000001
000000000011000000000011100000001110000111010000000010
000000100000010000000011100000011100001011100000000000
000001000000000000000110100001001101000111010000000010
000000000000000111100000000001001110001011100000000000
000000001000000000000000000000011111001011100000100000
000000000000100101000111100101001010000010000000000000
000000000001010000100010010101011011000000000000000000
000000000000001000000000000001001100010111110000000000
000001000000100111000000001011010000000001010001100000

.logic_tile 7 10
000011100001000101000111001111111101000010000000000000
000000001111000101000000001011001111000000000000000000
000000000000000101000111110001001010001011100000000000
000000000000001101000010100000001011001011100000100000
000000001000000111100111001101111000100000010000000000
000000000011010001100110111101011011101000000000000000
000000000000011101100010110001111110101111110000100000
000010100000001011100011101111001010001001010000000000
000000000000001001000000001111011100000100000000000000
000000000000010001000010000001111110000000000000000100
000001100001000001100111110001101101100000000000000000
000010000000101101100010010001101000000000000000000000
000000000000000111100000001011011010100000010000000001
000000000000000000000010010011011101000000010000000000
000000001000001001100110000101111011110000010000000000
000000000010001001000100001001101010010000000000000000

.logic_tile 8 10
000000000000001000000111110111001010000010100000000000
000000000100001111000110001011010000101011110000000001
000000000000001111100111000011000000010110100000000000
000000000000101011100100000011101110011001100001000000
000000100000010101100000000111001000001011100010000000
000001001110000000000010010000011101001011100000000000
000010100110001011100000000111100000010110100010000000
000000000000000001100000001111101110100110010000100000
000010100001001011100110001001111000101101010000000000
000011100000001111000110110001101001011001000000000000
000000000000000011100000001001001111010000100000000000
000000001000100000100000000101001111000000010010000000
000000000000001111100000000011101100000011110000000000
000000000000001001100010110101011100000011100000000000
000000000000000000000010010000011010010011100000000001
000001000000000000000010011111001110100011010000000100

.logic_tile 9 10
000000000000000111100111001101111000101010000000000000
000000000001010101000111111101101101010110000010000000
000000000000000011000111010001001101100010010000000000
000000000110000101100110101011111000010010100000000000
000010101000000101000000001000001001110110100000000001
000011000000000000000010100001011101111001010000000000
000000100000000001100010101001101101000000000010000000
000001000100001111000011110011101010001001010000000000
000000000010000001100010000001011001110000110000000000
000000101100001111000110110111011010110100010000000000
000000000001000101000000010101111110010110100000000000
000000001010100000100010001101100000010101010000000000
000010000000000011100000000001111010100010110000000000
000000101110000000000000001011011010100000010000000000
000000001001100011000000000001000000110110110000000000
000000000000100000000000000011001001010110100000000010

.ramt_tile 10 10
000010000000000000000000001111100001000000
000000010000000111000000001111001000000000
111001000000000000000011100000000000000000
000000111010000011000000000011000000000000
110000001101010000000000011111100000000000
010000000000110000000011111101100000000000
000010101101000111000011100000000000000000
000011000000100000100100001011000000000000
000000001010000111100011000011100000000000
000000000000000000100010010001000000010000
000011100000000011100000001000000000000000
000010100110000000000000001001000000000000
000000000000000000000000001101000000000000
000000000000000111000000000111100000000000
010000000000000001000111100000000000000000
110000000010100101100110100111000000000000

.logic_tile 11 10
000000000010010111000111010001001100001110100000000000
000000001010000000100110100000011101001110100000000000
111000000000000111000110000000011101101011000000000000
000000000000001001100111100011001001010111000001000000
000000000001101111100111000101001110110110100010000000
000000000000110011100010100000101011110110100001000000
000011100000000011100111001000000000000000000100000000
000000001000000000100000001111000000000010000000000001
000010100010001001000011111011000000011111100000000000
000100000000000001000110011001101001001001000000000000
000001001000000000000111101011111011100000000000100100
000010100000000001000100000111001000101001000000100100
000010100000000000000000001011101000110000000000000000
000000000000001111000000001101111010100000000000000000
010000001101001000000000011011011100110100000000000000
010000000000100001000011010001001010010000000000100100

.logic_tile 12 10
000010100000000000000000000000000001000000100100000000
000001000000000000000000000000001110000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000011110000100000000000000
000001000100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000001111000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000001000001010101111000100000000
000000000000000111100000000001011011011111000000000000
010000000000001000000010100101001100100011110100000000
100000000000001111000110100000011011100011110000000000
000000000000001000000000010001111111000111010000000000
000000000000000001000011000011011100101111010000000000
000000000001010011000110001001011011011111110000000000
000000000000000000000000000001011100000110100000000000
000000000000001001100000001000001011101111000100000000
000000000000001101000000000111011010011111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000111010000000000000000000000000000000000

.logic_tile 2 11
000000000000001101000000011101000000010110100000000000
000001000000100001100011010111001001011001100000000000
111000000000000000000000000111011000101010100110000000
000000000000000000000010010111110000010110100000100000
110000000000000011100010000000001101110001010000000100
100001000000001101100000000101011011110010100000000010
000000000000000000000111000011101001010111000000000000
000000000000000111000010010000011100010111000000000000
000000101110000000000110100001000000010110100000000000
000000000000000101000110100111001001100110010000000000
000000000000000001100000001011000001100110010101000000
000000000000000001000000000111001011101001010000000000
000000000000001001100110000000011010110010100101000000
000000000110000101000000000001011101110001010000000100
000000000000001011100000001000001010101100010000100000
000000000000000001000000000101011101011100100000100000

.ramb_tile 3 11
010001001100000111100110100001001010000001
001010100000001001100100000101000000001100
111000001011000111100111100111011100101000
000000000000100111100111111001010000100000
110000000000000111100000001001101010100000
111000000000000011000000001101000000111000
000010000000000001000111001101111100001000
001001000000000000000000001011010000010100
000000001000000000000000001011101010001000
001100001110000000000000000011000000110100
000000000010000001000111110001011100001100
001000000000001001000111100000010000010010
000010101100100001000111100001101010000010
001000000000000000000000000000100000100010
010000000000000000000000000001111100000110
011000000000000000000000000000110000010010

.logic_tile 4 11
000000001000000001100010110101111100011111100000000000
000000000000000111000010001111001110101110000000000010
111010000000010000000010110001011010001001100000000000
000000000000000000000110000111011101001001010000000000
010000000001000000000010100001011001000110110000000000
000000000000000000000110110000111101000110110000000000
000010100001011000000111100001111100001110100000100000
000001000000010001000100000000111011001110100000000000
000000000000000000000110100001000000000000000110000000
000000000000000000000011010000000000000001000010000001
000000000000000001100011100101011100010111000000000000
000000001010000000000110000000111000010111000000100000
000001000000000001100011100011011100010000100000000000
000000100000000011000000001011111000010001110000000000
000010001010010000000000001001001110001111110000000000
000000000000000000000000000101111001001101010000100000

.logic_tile 5 11
000000000000010000000010100101100001100000010000000000
000000100000000000000100000000001010100000010000000100
111000100000001111100000000000000000000000100110000000
000001001100001001100000000000001001000000000000000100
010011100001101111100111100011001100010100110000000000
000010101111111111100100000000011111010100110000000000
000000100000000101000000010101001011010110000010100000
000000000000001101100011010101101110010111100011000000
000000000001010111000110010101100001011111100000000000
000000000000100000100010000111101100001001000010000000
000000000001010000000110000000011000000011110000000000
000001000000101101000010110000000000000011110000100000
000000000110000001100010011011111000001011100000000000
000010000000000000100010001111101101101111010000000100
000000000000001000000011100000011101000110110000000000
000000001111001011000100001111011011001001110010000000

.logic_tile 6 11
000010100001000001100111010000000000000000100101000100
000000000000100000100110100000001001000000000010000001
111000000000100000000111010101001011001000000010000001
000001000001010101000111001101101001000000000000000001
010000000101011001000110100001000000010110100000100000
000000000000100011100011100000000000010110100000000000
000000001010000000000010100111111001001110000000000000
000000000000000000000111100101001101001111000000000000
000000001110000000000110001011101101010100000000000000
000000001110000000000000001111011100000100000000000000
000000000000100001100110001001111110111000100000000000
000000000000010111000000000111001001110010100000000000
000010001101000101000000000000000000001111000000000000
000001000000100000000000000000001110001111000000100000
000000001010000111100111001101111001101000010000000000
000000000000001001000110001101111111001000000000000000

.logic_tile 7 11
000010100000001111000111110000000000001111000000000000
000000001010011001000011000000001000001111000000000100
111000000000000000000011100111101001101001000000000000
000000000000101001000011001011111011100000000000000000
010000000000100000000010110000001100000100000100000100
000000001101001101000111110000000000000000000010100110
000011000000101001000111101111111011101000010000000000
000011000000000111100111101001111011001000000000000000
000001000000011111100010000001011101111100110000000000
000000000000101001000100000011111101010110100000000000
000001000000000000000010101111111010100000010000000000
000000101100000000000010101101101011101000000000000000
000000000110000000000000001001001111010111100010000000
000000000001000000000010000111011001000111010000000000
000000000000000001000010101101011000110110100000000000
000000100000000000100100000101101010111111110000100000

.logic_tile 8 11
000000000001010001100110000101111101111100110000000000
000001001100000101000000000001001011100000010000000000
000001000000000000000110001001011101000110100000000000
000000100010010000000011001011011010101001010000000000
000010000000000101000000001011001111110001110000100000
000001000000001011000000000101101110110000100011000000
000000001010000001100111101101011011110100010000000000
000000001111000111100000000011011111110110000000000000
000000001010011001100011111001011000010100000000000000
000000000000100001100010011001111110000100000000000000
000001000000000001000110000101111111101000100000000000
000000001000000000000111100011111100111001010000000000
000000000110000111000000000001001010000000000000000000
000000000000000001000000000011001110001001010010000000
000000000000000111100010001101001101000011110000000000
000000000000001111100010001111011110000011010000000000

.logic_tile 9 11
000010100101110000000000010001111100101111000000000001
000001000001110000000010100000001010101111000000000000
000000100001101001100110011001111101100000010000000000
000000000000110101000011001101001111000000100000000000
000000000000001001100010011111011110010111100000000000
000000001110000111000010101101001110000111010001000000
000000000001000000000111111101011100100001010000000000
000000000000000001000011110101101100000000000000000000
000001000100101101000111010011111000111110100010000000
000000100000010011100011101111010000101001010000000000
000000000001000111000000000011001100101110000000000000
000000000000001001000000001101101010101000000000000000
000000000000000101100110000000000001001111000000100110
000000000010001001100000000000001001001111000001000010
000010100001010000000000010001001100110010100000000000
000000000010011111000010110101111101110000000000000000

.ramb_tile 10 11
010010001100000111100011111111011010000000
001001000000000000000111110011110000010000
111000000001111000000111110001011000001000
000000001010100111000010101001110000000000
010001000000000000000111100001011010000001
111010000000000000000100000011010000000000
000000000000010111000000011001111000100000
001000000001010000000010101001010000010000
000010000000001000000010101011011010000000
001000001010001111000100001111110000110000
000000000000101000000110000101111000100000
001000000000001111000100000000010000000000
000010000001000000000111110011111010001000
001001000000100000000110010000110000000000
110000000000000011100011100111011000001000
111000000000000000100000000000110000000000

.logic_tile 11 11
000000001000000001100000000011100001110110110000000000
000010000110000000000011101101101011101001010000100000
111000000001010101000010100001101111100010110000000000
000000000000100111000010100111001001100000010000000000
010000000001000111000110010001000001101111010010000000
010000001100000000100011011111001001001111000000000000
000000000000001011100110010011001011100000000000000000
000000001110000111100011011101101010010000100000000000
000000101100000000000011000101101100111000100000000000
000001000000001101000110000000111100111000100010000100
000000000000000001100010001111100000101001010100000000
000000000000000000000000000011100000111111110010000000
000000000001001111100010000101101111110100010000000100
000000000000100111100010110000111010110100010000000010
110001000000000001000010100001101111100010110000000000
110010100000000000000000000111001000100000010000000000

.logic_tile 12 11
000000000000000111000111010000000000000000000000000000
000000001110000000000011110000000000000000000000000000
111000100000000000000000000011101000001011100100000000
000000000000011101000000001001011000001001010000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110000001001100011110100100100000
000000000000000000000000001001111000001100000000000000
000000001100000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000101000000000010000000000000000000000000000
000100000000001011000010110000000000000000000000000000
000000000000001000000000011111101111100000000100000010
000000000000000011000011011101111000000000000000000000
000000000000101000000000010011111101000010000000000000
000000000000000011000011000111101110000000000000000000

.io_tile 13 11
000000000000000010
000000000000000000
000000000001100000
000000000000000001
000000000000100010
000000000000110000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000000000100000000
000000000100000000
000000000100011000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000100000000110100000011111111100110000000000
001000000001010000000111110000011001111100110000000010
111000000000000001100000001000000000000000000110000000
000000000000000000000011010101000000000010001000000000
010000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010000100000100000
001000000000001001000010111111001001100000010000000000
000000000000000000000000010001101000101000000000000000
001000000000000000000011010000010000101000000000100000
000000000000001000000110101000000001110110110000000110
001000000000000111000000001011001111111001110000000000
000000000000000000000000000001011011001001000000000000
001001000000000000000000001011111110001011100000100000
110000000000000101000000010000000000000000000000000000
011000000000000000000010110000000000000000000000000000

.logic_tile 2 12
010000000000000001100000010000011000110010100100000000
001000000000000000010010011011001001110001010000000001
111000000100001011100111011000011001100010110110000000
000000000000001111100110000001011010010001110000000000
110100000000000000000000000011111011010011100000000000
101100001000000000000010100000011111010011100000000000
000000000000001101000011100101111000011110100000000000
001000000000001001000010101111101011011101010000000000
000001000000000101100000010001001111010011100000000000
001000100000100000100010000000001111010011100000000000
000000000000001001100000001000011101100011010100000000
001100000110000001000000000111001000010011100010000000
000100000000001000000000011000011101001011100000000000
001100000000000001000010011111001010000111010000000000
000000000000011000000111001000000000000110000000000000
001000000000100101000100001001001100001001000000000000

.ramt_tile 3 12
000000000000000111000000010001101010100110
000001000000100000100011111011000000000010
111000000000000111100000010011011000101010
000000000000001111000011101101010000000000
010000000000001111000011100001001010100010
010000000000001111000111101111000000001100
000010000000010000000010011101011000000000
000000000000101001000010111101010000010000
000000001100100000000000001111101010010000
000000000000001001000010001101100000010100
000000000000000000000000000011111000001000
000000000110000001000000000000010000000001
000001101100000000000011000101101010000100
000000000000000000000100000000000000010011
010000000000000000000000010101011000001100
010000000000000000000011010000110000000001

.logic_tile 4 12
010000100011010000000000010001111100100000100000000000
001000000000000000000011101001011011100000010001000001
000000100000000111100000000111111010101000000000000000
000001000000000000110000000000100000101000000000000100
000000000000000000000110000011101100100000110000000000
001000000010100000000100000111101011000000100010000000
000000000000000111100011110111001011100100000000000000
001000000000000000000011001111111101010100000010000000
000000100000010111000011000011011100100000000000000000
001001000010001101000110011101111101010010100010000001
000000000000000111000010001101011101100000000000000001
001000000000001101000000001101101101101001000000000010
000000000010000011100011100111111100100000100010000000
001010100000000000100010110011011011010000100000000010
000010000000010000000110101101101011100100000000000000
001000000000001001000000000011111101010100000000000000

.logic_tile 5 12
010110000100001011100010101001111100000010110000000000
001011000000001011100000000011111000000000110000000000
111000000000000000000110100101000000000000000100000000
000000000000000000000100000000100000000001000010000010
010000001000100001100110100111100000010110100000000100
001010100111000000100000000000100000010110100000000000
000000000000000000000111000101101110110000100000000000
001000000110000000000100000001101001100000000010100000
000000000000000000000000010000001110000000110010000000
001000000101010000000011100000001010000000110000000000
000000000000001000000011100011000000000000000000000000
001000000000001001000100001111100000010110100010000000
000010000000101111100000001000000000010110100000000010
001000001110010001000010001111000000101001010000000000
000000000000000000000010100011000000010110100000000100
001000101000000000000010101111100000000000000010000100

.logic_tile 6 12
010000000000100000000000001001111110101000010000000000
001000000000000000000000001111011010000000100000000000
000001000000000011100111000111100000010110100000000100
000010000000000000100000000000000000010110100000000000
000000001001010011100000010001101011000000000011100100
001000000000100000100011001111111100000000010000100000
000001000000000000000011100011100000010110100000000000
001010000011000000000000000000100000010110100000100000
000000100000000111000010100000000000010110100000000000
001010100000000000100000000111000000101001010000100000
000000001000000000000000001000000000010110100000000000
001001000000000001000010100111000000101001010000100000
000000000000000101000110000011000000010110100000000010
001000000000000000000100000000100000010110100000000000
000000000000000101000110010000011010000000110000000110
001000000000000101000011110000011100000000110000100001

.logic_tile 7 12
010000001100000001100011111011111100101110000000000000
001000000000000000000110011101101001010100000000000000
000000100110000111000000000000011011010111000000100000
000000001111010000100000001101001000101011000000000000
000000000000000101000010100001001011111000100000000000
001010100000000011000010101111001100110010100000000000
000001001000100011100111000111101010010110110000000000
001000000000010000100000000011011110010110100000000000
000000000000001011000010000111100001000110000000000101
001000001100000111100100000000101111000110000000100000
000000000000000111100010000001001111101110000000000000
001000001100000111100011111001101101010100000000000000
000001000000000111100111000001011101100010110000000000
001010100000001001100000001001111101100000010000000000
000010100000100011000110110101001100000110100000000000
001000000000000000000010100001001101010110100000000000

.logic_tile 8 12
010000000000000000000110010001101011100010110000000000
001000000010000000000010100111111100010000100000000000
000010000000000111100111011001011011010100000000000000
000000000001000000100111000111111111000100000000000000
000010000000000111100011101111101001010100000000000000
001001000000000000000010100101011101001000000000000000
000000000000000001100110111001101110000110100000000000
001000000001000000000011110011111110101001010000000000
000000000000000000000011110001101010100010010000000000
001000000000000000000010110101111110010010100000000000
000000001010000001100000010111111000101000110000000000
001000000000001111100011100111011101010001110000000000
000111000000000011100111010001111010100000000000000000
001111000000001001100110011011011011111000000000000000
000100000000101111100000000101001101000001000000000000
001000000001000011000011111111111000010110000000000000

.logic_tile 9 12
010010000001000001100000011000000000000000000110000000
001001000000000000000010011001000000000010000000000000
111000000000000000000110010101111100110000000000000000
000000000110100000000011001101111110010000000000000000
000000000110000001000111110111100000101001010000000000
001000001110000000000110100111001010011001100000000011
000000100000000000000111110101000001110110110010000000
001000000000000111000110010001101001101001010000000000
000000000001010001000000001000011010101100010000000000
001000000000100000000000000111011010011100100000000001
000000000000000000000011001101000000100000010000000000
001000000000000001000011101111001100110110110000000101
000000000000011111000011110011100000111001110000000000
001000001110101101100110010101101001100000010000000011
000000000000001111000000011011101110101010000000000000
001001000010000101000010100101011111010110000000000000

.ramt_tile 10 12
000000000000000000000000011111011110100000
000010100000001111000011000101010000000000
111001001011010000010000000101011100000000
000000000000100000000000001111010000000100
010000000000001111100111010101011110000000
010000000000001001100111011101010000010000
000010100000000111100000000111011100000010
000000000000010000000000001101110000000000
000000001111010000000111000111111110100000
000000000000100000000000000001010000000000
000000000010011000000000010111011100100000
000000000000101111000010010000010000000000
000000000000001001000010000011011110001000
000000000000001001000010000000110000000000
110000000000001101000000010011111100100000
110010001010001001000010010000010000000001

.logic_tile 11 12
010001000000000000000000010111100000000000000110000000
001010100110000000000011111011100000101001010000000000
111000000000000001000000010001100000010110100000000110
000000000001000000100010110000100000010110100010000110
000000000000000001000000001101100000000000000000000000
001000000000000000000010000011000000101001010000000000
000000001110000000000110010001001101110100010000000000
001000000000000001000010010000101101110100010010000000
000000000000001000000000011111111011000000010000000000
001000000100001001000010001101111001000001010000000000
001000000001111001000011001000001100000010100100000000
001010100000100011100000000001010000000001010010000000
000010100001000000000011000111100000101001010100000000
001001000100000000000100001111000000111111110000000000
000000000010001000000110111101011110010100000000000000
001000000000000001000110000011011011101000010000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110000000000100000000110010111100000000000000100000000
011000000000000000000010000000100000000001000000000000
000000000000000111000010110000000000000000100100000000
001000000000001101100110100000001011000000000000000000
000000000001000000000000011101111010000000000000000000
001000000000100000000011001101100000000001010000000000
000001000000000000000000010000011100000100000100000000
001100000000000000000010000000010000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000000000000
010000000100000000000000000000000001000000100100000000
111000000000000000000011100000001000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000100000010
000100000100000000
000000000100000000
000000000100100001
000000000100100010
000000000100110000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000011111000100010
000000011000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000001000000001000000000
001000000000000000010000000000001010000000000000001000
111000000000000000000000000011111010001100111100000000
000000000000000000010000000000101100110011000000000000
010000000000000000000000010101001001001100111100000000
101000000000000000000010000000101101110011000000000000
000000000000000001100000000011101001001100111000000000
001000000000000000000000000000101110110011000000000000
000000000000001001100000000000001000111100001000000000
001000000000000101000000000000000000111100000000000000
000001000000001000000000000000011010000011110100000000
001000100000001111000010000000000000000011110000000000
000100000000000000000000001011000001010000100001000000
001100000000000000000000000101001111000000000000000000
110000000000001000000110001011000000000110000000000000
011000000000000101000000000111001011000000000000000000

.logic_tile 2 13
010000001100001111100010110001011010100010110100000000
001010000000000001000011010001001001110100010000000000
111000100000000000000011000001001101001011100000000000
000000000000000000000111100001111111010111110000000000
010000001100000001000110100001011000110110100100000000
101000000000100000000010010000111111110110100000000000
000000000000001000000010100101001110111110100101000000
001000000000000101000000000011010000101001010000000000
000000001100000001100000010001000000001001000100000000
001001000000100000000010001101001001011111100000000000
000000000000000000000000000101101110101000000000000000
001000000000000000000000000000110000101000000000000000
000100001100100000000110001101000000100000010000000000
001100000001000000000100001001101010111001110000100010
000000000000000000000000010000000000000000000000000000
001000100000000000000010000000000000000000000000000000

.ramb_tile 3 13
010000001100100000000000000011000000000000
001000000001010000000010010101001001000000
111000000001001111000111101000000000000000
000100000000100111100100000101000000000000
110000000000000011000010011011100000000000
011000001000000000000011110101000000000000
000000000000011101100000000000000000000000
001000000000101011100000001101000000000000
000000000000100111100000001001100000000000
001000000001000000000010100001000000000000
000000000000000101100000001000000000000000
001000000000000000000000001001000000000000
000000000000000000000000000111000000000100
001000000000000000000010001101100000000000
110100000000000011100000001000000000000000
111100000000001001000000000111000000000000

.logic_tile 4 13
010000000000000001000000000101000000000000000100000000
001000001000000101000000000000100000000001000001000010
111000000000000101000111100101100000000000000110000000
000000000000000000000011100000100000000001000010000010
010000000000100000000111101001101101111011110000000000
001000000001000111000110101001111010101011010000000000
000000000000000101100010110001001111101010000000000000
001000000000000000100011010001011101101001000000000000
000001000000000000000011101101011000111110000000000000
001010100000001001000100000101011100111111100000000000
000000100000001000000010001000011101100011110010000100
001001000000000001000000001001001011010011110000000000
000000000000000000000111110111011001111110100000000000
001000000100100000000011001101111010111101100000000000
000000000000000000000000001000000000000000000110000001
001000000000000000000000000001000000000010000000000000

.logic_tile 5 13
010000000000001011100111101111101100101011010000000000
001000000000001111100000001001101101000010000000000000
111000000000000000000111010101111110101000010000000000
000000000000000000000011010001111001001000000000000000
110001000000000111100011110000011110010011100000000000
101000000000000111100110000111001011100011010000000000
000000000000000001100110001000001010110110100010000000
001000000000000000000110111101001110111001010000000001
000001000000000011100000000111001010100010110100000001
001000100000000000000010000000111000100010110011000000
000000000000000101000110010011011101110010100000000000
001000000000000000000111110011111101110000000000000000
000000000000001111100000010011101011110110100010000000
001000000000000001100010110000001010110110100000000000
000000000000000101100110110101111111100000010000000000
001010100000001001100111111001101001101000000000000000

.logic_tile 6 13
010000000000001000000111100101001001100000010000000000
001000000001001011000100001011111011010000010000000000
000010100000000001100010000101101101101000000000000000
000001001010000000000111101001101010100000010000000000
000000000000000011000000011101101001100000010000000000
001000000000001111000011000101111011100000100000000000
000001000000001011100010111001011010101000000000000000
001010000000000011000011000111011001011000000000000000
000000000000001000000000011000011001100011110000000001
001000000001011101000010111001001111010011110001000000
000000000000000000000111101101001111110111110000000000
001000000000000001000000001001011101110001110000000000
000000000000100000000010000001101111001110100000000000
001000000000010001000000000000101100001110100000100000
001001000001001001000010000111111100010111110000000100
001000001010001101000000000101000000000001010000100000

.logic_tile 7 13
010000001000000000000111101111001110001111000000000000
001010100000000000000100000111011100000111000000000000
000010100000000101000000000000011011001110100000100000
000001000000000000000010111001001010001101010000000000
000000000000000101000011100000011000110110100000000000
001000001010000000100100000101001101111001010011000000
000000000000001111000111100101011011001110100000100000
001000000000001011000110100000101010001110100000000000
000000000000001000000000000000011011000110110000000000
001000001101001001000010001111001010001001110000000010
000001000000001000000000001101111010010110100000000000
001010001000001011000000000101100000101010100000100000
000000001010100000000111011101100001000110000000000000
001000000001000001000011000101001100011111100000000100
000000000000000001100000001001101100111110100000000000
001000000000000000000000001101110000010110100000000100

.logic_tile 8 13
010010100000000101000110000101111100010111100000000000
001001000000000000100010000111101010000111010000000000
000000000000000011000111111101100000101111010011000100
000000000000000101000111010101001001001111000000000000
000000000000000001000010101000011000110110100010000100
001000000000000101000111101011011001111001010001000000
000000000100001111100111110101111011111011110000000000
001000000000000111100011011101011000101011010000000000
000000000001010000000011101001000001110110110000000001
001000000000100000000100000001001100010110100000000100
000000000000000011000010011001101111010111100000000000
001000000000000001000110001111101101001011100000000000
000000000000000001000000001001101101110010110000000000
001000000000000000000000000111011010111011110000000000
000000000000000011100000000011101010101011110000000101
001000000000000000100010000101010000000011110000000000

.logic_tile 9 13
010000000001010000010011100111111101101000110100000000
001000000000100000000000000000011000101000110000000000
111000000000000000000000000011001011000010000000000000
000000000000001101000011000101111010000000000000000000
110000000000001111000110000000011100101000110100000000
111000000000000001000010010111011011010100110000000000
000000000000000001100000001111100000111001110100000000
001000000000001101000011001011101010100000010000000000
000000000000000000000111110101101010111101010000000000
001010100000000000000010000111110000010100000000100010
000000000000000001000010101011111000110000010000000000
001000000000001101100100000011011101100000010000000010
001000000000000011100011000001000001100000010000000000
001000000000000001100100000000101010100000010001000000
000000000000100101100011111101011110010111100010000000
001000000000000011100011111111001110000111010000000000

.ramb_tile 10 13
010000000000000000000110000001000001000000
001000000000000000000111010101101111000001
111000000000000011110000000000000000000000
000010000000000000000000001011000000000000
010010100000000001100111010111100000000010
111001000000000000100011001001100000000000
000000000000011011100000000000000000000000
001010000000000101100000001101000000000000
000000000000000011100010001101100000000000
001000000000000000000000000111000000000001
000001000000000000000000000000000000000000
001000000010000000000010010011000000000000
000000000000100000000000001111100000000010
001000000000010000000000001011000000000000
010000000100001011100011111000000000000000
111000000000001001000010010001000000000000

.logic_tile 11 13
010000000000000101000000000001100000000000001000000000
001000000000000000100000000000000000000000000000001000
111000000000100101000000010111011010001100111100000000
000000000000000000100011110000001000110011001000000000
110000000000000101000000000000001000111100001000000010
011001001100000000100000000000000000111100000000000000
000000000000000101000000000000011000000011110000000000
001010001110000000100010110000010000000011110000000010
000010100000000000000000000000000000000000100000000000
001001000000001011000011000000001010000000000000000010
000000000000000000000000010000000000000000100000000000
001100001000000101000010000000001000000000000000000000
000000000000000001100000001000011010001100110100000000
001000000000000000000011101011011010110011000000000000
110000000000000000000000000011000000010000100000000000
011001000000000000000000000000001111010000100000000010

.logic_tile 12 13
010000000000000000000010110000001010000011110100100000
001000000000000000000011100000010000000011110000000000
111000000000000101000010100101000000010110100100000100
000000000000000000000110110000100000010110100000000000
010000000001010000000010100000001000000011110100100100
011000000000100000000110100000010000000011110000000000
000000000000000000000010100000011010000011110100100100
001000000000000000000010100000010000000011110000000000
000000000000000000000000000001100000010110100100000000
001000000000000000000000000000100000010110100000100000
000000000000000000000000000000000001001111000100000000
001000000000000000000000000000001000001111000000100000
000000000010000000000000000000011010000011110100000000
001000000000000000000000000000010000000011110000100000
001000000000000000000000000000011000000011110100000000
001000000000000000000000000000010000000011110010000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000011100000000111011110010101010100000000
000000100000000000000011100000110000010101010000000000
000000000000000000000011001101111100111100000000000000
000000000000000000000000001111101111111100100000000000
000100000000000000000000011000001010101000010000000000
000100000000000000000010001101011010010100100000000000
000000000000001101100000001000001101100000000000000000
000000000000000001000000001111011100010000000000100000
000000000000000000000000010000011110000011110100000000
000000000000100000000010000000010000000011110000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000010100000
110001000000001011000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010101111101100010110100000100
000000000000000000000010010101011100100001010000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000100011110000001111100001001000
000000010001000000000000001001101101000000
111000000000001000000110100000000000000000
000000010000000111000111110001000000000000
010100000000100000000111100011000000000010
110100000001011001000100000111000000000000
000000000000000000000000000000000000000000
000000000000000000000011001111000000000000
000000001100000101100011101001100000000000
000000000000000000000100001111100000000001
000000000000000000000000000000000000000000
000000001110000001000010001011000000000000
000101001100100111000000001101100000000000
000110100001000000100010000011100000010000
010000000000000000000111010000000000000000
010000000000000000000110100101000000000000

.logic_tile 4 14
000000000010001000000000011000011010000010100000000100
000000000000000011010011001001000000000001010010000100
000000000000011011100000011111000001101111010000000000
000000000000101101100011000001101011001111000010000001
000000000000001000000010100000000001100000010000000000
000000000000000001000010101001001000010000100000000000
000000000000000001000000000001100001100000010000000000
000000000000000001000010100000001111100000010000000000
000001000000000101000000001011000000110110110000000001
000000101000000000000000000101001011010110100000100000
000000000001010000000000001000011000000001010010000010
000000000000000000000000000101010000000010100010000010
000100000000000011000111100101000000110110110000000100
000100000000000000000000001111101000010110100000000100
000000000000000000000000000000001110110000000001000011
000000000000000000000010000000001010110000000011000110

.logic_tile 5 14
000000000000001000000010100101011010101000000010100001
000000000000000001000100001101100000000000000000000100
111000000000000011100010111011111110101011110010000001
000000000000000000100010010001100000000011110000000000
000000000000000101000111111000000000000000000111000010
000000000000000001000111001111000000000010000010000010
000000000000001101100110011011111000101001110000000000
000000000000000011100110011011011101010001010000000000
000001000000001000000011101111011000000011110000000000
000000100000000101000100001101111000000011100000000000
000000000000000001000011111011111011101111110000000000
000000000000000101100111110011101110101001110000000000
000000001110000000000110010101001000010000100000000000
000000101110000000000011101111011100110000100000000000
000100000000001001100010001001001011000010110000000000
000000000000000011000100001011001011000011110000000000

.logic_tile 6 14
000000000000011001100110000111111001010111100000000000
000000000000100101100110100111101010001011100000000000
000000000110001111100111000001001010000010110000000000
000100000000000011000011110111011000000011110000000000
000000000000000101000010101000001100101111000001000000
000000000000000101100011110001001111011111000011000000
000000000000000111000010010101111111101111110000000000
000000100000001101100110011101101001010110110000000000
000000000001000001000110101001011011110100010000000000
000000000000100000100000001011101100110110000000000000
000001000000001000000111111001101010010000100000000000
000010000010000011000011100111101101110000100000000000
000000000000001011000110000011111010010110100000000000
000000000000001111000000001001111000101001000000000000
000000000000001011000000000001011100010110100000000000
000000000000000001000011100101001001100001010000000000

.logic_tile 7 14
000010000000100111100000011001011111101100010000000000
000000000000010000000011111001001000101110000000000000
000000000000000111000111000111011111011100000000000000
000000000000000101100111111011001100010100000000000000
000010000000101101000111101001001100000011110000000000
000001000100011111000011110001001100000011100000000000
000000000000001101000000000101001000010111100000000000
000000000000000001000010101111111010000111010000000000
000001000000001001100010100101011111111100110000000000
000010000000001111100100000101101001101000000000000000
000000000000000001100000001001111101101100010000000000
000010100000001101000010110001101011011101000000000000
000010100000000011000000001101111110001100000000000000
000001100000000000000011101011011110011100000000000000
000000000000000011100000011001111011100001010000000000
000000000000001101100010100111101001110011100000000000

.logic_tile 8 14
000010000000001111000111011111011010000001010000000000
000001000000000101000011010001010000101001010000000000
111000000000000101000110111001011101010000100000000000
000000000000000111000011101111001000110000010000000000
010000000110010001000010010101111101101000000001000000
010000001110100101100011000101001101111000000000000000
000000000000001001000010001011011000000000110000000000
000000000000000001000011111001011010100000110000000000
000010100000001001000000001101011100101001010000000000
000011100000000001100000001011110000111101010000000000
000000000000000001000111101000000000000000000100000000
000100000000001101000110000111000000000010001000000000
000000001001011000000000000001001001010111100000000000
000000100010101001000000001101011011000111010000000000
010000000000001011000000000111100000000000000000000000
110000001000001111100011110011000000010110100001100000

.logic_tile 9 14
000000000000000101000000000000011001111100100010000010
000000000000000000000010011111011111111100010010000001
111001000000000111000110111000001101101100010100000000
000000000000000000010010000001011001011100100000000000
010000000001010111100000000001111011111000100100000000
010000000000100000100010100000101010111000100000000000
000000000000000101100111001001111110000000000010000000
000000000000000011000100001011101000000000100000000000
000010000000000001100000010111111000101000110100000000
000001000000000000000010000000011110101000110000000000
000010100000000000000110001001111010101000000100000000
000001000000000000000000001001110000111101010000000000
000000000000000001100110010001101010110100010100000000
000000001110000000000010000000111010110100010000000000
000000000000000001100111000000011010000010000000000000
000000000000000011000100000011001111000001000000000000

.ramt_tile 10 14
000000100000000000000011100011100000000000
000000010000000111000000000011101111000001
111000000000100011100000001000000000000000
000000011110000000100000000101000000000000
110000000000000000000111000011000000000010
010000000000000000000100001101000000000000
000000000000100011000000000000000000000000
000010101000000001000000001011000000000000
000000000000000001000110100001100000000000
000000000000001001000110010001000000010000
000011000100000001000010001000000000000000
000001000000000000000000000011000000000000
000000000000000000000111001001000000000010
000000000000000111000000000101100000000000
110000000110000101000000000000000000000000
110000000000000000000000000111000000000000

.logic_tile 11 14
000000000000000000000000000000000001000000001000000000
000100000000001101000000000000001001000000000000001000
111000000000000000000000010101000001000010101010100100
000000001010000000010010000000001011000001010000100111
010000000000000001100010110101001000000100101100000000
110000000000001101000110000001101010100001001000000000
001001000000001001000000000111001000101101111100000000
000000000100000001100010100101101100110111100000000000
000000000000000001100000000101101000000100101100000000
000000000000000000000000000001001010100001001000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110001000000000000110000100000000
000000000000000000000000001001001000001001001000000000
010000000100100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000010000000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010111000000000000000000000000000000000000
010000001110100000100000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000000100000
000000000000000101000000000011000000000000000000000000
000000000000000000100000000000000000000001000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010000000000000000000000000000000010110100100000000
000001000000000000000000000101000000101001010000000000
110000000000000011100000000000011100000100000100000000
110000000000000000000000000000010000000000000000000000

.io_tile 13 14
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000100000000000000000010000000000000000000000000000
000000000000000000010010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
010000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000010000000000000000000000000000000
110000000000000101100000000000000000000000000100000000
110000000000000000100000001111000000000010001000000100

.logic_tile 2 15
000000000000000000000011110000000000000000000000000000
000000000000100000000011110000000000000000000000000000
111000000000000000000000000101101000001110100000000000
000000000000000000000000000000111001001110100000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000001001100000000101101100100011010110000000
000000000000000011000000000000101100100011010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000001100001000000
000000000010000111010000000001101010000000
111010000000000101100011010000000000000000
000001000000001111100011010011000000000000
010001000001100001000110001111000000000000
110010100001010000000100001001100000000000
000000000000000001000000010000000000000000
000000000000000000000011111011000000000000
000000000000000101100010010011100000000000
000000000000000000100011001011000000000000
000000000000000011100000001000000000000000
000000000000000000000000000001000000000000
000100000000100000000000000101100000000000
000100000001000000000010000101100000100000
010000000000000000000000001000000000000000
010000000000000001000000000111000000000000

.logic_tile 4 15
000000000000001000000000010000001010010111000000000000
000000000000001101000010101111011100101011000000100000
000000000000001101000000000011000000011111100000000000
000001000110001101000000001101101110000110000000000100
000000000000001000000111110111101011001110100000100000
000000000000000101000010010000011011001110100000000000
000000000000001000000111100001001000010011100000100000
000000000000000101000100000000011011010011100000000000
000000000000000000000000000101001010000010100000000000
000000000000001101000010111101100000101011110000000010
000000000000000000000010001000000001010000100010000001
000000000000000000000010111111001000100000010011000000
000001000000000000000010001101011100010111110000000010
000000100000000001000000001011110000000001010000000000
000000000000010000000000011000011000000110110000000000
000000000000001101000010110101001011001001110000100000

.logic_tile 5 15
000001000000001111100111011001111111101001110000000000
000010100000000001100011010101111111100010100000000000
111000000000000101100011100001001001010100000000000000
010000000000001101000010110001011011111000000000000000
110000000000000111100000000000001011010111000000000000
100000000000001111000010100101011100101011000000100000
000000000000000111100010110101111110001001010000000000
000000000000000101000010000000101110001001010000000000
000000000000101000000000000011111000010110100000000000
000000000001010101000000000011000000010101010000000000
000000000000001111100000001011100000110110110100000000
000000000000000111100011010111101010100000010001000000
000000000000000000000000001000011011011100000000000000
000000000000000001000000001001001110101100000000000000
000000000000001001100110000001111100101010100100000000
000000000000000001100110001001010000010110100010000000

.logic_tile 6 15
000000000000001101000111101000011111101110000100000000
000000000000000011000000000011011110011101000000000000
111000000000000101100110100101100000001001000000000000
000000000000000000000000001111101001101001010000000000
110000000000001011100011101000011101100010110100000000
100000000000000001000000000011011101010001110000100001
000000000000000101100010100111000001010000100000000000
000000000000000000000010101111101011110000110000000000
000001000000000011100000010000001100001000000010000111
000000100000000000000011101101001000000100000000100011
000000000000000000000110010111101101001110100000000000
000000000000000011000011100101111000001111110000000000
000000000000100000000010101001001110000001010000000000
000000000000010000000111100101010000101001010000000000
000000000000000001100011110101001101010111000000000000
000000000000010000000111110000011001010111000000000000

.logic_tile 7 15
000000000000001000000000000000001111001000000000000000
000000000000000111000010100001011010000100000000000000
000000000000000011100000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000001001000111100101011000011110100000000000
000000000000000101000000000101001100101111110000000010
000000001000001011100000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000001110101000000000000000011011001001010000000000
000000000000010001000000001001011111000110100000000000
000000000000000000000000001101101010010111010000000010
000000000001010000000000000101011110001001010000000000
000000000000001000000000010000000000000000000000000000
000000000001000111000011100000000000000000000000000000
000000001000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 8 15
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
111000000000001000000010100000000000000000000000000000
000100000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000011100000000000000000000000011001111100110000000000
000011100000000000000000000000011011111100110010000010
010000000000100001100000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000001100000010110100100000000
000000000000000000000000000000000000010110101000100000
111000000000001101000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000101001010000000000
000000000000000000000000001111100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000111110000001011000000100000
000000000000000000000000000111001100000000
111000000000000000000000001000000000000000
000000000000001001000000001101000000000000
010000000000000000000110101011100000010000
110000000000000000000011010001100000000000
000100000000000111000000000000000000000000
000000000000000000000011000111000000000000
000000000000000001000000001111000000000000
000000000000001111100000000101100000001000
000000000000001011100111000000000000000000
000000000000001011000010001101000000000000
000001000000001000000000011001000000000000
000010000000001101000011111011000000100000
110000000000000001000000001000000000000000
010000000000000000000000000011000000000000

.logic_tile 11 15
000010101110000000000000001101001010101101110100000000
000001000000000000000000000001011010000100100000000000
111000000000001000000000000011000000111111110000000000
000010000000000011010011110101100000010110100000100000
110000000000001101000000000000000000000000000000000000
110000000000000001000010110000000000000000000000000000
000000000110000111000110001000011010010100000000000100
000000000000000000100000001111010000101000000000000000
000000000000000000000000010000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010100000001011100000000000000011
000000000000000000000000001011001000010000000000000000
010000001110000000000000010011011000101011110000000000
110000000000000000000010000000110000101011110000000000

.logic_tile 12 15
000000000000000000000110100101000000010110100010000000
000000000000000000000000000000100000010110100000100000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000001110000011100000011111100001000000
000000010000000000000011100101001100000000
111000000000000000000000000000000000000000
000000010000000000000000000001000000000000
010000000000000000000111000101000000000000
010000000000000001000010011101100000000000
000000000000000011100111001000000000000000
000000000000000000000100001111000000000000
000000000000000111000000001011100000000000
000000000000000000100000001101100000000000
000000000000000000000111000000000000000000
000000000000001001000000000011000000000000
000100000000000000000010000111000000000000
000100000000000000000011011111100000000000
110000000000000011100000000000000000000000
110000000000000001100010010101000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000011011010111000000000000
000000000000000111000000001011001100101011000000000000
110001000000100001100000000000000000000000000000000000
100010100001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101011001110110000110000000
000000000000000000000010000000001111110110000010000000

.logic_tile 5 16
000000000001001000000110011111000001010110100000000000
000000000000001111000011011101101110100110010000000000
111000000000000001100110110111111000000111010000000000
000000000000000000000010000000011001000111010000000000
110000000000001000000000011011101100101011110100000000
100000000000100001000010010101000000000010100000000010
000000000000000101100010101001000001101111010100000000
000000000000000000100000000011001000001001000000000000
000000100000000001100000001101000001000110000000000000
000000000000000000000000000111101001011111100000000000
000000000000000011000000000000011111010111000000000000
000000000000000000110000001111001001101011000000000000
000000000000100000000000010011101010101011110100000000
000000000001000000000010001001000000000010100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000001100000010110100000000000
000100000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000001100110000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000101000111110101111010001100111100000000
000000000000000000000110000000101000110011000000000000
000000000000000000000000010101001001001100111100000000
000000100000000000000010000000101011110011000000000000
000000000000000101000111100101101000001100111100000000
000000000000000000000100000000101001110011001000000000
000000000000000000000000000111101001001100111100000000
000010100000000000000000000000001011110011000000000000
000000000000000001100110000101101001001100111100000000
000000000000000000000000000000101100110011001000000000
000100000000000000000000000001101001001100111100000000
000100000000000000000000000000101001110011001000000000
110000000000001111100000001000001001001100110100000000
110000000000000001000000001001001101110011000000000010

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000011000000010111100000000000
000000010000000011000011000101101000010000
111000000000000000000000001000000000000000
000000010000000000000000000101000000000000
110000000000000001000000001101100000000000
010000000000000000100000000101100000010000
000000000000000101100000011000000000000000
000000000000001001100011111011000000000000
000000000000000000000011100111100000000001
000000000000000000000110001001000000000000
000000000000000000000011010000000000000000
000000000000001111000111000001000000000000
000000000000000000000000001111000000000000
000000000000000000000010001011100000100000
110000000000001000000000000000000000000000
010000000000000011000011111011000000000000

.logic_tile 11 16
000000000000000001100000010000000001000000001000000000
000000000000000000000011010000001111000000000000001000
111000000000000000000000000001011110101101111100000000
000000000000000000000000000101111000110111100000000000
010000000000000000000010100000001000111100001000000000
110000000000000101000000000000000000111100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000011000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000011110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
010000000000000001
000001010000000100
000000001000000100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000001001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 3
4f170b0f070f870f430f8f7b4f170b0f070f870f430f8f7b477bc32f4707cf3f
870b0f030b070ff3032f830f830b8b2bcb2b8f7b032fc753872b4f170b078f7b
c75b832f4b070f836ba72ba7cb870f53430b430343034f974753832f830f0f03
832fcbb7475b832f0b070ba78703075b1fdbcbb7070bc75b832f4b07cbb7070b
475b832fcbb7830fcbb7430f475b832f830fcbb7830f830fcbb7830fcbb7475b
832fcbb7475b832fcbb7475b832f830f830fcbb7430f430f475bc32f475bc32f
830f830fcbb7430f430f030f830f870b075b430b4f430b07c30f071fcbb7475b
0b070ba787030f03075b430b0f03075b430bcbb7070b075b430bcbb7475b832f
0f030f030f03075b430b0f030f030f03075b430b0f030f030b070ba787030f03
8f0fcb0fcbb70b070f03075b032f070fc30bcb0fcbb70b07c30f430b8f7b430b
8b0bc3030f97430b0f6f4b070f83830fc7174b838f7b430b43038fc3cfd3872f
0b2f0b074fe3430f0f4b830f175b8b0f0fa34f07cf0f8f0f8f0bc3030f03cf0f
c30fcbb7830f4707c30fcbb7030fc30f43030b2f8f3fcbb7870b0f030f030f03
0707470f0b0b0f0f030f030f6ff3c32f0b87c30fcf0f8303cf5b832fc30bcb0f
ecf4ffde5554eedeece1c0f9cd2ab66419c2180f1551830f975b470fcf4b4b07
1038012201001032113d3d2533d65a88e73ee7f31005194a1cc6e720c87bc4e9

.ram_data 3 3
831d09f6047b8cff413b4a22a33d09f6047b8cff413b0a2242020100c9020201
95300d000821800002130132c375437e437e022a0203480040040b35800b422a
420000118b00450889998898e9b9c80014032c120c20af984a22401030030f30
0011800040220011080180010c004002444480004522420000118b0080004522
4022001180000033800002314022011000338000033000338000003380004022
0011800040220011800040220111033000338000033202314022001140220011
0330003380008332823151324303060040020402981488101201340780004022
080180014c008c00400204028c00400204028000042240020402800040220111
cc00cc008c0040020402cc00cc008c0040020402cc00cc00080180014c00cc00
c436017580000a300e1000020203403b862a833780004e7582bb451342220402
84334e310b9d0731162aab11f7088bbb8b33c719422804120c202894e8a00010
00312821c114427d40328ab94664033b851048314b3aca3996220d320e30c734
cbbb800011238933c77f80000132823183fc2a10300f800004201f100d303d00
03bb522a215103330fdf43dfc88840100190c33e0332b3fcc222001166114337
000000000002000000000000000000000000000044445022e4444331c2704811
ffffffffffffffffffffffffffffffffffffffff000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
8a2285b64c3fc47701bb00008a2285b64c3fc47701bb01414040000007042040
0625480780034141000045548bf90511011141410001c0820111000a02230000
48000040008e4423322b223ea99f8aa040430043c0438060c08200110231444b
0004808008800004404b004100078082111d808000c58000004000ca008000c5
08800004008088c40000cc8000c044008c04800004800800008008c80080c888
00400080c008440080800808000400044404808088008800c8000044c8004000
01014404008046020200891002310027808200830c1a009e8888200280808080
404b0041440788078082008388078082008300808085808200830080c0801110
c8c7c487880780820083c8c7c487880780820083c0cbcc0b404b00414043cc0b
ca3acc740080001bc00b410300014d3b4a638a770080455f0233011308800083
cb798372a88803330000ceeccff68aaa0662037200000043c043c43ec0224414
404480030011023d81b2002a51778aae4515cb77c8ff8bb98bb8c3b3c7bfca75
8aba8080221346764e76808045548aa8380340d0000000800441008f04874807
4672562a21994ef28b9b7c40a2aa001482a00ff288dd3803ea00110101338db9
0000000000000000000000000000000000000000111501101377037dca75aa95
ffffffffffffffffffffffffffffffffffffffff000000000000000000000000

.ram_data 3 15
8028000000002222444400008208000000002222444400141055000000000000
000103025655000000005555eabe4014401401040001010440140000d57d0000
0405011000000000aaaaa8aaaaa8000802030300030002000500000000000200
0001280231160000555500000000aaaa55452822022015110110000008080220
02170100022a1010220832203125010030102228200032102028110128003236
0110202213040000222001171100000001002008022000020214000002171010
00000100202200010000020000000000aaaa000055570008aaaa220a22021205
5555000010000020aaaa00000020aaaa000000020200aaaa0000020213010000
300030000008aaaa0000300030000020aaaa0000300020105555000010002010
00000041002000000000aaaa0001000000000080020815150002aaaa00000000
4014c03d020040154040d57d4234032200004215000000020000aaa8aba80000
5555555455540000000000005444000040148028004000014095c03cc03c0000
020388aa100500000101a2a05555aaaac03c054400008a200001000200030002
000800000007000011110082dbf800000222000000c1c03c4545000000000000
0000000000000000000000000000000000000000555400005544000154d50008
ffffffffffffffffffffffffffffffffffffffff000000000000000000000000

.ram_data 10 1
010100220101030201030313032303134376a1f5e771e7b6f22a1bdc37873935
0100031301110313011103130111031301100313010100200101002201010220
00000000000000000000000000000000abbb0333022202220000022200000131
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
010102030101031301030313032303135776fcbb7d57ffffffffffffffffffff
0000013300010312011102120113031303330313031103020010020201010202
00000000000000000000000000000000abbb0333022202230000033300000333
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0101031301010313010303130323021353774108575fffffffffffffffffffff
0000023300000321020003030322031203330313031103130111031301100313
0000000000000000000000000000000001110333022201130000033300000333
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
011103130111031301130213033303035777fefd7dfdffffffffffffffffffff
0111032303110323033303230333012303330312031103130111031301110313
0000000000000000000000000000000001110333033301110111011101110211
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 2 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 3 RESET$SB_IO_IN_$glb_sr
.sym 4 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 6 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 7 pclk$SB_IO_IN_$glb_clk
.sym 8 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 51 processor.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 53 u_st7735_controller.shifter[1]
.sym 67 io_word_address[1]
.sym 79 processor.aluReg[3]
.sym 124 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 144 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 177 processor.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 179 processor.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 180 processor.aluReg[7]
.sym 181 processor.aluReg[5]
.sym 182 processor.aluReg[6]
.sym 183 processor.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 189 io_wstrb
.sym 197 processor.aluReg[1]
.sym 243 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 291 processor.aluReg[9]
.sym 292 io_word_address[3]
.sym 293 processor.aluReg[10]
.sym 294 io_word_address[6]
.sym 295 processor.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 296 processor.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 297 processor.aluReg[11]
.sym 298 processor.aluReg[8]
.sym 309 io_word_address[2]
.sym 311 $PACKER_VCC_NET
.sym 317 io_word_address[4]
.sym 323 RAM.0.9_RDATA_4[1]
.sym 327 processor.aluIn1[7]
.sym 329 processor.aluIn1[5]
.sym 338 io_word_address[2]
.sym 369 io_word_address[4]
.sym 405 processor.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 406 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1]
.sym 407 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 408 processor.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 409 processor.aluReg[12]
.sym 410 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 411 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0]
.sym 414 processor.loadstore_addr_SB_LUT4_O_7_I2[0]
.sym 417 io_word_address[0]
.sym 418 io_word_address[6]
.sym 425 mem_address_SB_LUT4_O_I3[0]
.sym 431 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 433 processor.loadstore_addr[1]
.sym 436 io_word_address[3]
.sym 438 io_wdata[8]
.sym 440 io_word_address[6]
.sym 453 io_word_address[3]
.sym 455 processor.PC[5]
.sym 483 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 485 io_wdata[8]
.sym 519 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1]
.sym 520 u_st7735_controller.shifter[2]
.sym 521 processor.writeBackData_SB_LUT4_O_24_I1[3]
.sym 522 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0]
.sym 523 u_st7735_controller.shifter[5]
.sym 525 u_st7735_controller.shifter[4]
.sym 526 u_st7735_controller.shifter[3]
.sym 536 processor.Bimm[11]
.sym 539 io_word_address[7]
.sym 545 processor.PC[10]
.sym 548 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 556 io_wdata[11]
.sym 567 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 570 processor.aluIn1[12]
.sym 574 processor.aluIn1[12]
.sym 598 processor.aluIn1[6]
.sym 600 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 601 io_wdata[11]
.sym 633 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]
.sym 634 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 635 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1]
.sym 636 u_st7735_controller.shifter[6]
.sym 637 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 638 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 639 io_wdata[12]
.sym 640 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]
.sym 643 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 645 processor.aluIn2[29]
.sym 652 processor.aluIn1[23]
.sym 653 processor.loadstore_addr[23]
.sym 660 processor.aluIn1[9]
.sym 666 io_wdata[3]
.sym 673 io_wdata[2]
.sym 677 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 693 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 709 io_wdata[4]
.sym 746 processor.aluReg[15]
.sym 747 processor.aluReg[13]
.sym 748 io_wdata[8]
.sym 750 processor.aluReg[14]
.sym 751 processor.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 752 processor.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 754 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 755 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 758 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 759 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 763 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 766 processor.aluMinus[11]
.sym 771 io_wdata[0]
.sym 775 io_wdata[4]
.sym 779 io_wdata[4]
.sym 780 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 781 processor.aluIn1[9]
.sym 789 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 801 processor.rs2[12]
.sym 803 io_word_address[6]
.sym 805 io_wdata[12]
.sym 821 processor.PCplus4[10]
.sym 823 io_word_address[6]
.sym 826 io_wdata[4]
.sym 830 pclk$SB_IO_IN
.sym 833 oled_dc$SB_IO_OUT
.sym 836 pclk$SB_IO_IN
.sym 856 pclk$SB_IO_IN
.sym 859 oled_dc$SB_IO_OUT
.sym 862 u_st7735_controller.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 863 io_wdata[9]
.sym 864 io_wdata[11]
.sym 865 u_st7735_controller.shifter[7]
.sym 866 processor.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 868 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[1]
.sym 873 processor.rs2[11]
.sym 885 io_wdata[1]
.sym 889 io_wdata[5]
.sym 892 processor.writeBackData[9]
.sym 895 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 896 processor.Jimm[13]
.sym 903 processor.aluIn1[15]
.sym 905 pclk$SB_IO_IN
.sym 906 processor.aluReg[15]
.sym 908 processor.aluReg[13]
.sym 910 io_wdata[8]
.sym 936 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 937 oled_dc$SB_IO_OUT
.sym 938 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 941 oled_dc$SB_IO_OUT
.sym 944 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 970 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 975 u_st7735_controller.shifter[8]
.sym 976 u_st7735_controller.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 977 u_st7735_controller.shifter[9]
.sym 978 u_st7735_controller.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 979 u_st7735_controller.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 980 u_st7735_controller.shifter[10]
.sym 994 io_word_address[1]
.sym 1004 RAM.0.10_RDATA[2]
.sym 1010 io_wdata[7]
.sym 1011 io_wdata[11]
.sym 1016 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 1018 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 1026 io_wstrb
.sym 1031 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 1036 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 1040 io_wdata[1]
.sym 1052 mem_rdata[9]
.sym 1055 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 1089 u_st7735_controller.shifter[11]
.sym 1090 u_st7735_controller.shifter[13]
.sym 1091 u_st7735_controller.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 1092 u_st7735_controller.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 1093 u_st7735_controller.shifter[12]
.sym 1104 io_word_address[0]
.sym 1108 processor.Jimm[13]
.sym 1128 io_wdata[10]
.sym 1132 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 1164 processor.Jimm[13]
.sym 1166 processor.Bimm[5]
.sym 1167 io_wdata[1]
.sym 1202 u_st7735_controller.oled_dc_SB_DFFESS_Q_S
.sym 1203 oled_dc$SB_IO_OUT
.sym 1205 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 1206 u_st7735_controller.oled_dc_SB_DFFESS_Q_E
.sym 1207 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 1208 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 1210 processor.aluReg[21]
.sym 1211 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 1220 io_wdata[13]
.sym 1227 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 1235 processor.aluIn1[20]
.sym 1236 processor.Bimm[3]
.sym 1238 processor.Bimm[2]
.sym 1244 processor.Jimm[13]
.sym 1252 io_wdata[4]
.sym 1257 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 1277 io_wdata[5]
.sym 1317 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 1318 u_st7735_controller.bitcount[2]
.sym 1319 u_st7735_controller.bitcount_SB_DFFESR_Q_D[3]
.sym 1320 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 1321 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 1322 oled_clk_SB_LUT4_I3_1_O[0]
.sym 1323 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 1324 io_wstrb
.sym 1325 mem_rdata[18]
.sym 1338 io_word_address[5]
.sym 1349 processor.aluIn1[21]
.sym 1366 u_st7735_controller.oled_dc_SB_DFFESS_Q_S
.sym 1393 oled_dc$SB_IO_OUT
.sym 1403 oled_reset$SB_IO_OUT
.sym 1408 oled_clk$SB_IO_OUT
.sym 1424 oled_clk$SB_IO_OUT
.sym 1425 oled_reset$SB_IO_OUT
.sym 1432 oled_clk$SB_IO_OUT
.sym 1433 oled_clk_SB_LUT4_I2_O
.sym 1434 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 1435 oled_clk_SB_LUT4_I3_1_O[1]
.sym 1436 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 1440 oled_mosi$SB_IO_OUT
.sym 1449 io_wdata[6]
.sym 1450 io_word_address[1]
.sym 1455 oled_clk_SB_LUT4_I3_1_O[0]
.sym 1487 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 1489 io_wstrb
.sym 1500 oled_reset$SB_IO_OUT
.sym 1546 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 1551 oled_reset$SB_IO_OUT
.sym 1552 io_wdata[27]
.sym 1556 io_wstrb
.sym 1569 RAM.0.0_RDATA[2]
.sym 1575 io_wdata[31]
.sym 1667 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 1688 io_wdata[24]
.sym 1690 processor.aluReg[29]
.sym 1882 processor.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 1883 processor.aluReg[3]
.sym 1894 u_st7735_controller.shifter[1]
.sym 1895 processor.aluReg[12]
.sym 1944 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 1953 io_word_address[6]
.sym 2063 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 2064 processor.aluReg[0]
.sym 2065 processor.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 2066 processor.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 2067 processor.aluReg[2]
.sym 2068 processor.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 2069 processor.aluReg[4]
.sym 2070 processor.aluReg[1]
.sym 2073 io_word_address[3]
.sym 2074 io_wdata[12]
.sym 2075 io_wdata[12]
.sym 2077 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 2079 io_wdata[8]
.sym 2082 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2086 io_word_address[7]
.sym 2105 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2111 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2118 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2124 mem_address_SB_LUT4_O_I3[2]
.sym 2125 processor.Bimm[5]
.sym 2127 io_wdata[1]
.sym 2128 processor.PC[4]
.sym 2136 io_wdata[12]
.sym 2139 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2140 processor.aluIn1[6]
.sym 2141 processor.aluIn1[10]
.sym 2143 io_wdata[8]
.sym 2145 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2155 io_wdata[1]
.sym 2157 processor.aluReg[6]
.sym 2163 u_st7735_controller.shifter[0]
.sym 2166 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2167 io_wstrb
.sym 2174 processor.aluReg[4]
.sym 2182 io_word_address[6]
.sym 2209 processor.aluReg[4]
.sym 2210 processor.aluReg[6]
.sym 2212 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2221 io_wstrb
.sym 2222 io_word_address[6]
.sym 2223 u_st7735_controller.shifter[0]
.sym 2224 io_wdata[1]
.sym 2231 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 2232 pclk$SB_IO_IN_$glb_clk
.sym 2234 io_word_address[4]
.sym 2235 io_word_address[5]
.sym 2236 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 2237 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2]
.sym 2238 RAM.0.9_RDATA_4[1]
.sym 2239 RAM.0.9_RDATA_3[1]
.sym 2240 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3]
.sym 2241 io_word_address[2]
.sym 2243 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2244 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2246 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2249 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 2250 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2251 u_st7735_controller.shifter[0]
.sym 2252 io_wdata[9]
.sym 2253 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 2255 processor.aluReg[0]
.sym 2256 u_st7735_controller.shifter_SB_DFFESR_Q_R
.sym 2258 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 2260 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 2261 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 2262 processor.Bimm[6]
.sym 2263 processor.Bimm[7]
.sym 2264 processor.aluIn1[8]
.sym 2265 io_word_address[3]
.sym 2267 io_word_address[4]
.sym 2268 RAM.0.1_RDATA_8[1]
.sym 2269 io_word_address[6]
.sym 2270 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2274 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2276 processor.aluIn1[11]
.sym 2277 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2279 processor.aluReg[9]
.sym 2280 io_wdata[9]
.sym 2281 processor.aluIn1[9]
.sym 2287 processor.aluReg[9]
.sym 2290 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2291 processor.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 2294 processor.aluReg[8]
.sym 2297 processor.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 2298 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2300 processor.aluReg[6]
.sym 2304 processor.aluIn1[7]
.sym 2306 processor.aluIn1[5]
.sym 2307 processor.aluReg[5]
.sym 2314 processor.aluReg[7]
.sym 2315 processor.aluIn1[6]
.sym 2317 processor.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 2320 processor.aluReg[7]
.sym 2322 processor.aluReg[9]
.sym 2323 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2332 processor.aluReg[5]
.sym 2334 processor.aluReg[7]
.sym 2335 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2338 processor.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 2339 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2340 processor.aluIn1[7]
.sym 2344 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2345 processor.aluIn1[5]
.sym 2346 processor.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 2350 processor.aluIn1[6]
.sym 2352 processor.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 2353 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2356 processor.aluReg[6]
.sym 2357 processor.aluReg[8]
.sym 2359 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2366 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 2367 pclk$SB_IO_IN_$glb_clk
.sym 2369 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2370 processor.loadstore_addr[1]
.sym 2371 processor.loadstore_addr[2]
.sym 2372 processor.loadstore_addr[3]
.sym 2373 processor.loadstore_addr[4]
.sym 2374 processor.loadstore_addr[5]
.sym 2375 processor.loadstore_addr[6]
.sym 2376 processor.loadstore_addr[7]
.sym 2377 processor.aluReg[5]
.sym 2379 io_word_address[6]
.sym 2383 processor.aluReg[6]
.sym 2384 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2385 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2386 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2387 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 2392 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 2396 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 2397 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2398 processor.aluIn1[13]
.sym 2399 RAM.0.9_RDATA_3[1]
.sym 2400 RAM.0.0_RDATA[2]
.sym 2401 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2402 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2403 io_word_address[3]
.sym 2404 processor.loadstore_addr[1]
.sym 2405 processor.aluReg[10]
.sym 2407 io_word_address[6]
.sym 2413 processor.aluReg[11]
.sym 2415 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2422 processor.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 2424 processor.aluIn1[10]
.sym 2427 processor.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 2428 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2430 processor.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 2432 processor.aluReg[10]
.sym 2434 processor.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 2435 mem_address_SB_LUT4_O_I3[0]
.sym 2436 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2437 mem_address_SB_LUT4_O_I3[2]
.sym 2438 processor.aluReg[9]
.sym 2440 processor.aluIn1[9]
.sym 2444 processor.aluReg[11]
.sym 2445 processor.aluIn1[11]
.sym 2446 mem_address_SB_LUT4_O_I3[1]
.sym 2448 processor.aluIn1[8]
.sym 2450 processor.PC[5]
.sym 2451 processor.loadstore_addr[5]
.sym 2452 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2453 processor.aluReg[8]
.sym 2455 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2456 processor.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 2457 processor.aluIn1[9]
.sym 2462 mem_address_SB_LUT4_O_I3[2]
.sym 2463 processor.PC[5]
.sym 2464 processor.loadstore_addr[5]
.sym 2467 processor.aluIn1[10]
.sym 2468 processor.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 2469 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2473 mem_address_SB_LUT4_O_I3[1]
.sym 2474 mem_address_SB_LUT4_O_I3[0]
.sym 2476 mem_address_SB_LUT4_O_I3[2]
.sym 2480 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2481 processor.aluReg[8]
.sym 2482 processor.aluReg[10]
.sym 2486 processor.aluReg[11]
.sym 2487 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2488 processor.aluReg[9]
.sym 2491 processor.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 2492 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2494 processor.aluIn1[11]
.sym 2497 processor.aluIn1[8]
.sym 2498 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2499 processor.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 2501 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 2502 pclk$SB_IO_IN_$glb_clk
.sym 2504 mem_address_SB_LUT4_O_I3[1]
.sym 2505 processor.loadstore_addr[9]
.sym 2506 processor.loadstore_addr[10]
.sym 2507 processor.loadstore_addr[11]
.sym 2508 processor.loadstore_addr[12]
.sym 2517 io_wdata[11]
.sym 2519 processor.loadstore_addr[3]
.sym 2520 io_word_address[3]
.sym 2522 io_wdata[9]
.sym 2523 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2524 io_word_address[6]
.sym 2525 processor.loadstore_addr[1]
.sym 2527 processor.loadstore_addr[2]
.sym 2528 processor.Bimm[5]
.sym 2530 io_wdata[12]
.sym 2531 io_word_address[6]
.sym 2532 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2533 RAM.0.10_RDATA[2]
.sym 2535 io_wdata[14]
.sym 2536 processor.aluIn1[22]
.sym 2537 processor.PC[11]
.sym 2538 processor.loadstore_addr[19]
.sym 2539 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2540 io_wdata[11]
.sym 2541 u_st7735_controller.shifter[5]
.sym 2543 processor.aluReg[13]
.sym 2544 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2549 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2550 io_wdata[9]
.sym 2557 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2560 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2561 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2562 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2563 processor.aluReg[11]
.sym 2564 processor.aluReg[8]
.sym 2567 processor.aluReg[10]
.sym 2568 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 2570 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2571 processor.aluIn1[12]
.sym 2572 processor.aluIn1[8]
.sym 2575 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2576 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2577 processor.aluReg[12]
.sym 2578 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2582 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1]
.sym 2583 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2584 processor.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 2585 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2587 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0]
.sym 2588 processor.aluReg[13]
.sym 2591 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2592 processor.aluReg[12]
.sym 2593 processor.aluReg[10]
.sym 2596 processor.aluReg[8]
.sym 2598 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2599 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2602 processor.aluIn1[8]
.sym 2603 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2604 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2605 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2609 processor.aluReg[13]
.sym 2610 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2611 processor.aluReg[11]
.sym 2614 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2615 processor.aluIn1[12]
.sym 2616 processor.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 2620 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0]
.sym 2621 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1]
.sym 2622 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2623 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 2626 processor.aluIn1[8]
.sym 2627 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2628 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2629 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2636 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 2637 pclk$SB_IO_IN_$glb_clk
.sym 2642 processor.loadstore_addr[19]
.sym 2643 processor.loadstore_addr[20]
.sym 2644 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 2645 processor.loadstore_addr[22]
.sym 2646 processor.loadstore_addr[23]
.sym 2649 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 2651 processor.aluIn1[2]
.sym 2652 processor.Bimm[10]
.sym 2653 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 2654 processor.Bimm[9]
.sym 2655 processor.aluIn1[10]
.sym 2657 processor.aluIn1[6]
.sym 2658 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2659 processor.aluIn1[14]
.sym 2660 processor.loadstore_addr[9]
.sym 2661 processor.aluIn1[0]
.sym 2662 processor.loadstore_addr[10]
.sym 2663 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 2665 processor.Bimm[8]
.sym 2666 io_wdata[5]
.sym 2667 io_wdata[1]
.sym 2669 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 2670 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 2671 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 2672 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2673 io_wdata[13]
.sym 2674 io_wstrb
.sym 2675 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2676 processor.aluIn1[14]
.sym 2678 processor.aluIn1[10]
.sym 2680 io_wdata[12]
.sym 2683 io_wdata[8]
.sym 2692 processor.aluReg[9]
.sym 2693 io_wstrb
.sym 2694 io_wdata[5]
.sym 2696 io_wdata[3]
.sym 2697 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2698 processor.aluIn1[9]
.sym 2699 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2700 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2702 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 2703 io_wdata[4]
.sym 2705 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2707 u_st7735_controller.shifter[3]
.sym 2708 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1]
.sym 2711 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0]
.sym 2712 u_st7735_controller.shifter[1]
.sym 2714 u_st7735_controller.shifter[4]
.sym 2715 io_word_address[6]
.sym 2716 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2717 u_st7735_controller.shifter[2]
.sym 2721 io_wdata[2]
.sym 2723 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2725 processor.aluReg[9]
.sym 2726 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2728 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2731 io_word_address[6]
.sym 2732 io_wdata[2]
.sym 2733 io_wstrb
.sym 2734 u_st7735_controller.shifter[1]
.sym 2737 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1]
.sym 2738 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 2739 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2740 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0]
.sym 2743 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2744 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2745 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2746 processor.aluIn1[9]
.sym 2749 u_st7735_controller.shifter[4]
.sym 2750 io_wstrb
.sym 2751 io_wdata[5]
.sym 2752 io_word_address[6]
.sym 2761 io_wdata[4]
.sym 2762 io_wstrb
.sym 2763 u_st7735_controller.shifter[3]
.sym 2764 io_word_address[6]
.sym 2767 io_word_address[6]
.sym 2768 u_st7735_controller.shifter[2]
.sym 2769 io_wstrb
.sym 2770 io_wdata[3]
.sym 2771 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 2772 pclk$SB_IO_IN_$glb_clk
.sym 2774 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2775 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]
.sym 2776 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 2777 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 2778 processor.PC[11]
.sym 2779 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2780 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 2781 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2783 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 2786 processor.aluIn1[3]
.sym 2787 processor.loadstore_addr[22]
.sym 2788 processor.aluIn1[9]
.sym 2790 processor.aluIn1[11]
.sym 2792 processor.writeBackData_SB_LUT4_O_24_I1[3]
.sym 2793 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 2794 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2795 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2796 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2797 mem_rdata[15]
.sym 2798 io_word_address[6]
.sym 2799 processor.PC[11]
.sym 2801 RAM.0.1_RDATA_8[1]
.sym 2802 processor.aluIn1[0]
.sym 2803 processor.PCplus4[11]
.sym 2804 processor.aluIn1[12]
.sym 2805 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 2806 processor.Bimm[6]
.sym 2807 processor.Bimm[7]
.sym 2808 io_word_address[4]
.sym 2809 io_word_address[6]
.sym 2811 processor.aluReg[14]
.sym 2812 u_st7735_controller.shifter[6]
.sym 2813 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2814 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2820 io_wdata[9]
.sym 2827 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]
.sym 2828 processor.aluReg[11]
.sym 2829 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2830 io_word_address[6]
.sym 2831 io_wdata[6]
.sym 2832 u_st7735_controller.shifter[5]
.sym 2833 processor.aluIn1[9]
.sym 2834 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2836 processor.aluReg[10]
.sym 2837 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2838 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2839 io_wdata[4]
.sym 2841 processor.rs2[12]
.sym 2843 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2844 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]
.sym 2845 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 2847 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2848 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2849 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 2850 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]
.sym 2851 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2852 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2853 processor.aluIn1[10]
.sym 2856 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2858 io_wstrb
.sym 2860 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 2861 processor.aluIn1[10]
.sym 2862 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 2863 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2866 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]
.sym 2867 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]
.sym 2868 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]
.sym 2869 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 2873 processor.aluReg[11]
.sym 2874 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2875 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2878 io_word_address[6]
.sym 2879 io_wstrb
.sym 2880 u_st7735_controller.shifter[5]
.sym 2881 io_wdata[6]
.sym 2884 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 2885 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 2886 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2887 processor.aluIn1[10]
.sym 2890 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 2891 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2892 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 2893 processor.aluIn1[9]
.sym 2897 processor.rs2[12]
.sym 2898 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2899 io_wdata[4]
.sym 2902 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2903 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 2905 processor.aluReg[10]
.sym 2906 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 2907 pclk$SB_IO_IN_$glb_clk
.sym 2909 processor.writeBackData_SB_LUT4_O_22_I1[3]
.sym 2910 RAM.0.9_RDATA_8[1]
.sym 2911 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 2912 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 2913 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 2914 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[3]
.sym 2915 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[1]
.sym 2916 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0]
.sym 2917 io_wdata[6]
.sym 2918 processor.aluMinus[9]
.sym 2921 io_wdata[2]
.sym 2923 processor.rs2[8]
.sym 2924 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2925 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 2926 processor.registerFile.0.0_WCLKE
.sym 2927 io_wdata[6]
.sym 2928 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 2929 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 2931 io_wdata[0]
.sym 2933 processor.loadstore_addr[1]
.sym 2934 processor.aluIn1[13]
.sym 2935 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 2936 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 2937 processor.PC[11]
.sym 2938 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 2939 RAM.0.9_RDATA_3[1]
.sym 2941 processor.aluReg[15]
.sym 2942 processor.PC[12]
.sym 2943 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2944 RAM.0.0_RDATA[2]
.sym 2946 io_wdata[2]
.sym 2948 io_wdata[0]
.sym 2952 io_word_address[6]
.sym 2954 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2956 processor.rs2[8]
.sym 2962 processor.aluIn1[13]
.sym 2966 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 2967 processor.aluIn1[14]
.sym 2971 processor.aluReg[13]
.sym 2974 processor.aluReg[14]
.sym 2975 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 2976 processor.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 2983 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 2984 processor.aluIn1[15]
.sym 2985 processor.rs2[8]
.sym 2986 processor.aluReg[15]
.sym 2989 processor.aluReg[12]
.sym 2991 processor.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 2992 processor.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 2993 io_wdata[0]
.sym 2995 processor.aluIn1[15]
.sym 2996 processor.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 2997 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 3001 processor.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 3002 processor.aluIn1[13]
.sym 3004 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 3007 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 3009 io_wdata[0]
.sym 3010 processor.rs2[8]
.sym 3019 processor.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 3021 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 3022 processor.aluIn1[14]
.sym 3025 processor.aluReg[15]
.sym 3026 processor.aluReg[13]
.sym 3027 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3031 processor.aluReg[12]
.sym 3032 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3034 processor.aluReg[14]
.sym 3041 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 3042 pclk$SB_IO_IN_$glb_clk
.sym 3044 mem_rdata[9]
.sym 3045 io_word_address[9]
.sym 3046 RAM.0.10_RDATA[2]
.sym 3047 processor.mem_rdata_SB_LUT4_O_22_I2[1]
.sym 3048 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 3049 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 3050 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]
.sym 3051 io_word_address[10]
.sym 3056 io_wdata[3]
.sym 3058 processor.rs2[9]
.sym 3059 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 3060 processor.rs2[11]
.sym 3061 processor.state_SB_LUT4_I3_O
.sym 3062 processor.writeBackData[7]
.sym 3063 processor.writeBackData_SB_LUT4_O_22_I1[3]
.sym 3065 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3066 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 3067 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 3068 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 3069 processor.Jimm[12]
.sym 3070 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 3071 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 3072 processor.Bimm[5]
.sym 3074 io_wdata[6]
.sym 3075 processor.aluIn1[22]
.sym 3076 processor.rs2[14]
.sym 3079 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3081 io_wdata[3]
.sym 3082 io_wdata[9]
.sym 3083 processor.rs2[11]
.sym 3084 io_wdata[11]
.sym 3087 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3088 io_wstrb
.sym 3089 u_st7735_controller.oled_dc_SB_DFFESS_Q_E
.sym 3091 processor.rs2[9]
.sym 3098 io_wdata[1]
.sym 3099 io_wdata[8]
.sym 3101 processor.aluReg[14]
.sym 3102 u_st7735_controller.shifter[7]
.sym 3111 u_st7735_controller.shifter[6]
.sym 3113 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3118 io_word_address[6]
.sym 3119 io_wstrb
.sym 3120 processor.rs2[11]
.sym 3122 io_wdata[7]
.sym 3123 processor.aluReg[16]
.sym 3126 io_wdata[3]
.sym 3127 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 3128 processor.rs2[9]
.sym 3142 io_wstrb
.sym 3143 u_st7735_controller.shifter[7]
.sym 3144 io_wdata[8]
.sym 3145 io_word_address[6]
.sym 3148 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 3149 processor.rs2[9]
.sym 3150 io_wdata[1]
.sym 3155 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 3156 io_wdata[3]
.sym 3157 processor.rs2[11]
.sym 3160 u_st7735_controller.shifter[6]
.sym 3161 io_wstrb
.sym 3162 io_word_address[6]
.sym 3163 io_wdata[7]
.sym 3166 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3167 processor.aluReg[16]
.sym 3168 processor.aluReg[14]
.sym 3176 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 3177 pclk$SB_IO_IN_$glb_clk
.sym 3179 processor.Bimm[5]
.sym 3180 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 3181 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[9]
.sym 3182 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 3183 io_wdata[10]
.sym 3184 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 3185 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 3186 processor.Jimm[13]
.sym 3187 processor.aluReg[12]
.sym 3192 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]
.sym 3193 io_wdata[12]
.sym 3194 io_word_address[7]
.sym 3196 io_wdata[8]
.sym 3201 RAM.0.9_RDATA_7[0]
.sym 3202 RAM.0.10_RDATA[2]
.sym 3203 u_st7735_controller.oled_dc_SB_DFFESS_Q_S
.sym 3205 io_wdata[13]
.sym 3206 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 3208 mem_rdata[24]
.sym 3209 processor.aluReg[16]
.sym 3210 processor.Jimm[13]
.sym 3211 io_wdata[5]
.sym 3212 mem_rdata[25]
.sym 3213 io_wdata[1]
.sym 3215 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 3234 u_st7735_controller.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 3236 io_wdata[11]
.sym 3237 u_st7735_controller.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 3238 u_st7735_controller.shifter[10]
.sym 3239 io_wdata[0]
.sym 3243 io_wdata[9]
.sym 3244 io_wdata[1]
.sym 3245 io_wdata[2]
.sym 3249 io_wstrb
.sym 3252 io_wdata[10]
.sym 3254 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3257 u_st7735_controller.shifter[8]
.sym 3258 io_word_address[6]
.sym 3259 u_st7735_controller.shifter[9]
.sym 3260 u_st7735_controller.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 3271 io_wdata[0]
.sym 3272 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3274 u_st7735_controller.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 3277 io_wdata[11]
.sym 3278 io_wstrb
.sym 3279 u_st7735_controller.shifter[10]
.sym 3280 io_word_address[6]
.sym 3283 io_wdata[1]
.sym 3284 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3285 u_st7735_controller.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 3289 io_wdata[10]
.sym 3290 io_word_address[6]
.sym 3291 u_st7735_controller.shifter[9]
.sym 3292 io_wstrb
.sym 3295 io_word_address[6]
.sym 3296 io_wdata[9]
.sym 3297 io_wstrb
.sym 3298 u_st7735_controller.shifter[8]
.sym 3301 io_wdata[2]
.sym 3303 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3304 u_st7735_controller.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 3311 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 3312 pclk$SB_IO_IN_$glb_clk
.sym 3314 processor.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 3315 processor.aluReg[16]
.sym 3316 io_wdata[14]
.sym 3317 processor.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 3318 processor.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 3319 processor.aluReg[17]
.sym 3320 processor.aluReg[21]
.sym 3321 io_wdata[13]
.sym 3326 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 3329 io_wdata[9]
.sym 3331 mem_rdata[13]
.sym 3333 processor.Bimm[5]
.sym 3334 processor.aluReg[14]
.sym 3335 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 3337 mem_rdata[25]
.sym 3338 io_word_address[5]
.sym 3339 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 3341 io_word_address[4]
.sym 3342 processor.aluReg[22]
.sym 3343 processor.aluReg[21]
.sym 3344 io_word_address[4]
.sym 3345 processor.Bimm[6]
.sym 3347 processor.Bimm[7]
.sym 3348 processor.Jimm[13]
.sym 3349 io_word_address[6]
.sym 3350 io_word_address[3]
.sym 3352 io_word_address[6]
.sym 3360 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3361 oled_clk_SB_LUT4_I3_1_O[1]
.sym 3368 u_st7735_controller.shifter[11]
.sym 3371 io_wstrb
.sym 3372 io_wdata[3]
.sym 3375 io_wdata[5]
.sym 3377 u_st7735_controller.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 3378 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3379 u_st7735_controller.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 3381 io_word_address[6]
.sym 3384 io_word_address[6]
.sym 3386 u_st7735_controller.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 3387 io_wdata[12]
.sym 3388 u_st7735_controller.shifter[12]
.sym 3395 io_wdata[4]
.sym 3398 io_wdata[13]
.sym 3406 io_wdata[3]
.sym 3408 u_st7735_controller.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 3409 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3413 io_wdata[5]
.sym 3414 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3415 u_st7735_controller.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 3418 io_word_address[6]
.sym 3419 io_wstrb
.sym 3420 u_st7735_controller.shifter[12]
.sym 3421 io_wdata[13]
.sym 3424 io_wstrb
.sym 3425 u_st7735_controller.shifter[11]
.sym 3426 io_wdata[12]
.sym 3427 io_word_address[6]
.sym 3430 io_wdata[4]
.sym 3432 u_st7735_controller.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 3433 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 3446 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 3447 pclk$SB_IO_IN_$glb_clk
.sym 3449 processor.aluReg[20]
.sym 3450 processor.aluReg[18]
.sym 3451 processor.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 3452 u_st7735_controller.shifter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3453 processor.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 3454 processor.aluReg[19]
.sym 3455 processor.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 3456 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 3458 processor.aluReg[17]
.sym 3461 processor.aluIn1[18]
.sym 3463 processor.aluIn1[24]
.sym 3464 processor.registerFile.0.0_WCLKE
.sym 3465 processor.aluIn1[26]
.sym 3469 processor.aluIn1[30]
.sym 3470 processor.aluReg[16]
.sym 3473 io_wdata[15]
.sym 3475 $PACKER_VCC_NET
.sym 3476 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 3478 $PACKER_GND_NET
.sym 3483 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 3486 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3491 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3504 u_st7735_controller.oled_dc_SB_DFFESS_Q_E
.sym 3505 io_wstrb
.sym 3507 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3508 io_word_address[5]
.sym 3514 $PACKER_GND_NET
.sym 3516 oled_clk_SB_LUT4_I3_1_O[0]
.sym 3520 oled_clk_SB_LUT4_I3_1_O[1]
.sym 3522 u_st7735_controller.oled_dc_SB_DFFESS_Q_S
.sym 3525 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 3531 oled_clk_SB_LUT4_I3_1_O[2]
.sym 3532 io_word_address[6]
.sym 3537 io_word_address[5]
.sym 3538 io_word_address[6]
.sym 3541 $PACKER_GND_NET
.sym 3553 io_word_address[6]
.sym 3555 io_wstrb
.sym 3560 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3562 io_wstrb
.sym 3565 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 3567 io_word_address[6]
.sym 3571 oled_clk_SB_LUT4_I3_1_O[1]
.sym 3572 io_wstrb
.sym 3573 oled_clk_SB_LUT4_I3_1_O[2]
.sym 3574 oled_clk_SB_LUT4_I3_1_O[0]
.sym 3581 u_st7735_controller.oled_dc_SB_DFFESS_Q_E
.sym 3582 pclk$SB_IO_IN_$glb_clk
.sym 3583 u_st7735_controller.oled_dc_SB_DFFESS_Q_S
.sym 3584 u_st7735_controller.bitcount[4]
.sym 3585 oled_mosi_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 3586 u_st7735_controller.shifter[14]
.sym 3587 oled_mosi$SB_IO_OUT
.sym 3588 u_st7735_controller.bitcount[3]
.sym 3589 oled_clk_SB_LUT4_I3_1_O[2]
.sym 3590 io_wdata[15]
.sym 3596 processor.aluIn1[19]
.sym 3598 processor.aluIn1[25]
.sym 3600 u_st7735_controller.oled_dc_SB_DFFESS_Q_E
.sym 3602 processor.aluIn1[23]
.sym 3605 processor.aluReg[18]
.sym 3606 processor.aluIn1[17]
.sym 3607 io_wstrb
.sym 3611 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 3620 io_word_address[6]
.sym 3647 u_st7735_controller.bitcount[2]
.sym 3650 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3653 u_st7735_controller.bitcount[4]
.sym 3654 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 3657 io_wstrb
.sym 3659 $PACKER_VCC_NET
.sym 3665 u_st7735_controller.bitcount[3]
.sym 3668 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 3669 $nextpnr_ICESTORM_LC_5$O
.sym 3672 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3675 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3677 $PACKER_VCC_NET
.sym 3678 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 3679 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3681 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3683 u_st7735_controller.bitcount[2]
.sym 3684 $PACKER_VCC_NET
.sym 3685 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 3687 $nextpnr_ICESTORM_LC_6$I3
.sym 3689 $PACKER_VCC_NET
.sym 3690 u_st7735_controller.bitcount[3]
.sym 3691 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 3697 $nextpnr_ICESTORM_LC_6$I3
.sym 3703 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3706 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 3707 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 3708 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 3712 u_st7735_controller.bitcount[3]
.sym 3713 u_st7735_controller.bitcount[4]
.sym 3714 u_st7735_controller.bitcount[2]
.sym 3716 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 3717 pclk$SB_IO_IN_$glb_clk
.sym 3718 io_wstrb
.sym 3721 $PACKER_GND_NET
.sym 3724 oled_cs_SB_LUT4_O_I3
.sym 3728 io_word_address[3]
.sym 3742 io_wdata[24]
.sym 3749 io_wdata[1]
.sym 3750 processor.aluReg[28]
.sym 3753 processor.aluIn1[29]
.sym 3762 oled_reset$SB_IO_OUT
.sym 3781 io_word_address[3]
.sym 3782 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3787 io_wstrb
.sym 3790 oled_clk$SB_IO_OUT
.sym 3792 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3793 oled_cs_SB_LUT4_O_I3
.sym 3798 oled_clk$SB_IO_OUT
.sym 3802 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 3818 oled_clk$SB_IO_OUT
.sym 3820 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 3823 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 3824 io_wstrb
.sym 3825 oled_clk$SB_IO_OUT
.sym 3826 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3829 io_wstrb
.sym 3831 io_word_address[3]
.sym 3832 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3835 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 3837 oled_cs_SB_LUT4_O_I3
.sym 3838 oled_clk$SB_IO_OUT
.sym 3844 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 3852 pclk$SB_IO_IN_$glb_clk
.sym 3855 processor.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 3858 processor.aluReg[29]
.sym 3863 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3867 io_word_address[3]
.sym 3869 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 3871 io_word_address[6]
.sym 3872 RAM.0.11_RDATA[0]
.sym 3877 $PACKER_GND_NET
.sym 3879 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 3884 oled_cs_SB_LUT4_O_I3
.sym 3909 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3911 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3933 io_wdata[1]
.sym 3936 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3952 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3982 io_wdata[1]
.sym 3986 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 3987 pclk$SB_IO_IN_$glb_clk
.sym 3988 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 3998 io_word_address[6]
.sym 4010 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4145 io_word_address[6]
.sym 4237 RAM.0.1_RDATA_8[1]
.sym 4239 RAM.0.1_RDATA_6[1]
.sym 4241 RAM.0.1_RDATA_5[1]
.sym 4243 RAM.0.1_RDATA_4[1]
.sym 4251 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 4253 processor.loadstore_addr[12]
.sym 4254 mem_address_SB_LUT4_O_I3[2]
.sym 4256 processor.Bimm[5]
.sym 4258 RAM.0.10_RDATA[2]
.sym 4260 io_word_address[5]
.sym 4261 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 4282 processor.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 4285 processor.aluReg[4]
.sym 4291 processor.aluReg[2]
.sym 4297 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4301 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4309 processor.aluIn1[3]
.sym 4330 processor.aluReg[2]
.sym 4331 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4333 processor.aluReg[4]
.sym 4337 processor.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 4338 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4339 processor.aluIn1[3]
.sym 4358 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 4359 pclk$SB_IO_IN_$glb_clk
.sym 4365 RAM.0.1_RDATA_3[1]
.sym 4367 RAM.0.1_RDATA_2[1]
.sym 4369 RAM.0.1_RDATA_1[1]
.sym 4371 RAM.0.1_RDATA[1]
.sym 4373 io_wdata[14]
.sym 4375 processor.loadstore_addr[1]
.sym 4376 io_wdata[14]
.sym 4377 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 4379 io_word_address[6]
.sym 4382 io_word_address[6]
.sym 4384 RAM.0.1_RDATA_8[1]
.sym 4385 io_word_address[3]
.sym 4388 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 4391 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4393 $PACKER_VCC_NET
.sym 4394 processor.PC[7]
.sym 4395 processor.aluIn1[1]
.sym 4397 io_wdata[10]
.sym 4400 io_wdata[15]
.sym 4402 processor.aluIn1[4]
.sym 4403 processor.aluIn1[0]
.sym 4404 processor.aluIn1[3]
.sym 4407 io_word_address[4]
.sym 4409 io_word_address[5]
.sym 4416 processor.aluIn1[7]
.sym 4420 processor.PC[7]
.sym 4422 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 4424 RAM.0.1_RDATA_7[0]
.sym 4428 RAM.0.1_RDATA_4[1]
.sym 4431 io_word_address[3]
.sym 4443 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 4445 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4446 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4447 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4449 processor.aluReg[1]
.sym 4453 processor.aluIn1[1]
.sym 4454 processor.aluReg[3]
.sym 4455 processor.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 4457 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4458 processor.aluIn1[0]
.sym 4459 processor.aluIn1[4]
.sym 4460 processor.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 4462 processor.aluReg[5]
.sym 4467 processor.aluReg[0]
.sym 4469 processor.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 4470 processor.aluReg[2]
.sym 4471 processor.aluIn1[2]
.sym 4472 processor.aluReg[4]
.sym 4473 processor.aluReg[1]
.sym 4475 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4476 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 4478 processor.aluReg[4]
.sym 4481 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4482 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4483 processor.aluReg[1]
.sym 4484 processor.aluIn1[0]
.sym 4487 processor.aluReg[0]
.sym 4488 processor.aluReg[2]
.sym 4490 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4494 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4495 processor.aluReg[3]
.sym 4496 processor.aluReg[1]
.sym 4499 processor.aluIn1[2]
.sym 4500 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4501 processor.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 4505 processor.aluReg[3]
.sym 4506 processor.aluReg[5]
.sym 4508 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 4511 processor.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 4512 processor.aluIn1[4]
.sym 4514 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4517 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4518 processor.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 4520 processor.aluIn1[1]
.sym 4521 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 4522 pclk$SB_IO_IN_$glb_clk
.sym 4524 RAM.0.1_RDATA_7[0]
.sym 4526 RAM.0.1_RDATA_6[0]
.sym 4528 RAM.0.1_RDATA_5[0]
.sym 4530 RAM.0.1_RDATA_4[0]
.sym 4537 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 4542 io_word_address[3]
.sym 4545 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 4546 processor.aluReg[2]
.sym 4549 io_wdata[11]
.sym 4551 processor.registerFile.0.0_WCLKE
.sym 4552 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 4553 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 4554 io_word_address[2]
.sym 4555 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 4556 io_word_address[4]
.sym 4557 processor.aluIn1[2]
.sym 4558 io_word_address[5]
.sym 4559 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 4568 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 4569 processor.PC[6]
.sym 4570 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4571 processor.PC[4]
.sym 4572 processor.loadstore_addr[7]
.sym 4573 RAM.0.1_RDATA_3[1]
.sym 4574 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 4576 processor.aluReg[7]
.sym 4577 processor.loadstore_addr[4]
.sym 4578 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 4579 processor.loadstore_addr[6]
.sym 4580 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 4581 RAM.0.1_RDATA_3[0]
.sym 4582 processor.aluIn1[7]
.sym 4584 RAM.0.0_RDATA[2]
.sym 4586 processor.PC[7]
.sym 4587 RAM.0.1_RDATA_4[0]
.sym 4589 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4592 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2]
.sym 4593 RAM.0.1_RDATA_4[1]
.sym 4594 mem_address_SB_LUT4_O_I3[2]
.sym 4595 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3]
.sym 4598 processor.PC[6]
.sym 4599 processor.loadstore_addr[6]
.sym 4600 mem_address_SB_LUT4_O_I3[2]
.sym 4604 processor.loadstore_addr[7]
.sym 4605 mem_address_SB_LUT4_O_I3[2]
.sym 4606 processor.PC[7]
.sym 4610 processor.aluReg[7]
.sym 4611 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 4612 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2]
.sym 4613 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3]
.sym 4616 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4617 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 4618 processor.aluIn1[7]
.sym 4619 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 4623 RAM.0.0_RDATA[2]
.sym 4624 RAM.0.1_RDATA_4[0]
.sym 4625 RAM.0.1_RDATA_4[1]
.sym 4628 RAM.0.0_RDATA[2]
.sym 4630 RAM.0.1_RDATA_3[1]
.sym 4631 RAM.0.1_RDATA_3[0]
.sym 4634 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 4635 processor.aluIn1[7]
.sym 4636 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 4637 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 4641 processor.PC[4]
.sym 4642 processor.loadstore_addr[4]
.sym 4643 mem_address_SB_LUT4_O_I3[2]
.sym 4647 RAM.0.1_RDATA_3[0]
.sym 4649 RAM.0.1_RDATA_2[0]
.sym 4651 RAM.0.1_RDATA_1[0]
.sym 4653 RAM.0.1_RDATA[0]
.sym 4659 io_word_address[4]
.sym 4660 processor.PC[11]
.sym 4662 io_wdata[14]
.sym 4663 io_word_address[5]
.sym 4664 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 4665 processor.PC[6]
.sym 4666 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 4667 processor.Bimm[5]
.sym 4669 io_wdata[12]
.sym 4670 RAM.0.10_RDATA[2]
.sym 4672 processor.aluIn1[1]
.sym 4673 io_wdata[15]
.sym 4674 io_wdata[10]
.sym 4675 processor.aluIn1[0]
.sym 4676 processor.aluIn1[5]
.sym 4678 processor.aluIn1[17]
.sym 4679 processor.aluIn1[4]
.sym 4680 processor.aluIn1[3]
.sym 4681 processor.aluIn1[12]
.sym 4682 io_word_address[2]
.sym 4688 processor.aluIn1[1]
.sym 4689 processor.Bimm[7]
.sym 4692 processor.aluIn1[5]
.sym 4695 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 4696 processor.Bimm[6]
.sym 4698 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 4700 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 4701 processor.loadstore_addr_SB_LUT4_O_7_I2[0]
.sym 4702 processor.Bimm[5]
.sym 4704 processor.aluIn1[3]
.sym 4706 processor.aluIn1[4]
.sym 4708 processor.aluIn1[7]
.sym 4710 processor.aluIn1[6]
.sym 4712 processor.aluIn1[0]
.sym 4715 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 4716 processor.aluIn1[2]
.sym 4720 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 4722 processor.aluIn1[0]
.sym 4723 processor.loadstore_addr_SB_LUT4_O_7_I2[0]
.sym 4726 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 4728 processor.aluIn1[1]
.sym 4729 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 4730 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 4732 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 4734 processor.aluIn1[2]
.sym 4735 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 4736 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 4738 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 4740 processor.aluIn1[3]
.sym 4741 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 4742 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 4744 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 4746 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 4747 processor.aluIn1[4]
.sym 4748 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 4750 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 4752 processor.aluIn1[5]
.sym 4753 processor.Bimm[5]
.sym 4754 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 4756 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 4758 processor.Bimm[6]
.sym 4759 processor.aluIn1[6]
.sym 4760 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 4762 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[8]
.sym 4764 processor.aluIn1[7]
.sym 4765 processor.Bimm[7]
.sym 4766 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 4770 processor.aluIn1[0]
.sym 4771 processor.aluIn1[8]
.sym 4772 processor.aluIn1[4]
.sym 4773 processor.aluIn1[12]
.sym 4774 processor.aluIn1[2]
.sym 4775 processor.aluIn1[10]
.sym 4776 processor.aluIn1[6]
.sym 4777 processor.aluIn1[14]
.sym 4780 processor.loadstore_addr[11]
.sym 4783 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 4784 processor.PC[5]
.sym 4785 io_wdata[13]
.sym 4786 processor.loadstore_addr[1]
.sym 4787 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 4788 io_word_address[0]
.sym 4789 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 4790 processor.PC[4]
.sym 4791 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 4794 processor.aluIn1[7]
.sym 4795 processor.aluIn1[16]
.sym 4796 processor.aluIn1[15]
.sym 4797 mem_rdata[17]
.sym 4798 processor.PCplusImm[11]
.sym 4799 $PACKER_VCC_NET
.sym 4800 processor.aluIn1[20]
.sym 4801 processor.writeBackData[0]
.sym 4802 processor.aluIn1[5]
.sym 4803 processor.aluIn1[18]
.sym 4804 processor.aluIn1[13]
.sym 4805 processor.Bimm[2]
.sym 4806 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[8]
.sym 4814 processor.aluIn1[14]
.sym 4823 processor.Bimm[10]
.sym 4825 processor.Bimm[9]
.sym 4826 processor.aluIn1[10]
.sym 4828 processor.aluIn1[8]
.sym 4830 processor.aluIn1[13]
.sym 4832 processor.aluIn1[11]
.sym 4833 processor.Bimm[8]
.sym 4834 processor.aluIn1[15]
.sym 4836 processor.aluIn1[9]
.sym 4840 processor.Bimm[12]
.sym 4841 processor.aluIn1[12]
.sym 4843 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[9]
.sym 4845 processor.aluIn1[8]
.sym 4846 processor.Bimm[8]
.sym 4847 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[8]
.sym 4849 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[10]
.sym 4851 processor.aluIn1[9]
.sym 4852 processor.Bimm[9]
.sym 4853 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[9]
.sym 4855 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[11]
.sym 4857 processor.Bimm[10]
.sym 4858 processor.aluIn1[10]
.sym 4859 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[10]
.sym 4861 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[12]
.sym 4863 processor.Bimm[12]
.sym 4864 processor.aluIn1[11]
.sym 4865 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[11]
.sym 4867 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[13]
.sym 4869 processor.aluIn1[12]
.sym 4870 processor.Bimm[12]
.sym 4871 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[12]
.sym 4873 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[14]
.sym 4875 processor.Bimm[12]
.sym 4876 processor.aluIn1[13]
.sym 4879 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[15]
.sym 4881 processor.aluIn1[14]
.sym 4882 processor.Bimm[12]
.sym 4885 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[16]
.sym 4887 processor.Bimm[12]
.sym 4888 processor.aluIn1[15]
.sym 4893 processor.aluIn1[1]
.sym 4894 processor.aluIn1[9]
.sym 4895 processor.aluIn1[5]
.sym 4896 processor.aluIn1[13]
.sym 4897 processor.aluIn1[3]
.sym 4898 processor.aluIn1[11]
.sym 4899 processor.aluIn1[7]
.sym 4900 processor.aluIn1[15]
.sym 4905 processor.PC[11]
.sym 4906 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 4907 processor.PCplus4[11]
.sym 4908 processor.aluIn1[12]
.sym 4909 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 4910 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 4911 io_word_address[8]
.sym 4912 processor.aluIn1[0]
.sym 4913 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 4914 processor.aluIn1[8]
.sym 4915 processor.PCplus4[10]
.sym 4916 processor.aluIn1[4]
.sym 4917 processor.aluIn1[4]
.sym 4919 io_word_address[3]
.sym 4920 processor.aluIn1[11]
.sym 4921 RAM.0.1_RDATA_7[0]
.sym 4922 processor.aluIn1[19]
.sym 4923 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 4924 processor.aluIn1[15]
.sym 4925 processor.writeBackData[5]
.sym 4926 processor.Bimm[12]
.sym 4927 processor.rs2[12]
.sym 4928 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 4929 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[16]
.sym 4937 processor.Bimm[12]
.sym 4938 processor.aluIn1[22]
.sym 4941 processor.aluIn1[23]
.sym 4946 processor.aluIn1[19]
.sym 4948 processor.aluIn1[17]
.sym 4950 processor.Bimm[12]
.sym 4955 processor.aluIn1[16]
.sym 4958 processor.aluIn1[21]
.sym 4960 processor.aluIn1[20]
.sym 4963 processor.aluIn1[18]
.sym 4966 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[17]
.sym 4968 processor.aluIn1[16]
.sym 4969 processor.Bimm[12]
.sym 4972 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[18]
.sym 4974 processor.Bimm[12]
.sym 4975 processor.aluIn1[17]
.sym 4978 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[19]
.sym 4980 processor.Bimm[12]
.sym 4981 processor.aluIn1[18]
.sym 4984 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[20]
.sym 4986 processor.Bimm[12]
.sym 4987 processor.aluIn1[19]
.sym 4988 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[19]
.sym 4990 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[21]
.sym 4992 processor.aluIn1[20]
.sym 4993 processor.Bimm[12]
.sym 4994 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[20]
.sym 4996 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[22]
.sym 4998 processor.Bimm[12]
.sym 4999 processor.aluIn1[21]
.sym 5000 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[21]
.sym 5002 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[23]
.sym 5004 processor.Bimm[12]
.sym 5005 processor.aluIn1[22]
.sym 5006 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[22]
.sym 5009 processor.Bimm[12]
.sym 5011 processor.aluIn1[23]
.sym 5012 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[23]
.sym 5016 io_wdata[0]
.sym 5017 processor.rs2[8]
.sym 5018 io_wdata[4]
.sym 5019 processor.rs2[12]
.sym 5020 io_wdata[2]
.sym 5021 processor.rs2[10]
.sym 5022 io_wdata[6]
.sym 5023 processor.rs2[14]
.sym 5024 processor.loadstore_addr[20]
.sym 5028 mem_rdata[16]
.sym 5029 processor.aluIn1[7]
.sym 5030 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5031 processor.aluIn1[13]
.sym 5032 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 5033 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 5034 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5035 io_word_address[3]
.sym 5036 processor.state_SB_LUT4_I3_O
.sym 5037 processor.aluIn1[9]
.sym 5038 processor.PC[12]
.sym 5040 io_wdata[7]
.sym 5041 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5042 processor.Bimm[1]
.sym 5043 mem_rdata[23]
.sym 5044 processor.aluIn1[21]
.sym 5046 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5047 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5048 io_word_address[4]
.sym 5049 processor.aluIn1[18]
.sym 5050 io_word_address[5]
.sym 5051 mem_rdata[18]
.sym 5057 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 5058 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5059 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 5060 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5061 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 5062 processor.aluIn1[11]
.sym 5063 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5064 processor.aluMinus[10]
.sym 5065 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5067 processor.aluMinus[9]
.sym 5068 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5069 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 5070 processor.PCplusImm[11]
.sym 5071 processor.aluMinus[11]
.sym 5072 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5075 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 5077 processor.aluIn1[4]
.sym 5079 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 5080 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 5082 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5083 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 5085 processor.PCplus4[11]
.sym 5086 processor.PCplus4[10]
.sym 5087 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 5088 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 5090 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5091 processor.aluIn1[11]
.sym 5092 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5093 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 5097 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 5098 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 5099 processor.PCplus4[10]
.sym 5102 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 5103 processor.aluMinus[10]
.sym 5104 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 5105 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5108 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5109 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5110 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 5111 processor.aluIn1[4]
.sym 5114 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 5115 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 5116 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 5120 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5121 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 5122 processor.aluMinus[9]
.sym 5123 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 5126 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5127 processor.PCplus4[11]
.sym 5128 processor.PCplusImm[11]
.sym 5129 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 5132 processor.aluMinus[11]
.sym 5133 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 5134 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5135 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 5136 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 5137 pclk$SB_IO_IN_$glb_clk
.sym 5138 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 5139 io_wdata[1]
.sym 5140 processor.rs2[9]
.sym 5141 io_wdata[5]
.sym 5142 processor.rs2[13]
.sym 5143 io_wdata[3]
.sym 5144 processor.rs2[11]
.sym 5145 io_wdata[7]
.sym 5146 processor.rs2[15]
.sym 5148 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 5149 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 5151 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 5152 io_wdata[6]
.sym 5154 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5155 io_word_address[6]
.sym 5156 processor.rs2[14]
.sym 5158 processor.loadstore_addr[19]
.sym 5159 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 5160 processor.aluMinus[10]
.sym 5161 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5162 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 5163 processor.aluIn1[25]
.sym 5164 RAM.0.9_RDATA_3[0]
.sym 5165 io_wdata[15]
.sym 5166 processor.aluIn1[27]
.sym 5167 io_wdata[2]
.sym 5168 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5169 processor.rs2[10]
.sym 5170 processor.rs2[15]
.sym 5171 processor.aluIn1[31]
.sym 5172 RAM.0.10_RDATA[2]
.sym 5173 io_wdata[10]
.sym 5174 io_word_address[2]
.sym 5180 mem_rdata[9]
.sym 5181 processor.PCplus4[11]
.sym 5182 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5184 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5185 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 5187 RAM.0.1_RDATA_8[1]
.sym 5188 processor.aluIn1[0]
.sym 5189 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 5190 processor.aluIn1[11]
.sym 5193 RAM.0.1_RDATA_7[0]
.sym 5195 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 5196 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5197 processor.loadstore_addr[1]
.sym 5198 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1]
.sym 5201 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[3]
.sym 5203 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5204 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5206 RAM.0.0_RDATA[2]
.sym 5207 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 5208 processor.Jimm[13]
.sym 5209 processor.Jimm[12]
.sym 5210 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5211 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0]
.sym 5213 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0]
.sym 5214 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 5215 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1]
.sym 5216 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[3]
.sym 5219 RAM.0.0_RDATA[2]
.sym 5221 RAM.0.1_RDATA_8[1]
.sym 5222 RAM.0.1_RDATA_7[0]
.sym 5225 processor.Jimm[12]
.sym 5226 processor.Jimm[13]
.sym 5227 mem_rdata[9]
.sym 5228 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 5231 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 5232 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5237 processor.Jimm[12]
.sym 5238 processor.loadstore_addr[1]
.sym 5239 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5240 processor.Jimm[13]
.sym 5243 processor.PCplus4[11]
.sym 5244 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 5246 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 5249 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 5250 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5251 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5252 processor.aluIn1[0]
.sym 5255 processor.aluIn1[11]
.sym 5256 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5257 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5258 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 5262 RAM.0.9_RDATA_7[0]
.sym 5264 RAM.0.9_RDATA_6[0]
.sym 5266 RAM.0.9_RDATA_5[0]
.sym 5268 RAM.0.9_RDATA_4[0]
.sym 5271 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 5274 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 5275 io_wdata[7]
.sym 5276 io_wstrb
.sym 5277 processor.rs2[13]
.sym 5278 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 5279 processor.Bimm[8]
.sym 5280 mem_rdata[24]
.sym 5281 io_wdata[1]
.sym 5282 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 5284 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 5285 io_wdata[5]
.sym 5286 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 5287 processor.aluIn1[16]
.sym 5288 processor.rs2[13]
.sym 5289 processor.Jimm[13]
.sym 5290 io_wdata[14]
.sym 5291 processor.aluIn1[20]
.sym 5292 processor.Bimm[2]
.sym 5293 processor.aluIn1[15]
.sym 5294 $PACKER_VCC_NET
.sym 5295 processor.aluIn1[18]
.sym 5296 processor.rs2[15]
.sym 5297 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 5303 mem_rdata[9]
.sym 5304 RAM.0.9_RDATA_8[1]
.sym 5305 RAM.0.10_RDATA[2]
.sym 5308 processor.PC[12]
.sym 5310 io_word_address[10]
.sym 5311 processor.PC[11]
.sym 5312 mem_address_SB_LUT4_O_I3[2]
.sym 5313 RAM.0.9_RDATA_3[1]
.sym 5314 processor.mem_rdata_SB_LUT4_O_22_I2[1]
.sym 5315 processor.loadstore_addr[1]
.sym 5316 RAM.0.9_RDATA_7[0]
.sym 5317 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5318 processor.Jimm[13]
.sym 5319 processor.loadstore_addr[12]
.sym 5324 RAM.0.9_RDATA_3[0]
.sym 5326 io_rdata[9]
.sym 5327 processor.Jimm[12]
.sym 5330 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5332 mem_rdata[25]
.sym 5333 processor.loadstore_addr[11]
.sym 5336 processor.mem_rdata_SB_LUT4_O_22_I2[1]
.sym 5337 io_rdata[9]
.sym 5338 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5342 processor.loadstore_addr[11]
.sym 5344 processor.PC[11]
.sym 5345 mem_address_SB_LUT4_O_I3[2]
.sym 5351 io_word_address[10]
.sym 5354 RAM.0.9_RDATA_3[0]
.sym 5356 RAM.0.9_RDATA_3[1]
.sym 5357 RAM.0.10_RDATA[2]
.sym 5360 RAM.0.9_RDATA_7[0]
.sym 5361 RAM.0.9_RDATA_8[1]
.sym 5362 RAM.0.10_RDATA[2]
.sym 5366 processor.loadstore_addr[1]
.sym 5367 mem_rdata[9]
.sym 5369 mem_rdata[25]
.sym 5373 processor.Jimm[12]
.sym 5374 processor.Jimm[13]
.sym 5375 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5378 processor.PC[12]
.sym 5379 processor.loadstore_addr[12]
.sym 5381 mem_address_SB_LUT4_O_I3[2]
.sym 5383 pclk$SB_IO_IN_$glb_clk
.sym 5385 RAM.0.9_RDATA_3[0]
.sym 5387 RAM.0.9_RDATA_2[0]
.sym 5389 RAM.0.9_RDATA_1[0]
.sym 5391 RAM.0.9_RDATA[0]
.sym 5394 mem_address_SB_LUT4_O_I3[2]
.sym 5398 io_word_address[6]
.sym 5399 processor.Jimm[14]
.sym 5400 processor.Jimm[13]
.sym 5401 io_word_address[9]
.sym 5402 io_wstrb
.sym 5403 RAM.0.10_RDATA[2]
.sym 5404 processor.aluIn1[0]
.sym 5406 processor.aluIn1[12]
.sym 5408 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 5409 processor.aluReg[15]
.sym 5410 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 5411 io_word_address[3]
.sym 5412 io_rdata[9]
.sym 5413 processor.aluIn1[16]
.sym 5414 processor.aluIn1[21]
.sym 5415 processor.Jimm[13]
.sym 5417 $PACKER_VCC_NET
.sym 5418 processor.aluIn1[19]
.sym 5419 processor.aluIn1[28]
.sym 5420 io_word_address[10]
.sym 5428 RAM.0.10_RDATA[2]
.sym 5431 processor.Jimm[12]
.sym 5433 io_word_address[10]
.sym 5434 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 5435 io_word_address[9]
.sym 5436 RAM.0.9_RDATA_6[0]
.sym 5438 mem_rdata[25]
.sym 5439 io_wdata[2]
.sym 5440 mem_rdata[13]
.sym 5441 processor.rs2[10]
.sym 5446 RAM.0.9_RDATA_1[0]
.sym 5454 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5455 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 5457 processor.Jimm[13]
.sym 5462 mem_rdata[25]
.sym 5465 processor.Jimm[12]
.sym 5466 processor.Jimm[13]
.sym 5467 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5472 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 5473 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 5478 RAM.0.10_RDATA[2]
.sym 5479 RAM.0.9_RDATA_6[0]
.sym 5483 processor.rs2[10]
.sym 5485 io_wdata[2]
.sym 5486 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5491 io_word_address[10]
.sym 5492 io_word_address[9]
.sym 5495 RAM.0.10_RDATA[2]
.sym 5497 RAM.0.9_RDATA_1[0]
.sym 5501 mem_rdata[13]
.sym 5505 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 5506 pclk$SB_IO_IN_$glb_clk
.sym 5508 processor.aluIn1[16]
.sym 5509 processor.aluIn1[24]
.sym 5510 processor.aluIn1[20]
.sym 5511 processor.aluIn1[28]
.sym 5512 processor.aluIn1[18]
.sym 5513 processor.aluIn1[26]
.sym 5514 processor.aluIn1[22]
.sym 5515 processor.aluIn1[30]
.sym 5517 mem_rdata[21]
.sym 5520 $PACKER_VCC_NET
.sym 5523 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5524 processor.Bimm[4]
.sym 5527 RAM.0.0_RDATA[2]
.sym 5528 io_wdata[15]
.sym 5529 processor.loadstore_addr[1]
.sym 5531 processor.aluReg[15]
.sym 5532 io_wdata[7]
.sym 5533 processor.aluIn1[18]
.sym 5535 processor.aluIn1[26]
.sym 5536 io_wdata[11]
.sym 5537 processor.writeBackData[29]
.sym 5538 mem_rdata[16]
.sym 5539 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5540 processor.aluIn1[21]
.sym 5541 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5542 io_word_address[5]
.sym 5543 processor.aluIn1[24]
.sym 5549 processor.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 5550 processor.aluReg[18]
.sym 5551 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5555 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5557 processor.aluReg[20]
.sym 5558 processor.rs2[14]
.sym 5560 processor.rs2[13]
.sym 5561 io_wdata[5]
.sym 5563 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5564 io_wdata[6]
.sym 5565 processor.aluIn1[17]
.sym 5567 processor.aluIn1[21]
.sym 5568 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5569 processor.aluReg[15]
.sym 5570 processor.aluReg[17]
.sym 5573 processor.aluIn1[16]
.sym 5574 processor.aluReg[16]
.sym 5576 processor.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 5577 processor.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 5578 processor.aluReg[22]
.sym 5582 processor.aluReg[22]
.sym 5583 processor.aluReg[20]
.sym 5584 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5588 processor.aluIn1[16]
.sym 5589 processor.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 5591 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5594 processor.rs2[14]
.sym 5596 io_wdata[6]
.sym 5597 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5601 processor.aluReg[15]
.sym 5602 processor.aluReg[17]
.sym 5603 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5606 processor.aluReg[16]
.sym 5607 processor.aluReg[18]
.sym 5608 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5612 processor.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 5613 processor.aluIn1[17]
.sym 5614 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5618 processor.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 5620 processor.aluIn1[21]
.sym 5621 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5624 io_wdata[5]
.sym 5626 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5627 processor.rs2[13]
.sym 5628 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 5629 pclk$SB_IO_IN_$glb_clk
.sym 5631 processor.aluIn1[17]
.sym 5632 processor.aluIn1[25]
.sym 5633 processor.aluIn1[21]
.sym 5634 processor.aluIn1[29]
.sym 5635 processor.aluIn1[19]
.sym 5636 processor.aluIn1[27]
.sym 5637 processor.aluIn1[23]
.sym 5638 processor.aluIn1[31]
.sym 5639 processor.Bimm[1]
.sym 5643 processor.Jimm[12]
.sym 5644 processor.aluIn1[22]
.sym 5645 processor.writeBackData[22]
.sym 5646 processor.aluIn1[28]
.sym 5647 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5648 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 5649 processor.writeBackData[16]
.sym 5652 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 5653 processor.writeBackData[20]
.sym 5654 processor.aluIn1[20]
.sym 5655 io_word_address[2]
.sym 5656 io_wdata[15]
.sym 5657 processor.aluIn1[28]
.sym 5658 processor.aluIn1[27]
.sym 5661 processor.aluIn1[26]
.sym 5662 processor.aluIn1[31]
.sym 5663 processor.aluReg[20]
.sym 5665 processor.aluIn1[30]
.sym 5666 processor.aluIn1[25]
.sym 5673 processor.aluReg[18]
.sym 5674 processor.aluIn1[20]
.sym 5676 io_wstrb
.sym 5677 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5678 processor.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 5679 io_word_address[4]
.sym 5682 io_wdata[14]
.sym 5684 processor.aluIn1[18]
.sym 5685 processor.aluReg[17]
.sym 5686 processor.aluReg[21]
.sym 5687 io_word_address[6]
.sym 5689 io_word_address[5]
.sym 5690 processor.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 5692 processor.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 5693 processor.aluReg[19]
.sym 5696 processor.aluReg[20]
.sym 5698 u_st7735_controller.shifter[13]
.sym 5700 processor.aluIn1[19]
.sym 5703 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5705 processor.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 5707 processor.aluIn1[20]
.sym 5708 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5711 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5713 processor.aluIn1[18]
.sym 5714 processor.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 5718 processor.aluReg[19]
.sym 5719 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5720 processor.aluReg[21]
.sym 5723 u_st7735_controller.shifter[13]
.sym 5724 io_word_address[6]
.sym 5725 io_wdata[14]
.sym 5726 io_wstrb
.sym 5730 processor.aluReg[18]
.sym 5731 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5732 processor.aluReg[20]
.sym 5735 processor.aluIn1[19]
.sym 5737 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 5738 processor.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 5741 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 5743 processor.aluReg[17]
.sym 5744 processor.aluReg[19]
.sym 5747 io_word_address[4]
.sym 5749 io_word_address[5]
.sym 5751 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 5752 pclk$SB_IO_IN_$glb_clk
.sym 5754 RAM.0.11_RDATA_7[0]
.sym 5756 RAM.0.11_RDATA_6[0]
.sym 5758 RAM.0.11_RDATA_5[0]
.sym 5760 RAM.0.11_RDATA_4[0]
.sym 5762 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5763 io_word_address[5]
.sym 5766 processor.writeBackData[17]
.sym 5768 processor.aluReg[19]
.sym 5769 processor.aluIn1[29]
.sym 5771 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 5772 mem_rdata[24]
.sym 5773 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 5774 processor.Jimm[13]
.sym 5775 processor.state_SB_LUT4_I3_O
.sym 5776 mem_rdata[25]
.sym 5778 $PACKER_VCC_NET
.sym 5779 io_wdata[0]
.sym 5780 processor.writeBackData[19]
.sym 5781 processor.rs2[15]
.sym 5782 $PACKER_VCC_NET
.sym 5786 processor.aluIn1[23]
.sym 5788 processor.aluIn1[31]
.sym 5795 u_st7735_controller.bitcount[4]
.sym 5796 io_wstrb
.sym 5797 io_word_address[6]
.sym 5798 u_st7735_controller.shifter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 5801 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5802 io_wdata[6]
.sym 5804 io_wdata[7]
.sym 5805 processor.rs2[15]
.sym 5806 u_st7735_controller.bitcount_SB_DFFESR_Q_D[3]
.sym 5807 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 5810 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 5812 oled_mosi_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 5813 u_st7735_controller.shifter[14]
.sym 5822 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 5825 io_wdata[15]
.sym 5828 u_st7735_controller.bitcount[4]
.sym 5829 io_wstrb
.sym 5830 io_word_address[6]
.sym 5831 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 5834 io_wstrb
.sym 5835 io_word_address[6]
.sym 5836 io_wdata[15]
.sym 5837 u_st7735_controller.shifter[14]
.sym 5841 u_st7735_controller.shifter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 5842 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 5843 io_wdata[6]
.sym 5846 oled_mosi_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 5847 io_wdata[7]
.sym 5849 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 5852 u_st7735_controller.bitcount_SB_DFFESR_Q_D[3]
.sym 5853 io_wstrb
.sym 5854 io_word_address[6]
.sym 5859 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 5861 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 5864 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 5865 processor.rs2[15]
.sym 5866 io_wdata[7]
.sym 5874 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 5875 pclk$SB_IO_IN_$glb_clk
.sym 5877 RAM.0.11_RDATA_3[0]
.sym 5879 RAM.0.11_RDATA_2[0]
.sym 5881 RAM.0.11_RDATA_1[0]
.sym 5883 RAM.0.11_RDATA[0]
.sym 5886 processor.loadstore_addr[1]
.sym 5889 oled_cs_SB_LUT4_O_I3
.sym 5890 io_word_address[5]
.sym 5891 io_word_address[6]
.sym 5892 processor.Jimm[13]
.sym 5893 io_wdata[28]
.sym 5894 processor.rs2[25]
.sym 5895 processor.aluReg[21]
.sym 5896 processor.aluReg[22]
.sym 5897 processor.Bimm[6]
.sym 5898 io_word_address[4]
.sym 5899 processor.Bimm[7]
.sym 5900 io_wstrb
.sym 5901 io_word_address[2]
.sym 5903 io_word_address[3]
.sym 5905 io_word_address[1]
.sym 5907 processor.aluIn1[28]
.sym 5909 RAM.0.11_RDATA_4[0]
.sym 5910 RAM.0.11_RDATA_3[0]
.sym 5926 io_wstrb
.sym 5929 oled_clk_SB_LUT4_I2_O
.sym 5931 oled_clk_SB_LUT4_I3_1_O[2]
.sym 5939 io_wdata[0]
.sym 5940 oled_clk_SB_LUT4_I3_1_O[0]
.sym 5981 io_wstrb
.sym 5982 oled_clk_SB_LUT4_I3_1_O[2]
.sym 5983 io_wdata[0]
.sym 5984 oled_clk_SB_LUT4_I3_1_O[0]
.sym 5997 oled_clk_SB_LUT4_I2_O
.sym 5998 pclk$SB_IO_IN_$glb_clk
.sym 6000 RAM.0.3_RDATA_7[0]
.sym 6002 RAM.0.3_RDATA_6[0]
.sym 6004 RAM.0.3_RDATA_5[0]
.sym 6006 RAM.0.3_RDATA_4[0]
.sym 6008 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 6013 $PACKER_VCC_NET
.sym 6015 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 6016 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 6017 $PACKER_VCC_NET
.sym 6020 $PACKER_VCC_NET
.sym 6027 io_word_address[5]
.sym 6028 io_wdata[26]
.sym 6043 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 6044 processor.aluReg[28]
.sym 6055 processor.aluIn1[29]
.sym 6056 processor.aluReg[30]
.sym 6057 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 6058 processor.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 6081 processor.aluReg[30]
.sym 6082 processor.aluReg[28]
.sym 6083 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 6099 processor.aluIn1[29]
.sym 6100 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 6101 processor.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 6120 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 6121 pclk$SB_IO_IN_$glb_clk
.sym 6123 RAM.0.3_RDATA_3[0]
.sym 6125 RAM.0.3_RDATA_2[0]
.sym 6127 RAM.0.3_RDATA_1[0]
.sym 6129 RAM.0.3_RDATA[0]
.sym 6131 RAM.0.3_RDATA_5[1]
.sym 6136 RAM.0.3_RDATA_4[0]
.sym 6138 io_wdata[30]
.sym 6139 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 6144 processor.aluReg[30]
.sym 6145 processor.aluReg[29]
.sym 6153 io_wdata[27]
.sym 6262 processor.aluReg[28]
.sym 6267 $PACKER_VCC_NET
.sym 6347 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 6348 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 6349 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 6350 processor.aluShamt[4]
.sym 6351 processor.aluShamt[2]
.sym 6352 processor.aluShamt_SB_LUT4_I1_O[2]
.sym 6353 processor.aluShamt[3]
.sym 6358 processor.registerFile.0.0_WCLKE
.sym 6362 mem_rdata[17]
.sym 6368 io_wdata[13]
.sym 6370 processor.aluIn1[17]
.sym 6388 io_word_address[0]
.sym 6389 io_wdata[14]
.sym 6390 $PACKER_VCC_NET
.sym 6393 io_word_address[2]
.sym 6394 io_wdata[10]
.sym 6395 io_word_address[1]
.sym 6397 io_word_address[3]
.sym 6400 io_word_address[6]
.sym 6403 io_word_address[4]
.sym 6404 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 6410 io_wdata[12]
.sym 6411 io_word_address[7]
.sym 6412 io_wdata[8]
.sym 6413 io_word_address[5]
.sym 6414 io_word_address[8]
.sym 6422 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[1]
.sym 6423 u_st7735_controller.shifter_SB_DFFESR_Q_R
.sym 6424 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 6425 u_st7735_controller.shifter[0]
.sym 6426 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[2]
.sym 6427 processor.writeBackData_SB_LUT4_O_17_I1[0]
.sym 6428 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 6429 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 6438 io_word_address[1]
.sym 6439 io_word_address[2]
.sym 6441 io_word_address[3]
.sym 6442 io_word_address[4]
.sym 6443 io_word_address[5]
.sym 6444 io_word_address[6]
.sym 6445 io_word_address[7]
.sym 6446 io_word_address[8]
.sym 6447 io_word_address[0]
.sym 6449 pclk$SB_IO_IN_$glb_clk
.sym 6450 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 6451 io_wdata[8]
.sym 6453 io_wdata[12]
.sym 6455 io_wdata[10]
.sym 6457 io_wdata[14]
.sym 6459 $PACKER_VCC_NET
.sym 6460 io_wdata[6]
.sym 6463 io_wdata[6]
.sym 6466 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 6467 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 6471 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 6473 io_word_address[2]
.sym 6475 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 6482 $PACKER_VCC_NET
.sym 6490 io_word_address[0]
.sym 6492 $PACKER_VCC_NET
.sym 6493 RAM.0.1_RDATA[1]
.sym 6497 io_wdata[0]
.sym 6500 io_word_address[7]
.sym 6502 RAM.0.1_RDATA_2[1]
.sym 6503 io_word_address[0]
.sym 6504 io_word_address[7]
.sym 6506 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 6507 RAM.0.1_RDATA_6[1]
.sym 6509 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 6512 RAM.0.1_RDATA_5[1]
.sym 6513 io_wdata[8]
.sym 6515 io_word_address[8]
.sym 6516 io_word_address[1]
.sym 6517 io_word_address[6]
.sym 6530 $PACKER_VCC_NET
.sym 6532 $PACKER_VCC_NET
.sym 6537 io_word_address[3]
.sym 6539 io_word_address[1]
.sym 6542 io_wdata[15]
.sym 6544 io_word_address[0]
.sym 6545 io_word_address[8]
.sym 6547 io_word_address[6]
.sym 6549 io_wdata[11]
.sym 6551 io_word_address[2]
.sym 6552 io_word_address[4]
.sym 6553 io_word_address[5]
.sym 6554 io_wdata[13]
.sym 6555 io_word_address[7]
.sym 6556 io_wdata[9]
.sym 6560 RAM.0.9_RDATA_2[1]
.sym 6561 RAM.0.9_RDATA_5[1]
.sym 6562 RAM.0.9_RDATA[1]
.sym 6563 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 6564 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 6565 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 6566 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 6567 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[3]
.sym 6576 io_word_address[1]
.sym 6577 io_word_address[2]
.sym 6579 io_word_address[3]
.sym 6580 io_word_address[4]
.sym 6581 io_word_address[5]
.sym 6582 io_word_address[6]
.sym 6583 io_word_address[7]
.sym 6584 io_word_address[8]
.sym 6585 io_word_address[0]
.sym 6587 pclk$SB_IO_IN_$glb_clk
.sym 6588 $PACKER_VCC_NET
.sym 6589 $PACKER_VCC_NET
.sym 6590 io_wdata[13]
.sym 6592 io_wdata[11]
.sym 6594 io_wdata[15]
.sym 6596 io_wdata[9]
.sym 6598 io_wdata[7]
.sym 6600 processor.rs2[14]
.sym 6601 io_wdata[7]
.sym 6602 processor.aluIn1[1]
.sym 6603 $PACKER_VCC_NET
.sym 6604 $PACKER_VCC_NET
.sym 6605 io_word_address[1]
.sym 6606 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6607 io_word_address[2]
.sym 6608 $PACKER_VCC_NET
.sym 6609 processor.aluIn1[1]
.sym 6610 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 6611 processor.PC[7]
.sym 6612 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 6613 processor.aluIn1[4]
.sym 6614 processor.writeBackData[12]
.sym 6615 processor.aluReg[3]
.sym 6616 processor.aluIn1[6]
.sym 6617 processor.Bimm[3]
.sym 6618 $PACKER_VCC_NET
.sym 6619 processor.PC[10]
.sym 6620 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 6621 mem_address_SB_LUT4_O_I3[2]
.sym 6622 processor.aluIn1[2]
.sym 6624 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 6625 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 6634 $PACKER_VCC_NET
.sym 6635 io_wdata[12]
.sym 6637 io_word_address[2]
.sym 6638 io_word_address[4]
.sym 6639 io_word_address[5]
.sym 6644 io_wdata[14]
.sym 6645 io_word_address[3]
.sym 6648 io_word_address[7]
.sym 6652 io_word_address[0]
.sym 6653 io_wdata[10]
.sym 6656 io_wdata[8]
.sym 6657 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 6658 io_word_address[8]
.sym 6659 io_word_address[1]
.sym 6660 io_word_address[6]
.sym 6662 processor.writeBackData_SB_LUT4_O_27_I0[0]
.sym 6663 mem_address_SB_LUT4_O_I3[0]
.sym 6664 processor.writeBackData_SB_LUT4_O_27_I0[3]
.sym 6665 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 6666 processor.aluIn2[5]
.sym 6667 processor.writeBackData_SB_LUT4_O_27_I0[1]
.sym 6668 io_word_address[0]
.sym 6669 processor.writeBackData[5]
.sym 6678 io_word_address[1]
.sym 6679 io_word_address[2]
.sym 6681 io_word_address[3]
.sym 6682 io_word_address[4]
.sym 6683 io_word_address[5]
.sym 6684 io_word_address[6]
.sym 6685 io_word_address[7]
.sym 6686 io_word_address[8]
.sym 6687 io_word_address[0]
.sym 6689 pclk$SB_IO_IN_$glb_clk
.sym 6690 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 6691 io_wdata[8]
.sym 6693 io_wdata[12]
.sym 6695 io_wdata[10]
.sym 6697 io_wdata[14]
.sym 6699 $PACKER_VCC_NET
.sym 6702 io_word_address[2]
.sym 6703 io_wdata[0]
.sym 6705 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 6706 processor.aluPlus[1]
.sym 6708 processor.aluIn1[5]
.sym 6709 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6710 $PACKER_VCC_NET
.sym 6711 processor.PCplusImm[11]
.sym 6712 processor.aluIn1[7]
.sym 6713 io_word_address[2]
.sym 6716 processor.Bimm[4]
.sym 6717 processor.aluIn1[6]
.sym 6718 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 6719 processor.aluIn1[14]
.sym 6720 processor.aluIn1[5]
.sym 6721 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 6722 processor.aluMinus[5]
.sym 6723 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 6724 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 6725 mem_rdata[19]
.sym 6727 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6738 io_word_address[5]
.sym 6742 io_word_address[6]
.sym 6743 $PACKER_VCC_NET
.sym 6745 $PACKER_VCC_NET
.sym 6746 io_wdata[13]
.sym 6748 io_word_address[1]
.sym 6749 io_wdata[11]
.sym 6750 io_word_address[3]
.sym 6751 io_wdata[15]
.sym 6754 io_word_address[0]
.sym 6755 io_word_address[2]
.sym 6756 io_word_address[4]
.sym 6757 io_word_address[7]
.sym 6760 io_wdata[9]
.sym 6762 io_word_address[8]
.sym 6764 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 6765 io_word_address[7]
.sym 6766 processor.PC[10]
.sym 6767 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 6768 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 6769 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 6770 io_word_address[8]
.sym 6771 processor.aluIn2[13]
.sym 6780 io_word_address[1]
.sym 6781 io_word_address[2]
.sym 6783 io_word_address[3]
.sym 6784 io_word_address[4]
.sym 6785 io_word_address[5]
.sym 6786 io_word_address[6]
.sym 6787 io_word_address[7]
.sym 6788 io_word_address[8]
.sym 6789 io_word_address[0]
.sym 6791 pclk$SB_IO_IN_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6794 io_wdata[13]
.sym 6796 io_wdata[11]
.sym 6798 io_wdata[15]
.sym 6800 io_wdata[9]
.sym 6804 processor.aluIn1[26]
.sym 6807 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 6808 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 6809 $PACKER_VCC_NET
.sym 6811 processor.writeBackData[5]
.sym 6813 $PACKER_VCC_NET
.sym 6814 processor.aluIn1[15]
.sym 6815 processor.aluIn1[11]
.sym 6817 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 6818 io_wdata[0]
.sym 6819 RAM.0.9_RDATA_4[1]
.sym 6820 processor.writeBackData[8]
.sym 6821 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 6822 processor.aluIn1[6]
.sym 6823 processor.aluIn1[1]
.sym 6824 processor.aluIn1[14]
.sym 6825 processor.aluIn1[9]
.sym 6826 io_word_address[0]
.sym 6827 io_word_address[4]
.sym 6828 processor.writeBackData[5]
.sym 6829 io_word_address[7]
.sym 6835 processor.Bimm[1]
.sym 6836 processor.registerFile.0.0_WCLKE
.sym 6838 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6840 processor.Bimm[11]
.sym 6843 processor.writeBackData[12]
.sym 6844 processor.Bimm[3]
.sym 6845 processor.writeBackData[8]
.sym 6846 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6847 $PACKER_VCC_NET
.sym 6852 processor.Bimm[2]
.sym 6853 processor.writeBackData[6]
.sym 6854 processor.Bimm[4]
.sym 6855 processor.writeBackData[4]
.sym 6858 processor.writeBackData[2]
.sym 6863 processor.writeBackData[14]
.sym 6864 processor.writeBackData[0]
.sym 6865 processor.writeBackData[10]
.sym 6866 processor.writeBackData[2]
.sym 6867 processor.writeBackData[7]
.sym 6868 processor.writeBackData[3]
.sym 6869 processor.writeBackData[6]
.sym 6870 processor.writeBackData[9]
.sym 6871 processor.writeBackData[4]
.sym 6872 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 6873 processor.writeBackData[8]
.sym 6874 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6875 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6876 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6877 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6878 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6879 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6880 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6881 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6882 processor.Bimm[11]
.sym 6883 processor.Bimm[1]
.sym 6885 processor.Bimm[2]
.sym 6886 processor.Bimm[3]
.sym 6887 processor.Bimm[4]
.sym 6893 pclk$SB_IO_IN_$glb_clk
.sym 6894 processor.registerFile.0.0_WCLKE
.sym 6895 processor.writeBackData[0]
.sym 6896 processor.writeBackData[8]
.sym 6897 processor.writeBackData[4]
.sym 6898 processor.writeBackData[12]
.sym 6899 processor.writeBackData[2]
.sym 6900 processor.writeBackData[10]
.sym 6901 processor.writeBackData[6]
.sym 6902 processor.writeBackData[14]
.sym 6903 $PACKER_VCC_NET
.sym 6904 processor.aluIn1[22]
.sym 6907 processor.aluIn1[22]
.sym 6908 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 6909 processor.aluIn1[18]
.sym 6910 processor.aluIn1[10]
.sym 6911 processor.aluIn2[21]
.sym 6912 processor.aluIn2[20]
.sym 6913 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 6915 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 6916 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 6917 io_word_address[2]
.sym 6918 processor.aluIn1[2]
.sym 6919 processor.Bimm[1]
.sym 6920 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 6921 processor.writeBackData[9]
.sym 6922 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 6923 processor.writeBackData[11]
.sym 6924 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 6925 processor.writeBackData[15]
.sym 6926 processor.PCplus4[4]
.sym 6927 processor.rs2[8]
.sym 6928 io_word_address[8]
.sym 6929 processor.writeBackData[14]
.sym 6930 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 6931 processor.writeBackData[10]
.sym 6938 processor.writeBackData[11]
.sym 6940 processor.writeBackData[15]
.sym 6941 mem_rdata[16]
.sym 6947 processor.state_SB_LUT4_I3_O
.sym 6949 $PACKER_VCC_NET
.sym 6951 mem_rdata[17]
.sym 6952 mem_rdata[19]
.sym 6953 processor.writeBackData[7]
.sym 6956 processor.writeBackData[9]
.sym 6957 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6959 mem_rdata[18]
.sym 6960 processor.writeBackData[1]
.sym 6961 mem_rdata[15]
.sym 6962 processor.writeBackData[3]
.sym 6965 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6966 processor.writeBackData[5]
.sym 6967 processor.writeBackData[13]
.sym 6968 processor.writeBackData[1]
.sym 6969 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 6970 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 6971 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 6972 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 6973 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 6974 processor.writeBackData[0]
.sym 6975 processor.writeBackData[13]
.sym 6976 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6977 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6978 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6979 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6980 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6981 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6982 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6983 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 6984 mem_rdata[15]
.sym 6985 mem_rdata[16]
.sym 6987 mem_rdata[17]
.sym 6988 mem_rdata[18]
.sym 6989 mem_rdata[19]
.sym 6995 pclk$SB_IO_IN_$glb_clk
.sym 6996 processor.state_SB_LUT4_I3_O
.sym 6997 $PACKER_VCC_NET
.sym 6998 processor.writeBackData[5]
.sym 6999 processor.writeBackData[13]
.sym 7000 processor.writeBackData[3]
.sym 7001 processor.writeBackData[11]
.sym 7002 processor.writeBackData[7]
.sym 7003 processor.writeBackData[15]
.sym 7004 processor.writeBackData[1]
.sym 7005 processor.writeBackData[9]
.sym 7007 processor.aluIn1[30]
.sym 7008 processor.aluIn1[30]
.sym 7009 processor.aluIn1[23]
.sym 7010 processor.aluIn1[1]
.sym 7011 RAM.0.10_RDATA[2]
.sym 7012 processor.aluIn1[11]
.sym 7013 processor.aluIn1[0]
.sym 7015 processor.aluIn1[4]
.sym 7016 processor.aluIn1[5]
.sym 7017 $PACKER_VCC_NET
.sym 7018 processor.aluIn1[25]
.sym 7019 processor.aluIn1[27]
.sym 7020 processor.aluIn1[3]
.sym 7021 processor.aluIn1[31]
.sym 7022 processor.writeBackData[12]
.sym 7023 processor.aluIn1[23]
.sym 7024 processor.aluIn1[12]
.sym 7025 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 7026 $PACKER_VCC_NET
.sym 7027 io_wdata[1]
.sym 7028 processor.aluIn1[17]
.sym 7029 processor.Bimm[3]
.sym 7030 processor.aluIn1[16]
.sym 7031 processor.aluIn1[21]
.sym 7032 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 7033 processor.writeBackData_SB_LUT4_O_17_I1[1]
.sym 7040 processor.Bimm[2]
.sym 7041 processor.writeBackData[6]
.sym 7042 $PACKER_VCC_NET
.sym 7043 processor.writeBackData[4]
.sym 7044 processor.Bimm[11]
.sym 7046 processor.writeBackData[2]
.sym 7050 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7051 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7052 processor.Bimm[3]
.sym 7053 processor.writeBackData[8]
.sym 7057 processor.Bimm[1]
.sym 7058 processor.writeBackData[14]
.sym 7060 processor.writeBackData[12]
.sym 7065 processor.registerFile.0.0_WCLKE
.sym 7067 processor.writeBackData[10]
.sym 7068 processor.writeBackData[0]
.sym 7069 processor.Bimm[4]
.sym 7070 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 7071 processor.writeBackData[11]
.sym 7072 processor.writeBackData[15]
.sym 7073 processor.writeBackData_SB_LUT4_O_21_I1[3]
.sym 7074 processor.writeBackData[14]
.sym 7075 processor.writeBackData[10]
.sym 7076 processor.writeBackData[12]
.sym 7077 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 7078 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7079 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7080 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7081 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7082 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7083 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7084 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7085 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7086 processor.Bimm[11]
.sym 7087 processor.Bimm[1]
.sym 7089 processor.Bimm[2]
.sym 7090 processor.Bimm[3]
.sym 7091 processor.Bimm[4]
.sym 7097 pclk$SB_IO_IN_$glb_clk
.sym 7098 processor.registerFile.0.0_WCLKE
.sym 7099 processor.writeBackData[0]
.sym 7100 processor.writeBackData[8]
.sym 7101 processor.writeBackData[4]
.sym 7102 processor.writeBackData[12]
.sym 7103 processor.writeBackData[2]
.sym 7104 processor.writeBackData[10]
.sym 7105 processor.writeBackData[6]
.sym 7106 processor.writeBackData[14]
.sym 7107 $PACKER_VCC_NET
.sym 7108 processor.registerFile.0.0_WCLKE
.sym 7112 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 7113 processor.writeBackData[0]
.sym 7114 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 7115 processor.aluIn1[13]
.sym 7116 processor.Jimm[13]
.sym 7117 mem_rdata[20]
.sym 7118 io_wdata[4]
.sym 7119 processor.Bimm[2]
.sym 7120 processor.Bimm[11]
.sym 7122 io_wdata[2]
.sym 7123 processor.aluIn1[15]
.sym 7124 io_wdata[3]
.sym 7125 io_wdata[4]
.sym 7126 processor.rs2[11]
.sym 7127 processor.rs2[12]
.sym 7128 processor.aluIn1[14]
.sym 7129 processor.writeBackData[3]
.sym 7130 processor.rs2[15]
.sym 7131 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 7132 io_wdata[1]
.sym 7133 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 7134 processor.rs2[9]
.sym 7135 processor.Bimm[4]
.sym 7140 mem_rdata[22]
.sym 7141 processor.writeBackData[5]
.sym 7142 mem_rdata[20]
.sym 7143 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7145 mem_rdata[21]
.sym 7147 mem_rdata[23]
.sym 7148 processor.writeBackData[1]
.sym 7149 mem_rdata[24]
.sym 7151 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7152 processor.writeBackData[3]
.sym 7155 processor.writeBackData[13]
.sym 7158 processor.writeBackData[15]
.sym 7160 $PACKER_VCC_NET
.sym 7165 processor.writeBackData[11]
.sym 7167 processor.state_SB_LUT4_I3_O
.sym 7168 processor.writeBackData[7]
.sym 7169 processor.writeBackData[9]
.sym 7172 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 7173 processor.Jimm[14]
.sym 7174 processor.writeBackData_SB_LUT4_O_19_I1[1]
.sym 7175 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 7176 processor.writeBackData_SB_LUT4_O_23_I1[1]
.sym 7177 processor.writeBackData_SB_LUT4_O_17_I1[1]
.sym 7178 mem_rdata[14]
.sym 7179 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1]
.sym 7180 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7181 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7182 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7183 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7184 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7185 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7186 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7187 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7188 mem_rdata[20]
.sym 7189 mem_rdata[21]
.sym 7191 mem_rdata[22]
.sym 7192 mem_rdata[23]
.sym 7193 mem_rdata[24]
.sym 7199 pclk$SB_IO_IN_$glb_clk
.sym 7200 processor.state_SB_LUT4_I3_O
.sym 7201 $PACKER_VCC_NET
.sym 7202 processor.writeBackData[5]
.sym 7203 processor.writeBackData[13]
.sym 7204 processor.writeBackData[3]
.sym 7205 processor.writeBackData[11]
.sym 7206 processor.writeBackData[7]
.sym 7207 processor.writeBackData[15]
.sym 7208 processor.writeBackData[1]
.sym 7209 processor.writeBackData[9]
.sym 7210 processor.aluIn1[17]
.sym 7213 processor.aluIn1[17]
.sym 7214 mem_rdata[22]
.sym 7215 processor.aluReg[13]
.sym 7216 processor.aluIn1[16]
.sym 7217 processor.rs2[12]
.sym 7218 mem_rdata[20]
.sym 7219 processor.Bimm[12]
.sym 7220 io_wdata[5]
.sym 7221 mem_rdata[21]
.sym 7222 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 7223 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 7224 io_wdata[3]
.sym 7225 processor.aluIn1[21]
.sym 7226 io_word_address[7]
.sym 7227 io_wdata[5]
.sym 7228 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 7229 processor.rs2[13]
.sym 7230 processor.writeBackData[28]
.sym 7231 io_word_address[4]
.sym 7232 io_word_address[6]
.sym 7233 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 7234 io_word_address[0]
.sym 7235 RAM.0.9_RDATA_4[1]
.sym 7236 io_word_address[4]
.sym 7237 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 7243 io_word_address[4]
.sym 7244 io_word_address[0]
.sym 7249 io_word_address[2]
.sym 7251 io_word_address[1]
.sym 7253 io_word_address[5]
.sym 7254 io_word_address[6]
.sym 7256 io_wdata[10]
.sym 7260 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[9]
.sym 7261 io_wdata[8]
.sym 7262 $PACKER_VCC_NET
.sym 7263 io_wdata[14]
.sym 7264 io_word_address[3]
.sym 7268 io_wdata[12]
.sym 7269 io_word_address[7]
.sym 7270 io_word_address[8]
.sym 7274 mem_rdata[10]
.sym 7275 mem_rdata[15]
.sym 7276 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 7277 mem_rdata[13]
.sym 7278 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 7279 processor.Bimm[4]
.sym 7280 processor.writeBackData_SB_LUT4_O_22_I1[1]
.sym 7281 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 7290 io_word_address[1]
.sym 7291 io_word_address[2]
.sym 7293 io_word_address[3]
.sym 7294 io_word_address[4]
.sym 7295 io_word_address[5]
.sym 7296 io_word_address[6]
.sym 7297 io_word_address[7]
.sym 7298 io_word_address[8]
.sym 7299 io_word_address[0]
.sym 7301 pclk$SB_IO_IN_$glb_clk
.sym 7302 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[9]
.sym 7303 io_wdata[8]
.sym 7305 io_wdata[12]
.sym 7307 io_wdata[10]
.sym 7309 io_wdata[14]
.sym 7311 $PACKER_VCC_NET
.sym 7312 mem_rdata[17]
.sym 7315 mem_rdata[17]
.sym 7317 mem_rdata[16]
.sym 7321 processor.aluIn1[24]
.sym 7322 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 7323 mem_rdata[18]
.sym 7325 processor.aluIn1[26]
.sym 7327 mem_rdata[23]
.sym 7329 processor.writeBackData[18]
.sym 7330 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 7331 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 7332 io_rdata[11]
.sym 7333 processor.writeBackData[24]
.sym 7334 mem_rdata[19]
.sym 7335 RAM.0.11_RDATA_5[1]
.sym 7336 io_word_address[8]
.sym 7337 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7338 processor.aluIn1[27]
.sym 7339 mem_rdata[15]
.sym 7346 io_word_address[1]
.sym 7347 io_wdata[15]
.sym 7354 io_word_address[2]
.sym 7355 $PACKER_VCC_NET
.sym 7357 $PACKER_VCC_NET
.sym 7359 io_word_address[0]
.sym 7361 io_word_address[8]
.sym 7363 io_wdata[9]
.sym 7364 io_word_address[7]
.sym 7366 io_word_address[5]
.sym 7367 io_wdata[13]
.sym 7368 io_wdata[11]
.sym 7370 io_word_address[6]
.sym 7371 io_word_address[3]
.sym 7374 io_word_address[4]
.sym 7376 processor.writeBackData_SB_LUT4_O_21_I1[1]
.sym 7377 mem_rdata[12]
.sym 7378 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 7379 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 7380 processor.Jimm[12]
.sym 7381 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 7382 mem_rdata[11]
.sym 7383 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 7392 io_word_address[1]
.sym 7393 io_word_address[2]
.sym 7395 io_word_address[3]
.sym 7396 io_word_address[4]
.sym 7397 io_word_address[5]
.sym 7398 io_word_address[6]
.sym 7399 io_word_address[7]
.sym 7400 io_word_address[8]
.sym 7401 io_word_address[0]
.sym 7403 pclk$SB_IO_IN_$glb_clk
.sym 7404 $PACKER_VCC_NET
.sym 7405 $PACKER_VCC_NET
.sym 7406 io_wdata[13]
.sym 7408 io_wdata[11]
.sym 7410 io_wdata[15]
.sym 7412 io_wdata[9]
.sym 7418 processor.rs2[15]
.sym 7419 processor.rs2[10]
.sym 7420 io_word_address[1]
.sym 7421 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 7422 RAM.0.10_RDATA[2]
.sym 7423 $PACKER_VCC_NET
.sym 7424 io_word_address[2]
.sym 7425 io_wdata[2]
.sym 7426 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 7427 processor.aluIn1[27]
.sym 7428 RAM.0.10_RDATA[2]
.sym 7429 processor.aluReg[20]
.sym 7430 processor.writeBackData[27]
.sym 7431 processor.aluIn1[23]
.sym 7432 io_word_address[7]
.sym 7433 processor.aluIn1[31]
.sym 7434 processor.aluIn1[22]
.sym 7435 processor.aluIn1[17]
.sym 7436 processor.aluIn1[30]
.sym 7437 processor.aluIn1[25]
.sym 7438 processor.aluIn1[16]
.sym 7439 processor.aluIn1[21]
.sym 7440 processor.writeBackData[26]
.sym 7441 RAM.0.11_RDATA_2[1]
.sym 7446 processor.writeBackData[26]
.sym 7447 processor.writeBackData[16]
.sym 7449 processor.Bimm[1]
.sym 7450 $PACKER_VCC_NET
.sym 7451 processor.writeBackData[20]
.sym 7452 processor.writeBackData[30]
.sym 7453 processor.writeBackData[22]
.sym 7454 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7455 processor.Bimm[11]
.sym 7459 processor.writeBackData[28]
.sym 7461 processor.Bimm[2]
.sym 7466 processor.Bimm[4]
.sym 7467 processor.writeBackData[18]
.sym 7468 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7469 processor.Bimm[3]
.sym 7471 processor.writeBackData[24]
.sym 7473 processor.registerFile.0.0_WCLKE
.sym 7478 mem_rdata[25]
.sym 7479 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 7480 mem_rdata[27]
.sym 7481 mem_rdata[28]
.sym 7482 mem_rdata[31]
.sym 7483 mem_rdata[26]
.sym 7484 mem_rdata[24]
.sym 7485 mem_rdata[29]
.sym 7486 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7487 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7488 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7489 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7490 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7491 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7492 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7493 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7494 processor.Bimm[11]
.sym 7495 processor.Bimm[1]
.sym 7497 processor.Bimm[2]
.sym 7498 processor.Bimm[3]
.sym 7499 processor.Bimm[4]
.sym 7505 pclk$SB_IO_IN_$glb_clk
.sym 7506 processor.registerFile.0.0_WCLKE
.sym 7507 processor.writeBackData[16]
.sym 7508 processor.writeBackData[24]
.sym 7509 processor.writeBackData[20]
.sym 7510 processor.writeBackData[28]
.sym 7511 processor.writeBackData[18]
.sym 7512 processor.writeBackData[26]
.sym 7513 processor.writeBackData[22]
.sym 7514 processor.writeBackData[30]
.sym 7515 $PACKER_VCC_NET
.sym 7520 processor.aluIn1[15]
.sym 7521 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 7522 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 7523 processor.aluIn1[31]
.sym 7524 processor.aluIn1[24]
.sym 7525 processor.writeBackData[19]
.sym 7526 processor.aluIn1[20]
.sym 7527 processor.Bimm[2]
.sym 7528 processor.writeBackData[30]
.sym 7529 processor.Jimm[13]
.sym 7530 processor.aluIn1[18]
.sym 7531 processor.Bimm[11]
.sym 7532 processor.Bimm[4]
.sym 7533 io_wdata[1]
.sym 7534 io_wdata[4]
.sym 7535 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 7536 processor.rs2[12]
.sym 7537 processor.writeBackData[23]
.sym 7538 io_wdata[30]
.sym 7539 processor.Jimm[13]
.sym 7540 RAM.0.11_RDATA_1[0]
.sym 7541 processor.writeBackData[25]
.sym 7542 processor.rs2[9]
.sym 7543 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[1]
.sym 7549 processor.writeBackData[21]
.sym 7550 processor.state_SB_LUT4_I3_O
.sym 7552 $PACKER_VCC_NET
.sym 7553 processor.writeBackData[17]
.sym 7554 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7556 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7557 processor.writeBackData[29]
.sym 7558 mem_rdata[16]
.sym 7559 processor.writeBackData[31]
.sym 7560 processor.writeBackData[23]
.sym 7562 mem_rdata[18]
.sym 7563 mem_rdata[19]
.sym 7564 processor.writeBackData[25]
.sym 7566 mem_rdata[15]
.sym 7568 processor.writeBackData[27]
.sym 7575 mem_rdata[17]
.sym 7578 processor.writeBackData[19]
.sym 7580 processor.Bimm[7]
.sym 7581 processor.Bimm[9]
.sym 7582 mem_wdata_SB_LUT4_O_14_I3[2]
.sym 7583 processor.writeBackData_SB_LUT4_O_6_I2[1]
.sym 7584 mem_wdata_SB_LUT4_O_11_I3[2]
.sym 7585 io_wdata[28]
.sym 7586 mem_wdata_SB_LUT4_O_10_I3[2]
.sym 7587 processor.Bimm[6]
.sym 7588 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7589 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7590 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7591 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7592 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7593 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7594 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7595 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 7596 mem_rdata[15]
.sym 7597 mem_rdata[16]
.sym 7599 mem_rdata[17]
.sym 7600 mem_rdata[18]
.sym 7601 mem_rdata[19]
.sym 7607 pclk$SB_IO_IN_$glb_clk
.sym 7608 processor.state_SB_LUT4_I3_O
.sym 7609 $PACKER_VCC_NET
.sym 7610 processor.writeBackData[21]
.sym 7611 processor.writeBackData[29]
.sym 7612 processor.writeBackData[19]
.sym 7613 processor.writeBackData[27]
.sym 7614 processor.writeBackData[23]
.sym 7615 processor.writeBackData[31]
.sym 7616 processor.writeBackData[17]
.sym 7617 processor.writeBackData[25]
.sym 7618 processor.aluIn1[19]
.sym 7622 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 7623 processor.writeBackData[21]
.sym 7624 io_word_address[10]
.sym 7625 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 7626 io_rdata[9]
.sym 7627 processor.writeBackData[31]
.sym 7628 $PACKER_VCC_NET
.sym 7629 io_word_address[1]
.sym 7631 processor.Jimm[13]
.sym 7632 RAM.0.11_RDATA_3[0]
.sym 7633 RAM.0.11_RDATA_4[0]
.sym 7634 io_word_address[7]
.sym 7635 io_wdata[5]
.sym 7636 io_word_address[0]
.sym 7637 processor.rs2[13]
.sym 7638 io_word_address[0]
.sym 7639 RAM.0.11_RDATA_1[1]
.sym 7640 io_word_address[4]
.sym 7641 RAM.0.11_RDATA_6[1]
.sym 7642 io_word_address[0]
.sym 7643 RAM.0.11_RDATA_2[0]
.sym 7644 io_word_address[4]
.sym 7652 io_word_address[0]
.sym 7654 io_word_address[5]
.sym 7655 io_wdata[26]
.sym 7657 io_word_address[6]
.sym 7659 io_word_address[1]
.sym 7660 io_word_address[4]
.sym 7661 io_word_address[7]
.sym 7662 io_word_address[2]
.sym 7663 io_word_address[3]
.sym 7667 io_wdata[24]
.sym 7668 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[11]
.sym 7671 io_wdata[28]
.sym 7676 io_wdata[30]
.sym 7678 io_word_address[8]
.sym 7679 $PACKER_VCC_NET
.sym 7682 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7683 io_wdata[29]
.sym 7684 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[11]
.sym 7685 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[3]
.sym 7686 processor.writeBackData[25]
.sym 7687 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 7688 io_wdata[25]
.sym 7689 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 7698 io_word_address[1]
.sym 7699 io_word_address[2]
.sym 7701 io_word_address[3]
.sym 7702 io_word_address[4]
.sym 7703 io_word_address[5]
.sym 7704 io_word_address[6]
.sym 7705 io_word_address[7]
.sym 7706 io_word_address[8]
.sym 7707 io_word_address[0]
.sym 7709 pclk$SB_IO_IN_$glb_clk
.sym 7710 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[11]
.sym 7711 io_wdata[24]
.sym 7713 io_wdata[28]
.sym 7715 io_wdata[26]
.sym 7717 io_wdata[30]
.sym 7719 $PACKER_VCC_NET
.sym 7721 io_wdata[31]
.sym 7722 io_wdata[31]
.sym 7725 io_wdata[7]
.sym 7728 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 7730 processor.writeBackData[29]
.sym 7731 io_wdata[26]
.sym 7732 processor.rs2[29]
.sym 7733 processor.Bimm[9]
.sym 7734 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 7737 io_word_address[8]
.sym 7738 RAM.0.11_RDATA_5[1]
.sym 7740 RAM.0.11_RDATA_3[1]
.sym 7741 io_wdata[25]
.sym 7742 io_wdata[28]
.sym 7743 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 7744 io_word_address[8]
.sym 7745 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 7746 processor.aluIn1[27]
.sym 7753 io_word_address[2]
.sym 7756 $PACKER_VCC_NET
.sym 7758 io_word_address[1]
.sym 7759 io_wdata[27]
.sym 7760 io_word_address[8]
.sym 7763 $PACKER_VCC_NET
.sym 7766 io_wdata[31]
.sym 7769 io_wdata[29]
.sym 7771 io_word_address[6]
.sym 7772 io_word_address[7]
.sym 7774 io_word_address[0]
.sym 7777 io_word_address[3]
.sym 7778 io_word_address[4]
.sym 7782 io_wdata[25]
.sym 7783 io_word_address[5]
.sym 7784 RAM.0.11_RDATA_3[1]
.sym 7785 RAM.0.11_RDATA_2[1]
.sym 7786 RAM.0.11_RDATA_1[1]
.sym 7787 RAM.0.11_RDATA_6[1]
.sym 7788 RAM.0.11_RDATA_8[1]
.sym 7789 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 7790 RAM.0.11_RDATA[1]
.sym 7791 RAM.0.11_RDATA_5[1]
.sym 7800 io_word_address[1]
.sym 7801 io_word_address[2]
.sym 7803 io_word_address[3]
.sym 7804 io_word_address[4]
.sym 7805 io_word_address[5]
.sym 7806 io_word_address[6]
.sym 7807 io_word_address[7]
.sym 7808 io_word_address[8]
.sym 7809 io_word_address[0]
.sym 7811 pclk$SB_IO_IN_$glb_clk
.sym 7812 $PACKER_VCC_NET
.sym 7813 $PACKER_VCC_NET
.sym 7814 io_wdata[29]
.sym 7816 io_wdata[27]
.sym 7818 io_wdata[31]
.sym 7820 io_wdata[25]
.sym 7822 io_wdata[7]
.sym 7823 processor.rs2[14]
.sym 7827 io_wdata[27]
.sym 7828 processor.aluIn1[25]
.sym 7829 processor.aluIn1[30]
.sym 7830 processor.aluIn1[27]
.sym 7831 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 7833 processor.aluIn1[30]
.sym 7834 io_word_address[1]
.sym 7835 processor.aluIn1[26]
.sym 7837 processor.aluIn1[28]
.sym 7845 io_word_address[7]
.sym 7846 io_wdata[25]
.sym 7849 RAM.0.11_RDATA_2[1]
.sym 7854 io_word_address[1]
.sym 7858 $PACKER_VCC_NET
.sym 7859 io_word_address[6]
.sym 7860 io_word_address[3]
.sym 7861 io_wdata[24]
.sym 7863 io_word_address[7]
.sym 7865 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[3]
.sym 7867 io_word_address[0]
.sym 7868 io_wdata[30]
.sym 7871 io_word_address[2]
.sym 7872 io_word_address[5]
.sym 7873 io_word_address[4]
.sym 7875 io_wdata[26]
.sym 7880 io_wdata[28]
.sym 7882 io_word_address[8]
.sym 7887 processor.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 7893 processor.aluReg[28]
.sym 7902 io_word_address[1]
.sym 7903 io_word_address[2]
.sym 7905 io_word_address[3]
.sym 7906 io_word_address[4]
.sym 7907 io_word_address[5]
.sym 7908 io_word_address[6]
.sym 7909 io_word_address[7]
.sym 7910 io_word_address[8]
.sym 7911 io_word_address[0]
.sym 7913 pclk$SB_IO_IN_$glb_clk
.sym 7914 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[3]
.sym 7915 io_wdata[24]
.sym 7917 io_wdata[28]
.sym 7919 io_wdata[26]
.sym 7921 io_wdata[30]
.sym 7923 $PACKER_VCC_NET
.sym 7925 io_word_address[2]
.sym 7928 $PACKER_VCC_NET
.sym 7930 RAM.0.3_RDATA_1[1]
.sym 7931 processor.aluIn1[31]
.sym 7933 processor.aluIn1[23]
.sym 7934 $PACKER_VCC_NET
.sym 7935 processor.aluIn1[31]
.sym 7938 $PACKER_VCC_NET
.sym 7943 io_wdata[29]
.sym 7949 io_wdata[1]
.sym 7957 io_word_address[2]
.sym 7958 $PACKER_VCC_NET
.sym 7964 io_word_address[8]
.sym 7966 io_wdata[29]
.sym 7967 io_word_address[3]
.sym 7969 io_word_address[1]
.sym 7971 io_word_address[5]
.sym 7973 io_word_address[6]
.sym 7976 io_word_address[0]
.sym 7979 io_wdata[27]
.sym 7982 io_wdata[31]
.sym 7983 io_word_address[7]
.sym 7984 io_wdata[25]
.sym 7985 $PACKER_VCC_NET
.sym 7986 io_word_address[4]
.sym 8000 io_word_address[1]
.sym 8001 io_word_address[2]
.sym 8003 io_word_address[3]
.sym 8004 io_word_address[4]
.sym 8005 io_word_address[5]
.sym 8006 io_word_address[6]
.sym 8007 io_word_address[7]
.sym 8008 io_word_address[8]
.sym 8009 io_word_address[0]
.sym 8011 pclk$SB_IO_IN_$glb_clk
.sym 8012 $PACKER_VCC_NET
.sym 8013 $PACKER_VCC_NET
.sym 8014 io_wdata[29]
.sym 8016 io_wdata[27]
.sym 8018 io_wdata[31]
.sym 8020 io_wdata[25]
.sym 8023 processor.aluIn1[26]
.sym 8027 processor.aluIn1[28]
.sym 8028 $PACKER_VCC_NET
.sym 8031 processor.aluReg[28]
.sym 8038 io_word_address[0]
.sym 8039 processor.aluReg[29]
.sym 8048 io_word_address[4]
.sym 8119 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8120 processor.aluShamt[1]
.sym 8125 processor.aluShamt[0]
.sym 8128 io_word_address[7]
.sym 8131 processor.writeBackData_SB_LUT4_O_17_I1[0]
.sym 8132 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 8135 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8136 processor.Jimm[14]
.sym 8137 io_word_address[0]
.sym 8139 RAM.0.9_RDATA_2[1]
.sym 8141 RAM.0.9_RDATA_5[1]
.sym 8148 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8164 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 8166 $PACKER_VCC_NET
.sym 8167 $PACKER_VCC_NET
.sym 8173 processor.aluShamt[2]
.sym 8175 processor.aluShamt[3]
.sym 8176 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 8177 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8178 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 8179 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8180 processor.aluShamt[4]
.sym 8184 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8186 processor.aluShamt[1]
.sym 8188 processor.aluShamt[4]
.sym 8191 processor.aluShamt[0]
.sym 8192 $nextpnr_ICESTORM_LC_3$O
.sym 8195 processor.aluShamt[0]
.sym 8198 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 8200 $PACKER_VCC_NET
.sym 8201 processor.aluShamt[1]
.sym 8202 processor.aluShamt[0]
.sym 8204 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 8206 $PACKER_VCC_NET
.sym 8207 processor.aluShamt[2]
.sym 8208 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 8210 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 8212 processor.aluShamt[3]
.sym 8213 $PACKER_VCC_NET
.sym 8214 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 8217 processor.aluShamt[4]
.sym 8218 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8219 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 8220 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 8223 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8225 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8226 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 8229 processor.aluShamt[3]
.sym 8230 processor.aluShamt[4]
.sym 8231 processor.aluShamt[2]
.sym 8235 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8237 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 8238 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 8239 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 8240 pclk$SB_IO_IN_$glb_clk
.sym 8246 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 8247 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 8248 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 8249 processor.aluIn2[6]
.sym 8250 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8251 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 8252 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 8253 processor.aluIn2[0]
.sym 8257 RAM.0.9_RDATA[1]
.sym 8265 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8267 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8269 processor.PC[10]
.sym 8276 u_st7735_controller.shifter_SB_DFFESR_Q_R
.sym 8280 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8281 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8285 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8286 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8291 processor.aluReg[6]
.sym 8298 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 8299 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8301 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8306 processor.PCplus4[8]
.sym 8310 RAM.0.0_RDATA[2]
.sym 8327 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[2]
.sym 8329 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 8330 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8331 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[1]
.sym 8332 io_wdata[0]
.sym 8335 io_wstrb
.sym 8336 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8337 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8339 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 8340 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 8341 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8342 io_word_address[6]
.sym 8344 processor.aluReg[3]
.sym 8345 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 8347 processor.aluReg[2]
.sym 8348 processor.aluReg[6]
.sym 8350 processor.aluIn1[2]
.sym 8351 processor.aluIn1[2]
.sym 8352 u_st7735_controller.shifter_SB_DFFESR_Q_R
.sym 8353 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8354 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8356 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8357 processor.aluIn1[2]
.sym 8358 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8359 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8362 io_word_address[6]
.sym 8364 io_wstrb
.sym 8368 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8369 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 8370 processor.aluReg[6]
.sym 8377 io_wdata[0]
.sym 8380 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 8382 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8383 processor.aluReg[2]
.sym 8386 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[1]
.sym 8387 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 8388 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8389 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[2]
.sym 8392 processor.aluIn1[2]
.sym 8394 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8395 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8399 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 8400 processor.aluReg[3]
.sym 8401 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8402 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I0_O_$glb_ce
.sym 8403 pclk$SB_IO_IN_$glb_clk
.sym 8404 u_st7735_controller.shifter_SB_DFFESR_Q_R
.sym 8405 processor.aluPlus[0]
.sym 8406 processor.aluPlus[1]
.sym 8407 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 8408 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 8409 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 8410 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 8411 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 8412 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 8414 io_word_address[7]
.sym 8415 io_word_address[7]
.sym 8416 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8417 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8418 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 8419 $PACKER_VCC_NET
.sym 8423 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 8424 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 8429 processor.aluIn2[10]
.sym 8430 processor.aluIn1[14]
.sym 8431 io_word_address[7]
.sym 8432 processor.aluIn1[10]
.sym 8434 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 8436 processor.aluIn1[2]
.sym 8438 processor.aluIn1[0]
.sym 8439 processor.PCplusImm[10]
.sym 8440 processor.PC[2]
.sym 8446 RAM.0.1_RDATA_2[1]
.sym 8447 RAM.0.1_RDATA_5[1]
.sym 8448 RAM.0.1_RDATA_6[0]
.sym 8450 RAM.0.1_RDATA_5[0]
.sym 8451 RAM.0.1_RDATA_6[1]
.sym 8452 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 8454 RAM.0.1_RDATA[1]
.sym 8456 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 8458 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 8460 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8461 processor.aluReg[5]
.sym 8463 RAM.0.10_RDATA[2]
.sym 8464 processor.aluMinus[5]
.sym 8466 RAM.0.1_RDATA_1[0]
.sym 8467 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 8468 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8469 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8472 RAM.0.1_RDATA_2[0]
.sym 8473 processor.aluIn1[6]
.sym 8474 RAM.0.1_RDATA_1[1]
.sym 8475 RAM.0.0_RDATA[2]
.sym 8476 RAM.0.1_RDATA[0]
.sym 8477 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 8479 RAM.0.0_RDATA[2]
.sym 8480 RAM.0.1_RDATA_2[0]
.sym 8481 RAM.0.1_RDATA_2[1]
.sym 8485 RAM.0.1_RDATA_5[1]
.sym 8486 RAM.0.1_RDATA_5[0]
.sym 8488 RAM.0.0_RDATA[2]
.sym 8492 RAM.0.1_RDATA[0]
.sym 8493 RAM.0.0_RDATA[2]
.sym 8494 RAM.0.1_RDATA[1]
.sym 8497 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 8498 processor.aluIn1[6]
.sym 8499 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8500 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8503 RAM.0.1_RDATA_6[0]
.sym 8504 RAM.0.10_RDATA[2]
.sym 8505 RAM.0.0_RDATA[2]
.sym 8506 RAM.0.1_RDATA_6[1]
.sym 8509 RAM.0.10_RDATA[2]
.sym 8510 RAM.0.1_RDATA_1[0]
.sym 8511 RAM.0.1_RDATA_1[1]
.sym 8512 RAM.0.0_RDATA[2]
.sym 8515 processor.aluMinus[5]
.sym 8516 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 8517 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 8518 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 8522 processor.aluReg[5]
.sym 8523 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8524 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 8528 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8529 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 8530 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8531 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 8532 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 8533 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8534 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8535 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 8536 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 8539 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 8540 processor.aluIn2[4]
.sym 8541 io_wdata[0]
.sym 8542 processor.aluIn1[6]
.sym 8543 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 8544 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 8545 io_word_address[7]
.sym 8546 processor.aluIn1[1]
.sym 8548 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8552 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8553 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8554 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8555 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 8556 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8557 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8558 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 8559 processor.aluIn1[3]
.sym 8560 processor.aluReg[0]
.sym 8563 processor.aluIn2[14]
.sym 8570 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 8571 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8572 mem_address_SB_LUT4_O_I3[2]
.sym 8573 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8574 processor.writeBackData_SB_LUT4_O_27_I0[1]
.sym 8575 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8576 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[3]
.sym 8577 processor.PCplusImm[5]
.sym 8579 processor.writeBackData_SB_LUT4_O_27_I0[3]
.sym 8580 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8581 processor.PCplus4[8]
.sym 8583 processor.PCplusImm[8]
.sym 8584 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8585 processor.writeBackData_SB_LUT4_O_27_I0[0]
.sym 8588 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 8589 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 8590 processor.aluIn1[5]
.sym 8593 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8594 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8595 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8596 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8597 processor.loadstore_addr[2]
.sym 8600 processor.PC[2]
.sym 8602 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8603 processor.aluIn1[5]
.sym 8604 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8605 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8608 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 8610 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8611 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8614 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 8615 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 8616 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 8617 processor.PCplusImm[5]
.sym 8620 processor.PCplus4[8]
.sym 8621 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8622 processor.PCplusImm[8]
.sym 8623 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8626 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8632 processor.aluIn1[5]
.sym 8633 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8634 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[3]
.sym 8635 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 8639 mem_address_SB_LUT4_O_I3[2]
.sym 8640 processor.PC[2]
.sym 8641 processor.loadstore_addr[2]
.sym 8644 processor.writeBackData_SB_LUT4_O_27_I0[3]
.sym 8645 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8646 processor.writeBackData_SB_LUT4_O_27_I0[1]
.sym 8647 processor.writeBackData_SB_LUT4_O_27_I0[0]
.sym 8648 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 8649 pclk$SB_IO_IN_$glb_clk
.sym 8650 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 8651 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8652 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 8653 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8654 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8655 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 8656 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8657 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 8658 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8661 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8663 processor.PCplusImm[5]
.sym 8664 processor.PCplus4[4]
.sym 8665 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8667 mem_address_SB_LUT4_O_I3[0]
.sym 8668 io_word_address[1]
.sym 8669 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8670 processor.PCplusImm[9]
.sym 8671 processor.PCplusImm[8]
.sym 8673 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 8674 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8675 processor.aluIn2[15]
.sym 8676 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 8677 processor.Bimm[6]
.sym 8678 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8679 processor.aluMinus[8]
.sym 8680 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8681 processor.aluIn1[24]
.sym 8682 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8683 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 8684 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8685 processor.aluIn1[26]
.sym 8686 io_wdata[6]
.sym 8692 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8693 mem_address_SB_LUT4_O_I3[2]
.sym 8694 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8695 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8696 processor.PC[10]
.sym 8697 processor.aluMinus[8]
.sym 8698 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 8699 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 8700 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8702 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8705 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8706 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 8707 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8708 processor.PCplus4[10]
.sym 8710 processor.loadstore_addr[9]
.sym 8711 processor.PCplusImm[10]
.sym 8712 processor.loadstore_addr[10]
.sym 8713 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 8718 processor.PC[9]
.sym 8719 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 8720 processor.aluIn1[3]
.sym 8721 processor.aluIn1[6]
.sym 8725 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8726 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 8727 processor.aluIn1[6]
.sym 8728 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8731 mem_address_SB_LUT4_O_I3[2]
.sym 8732 processor.loadstore_addr[9]
.sym 8733 processor.PC[9]
.sym 8738 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8739 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 8740 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 8743 processor.aluIn1[3]
.sym 8744 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 8745 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 8746 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 8749 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 8750 processor.aluMinus[8]
.sym 8751 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 8752 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 8755 processor.PCplusImm[10]
.sym 8756 processor.PCplus4[10]
.sym 8757 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8758 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8761 processor.loadstore_addr[10]
.sym 8762 mem_address_SB_LUT4_O_I3[2]
.sym 8763 processor.PC[10]
.sym 8769 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 8771 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 8772 pclk$SB_IO_IN_$glb_clk
.sym 8773 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 8774 processor.aluPlus[24]
.sym 8775 processor.aluPlus[25]
.sym 8776 processor.aluPlus[26]
.sym 8777 processor.aluPlus[27]
.sym 8778 processor.aluPlus[28]
.sym 8779 processor.aluPlus[29]
.sym 8780 processor.aluPlus[30]
.sym 8781 processor.aluPlus[31]
.sym 8782 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 8783 processor.Bimm[11]
.sym 8786 processor.aluIn1[23]
.sym 8787 mem_address_SB_LUT4_O_I3[2]
.sym 8788 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8789 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8790 processor.aluIn1[16]
.sym 8791 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 8792 io_wdata[1]
.sym 8793 processor.aluIn2[18]
.sym 8794 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 8795 processor.aluIn1[17]
.sym 8796 processor.aluIn1[21]
.sym 8797 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 8798 processor.aluIn2[12]
.sym 8799 processor.loadstore_addr[1]
.sym 8800 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8801 processor.aluIn2[22]
.sym 8802 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 8803 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 8804 processor.PC[9]
.sym 8805 processor.PCplus4[6]
.sym 8806 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 8807 processor.aluIn1[19]
.sym 8808 processor.writeBackData[7]
.sym 8809 processor.PCplus4[3]
.sym 8815 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8816 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 8817 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 8818 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8820 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8821 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8822 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 8823 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8824 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8825 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 8826 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8827 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8828 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8830 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 8832 processor.writeBackData_SB_LUT4_O_24_I1[3]
.sym 8833 processor.writeBackData_SB_LUT4_O_17_I1[0]
.sym 8834 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8835 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8836 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8837 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 8838 processor.PCplus4[4]
.sym 8840 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 8841 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 8843 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 8845 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8846 processor.writeBackData_SB_LUT4_O_17_I1[1]
.sym 8848 processor.writeBackData_SB_LUT4_O_17_I1[1]
.sym 8849 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 8850 processor.writeBackData_SB_LUT4_O_17_I1[0]
.sym 8854 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 8855 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 8856 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 8857 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8860 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8861 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8862 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8863 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8866 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8867 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8868 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8869 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8872 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 8873 processor.writeBackData_SB_LUT4_O_24_I1[3]
.sym 8874 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8875 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 8878 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 8879 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 8880 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 8881 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 8884 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8885 processor.PCplus4[4]
.sym 8886 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 8887 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8890 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 8891 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8892 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 8893 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 8897 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 8898 processor.writeBackData_SB_LUT4_O_20_I1[3]
.sym 8899 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 8900 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 8901 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 8902 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 8903 processor.aluIn2[12]
.sym 8904 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[3]
.sym 8906 io_word_address[7]
.sym 8907 processor.Jimm[14]
.sym 8909 processor.aluIn1[6]
.sym 8910 processor.PCplus4[20]
.sym 8911 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8913 processor.aluMinus[5]
.sym 8914 mem_rdata[19]
.sym 8915 processor.writeBackData[3]
.sym 8916 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 8917 io_wdata[3]
.sym 8918 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 8919 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8920 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 8921 processor.Bimm[10]
.sym 8922 processor.instr[5]
.sym 8923 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 8924 mem_rdata[30]
.sym 8926 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 8927 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 8928 io_word_address[7]
.sym 8929 processor.Bimm[7]
.sym 8930 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 8931 processor.Bimm[9]
.sym 8932 processor.aluIn2[10]
.sym 8938 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8939 processor.cycles[0]
.sym 8941 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 8942 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 8943 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 8944 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 8946 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8948 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 8950 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 8951 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 8952 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8953 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8954 processor.writeBackData_SB_LUT4_O_31_I2[2]
.sym 8955 processor.writeBackData_SB_LUT4_O_20_I1[3]
.sym 8957 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 8959 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 8960 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8961 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8962 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 8963 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 8964 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 8965 processor.PCplus4[6]
.sym 8966 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8967 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8968 processor.Jimm[14]
.sym 8969 processor.PCplus4[3]
.sym 8971 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 8972 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 8973 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8974 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 8977 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 8978 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8979 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8980 processor.PCplus4[6]
.sym 8984 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 8985 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 8986 processor.Jimm[14]
.sym 8989 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 8990 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 8991 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 8992 processor.PCplus4[3]
.sym 8995 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 8996 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 8997 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 8998 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 9001 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 9002 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9003 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 9004 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 9007 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 9008 processor.cycles[0]
.sym 9009 processor.writeBackData_SB_LUT4_O_31_I2[2]
.sym 9010 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 9013 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9014 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9015 processor.writeBackData_SB_LUT4_O_20_I1[3]
.sym 9016 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 9020 processor.writeBackData_SB_LUT4_O_31_I2[2]
.sym 9021 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 9022 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[3]
.sym 9023 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9024 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9025 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1]
.sym 9026 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9027 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 9029 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 9030 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9032 mem_rdata[19]
.sym 9033 processor.aluIn1[14]
.sym 9034 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 9035 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 9036 processor.PCplus4[10]
.sym 9037 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 9038 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9039 io_wdata[5]
.sym 9041 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 9042 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9043 processor.cycles[0]
.sym 9044 processor.loadstore_addr[22]
.sym 9045 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9046 mem_rdata[15]
.sym 9047 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9048 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 9049 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 9050 processor.Jimm[12]
.sym 9051 processor.Jimm[14]
.sym 9052 processor.aluReg[0]
.sym 9053 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 9054 processor.Bimm[5]
.sym 9055 processor.aluIn2[14]
.sym 9062 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9063 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9064 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[3]
.sym 9065 processor.writeBackData_SB_LUT4_O_23_I1[1]
.sym 9066 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9067 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 9068 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1]
.sym 9069 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 9070 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 9071 processor.writeBackData_SB_LUT4_O_19_I1[1]
.sym 9072 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 9074 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 9076 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 9077 processor.writeBackData_SB_LUT4_O_22_I1[3]
.sym 9080 processor.writeBackData_SB_LUT4_O_21_I1[3]
.sym 9081 processor.writeBackData_SB_LUT4_O_21_I1[1]
.sym 9082 processor.writeBackData_SB_LUT4_O_22_I1[1]
.sym 9083 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 9085 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 9088 processor.writeBackData_SB_LUT4_O_19_I1[3]
.sym 9089 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9091 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 9092 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 9094 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 9095 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9096 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 9097 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9100 processor.writeBackData_SB_LUT4_O_22_I1[1]
.sym 9101 processor.writeBackData_SB_LUT4_O_22_I1[3]
.sym 9102 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9103 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9106 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9107 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9108 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 9109 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 9112 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[3]
.sym 9113 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 9114 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1]
.sym 9115 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 9118 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9119 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9120 processor.writeBackData_SB_LUT4_O_19_I1[3]
.sym 9121 processor.writeBackData_SB_LUT4_O_19_I1[1]
.sym 9124 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 9125 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9126 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9127 processor.writeBackData_SB_LUT4_O_23_I1[1]
.sym 9130 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 9131 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9132 processor.writeBackData_SB_LUT4_O_21_I1[1]
.sym 9133 processor.writeBackData_SB_LUT4_O_21_I1[3]
.sym 9136 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9137 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 9138 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 9139 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 9143 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 9144 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 9145 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[2]
.sym 9146 processor.writeBackData_SB_LUT4_O_19_I1[3]
.sym 9147 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0]
.sym 9148 processor.aluIn2[10]
.sym 9149 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 9150 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9152 mem_rdata[22]
.sym 9153 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 9155 processor.rs2[8]
.sym 9156 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 9157 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 9158 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 9159 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9160 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[3]
.sym 9161 processor.PCplus4[14]
.sym 9162 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 9163 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 9165 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 9166 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9167 processor.writeBackData_SB_LUT4_O_21_I1[1]
.sym 9168 processor.writeBackData_SB_LUT4_O_22_I1[1]
.sym 9169 processor.Bimm[6]
.sym 9170 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9171 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9172 processor.aluIn1[24]
.sym 9174 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9175 io_wdata[6]
.sym 9176 processor.aluIn1[26]
.sym 9177 processor.Jimm[14]
.sym 9178 processor.aluIn2[15]
.sym 9184 RAM.0.10_RDATA[2]
.sym 9186 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 9187 processor.aluIn1[12]
.sym 9189 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9190 RAM.0.9_RDATA_4[0]
.sym 9192 mem_rdata[10]
.sym 9193 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9194 mem_rdata[30]
.sym 9195 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9196 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9198 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9199 processor.aluReg[12]
.sym 9200 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 9203 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9204 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]
.sym 9206 mem_rdata[14]
.sym 9207 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9208 RAM.0.9_RDATA_4[1]
.sym 9210 processor.Jimm[12]
.sym 9211 processor.Jimm[13]
.sym 9212 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0]
.sym 9213 processor.loadstore_addr[1]
.sym 9214 mem_rdata[14]
.sym 9215 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9217 processor.loadstore_addr[1]
.sym 9218 mem_rdata[14]
.sym 9220 mem_rdata[30]
.sym 9226 mem_rdata[14]
.sym 9229 processor.Jimm[13]
.sym 9230 processor.Jimm[12]
.sym 9231 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 9232 mem_rdata[14]
.sym 9235 processor.aluIn1[12]
.sym 9236 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 9237 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9238 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 9241 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 9242 mem_rdata[10]
.sym 9243 processor.Jimm[13]
.sym 9244 processor.Jimm[12]
.sym 9247 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9248 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 9249 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0]
.sym 9250 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]
.sym 9253 RAM.0.9_RDATA_4[0]
.sym 9254 RAM.0.9_RDATA_4[1]
.sym 9255 RAM.0.10_RDATA[2]
.sym 9256 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9259 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9260 processor.aluReg[12]
.sym 9261 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9262 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9263 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 9264 pclk$SB_IO_IN_$glb_clk
.sym 9266 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 9267 processor.aluIn2[9]
.sym 9268 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 9269 processor.aluIn2[11]
.sym 9270 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 9271 processor.aluIn2[14]
.sym 9272 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1]
.sym 9273 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9275 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9276 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9277 RAM.0.11_RDATA[1]
.sym 9278 processor.aluIn1[30]
.sym 9279 processor.Bimm[3]
.sym 9280 processor.aluIn1[22]
.sym 9281 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 9282 processor.Jimm[14]
.sym 9283 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 9284 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9285 $PACKER_VCC_NET
.sym 9286 processor.aluIn1[25]
.sym 9287 processor.aluIn1[31]
.sym 9288 mem_rdata[9]
.sym 9289 processor.aluIn1[16]
.sym 9291 processor.aluIn1[19]
.sym 9292 processor.loadstore_addr[1]
.sym 9294 io_wdata[3]
.sym 9295 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9296 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9298 RAM.0.11_RDATA_4[1]
.sym 9299 processor.loadstore_addr[1]
.sym 9300 mem_rdata[26]
.sym 9301 processor.aluIn1[23]
.sym 9307 mem_rdata[26]
.sym 9308 mem_rdata[15]
.sym 9309 RAM.0.9_RDATA_2[0]
.sym 9310 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 9311 processor.Jimm[12]
.sym 9312 RAM.0.10_RDATA[2]
.sym 9313 mem_rdata[11]
.sym 9316 processor.Jimm[13]
.sym 9317 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9318 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9319 processor.Jimm[12]
.sym 9320 RAM.0.10_RDATA[2]
.sym 9321 RAM.0.9_RDATA[0]
.sym 9323 mem_rdata[10]
.sym 9325 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9326 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9327 RAM.0.9_RDATA_5[0]
.sym 9330 processor.loadstore_addr[1]
.sym 9331 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 9334 RAM.0.9_RDATA_2[1]
.sym 9335 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9336 RAM.0.9_RDATA_5[1]
.sym 9338 RAM.0.9_RDATA[1]
.sym 9340 RAM.0.9_RDATA_5[1]
.sym 9341 RAM.0.10_RDATA[2]
.sym 9342 RAM.0.9_RDATA_5[0]
.sym 9343 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9346 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9347 RAM.0.9_RDATA[1]
.sym 9348 RAM.0.9_RDATA[0]
.sym 9349 RAM.0.10_RDATA[2]
.sym 9352 mem_rdata[10]
.sym 9353 processor.loadstore_addr[1]
.sym 9354 mem_rdata[26]
.sym 9358 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9359 RAM.0.9_RDATA_2[1]
.sym 9360 RAM.0.10_RDATA[2]
.sym 9361 RAM.0.9_RDATA_2[0]
.sym 9364 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9365 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 9366 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 9367 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9371 mem_rdata[11]
.sym 9376 processor.Jimm[13]
.sym 9377 processor.Jimm[12]
.sym 9378 mem_rdata[11]
.sym 9379 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 9382 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9383 processor.Jimm[12]
.sym 9384 mem_rdata[15]
.sym 9385 processor.Jimm[13]
.sym 9386 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 9387 pclk$SB_IO_IN_$glb_clk
.sym 9389 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 9390 processor.Bimm[10]
.sym 9391 mem_rdata[8]
.sym 9392 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9393 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 9394 processor.aluIn2[15]
.sym 9395 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 9396 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 9397 io_word_address[0]
.sym 9401 mem_rdata[10]
.sym 9403 processor.Bimm[4]
.sym 9404 processor.rs2[9]
.sym 9405 processor.Jimm[13]
.sym 9406 processor.rs2[11]
.sym 9407 processor.writeBackData[23]
.sym 9408 processor.aluIn1[14]
.sym 9410 processor.rs2[15]
.sym 9411 processor.Bimm[5]
.sym 9412 processor.Jimm[13]
.sym 9413 processor.Bimm[7]
.sym 9414 mem_rdata[24]
.sym 9415 processor.Bimm[9]
.sym 9416 RAM.0.10_RDATA[2]
.sym 9418 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 9419 processor.aluMinus[25]
.sym 9420 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 9421 processor.aluMinus[26]
.sym 9422 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[5]
.sym 9423 mem_rdata[30]
.sym 9424 processor.Bimm[10]
.sym 9430 io_rdata[11]
.sym 9431 mem_rdata[12]
.sym 9432 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9433 mem_rdata[13]
.sym 9436 mem_rdata[11]
.sym 9437 mem_rdata[29]
.sym 9440 mem_rdata[27]
.sym 9441 mem_rdata[28]
.sym 9442 processor.Jimm[12]
.sym 9445 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 9448 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 9449 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9451 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 9452 processor.loadstore_addr[1]
.sym 9453 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 9454 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 9455 mem_rdata[12]
.sym 9457 processor.Jimm[13]
.sym 9463 processor.Jimm[13]
.sym 9464 processor.Jimm[12]
.sym 9465 mem_rdata[12]
.sym 9466 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 9469 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 9470 io_rdata[11]
.sym 9471 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9472 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 9476 mem_rdata[13]
.sym 9477 processor.loadstore_addr[1]
.sym 9478 mem_rdata[29]
.sym 9482 mem_rdata[11]
.sym 9483 mem_rdata[27]
.sym 9484 processor.loadstore_addr[1]
.sym 9488 mem_rdata[12]
.sym 9494 mem_rdata[28]
.sym 9495 mem_rdata[12]
.sym 9496 processor.loadstore_addr[1]
.sym 9499 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 9500 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9501 io_rdata[11]
.sym 9502 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 9505 processor.Jimm[12]
.sym 9506 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 9507 mem_rdata[13]
.sym 9508 processor.Jimm[13]
.sym 9509 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 9510 pclk$SB_IO_IN_$glb_clk
.sym 9512 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_LUT4_O_I2[0]
.sym 9513 processor.Bimm[8]
.sym 9514 processor.aluIn2[26]
.sym 9515 mem_rdata[30]
.sym 9516 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 9517 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 9518 processor.aluIn2[25]
.sym 9519 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9524 processor.writeBackData[28]
.sym 9525 processor.aluIn1[20]
.sym 9527 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9528 processor.Bimm[3]
.sym 9529 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 9530 processor.state[1]
.sym 9531 processor.state[0]
.sym 9532 processor.PC[22]
.sym 9533 processor.Bimm[10]
.sym 9534 processor.Jimm[12]
.sym 9535 io_word_address[0]
.sym 9536 processor.loadstore_addr[22]
.sym 9537 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9538 mem_rdata[26]
.sym 9539 processor.Jimm[14]
.sym 9540 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9541 processor.Jimm[12]
.sym 9543 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9544 mem_rdata[25]
.sym 9546 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9547 RAM.0.11_RDATA[0]
.sym 9555 RAM.0.11_RDATA_3[1]
.sym 9558 RAM.0.11_RDATA_3[0]
.sym 9564 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9566 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 9567 RAM.0.11_RDATA_5[1]
.sym 9568 RAM.0.11_RDATA_2[1]
.sym 9569 RAM.0.11_RDATA_7[0]
.sym 9570 RAM.0.11_RDATA_1[1]
.sym 9571 RAM.0.11_RDATA[0]
.sym 9572 RAM.0.11_RDATA[1]
.sym 9573 RAM.0.11_RDATA_5[0]
.sym 9574 RAM.0.11_RDATA_2[0]
.sym 9576 RAM.0.10_RDATA[2]
.sym 9578 RAM.0.11_RDATA_1[0]
.sym 9579 RAM.0.11_RDATA_6[0]
.sym 9580 RAM.0.11_RDATA_6[1]
.sym 9581 RAM.0.11_RDATA_8[1]
.sym 9584 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9586 RAM.0.11_RDATA_3[1]
.sym 9587 RAM.0.11_RDATA_3[0]
.sym 9588 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9589 RAM.0.10_RDATA[2]
.sym 9593 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9595 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 9598 RAM.0.11_RDATA_1[0]
.sym 9599 RAM.0.10_RDATA[2]
.sym 9600 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9601 RAM.0.11_RDATA_1[1]
.sym 9604 RAM.0.11_RDATA_6[0]
.sym 9605 RAM.0.11_RDATA_6[1]
.sym 9606 RAM.0.10_RDATA[2]
.sym 9607 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9610 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9611 RAM.0.11_RDATA[1]
.sym 9612 RAM.0.11_RDATA[0]
.sym 9613 RAM.0.10_RDATA[2]
.sym 9616 RAM.0.11_RDATA_5[1]
.sym 9617 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9618 RAM.0.10_RDATA[2]
.sym 9619 RAM.0.11_RDATA_5[0]
.sym 9622 RAM.0.11_RDATA_7[0]
.sym 9623 RAM.0.11_RDATA_8[1]
.sym 9624 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9625 RAM.0.10_RDATA[2]
.sym 9628 RAM.0.11_RDATA_2[0]
.sym 9629 RAM.0.11_RDATA_2[1]
.sym 9630 RAM.0.10_RDATA[2]
.sym 9631 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 9635 processor.writeBackData_SB_LUT4_O_5_I2[1]
.sym 9636 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 9637 processor.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 9638 processor.writeBackData[26]
.sym 9639 processor.aluReg[22]
.sym 9640 processor.writeBackData_SB_LUT4_O_2_I2[1]
.sym 9641 processor.writeBackData[29]
.sym 9642 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 9648 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9649 RAM.0.11_RDATA_3[1]
.sym 9650 processor.writeBackData[24]
.sym 9651 mem_rdata[19]
.sym 9652 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9653 mem_rdata[27]
.sym 9654 io_rdata[11]
.sym 9655 mem_rdata[28]
.sym 9656 processor.writeBackData[18]
.sym 9657 mem_rdata[31]
.sym 9658 processor.aluIn1[21]
.sym 9659 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9660 io_wdata[6]
.sym 9661 processor.aluIn1[24]
.sym 9662 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9664 mem_rdata[31]
.sym 9665 processor.Bimm[6]
.sym 9666 processor.aluIn1[30]
.sym 9667 RAM.0.11_RDATA_8[1]
.sym 9668 processor.rs2[28]
.sym 9669 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9670 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 9676 mem_rdata[25]
.sym 9677 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9681 mem_rdata[26]
.sym 9682 processor.rs2[9]
.sym 9683 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9684 processor.rs2[12]
.sym 9686 mem_rdata[27]
.sym 9687 processor.rs2[29]
.sym 9689 processor.loadstore_addr[1]
.sym 9690 io_wdata[4]
.sym 9691 mem_rdata[29]
.sym 9692 processor.rs2[28]
.sym 9695 processor.rs2[25]
.sym 9696 mem_wdata_SB_LUT4_O_11_I3[2]
.sym 9699 processor.Jimm[14]
.sym 9702 processor.rs2[13]
.sym 9703 processor.Jimm[13]
.sym 9710 mem_rdata[27]
.sym 9716 mem_rdata[29]
.sym 9721 processor.rs2[9]
.sym 9722 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9723 processor.loadstore_addr[1]
.sym 9724 processor.rs2[25]
.sym 9727 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 9728 mem_rdata[25]
.sym 9729 processor.Jimm[14]
.sym 9730 processor.Jimm[13]
.sym 9733 processor.loadstore_addr[1]
.sym 9734 processor.rs2[12]
.sym 9735 processor.rs2[28]
.sym 9736 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9739 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9741 io_wdata[4]
.sym 9742 mem_wdata_SB_LUT4_O_11_I3[2]
.sym 9745 processor.rs2[29]
.sym 9746 processor.rs2[13]
.sym 9747 processor.loadstore_addr[1]
.sym 9748 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9751 mem_rdata[26]
.sym 9755 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 9756 pclk$SB_IO_IN_$glb_clk
.sym 9758 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9759 io_wdata[30]
.sym 9760 RAM.0.0_RDATA[2]
.sym 9761 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 9762 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 9763 mem_wdata_SB_LUT4_O_9_I3[2]
.sym 9764 processor.writeBackData_SB_LUT4_O_5_I2[2]
.sym 9765 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 9771 processor.writeBackData[27]
.sym 9773 processor.writeBackData[26]
.sym 9774 processor.Bimm[9]
.sym 9776 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9777 processor.aluIn1[22]
.sym 9778 processor.aluIn1[23]
.sym 9782 processor.writeBackData[25]
.sym 9785 RAM.0.3_RDATA[1]
.sym 9786 RAM.0.3_RDATA_2[1]
.sym 9787 processor.loadstore_addr[1]
.sym 9788 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 9789 RAM.0.3_RDATA_3[1]
.sym 9790 RAM.0.11_RDATA_4[1]
.sym 9791 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9792 io_wdata[29]
.sym 9793 processor.aluIn1[25]
.sym 9799 io_wdata[1]
.sym 9801 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 9803 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 9804 io_wdata[5]
.sym 9805 processor.Jimm[13]
.sym 9807 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9809 mem_wdata_SB_LUT4_O_14_I3[2]
.sym 9810 processor.writeBackData_SB_LUT4_O_6_I2[1]
.sym 9811 processor.Jimm[12]
.sym 9812 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9813 mem_wdata_SB_LUT4_O_10_I3[2]
.sym 9816 processor.writeBackData_SB_LUT4_O_6_I2[2]
.sym 9824 processor.Jimm[14]
.sym 9826 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9829 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9832 processor.Jimm[13]
.sym 9835 processor.Jimm[12]
.sym 9838 io_wdata[5]
.sym 9839 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9840 mem_wdata_SB_LUT4_O_10_I3[2]
.sym 9844 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 9846 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 9851 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 9852 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 9856 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 9857 processor.writeBackData_SB_LUT4_O_6_I2[2]
.sym 9858 processor.writeBackData_SB_LUT4_O_6_I2[1]
.sym 9862 processor.Jimm[12]
.sym 9865 processor.Jimm[13]
.sym 9868 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 9869 mem_wdata_SB_LUT4_O_14_I3[2]
.sym 9870 io_wdata[1]
.sym 9876 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9877 processor.Jimm[14]
.sym 9881 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 9882 processor.writeBackData_SB_LUT4_O_6_I2[2]
.sym 9883 RAM.0.11_RDATA_4[1]
.sym 9884 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 9885 processor.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 9886 processor.aluReg[30]
.sym 9887 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 9888 processor.aluReg[24]
.sym 9890 io_word_address[7]
.sym 9893 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 9894 io_wdata[1]
.sym 9895 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9897 io_wdata[29]
.sym 9900 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 9901 processor.Jimm[13]
.sym 9902 io_wdata[30]
.sym 9904 RAM.0.0_RDATA[2]
.sym 9907 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 9915 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 9922 RAM.0.3_RDATA_6[1]
.sym 9924 RAM.0.3_RDATA_6[0]
.sym 9926 RAM.0.3_RDATA_5[1]
.sym 9927 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9930 RAM.0.3_RDATA_7[0]
.sym 9932 RAM.0.0_RDATA[2]
.sym 9933 RAM.0.3_RDATA_8[1]
.sym 9934 RAM.0.3_RDATA_5[0]
.sym 9937 RAM.0.3_RDATA_1[1]
.sym 9938 RAM.0.3_RDATA_3[0]
.sym 9940 RAM.0.3_RDATA_2[0]
.sym 9944 RAM.0.3_RDATA[0]
.sym 9945 RAM.0.3_RDATA[1]
.sym 9946 RAM.0.3_RDATA_2[1]
.sym 9949 RAM.0.3_RDATA_3[1]
.sym 9950 RAM.0.3_RDATA_1[0]
.sym 9952 processor.Jimm[14]
.sym 9955 RAM.0.3_RDATA_3[1]
.sym 9957 RAM.0.3_RDATA_3[0]
.sym 9958 RAM.0.0_RDATA[2]
.sym 9961 RAM.0.0_RDATA[2]
.sym 9962 RAM.0.3_RDATA_2[0]
.sym 9963 RAM.0.3_RDATA_2[1]
.sym 9968 RAM.0.3_RDATA_1[0]
.sym 9969 RAM.0.3_RDATA_1[1]
.sym 9970 RAM.0.0_RDATA[2]
.sym 9974 RAM.0.3_RDATA_6[1]
.sym 9975 RAM.0.0_RDATA[2]
.sym 9976 RAM.0.3_RDATA_6[0]
.sym 9979 RAM.0.3_RDATA_8[1]
.sym 9980 RAM.0.0_RDATA[2]
.sym 9982 RAM.0.3_RDATA_7[0]
.sym 9985 processor.Jimm[14]
.sym 9987 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 9991 RAM.0.3_RDATA[0]
.sym 9992 RAM.0.0_RDATA[2]
.sym 9994 RAM.0.3_RDATA[1]
.sym 9997 RAM.0.3_RDATA_5[0]
.sym 9999 RAM.0.0_RDATA[2]
.sym 10000 RAM.0.3_RDATA_5[1]
.sym 10004 processor.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 10005 processor.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 10006 processor.aluReg[26]
.sym 10007 processor.aluReg[27]
.sym 10008 processor.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 10009 processor.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 10010 processor.aluReg[25]
.sym 10012 RAM.0.3_RDATA_6[1]
.sym 10016 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10018 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 10019 RAM.0.3_RDATA_8[1]
.sym 10021 processor.aluReg[24]
.sym 10022 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10025 processor.Bimm[10]
.sym 10027 io_word_address[0]
.sym 10049 processor.aluIn1[28]
.sym 10054 processor.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 10058 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 10064 processor.aluReg[27]
.sym 10066 processor.aluReg[29]
.sym 10075 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10084 processor.aluReg[27]
.sym 10086 processor.aluReg[29]
.sym 10087 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 10121 processor.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 10122 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10123 processor.aluIn1[28]
.sym 10124 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 10125 pclk$SB_IO_IN_$glb_clk
.sym 10137 io_wdata[25]
.sym 10140 io_word_address[8]
.sym 10142 processor.aluIn1[27]
.sym 10226 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10244 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10245 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10246 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10247 processor.aluPlus[0]
.sym 10248 processor.aluIn2[9]
.sym 10250 RAM.0.0_RDATA[2]
.sym 10269 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10274 processor.aluShamt_SB_LUT4_I1_O[2]
.sym 10278 processor.aluShamt[1]
.sym 10283 processor.aluShamt[0]
.sym 10285 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10294 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10295 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10308 processor.aluShamt_SB_LUT4_I1_O[2]
.sym 10309 processor.aluShamt[1]
.sym 10310 processor.aluShamt[0]
.sym 10313 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10314 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 10316 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10343 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10344 processor.aluShamt[0]
.sym 10345 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10347 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 10348 pclk$SB_IO_IN_$glb_clk
.sym 10354 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 10355 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 10356 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10357 processor.PC[6]
.sym 10358 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 10359 processor.PC[7]
.sym 10360 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10361 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 10364 processor.aluIn2[11]
.sym 10369 processor.PCplusImm[10]
.sym 10370 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10371 io_word_address[7]
.sym 10372 processor.PC[2]
.sym 10387 processor.aluMinus[2]
.sym 10388 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 10396 processor.aluMinus[6]
.sym 10397 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10405 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10407 processor.PC[6]
.sym 10409 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 10413 processor.PC[5]
.sym 10415 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10432 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 10433 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 10434 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10436 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 10437 processor.aluIn1[3]
.sym 10439 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 10440 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10442 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 10443 processor.aluMinus[2]
.sym 10445 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 10446 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 10448 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10449 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10450 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10451 processor.aluMinus[6]
.sym 10453 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10454 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10456 processor.aluIn1[4]
.sym 10457 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10458 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 10459 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10460 processor.aluIn1[1]
.sym 10461 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10464 processor.aluIn1[3]
.sym 10465 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10466 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 10467 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10470 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 10471 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 10472 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 10473 processor.aluMinus[6]
.sym 10476 processor.aluIn1[4]
.sym 10477 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10478 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10479 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 10482 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10488 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 10489 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 10490 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 10491 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 10494 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10495 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10496 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10497 processor.aluIn1[1]
.sym 10500 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 10501 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 10502 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 10503 processor.aluMinus[2]
.sym 10506 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10513 processor.PC[5]
.sym 10514 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10515 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 10516 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10517 processor.aluIn2[4]
.sym 10518 processor.aluIn2[7]
.sym 10519 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 10520 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10523 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 10524 processor.aluIn2[26]
.sym 10525 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 10528 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 10529 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 10530 processor.aluReg[0]
.sym 10533 processor.aluIn1[3]
.sym 10535 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10536 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 10537 processor.aluIn1[8]
.sym 10539 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 10540 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10541 processor.aluIn1[12]
.sym 10542 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 10544 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 10545 processor.aluIn1[4]
.sym 10546 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 10547 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 10548 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10555 processor.aluIn1[1]
.sym 10561 processor.aluIn1[6]
.sym 10565 processor.aluIn2[6]
.sym 10567 processor.aluIn2[4]
.sym 10569 processor.aluIn2[0]
.sym 10570 processor.aluIn2[1]
.sym 10571 processor.aluIn1[4]
.sym 10573 processor.aluIn1[3]
.sym 10574 processor.aluIn2[5]
.sym 10576 processor.aluIn1[2]
.sym 10578 processor.aluIn1[0]
.sym 10579 processor.aluIn2[3]
.sym 10580 processor.aluIn1[5]
.sym 10582 processor.aluIn2[2]
.sym 10583 processor.aluIn2[7]
.sym 10584 processor.aluIn1[7]
.sym 10586 processor.aluPlus_SB_LUT4_O_I3[1]
.sym 10588 processor.aluIn1[0]
.sym 10589 processor.aluIn2[0]
.sym 10592 processor.aluPlus_SB_LUT4_O_I3[2]
.sym 10594 processor.aluIn2[1]
.sym 10595 processor.aluIn1[1]
.sym 10596 processor.aluPlus_SB_LUT4_O_I3[1]
.sym 10598 processor.aluPlus_SB_LUT4_O_I3[3]
.sym 10600 processor.aluIn2[2]
.sym 10601 processor.aluIn1[2]
.sym 10602 processor.aluPlus_SB_LUT4_O_I3[2]
.sym 10604 processor.aluPlus_SB_LUT4_O_I3[4]
.sym 10606 processor.aluIn2[3]
.sym 10607 processor.aluIn1[3]
.sym 10608 processor.aluPlus_SB_LUT4_O_I3[3]
.sym 10610 processor.aluPlus_SB_LUT4_O_I3[5]
.sym 10612 processor.aluIn1[4]
.sym 10613 processor.aluIn2[4]
.sym 10614 processor.aluPlus_SB_LUT4_O_I3[4]
.sym 10616 processor.aluPlus_SB_LUT4_O_I3[6]
.sym 10618 processor.aluIn2[5]
.sym 10619 processor.aluIn1[5]
.sym 10620 processor.aluPlus_SB_LUT4_O_I3[5]
.sym 10622 processor.aluPlus_SB_LUT4_O_I3[7]
.sym 10624 processor.aluIn1[6]
.sym 10625 processor.aluIn2[6]
.sym 10626 processor.aluPlus_SB_LUT4_O_I3[6]
.sym 10628 processor.aluPlus_SB_LUT4_O_I3[8]
.sym 10630 processor.aluIn2[7]
.sym 10631 processor.aluIn1[7]
.sym 10632 processor.aluPlus_SB_LUT4_O_I3[7]
.sym 10636 processor.aluIn2[1]
.sym 10637 processor.aluIn2[3]
.sym 10638 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 10639 processor.aluIn2[8]
.sym 10640 processor.aluIn2[2]
.sym 10641 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 10642 processor.PC[9]
.sym 10643 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 10646 processor.aluPlus[25]
.sym 10649 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 10650 io_wdata[6]
.sym 10651 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10652 processor.cycles[10]
.sym 10653 processor.Bimm[6]
.sym 10655 processor.PC[5]
.sym 10656 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 10657 processor.cycles[9]
.sym 10658 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 10660 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 10662 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 10663 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 10664 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 10665 processor.aluMinus[2]
.sym 10666 processor.aluIn1[9]
.sym 10667 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 10668 processor.aluIn2[24]
.sym 10669 processor.aluMinus[4]
.sym 10670 processor.aluIn1[13]
.sym 10672 processor.aluPlus_SB_LUT4_O_I3[8]
.sym 10677 processor.aluIn1[13]
.sym 10681 processor.aluIn2[10]
.sym 10682 processor.aluIn1[14]
.sym 10683 processor.aluIn2[12]
.sym 10684 processor.aluIn1[10]
.sym 10692 processor.aluIn1[9]
.sym 10695 processor.aluIn2[14]
.sym 10696 processor.aluIn2[8]
.sym 10697 processor.aluIn1[8]
.sym 10699 processor.aluIn1[15]
.sym 10700 processor.aluIn2[13]
.sym 10701 processor.aluIn1[12]
.sym 10703 processor.aluIn2[11]
.sym 10705 processor.aluIn2[15]
.sym 10707 processor.aluIn2[9]
.sym 10708 processor.aluIn1[11]
.sym 10709 processor.aluPlus_SB_LUT4_O_I3[9]
.sym 10711 processor.aluIn2[8]
.sym 10712 processor.aluIn1[8]
.sym 10713 processor.aluPlus_SB_LUT4_O_I3[8]
.sym 10715 processor.aluPlus_SB_LUT4_O_I3[10]
.sym 10717 processor.aluIn1[9]
.sym 10718 processor.aluIn2[9]
.sym 10719 processor.aluPlus_SB_LUT4_O_I3[9]
.sym 10721 processor.aluPlus_SB_LUT4_O_I3[11]
.sym 10723 processor.aluIn1[10]
.sym 10724 processor.aluIn2[10]
.sym 10725 processor.aluPlus_SB_LUT4_O_I3[10]
.sym 10727 processor.aluPlus_SB_LUT4_O_I3[12]
.sym 10729 processor.aluIn1[11]
.sym 10730 processor.aluIn2[11]
.sym 10731 processor.aluPlus_SB_LUT4_O_I3[11]
.sym 10733 processor.aluPlus_SB_LUT4_O_I3[13]
.sym 10735 processor.aluIn1[12]
.sym 10736 processor.aluIn2[12]
.sym 10737 processor.aluPlus_SB_LUT4_O_I3[12]
.sym 10739 processor.aluPlus_SB_LUT4_O_I3[14]
.sym 10741 processor.aluIn1[13]
.sym 10742 processor.aluIn2[13]
.sym 10743 processor.aluPlus_SB_LUT4_O_I3[13]
.sym 10745 processor.aluPlus_SB_LUT4_O_I3[15]
.sym 10747 processor.aluIn1[14]
.sym 10748 processor.aluIn2[14]
.sym 10749 processor.aluPlus_SB_LUT4_O_I3[14]
.sym 10751 processor.aluPlus_SB_LUT4_O_I3[16]
.sym 10753 processor.aluIn1[15]
.sym 10754 processor.aluIn2[15]
.sym 10755 processor.aluPlus_SB_LUT4_O_I3[15]
.sym 10759 processor.Iimm[1]
.sym 10760 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 10761 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 10762 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 10763 processor.aluIn2[16]
.sym 10764 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 10765 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 10766 processor.aluIn2[17]
.sym 10770 processor.aluPlus[26]
.sym 10771 processor.PCplus4[6]
.sym 10772 processor.PC[9]
.sym 10773 processor.PCplus4[3]
.sym 10774 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 10775 io_word_address[3]
.sym 10776 processor.loadstore_addr[1]
.sym 10777 processor.PCplus4[8]
.sym 10778 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 10779 processor.aluIn2[12]
.sym 10780 processor.loadstore_addr[3]
.sym 10781 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 10782 io_word_address[6]
.sym 10783 processor.aluMinus[6]
.sym 10784 processor.aluIn1[20]
.sym 10785 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 10786 processor.aluPlus[31]
.sym 10787 processor.aluIn1[28]
.sym 10788 processor.aluIn2[23]
.sym 10789 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 10790 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 10791 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 10792 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 10793 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10794 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 10795 processor.aluPlus_SB_LUT4_O_I3[16]
.sym 10800 processor.aluIn1[20]
.sym 10802 processor.aluIn1[17]
.sym 10804 processor.aluIn2[23]
.sym 10805 processor.aluIn1[23]
.sym 10808 processor.aluIn2[18]
.sym 10812 processor.aluIn1[22]
.sym 10813 processor.aluIn1[21]
.sym 10815 processor.aluIn1[16]
.sym 10819 processor.aluIn2[21]
.sym 10820 processor.aluIn2[19]
.sym 10821 processor.aluIn1[19]
.sym 10823 processor.aluIn2[17]
.sym 10825 processor.aluIn1[18]
.sym 10826 processor.aluIn2[20]
.sym 10828 processor.aluIn2[16]
.sym 10831 processor.aluIn2[22]
.sym 10832 processor.aluPlus_SB_LUT4_O_I3[17]
.sym 10834 processor.aluIn2[16]
.sym 10835 processor.aluIn1[16]
.sym 10836 processor.aluPlus_SB_LUT4_O_I3[16]
.sym 10838 processor.aluPlus_SB_LUT4_O_I3[18]
.sym 10840 processor.aluIn1[17]
.sym 10841 processor.aluIn2[17]
.sym 10842 processor.aluPlus_SB_LUT4_O_I3[17]
.sym 10844 processor.aluPlus_SB_LUT4_O_I3[19]
.sym 10846 processor.aluIn2[18]
.sym 10847 processor.aluIn1[18]
.sym 10848 processor.aluPlus_SB_LUT4_O_I3[18]
.sym 10850 processor.aluPlus_SB_LUT4_O_I3[20]
.sym 10852 processor.aluIn2[19]
.sym 10853 processor.aluIn1[19]
.sym 10854 processor.aluPlus_SB_LUT4_O_I3[19]
.sym 10856 processor.aluPlus_SB_LUT4_O_I3[21]
.sym 10858 processor.aluIn2[20]
.sym 10859 processor.aluIn1[20]
.sym 10860 processor.aluPlus_SB_LUT4_O_I3[20]
.sym 10862 processor.aluPlus_SB_LUT4_O_I3[22]
.sym 10864 processor.aluIn1[21]
.sym 10865 processor.aluIn2[21]
.sym 10866 processor.aluPlus_SB_LUT4_O_I3[21]
.sym 10868 processor.aluPlus_SB_LUT4_O_I3[23]
.sym 10870 processor.aluIn1[22]
.sym 10871 processor.aluIn2[22]
.sym 10872 processor.aluPlus_SB_LUT4_O_I3[22]
.sym 10874 processor.aluPlus_SB_LUT4_O_I3[24]
.sym 10876 processor.aluIn2[23]
.sym 10877 processor.aluIn1[23]
.sym 10878 processor.aluPlus_SB_LUT4_O_I3[23]
.sym 10882 processor.aluMinus[0]
.sym 10883 processor.aluMinus[1]
.sym 10884 processor.aluMinus[2]
.sym 10885 processor.aluMinus[3]
.sym 10886 processor.aluMinus[4]
.sym 10887 processor.aluMinus[5]
.sym 10888 processor.aluMinus[6]
.sym 10889 processor.aluMinus[7]
.sym 10895 processor.Bimm[10]
.sym 10896 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10898 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 10900 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 10901 processor.Iimm[1]
.sym 10902 processor.instr[5]
.sym 10904 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10905 processor.Bimm[7]
.sym 10906 processor.aluIn2[19]
.sym 10907 processor.Iimm[3]
.sym 10908 processor.aluMinus[15]
.sym 10909 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 10910 processor.aluIn1[29]
.sym 10911 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10912 io_wdata[7]
.sym 10913 processor.aluIn2[28]
.sym 10914 processor.aluPlus[24]
.sym 10915 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10916 processor.aluIn2[30]
.sym 10917 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 10918 processor.aluPlus_SB_LUT4_O_I3[24]
.sym 10925 processor.aluIn1[24]
.sym 10928 processor.aluIn1[29]
.sym 10929 processor.aluIn2[28]
.sym 10931 processor.aluIn2[25]
.sym 10933 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 10936 processor.aluIn1[30]
.sym 10937 processor.aluIn1[26]
.sym 10938 processor.aluIn2[29]
.sym 10939 processor.aluIn2[26]
.sym 10940 processor.aluIn2[24]
.sym 10942 processor.aluIn2[30]
.sym 10945 processor.aluIn1[25]
.sym 10947 processor.aluIn1[28]
.sym 10948 processor.aluIn1[31]
.sym 10949 processor.aluIn2[27]
.sym 10954 processor.aluIn1[27]
.sym 10955 processor.aluPlus_SB_LUT4_O_I3[25]
.sym 10957 processor.aluIn2[24]
.sym 10958 processor.aluIn1[24]
.sym 10959 processor.aluPlus_SB_LUT4_O_I3[24]
.sym 10961 processor.aluPlus_SB_LUT4_O_I3[26]
.sym 10963 processor.aluIn1[25]
.sym 10964 processor.aluIn2[25]
.sym 10965 processor.aluPlus_SB_LUT4_O_I3[25]
.sym 10967 processor.aluPlus_SB_LUT4_O_I3[27]
.sym 10969 processor.aluIn1[26]
.sym 10970 processor.aluIn2[26]
.sym 10971 processor.aluPlus_SB_LUT4_O_I3[26]
.sym 10973 processor.aluPlus_SB_LUT4_O_I3[28]
.sym 10975 processor.aluIn1[27]
.sym 10976 processor.aluIn2[27]
.sym 10977 processor.aluPlus_SB_LUT4_O_I3[27]
.sym 10979 processor.aluPlus_SB_LUT4_O_I3[29]
.sym 10981 processor.aluIn1[28]
.sym 10982 processor.aluIn2[28]
.sym 10983 processor.aluPlus_SB_LUT4_O_I3[28]
.sym 10985 processor.aluPlus_SB_LUT4_O_I3[30]
.sym 10987 processor.aluIn2[29]
.sym 10988 processor.aluIn1[29]
.sym 10989 processor.aluPlus_SB_LUT4_O_I3[29]
.sym 10991 processor.aluPlus_SB_LUT4_O_I3[31]
.sym 10993 processor.aluIn2[30]
.sym 10994 processor.aluIn1[30]
.sym 10995 processor.aluPlus_SB_LUT4_O_I3[30]
.sym 10998 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 10999 processor.aluIn1[31]
.sym 11001 processor.aluPlus_SB_LUT4_O_I3[31]
.sym 11005 processor.aluMinus[8]
.sym 11006 processor.aluMinus[9]
.sym 11007 processor.aluMinus[10]
.sym 11008 processor.aluMinus[11]
.sym 11009 processor.aluMinus[12]
.sym 11010 processor.aluMinus[13]
.sym 11011 processor.aluMinus[14]
.sym 11012 processor.aluMinus[15]
.sym 11013 processor.aluIn2[25]
.sym 11016 processor.aluIn2[25]
.sym 11017 processor.PCplus4[22]
.sym 11018 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 11019 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 11020 processor.Jimm[14]
.sym 11021 processor.PCplus4[23]
.sym 11026 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 11027 mem_rdata[15]
.sym 11028 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 11029 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 11030 processor.aluIn1[8]
.sym 11031 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11032 processor.aluPlus[27]
.sym 11033 processor.aluIn1[12]
.sym 11034 processor.aluPlus[28]
.sym 11035 processor.aluIn2[27]
.sym 11036 processor.aluPlus[29]
.sym 11037 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 11038 processor.aluPlus[30]
.sym 11039 processor.PCplus4[13]
.sym 11040 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11046 io_wdata[5]
.sym 11047 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
.sym 11048 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11049 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11051 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1]
.sym 11052 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11054 processor.aluMinus[0]
.sym 11055 mem_rdata[4]
.sym 11056 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 11057 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11059 mem_rdata[19]
.sym 11060 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 11061 mem_rdata[3]
.sym 11062 processor.aluPlus[0]
.sym 11063 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 11064 processor.Jimm[13]
.sym 11065 processor.PCplus4[13]
.sym 11068 processor.Bimm[5]
.sym 11069 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 11070 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11071 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 11073 mem_rdata[20]
.sym 11075 processor.aluMinus[13]
.sym 11077 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[3]
.sym 11079 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11080 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 11081 processor.aluMinus[13]
.sym 11082 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11085 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
.sym 11086 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[3]
.sym 11087 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1]
.sym 11088 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11091 processor.Bimm[5]
.sym 11092 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11093 io_wdata[5]
.sym 11097 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 11098 mem_rdata[3]
.sym 11099 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 11100 mem_rdata[19]
.sym 11103 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11104 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11105 processor.aluPlus[0]
.sym 11106 processor.aluMinus[0]
.sym 11109 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 11110 mem_rdata[20]
.sym 11111 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 11112 mem_rdata[4]
.sym 11115 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11121 processor.PCplus4[13]
.sym 11122 processor.Jimm[13]
.sym 11123 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 11124 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 11128 processor.aluMinus[16]
.sym 11129 processor.aluMinus[17]
.sym 11130 processor.aluMinus[18]
.sym 11131 processor.aluMinus[19]
.sym 11132 processor.aluMinus[20]
.sym 11133 processor.aluMinus[21]
.sym 11134 processor.aluMinus[22]
.sym 11135 processor.aluMinus[23]
.sym 11137 mem_rdata[4]
.sym 11140 processor.registerFile.0.0_WCLKE
.sym 11141 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11143 io_wdata[0]
.sym 11145 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 11147 processor.aluMinus[8]
.sym 11148 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 11149 mem_rdata[3]
.sym 11150 io_wdata[2]
.sym 11151 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
.sym 11152 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11153 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11154 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11155 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 11156 io_word_address[3]
.sym 11157 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11158 processor.aluIn1[9]
.sym 11159 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11160 processor.aluMinus[14]
.sym 11161 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11162 processor.aluIn1[13]
.sym 11163 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11169 processor.aluIn1[13]
.sym 11171 mem_rdata[22]
.sym 11172 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[1]
.sym 11173 processor.aluMinus[12]
.sym 11174 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 11175 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 11176 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11177 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11178 processor.PCplus4[14]
.sym 11179 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[2]
.sym 11180 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11181 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11182 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11183 mem_rdata[6]
.sym 11184 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11185 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11186 processor.Jimm[14]
.sym 11187 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 11188 processor.rs2[12]
.sym 11189 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 11190 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 11191 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 11192 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11194 processor.aluReg[13]
.sym 11195 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11196 processor.Bimm[12]
.sym 11197 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 11199 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11200 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 11202 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 11203 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[2]
.sym 11204 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11205 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[1]
.sym 11208 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11209 processor.aluMinus[12]
.sym 11210 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11211 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 11214 processor.PCplus4[14]
.sym 11215 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 11216 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 11217 processor.Jimm[14]
.sym 11221 processor.Bimm[12]
.sym 11222 processor.rs2[12]
.sym 11223 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11226 processor.aluIn1[13]
.sym 11227 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11228 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11229 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11232 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11233 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 11234 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 11235 processor.aluReg[13]
.sym 11238 processor.aluIn1[13]
.sym 11239 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11240 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11241 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11244 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 11245 mem_rdata[22]
.sym 11246 mem_rdata[6]
.sym 11247 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 11251 processor.aluMinus[24]
.sym 11252 processor.aluMinus[25]
.sym 11253 processor.aluMinus[26]
.sym 11254 processor.aluMinus[27]
.sym 11255 processor.aluMinus[28]
.sym 11256 processor.aluMinus[29]
.sym 11257 processor.aluMinus[30]
.sym 11258 processor.aluMinus[31]
.sym 11263 processor.aluIn1[19]
.sym 11264 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11265 processor.aluIn1[23]
.sym 11266 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 11267 processor.aluIn2[22]
.sym 11268 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11269 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11270 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 11271 mem_rdata[6]
.sym 11272 processor.state_SB_LUT4_I3_O
.sym 11273 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11275 processor.aluMinus[18]
.sym 11276 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11277 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11278 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11279 processor.aluIn1[28]
.sym 11280 processor.aluIn2[23]
.sym 11281 processor.aluIn1[22]
.sym 11282 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 11283 processor.aluIn1[20]
.sym 11284 processor.rs2[14]
.sym 11285 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11286 processor.aluPlus[31]
.sym 11292 processor.instr[5]
.sym 11293 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11294 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[3]
.sym 11295 processor.Iimm[4]
.sym 11296 processor.aluReg[0]
.sym 11297 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 11298 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1]
.sym 11300 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 11301 mem_rdata[18]
.sym 11302 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 11303 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11304 mem_rdata[2]
.sym 11306 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11307 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11309 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 11310 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11311 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 11312 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11313 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11314 processor.loadstore_addr[1]
.sym 11316 processor.aluIn1[0]
.sym 11317 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11318 processor.aluIn1[12]
.sym 11319 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 11320 processor.aluMinus[14]
.sym 11321 processor.Bimm[4]
.sym 11322 processor.Jimm[13]
.sym 11325 processor.Bimm[4]
.sym 11326 processor.Iimm[4]
.sym 11327 processor.instr[5]
.sym 11331 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 11332 processor.aluReg[0]
.sym 11333 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 11334 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11337 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 11338 processor.aluIn1[0]
.sym 11339 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11340 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 11343 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 11344 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[3]
.sym 11345 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11346 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1]
.sym 11349 processor.loadstore_addr[1]
.sym 11350 mem_rdata[2]
.sym 11351 mem_rdata[18]
.sym 11352 processor.Jimm[13]
.sym 11355 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 11361 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11362 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11363 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 11364 processor.aluMinus[14]
.sym 11367 processor.aluIn1[12]
.sym 11368 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11369 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11370 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11374 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 11375 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 11376 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11377 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 11378 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 11379 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11380 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 11381 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11383 mem_rdata[18]
.sym 11386 mem_rdata[24]
.sym 11387 processor.Bimm[10]
.sym 11390 processor.aluReg[22]
.sym 11391 processor.Iimm[4]
.sym 11392 mem_rdata[2]
.sym 11393 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 11394 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11395 processor.aluMinus[25]
.sym 11396 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 11397 processor.aluMinus[26]
.sym 11398 processor.aluIn2[19]
.sym 11400 processor.Bimm[8]
.sym 11401 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 11402 processor.aluIn1[29]
.sym 11403 io_wstrb
.sym 11404 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 11405 io_rdata[8]
.sym 11406 processor.aluPlus[24]
.sym 11407 processor.aluIn2[30]
.sym 11408 processor.aluMinus[15]
.sym 11409 processor.aluIn2[28]
.sym 11415 processor.aluIn1[14]
.sym 11417 processor.aluReg[14]
.sym 11419 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11420 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11421 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11422 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 11423 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11425 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 11427 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 11429 mem_rdata[21]
.sym 11430 processor.Jimm[13]
.sym 11431 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11436 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11439 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 11440 processor.Jimm[14]
.sym 11441 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11442 processor.loadstore_addr[1]
.sym 11443 processor.Jimm[12]
.sym 11446 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11448 processor.Jimm[13]
.sym 11449 mem_rdata[21]
.sym 11450 processor.loadstore_addr[1]
.sym 11451 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 11454 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11460 processor.Jimm[13]
.sym 11461 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 11462 processor.Jimm[14]
.sym 11463 processor.Jimm[12]
.sym 11469 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 11472 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11473 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11474 processor.aluIn1[14]
.sym 11475 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11480 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11484 processor.aluReg[14]
.sym 11485 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 11486 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11487 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 11490 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11491 processor.aluIn1[14]
.sym 11492 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 11493 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11497 processor.Bimm[1]
.sym 11498 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 11499 processor.aluIn2[23]
.sym 11500 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 11501 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]
.sym 11502 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 11503 processor.aluIn2[19]
.sym 11504 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 11506 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 11509 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11511 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 11512 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11513 processor.aluReg[14]
.sym 11515 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11516 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11517 processor.Jimm[14]
.sym 11518 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 11520 processor.Jimm[12]
.sym 11522 processor.aluMinus[24]
.sym 11523 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11524 processor.aluPlus[29]
.sym 11525 processor.aluPlus[27]
.sym 11526 processor.aluPlus[28]
.sym 11527 io_word_address[9]
.sym 11528 processor.aluMinus[27]
.sym 11529 io_wstrb
.sym 11530 processor.aluPlus[30]
.sym 11531 processor.aluIn2[27]
.sym 11532 processor.Jimm[14]
.sym 11541 mem_rdata[30]
.sym 11542 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 11543 processor.Jimm[12]
.sym 11546 processor.state[0]
.sym 11547 processor.state[1]
.sym 11549 processor.PC[22]
.sym 11550 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 11551 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 11552 processor.loadstore_addr[1]
.sym 11555 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 11556 mem_rdata[8]
.sym 11557 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 11558 mem_rdata[31]
.sym 11560 mem_rdata[24]
.sym 11561 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 11563 mem_rdata[15]
.sym 11564 mem_rdata[8]
.sym 11565 io_rdata[8]
.sym 11566 processor.loadstore_addr[22]
.sym 11569 processor.Jimm[13]
.sym 11572 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 11573 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 11579 mem_rdata[30]
.sym 11584 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 11585 io_rdata[8]
.sym 11586 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 11589 processor.state[0]
.sym 11590 processor.PC[22]
.sym 11591 processor.loadstore_addr[22]
.sym 11592 processor.state[1]
.sym 11595 mem_rdata[15]
.sym 11596 processor.loadstore_addr[1]
.sym 11597 mem_rdata[31]
.sym 11604 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 11607 processor.Jimm[13]
.sym 11608 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 11609 mem_rdata[8]
.sym 11610 processor.Jimm[12]
.sym 11613 mem_rdata[8]
.sym 11615 processor.loadstore_addr[1]
.sym 11616 mem_rdata[24]
.sym 11617 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 11618 pclk$SB_IO_IN_$glb_clk
.sym 11620 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11621 processor.aluIn2[24]
.sym 11622 io_wstrb
.sym 11623 processor.aluIn2[27]
.sym 11624 processor.aluIn2[30]
.sym 11625 processor.aluIn2[28]
.sym 11626 processor.aluIn2[29]
.sym 11627 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11632 processor.aluIn1[18]
.sym 11633 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 11634 processor.aluReg[16]
.sym 11635 processor.registerFile.0.0_WCLKE
.sym 11636 processor.rs2[28]
.sym 11637 io_wdata[6]
.sym 11638 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 11639 processor.Jimm[14]
.sym 11640 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 11641 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 11642 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 11643 mem_rdata[31]
.sym 11644 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11645 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11646 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11647 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 11648 RAM.0.0_RDATA[2]
.sym 11649 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11650 processor.loadstore_addr[1]
.sym 11652 processor.aluReg[15]
.sym 11653 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11654 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11661 processor.loadstore_addr[1]
.sym 11662 RAM.0.11_RDATA_4[1]
.sym 11664 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 11668 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11670 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 11672 mem_rdata[28]
.sym 11676 RAM.0.10_RDATA[2]
.sym 11679 io_word_address[10]
.sym 11681 processor.Jimm[12]
.sym 11684 processor.Jimm[13]
.sym 11685 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_LUT4_O_I2[0]
.sym 11686 RAM.0.11_RDATA_4[0]
.sym 11687 io_word_address[9]
.sym 11691 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11692 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11694 processor.Jimm[12]
.sym 11695 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11696 processor.loadstore_addr[1]
.sym 11697 processor.Jimm[13]
.sym 11701 mem_rdata[28]
.sym 11707 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11712 RAM.0.11_RDATA_4[1]
.sym 11713 RAM.0.10_RDATA[2]
.sym 11714 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 11715 RAM.0.11_RDATA_4[0]
.sym 11720 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 11721 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_LUT4_O_I2[0]
.sym 11724 io_word_address[9]
.sym 11725 io_word_address[10]
.sym 11730 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11736 io_word_address[9]
.sym 11737 io_word_address[10]
.sym 11740 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 11741 pclk$SB_IO_IN_$glb_clk
.sym 11743 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11744 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11745 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11746 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[3]
.sym 11747 io_wdata[26]
.sym 11748 mem_wdata_SB_LUT4_O_13_I3[2]
.sym 11749 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11750 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11754 RAM.0.0_RDATA[2]
.sym 11755 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11756 processor.writeBackData[25]
.sym 11757 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 11758 processor.aluIn1[17]
.sym 11759 processor.Bimm[8]
.sym 11760 processor.aluReg[18]
.sym 11761 processor.aluIn1[23]
.sym 11762 io_wdata[3]
.sym 11763 mem_rdata[30]
.sym 11765 processor.aluIn1[19]
.sym 11766 io_wstrb
.sym 11767 processor.aluReg[22]
.sym 11768 processor.Jimm[12]
.sym 11772 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11774 io_wdata[30]
.sym 11776 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11777 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11784 processor.aluIn1[22]
.sym 11785 processor.aluMinus[26]
.sym 11787 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11790 mem_rdata[26]
.sym 11791 processor.aluMinus[25]
.sym 11792 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11793 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11794 processor.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 11795 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 11797 processor.writeBackData_SB_LUT4_O_2_I2[1]
.sym 11798 processor.writeBackData_SB_LUT4_O_5_I2[2]
.sym 11799 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11801 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 11802 processor.Jimm[14]
.sym 11805 processor.writeBackData_SB_LUT4_O_2_I2[2]
.sym 11806 processor.Jimm[13]
.sym 11807 mem_rdata[29]
.sym 11808 processor.writeBackData_SB_LUT4_O_5_I2[1]
.sym 11809 processor.aluReg[21]
.sym 11810 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11812 processor.aluReg[23]
.sym 11813 processor.aluPlus[25]
.sym 11814 processor.Jimm[13]
.sym 11815 processor.aluPlus[26]
.sym 11817 mem_rdata[26]
.sym 11818 processor.Jimm[13]
.sym 11819 processor.Jimm[14]
.sym 11820 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 11823 processor.aluMinus[26]
.sym 11824 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11825 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11826 processor.aluPlus[26]
.sym 11829 processor.aluReg[21]
.sym 11831 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 11832 processor.aluReg[23]
.sym 11835 processor.writeBackData_SB_LUT4_O_5_I2[2]
.sym 11837 processor.writeBackData_SB_LUT4_O_5_I2[1]
.sym 11838 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11842 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 11843 processor.aluIn1[22]
.sym 11844 processor.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 11847 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 11848 processor.Jimm[14]
.sym 11849 mem_rdata[29]
.sym 11850 processor.Jimm[13]
.sym 11854 processor.writeBackData_SB_LUT4_O_2_I2[2]
.sym 11855 processor.writeBackData_SB_LUT4_O_2_I2[1]
.sym 11856 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 11859 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11860 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 11861 processor.aluMinus[25]
.sym 11862 processor.aluPlus[25]
.sym 11863 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 11864 pclk$SB_IO_IN_$glb_clk
.sym 11866 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 11867 processor.state_SB_LUT4_I0_I2[2]
.sym 11868 io_wdata[27]
.sym 11869 mem_wdata_SB_LUT4_O_12_I3[2]
.sym 11870 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 11871 processor.writeBackData_SB_LUT4_O_2_I2[2]
.sym 11872 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 11873 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 11879 io_wdata[24]
.sym 11880 oled_mosi$SB_IO_OUT
.sym 11881 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11883 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 11886 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 11888 processor.aluReg[22]
.sym 11893 processor.writeBackData[26]
.sym 11894 processor.aluReg[26]
.sym 11895 processor.aluIn1[29]
.sym 11897 processor.Jimm[13]
.sym 11898 processor.aluReg[23]
.sym 11900 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11907 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11910 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 11912 io_wdata[6]
.sym 11913 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11914 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11915 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11916 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11917 processor.Jimm[14]
.sym 11918 processor.Jimm[13]
.sym 11919 processor.Jimm[12]
.sym 11920 processor.rs2[14]
.sym 11921 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11922 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11923 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 11926 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11927 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11928 processor.rs2[30]
.sym 11929 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11930 processor.aluIn1[26]
.sym 11933 processor.aluIn1[25]
.sym 11934 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 11935 processor.loadstore_addr[1]
.sym 11936 mem_wdata_SB_LUT4_O_9_I3[2]
.sym 11938 io_word_address[9]
.sym 11940 processor.Jimm[13]
.sym 11941 processor.Jimm[14]
.sym 11943 processor.Jimm[12]
.sym 11946 io_wdata[6]
.sym 11947 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11949 mem_wdata_SB_LUT4_O_9_I3[2]
.sym 11952 io_word_address[9]
.sym 11958 processor.aluIn1[26]
.sym 11959 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11960 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 11961 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11964 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 11965 processor.aluIn1[25]
.sym 11966 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11967 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11970 processor.rs2[30]
.sym 11971 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 11972 processor.loadstore_addr[1]
.sym 11973 processor.rs2[14]
.sym 11976 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 11977 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 11978 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 11979 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 11982 processor.aluIn1[26]
.sym 11983 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 11984 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 11985 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 11987 pclk$SB_IO_IN_$glb_clk
.sym 11989 processor.aluReg[31]
.sym 11990 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 11991 processor.aluReg[23]
.sym 11992 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 11993 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 11994 processor.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 11995 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 11996 processor.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 11999 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12001 processor.cycles[26]
.sym 12003 processor.Jimm[12]
.sym 12004 uart.the_buart.wr
.sym 12007 RAM.0.0_RDATA[2]
.sym 12009 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 12012 $PACKER_GND_NET
.sym 12013 processor.Jimm[14]
.sym 12014 processor.rs2[30]
.sym 12023 processor.Bimm[6]
.sym 12024 io_word_address[9]
.sym 12030 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 12031 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 12032 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 12033 processor.aluIn1[24]
.sym 12034 processor.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 12035 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12036 processor.aluReg[25]
.sym 12037 processor.aluIn1[25]
.sym 12038 processor.aluIn1[30]
.sym 12039 RAM.0.3_RDATA_4[1]
.sym 12040 RAM.0.0_RDATA[2]
.sym 12042 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12043 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 12044 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 12045 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12046 processor.aluReg[31]
.sym 12050 RAM.0.3_RDATA_4[0]
.sym 12051 processor.aluReg[29]
.sym 12052 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12054 processor.aluReg[26]
.sym 12058 processor.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 12059 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12060 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 12061 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 12063 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 12064 processor.aluIn1[25]
.sym 12065 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 12066 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 12069 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 12070 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 12071 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 12072 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 12075 RAM.0.3_RDATA_4[1]
.sym 12077 RAM.0.3_RDATA_4[0]
.sym 12078 RAM.0.0_RDATA[2]
.sym 12082 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12083 processor.aluReg[26]
.sym 12084 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12087 processor.aluReg[31]
.sym 12088 processor.aluReg[29]
.sym 12090 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12093 processor.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 12094 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12095 processor.aluIn1[30]
.sym 12099 processor.aluReg[25]
.sym 12101 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12102 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 12105 processor.aluIn1[24]
.sym 12106 processor.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 12108 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12109 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 12110 pclk$SB_IO_IN_$glb_clk
.sym 12118 TXD$SB_IO_OUT
.sym 12124 processor.aluIn1[30]
.sym 12126 processor.Jimm[14]
.sym 12134 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 12135 RAM.0.3_RDATA_4[1]
.sym 12140 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 12142 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12153 processor.aluIn1[27]
.sym 12155 processor.aluIn1[25]
.sym 12156 processor.aluReg[27]
.sym 12158 processor.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 12159 processor.aluReg[25]
.sym 12160 processor.aluReg[28]
.sym 12161 processor.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 12163 processor.aluReg[23]
.sym 12166 processor.aluIn1[26]
.sym 12168 processor.aluReg[24]
.sym 12170 processor.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 12174 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12179 processor.aluReg[26]
.sym 12182 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12186 processor.aluReg[24]
.sym 12187 processor.aluReg[26]
.sym 12188 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12193 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12194 processor.aluReg[27]
.sym 12195 processor.aluReg[25]
.sym 12198 processor.aluIn1[26]
.sym 12199 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12201 processor.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 12204 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12205 processor.aluIn1[27]
.sym 12206 processor.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 12210 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12211 processor.aluReg[23]
.sym 12212 processor.aluReg[25]
.sym 12216 processor.aluReg[26]
.sym 12218 processor.aluReg[28]
.sym 12219 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 12222 processor.aluIn1[25]
.sym 12223 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12225 processor.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 12232 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 12233 pclk$SB_IO_IN_$glb_clk
.sym 12243 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 12244 RAM.0.3_RDATA_3[1]
.sym 12245 TXD_SB_LUT4_O_I3
.sym 12246 io_wdata[29]
.sym 12250 RAM.0.3_RDATA_2[1]
.sym 12254 RAM.0.3_RDATA[1]
.sym 12309 processor.PC_SB_DFFESR_Q_E
.sym 12322 processor.PC_SB_DFFESR_Q_E
.sym 12335 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 12338 processor.PC_SB_DFFESR_Q_E
.sym 12341 processor.PC[2]
.sym 12348 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12351 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12353 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12356 processor.Bimm[1]
.sym 12386 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12412 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 12463 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 12464 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12465 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 12466 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 12467 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 12468 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 12469 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 12470 processor.PC[3]
.sym 12473 processor.aluIn2[24]
.sym 12474 processor.aluMinus[28]
.sym 12476 io_word_address[6]
.sym 12477 io_word_address[6]
.sym 12479 io_word_address[3]
.sym 12504 processor.Iimm[0]
.sym 12505 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 12509 uart.brk_SB_LUT4_I3_O[0]
.sym 12511 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12514 processor.aluMinus[1]
.sym 12515 processor.aluMinus[3]
.sym 12517 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12518 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 12519 processor.aluMinus[7]
.sym 12520 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12522 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 12525 processor.PC[3]
.sym 12526 processor.PC[2]
.sym 12527 processor.PCplus4[6]
.sym 12528 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12529 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12541 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 12542 processor.PCplusImm[6]
.sym 12543 processor.PCplus4[6]
.sym 12544 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12546 processor.aluReg[1]
.sym 12547 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12552 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 12553 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12555 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 12556 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12558 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 12559 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12560 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12561 processor.aluIn1[1]
.sym 12562 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 12563 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12564 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12565 processor.aluPlus[1]
.sym 12566 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12567 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 12568 processor.aluMinus[1]
.sym 12570 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12571 processor.aluMinus[3]
.sym 12573 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 12579 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12580 processor.aluPlus[1]
.sym 12581 processor.aluMinus[1]
.sym 12582 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12585 processor.aluMinus[3]
.sym 12586 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12587 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 12588 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12591 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 12592 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12593 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12597 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12598 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12599 processor.PCplusImm[6]
.sym 12600 processor.PCplus4[6]
.sym 12603 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12604 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 12605 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12609 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 12610 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12611 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 12612 processor.aluIn1[1]
.sym 12615 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 12616 processor.aluReg[1]
.sym 12617 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 12619 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 12620 pclk$SB_IO_IN_$glb_clk
.sym 12621 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 12622 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 12623 processor.isJAL_SB_LUT4_I1_O[5]
.sym 12624 processor.isJAL_SB_LUT4_I1_O[8]
.sym 12625 processor.isJAL_SB_LUT4_I1_O[4]
.sym 12626 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 12627 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 12628 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12629 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12632 processor.aluMinus[29]
.sym 12633 io_wstrb
.sym 12634 processor.cycles[6]
.sym 12636 processor.PC[7]
.sym 12638 processor.PCplusImm[6]
.sym 12639 processor.cycles[3]
.sym 12642 processor.PC[6]
.sym 12643 io_word_address[3]
.sym 12644 processor.isJAL_SB_LUT4_I1_O[2]
.sym 12647 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12648 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 12649 processor.PC[6]
.sym 12650 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12652 processor.PCplus4[3]
.sym 12653 processor.PC[7]
.sym 12655 processor.Bimm[12]
.sym 12656 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12657 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12663 processor.PCplusImm[9]
.sym 12667 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 12668 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 12669 processor.Bimm[6]
.sym 12670 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12671 processor.Iimm[0]
.sym 12672 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 12673 processor.cycles[9]
.sym 12677 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12678 io_wdata[6]
.sym 12680 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12681 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12683 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 12685 processor.aluMinus[7]
.sym 12686 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12687 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 12688 io_wdata[0]
.sym 12690 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12691 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12692 processor.aluMinus[4]
.sym 12693 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12696 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12697 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 12698 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 12702 processor.Iimm[0]
.sym 12703 io_wdata[0]
.sym 12704 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12708 processor.aluMinus[4]
.sym 12709 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12710 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 12711 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12714 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12715 io_wdata[6]
.sym 12717 processor.Bimm[6]
.sym 12721 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 12726 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12732 processor.aluMinus[7]
.sym 12733 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 12734 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12735 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12738 processor.cycles[9]
.sym 12739 processor.PCplusImm[9]
.sym 12740 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 12741 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 12742 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 12743 pclk$SB_IO_IN_$glb_clk
.sym 12744 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 12746 processor.PCplus4[3]
.sym 12747 processor.PCplus4[4]
.sym 12748 processor.PCplus4[5]
.sym 12749 processor.PCplus4[6]
.sym 12750 processor.PCplus4[7]
.sym 12751 processor.PCplus4[8]
.sym 12752 processor.PCplus4[9]
.sym 12756 processor.aluMinus[30]
.sym 12757 io_word_address[4]
.sym 12759 processor.cycles[11]
.sym 12761 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 12763 processor.PC[11]
.sym 12764 io_word_address[5]
.sym 12765 processor.PCplusImm[16]
.sym 12766 processor.cycles[15]
.sym 12767 processor.PCplusImm[9]
.sym 12768 processor.Bimm[5]
.sym 12769 processor.PCplus4[16]
.sym 12770 processor.cycles[12]
.sym 12771 processor.PCplus4[17]
.sym 12772 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12773 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12774 mem_rdata[21]
.sym 12775 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12777 processor.PCplus4[12]
.sym 12778 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 12779 $PACKER_VCC_NET
.sym 12788 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 12789 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 12791 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 12792 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12794 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 12795 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12799 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12800 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 12801 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12804 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12807 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12809 processor.PCplus4[9]
.sym 12815 processor.PCplusImm[9]
.sym 12816 processor.PCplus4[8]
.sym 12819 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 12827 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 12831 processor.PCplusImm[9]
.sym 12832 processor.PCplus4[9]
.sym 12833 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12834 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12837 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 12844 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 12849 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 12850 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12851 processor.PCplus4[9]
.sym 12855 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12856 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 12857 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 12861 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 12863 processor.PCplus4[8]
.sym 12864 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 12865 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 12866 pclk$SB_IO_IN_$glb_clk
.sym 12867 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 12868 processor.PCplus4[10]
.sym 12869 processor.PCplus4[11]
.sym 12870 processor.PCplus4[12]
.sym 12871 processor.PCplus4[13]
.sym 12872 processor.PCplus4[14]
.sym 12873 processor.PCplus4[15]
.sym 12874 processor.PCplus4[16]
.sym 12875 processor.PCplus4[17]
.sym 12878 io_word_address[6]
.sym 12879 io_word_address[0]
.sym 12880 io_wdata[7]
.sym 12882 io_word_address[3]
.sym 12884 processor.PCplusImm[22]
.sym 12886 io_word_address[0]
.sym 12887 processor.loadstore_addr[1]
.sym 12888 processor.PC[4]
.sym 12889 io_word_address[0]
.sym 12891 processor.isJAL_SB_LUT4_I1_O[17]
.sym 12892 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 12894 processor.PC[14]
.sym 12895 io_wdata[2]
.sym 12896 processor.PCplus4[18]
.sym 12897 io_wdata[4]
.sym 12898 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 12899 processor.aluMinus[1]
.sym 12901 processor.PC[9]
.sym 12903 processor.aluMinus[3]
.sym 12913 processor.Bimm[7]
.sym 12915 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12917 processor.Iimm[1]
.sym 12919 io_wdata[2]
.sym 12920 processor.instr[5]
.sym 12925 processor.Iimm[1]
.sym 12927 io_wdata[7]
.sym 12929 processor.Bimm[1]
.sym 12930 processor.Iimm[3]
.sym 12933 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12934 mem_rdata[21]
.sym 12935 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12937 io_wdata[1]
.sym 12938 io_wdata[3]
.sym 12940 processor.Iimm[2]
.sym 12944 mem_rdata[21]
.sym 12948 processor.Iimm[1]
.sym 12949 processor.Bimm[1]
.sym 12951 processor.instr[5]
.sym 12954 processor.Bimm[7]
.sym 12956 io_wdata[7]
.sym 12957 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12960 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12961 io_wdata[3]
.sym 12962 processor.Iimm[3]
.sym 12967 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12972 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12973 processor.Iimm[1]
.sym 12974 io_wdata[1]
.sym 12979 io_wdata[2]
.sym 12980 processor.Iimm[2]
.sym 12981 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 12985 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 12988 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 12989 pclk$SB_IO_IN_$glb_clk
.sym 12991 processor.PCplus4[18]
.sym 12992 processor.PCplus4[19]
.sym 12993 processor.PCplus4[20]
.sym 12994 processor.PCplus4[21]
.sym 12995 processor.PCplus4[22]
.sym 12996 processor.PCplus4[23]
.sym 12997 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 12998 processor.PC[14]
.sym 13003 processor.PC[11]
.sym 13006 processor.PCplus4[13]
.sym 13007 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 13008 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 13009 io_word_address[8]
.sym 13010 processor.PCplus4[10]
.sym 13011 io_rdata_SB_DFFSR_Q_R
.sym 13012 processor.PCplus4[11]
.sym 13013 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13015 processor.PCplus4[12]
.sym 13016 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13017 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 13018 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 13019 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13020 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 13021 processor.aluMinus[7]
.sym 13023 processor.Bimm[12]
.sym 13024 io_wdata[3]
.sym 13025 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13026 processor.Iimm[2]
.sym 13034 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13037 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 13042 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13043 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 13044 processor.aluIn1[7]
.sym 13045 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 13046 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 13048 processor.aluIn1[6]
.sym 13049 processor.aluIn1[5]
.sym 13050 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 13051 $PACKER_VCC_NET
.sym 13052 processor.aluIn1[2]
.sym 13053 processor.aluIn1[3]
.sym 13054 processor.aluIn1[4]
.sym 13058 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 13061 processor.aluIn1[1]
.sym 13062 processor.aluIn1[0]
.sym 13064 processor.aluMinus_SB_LUT4_O_I3[1]
.sym 13066 processor.aluIn1[0]
.sym 13067 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 13068 $PACKER_VCC_NET
.sym 13070 processor.aluMinus_SB_LUT4_O_I3[2]
.sym 13072 processor.aluIn1[1]
.sym 13073 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 13074 processor.aluMinus_SB_LUT4_O_I3[1]
.sym 13076 processor.aluMinus_SB_LUT4_O_I3[3]
.sym 13078 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 13079 processor.aluIn1[2]
.sym 13080 processor.aluMinus_SB_LUT4_O_I3[2]
.sym 13082 processor.aluMinus_SB_LUT4_O_I3[4]
.sym 13084 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 13085 processor.aluIn1[3]
.sym 13086 processor.aluMinus_SB_LUT4_O_I3[3]
.sym 13088 processor.aluMinus_SB_LUT4_O_I3[5]
.sym 13090 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 13091 processor.aluIn1[4]
.sym 13092 processor.aluMinus_SB_LUT4_O_I3[4]
.sym 13094 processor.aluMinus_SB_LUT4_O_I3[6]
.sym 13096 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 13097 processor.aluIn1[5]
.sym 13098 processor.aluMinus_SB_LUT4_O_I3[5]
.sym 13100 processor.aluMinus_SB_LUT4_O_I3[7]
.sym 13102 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13103 processor.aluIn1[6]
.sym 13104 processor.aluMinus_SB_LUT4_O_I3[6]
.sym 13106 processor.aluMinus_SB_LUT4_O_I3[8]
.sym 13108 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13109 processor.aluIn1[7]
.sym 13110 processor.aluMinus_SB_LUT4_O_I3[7]
.sym 13114 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13115 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 13116 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 13117 processor.PC[19]
.sym 13118 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 13119 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 13120 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 13121 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 13123 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 13124 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 13125 processor.aluIn2[29]
.sym 13126 mem_rdata[16]
.sym 13127 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13128 processor.state_SB_LUT4_I3_O
.sym 13130 processor.PC[23]
.sym 13131 processor.PC[20]
.sym 13132 processor.aluIn1[7]
.sym 13133 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13134 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13136 processor.PC[12]
.sym 13137 processor.PCplus4[20]
.sym 13138 processor.aluIn1[2]
.sym 13139 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 13140 processor.aluIn1[10]
.sym 13141 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13142 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 13143 processor.aluMinus[16]
.sym 13144 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 13145 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13146 processor.Bimm[1]
.sym 13147 processor.aluIn2[20]
.sym 13148 processor.aluIn2[21]
.sym 13149 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13150 processor.aluMinus_SB_LUT4_O_I3[8]
.sym 13163 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13166 processor.aluIn1[10]
.sym 13171 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13172 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13173 processor.aluIn1[9]
.sym 13174 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13175 processor.aluIn1[15]
.sym 13177 processor.aluIn1[13]
.sym 13178 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13179 processor.aluIn1[8]
.sym 13180 processor.aluIn1[14]
.sym 13181 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13183 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13184 processor.aluIn1[12]
.sym 13185 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13186 processor.aluIn1[11]
.sym 13187 processor.aluMinus_SB_LUT4_O_I3[9]
.sym 13189 processor.aluIn1[8]
.sym 13190 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13191 processor.aluMinus_SB_LUT4_O_I3[8]
.sym 13193 processor.aluMinus_SB_LUT4_O_I3[10]
.sym 13195 processor.aluIn1[9]
.sym 13196 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13197 processor.aluMinus_SB_LUT4_O_I3[9]
.sym 13199 processor.aluMinus_SB_LUT4_O_I3[11]
.sym 13201 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13202 processor.aluIn1[10]
.sym 13203 processor.aluMinus_SB_LUT4_O_I3[10]
.sym 13205 processor.aluMinus_SB_LUT4_O_I3[12]
.sym 13207 processor.aluIn1[11]
.sym 13208 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13209 processor.aluMinus_SB_LUT4_O_I3[11]
.sym 13211 processor.aluMinus_SB_LUT4_O_I3[13]
.sym 13213 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13214 processor.aluIn1[12]
.sym 13215 processor.aluMinus_SB_LUT4_O_I3[12]
.sym 13217 processor.aluMinus_SB_LUT4_O_I3[14]
.sym 13219 processor.aluIn1[13]
.sym 13220 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13221 processor.aluMinus_SB_LUT4_O_I3[13]
.sym 13223 processor.aluMinus_SB_LUT4_O_I3[15]
.sym 13225 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13226 processor.aluIn1[14]
.sym 13227 processor.aluMinus_SB_LUT4_O_I3[14]
.sym 13229 processor.aluMinus_SB_LUT4_O_I3[16]
.sym 13231 processor.aluIn1[15]
.sym 13232 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13233 processor.aluMinus_SB_LUT4_O_I3[15]
.sym 13237 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13238 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 13239 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13240 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[3]
.sym 13241 processor.Bimm[2]
.sym 13242 processor.aluIn2[22]
.sym 13243 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13244 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13245 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13246 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13247 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13248 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13250 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 13251 io_word_address[6]
.sym 13252 processor.PC[19]
.sym 13254 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13255 processor.aluMinus[10]
.sym 13256 processor.loadstore_addr[19]
.sym 13257 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13258 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 13259 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13260 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 13261 processor.aluIn1[27]
.sym 13262 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13263 processor.aluMinus[21]
.sym 13264 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13265 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13266 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13267 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13268 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 13269 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13270 uart.wstrb_SB_LUT4_O_I3[0]
.sym 13271 processor.aluMinus[17]
.sym 13272 processor.aluIn1[11]
.sym 13273 processor.aluMinus_SB_LUT4_O_I3[16]
.sym 13280 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13282 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13283 processor.aluIn1[19]
.sym 13285 processor.aluIn1[17]
.sym 13290 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13291 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13292 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13293 processor.aluIn1[23]
.sym 13296 processor.aluIn1[22]
.sym 13298 processor.aluIn1[21]
.sym 13301 processor.aluIn1[16]
.sym 13302 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 13304 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13305 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13306 processor.aluIn1[20]
.sym 13307 processor.aluIn1[18]
.sym 13310 processor.aluMinus_SB_LUT4_O_I3[17]
.sym 13312 processor.aluIn1[16]
.sym 13313 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13314 processor.aluMinus_SB_LUT4_O_I3[16]
.sym 13316 processor.aluMinus_SB_LUT4_O_I3[18]
.sym 13318 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13319 processor.aluIn1[17]
.sym 13320 processor.aluMinus_SB_LUT4_O_I3[17]
.sym 13322 processor.aluMinus_SB_LUT4_O_I3[19]
.sym 13324 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13325 processor.aluIn1[18]
.sym 13326 processor.aluMinus_SB_LUT4_O_I3[18]
.sym 13328 processor.aluMinus_SB_LUT4_O_I3[20]
.sym 13330 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13331 processor.aluIn1[19]
.sym 13332 processor.aluMinus_SB_LUT4_O_I3[19]
.sym 13334 processor.aluMinus_SB_LUT4_O_I3[21]
.sym 13336 processor.aluIn1[20]
.sym 13337 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13338 processor.aluMinus_SB_LUT4_O_I3[20]
.sym 13340 processor.aluMinus_SB_LUT4_O_I3[22]
.sym 13342 processor.aluIn1[21]
.sym 13343 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13344 processor.aluMinus_SB_LUT4_O_I3[21]
.sym 13346 processor.aluMinus_SB_LUT4_O_I3[23]
.sym 13348 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 13349 processor.aluIn1[22]
.sym 13350 processor.aluMinus_SB_LUT4_O_I3[22]
.sym 13352 processor.aluMinus_SB_LUT4_O_I3[24]
.sym 13354 processor.aluIn1[23]
.sym 13355 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13356 processor.aluMinus_SB_LUT4_O_I3[23]
.sym 13360 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13361 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 13362 processor.aluIn2[18]
.sym 13363 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13364 processor.aluIn2[20]
.sym 13365 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 13366 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13367 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13369 mem_rdata[6]
.sym 13370 processor.rs2[11]
.sym 13372 processor.Iimm[3]
.sym 13373 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13374 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 13376 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13377 processor.Bimm[8]
.sym 13378 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13379 io_wdata[1]
.sym 13380 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 13381 processor.rs2[13]
.sym 13382 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13383 io_wdata[7]
.sym 13384 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13385 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13387 processor.aluMinus[19]
.sym 13388 processor.Bimm[2]
.sym 13389 processor.aluIn1[20]
.sym 13390 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13392 io_wdata[4]
.sym 13393 processor.aluIn1[18]
.sym 13394 processor.instr[5]
.sym 13395 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 13396 processor.aluMinus_SB_LUT4_O_I3[24]
.sym 13405 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 13409 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13411 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13412 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 13415 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13417 processor.aluIn1[29]
.sym 13419 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13421 processor.aluIn1[27]
.sym 13422 processor.aluIn1[28]
.sym 13423 processor.aluIn1[24]
.sym 13424 processor.aluIn1[31]
.sym 13425 processor.aluIn1[30]
.sym 13427 processor.aluIn1[26]
.sym 13428 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 13430 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 13431 processor.aluIn1[25]
.sym 13433 processor.aluMinus_SB_LUT4_O_I3[25]
.sym 13435 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13436 processor.aluIn1[24]
.sym 13437 processor.aluMinus_SB_LUT4_O_I3[24]
.sym 13439 processor.aluMinus_SB_LUT4_O_I3[26]
.sym 13441 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 13442 processor.aluIn1[25]
.sym 13443 processor.aluMinus_SB_LUT4_O_I3[25]
.sym 13445 processor.aluMinus_SB_LUT4_O_I3[27]
.sym 13447 processor.aluIn1[26]
.sym 13448 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 13449 processor.aluMinus_SB_LUT4_O_I3[26]
.sym 13451 processor.aluMinus_SB_LUT4_O_I3[28]
.sym 13453 processor.aluIn1[27]
.sym 13454 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13455 processor.aluMinus_SB_LUT4_O_I3[27]
.sym 13457 processor.aluMinus_SB_LUT4_O_I3[29]
.sym 13459 processor.aluIn1[28]
.sym 13460 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 13461 processor.aluMinus_SB_LUT4_O_I3[28]
.sym 13463 processor.aluMinus_SB_LUT4_O_I3[30]
.sym 13465 processor.aluIn1[29]
.sym 13466 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13467 processor.aluMinus_SB_LUT4_O_I3[29]
.sym 13469 processor.aluMinus_SB_LUT4_O_I3[31]
.sym 13471 processor.aluIn1[30]
.sym 13472 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13473 processor.aluMinus_SB_LUT4_O_I3[30]
.sym 13475 $nextpnr_ICESTORM_LC_1$I3
.sym 13477 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 13478 processor.aluIn1[31]
.sym 13479 processor.aluMinus_SB_LUT4_O_I3[31]
.sym 13483 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 13484 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13485 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13486 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 13487 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 13488 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 13489 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 13490 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13494 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 13495 processor.aluMinus[24]
.sym 13496 processor.Jimm[14]
.sym 13497 processor.rs2[22]
.sym 13498 RAM.0.10_RDATA[1]
.sym 13499 processor.Jimm[13]
.sym 13500 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13503 processor.aluMinus[27]
.sym 13504 RAM.0.10_RDATA[2]
.sym 13507 io_wdata[3]
.sym 13508 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 13509 processor.writeBackData[31]
.sym 13510 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13512 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 13513 processor.Jimm[13]
.sym 13514 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 13515 processor.Bimm[12]
.sym 13516 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 13517 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13518 processor.aluMinus[31]
.sym 13519 $nextpnr_ICESTORM_LC_1$I3
.sym 13524 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13529 processor.rs2[14]
.sym 13530 $PACKER_VCC_NET
.sym 13532 processor.aluMinus[24]
.sym 13533 processor.aluMinus[25]
.sym 13534 processor.aluMinus[26]
.sym 13535 processor.aluMinus[27]
.sym 13537 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13538 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13542 processor.Bimm[12]
.sym 13543 processor.rs2[11]
.sym 13545 processor.rs2[15]
.sym 13549 processor.Bimm[10]
.sym 13550 processor.Bimm[9]
.sym 13551 processor.rs2[9]
.sym 13552 processor.rs2[10]
.sym 13556 $nextpnr_ICESTORM_LC_1$COUT
.sym 13559 $PACKER_VCC_NET
.sym 13560 $nextpnr_ICESTORM_LC_1$I3
.sym 13564 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13565 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13566 $nextpnr_ICESTORM_LC_1$COUT
.sym 13569 processor.Bimm[12]
.sym 13570 processor.rs2[14]
.sym 13571 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13576 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13577 processor.rs2[10]
.sym 13578 processor.Bimm[10]
.sym 13581 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13583 processor.Bimm[12]
.sym 13584 processor.rs2[15]
.sym 13588 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13589 processor.Bimm[9]
.sym 13590 processor.rs2[9]
.sym 13593 processor.aluMinus[25]
.sym 13594 processor.aluMinus[24]
.sym 13595 processor.aluMinus[27]
.sym 13596 processor.aluMinus[26]
.sym 13599 processor.rs2[11]
.sym 13600 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13602 processor.Bimm[12]
.sym 13606 processor.aluIn2[21]
.sym 13607 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13608 processor.Bimm[12]
.sym 13609 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 13610 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 13611 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13612 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 13613 processor.writeBackData[31]
.sym 13618 $PACKER_VCC_NET
.sym 13620 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13621 io_word_address[3]
.sym 13622 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13623 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 13624 processor.rs2[23]
.sym 13625 processor.Bimm[4]
.sym 13626 $PACKER_VCC_NET
.sym 13630 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13631 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13633 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13635 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13636 processor.Bimm[9]
.sym 13637 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13638 processor.Bimm[1]
.sym 13639 processor.aluIn2[21]
.sym 13640 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 13641 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13648 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13649 mem_rdata[8]
.sym 13650 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13651 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13653 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13654 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13655 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13656 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13657 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13658 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13661 processor.aluMinus[15]
.sym 13662 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13666 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13667 processor.aluReg[15]
.sym 13668 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13670 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13672 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13675 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13676 processor.aluIn1[15]
.sym 13677 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13678 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 13682 mem_rdata[8]
.sym 13686 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13687 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13688 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13689 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13693 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 13698 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13699 processor.aluIn1[15]
.sym 13700 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 13701 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13704 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 13705 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13706 processor.aluReg[15]
.sym 13707 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13710 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13711 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 13712 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13713 processor.aluIn1[15]
.sym 13718 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13722 processor.aluMinus[15]
.sym 13723 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13724 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13725 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13726 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 13727 pclk$SB_IO_IN_$glb_clk
.sym 13729 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 13730 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 13731 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13732 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 13733 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 13734 processor.writeBackData_SB_LUT4_O_4_I2[1]
.sym 13735 processor.writeBackData_SB_LUT4_O_1_I2[1]
.sym 13736 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13741 processor.Bimm[1]
.sym 13742 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 13743 processor.aluPlus[31]
.sym 13745 processor.writeBackData[22]
.sym 13747 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 13748 processor.writeBackData[20]
.sym 13750 processor.aluMinus[18]
.sym 13751 processor.writeBackData[16]
.sym 13752 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 13753 processor.Bimm[12]
.sym 13754 processor.aluReg[23]
.sym 13755 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13757 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13758 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13760 processor.rs2[10]
.sym 13761 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13762 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13764 io_wdata[2]
.sym 13775 processor.aluMinus[24]
.sym 13777 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13779 processor.aluPlus[24]
.sym 13780 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13785 processor.Jimm[14]
.sym 13787 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13789 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13790 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13792 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13795 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13797 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13798 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 13799 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13800 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13801 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13803 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13804 processor.aluMinus[24]
.sym 13805 processor.aluPlus[24]
.sym 13806 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13810 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13815 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 13816 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 13817 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 13818 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 13822 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13827 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13833 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 13840 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13847 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 13848 processor.Jimm[14]
.sym 13852 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 13853 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 13854 processor.writeBackData[27]
.sym 13855 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 13856 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 13857 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 13858 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13859 processor.writeBackData[30]
.sym 13864 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 13865 io_rdata[8]
.sym 13868 processor.writeBackData[26]
.sym 13870 mem_rdata[24]
.sym 13871 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 13872 processor.aluReg[19]
.sym 13873 processor.state_SB_LUT4_I3_O
.sym 13875 processor.writeBackData[17]
.sym 13876 io_wdata[26]
.sym 13878 processor.rs2[28]
.sym 13879 processor.aluIn1[24]
.sym 13880 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 13881 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 13882 processor.rs2[26]
.sym 13883 processor.writeBackData[30]
.sym 13884 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 13887 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13893 processor.aluPlus[30]
.sym 13896 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13898 mem_wdata_SB_LUT4_O_13_I3[2]
.sym 13899 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 13900 processor.rs2[26]
.sym 13901 processor.rs2[25]
.sym 13902 processor.loadstore_addr[1]
.sym 13903 processor.aluPlus[29]
.sym 13905 processor.aluPlus[28]
.sym 13906 processor.aluPlus[27]
.sym 13907 processor.aluMinus[27]
.sym 13908 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13909 processor.aluMinus[28]
.sym 13911 processor.aluMinus[29]
.sym 13913 processor.Bimm[12]
.sym 13916 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 13917 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13920 processor.rs2[10]
.sym 13921 processor.aluMinus[30]
.sym 13922 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13924 io_wdata[2]
.sym 13926 processor.aluMinus[29]
.sym 13927 processor.aluPlus[29]
.sym 13928 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13929 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13932 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13933 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13934 processor.aluPlus[28]
.sym 13935 processor.aluMinus[28]
.sym 13938 processor.aluPlus[27]
.sym 13939 processor.aluMinus[27]
.sym 13940 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13941 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13944 processor.aluMinus[30]
.sym 13945 processor.aluPlus[30]
.sym 13946 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 13947 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 13950 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 13952 io_wdata[2]
.sym 13953 mem_wdata_SB_LUT4_O_13_I3[2]
.sym 13956 processor.rs2[26]
.sym 13957 processor.loadstore_addr[1]
.sym 13958 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 13959 processor.rs2[10]
.sym 13963 processor.rs2[26]
.sym 13964 processor.Bimm[12]
.sym 13965 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13968 processor.rs2[25]
.sym 13969 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 13971 processor.Bimm[12]
.sym 13975 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 13976 processor.writeBackData_SB_LUT4_O_4_I2[2]
.sym 13977 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 13978 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 13979 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 13980 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 13981 processor.writeBackData_SB_LUT4_O_1_I2[2]
.sym 13982 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 13987 processor.rs2[25]
.sym 13989 processor.rs2[24]
.sym 13990 processor.Bimm[7]
.sym 13991 io_wdata[28]
.sym 13992 processor.rs2[24]
.sym 13995 processor.rs2[30]
.sym 13997 oled_cs_SB_LUT4_O_I3
.sym 13998 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.sym 13999 processor.rs2[27]
.sym 14000 processor.Jimm[13]
.sym 14001 processor.aluReg[28]
.sym 14005 processor.rs2[27]
.sym 14007 io_wdata[3]
.sym 14016 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14017 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 14018 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14019 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 14020 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14021 processor.cycles[26]
.sym 14022 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14023 processor.loadstore_addr[1]
.sym 14024 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14025 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14026 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14027 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[3]
.sym 14028 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14029 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 14030 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 14031 processor.rs2[27]
.sym 14033 io_wdata[3]
.sym 14035 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 14036 processor.aluIn1[29]
.sym 14038 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 14039 processor.aluIn1[27]
.sym 14040 processor.aluIn1[30]
.sym 14041 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14043 mem_wdata_SB_LUT4_O_12_I3[2]
.sym 14044 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14045 processor.rs2[11]
.sym 14046 processor.Bimm[6]
.sym 14049 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14050 processor.Bimm[6]
.sym 14051 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 14052 processor.cycles[26]
.sym 14055 processor.aluIn1[30]
.sym 14056 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14057 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 14058 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[3]
.sym 14061 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14063 mem_wdata_SB_LUT4_O_12_I3[2]
.sym 14064 io_wdata[3]
.sym 14067 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14068 processor.rs2[27]
.sym 14069 processor.loadstore_addr[1]
.sym 14070 processor.rs2[11]
.sym 14073 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 14074 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 14075 processor.aluIn1[29]
.sym 14076 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14079 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 14080 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14081 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 14082 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 14085 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14086 processor.aluIn1[27]
.sym 14087 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14088 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 14091 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 14092 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 14093 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 14094 processor.aluIn1[29]
.sym 14098 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14100 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 14102 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 14103 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 14112 $PACKER_VCC_NET
.sym 14114 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14115 $PACKER_VCC_NET
.sym 14116 io_wdata[27]
.sym 14117 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 14118 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14119 processor.cycles[29]
.sym 14122 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14123 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 14128 processor.Bimm[9]
.sym 14139 processor.Jimm[12]
.sym 14140 processor.state_SB_LUT4_I0_I2[2]
.sym 14142 processor.aluReg[29]
.sym 14144 processor.aluReg[30]
.sym 14146 processor.aluReg[24]
.sym 14147 processor.aluReg[31]
.sym 14148 processor.aluReg[22]
.sym 14150 processor.Jimm[13]
.sym 14152 processor.aluReg[30]
.sym 14153 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14154 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14156 processor.Jimm[14]
.sym 14157 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 14159 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14161 processor.aluIn1[23]
.sym 14162 processor.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 14165 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14166 processor.aluReg[27]
.sym 14168 processor.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14169 processor.aluIn1[31]
.sym 14170 processor.Bimm[10]
.sym 14172 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14174 processor.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 14175 processor.aluIn1[31]
.sym 14178 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14179 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14180 processor.aluReg[29]
.sym 14184 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 14186 processor.aluIn1[23]
.sym 14187 processor.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 14190 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14191 processor.aluReg[27]
.sym 14192 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 14196 processor.Jimm[13]
.sym 14198 processor.Jimm[12]
.sym 14199 processor.Jimm[14]
.sym 14202 processor.aluReg[31]
.sym 14203 processor.Bimm[10]
.sym 14204 processor.aluReg[30]
.sym 14205 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 14208 processor.aluReg[30]
.sym 14209 processor.state_SB_LUT4_I0_I2[2]
.sym 14211 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 14215 processor.aluReg[22]
.sym 14216 processor.aluReg[24]
.sym 14217 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 14218 processor.state_SB_LUT4_I0_O_$glb_ce
.sym 14219 pclk$SB_IO_IN_$glb_clk
.sym 14236 processor.aluReg[29]
.sym 14241 io_wdata[30]
.sym 14246 processor.aluReg[23]
.sym 14250 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 14269 TXD_SB_LUT4_O_I3
.sym 14332 TXD_SB_LUT4_O_I3
.sym 14344 RXD$SB_IO_IN
.sym 14348 io_word_address[0]
.sym 14349 io_word_address[6]
.sym 14392 TXD$SB_IO_OUT
.sym 14412 TXD$SB_IO_OUT
.sym 14415 processor.state_SB_LUT4_I3_O
.sym 14418 uart.brk_SB_LUT4_I3_O[0]
.sym 14433 uart.brk_SB_LUT4_I3_O[0]
.sym 14444 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 14445 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[2]
.sym 14448 processor.cycles[5]
.sym 14450 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 14451 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I3[2]
.sym 14457 processor.PCplus4[19]
.sym 14460 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 14475 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14493 uart.brk_SB_LUT4_I3_O[0]
.sym 14495 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14503 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14506 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14508 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 14510 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 14516 processor.PC[2]
.sym 14517 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I3[2]
.sym 14519 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14520 processor.PC[2]
.sym 14521 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I3[2]
.sym 14537 uart.brk_SB_LUT4_I3_O[0]
.sym 14540 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14555 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 14556 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 14558 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14565 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 14566 pclk$SB_IO_IN_$glb_clk
.sym 14567 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 14572 processor.PCplusImm[1]
.sym 14573 processor.PCplusImm[2]
.sym 14574 processor.PCplusImm[3]
.sym 14575 processor.PCplusImm[4]
.sym 14576 processor.PCplusImm[5]
.sym 14577 processor.PCplusImm[6]
.sym 14578 processor.PCplusImm[7]
.sym 14579 processor.PCplusImm[8]
.sym 14583 processor.Bimm[12]
.sym 14593 io_word_address[2]
.sym 14597 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14600 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 14603 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14604 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 14606 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14609 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14610 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14612 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14615 processor.instr[3]
.sym 14616 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14617 processor.PC[16]
.sym 14618 processor.instr[4]
.sym 14620 processor.isJAL_SB_LUT4_I1_O[3]
.sym 14621 uart.brk_SB_LUT4_I3_O[0]
.sym 14623 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 14624 processor.isJAL_SB_LUT4_I1_O[7]
.sym 14625 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 14626 processor.isJAL_SB_LUT4_I1_O[12]
.sym 14627 processor.PCplusImm[5]
.sym 14628 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 14629 mem_address_SB_LUT4_O_I3[0]
.sym 14631 processor.PCplusImm[9]
.sym 14632 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 14633 processor.PCplus4[5]
.sym 14634 processor.PCplusImm[8]
.sym 14635 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 14637 processor.PCplus4[7]
.sym 14638 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14643 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14649 processor.PCplus4[7]
.sym 14650 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14651 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14653 processor.cycles[5]
.sym 14654 processor.cycles[6]
.sym 14656 processor.PCplus4[5]
.sym 14657 processor.cycles[8]
.sym 14658 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[2]
.sym 14659 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14660 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 14663 processor.cycles[3]
.sym 14664 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14666 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14667 processor.PCplus4[3]
.sym 14668 processor.PCplus4[7]
.sym 14670 processor.PCplusImm[6]
.sym 14671 processor.PCplusImm[7]
.sym 14672 processor.PCplusImm[8]
.sym 14675 processor.PCplusImm[3]
.sym 14678 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14679 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 14682 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14683 processor.cycles[6]
.sym 14684 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14685 processor.PCplusImm[6]
.sym 14688 processor.cycles[8]
.sym 14689 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14690 processor.PCplusImm[8]
.sym 14691 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14695 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14696 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[2]
.sym 14697 processor.PCplus4[7]
.sym 14700 processor.PCplusImm[3]
.sym 14701 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14702 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14703 processor.PCplus4[3]
.sym 14706 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14707 processor.PCplusImm[3]
.sym 14708 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14709 processor.cycles[3]
.sym 14712 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 14713 processor.cycles[5]
.sym 14714 processor.PCplus4[5]
.sym 14715 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14718 processor.PCplusImm[7]
.sym 14719 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14720 processor.PCplus4[7]
.sym 14721 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14724 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14726 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 14727 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 14728 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 14729 pclk$SB_IO_IN_$glb_clk
.sym 14730 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 14731 processor.PCplusImm[9]
.sym 14732 processor.PCplusImm[10]
.sym 14733 processor.PCplusImm[11]
.sym 14734 processor.PCplusImm[12]
.sym 14735 processor.PCplusImm[13]
.sym 14736 processor.PCplusImm[14]
.sym 14737 processor.PCplusImm[15]
.sym 14738 processor.PCplusImm[16]
.sym 14743 processor.cycles[12]
.sym 14745 $PACKER_VCC_NET
.sym 14746 io_word_address[2]
.sym 14747 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14748 io_word_address[1]
.sym 14749 $PACKER_VCC_NET
.sym 14751 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 14753 processor.cycles[8]
.sym 14757 processor.PCplusImm[4]
.sym 14758 processor.PC[10]
.sym 14759 processor.isJAL_SB_LUT4_I1_O[18]
.sym 14760 processor.isJAL_SB_LUT4_I1_O[0]
.sym 14761 processor.Bimm[9]
.sym 14762 processor.isJAL_SB_LUT4_I1_O[1]
.sym 14764 processor.PC[15]
.sym 14766 processor.PC[3]
.sym 14774 processor.cycles[15]
.sym 14775 processor.PCplus4[5]
.sym 14776 processor.PCplusImm[5]
.sym 14779 processor.cycles[11]
.sym 14781 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14782 processor.instr[3]
.sym 14783 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14784 processor.Bimm[5]
.sym 14785 processor.instr[4]
.sym 14787 processor.Bimm[9]
.sym 14788 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14789 processor.PCplusImm[10]
.sym 14790 processor.PCplusImm[11]
.sym 14791 processor.PCplusImm[12]
.sym 14793 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14795 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14798 processor.cycles[10]
.sym 14799 processor.Bimm[6]
.sym 14801 processor.cycles[12]
.sym 14802 processor.PCplusImm[15]
.sym 14805 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14806 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14807 processor.cycles[12]
.sym 14808 processor.PCplusImm[12]
.sym 14812 processor.instr[4]
.sym 14813 processor.instr[3]
.sym 14814 processor.Bimm[6]
.sym 14817 processor.instr[4]
.sym 14818 processor.instr[3]
.sym 14819 processor.Bimm[9]
.sym 14823 processor.Bimm[5]
.sym 14825 processor.instr[3]
.sym 14826 processor.instr[4]
.sym 14829 processor.PCplusImm[5]
.sym 14830 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14831 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14832 processor.PCplus4[5]
.sym 14835 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14836 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14837 processor.PCplusImm[15]
.sym 14838 processor.cycles[15]
.sym 14841 processor.PCplusImm[11]
.sym 14842 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14843 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14844 processor.cycles[11]
.sym 14847 processor.PCplusImm[10]
.sym 14848 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 14849 processor.cycles[10]
.sym 14850 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14854 processor.PCplusImm[17]
.sym 14855 processor.PCplusImm[18]
.sym 14856 processor.PCplusImm[19]
.sym 14857 processor.PCplusImm[20]
.sym 14858 processor.PCplusImm[21]
.sym 14859 processor.PCplusImm[22]
.sym 14860 processor.PCplusImm[23]
.sym 14861 processor.PC[4]
.sym 14866 processor.Iimm[0]
.sym 14867 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 14868 io_word_address[2]
.sym 14869 processor.isJAL_SB_LUT4_I1_O[13]
.sym 14870 processor.isJAL_SB_LUT4_I1_O[11]
.sym 14871 processor.PC[14]
.sym 14872 io_wdata[4]
.sym 14873 uart.brk_SB_LUT4_I3_O[0]
.sym 14874 processor.aluPlus[1]
.sym 14875 io_wdata[2]
.sym 14876 processor.PC[9]
.sym 14877 processor.PCplusImm[11]
.sym 14879 processor.PC[12]
.sym 14880 processor.instr[4]
.sym 14881 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 14882 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 14883 $PACKER_VCC_NET
.sym 14884 processor.PCplusImm[14]
.sym 14885 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 14886 processor.PCplusImm[15]
.sym 14887 processor.PC[17]
.sym 14888 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 14889 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 14898 processor.PC[7]
.sym 14901 processor.PC[9]
.sym 14904 processor.PC[2]
.sym 14909 processor.PC[3]
.sym 14910 processor.PC[6]
.sym 14918 processor.PC[4]
.sym 14919 processor.PC[5]
.sym 14926 mem_address_SB_LUT4_O_I3[0]
.sym 14927 $nextpnr_ICESTORM_LC_0$O
.sym 14930 processor.PC[2]
.sym 14933 processor.PCplus4_SB_LUT4_O_I3[2]
.sym 14936 processor.PC[3]
.sym 14937 processor.PC[2]
.sym 14939 processor.PCplus4_SB_LUT4_O_I3[3]
.sym 14941 processor.PC[4]
.sym 14943 processor.PCplus4_SB_LUT4_O_I3[2]
.sym 14945 processor.PCplus4_SB_LUT4_O_I3[4]
.sym 14948 processor.PC[5]
.sym 14949 processor.PCplus4_SB_LUT4_O_I3[3]
.sym 14951 processor.PCplus4_SB_LUT4_O_I3[5]
.sym 14954 processor.PC[6]
.sym 14955 processor.PCplus4_SB_LUT4_O_I3[4]
.sym 14957 processor.PCplus4_SB_LUT4_O_I3[6]
.sym 14960 processor.PC[7]
.sym 14961 processor.PCplus4_SB_LUT4_O_I3[5]
.sym 14963 processor.PCplus4_SB_LUT4_O_I3[7]
.sym 14966 mem_address_SB_LUT4_O_I3[0]
.sym 14967 processor.PCplus4_SB_LUT4_O_I3[6]
.sym 14969 processor.PCplus4_SB_LUT4_O_I3[8]
.sym 14971 processor.PC[9]
.sym 14973 processor.PCplus4_SB_LUT4_O_I3[7]
.sym 14977 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 14978 processor.isJAL_SB_LUT4_I1_O[9]
.sym 14979 processor.isJAL_SB_LUT4_I1_O[0]
.sym 14980 processor.isJAL_SB_LUT4_I1_O[1]
.sym 14981 processor.PC[15]
.sym 14982 processor.isJAL_SB_LUT4_I1_O[7]
.sym 14983 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 14984 io_rdata_SB_DFFSR_Q_R
.sym 14985 processor.isJAL_SB_LUT4_I1_O[22]
.sym 14990 processor.PCplusImm[23]
.sym 14991 processor.loadstore_addr[1]
.sym 14992 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 14993 processor.Bimm[12]
.sym 14994 $PACKER_VCC_NET
.sym 14995 processor.isJAL_SB_LUT4_I1_O[16]
.sym 14997 io_wdata[5]
.sym 14999 io_wdata[3]
.sym 15000 $PACKER_VCC_NET
.sym 15001 processor.PCplus4[14]
.sym 15002 processor.PC[13]
.sym 15003 processor.PC[22]
.sym 15004 processor.isJAL_SB_LUT4_I1_O[7]
.sym 15006 processor.cycles[0]
.sym 15007 processor.PC[19]
.sym 15008 processor.isJAL_SB_LUT4_I1_O[3]
.sym 15009 processor.PCplus4[10]
.sym 15010 processor.PC[16]
.sym 15012 processor.PCplus4[21]
.sym 15013 processor.PCplus4_SB_LUT4_O_I3[8]
.sym 15018 processor.PC[13]
.sym 15023 processor.PC[11]
.sym 15025 processor.PC[14]
.sym 15029 processor.PC[10]
.sym 15034 processor.PC[16]
.sym 15038 processor.PC[17]
.sym 15042 processor.PC[12]
.sym 15046 processor.PC[15]
.sym 15050 processor.PCplus4_SB_LUT4_O_I3[9]
.sym 15053 processor.PC[10]
.sym 15054 processor.PCplus4_SB_LUT4_O_I3[8]
.sym 15056 processor.PCplus4_SB_LUT4_O_I3[10]
.sym 15059 processor.PC[11]
.sym 15060 processor.PCplus4_SB_LUT4_O_I3[9]
.sym 15062 processor.PCplus4_SB_LUT4_O_I3[11]
.sym 15064 processor.PC[12]
.sym 15066 processor.PCplus4_SB_LUT4_O_I3[10]
.sym 15068 processor.PCplus4_SB_LUT4_O_I3[12]
.sym 15070 processor.PC[13]
.sym 15072 processor.PCplus4_SB_LUT4_O_I3[11]
.sym 15074 processor.PCplus4_SB_LUT4_O_I3[13]
.sym 15076 processor.PC[14]
.sym 15078 processor.PCplus4_SB_LUT4_O_I3[12]
.sym 15080 processor.PCplus4_SB_LUT4_O_I3[14]
.sym 15083 processor.PC[15]
.sym 15084 processor.PCplus4_SB_LUT4_O_I3[13]
.sym 15086 processor.PCplus4_SB_LUT4_O_I3[15]
.sym 15089 processor.PC[16]
.sym 15090 processor.PCplus4_SB_LUT4_O_I3[14]
.sym 15092 processor.PCplus4_SB_LUT4_O_I3[16]
.sym 15094 processor.PC[17]
.sym 15096 processor.PCplus4_SB_LUT4_O_I3[15]
.sym 15100 processor.PC[12]
.sym 15101 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15102 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 15103 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 15104 processor.PC[17]
.sym 15105 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 15106 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 15107 processor.PC[22]
.sym 15109 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 15112 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15116 processor.Bimm[12]
.sym 15117 io_word_address[2]
.sym 15118 mem_address_SB_LUT4_O_I3[2]
.sym 15119 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15121 io_word_address[2]
.sym 15122 io_word_address[7]
.sym 15123 processor.Bimm[1]
.sym 15124 processor.PCplus4[22]
.sym 15125 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 15126 processor.PCplus4[23]
.sym 15127 processor.PCplus4[13]
.sym 15128 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 15129 processor.PCplus4[14]
.sym 15130 processor.cycles[25]
.sym 15132 processor.Bimm[2]
.sym 15133 processor.PCplus4[16]
.sym 15134 io_rdata_SB_DFFSR_Q_R
.sym 15135 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 15136 processor.PCplus4_SB_LUT4_O_I3[16]
.sym 15141 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 15143 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15145 processor.aluMinus[4]
.sym 15146 processor.aluMinus[5]
.sym 15147 processor.PC[20]
.sym 15148 processor.PC[23]
.sym 15151 processor.PC[18]
.sym 15152 processor.PC[19]
.sym 15155 processor.aluMinus[6]
.sym 15156 processor.aluMinus[7]
.sym 15160 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 15161 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15172 processor.PC[22]
.sym 15173 processor.PCplus4_SB_LUT4_O_I3[17]
.sym 15175 processor.PC[18]
.sym 15177 processor.PCplus4_SB_LUT4_O_I3[16]
.sym 15179 processor.PCplus4_SB_LUT4_O_I3[18]
.sym 15181 processor.PC[19]
.sym 15183 processor.PCplus4_SB_LUT4_O_I3[17]
.sym 15185 processor.PCplus4_SB_LUT4_O_I3[19]
.sym 15188 processor.PC[20]
.sym 15189 processor.PCplus4_SB_LUT4_O_I3[18]
.sym 15191 processor.PCplus4_SB_LUT4_O_I3[20]
.sym 15193 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15195 processor.PCplus4_SB_LUT4_O_I3[19]
.sym 15197 processor.PCplus4_SB_LUT4_O_I3[21]
.sym 15200 processor.PC[22]
.sym 15201 processor.PCplus4_SB_LUT4_O_I3[20]
.sym 15206 processor.PC[23]
.sym 15207 processor.PCplus4_SB_LUT4_O_I3[21]
.sym 15210 processor.aluMinus[7]
.sym 15211 processor.aluMinus[5]
.sym 15212 processor.aluMinus[4]
.sym 15213 processor.aluMinus[6]
.sym 15216 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 15217 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 15219 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15220 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 15221 pclk$SB_IO_IN_$glb_clk
.sym 15222 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 15223 processor.PC[13]
.sym 15224 hwconfig_rdata[11]
.sym 15225 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 15226 processor.isJAL_SB_LUT4_I1_O[3]
.sym 15227 processor.PC[16]
.sym 15228 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 15229 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
.sym 15230 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 15232 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15233 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15235 processor.PCplus4[18]
.sym 15236 RAM.0.10_RDATA[2]
.sym 15237 processor.PC[18]
.sym 15238 $PACKER_VCC_NET
.sym 15239 $PACKER_VCC_NET
.sym 15240 processor.PCplus4[12]
.sym 15241 mem_rdata[21]
.sym 15243 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 15244 processor.PCplus4[16]
.sym 15245 uart.wstrb_SB_LUT4_O_I3[0]
.sym 15246 processor.PCplus4[17]
.sym 15247 processor.Bimm[3]
.sym 15248 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15249 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 15250 mem_rdata[9]
.sym 15251 processor.aluIn2[18]
.sym 15252 processor.Bimm[9]
.sym 15253 mem_address_SB_LUT4_O_I3[2]
.sym 15254 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 15255 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 15257 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15258 processor.aluIn1[22]
.sym 15264 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15265 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 15266 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15267 processor.instr[5]
.sym 15268 processor.Bimm[2]
.sym 15269 processor.aluMinus[13]
.sym 15270 processor.aluMinus[14]
.sym 15271 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15272 processor.aluMinus[8]
.sym 15273 processor.aluMinus[9]
.sym 15274 processor.aluMinus[10]
.sym 15275 processor.aluMinus[11]
.sym 15276 processor.aluMinus[12]
.sym 15278 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 15279 processor.aluMinus[15]
.sym 15280 processor.aluMinus[0]
.sym 15281 processor.aluMinus[1]
.sym 15282 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 15284 processor.aluMinus[16]
.sym 15286 processor.Bimm[3]
.sym 15287 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15288 processor.Iimm[2]
.sym 15289 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15290 processor.aluMinus[2]
.sym 15291 processor.aluMinus[3]
.sym 15292 processor.Iimm[3]
.sym 15293 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15294 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 15297 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15298 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 15299 processor.aluMinus[16]
.sym 15300 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15303 processor.aluMinus[2]
.sym 15304 processor.aluMinus[3]
.sym 15305 processor.aluMinus[1]
.sym 15306 processor.aluMinus[0]
.sym 15309 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 15310 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 15311 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 15312 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 15315 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 15316 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15318 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 15321 processor.Bimm[2]
.sym 15322 processor.instr[5]
.sym 15324 processor.Iimm[2]
.sym 15327 processor.aluMinus[12]
.sym 15328 processor.aluMinus[14]
.sym 15329 processor.aluMinus[13]
.sym 15330 processor.aluMinus[15]
.sym 15333 processor.aluMinus[11]
.sym 15334 processor.aluMinus[10]
.sym 15335 processor.aluMinus[9]
.sym 15336 processor.aluMinus[8]
.sym 15339 processor.Iimm[3]
.sym 15341 processor.instr[5]
.sym 15342 processor.Bimm[3]
.sym 15343 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 15344 pclk$SB_IO_IN_$glb_clk
.sym 15345 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 15346 processor.Iimm[2]
.sym 15347 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15348 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15349 processor.Iimm[4]
.sym 15350 processor.Iimm[3]
.sym 15351 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 15352 processor.Bimm[3]
.sym 15353 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 15354 processor.PC[23]
.sym 15355 processor.PCplus4[19]
.sym 15358 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 15360 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 15361 processor.instr[5]
.sym 15362 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 15363 mem_rdata[20]
.sym 15364 io_wdata[2]
.sym 15365 processor.PCplus4[18]
.sym 15366 processor.Bimm[11]
.sym 15367 hwconfig_rdata[11]
.sym 15370 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 15371 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15372 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15373 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15374 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15375 processor.Bimm[4]
.sym 15376 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15377 mem_rdata[10]
.sym 15378 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 15379 $PACKER_VCC_NET
.sym 15380 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 15381 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 15387 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15388 processor.PCplus4[12]
.sym 15389 processor.rs2[13]
.sym 15392 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 15393 processor.aluMinus[22]
.sym 15394 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15396 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 15399 processor.aluMinus[20]
.sym 15400 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 15401 processor.Bimm[8]
.sym 15402 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15403 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 15406 processor.Iimm[4]
.sym 15407 io_wdata[4]
.sym 15408 processor.rs2[8]
.sym 15410 mem_rdata[9]
.sym 15411 processor.Bimm[12]
.sym 15415 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15416 processor.Jimm[12]
.sym 15420 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15421 processor.rs2[8]
.sym 15423 processor.Bimm[8]
.sym 15427 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15428 processor.Iimm[4]
.sym 15429 io_wdata[4]
.sym 15432 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15433 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 15434 processor.aluMinus[22]
.sym 15435 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15438 processor.PCplus4[12]
.sym 15439 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 15440 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15441 processor.Jimm[12]
.sym 15445 mem_rdata[9]
.sym 15453 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 15456 processor.rs2[13]
.sym 15457 processor.Bimm[12]
.sym 15458 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15462 processor.aluMinus[20]
.sym 15463 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15464 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15465 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 15466 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 15467 pclk$SB_IO_IN_$glb_clk
.sym 15469 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 15470 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1]
.sym 15471 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 15472 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 15473 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15474 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15475 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]
.sym 15476 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[1]
.sym 15479 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 15481 io_wdata[5]
.sym 15482 processor.aluIn1[16]
.sym 15483 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 15484 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 15485 mem_rdata[21]
.sym 15487 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 15488 processor.Iimm[2]
.sym 15489 mem_rdata[20]
.sym 15490 io_wdata[5]
.sym 15491 processor.Bimm[2]
.sym 15492 mem_rdata[22]
.sym 15493 processor.aluIn1[20]
.sym 15494 processor.rs2[18]
.sym 15495 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 15496 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15497 processor.Bimm[12]
.sym 15498 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15499 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15500 processor.PC[22]
.sym 15501 processor.Bimm[3]
.sym 15502 processor.Jimm[12]
.sym 15503 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15515 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 15517 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15519 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 15521 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 15523 uart.wstrb_SB_LUT4_O_I3[0]
.sym 15524 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15525 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 15526 processor.aluMinus[16]
.sym 15527 processor.aluMinus[17]
.sym 15528 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15529 processor.instr[5]
.sym 15530 processor.aluMinus[20]
.sym 15531 processor.aluMinus[21]
.sym 15533 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15534 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15535 processor.Bimm[10]
.sym 15536 processor.aluMinus[18]
.sym 15537 processor.aluMinus[19]
.sym 15538 processor.aluIn1[20]
.sym 15540 processor.aluMinus[22]
.sym 15541 processor.aluMinus[23]
.sym 15543 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 15545 uart.wstrb_SB_LUT4_O_I3[0]
.sym 15546 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 15549 processor.aluMinus[17]
.sym 15550 processor.aluMinus[19]
.sym 15551 processor.aluMinus[18]
.sym 15552 processor.aluMinus[16]
.sym 15558 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15561 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15562 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 15563 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15564 processor.aluMinus[23]
.sym 15569 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15573 processor.aluMinus[21]
.sym 15574 processor.aluMinus[23]
.sym 15575 processor.aluMinus[22]
.sym 15576 processor.aluMinus[20]
.sym 15579 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 15580 processor.aluIn1[20]
.sym 15581 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15582 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15586 processor.Bimm[10]
.sym 15587 processor.instr[5]
.sym 15592 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15593 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15594 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15595 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15596 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15597 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[1]
.sym 15598 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15599 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15604 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15605 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 15606 mem_rdata[16]
.sym 15608 mem_rdata[18]
.sym 15611 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 15612 mem_rdata[23]
.sym 15615 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15616 processor.rs2[17]
.sym 15617 processor.rs2[8]
.sym 15618 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 15620 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 15622 processor.cycles[25]
.sym 15623 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15624 processor.aluIn1[21]
.sym 15627 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15633 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15634 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15636 processor.aluMinus[21]
.sym 15637 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15638 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15639 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 15640 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 15641 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15642 processor.rs2[23]
.sym 15643 processor.Bimm[12]
.sym 15644 processor.aluMinus[17]
.sym 15645 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15646 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 15647 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15648 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15649 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15650 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 15651 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 15653 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]
.sym 15654 processor.aluMinus[29]
.sym 15655 processor.aluMinus[30]
.sym 15656 processor.Jimm[13]
.sym 15658 processor.Jimm[12]
.sym 15659 processor.Jimm[14]
.sym 15661 processor.aluMinus[28]
.sym 15662 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15664 processor.aluMinus[31]
.sym 15666 processor.aluMinus[30]
.sym 15667 processor.aluMinus[28]
.sym 15668 processor.aluMinus[31]
.sym 15669 processor.aluMinus[29]
.sym 15673 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15674 processor.Bimm[12]
.sym 15675 processor.rs2[23]
.sym 15678 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15679 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15680 processor.aluMinus[17]
.sym 15681 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 15684 processor.Jimm[14]
.sym 15685 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15686 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15687 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15690 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15691 processor.Jimm[14]
.sym 15692 processor.Jimm[12]
.sym 15693 processor.Jimm[13]
.sym 15696 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 15697 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 15698 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 15699 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 15702 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]
.sym 15703 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 15704 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 15705 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15708 processor.aluMinus[21]
.sym 15709 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15710 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15711 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 15715 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15716 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15717 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15718 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15719 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1]
.sym 15720 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15721 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 15722 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15727 processor.aluReg[23]
.sym 15729 io_word_address[1]
.sym 15730 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15731 RAM.0.10_RDATA[2]
.sym 15732 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15733 io_word_address[2]
.sym 15734 processor.aluReg[20]
.sym 15735 processor.rs2[20]
.sym 15736 $PACKER_VCC_NET
.sym 15737 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 15738 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15740 processor.aluIn1[23]
.sym 15742 processor.Jimm[14]
.sym 15743 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 15744 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15745 processor.Jimm[14]
.sym 15746 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 15747 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 15748 processor.Bimm[9]
.sym 15749 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15750 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15756 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15757 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 15758 processor.aluMinus[19]
.sym 15759 processor.aluIn1[31]
.sym 15760 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15762 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15763 processor.aluMinus[31]
.sym 15764 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15766 processor.aluMinus[18]
.sym 15767 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 15768 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 15769 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 15770 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15771 processor.aluPlus[31]
.sym 15772 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 15773 mem_rdata[31]
.sym 15775 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15778 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 15779 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 15782 processor.cycles[25]
.sym 15785 processor.Bimm[5]
.sym 15787 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15791 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15795 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 15796 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15797 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15798 processor.aluMinus[19]
.sym 15804 mem_rdata[31]
.sym 15807 processor.aluMinus[31]
.sym 15808 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15809 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15810 processor.aluPlus[31]
.sym 15813 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 15814 processor.aluIn1[31]
.sym 15815 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 15816 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 15819 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 15820 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 15821 processor.aluMinus[18]
.sym 15822 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 15825 processor.Bimm[5]
.sym 15826 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 15827 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15828 processor.cycles[25]
.sym 15831 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 15832 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 15833 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 15834 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 15835 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 15836 pclk$SB_IO_IN_$glb_clk
.sym 15838 processor.writeBackData_SB_LUT4_O_7_I2[1]
.sym 15839 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1]
.sym 15840 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1]
.sym 15841 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 15842 processor.writeBackData_SB_LUT4_O_3_I2[1]
.sym 15843 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 15844 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 15845 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 15850 processor.writeBackData[19]
.sym 15851 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 15852 processor.Jimm[13]
.sym 15853 processor.aluIn1[31]
.sym 15854 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15855 processor.rs2[28]
.sym 15856 processor.Bimm[12]
.sym 15857 processor.Bimm[2]
.sym 15858 processor.writeBackData[30]
.sym 15859 processor.rs2[26]
.sym 15861 processor.Bimm[11]
.sym 15862 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 15863 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15864 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 15865 processor.Jimm[13]
.sym 15866 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15867 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 15868 processor.rs2[15]
.sym 15869 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 15870 processor.Jimm[13]
.sym 15871 processor.Bimm[5]
.sym 15872 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15873 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 15880 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15881 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15882 processor.Jimm[13]
.sym 15884 processor.rs2[19]
.sym 15887 processor.aluIn1[19]
.sym 15888 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 15889 processor.Bimm[12]
.sym 15890 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 15892 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15894 processor.Jimm[13]
.sym 15895 processor.aluIn1[19]
.sym 15896 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 15898 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15899 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15900 mem_rdata[31]
.sym 15901 mem_rdata[30]
.sym 15902 processor.Jimm[14]
.sym 15903 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 15904 mem_rdata[27]
.sym 15906 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 15908 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15909 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 15910 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 15912 processor.Jimm[13]
.sym 15913 processor.Jimm[14]
.sym 15914 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15915 mem_rdata[31]
.sym 15918 processor.Bimm[12]
.sym 15920 processor.rs2[19]
.sym 15921 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 15924 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 15925 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15926 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15927 processor.aluIn1[19]
.sym 15930 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 15931 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 15932 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 15933 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 15937 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 15938 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 15942 processor.Jimm[13]
.sym 15943 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15944 processor.Jimm[14]
.sym 15945 mem_rdata[27]
.sym 15948 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 15949 processor.Jimm[13]
.sym 15950 mem_rdata[30]
.sym 15951 processor.Jimm[14]
.sym 15954 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 15955 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 15956 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 15957 processor.aluIn1[19]
.sym 15961 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 15962 io_wdata[31]
.sym 15963 io_wdata[24]
.sym 15964 mem_wdata_SB_LUT4_O_8_I3[2]
.sym 15965 processor.writeBackData[28]
.sym 15966 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 15967 mem_wdata_SB_LUT4_O_15_I3[2]
.sym 15968 processor.writeBackData[24]
.sym 15974 io_wdata[3]
.sym 15975 processor.writeBackData[21]
.sym 15976 processor.rs2[31]
.sym 15977 io_word_address[1]
.sym 15978 processor.Jimm[13]
.sym 15979 $PACKER_VCC_NET
.sym 15980 processor.rs2[19]
.sym 15981 io_rdata[9]
.sym 15982 processor.rs2[27]
.sym 15983 uart.wstrb_SB_LUT4_O_I3[0]
.sym 15984 processor.writeBackData[31]
.sym 15985 processor.Jimm[12]
.sym 15986 processor.writeBackData[28]
.sym 15987 uart.the_buart.wr
.sym 15989 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 15990 processor.Bimm[10]
.sym 15991 processor.Bimm[10]
.sym 15992 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 15993 processor.aluReg[24]
.sym 16005 processor.rs2[30]
.sym 16007 processor.writeBackData_SB_LUT4_O_4_I2[1]
.sym 16008 processor.writeBackData_SB_LUT4_O_1_I2[2]
.sym 16011 processor.writeBackData_SB_LUT4_O_4_I2[2]
.sym 16013 processor.rs2[29]
.sym 16014 processor.Bimm[12]
.sym 16015 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16016 processor.writeBackData_SB_LUT4_O_1_I2[1]
.sym 16017 processor.rs2[24]
.sym 16018 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 16020 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16022 processor.rs2[27]
.sym 16026 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16028 processor.aluIn1[24]
.sym 16029 processor.rs2[28]
.sym 16031 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 16035 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 16036 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16037 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 16038 processor.aluIn1[24]
.sym 16041 processor.rs2[30]
.sym 16043 processor.Bimm[12]
.sym 16044 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16047 processor.writeBackData_SB_LUT4_O_4_I2[2]
.sym 16049 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16050 processor.writeBackData_SB_LUT4_O_4_I2[1]
.sym 16054 processor.rs2[29]
.sym 16055 processor.Bimm[12]
.sym 16056 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16059 processor.rs2[28]
.sym 16061 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16062 processor.Bimm[12]
.sym 16065 processor.Bimm[12]
.sym 16066 processor.rs2[24]
.sym 16068 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16071 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 16072 processor.Bimm[12]
.sym 16073 processor.rs2[27]
.sym 16077 processor.writeBackData_SB_LUT4_O_1_I2[1]
.sym 16078 processor.writeBackData_SB_LUT4_O_1_I2[2]
.sym 16080 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 16084 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 16085 processor.writeBackData_SB_LUT4_O_3_I2[2]
.sym 16086 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 16087 processor.writeBackData_SB_LUT4_O_7_I2[2]
.sym 16088 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 16089 uart.the_buart.send_pattern[9]
.sym 16090 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 16091 uart.the_buart.wr
.sym 16096 processor.writeBackData[29]
.sym 16097 io_wdata[7]
.sym 16098 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 16099 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 16100 processor.rs2[31]
.sym 16101 processor.rs2[29]
.sym 16102 processor.writeBackData[27]
.sym 16104 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 16105 io_wdata[31]
.sym 16106 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 16107 io_wdata[24]
.sym 16109 processor.rs2[8]
.sym 16118 processor.writeBackData[24]
.sym 16126 processor.aluIn1[28]
.sym 16127 processor.cycles[29]
.sym 16129 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 16130 processor.aluIn1[27]
.sym 16131 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16132 processor.aluIn1[24]
.sym 16133 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 16134 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 16135 processor.aluIn1[30]
.sym 16136 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16137 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 16138 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 16139 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 16141 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16142 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 16144 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 16145 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16146 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 16147 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 16150 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16151 processor.Bimm[9]
.sym 16153 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16154 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 16155 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 16158 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16159 processor.aluIn1[28]
.sym 16160 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 16161 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16164 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 16165 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16166 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 16167 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 16170 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 16171 processor.aluIn1[28]
.sym 16172 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 16173 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 16176 processor.Bimm[9]
.sym 16177 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16178 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 16179 processor.cycles[29]
.sym 16182 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 16183 processor.aluIn1[30]
.sym 16184 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16185 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16188 processor.aluIn1[27]
.sym 16189 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16190 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 16191 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16194 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 16195 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 16196 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16197 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 16200 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16201 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16202 processor.aluIn1[24]
.sym 16203 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 16212 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 16213 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 16221 io_word_address[1]
.sym 16222 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16223 processor.aluIn1[30]
.sym 16224 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 16226 processor.aluIn1[27]
.sym 16227 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16230 processor.aluIn1[28]
.sym 16248 processor.aluIn1[31]
.sym 16250 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 16253 processor.Jimm[13]
.sym 16256 processor.aluReg[31]
.sym 16257 processor.Jimm[12]
.sym 16259 processor.aluIn1[31]
.sym 16260 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16261 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 16262 processor.aluReg[28]
.sym 16264 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 16272 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16274 processor.Jimm[14]
.sym 16279 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16281 processor.aluIn1[31]
.sym 16283 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 16284 processor.Jimm[14]
.sym 16293 processor.Jimm[12]
.sym 16294 processor.aluReg[31]
.sym 16295 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 16296 processor.Jimm[13]
.sym 16305 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 16307 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16308 processor.aluReg[28]
.sym 16311 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 16312 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 16313 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 16314 processor.aluIn1[31]
.sym 16331 uart.the_buart.send_divcnt[1]
.sym 16332 uart.the_buart.send_divcnt[2]
.sym 16333 uart.the_buart.send_divcnt[3]
.sym 16334 uart.the_buart.send_divcnt[4]
.sym 16335 uart.the_buart.send_divcnt[5]
.sym 16336 uart.the_buart.send_divcnt[6]
.sym 16337 uart.the_buart.send_baud_clk
.sym 16342 $PACKER_VCC_NET
.sym 16343 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 16344 RAM.0.3_RDATA_1[1]
.sym 16345 processor.aluIn1[31]
.sym 16348 $PACKER_VCC_NET
.sym 16350 io_word_address[6]
.sym 16351 io_wdata[26]
.sym 16352 processor.aluIn1[31]
.sym 16365 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 16463 $PACKER_VCC_NET
.sym 16497 processor.state_SB_LUT4_I3_O
.sym 16512 processor.state_SB_LUT4_I3_O
.sym 16523 RXD$SB_IO_IN
.sym 16554 processor.cycles[1]
.sym 16555 processor.cycles[2]
.sym 16556 processor.cycles[3]
.sym 16557 processor.cycles[4]
.sym 16558 processor.cycles[5]
.sym 16559 processor.cycles[6]
.sym 16560 processor.cycles[7]
.sym 16563 processor.PCplusImm[12]
.sym 16565 processor.PCplusImm[13]
.sym 16568 processor.Iimm[2]
.sym 16571 processor.PCplusImm[16]
.sym 16574 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 16576 io_rdata_SB_DFFSR_Q_R
.sym 16598 processor.PCplusImm[4]
.sym 16599 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16601 processor.PCplusImm[7]
.sym 16602 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16604 processor.PCplusImm[2]
.sym 16605 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16608 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16609 processor.PC[2]
.sym 16615 processor.cycles[4]
.sym 16616 processor.cycles[5]
.sym 16618 processor.cycles[7]
.sym 16621 processor.cycles[2]
.sym 16628 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16629 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16630 processor.cycles[4]
.sym 16631 processor.PCplusImm[4]
.sym 16634 processor.cycles[7]
.sym 16635 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16636 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16637 processor.PCplusImm[7]
.sym 16653 processor.cycles[5]
.sym 16664 processor.PCplusImm[2]
.sym 16665 processor.PC[2]
.sym 16666 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16667 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16670 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16671 processor.PCplusImm[2]
.sym 16672 processor.cycles[2]
.sym 16673 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16681 processor.cycles[8]
.sym 16682 processor.cycles[9]
.sym 16683 processor.cycles[10]
.sym 16684 processor.cycles[11]
.sym 16685 processor.cycles[12]
.sym 16686 processor.cycles[13]
.sym 16687 processor.cycles[14]
.sym 16688 processor.cycles[15]
.sym 16691 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 16695 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 16697 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16699 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16703 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 16714 processor.isJAL_SB_LUT4_I1_O[6]
.sym 16723 processor.cycles[14]
.sym 16727 processor.PC[5]
.sym 16730 processor.cycles[9]
.sym 16732 processor.cycles[10]
.sym 16738 processor.cycles[13]
.sym 16742 processor.isJAL_SB_LUT4_I1_O[10]
.sym 16744 processor.PC[23]
.sym 16765 processor.PC[3]
.sym 16767 processor.PC[1]
.sym 16769 processor.isJAL_SB_LUT4_I1_O[3]
.sym 16770 processor.isJAL_SB_LUT4_I1_O[6]
.sym 16773 processor.isJAL_SB_LUT4_I1_O[7]
.sym 16774 processor.isJAL_SB_LUT4_I1_O[2]
.sym 16775 processor.isJAL_SB_LUT4_I1_O[0]
.sym 16776 processor.PC[7]
.sym 16777 processor.isJAL_SB_LUT4_I1_O[1]
.sym 16780 processor.PC[2]
.sym 16781 processor.PC[4]
.sym 16782 processor.PC[5]
.sym 16783 processor.isJAL_SB_LUT4_I1_O[5]
.sym 16784 mem_address_SB_LUT4_O_I3[0]
.sym 16785 processor.isJAL_SB_LUT4_I1_O[4]
.sym 16788 processor.PC[6]
.sym 16790 processor.PCplusImm_SB_LUT4_O_I3[1]
.sym 16792 processor.isJAL_SB_LUT4_I1_O[0]
.sym 16793 processor.PC[1]
.sym 16796 processor.PCplusImm_SB_LUT4_O_I3[2]
.sym 16798 processor.PC[2]
.sym 16799 processor.isJAL_SB_LUT4_I1_O[1]
.sym 16800 processor.PCplusImm_SB_LUT4_O_I3[1]
.sym 16802 processor.PCplusImm_SB_LUT4_O_I3[3]
.sym 16804 processor.PC[3]
.sym 16805 processor.isJAL_SB_LUT4_I1_O[2]
.sym 16806 processor.PCplusImm_SB_LUT4_O_I3[2]
.sym 16808 processor.PCplusImm_SB_LUT4_O_I3[4]
.sym 16810 processor.isJAL_SB_LUT4_I1_O[3]
.sym 16811 processor.PC[4]
.sym 16812 processor.PCplusImm_SB_LUT4_O_I3[3]
.sym 16814 processor.PCplusImm_SB_LUT4_O_I3[5]
.sym 16816 processor.PC[5]
.sym 16817 processor.isJAL_SB_LUT4_I1_O[4]
.sym 16818 processor.PCplusImm_SB_LUT4_O_I3[4]
.sym 16820 processor.PCplusImm_SB_LUT4_O_I3[6]
.sym 16822 processor.isJAL_SB_LUT4_I1_O[5]
.sym 16823 processor.PC[6]
.sym 16824 processor.PCplusImm_SB_LUT4_O_I3[5]
.sym 16826 processor.PCplusImm_SB_LUT4_O_I3[7]
.sym 16828 processor.isJAL_SB_LUT4_I1_O[6]
.sym 16829 processor.PC[7]
.sym 16830 processor.PCplusImm_SB_LUT4_O_I3[6]
.sym 16832 processor.PCplusImm_SB_LUT4_O_I3[8]
.sym 16834 processor.isJAL_SB_LUT4_I1_O[7]
.sym 16835 mem_address_SB_LUT4_O_I3[0]
.sym 16836 processor.PCplusImm_SB_LUT4_O_I3[7]
.sym 16840 processor.cycles[16]
.sym 16841 processor.cycles[17]
.sym 16842 processor.cycles[18]
.sym 16843 processor.cycles[19]
.sym 16844 processor.cycles[20]
.sym 16845 processor.cycles[21]
.sym 16846 processor.cycles[22]
.sym 16847 processor.cycles[23]
.sym 16850 io_wdata[31]
.sym 16852 processor.PCplusImm[1]
.sym 16853 processor.PC[1]
.sym 16857 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16861 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16862 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 16863 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16865 processor.cycles[20]
.sym 16866 processor.isJAL_SB_LUT4_I1_O[9]
.sym 16867 processor.PC[4]
.sym 16868 processor.cycles[24]
.sym 16871 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 16873 processor.isJAL_SB_LUT4_I1_O[14]
.sym 16874 processor.PCplusImm[10]
.sym 16875 processor.cycles[17]
.sym 16876 processor.PCplusImm_SB_LUT4_O_I3[8]
.sym 16881 processor.isJAL_SB_LUT4_I1_O[15]
.sym 16884 processor.isJAL_SB_LUT4_I1_O[9]
.sym 16885 processor.isJAL_SB_LUT4_I1_O[12]
.sym 16887 processor.isJAL_SB_LUT4_I1_O[13]
.sym 16889 processor.PC[13]
.sym 16891 processor.isJAL_SB_LUT4_I1_O[8]
.sym 16893 processor.PC[16]
.sym 16894 processor.PC[9]
.sym 16895 processor.PC[14]
.sym 16896 processor.isJAL_SB_LUT4_I1_O[11]
.sym 16897 processor.isJAL_SB_LUT4_I1_O[14]
.sym 16899 processor.PC[10]
.sym 16901 processor.PC[11]
.sym 16902 processor.PC[12]
.sym 16905 processor.PC[15]
.sym 16907 processor.isJAL_SB_LUT4_I1_O[10]
.sym 16913 processor.PCplusImm_SB_LUT4_O_I3[9]
.sym 16915 processor.isJAL_SB_LUT4_I1_O[8]
.sym 16916 processor.PC[9]
.sym 16917 processor.PCplusImm_SB_LUT4_O_I3[8]
.sym 16919 processor.PCplusImm_SB_LUT4_O_I3[10]
.sym 16921 processor.PC[10]
.sym 16922 processor.isJAL_SB_LUT4_I1_O[9]
.sym 16923 processor.PCplusImm_SB_LUT4_O_I3[9]
.sym 16925 processor.PCplusImm_SB_LUT4_O_I3[11]
.sym 16927 processor.isJAL_SB_LUT4_I1_O[10]
.sym 16928 processor.PC[11]
.sym 16929 processor.PCplusImm_SB_LUT4_O_I3[10]
.sym 16931 processor.PCplusImm_SB_LUT4_O_I3[12]
.sym 16933 processor.isJAL_SB_LUT4_I1_O[11]
.sym 16934 processor.PC[12]
.sym 16935 processor.PCplusImm_SB_LUT4_O_I3[11]
.sym 16937 processor.PCplusImm_SB_LUT4_O_I3[13]
.sym 16939 processor.PC[13]
.sym 16940 processor.isJAL_SB_LUT4_I1_O[12]
.sym 16941 processor.PCplusImm_SB_LUT4_O_I3[12]
.sym 16943 processor.PCplusImm_SB_LUT4_O_I3[14]
.sym 16945 processor.isJAL_SB_LUT4_I1_O[13]
.sym 16946 processor.PC[14]
.sym 16947 processor.PCplusImm_SB_LUT4_O_I3[13]
.sym 16949 processor.PCplusImm_SB_LUT4_O_I3[15]
.sym 16951 processor.PC[15]
.sym 16952 processor.isJAL_SB_LUT4_I1_O[14]
.sym 16953 processor.PCplusImm_SB_LUT4_O_I3[14]
.sym 16955 processor.PCplusImm_SB_LUT4_O_I3[16]
.sym 16957 processor.isJAL_SB_LUT4_I1_O[15]
.sym 16958 processor.PC[16]
.sym 16959 processor.PCplusImm_SB_LUT4_O_I3[15]
.sym 16963 processor.cycles[24]
.sym 16964 processor.cycles[25]
.sym 16965 processor.cycles[26]
.sym 16966 processor.cycles[27]
.sym 16967 processor.cycles[28]
.sym 16968 processor.cycles[29]
.sym 16969 processor.cycles[30]
.sym 16970 processor.cycles[31]
.sym 16974 io_wdata[24]
.sym 16975 processor.PC[13]
.sym 16977 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 16981 processor.cycles[0]
.sym 16982 processor.instr[4]
.sym 16983 io_word_address[7]
.sym 16984 uart.brk_SB_LUT4_I3_O[0]
.sym 16985 processor.isJAL_SB_LUT4_I1_O[15]
.sym 16986 processor.instr[3]
.sym 16987 processor.isJAL_SB_LUT4_I1_O[6]
.sym 16988 processor.cycles[28]
.sym 16989 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16990 processor.PC[18]
.sym 16992 processor.cycles[30]
.sym 16993 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 16994 processor.instr[3]
.sym 16995 processor.PCplusImm[17]
.sym 16996 mem_rdata[15]
.sym 16997 processor.PCplusImm[18]
.sym 16998 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 16999 processor.PCplusImm_SB_LUT4_O_I3[16]
.sym 17004 processor.isJAL_SB_LUT4_I1_O[18]
.sym 17005 processor.isJAL_SB_LUT4_I1_O[16]
.sym 17013 processor.isJAL_SB_LUT4_I1_O[19]
.sym 17014 processor.PC[18]
.sym 17015 processor.isJAL_SB_LUT4_I1_O[22]
.sym 17018 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 17020 processor.PC[17]
.sym 17021 processor.PC[23]
.sym 17023 processor.isJAL_SB_LUT4_I1_O[20]
.sym 17024 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 17025 processor.isJAL_SB_LUT4_I1_O[21]
.sym 17026 processor.PC[22]
.sym 17029 processor.isJAL_SB_LUT4_I1_O[17]
.sym 17030 processor.PC[19]
.sym 17031 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17034 processor.PC[20]
.sym 17035 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17036 processor.PCplusImm_SB_LUT4_O_I3[17]
.sym 17038 processor.isJAL_SB_LUT4_I1_O[16]
.sym 17039 processor.PC[17]
.sym 17040 processor.PCplusImm_SB_LUT4_O_I3[16]
.sym 17042 processor.PCplusImm_SB_LUT4_O_I3[18]
.sym 17044 processor.isJAL_SB_LUT4_I1_O[17]
.sym 17045 processor.PC[18]
.sym 17046 processor.PCplusImm_SB_LUT4_O_I3[17]
.sym 17048 processor.PCplusImm_SB_LUT4_O_I3[19]
.sym 17050 processor.PC[19]
.sym 17051 processor.isJAL_SB_LUT4_I1_O[18]
.sym 17052 processor.PCplusImm_SB_LUT4_O_I3[18]
.sym 17054 processor.PCplusImm_SB_LUT4_O_I3[20]
.sym 17056 processor.isJAL_SB_LUT4_I1_O[19]
.sym 17057 processor.PC[20]
.sym 17058 processor.PCplusImm_SB_LUT4_O_I3[19]
.sym 17060 processor.PCplusImm_SB_LUT4_O_I3[21]
.sym 17062 processor.isJAL_SB_LUT4_I1_O[20]
.sym 17063 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17064 processor.PCplusImm_SB_LUT4_O_I3[20]
.sym 17066 processor.PCplusImm_SB_LUT4_O_I3[22]
.sym 17068 processor.PC[22]
.sym 17069 processor.isJAL_SB_LUT4_I1_O[21]
.sym 17070 processor.PCplusImm_SB_LUT4_O_I3[21]
.sym 17074 processor.PC[23]
.sym 17075 processor.isJAL_SB_LUT4_I1_O[22]
.sym 17076 processor.PCplusImm_SB_LUT4_O_I3[22]
.sym 17079 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 17080 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17082 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 17083 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 17084 pclk$SB_IO_IN_$glb_clk
.sym 17085 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 17086 processor.Jimm[15]
.sym 17087 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[2]
.sym 17088 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 17089 processor.isJAL_SB_LUT4_I1_O[20]
.sym 17090 processor.isJAL_SB_LUT4_I1_O[14]
.sym 17091 processor.isJAL_SB_LUT4_I1_O[21]
.sym 17092 processor.isJAL_SB_LUT4_I1_O[6]
.sym 17093 processor.isJAL_SB_LUT4_I1_O[2]
.sym 17096 io_word_address[3]
.sym 17099 processor.isJAL_SB_LUT4_I1_O[12]
.sym 17103 io_word_address[1]
.sym 17104 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17105 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 17107 processor.cycles[25]
.sym 17109 processor.isJAL_SB_LUT4_I1_O[19]
.sym 17110 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 17111 processor.PCplusImm[19]
.sym 17113 processor.PCplusImm[20]
.sym 17114 io_wdata[0]
.sym 17115 processor.PCplusImm[21]
.sym 17116 io_rdata_SB_DFFSR_Q_R
.sym 17117 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17118 processor.cycles[14]
.sym 17119 processor.PCplusImm[23]
.sym 17120 processor.PC[20]
.sym 17121 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17127 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17128 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17131 processor.PCplusImm[15]
.sym 17133 processor.instr[4]
.sym 17135 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17136 mem_address_SB_LUT4_O_I3[2]
.sym 17137 processor.PC[3]
.sym 17138 processor.PCplusImm[4]
.sym 17139 processor.Bimm[1]
.sym 17140 processor.PCplus4[15]
.sym 17141 processor.instr[4]
.sym 17143 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17145 processor.PCplus4[4]
.sym 17147 processor.Bimm[2]
.sym 17148 processor.loadstore_addr[3]
.sym 17150 processor.Iimm[2]
.sym 17151 processor.Iimm[1]
.sym 17152 processor.Bimm[8]
.sym 17154 processor.instr[3]
.sym 17155 processor.Bimm[10]
.sym 17160 processor.PCplus4[15]
.sym 17161 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17162 processor.PCplusImm[15]
.sym 17163 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17166 processor.Bimm[10]
.sym 17167 processor.instr[4]
.sym 17169 processor.instr[3]
.sym 17172 processor.instr[4]
.sym 17173 processor.Iimm[1]
.sym 17174 processor.instr[3]
.sym 17175 processor.Bimm[1]
.sym 17178 processor.instr[4]
.sym 17179 processor.Bimm[2]
.sym 17180 processor.Iimm[2]
.sym 17181 processor.instr[3]
.sym 17184 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17185 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17186 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17191 processor.Bimm[8]
.sym 17192 processor.instr[4]
.sym 17193 processor.instr[3]
.sym 17196 processor.PCplusImm[4]
.sym 17197 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17198 processor.PCplus4[4]
.sym 17199 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17202 processor.loadstore_addr[3]
.sym 17204 processor.PC[3]
.sym 17205 mem_address_SB_LUT4_O_I3[2]
.sym 17206 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 17207 pclk$SB_IO_IN_$glb_clk
.sym 17208 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 17209 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 17210 processor.PC[18]
.sym 17211 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17212 processor.PC[20]
.sym 17213 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[2]
.sym 17214 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 17215 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[2]
.sym 17216 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17221 processor.isJAL_SB_LUT4_I1_O[18]
.sym 17222 processor.Bimm[3]
.sym 17230 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17233 processor.PC[23]
.sym 17234 processor.loadstore_addr[3]
.sym 17235 processor.loadstore_addr[1]
.sym 17236 io_word_address[6]
.sym 17237 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17238 processor.Bimm[8]
.sym 17239 io_word_address[3]
.sym 17240 hwconfig_rdata[11]
.sym 17241 processor.Iimm[3]
.sym 17242 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17243 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17244 processor.cycles[13]
.sym 17250 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17251 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17253 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17254 processor.PCplus4[14]
.sym 17256 processor.PCplus4[12]
.sym 17257 processor.PCplusImm[14]
.sym 17258 processor.Jimm[15]
.sym 17259 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17261 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 17263 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17265 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 17267 processor.PCplusImm[12]
.sym 17268 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17269 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17270 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17272 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17275 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17276 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17277 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 17278 processor.cycles[14]
.sym 17279 processor.PCplus4[15]
.sym 17280 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 17281 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17283 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17284 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17285 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 17290 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 17291 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 17292 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 17295 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17296 processor.cycles[14]
.sym 17297 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17298 processor.PCplusImm[14]
.sym 17301 processor.PCplusImm[14]
.sym 17302 processor.PCplus4[14]
.sym 17303 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17304 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17307 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 17309 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17310 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17313 processor.Jimm[15]
.sym 17314 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 17315 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 17316 processor.PCplus4[15]
.sym 17319 processor.PCplus4[12]
.sym 17320 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17321 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17322 processor.PCplusImm[12]
.sym 17325 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17326 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17328 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17329 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 17330 pclk$SB_IO_IN_$glb_clk
.sym 17331 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 17332 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 17333 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 17334 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 17335 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 17336 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17337 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17338 processor.PC[23]
.sym 17339 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
.sym 17344 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17345 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 17346 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 17348 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17349 processor.instr[4]
.sym 17350 processor.PCplus4[20]
.sym 17351 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 17352 io_wdata[3]
.sym 17353 mem_rdata[19]
.sym 17354 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 17355 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17356 processor.cycles[24]
.sym 17357 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 17358 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17359 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 17360 processor.Iimm[1]
.sym 17361 processor.Iimm[2]
.sym 17362 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17363 mem_rdata[24]
.sym 17364 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17365 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17366 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 17367 processor.Iimm[4]
.sym 17373 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17374 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17376 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17378 processor.instr[4]
.sym 17379 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17380 processor.PCplus4[13]
.sym 17381 processor.PCplusImm[19]
.sym 17382 processor.instr[3]
.sym 17384 processor.Iimm[4]
.sym 17386 processor.PCplus4[16]
.sym 17388 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17389 processor.PCplusImm[13]
.sym 17390 processor.Bimm[4]
.sym 17392 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17394 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17395 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17396 mem_address_SB_LUT4_O_I3[2]
.sym 17397 processor.PCplusImm[13]
.sym 17398 processor.PCplus4[19]
.sym 17400 processor.PC[19]
.sym 17402 processor.loadstore_addr[19]
.sym 17403 processor.PCplusImm[16]
.sym 17404 processor.cycles[13]
.sym 17406 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17408 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17409 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17412 mem_address_SB_LUT4_O_I3[2]
.sym 17413 processor.loadstore_addr[19]
.sym 17415 processor.PC[19]
.sym 17418 processor.PCplus4[19]
.sym 17419 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17420 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17421 processor.PCplusImm[19]
.sym 17424 processor.Bimm[4]
.sym 17425 processor.Iimm[4]
.sym 17426 processor.instr[4]
.sym 17427 processor.instr[3]
.sym 17430 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 17431 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17432 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17436 processor.PCplus4[13]
.sym 17437 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17438 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17439 processor.PCplusImm[13]
.sym 17442 processor.cycles[13]
.sym 17443 processor.PCplusImm[13]
.sym 17444 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17445 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17448 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17449 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17450 processor.PCplusImm[16]
.sym 17451 processor.PCplus4[16]
.sym 17452 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 17453 pclk$SB_IO_IN_$glb_clk
.sym 17454 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 17455 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 17456 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 17457 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[3]
.sym 17458 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[3]
.sym 17459 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 17460 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[8]
.sym 17461 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 17462 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
.sym 17465 processor.Iimm[4]
.sym 17467 RAM.0.10_RDATA_5[0]
.sym 17468 processor.Jimm[12]
.sym 17469 processor.PCplus4[21]
.sym 17472 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 17473 mem_rdata[19]
.sym 17474 processor.instr[4]
.sym 17475 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17476 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17477 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17478 processor.instr[3]
.sym 17479 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 17480 processor.cycles[30]
.sym 17481 processor.Jimm[12]
.sym 17482 processor.PCplus4[23]
.sym 17483 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17484 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17485 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 17487 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 17488 processor.cycles[28]
.sym 17489 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17490 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17496 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 17497 mem_rdata[22]
.sym 17501 mem_rdata[6]
.sym 17502 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17503 processor.aluIn1[22]
.sym 17506 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17508 processor.aluIn1[16]
.sym 17511 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[1]
.sym 17515 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17518 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17519 mem_rdata[23]
.sym 17520 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17522 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[3]
.sym 17523 mem_rdata[24]
.sym 17525 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17526 mem_rdata[10]
.sym 17530 mem_rdata[22]
.sym 17535 processor.aluIn1[16]
.sym 17536 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17537 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17538 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17541 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 17542 processor.aluIn1[22]
.sym 17543 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17544 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17548 mem_rdata[24]
.sym 17556 mem_rdata[23]
.sym 17559 mem_rdata[6]
.sym 17566 mem_rdata[10]
.sym 17571 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17572 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[1]
.sym 17573 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[3]
.sym 17574 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17575 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 17576 pclk$SB_IO_IN_$glb_clk
.sym 17578 processor.writeBackData_SB_LUT4_O_9_I2[2]
.sym 17579 mem_rdata[16]
.sym 17580 mem_rdata[7]
.sym 17581 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[6]
.sym 17582 processor.writeBackData_SB_LUT4_O_15_I2[2]
.sym 17583 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 17584 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 17585 mem_rdata[23]
.sym 17586 processor.Iimm[3]
.sym 17590 io_wdata[21]
.sym 17591 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 17592 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 17593 io_rdata_SB_DFFSR_Q_R
.sym 17595 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 17597 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 17598 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17599 processor.PCplus4[22]
.sym 17600 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 17601 processor.PCplus4[23]
.sym 17602 io_wdata[2]
.sym 17603 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 17604 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 17605 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17607 processor.aluReg[16]
.sym 17608 io_rdata[0]
.sym 17609 processor.registerFile.0.0_WCLKE
.sym 17610 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 17611 processor.Bimm[3]
.sym 17612 io_wdata[0]
.sym 17613 processor.rs2[16]
.sym 17620 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17621 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17622 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17623 processor.aluReg[16]
.sym 17624 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17625 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17627 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17628 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17629 processor.aluIn1[22]
.sym 17631 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17632 processor.aluIn1[16]
.sym 17633 processor.instr[3]
.sym 17635 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 17637 processor.rs2[22]
.sym 17638 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 17640 processor.Bimm[12]
.sym 17641 processor.loadstore_addr[1]
.sym 17642 processor.aluReg[22]
.sym 17643 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17644 mem_rdata[16]
.sym 17645 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 17647 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17648 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 17650 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17652 processor.rs2[22]
.sym 17653 processor.Bimm[12]
.sym 17655 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17658 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17659 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17660 processor.aluReg[22]
.sym 17661 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17664 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17665 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 17666 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 17667 processor.instr[3]
.sym 17670 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 17671 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17672 processor.instr[3]
.sym 17673 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 17676 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17677 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17678 processor.aluIn1[16]
.sym 17679 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17682 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17683 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 17684 processor.aluIn1[22]
.sym 17685 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17688 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17689 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17690 processor.aluReg[16]
.sym 17691 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17694 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 17695 mem_rdata[16]
.sym 17696 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17697 processor.loadstore_addr[1]
.sym 17701 processor.writeBackData_SB_LUT4_O_8_I2[1]
.sym 17702 processor.writeBackData_SB_LUT4_O_9_I2[1]
.sym 17703 processor.writeBackData[16]
.sym 17704 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 17705 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]
.sym 17706 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17707 processor.writeBackData_SB_LUT4_O_15_I2[1]
.sym 17708 processor.writeBackData[22]
.sym 17713 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 17715 processor.aluIn1[22]
.sym 17717 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 17719 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17720 processor.aluIn1[16]
.sym 17721 processor.instr[3]
.sym 17722 mem_address_SB_LUT4_O_I3[2]
.sym 17723 io_rdata[7]
.sym 17724 $PACKER_VCC_NET
.sym 17725 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17726 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17727 processor.loadstore_addr[1]
.sym 17728 processor.rs2[21]
.sym 17729 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17730 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 17731 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17732 hwconfig_rdata[11]
.sym 17733 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17734 processor.Bimm[8]
.sym 17735 processor.aluIn1[17]
.sym 17736 processor.aluIn1[23]
.sym 17742 processor.aluReg[20]
.sym 17744 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17745 processor.rs2[20]
.sym 17746 processor.aluIn1[20]
.sym 17747 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17749 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17751 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 17752 processor.rs2[21]
.sym 17754 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17755 processor.rs2[18]
.sym 17758 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17759 processor.rs2[17]
.sym 17760 processor.Bimm[12]
.sym 17761 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17763 processor.aluIn1[23]
.sym 17766 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17767 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17768 processor.Bimm[12]
.sym 17772 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17773 processor.rs2[16]
.sym 17775 processor.Bimm[12]
.sym 17776 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17778 processor.rs2[21]
.sym 17781 processor.rs2[17]
.sym 17782 processor.Bimm[12]
.sym 17783 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17788 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17789 processor.Bimm[12]
.sym 17790 processor.rs2[20]
.sym 17793 processor.Bimm[12]
.sym 17794 processor.rs2[16]
.sym 17795 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17799 processor.aluIn1[20]
.sym 17800 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17801 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17802 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17805 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17806 processor.aluReg[20]
.sym 17807 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17808 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17811 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 17812 processor.aluIn1[23]
.sym 17813 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17814 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17817 processor.Bimm[12]
.sym 17819 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 17820 processor.rs2[18]
.sym 17824 processor.writeBackData[17]
.sym 17825 processor.writeBackData_SB_LUT4_O_14_I2[2]
.sym 17826 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 17827 processor.writeBackData_SB_LUT4_O_12_I2[2]
.sym 17828 processor.writeBackData[19]
.sym 17829 processor.writeBackData_SB_LUT4_O_14_I2[1]
.sym 17830 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 17831 processor.writeBackData_SB_LUT4_O_12_I2[1]
.sym 17836 RAM.0.2_RDATA_1[1]
.sym 17837 processor.writeBackData[23]
.sym 17838 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[1]
.sym 17839 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 17841 $PACKER_VCC_NET
.sym 17844 processor.Bimm[4]
.sym 17848 processor.cycles[24]
.sym 17849 mem_rdata[17]
.sym 17850 mem_rdata[19]
.sym 17851 processor.aluReg[22]
.sym 17856 mem_rdata[18]
.sym 17857 io_wdata[18]
.sym 17858 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 17865 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17866 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17868 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17871 processor.aluReg[17]
.sym 17872 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17873 processor.aluReg[21]
.sym 17874 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17877 processor.aluIn1[21]
.sym 17878 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17880 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17881 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17882 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 17883 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17884 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17886 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17887 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17888 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17889 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17890 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17893 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17894 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17895 processor.aluIn1[17]
.sym 17896 processor.aluIn1[23]
.sym 17898 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17899 processor.aluIn1[21]
.sym 17900 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17901 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17904 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17905 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17906 processor.aluIn1[21]
.sym 17907 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17910 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 17911 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 17912 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 17913 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 17916 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17917 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17918 processor.aluIn1[17]
.sym 17919 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17922 processor.aluReg[17]
.sym 17923 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17924 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17925 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17928 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 17929 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 17930 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17931 processor.aluIn1[23]
.sym 17934 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17935 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17936 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 17937 processor.aluReg[21]
.sym 17940 processor.aluIn1[17]
.sym 17941 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17942 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 17943 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 17947 io_rdata[11]
.sym 17948 processor.writeBackData_SB_LUT4_O_13_I2[2]
.sym 17949 io_wdata[19]
.sym 17950 processor.writeBackData[18]
.sym 17951 io_wdata[22]
.sym 17952 io_wdata[23]
.sym 17953 io_wdata[20]
.sym 17954 processor.writeBackData_SB_LUT4_O_13_I2[1]
.sym 17959 processor.rs2[18]
.sym 17961 processor.Bimm[10]
.sym 17962 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 17963 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17965 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17966 processor.state[0]
.sym 17968 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 17969 processor.state[1]
.sym 17971 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17972 processor.cycles[26]
.sym 17973 processor.cycles[30]
.sym 17974 io_wdata[23]
.sym 17975 uart.the_buart.wr
.sym 17976 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17977 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 17978 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 17979 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 17980 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 17981 processor.cycles[28]
.sym 17982 RAM.0.0_RDATA[2]
.sym 17990 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 17991 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 17993 uart.wstrb_SB_LUT4_O_I3[0]
.sym 17994 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 17995 processor.Jimm[14]
.sym 17997 mem_rdata[28]
.sym 17998 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17999 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 18001 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 18002 processor.rs2[31]
.sym 18003 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 18006 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18007 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18008 mem_rdata[24]
.sym 18009 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 18010 processor.aluReg[18]
.sym 18012 processor.aluIn1[18]
.sym 18013 processor.Jimm[13]
.sym 18014 processor.Bimm[12]
.sym 18015 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18016 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18017 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 18018 processor.aluReg[19]
.sym 18021 processor.Jimm[13]
.sym 18022 processor.Jimm[14]
.sym 18023 mem_rdata[24]
.sym 18024 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18027 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18028 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 18029 processor.aluReg[19]
.sym 18030 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 18033 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 18034 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18035 processor.aluReg[18]
.sym 18036 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 18039 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 18040 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 18041 processor.aluIn1[18]
.sym 18042 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 18045 mem_rdata[28]
.sym 18046 processor.Jimm[14]
.sym 18047 processor.Jimm[13]
.sym 18048 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 18051 processor.aluIn1[18]
.sym 18052 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 18053 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 18054 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 18057 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18058 uart.wstrb_SB_LUT4_O_I3[0]
.sym 18059 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 18060 processor.rs2[31]
.sym 18063 processor.Bimm[12]
.sym 18064 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 18065 uart.wstrb_SB_LUT4_O_I3[0]
.sym 18066 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 18070 uart.the_buart.send_pattern[5]
.sym 18071 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 18072 uart.the_buart.send_pattern[3]
.sym 18073 uart.the_buart.send_pattern[4]
.sym 18074 io_wdata[18]
.sym 18075 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 18076 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.sym 18077 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 18079 io_rdata_SB_DFFSR_Q_R
.sym 18080 io_rdata_SB_DFFSR_Q_R
.sym 18084 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18085 processor.writeBackData[18]
.sym 18086 mem_rdata[19]
.sym 18089 io_rdata[11]
.sym 18090 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 18092 processor.rs2[17]
.sym 18093 mem_rdata[28]
.sym 18094 processor.writeBackData[28]
.sym 18095 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 18096 processor.loadstore_addr[1]
.sym 18097 io_wdata[0]
.sym 18098 processor.aluIn1[18]
.sym 18100 processor.writeBackData[24]
.sym 18102 io_wdata[2]
.sym 18103 io_wdata[6]
.sym 18104 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 18105 processor.Jimm[14]
.sym 18112 processor.writeBackData_SB_LUT4_O_3_I2[2]
.sym 18113 io_wdata[0]
.sym 18114 mem_wdata_SB_LUT4_O_8_I3[2]
.sym 18115 processor.writeBackData_SB_LUT4_O_3_I2[1]
.sym 18116 processor.loadstore_addr[1]
.sym 18117 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18118 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18119 processor.writeBackData_SB_LUT4_O_7_I2[1]
.sym 18120 processor.cycles[24]
.sym 18121 processor.rs2[15]
.sym 18122 processor.writeBackData_SB_LUT4_O_7_I2[2]
.sym 18123 io_wdata[7]
.sym 18124 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18125 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18126 processor.rs2[31]
.sym 18130 processor.rs2[24]
.sym 18131 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 18132 processor.Iimm[4]
.sym 18133 mem_wdata_SB_LUT4_O_15_I3[2]
.sym 18134 processor.Bimm[8]
.sym 18136 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 18140 processor.rs2[8]
.sym 18141 processor.cycles[28]
.sym 18144 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 18145 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18146 processor.cycles[24]
.sym 18147 processor.Iimm[4]
.sym 18150 io_wdata[7]
.sym 18151 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18152 mem_wdata_SB_LUT4_O_8_I3[2]
.sym 18156 mem_wdata_SB_LUT4_O_15_I3[2]
.sym 18158 io_wdata[0]
.sym 18159 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18162 processor.rs2[15]
.sym 18163 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18164 processor.loadstore_addr[1]
.sym 18165 processor.rs2[31]
.sym 18168 processor.writeBackData_SB_LUT4_O_3_I2[1]
.sym 18169 processor.writeBackData_SB_LUT4_O_3_I2[2]
.sym 18170 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 18174 processor.cycles[28]
.sym 18175 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18176 processor.Bimm[8]
.sym 18177 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 18180 processor.rs2[8]
.sym 18181 processor.loadstore_addr[1]
.sym 18182 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18183 processor.rs2[24]
.sym 18186 processor.writeBackData_SB_LUT4_O_7_I2[1]
.sym 18187 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 18189 processor.writeBackData_SB_LUT4_O_7_I2[2]
.sym 18193 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 18194 uart.the_buart.send_pattern[7]
.sym 18195 uart.the_buart.send_pattern[8]
.sym 18196 uart_rdata_SB_LUT4_O_I2[1]
.sym 18197 uart.the_buart.send_pattern[6]
.sym 18198 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 18199 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 18200 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 18208 oled_clk_SB_LUT4_I3_1_O[0]
.sym 18217 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18218 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 18219 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 18220 processor.Bimm[8]
.sym 18221 TXD_SB_LUT4_O_I3
.sym 18225 io_wstrb
.sym 18228 io_wdata[3]
.sym 18234 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 18235 processor.Bimm[10]
.sym 18236 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 18237 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18238 processor.aluReg[24]
.sym 18239 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 18240 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18241 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 18242 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 18243 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18244 processor.Jimm[13]
.sym 18245 processor.cycles[30]
.sym 18246 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 18247 uart.the_buart.wr
.sym 18248 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18249 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 18250 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 18251 io_wstrb
.sym 18254 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 18255 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 18256 processor.loadstore_addr[1]
.sym 18257 processor.Jimm[12]
.sym 18258 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 18262 $PACKER_GND_NET
.sym 18263 io_rdata_SB_DFFSR_Q_R
.sym 18264 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18267 processor.aluReg[24]
.sym 18268 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 18270 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18273 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18274 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 18275 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 18276 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 18279 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 18280 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 18281 processor.loadstore_addr[1]
.sym 18282 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 18285 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 18286 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 18287 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 18288 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 18291 processor.loadstore_addr[1]
.sym 18292 processor.Jimm[13]
.sym 18294 processor.Jimm[12]
.sym 18297 $PACKER_GND_NET
.sym 18303 processor.cycles[30]
.sym 18304 processor.Bimm[10]
.sym 18305 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 18306 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 18309 io_wstrb
.sym 18310 io_rdata_SB_DFFSR_Q_R
.sym 18313 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 18314 pclk$SB_IO_IN_$glb_clk
.sym 18315 uart.the_buart.wr
.sym 18316 TXD_SB_LUT4_O_I3
.sym 18319 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[7]
.sym 18328 RAM.0.2_RDATA_1[0]
.sym 18330 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18331 uart_rdata_SB_LUT4_O_I2[1]
.sym 18334 io_wdata[1]
.sym 18335 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 18336 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 18339 RAM.0.0_RDATA[2]
.sym 18343 uart.the_buart.send_baud_clk
.sym 18361 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 18364 uart.the_buart.wr
.sym 18372 uart.the_buart.send_baud_clk
.sym 18386 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18421 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18428 uart.the_buart.send_baud_clk
.sym 18429 uart.the_buart.wr
.sym 18437 pclk$SB_IO_IN_$glb_clk
.sym 18438 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 18451 io_word_address[0]
.sym 18461 RAM.0.3_RDATA_8[1]
.sym 18462 uart.the_buart.wr
.sym 18470 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 18481 uart.the_buart.send_divcnt[1]
.sym 18483 uart.the_buart.send_divcnt[3]
.sym 18485 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18486 uart.the_buart.send_divcnt[6]
.sym 18487 $PACKER_VCC_NET
.sym 18490 uart.the_buart.send_divcnt[2]
.sym 18493 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18495 $PACKER_VCC_NET
.sym 18501 uart.the_buart.send_divcnt[5]
.sym 18503 uart.the_buart.send_baud_clk
.sym 18508 uart.the_buart.send_divcnt[4]
.sym 18509 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 18512 $nextpnr_ICESTORM_LC_2$O
.sym 18514 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18518 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[2]
.sym 18520 $PACKER_VCC_NET
.sym 18521 uart.the_buart.send_divcnt[1]
.sym 18522 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 18524 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[3]
.sym 18526 uart.the_buart.send_divcnt[2]
.sym 18527 $PACKER_VCC_NET
.sym 18528 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[2]
.sym 18530 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[4]
.sym 18532 $PACKER_VCC_NET
.sym 18533 uart.the_buart.send_divcnt[3]
.sym 18534 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[3]
.sym 18536 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[5]
.sym 18538 uart.the_buart.send_divcnt[4]
.sym 18539 $PACKER_VCC_NET
.sym 18540 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[4]
.sym 18542 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[6]
.sym 18544 $PACKER_VCC_NET
.sym 18545 uart.the_buart.send_divcnt[5]
.sym 18546 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[5]
.sym 18548 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[7]
.sym 18550 $PACKER_VCC_NET
.sym 18551 uart.the_buart.send_divcnt[6]
.sym 18552 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[6]
.sym 18555 $PACKER_VCC_NET
.sym 18557 uart.the_buart.send_baud_clk
.sym 18558 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[7]
.sym 18560 pclk$SB_IO_IN_$glb_clk
.sym 18561 uart.the_buart.send_baud_clk_SB_LUT4_I3_O
.sym 18567 io_word_address[3]
.sym 18575 io_word_address[8]
.sym 18576 $PACKER_VCC_NET
.sym 18578 io_wdata[25]
.sym 18661 RAM.0.0_RDATA_8[0]
.sym 18663 RAM.0.0_RDATA_6[1]
.sym 18665 RAM.0.0_RDATA_5[1]
.sym 18667 RAM.0.0_RDATA_4[1]
.sym 18675 processor.cycles[21]
.sym 18677 processor.cycles[22]
.sym 18683 processor.cycles[31]
.sym 18685 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[2]
.sym 18705 processor.cycles[0]
.sym 18706 processor.cycles[3]
.sym 18707 processor.cycles[4]
.sym 18713 processor.cycles[0]
.sym 18716 processor.cycles[5]
.sym 18717 processor.cycles[6]
.sym 18718 processor.cycles[7]
.sym 18720 processor.cycles[1]
.sym 18729 processor.cycles[2]
.sym 18735 $nextpnr_ICESTORM_LC_4$O
.sym 18737 processor.cycles[0]
.sym 18741 processor.cycles_SB_CARRY_CI_CO[2]
.sym 18744 processor.cycles[1]
.sym 18745 processor.cycles[0]
.sym 18747 processor.cycles_SB_CARRY_CI_CO[3]
.sym 18749 processor.cycles[2]
.sym 18751 processor.cycles_SB_CARRY_CI_CO[2]
.sym 18753 processor.cycles_SB_CARRY_CI_CO[4]
.sym 18756 processor.cycles[3]
.sym 18757 processor.cycles_SB_CARRY_CI_CO[3]
.sym 18759 processor.cycles_SB_CARRY_CI_CO[5]
.sym 18762 processor.cycles[4]
.sym 18763 processor.cycles_SB_CARRY_CI_CO[4]
.sym 18765 processor.cycles_SB_CARRY_CI_CO[6]
.sym 18767 processor.cycles[5]
.sym 18769 processor.cycles_SB_CARRY_CI_CO[5]
.sym 18771 processor.cycles_SB_CARRY_CI_CO[7]
.sym 18773 processor.cycles[6]
.sym 18775 processor.cycles_SB_CARRY_CI_CO[6]
.sym 18777 processor.cycles_SB_CARRY_CI_CO[8]
.sym 18779 processor.cycles[7]
.sym 18781 processor.cycles_SB_CARRY_CI_CO[7]
.sym 18783 pclk$SB_IO_IN_$glb_clk
.sym 18789 RAM.0.0_RDATA_3[1]
.sym 18791 RAM.0.0_RDATA_2[1]
.sym 18793 RAM.0.0_RDATA_1[1]
.sym 18795 RAM.0.0_RDATA[1]
.sym 18803 processor.cycles[0]
.sym 18809 io_word_address[7]
.sym 18813 io_word_address[8]
.sym 18818 processor.cycles[6]
.sym 18823 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 18824 processor.cycles[1]
.sym 18829 processor.cycles[3]
.sym 18830 io_word_address[4]
.sym 18831 processor.cycles[16]
.sym 18832 processor.cycles[15]
.sym 18837 io_word_address[4]
.sym 18841 processor.cycles[11]
.sym 18842 io_word_address[5]
.sym 18849 io_word_address[3]
.sym 18850 io_word_address[0]
.sym 18851 io_wdata[7]
.sym 18855 processor.cycles[19]
.sym 18861 processor.cycles_SB_CARRY_CI_CO[8]
.sym 18867 processor.cycles[9]
.sym 18869 processor.cycles[11]
.sym 18871 processor.cycles[13]
.sym 18872 processor.cycles[14]
.sym 18882 processor.cycles[8]
.sym 18884 processor.cycles[10]
.sym 18889 processor.cycles[15]
.sym 18894 processor.cycles[12]
.sym 18898 processor.cycles_SB_CARRY_CI_CO[9]
.sym 18901 processor.cycles[8]
.sym 18902 processor.cycles_SB_CARRY_CI_CO[8]
.sym 18904 processor.cycles_SB_CARRY_CI_CO[10]
.sym 18907 processor.cycles[9]
.sym 18908 processor.cycles_SB_CARRY_CI_CO[9]
.sym 18910 processor.cycles_SB_CARRY_CI_CO[11]
.sym 18913 processor.cycles[10]
.sym 18914 processor.cycles_SB_CARRY_CI_CO[10]
.sym 18916 processor.cycles_SB_CARRY_CI_CO[12]
.sym 18919 processor.cycles[11]
.sym 18920 processor.cycles_SB_CARRY_CI_CO[11]
.sym 18922 processor.cycles_SB_CARRY_CI_CO[13]
.sym 18924 processor.cycles[12]
.sym 18926 processor.cycles_SB_CARRY_CI_CO[12]
.sym 18928 processor.cycles_SB_CARRY_CI_CO[14]
.sym 18931 processor.cycles[13]
.sym 18932 processor.cycles_SB_CARRY_CI_CO[13]
.sym 18934 processor.cycles_SB_CARRY_CI_CO[15]
.sym 18937 processor.cycles[14]
.sym 18938 processor.cycles_SB_CARRY_CI_CO[14]
.sym 18940 processor.cycles_SB_CARRY_CI_CO[16]
.sym 18943 processor.cycles[15]
.sym 18944 processor.cycles_SB_CARRY_CI_CO[15]
.sym 18946 pclk$SB_IO_IN_$glb_clk
.sym 18948 RAM.0.0_RDATA_7[0]
.sym 18950 RAM.0.0_RDATA_6[0]
.sym 18952 RAM.0.0_RDATA_5[0]
.sym 18954 RAM.0.0_RDATA_4[0]
.sym 18958 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[2]
.sym 18959 processor.cycles[26]
.sym 18965 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18970 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 18974 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 18977 io_word_address[8]
.sym 18979 io_word_address[6]
.sym 18984 processor.cycles_SB_CARRY_CI_CO[16]
.sym 18997 processor.cycles[16]
.sym 19003 processor.cycles[22]
.sym 19007 processor.cycles[18]
.sym 19009 processor.cycles[20]
.sym 19012 processor.cycles[23]
.sym 19014 processor.cycles[17]
.sym 19016 processor.cycles[19]
.sym 19018 processor.cycles[21]
.sym 19021 processor.cycles_SB_CARRY_CI_CO[17]
.sym 19023 processor.cycles[16]
.sym 19025 processor.cycles_SB_CARRY_CI_CO[16]
.sym 19027 processor.cycles_SB_CARRY_CI_CO[18]
.sym 19029 processor.cycles[17]
.sym 19031 processor.cycles_SB_CARRY_CI_CO[17]
.sym 19033 processor.cycles_SB_CARRY_CI_CO[19]
.sym 19036 processor.cycles[18]
.sym 19037 processor.cycles_SB_CARRY_CI_CO[18]
.sym 19039 processor.cycles_SB_CARRY_CI_CO[20]
.sym 19041 processor.cycles[19]
.sym 19043 processor.cycles_SB_CARRY_CI_CO[19]
.sym 19045 processor.cycles_SB_CARRY_CI_CO[21]
.sym 19048 processor.cycles[20]
.sym 19049 processor.cycles_SB_CARRY_CI_CO[20]
.sym 19051 processor.cycles_SB_CARRY_CI_CO[22]
.sym 19053 processor.cycles[21]
.sym 19055 processor.cycles_SB_CARRY_CI_CO[21]
.sym 19057 processor.cycles_SB_CARRY_CI_CO[23]
.sym 19059 processor.cycles[22]
.sym 19061 processor.cycles_SB_CARRY_CI_CO[22]
.sym 19063 processor.cycles_SB_CARRY_CI_CO[24]
.sym 19066 processor.cycles[23]
.sym 19067 processor.cycles_SB_CARRY_CI_CO[23]
.sym 19069 pclk$SB_IO_IN_$glb_clk
.sym 19071 RAM.0.0_RDATA_3[0]
.sym 19073 RAM.0.0_RDATA_2[0]
.sym 19075 RAM.0.0_RDATA_1[0]
.sym 19077 RAM.0.0_RDATA[0]
.sym 19081 processor.cycles[27]
.sym 19085 io_wdata[6]
.sym 19090 io_wdata[0]
.sym 19095 processor.instr[4]
.sym 19096 processor.cycles[18]
.sym 19097 processor.cycles[29]
.sym 19098 processor.isJAL_SB_LUT4_I1_O[2]
.sym 19100 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 19101 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
.sym 19102 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[8]
.sym 19104 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 19106 processor.cycles[23]
.sym 19107 processor.cycles_SB_CARRY_CI_CO[24]
.sym 19113 processor.cycles[25]
.sym 19117 processor.cycles[29]
.sym 19118 processor.cycles[30]
.sym 19119 processor.cycles[31]
.sym 19131 processor.cycles[27]
.sym 19136 processor.cycles[24]
.sym 19138 processor.cycles[26]
.sym 19140 processor.cycles[28]
.sym 19144 processor.cycles_SB_CARRY_CI_CO[25]
.sym 19146 processor.cycles[24]
.sym 19148 processor.cycles_SB_CARRY_CI_CO[24]
.sym 19150 processor.cycles_SB_CARRY_CI_CO[26]
.sym 19153 processor.cycles[25]
.sym 19154 processor.cycles_SB_CARRY_CI_CO[25]
.sym 19156 processor.cycles_SB_CARRY_CI_CO[27]
.sym 19158 processor.cycles[26]
.sym 19160 processor.cycles_SB_CARRY_CI_CO[26]
.sym 19162 processor.cycles_SB_CARRY_CI_CO[28]
.sym 19165 processor.cycles[27]
.sym 19166 processor.cycles_SB_CARRY_CI_CO[27]
.sym 19168 processor.cycles_SB_CARRY_CI_CO[29]
.sym 19170 processor.cycles[28]
.sym 19172 processor.cycles_SB_CARRY_CI_CO[28]
.sym 19174 processor.cycles_SB_CARRY_CI_CO[30]
.sym 19177 processor.cycles[29]
.sym 19178 processor.cycles_SB_CARRY_CI_CO[29]
.sym 19180 processor.cycles_SB_CARRY_CI_CO[31]
.sym 19183 processor.cycles[30]
.sym 19184 processor.cycles_SB_CARRY_CI_CO[30]
.sym 19189 processor.cycles[31]
.sym 19190 processor.cycles_SB_CARRY_CI_CO[31]
.sym 19192 pclk$SB_IO_IN_$glb_clk
.sym 19194 RAM.0.8_RDATA_7[0]
.sym 19196 RAM.0.8_RDATA_6[0]
.sym 19198 RAM.0.8_RDATA_5[0]
.sym 19200 RAM.0.8_RDATA_4[0]
.sym 19204 processor.loadstore_addr[1]
.sym 19206 io_word_address[6]
.sym 19210 processor.isJAL_SB_LUT4_I1_O[10]
.sym 19213 io_word_address[3]
.sym 19217 processor.Iimm[3]
.sym 19218 processor.cycles[16]
.sym 19219 io_word_address[4]
.sym 19222 io_word_address[5]
.sym 19223 io_wdata[6]
.sym 19224 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 19225 processor.PCplusImm[16]
.sym 19229 io_word_address[6]
.sym 19235 processor.cycles[20]
.sym 19238 processor.instr[3]
.sym 19239 processor.Bimm[3]
.sym 19240 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19243 processor.Iimm[1]
.sym 19244 processor.Bimm[7]
.sym 19245 processor.cycles[17]
.sym 19246 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19247 processor.Iimm[2]
.sym 19248 mem_rdata[15]
.sym 19250 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19251 processor.Jimm[15]
.sym 19253 processor.Bimm[12]
.sym 19254 processor.PCplusImm[20]
.sym 19255 processor.instr[4]
.sym 19259 processor.PCplusImm[17]
.sym 19261 processor.Bimm[12]
.sym 19263 processor.Iimm[3]
.sym 19268 mem_rdata[15]
.sym 19274 processor.PCplusImm[17]
.sym 19275 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19276 processor.cycles[17]
.sym 19277 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19280 processor.cycles[20]
.sym 19281 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19282 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19283 processor.PCplusImm[20]
.sym 19286 processor.instr[3]
.sym 19287 processor.Bimm[12]
.sym 19288 processor.Iimm[1]
.sym 19289 processor.instr[4]
.sym 19292 processor.Jimm[15]
.sym 19293 processor.instr[3]
.sym 19294 processor.instr[4]
.sym 19295 processor.Bimm[12]
.sym 19298 processor.Iimm[2]
.sym 19299 processor.Bimm[12]
.sym 19300 processor.instr[3]
.sym 19301 processor.instr[4]
.sym 19304 processor.instr[4]
.sym 19305 processor.instr[3]
.sym 19306 processor.Bimm[7]
.sym 19310 processor.Iimm[3]
.sym 19311 processor.Bimm[3]
.sym 19312 processor.instr[3]
.sym 19313 processor.instr[4]
.sym 19314 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 19315 pclk$SB_IO_IN_$glb_clk
.sym 19317 RAM.0.8_RDATA_3[0]
.sym 19319 RAM.0.8_RDATA_2[0]
.sym 19321 RAM.0.8_RDATA_1[0]
.sym 19323 RAM.0.8_RDATA[0]
.sym 19328 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 19330 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19333 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 19335 processor.Iimm[2]
.sym 19336 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 19337 processor.instr[5]
.sym 19339 processor.Iimm[1]
.sym 19340 processor.Bimm[7]
.sym 19341 processor.cycles[19]
.sym 19343 io_word_address[3]
.sym 19344 processor.PCplusImm[22]
.sym 19345 processor.loadstore_addr[1]
.sym 19346 io_word_address[0]
.sym 19347 io_word_address[0]
.sym 19349 io_wdata[7]
.sym 19350 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 19351 io_wdata[1]
.sym 19352 processor.loadstore_addr[1]
.sym 19358 processor.PCplus4[22]
.sym 19359 processor.PCplusImm[17]
.sym 19360 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19361 processor.PCplusImm[18]
.sym 19362 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19363 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19365 processor.PCplusImm[20]
.sym 19366 processor.cycles[18]
.sym 19367 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19368 processor.PCplusImm[22]
.sym 19369 processor.PCplusImm[18]
.sym 19370 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19374 processor.PCplus4[18]
.sym 19378 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 19379 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 19382 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 19383 processor.PCplus4[17]
.sym 19386 processor.PCplus4[20]
.sym 19387 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 19389 processor.cycles[22]
.sym 19391 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19392 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19393 processor.PCplus4[18]
.sym 19394 processor.PCplusImm[18]
.sym 19398 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 19399 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 19400 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19403 processor.PCplus4[22]
.sym 19404 processor.PCplusImm[22]
.sym 19405 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19406 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19409 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 19411 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19412 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 19415 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19416 processor.PCplusImm[22]
.sym 19417 processor.cycles[22]
.sym 19418 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19421 processor.PCplus4[20]
.sym 19422 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19423 processor.PCplusImm[20]
.sym 19424 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19427 processor.PCplusImm[18]
.sym 19428 processor.cycles[18]
.sym 19429 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19430 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19433 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19434 processor.PCplus4[17]
.sym 19435 processor.PCplusImm[17]
.sym 19436 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19437 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 19438 pclk$SB_IO_IN_$glb_clk
.sym 19439 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 19440 RAM.0.10_RDATA_7[0]
.sym 19442 RAM.0.10_RDATA_6[0]
.sym 19444 RAM.0.10_RDATA_5[0]
.sym 19446 RAM.0.10_RDATA_4[0]
.sym 19453 processor.instr[3]
.sym 19454 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19455 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19456 processor.Jimm[14]
.sym 19460 processor.PC[20]
.sym 19461 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19462 processor.PCplus4[22]
.sym 19464 RAM.0.10_RDATA[2]
.sym 19465 io_wdata[18]
.sym 19466 mem_rdata[16]
.sym 19467 processor.Jimm[13]
.sym 19468 mem_rdata[7]
.sym 19469 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[2]
.sym 19470 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
.sym 19471 io_rdata_SB_DFFSR_Q_R
.sym 19472 io_word_address[8]
.sym 19473 RAM.0.10_RDATA_7[0]
.sym 19474 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19475 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19481 processor.PCplusImm[23]
.sym 19482 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19484 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19485 processor.PCplusImm[21]
.sym 19487 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19488 processor.PCplus4[21]
.sym 19489 processor.PCplusImm[19]
.sym 19490 processor.cycles[16]
.sym 19492 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19493 processor.PCplusImm[21]
.sym 19495 processor.PCplusImm[16]
.sym 19496 processor.PCplus4[21]
.sym 19497 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 19498 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19499 processor.cycles[21]
.sym 19500 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 19501 processor.cycles[19]
.sym 19504 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19505 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19506 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19507 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 19508 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 19509 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19510 processor.Iimm[1]
.sym 19512 processor.PCplus4[23]
.sym 19514 processor.PCplusImm[21]
.sym 19515 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19516 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19517 processor.PCplus4[21]
.sym 19520 processor.PCplusImm[21]
.sym 19521 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19522 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19523 processor.cycles[21]
.sym 19526 processor.PCplus4[21]
.sym 19527 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 19528 processor.Iimm[1]
.sym 19529 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19532 processor.PCplusImm[19]
.sym 19533 processor.cycles[19]
.sym 19534 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19535 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19538 processor.PCplusImm[23]
.sym 19539 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19540 processor.PCplus4[23]
.sym 19541 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 19544 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19545 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 19547 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 19550 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 19551 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19553 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 19556 processor.PCplusImm[16]
.sym 19557 processor.cycles[16]
.sym 19558 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 19559 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19560 processor.PC_SB_DFFESR_Q_E_$glb_ce
.sym 19561 pclk$SB_IO_IN_$glb_clk
.sym 19562 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 19563 RAM.0.10_RDATA_3[0]
.sym 19565 RAM.0.10_RDATA_2[0]
.sym 19567 RAM.0.10_RDATA_1[0]
.sym 19569 RAM.0.10_RDATA[0]
.sym 19574 io_wdata[4]
.sym 19575 processor.registerFile.0.0_WCLKE
.sym 19576 io_rdata_SB_DFFSR_Q_R
.sym 19577 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 19578 mem_rdata[3]
.sym 19582 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19583 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 19584 io_rdata[0]
.sym 19585 processor.Bimm[3]
.sym 19586 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 19587 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 19588 $PACKER_VCC_NET
.sym 19589 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[8]
.sym 19590 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19591 io_word_address[3]
.sym 19592 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 19593 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
.sym 19594 mem_rdata[16]
.sym 19595 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 19596 processor.PC[23]
.sym 19597 processor.cycles[29]
.sym 19598 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19604 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 19605 mem_rdata[16]
.sym 19606 processor.PCplus4[22]
.sym 19608 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 19610 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 19611 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 19612 processor.Iimm[2]
.sym 19613 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 19614 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19615 processor.loadstore_addr[1]
.sym 19616 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 19617 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 19622 io_rdata[0]
.sym 19623 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 19627 processor.Jimm[13]
.sym 19630 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19631 processor.Jimm[12]
.sym 19632 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 19633 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19634 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19635 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 19637 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19638 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 19639 io_rdata[0]
.sym 19640 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 19643 processor.Jimm[13]
.sym 19644 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 19645 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 19646 processor.Jimm[12]
.sym 19649 processor.loadstore_addr[1]
.sym 19650 mem_rdata[16]
.sym 19651 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 19652 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19655 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19656 processor.PCplus4[22]
.sym 19657 processor.Iimm[2]
.sym 19658 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 19661 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 19662 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 19664 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 19667 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 19668 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 19669 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 19674 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19675 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 19679 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 19680 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 19681 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 19686 RAM.0.2_RDATA_8[1]
.sym 19688 RAM.0.2_RDATA_6[1]
.sym 19690 RAM.0.2_RDATA_5[1]
.sym 19692 RAM.0.2_RDATA_4[1]
.sym 19697 io_wdata[5]
.sym 19699 io_word_address[3]
.sym 19700 mem_rdata[6]
.sym 19702 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 19704 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 19706 hwconfig_rdata[11]
.sym 19707 processor.state_SB_LUT4_I3_O
.sym 19708 io_word_address[6]
.sym 19709 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 19710 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 19711 processor.Bimm[1]
.sym 19712 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 19713 processor.writeBackData[22]
.sym 19714 io_word_address[5]
.sym 19715 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 19716 io_wdata[22]
.sym 19717 io_wdata[23]
.sym 19718 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 19719 processor.writeBackData[16]
.sym 19720 io_wdata[20]
.sym 19721 io_word_address[6]
.sym 19728 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1]
.sym 19731 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]
.sym 19732 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 19733 RAM.0.10_RDATA[0]
.sym 19734 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 19736 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19737 RAM.0.10_RDATA_8[1]
.sym 19738 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[3]
.sym 19739 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[2]
.sym 19740 io_rdata[7]
.sym 19741 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]
.sym 19742 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
.sym 19743 RAM.0.10_RDATA_7[0]
.sym 19744 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 19745 RAM.0.10_RDATA[2]
.sym 19746 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19750 processor.Jimm[13]
.sym 19751 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19753 mem_rdata[7]
.sym 19755 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 19756 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 19757 RAM.0.10_RDATA[1]
.sym 19758 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19760 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19761 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1]
.sym 19762 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[3]
.sym 19763 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[2]
.sym 19766 RAM.0.10_RDATA_8[1]
.sym 19767 RAM.0.10_RDATA_7[0]
.sym 19768 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19769 RAM.0.10_RDATA[2]
.sym 19773 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 19774 io_rdata[7]
.sym 19775 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19778 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 19780 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19784 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19785 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]
.sym 19786 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
.sym 19787 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 19792 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 19793 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 19796 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19797 mem_rdata[7]
.sym 19798 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]
.sym 19799 processor.Jimm[13]
.sym 19802 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 19803 RAM.0.10_RDATA[0]
.sym 19804 RAM.0.10_RDATA[1]
.sym 19805 RAM.0.10_RDATA[2]
.sym 19809 RAM.0.2_RDATA_3[1]
.sym 19811 RAM.0.2_RDATA_2[1]
.sym 19813 RAM.0.2_RDATA_1[1]
.sym 19815 RAM.0.2_RDATA[1]
.sym 19821 mem_rdata[17]
.sym 19822 mem_rdata[2]
.sym 19823 RAM.0.10_RDATA_8[1]
.sym 19826 mem_rdata[18]
.sym 19831 io_wdata[18]
.sym 19832 mem_rdata[19]
.sym 19833 processor.loadstore_addr[1]
.sym 19834 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 19836 processor.state_SB_LUT4_I3_O
.sym 19837 io_wdata[19]
.sym 19838 processor.writeBackData[17]
.sym 19839 io_word_address[0]
.sym 19841 io_wdata[7]
.sym 19842 processor.writeBackData[26]
.sym 19843 mem_rdata[22]
.sym 19844 mem_rdata[23]
.sym 19850 processor.writeBackData_SB_LUT4_O_9_I2[2]
.sym 19851 processor.Jimm[12]
.sym 19852 processor.Jimm[14]
.sym 19853 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19854 processor.writeBackData_SB_LUT4_O_15_I2[2]
.sym 19855 processor.Jimm[13]
.sym 19856 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 19857 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19859 mem_rdata[16]
.sym 19860 mem_rdata[7]
.sym 19862 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19863 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 19864 processor.Jimm[14]
.sym 19865 mem_rdata[23]
.sym 19866 processor.aluReg[23]
.sym 19867 processor.writeBackData_SB_LUT4_O_9_I2[1]
.sym 19868 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19869 mem_rdata[22]
.sym 19871 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 19872 processor.writeBackData_SB_LUT4_O_15_I2[1]
.sym 19875 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 19879 processor.loadstore_addr[1]
.sym 19883 mem_rdata[23]
.sym 19884 processor.Jimm[14]
.sym 19885 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19886 processor.Jimm[13]
.sym 19889 mem_rdata[22]
.sym 19890 processor.Jimm[14]
.sym 19891 processor.Jimm[13]
.sym 19892 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19895 processor.writeBackData_SB_LUT4_O_15_I2[2]
.sym 19897 processor.writeBackData_SB_LUT4_O_15_I2[1]
.sym 19898 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19901 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 19902 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 19903 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19904 processor.aluReg[23]
.sym 19907 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 19908 processor.Jimm[12]
.sym 19909 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 19910 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 19913 mem_rdata[7]
.sym 19914 mem_rdata[23]
.sym 19916 processor.loadstore_addr[1]
.sym 19919 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19920 processor.Jimm[13]
.sym 19921 mem_rdata[16]
.sym 19922 processor.Jimm[14]
.sym 19925 processor.writeBackData_SB_LUT4_O_9_I2[1]
.sym 19926 processor.writeBackData_SB_LUT4_O_9_I2[2]
.sym 19927 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19932 processor.rs2[16]
.sym 19933 processor.rs2[24]
.sym 19934 processor.rs2[20]
.sym 19935 processor.rs2[28]
.sym 19936 processor.rs2[18]
.sym 19937 processor.rs2[26]
.sym 19938 processor.rs2[22]
.sym 19939 processor.rs2[30]
.sym 19943 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 19944 processor.writeBackData_SB_LUT4_O_8_I2[1]
.sym 19946 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 19948 processor.Jimm[14]
.sym 19949 RAM.0.0_RDATA[2]
.sym 19950 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 19952 processor.Jimm[14]
.sym 19953 io_wdata[23]
.sym 19955 processor.Jimm[12]
.sym 19956 processor.Jimm[14]
.sym 19957 io_wdata[20]
.sym 19958 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.sym 19959 io_word_address[4]
.sym 19960 io_word_address[8]
.sym 19961 processor.rs2[22]
.sym 19962 processor.rs2[25]
.sym 19963 processor.rs2[30]
.sym 19964 io_wdata[18]
.sym 19966 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 19967 processor.rs2[24]
.sym 19975 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19977 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1]
.sym 19978 processor.writeBackData_SB_LUT4_O_14_I2[1]
.sym 19979 processor.registerFile.0.0_WCLKE
.sym 19980 processor.writeBackData_SB_LUT4_O_12_I2[1]
.sym 19981 processor.Jimm[14]
.sym 19982 processor.writeBackData_SB_LUT4_O_14_I2[2]
.sym 19983 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 19984 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 19985 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 19987 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 19988 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 19989 mem_rdata[17]
.sym 19990 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1]
.sym 19991 processor.Jimm[13]
.sym 19992 mem_rdata[19]
.sym 19993 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 19994 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 19997 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 19998 processor.cycles[31]
.sym 20000 processor.writeBackData_SB_LUT4_O_12_I2[2]
.sym 20001 processor.Bimm[12]
.sym 20003 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[2]
.sym 20007 processor.writeBackData_SB_LUT4_O_14_I2[1]
.sym 20008 processor.writeBackData_SB_LUT4_O_14_I2[2]
.sym 20009 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 20012 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 20013 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1]
.sym 20014 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[2]
.sym 20015 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20018 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 20019 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 20020 processor.cycles[31]
.sym 20021 processor.Bimm[12]
.sym 20024 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 20025 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 20026 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1]
.sym 20027 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20030 processor.writeBackData_SB_LUT4_O_12_I2[2]
.sym 20031 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 20033 processor.writeBackData_SB_LUT4_O_12_I2[1]
.sym 20036 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20037 processor.Jimm[13]
.sym 20038 processor.Jimm[14]
.sym 20039 mem_rdata[17]
.sym 20044 processor.registerFile.0.0_WCLKE
.sym 20048 processor.Jimm[14]
.sym 20049 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20050 mem_rdata[19]
.sym 20051 processor.Jimm[13]
.sym 20055 processor.rs2[17]
.sym 20056 processor.rs2[25]
.sym 20057 processor.rs2[21]
.sym 20058 processor.rs2[29]
.sym 20059 processor.rs2[19]
.sym 20060 processor.rs2[27]
.sym 20061 processor.rs2[23]
.sym 20062 processor.rs2[31]
.sym 20068 processor.writeBackData[28]
.sym 20070 processor.rs2[28]
.sym 20071 processor.Bimm[3]
.sym 20074 processor.rs2[16]
.sym 20075 processor.registerFile.0.0_WCLKE
.sym 20076 processor.writeBackData[24]
.sym 20077 processor.Jimm[14]
.sym 20079 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20080 $PACKER_VCC_NET
.sym 20081 processor.writeBackData[23]
.sym 20082 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 20083 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 20084 processor.rs2[23]
.sym 20085 processor.cycles[29]
.sym 20086 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20089 io_word_address[3]
.sym 20090 processor.Bimm[4]
.sym 20097 processor.writeBackData_SB_LUT4_O_13_I2[2]
.sym 20098 processor.rs2[20]
.sym 20102 hwconfig_rdata[11]
.sym 20103 processor.writeBackData_SB_LUT4_O_13_I2[1]
.sym 20105 processor.loadstore_addr[1]
.sym 20106 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1]
.sym 20107 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 20108 mem_rdata[18]
.sym 20110 processor.rs2[22]
.sym 20111 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20113 io_wdata[7]
.sym 20116 processor.Jimm[14]
.sym 20118 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 20119 io_wdata[4]
.sym 20120 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[2]
.sym 20121 io_wdata[3]
.sym 20122 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20123 processor.Jimm[13]
.sym 20124 processor.rs2[19]
.sym 20125 io_wdata[6]
.sym 20126 processor.rs2[23]
.sym 20129 hwconfig_rdata[11]
.sym 20135 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1]
.sym 20136 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 20137 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[2]
.sym 20138 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 20141 io_wdata[3]
.sym 20142 processor.rs2[19]
.sym 20143 processor.loadstore_addr[1]
.sym 20147 processor.writeBackData_SB_LUT4_O_13_I2[2]
.sym 20148 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 20149 processor.writeBackData_SB_LUT4_O_13_I2[1]
.sym 20153 io_wdata[6]
.sym 20155 processor.loadstore_addr[1]
.sym 20156 processor.rs2[22]
.sym 20159 processor.rs2[23]
.sym 20160 processor.loadstore_addr[1]
.sym 20161 io_wdata[7]
.sym 20165 processor.loadstore_addr[1]
.sym 20166 io_wdata[4]
.sym 20167 processor.rs2[20]
.sym 20171 mem_rdata[18]
.sym 20172 processor.Jimm[14]
.sym 20173 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 20174 processor.Jimm[13]
.sym 20176 pclk$SB_IO_IN_$glb_clk
.sym 20178 RAM.0.2_RDATA_7[0]
.sym 20180 RAM.0.2_RDATA_6[0]
.sym 20182 RAM.0.2_RDATA_5[0]
.sym 20184 RAM.0.2_RDATA_4[0]
.sym 20190 mem_rdata[20]
.sym 20196 processor.writeBackData[25]
.sym 20201 processor.rs2[21]
.sym 20202 io_word_address[6]
.sym 20203 io_wdata[19]
.sym 20205 processor.rs2[18]
.sym 20206 io_word_address[5]
.sym 20207 io_wdata[22]
.sym 20209 io_wdata[23]
.sym 20211 io_wdata[20]
.sym 20222 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 20223 uart.the_buart.send_pattern[6]
.sym 20225 processor.loadstore_addr[1]
.sym 20227 uart.the_buart.send_pattern[5]
.sym 20228 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 20229 processor.rs2[18]
.sym 20230 uart.the_buart.send_pattern[4]
.sym 20231 uart.the_buart.send_pattern[6]
.sym 20232 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 20233 processor.loadstore_addr[1]
.sym 20237 uart.the_buart.send_pattern[3]
.sym 20238 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 20239 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 20240 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 20242 uart.the_buart.wr
.sym 20243 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 20244 io_wdata[2]
.sym 20246 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20247 io_wdata[4]
.sym 20248 processor.cycles[27]
.sym 20249 processor.Bimm[7]
.sym 20250 io_wdata[3]
.sym 20253 io_wdata[4]
.sym 20254 uart.the_buart.send_pattern[6]
.sym 20255 uart.the_buart.wr
.sym 20258 uart.the_buart.send_pattern[5]
.sym 20259 uart.the_buart.send_pattern[3]
.sym 20260 uart.the_buart.send_pattern[6]
.sym 20261 uart.the_buart.send_pattern[4]
.sym 20264 io_wdata[2]
.sym 20266 uart.the_buart.send_pattern[4]
.sym 20267 uart.the_buart.wr
.sym 20270 uart.the_buart.wr
.sym 20271 io_wdata[3]
.sym 20272 uart.the_buart.send_pattern[5]
.sym 20276 io_wdata[2]
.sym 20277 processor.loadstore_addr[1]
.sym 20279 processor.rs2[18]
.sym 20282 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 20283 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 20284 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 20285 processor.loadstore_addr[1]
.sym 20289 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 20290 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 20294 processor.Bimm[7]
.sym 20295 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 20296 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 20297 processor.cycles[27]
.sym 20298 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20299 pclk$SB_IO_IN_$glb_clk
.sym 20301 RAM.0.2_RDATA_3[0]
.sym 20303 RAM.0.2_RDATA_2[0]
.sym 20305 RAM.0.2_RDATA_1[0]
.sym 20307 RAM.0.2_RDATA[0]
.sym 20321 oled_mosi$SB_IO_OUT
.sym 20326 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 20327 io_word_address[0]
.sym 20328 io_word_address[5]
.sym 20333 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20334 io_word_address[5]
.sym 20336 io_word_address[0]
.sym 20343 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 20344 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20347 io_wdata[6]
.sym 20348 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20349 uart.the_buart.wr
.sym 20351 io_wdata[1]
.sym 20352 uart.the_buart.send_pattern[3]
.sym 20354 io_wdata[7]
.sym 20355 uart.the_buart.send_pattern[9]
.sym 20357 io_wdata[0]
.sym 20359 uart.the_buart.send_pattern[7]
.sym 20360 uart.the_buart.send_pattern[8]
.sym 20365 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20367 uart.the_buart.send_pattern[7]
.sym 20368 uart.the_buart.send_pattern[8]
.sym 20369 uart_rdata_SB_LUT4_O_I2[1]
.sym 20370 io_wdata[5]
.sym 20371 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20373 uart.the_buart.send_baud_clk
.sym 20375 uart_rdata_SB_LUT4_O_I2[1]
.sym 20377 uart.the_buart.send_baud_clk
.sym 20378 uart.the_buart.wr
.sym 20381 io_wdata[6]
.sym 20383 uart.the_buart.wr
.sym 20384 uart.the_buart.send_pattern[8]
.sym 20388 uart.the_buart.wr
.sym 20389 uart.the_buart.send_pattern[9]
.sym 20390 io_wdata[7]
.sym 20393 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 20394 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20395 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 20396 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20400 io_wdata[5]
.sym 20401 uart.the_buart.send_pattern[7]
.sym 20402 uart.the_buart.wr
.sym 20405 uart.the_buart.wr
.sym 20406 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 20408 io_wdata[0]
.sym 20412 uart.the_buart.wr
.sym 20413 io_wdata[1]
.sym 20414 uart.the_buart.send_pattern[3]
.sym 20417 uart.the_buart.send_pattern[7]
.sym 20419 uart.the_buart.send_pattern[8]
.sym 20420 uart.the_buart.send_pattern[9]
.sym 20421 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20422 pclk$SB_IO_IN_$glb_clk
.sym 20424 RAM.0.3_RDATA_8[1]
.sym 20426 RAM.0.3_RDATA_6[1]
.sym 20428 RAM.0.3_RDATA_5[1]
.sym 20430 RAM.0.3_RDATA_4[1]
.sym 20436 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20452 io_word_address[8]
.sym 20454 io_wdata[28]
.sym 20469 uart.the_buart.wr
.sym 20470 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20471 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 20491 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 20492 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20499 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 20516 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 20517 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 20544 uart.the_buart.send_baud_clk_SB_LUT4_I2_O
.sym 20545 pclk$SB_IO_IN_$glb_clk
.sym 20546 uart.the_buart.wr
.sym 20547 RAM.0.3_RDATA_3[1]
.sym 20549 RAM.0.3_RDATA_2[1]
.sym 20551 RAM.0.3_RDATA_1[1]
.sym 20553 RAM.0.3_RDATA[1]
.sym 20560 RAM.0.3_RDATA_4[1]
.sym 20571 $PACKER_VCC_NET
.sym 20576 io_wdata[27]
.sym 20578 io_word_address[7]
.sym 20679 RAM.0.3_RDATA[1]
.sym 20681 io_wdata[29]
.sym 20685 RAM.0.3_RDATA_3[1]
.sym 20689 RAM.0.3_RDATA_2[1]
.sym 20771 processor.cycles[0]
.sym 20772 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 20775 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 20811 io_wdata[4]
.sym 20812 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 20817 io_wdata[6]
.sym 20818 io_word_address[8]
.sym 20820 io_word_address[6]
.sym 20821 io_word_address[7]
.sym 20822 io_wdata[0]
.sym 20823 io_word_address[3]
.sym 20824 io_wdata[2]
.sym 20828 io_word_address[0]
.sym 20830 $PACKER_VCC_NET
.sym 20835 io_word_address[1]
.sym 20836 io_word_address[2]
.sym 20837 io_word_address[5]
.sym 20840 io_word_address[4]
.sym 20846 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 20847 io_word_address[1]
.sym 20848 processor.PC[1]
.sym 20849 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 20850 uart.brk_SB_LUT4_I3_I2
.sym 20851 processor.PC_SB_DFFESR_Q_22_E
.sym 20852 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 20853 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 20862 io_word_address[1]
.sym 20863 io_word_address[2]
.sym 20865 io_word_address[3]
.sym 20866 io_word_address[4]
.sym 20867 io_word_address[5]
.sym 20868 io_word_address[6]
.sym 20869 io_word_address[7]
.sym 20870 io_word_address[8]
.sym 20871 io_word_address[0]
.sym 20873 pclk$SB_IO_IN_$glb_clk
.sym 20874 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[4]
.sym 20875 io_wdata[0]
.sym 20877 io_wdata[4]
.sym 20879 io_wdata[2]
.sym 20881 io_wdata[6]
.sym 20883 $PACKER_VCC_NET
.sym 20890 io_word_address[6]
.sym 20895 io_word_address[3]
.sym 20904 $PACKER_VCC_NET
.sym 20911 io_wdata[1]
.sym 20916 $PACKER_VCC_NET
.sym 20917 processor.aluPlus[1]
.sym 20918 RAM.0.0_RDATA_5[1]
.sym 20920 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 20921 io_wdata[0]
.sym 20924 io_wdata[2]
.sym 20927 RAM.0.0_RDATA_8[0]
.sym 20928 io_wdata[4]
.sym 20930 $PACKER_VCC_NET
.sym 20931 RAM.0.0_RDATA_6[1]
.sym 20932 io_wdata[5]
.sym 20933 io_wdata[3]
.sym 20936 $PACKER_VCC_NET
.sym 20940 RAM.0.0_RDATA_4[1]
.sym 20941 io_word_address[1]
.sym 20952 io_word_address[1]
.sym 20955 io_wdata[5]
.sym 20956 $PACKER_VCC_NET
.sym 20957 io_word_address[4]
.sym 20958 io_word_address[5]
.sym 20959 io_wdata[7]
.sym 20962 io_wdata[3]
.sym 20963 io_word_address[3]
.sym 20965 io_word_address[7]
.sym 20966 io_wdata[1]
.sym 20969 io_word_address[8]
.sym 20970 $PACKER_VCC_NET
.sym 20971 io_word_address[6]
.sym 20982 io_word_address[2]
.sym 20983 io_word_address[0]
.sym 20984 RAM.0.8_RDATA_8[1]
.sym 20985 RAM.0.8_RDATA_5[1]
.sym 20986 RAM.0.8_RDATA[1]
.sym 20987 RAM.0.8_RDATA_4[1]
.sym 20988 RAM.0.8_RDATA_6[1]
.sym 20989 RAM.0.8_RDATA_1[1]
.sym 20990 RAM.0.8_RDATA_2[1]
.sym 20991 RAM.0.8_RDATA_3[1]
.sym 21000 io_word_address[1]
.sym 21001 io_word_address[2]
.sym 21003 io_word_address[3]
.sym 21004 io_word_address[4]
.sym 21005 io_word_address[5]
.sym 21006 io_word_address[6]
.sym 21007 io_word_address[7]
.sym 21008 io_word_address[8]
.sym 21009 io_word_address[0]
.sym 21011 pclk$SB_IO_IN_$glb_clk
.sym 21012 $PACKER_VCC_NET
.sym 21013 $PACKER_VCC_NET
.sym 21014 io_wdata[5]
.sym 21016 io_wdata[3]
.sym 21018 io_wdata[7]
.sym 21020 io_wdata[1]
.sym 21030 reset_cnt[13]
.sym 21031 io_word_address[3]
.sym 21034 processor.cycles[1]
.sym 21041 io_wdata[0]
.sym 21044 io_word_address[2]
.sym 21047 io_word_address[7]
.sym 21049 RAM.0.8_RDATA_5[1]
.sym 21056 io_word_address[0]
.sym 21057 io_word_address[4]
.sym 21061 io_wdata[6]
.sym 21062 io_wdata[0]
.sym 21063 io_word_address[3]
.sym 21067 io_word_address[5]
.sym 21071 io_wdata[4]
.sym 21072 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
.sym 21074 $PACKER_VCC_NET
.sym 21076 io_word_address[7]
.sym 21077 io_word_address[2]
.sym 21080 io_wdata[2]
.sym 21081 io_word_address[1]
.sym 21082 io_word_address[8]
.sym 21084 io_word_address[6]
.sym 21086 processor.isJAL_SB_LUT4_I1_O[22]
.sym 21087 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 21088 processor.isJAL_SB_LUT4_I1_O[12]
.sym 21089 processor.isJAL_SB_LUT4_I1_O[15]
.sym 21090 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 21091 processor.isJAL_SB_LUT4_I1_O[10]
.sym 21092 processor.state[1]
.sym 21093 processor.loadstore_addr_SB_LUT4_O_7_I2[0]
.sym 21102 io_word_address[1]
.sym 21103 io_word_address[2]
.sym 21105 io_word_address[3]
.sym 21106 io_word_address[4]
.sym 21107 io_word_address[5]
.sym 21108 io_word_address[6]
.sym 21109 io_word_address[7]
.sym 21110 io_word_address[8]
.sym 21111 io_word_address[0]
.sym 21113 pclk$SB_IO_IN_$glb_clk
.sym 21114 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[0]
.sym 21115 io_wdata[0]
.sym 21117 io_wdata[4]
.sym 21119 io_wdata[2]
.sym 21121 io_wdata[6]
.sym 21123 $PACKER_VCC_NET
.sym 21127 io_word_address[4]
.sym 21133 io_word_address[4]
.sym 21135 io_word_address[5]
.sym 21140 io_word_address[1]
.sym 21141 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21142 RAM.0.8_RDATA_4[1]
.sym 21143 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21144 RAM.0.8_RDATA_2[0]
.sym 21145 io_word_address[2]
.sym 21146 RAM.0.10_RDATA[2]
.sym 21147 io_word_address[1]
.sym 21148 io_word_address[1]
.sym 21149 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 21151 $PACKER_VCC_NET
.sym 21156 io_word_address[3]
.sym 21157 io_word_address[8]
.sym 21158 io_word_address[1]
.sym 21159 io_wdata[1]
.sym 21161 io_word_address[6]
.sym 21166 io_wdata[3]
.sym 21167 io_word_address[0]
.sym 21170 io_wdata[7]
.sym 21172 io_word_address[5]
.sym 21174 $PACKER_VCC_NET
.sym 21175 io_wdata[5]
.sym 21176 $PACKER_VCC_NET
.sym 21177 io_word_address[4]
.sym 21182 io_word_address[2]
.sym 21185 io_word_address[7]
.sym 21188 processor.Jimm[16]
.sym 21189 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 21190 RAM.0.8_RDATA_3_SB_LUT4_I1_O[1]
.sym 21191 processor.Bimm[11]
.sym 21192 processor.Iimm[0]
.sym 21193 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 21194 processor.mem_rdata_SB_LUT4_O_25_I2[1]
.sym 21195 processor.instr[5]
.sym 21204 io_word_address[1]
.sym 21205 io_word_address[2]
.sym 21207 io_word_address[3]
.sym 21208 io_word_address[4]
.sym 21209 io_word_address[5]
.sym 21210 io_word_address[6]
.sym 21211 io_word_address[7]
.sym 21212 io_word_address[8]
.sym 21213 io_word_address[0]
.sym 21215 pclk$SB_IO_IN_$glb_clk
.sym 21216 $PACKER_VCC_NET
.sym 21217 $PACKER_VCC_NET
.sym 21218 io_wdata[5]
.sym 21220 io_wdata[3]
.sym 21222 io_wdata[7]
.sym 21224 io_wdata[1]
.sym 21229 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 21233 io_wdata[1]
.sym 21234 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 21235 io_word_address[0]
.sym 21238 processor.isJAL_SB_LUT4_I1_O[17]
.sym 21242 processor.loadstore_addr[23]
.sym 21243 processor.Iimm[0]
.sym 21244 mem_rdata[20]
.sym 21245 processor.isJAL_SB_LUT4_I1_O[11]
.sym 21247 processor.Bimm[12]
.sym 21248 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21249 processor.instr[5]
.sym 21250 io_wdata[4]
.sym 21251 $PACKER_VCC_NET
.sym 21252 processor.isJAL_SB_LUT4_I1_O[13]
.sym 21253 io_wdata[2]
.sym 21259 io_wdata[2]
.sym 21264 io_word_address[7]
.sym 21265 io_word_address[8]
.sym 21268 io_wdata[0]
.sym 21269 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[8]
.sym 21275 io_wdata[4]
.sym 21278 $PACKER_VCC_NET
.sym 21280 io_word_address[3]
.sym 21282 io_word_address[4]
.sym 21283 io_word_address[0]
.sym 21284 io_word_address[6]
.sym 21285 io_word_address[1]
.sym 21286 io_wdata[6]
.sym 21287 io_word_address[5]
.sym 21288 io_word_address[2]
.sym 21290 uart.wstrb_SB_LUT4_O_I3[0]
.sym 21291 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21292 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21293 processor.isJAL_SB_LUT4_I1_O[13]
.sym 21294 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 21295 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[2]
.sym 21296 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 21297 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 21306 io_word_address[1]
.sym 21307 io_word_address[2]
.sym 21309 io_word_address[3]
.sym 21310 io_word_address[4]
.sym 21311 io_word_address[5]
.sym 21312 io_word_address[6]
.sym 21313 io_word_address[7]
.sym 21314 io_word_address[8]
.sym 21315 io_word_address[0]
.sym 21317 pclk$SB_IO_IN_$glb_clk
.sym 21318 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[8]
.sym 21319 io_wdata[0]
.sym 21321 io_wdata[4]
.sym 21323 io_wdata[2]
.sym 21325 io_wdata[6]
.sym 21327 $PACKER_VCC_NET
.sym 21332 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 21334 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 21338 RAM.0.8_RDATA_6[0]
.sym 21339 mem_rdata[7]
.sym 21340 RAM.0.10_RDATA[2]
.sym 21341 io_word_address[8]
.sym 21342 mem_rdata[16]
.sym 21344 $PACKER_VCC_NET
.sym 21345 io_wdata[5]
.sym 21346 processor.loadstore_addr[1]
.sym 21347 processor.Bimm[2]
.sym 21348 RAM.0.8_RDATA[0]
.sym 21349 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 21350 io_wdata[16]
.sym 21351 processor.PCplusImm[23]
.sym 21352 $PACKER_VCC_NET
.sym 21353 uart.wstrb_SB_LUT4_O_I3[0]
.sym 21354 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 21355 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21360 io_word_address[5]
.sym 21365 io_word_address[4]
.sym 21367 io_word_address[6]
.sym 21368 io_wdata[5]
.sym 21369 io_word_address[1]
.sym 21372 io_word_address[2]
.sym 21373 io_word_address[7]
.sym 21377 io_wdata[7]
.sym 21378 $PACKER_VCC_NET
.sym 21379 io_wdata[1]
.sym 21387 io_word_address[3]
.sym 21388 io_word_address[8]
.sym 21389 $PACKER_VCC_NET
.sym 21390 io_wdata[3]
.sym 21391 io_word_address[0]
.sym 21392 processor.instr[2]
.sym 21393 processor.isJAL_SB_LUT4_I1_O[11]
.sym 21394 hwconfig.rdata_SB_LUT4_O_I3[1]
.sym 21395 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 21396 processor.registerFile.0.0_WCLKE
.sym 21397 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 21398 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 21399 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 21408 io_word_address[1]
.sym 21409 io_word_address[2]
.sym 21411 io_word_address[3]
.sym 21412 io_word_address[4]
.sym 21413 io_word_address[5]
.sym 21414 io_word_address[6]
.sym 21415 io_word_address[7]
.sym 21416 io_word_address[8]
.sym 21417 io_word_address[0]
.sym 21419 pclk$SB_IO_IN_$glb_clk
.sym 21420 $PACKER_VCC_NET
.sym 21421 $PACKER_VCC_NET
.sym 21422 io_wdata[5]
.sym 21424 io_wdata[3]
.sym 21426 io_wdata[7]
.sym 21428 io_wdata[1]
.sym 21436 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21438 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 21439 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 21440 processor.cycles[23]
.sym 21443 processor.state_SB_LUT4_I3_O
.sym 21444 processor.instr[4]
.sym 21446 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 21447 io_wdata[17]
.sym 21448 io_word_address[2]
.sym 21451 RAM.0.8_RDATA_1[0]
.sym 21452 io_word_address[2]
.sym 21453 processor.Bimm[11]
.sym 21454 io_word_address[2]
.sym 21455 io_word_address[7]
.sym 21457 mem_address_SB_LUT4_O_I3[2]
.sym 21465 io_word_address[2]
.sym 21468 io_word_address[3]
.sym 21469 io_wdata[22]
.sym 21470 io_word_address[4]
.sym 21471 io_word_address[0]
.sym 21473 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 21474 io_wdata[20]
.sym 21475 io_word_address[5]
.sym 21476 io_word_address[6]
.sym 21478 io_word_address[7]
.sym 21479 io_word_address[8]
.sym 21482 $PACKER_VCC_NET
.sym 21486 io_wdata[18]
.sym 21488 io_wdata[16]
.sym 21489 io_word_address[1]
.sym 21494 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 21495 mem_rdata[6]
.sym 21496 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 21497 mem_rdata[22]
.sym 21498 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 21499 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[3]
.sym 21500 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 21501 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 21510 io_word_address[1]
.sym 21511 io_word_address[2]
.sym 21513 io_word_address[3]
.sym 21514 io_word_address[4]
.sym 21515 io_word_address[5]
.sym 21516 io_word_address[6]
.sym 21517 io_word_address[7]
.sym 21518 io_word_address[8]
.sym 21519 io_word_address[0]
.sym 21521 pclk$SB_IO_IN_$glb_clk
.sym 21522 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[10]
.sym 21523 io_wdata[16]
.sym 21525 io_wdata[20]
.sym 21527 io_wdata[18]
.sym 21529 io_wdata[22]
.sym 21531 $PACKER_VCC_NET
.sym 21536 processor.Bimm[1]
.sym 21538 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 21539 io_wdata[6]
.sym 21542 io_wdata[20]
.sym 21544 io_word_address[6]
.sym 21545 io_wdata[22]
.sym 21548 io_word_address[1]
.sym 21549 RAM.0.10_RDATA_6[0]
.sym 21550 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 21551 $PACKER_VCC_NET
.sym 21552 $PACKER_VCC_NET
.sym 21554 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21555 io_word_address[1]
.sym 21556 RAM.0.2_RDATA_3[0]
.sym 21557 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21558 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 21559 mem_rdata[21]
.sym 21566 $PACKER_VCC_NET
.sym 21568 io_word_address[3]
.sym 21569 io_word_address[6]
.sym 21570 io_word_address[1]
.sym 21574 io_wdata[19]
.sym 21576 io_word_address[8]
.sym 21577 $PACKER_VCC_NET
.sym 21579 io_word_address[0]
.sym 21580 io_word_address[5]
.sym 21583 io_wdata[23]
.sym 21585 io_wdata[17]
.sym 21587 io_word_address[4]
.sym 21588 io_wdata[21]
.sym 21590 io_word_address[2]
.sym 21593 io_word_address[7]
.sym 21596 RAM.0.10_RDATA_4[1]
.sym 21597 RAM.0.10_RDATA_8[1]
.sym 21598 processor.writeBackData_SB_LUT4_O_8_I2[2]
.sym 21599 RAM.0.10_RDATA[1]
.sym 21600 mem_rdata[17]
.sym 21601 mem_address_SB_LUT4_O_I3[2]
.sym 21602 processor.state[0]
.sym 21603 RAM.0.10_RDATA_3[1]
.sym 21612 io_word_address[1]
.sym 21613 io_word_address[2]
.sym 21615 io_word_address[3]
.sym 21616 io_word_address[4]
.sym 21617 io_word_address[5]
.sym 21618 io_word_address[6]
.sym 21619 io_word_address[7]
.sym 21620 io_word_address[8]
.sym 21621 io_word_address[0]
.sym 21623 pclk$SB_IO_IN_$glb_clk
.sym 21624 $PACKER_VCC_NET
.sym 21625 $PACKER_VCC_NET
.sym 21626 io_wdata[21]
.sym 21628 io_wdata[19]
.sym 21630 io_wdata[23]
.sym 21632 io_wdata[17]
.sym 21640 io_wdata[19]
.sym 21641 mem_rdata[22]
.sym 21642 processor.state_SB_LUT4_I3_O
.sym 21644 processor.loadstore_addr[1]
.sym 21648 RAM.0.10_RDATA_1[0]
.sym 21650 RAM.0.2_RDATA_4[0]
.sym 21651 RAM.0.10_RDATA_2[0]
.sym 21652 mem_rdata[20]
.sym 21654 $PACKER_VCC_NET
.sym 21655 processor.Bimm[12]
.sym 21656 hwconfig_rdata[11]
.sym 21657 processor.Bimm[11]
.sym 21660 RAM.0.2_RDATA_2[0]
.sym 21661 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 21666 io_word_address[3]
.sym 21667 io_word_address[8]
.sym 21671 io_wdata[18]
.sym 21674 io_wdata[20]
.sym 21677 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[6]
.sym 21679 $PACKER_VCC_NET
.sym 21682 io_word_address[7]
.sym 21683 io_word_address[2]
.sym 21684 io_word_address[0]
.sym 21689 io_wdata[22]
.sym 21692 io_word_address[6]
.sym 21693 io_word_address[1]
.sym 21694 io_word_address[4]
.sym 21695 io_word_address[5]
.sym 21696 io_wdata[16]
.sym 21698 RAM.0.10_RDATA_6[1]
.sym 21699 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 21700 processor.writeBackData[23]
.sym 21701 io_rdata[7]
.sym 21702 RAM.0.10_RDATA_2[1]
.sym 21703 mem_rdata[21]
.sym 21704 processor.writeBackData_SB_LUT4_O_11_I2[2]
.sym 21705 mem_rdata[20]
.sym 21714 io_word_address[1]
.sym 21715 io_word_address[2]
.sym 21717 io_word_address[3]
.sym 21718 io_word_address[4]
.sym 21719 io_word_address[5]
.sym 21720 io_word_address[6]
.sym 21721 io_word_address[7]
.sym 21722 io_word_address[8]
.sym 21723 io_word_address[0]
.sym 21725 pclk$SB_IO_IN_$glb_clk
.sym 21726 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[6]
.sym 21727 io_wdata[16]
.sym 21729 io_wdata[20]
.sym 21731 io_wdata[18]
.sym 21733 io_wdata[22]
.sym 21735 $PACKER_VCC_NET
.sym 21740 io_wdata[20]
.sym 21743 RAM.0.10_RDATA[1]
.sym 21748 io_rdata_SB_DFFSR_Q_R
.sym 21749 RAM.0.10_RDATA[2]
.sym 21750 RAM.0.2_RDATA_5[1]
.sym 21752 RAM.0.2_RDATA[0]
.sym 21753 io_wdata[5]
.sym 21754 processor.loadstore_addr[1]
.sym 21755 mem_rdata[21]
.sym 21756 processor.writeBackData[21]
.sym 21758 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 21759 mem_rdata[20]
.sym 21760 processor.Jimm[13]
.sym 21761 uart.wstrb_SB_LUT4_O_I3[0]
.sym 21762 io_wdata[16]
.sym 21763 $PACKER_VCC_NET
.sym 21768 io_word_address[5]
.sym 21772 io_word_address[0]
.sym 21775 io_word_address[6]
.sym 21778 io_wdata[23]
.sym 21781 $PACKER_VCC_NET
.sym 21783 io_word_address[3]
.sym 21785 io_word_address[2]
.sym 21786 $PACKER_VCC_NET
.sym 21787 io_word_address[4]
.sym 21789 io_wdata[19]
.sym 21792 io_word_address[8]
.sym 21796 io_wdata[17]
.sym 21797 io_word_address[7]
.sym 21798 io_wdata[21]
.sym 21799 io_word_address[1]
.sym 21800 processor.writeBackData[21]
.sym 21801 processor.writeBackData_SB_LUT4_O_11_I2[1]
.sym 21802 processor.writeBackData[20]
.sym 21803 processor.writeBackData_SB_LUT4_O_10_I2[2]
.sym 21804 io_wdata[17]
.sym 21805 uart.the_buart.recv_pattern[0]
.sym 21806 io_wdata[21]
.sym 21807 processor.writeBackData_SB_LUT4_O_10_I2[1]
.sym 21816 io_word_address[1]
.sym 21817 io_word_address[2]
.sym 21819 io_word_address[3]
.sym 21820 io_word_address[4]
.sym 21821 io_word_address[5]
.sym 21822 io_word_address[6]
.sym 21823 io_word_address[7]
.sym 21824 io_word_address[8]
.sym 21825 io_word_address[0]
.sym 21827 pclk$SB_IO_IN_$glb_clk
.sym 21828 $PACKER_VCC_NET
.sym 21829 $PACKER_VCC_NET
.sym 21830 io_wdata[21]
.sym 21832 io_wdata[19]
.sym 21834 io_wdata[23]
.sym 21836 io_wdata[17]
.sym 21848 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 21849 $PACKER_VCC_NET
.sym 21851 io_word_address[3]
.sym 21853 processor.writeBackData[23]
.sym 21854 RAM.0.2_RDATA_7[0]
.sym 21855 io_wdata[17]
.sym 21856 uart.rx_data[7]
.sym 21857 processor.rs2[31]
.sym 21859 processor.writeBackData[27]
.sym 21860 mem_rdata[21]
.sym 21861 processor.writeBackData[29]
.sym 21862 RAM.0.2_RDATA_5[0]
.sym 21863 io_word_address[7]
.sym 21864 io_word_address[2]
.sym 21865 processor.rs2[29]
.sym 21871 processor.writeBackData[20]
.sym 21872 processor.writeBackData[24]
.sym 21873 processor.Bimm[1]
.sym 21874 processor.writeBackData[28]
.sym 21876 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21877 processor.Bimm[3]
.sym 21881 processor.registerFile.0.0_WCLKE
.sym 21883 processor.writeBackData[26]
.sym 21884 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21886 processor.Bimm[2]
.sym 21889 processor.writeBackData[18]
.sym 21890 processor.Bimm[11]
.sym 21893 processor.writeBackData[22]
.sym 21896 processor.writeBackData[16]
.sym 21897 processor.writeBackData[30]
.sym 21899 $PACKER_VCC_NET
.sym 21901 processor.Bimm[4]
.sym 21902 io_rdata[8]
.sym 21903 io_word_address[1]
.sym 21904 uart_rdata_SB_LUT4_O_I2[0]
.sym 21905 io_wdata[16]
.sym 21906 uart.brk_SB_LUT4_I2_O[0]
.sym 21907 io_rdata[9]
.sym 21908 uart.brk_SB_LUT4_I2_I1[3]
.sym 21909 uart.brk_SB_LUT4_I2_I1[1]
.sym 21910 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21911 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21912 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21913 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21914 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21915 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21916 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21917 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21918 processor.Bimm[11]
.sym 21919 processor.Bimm[1]
.sym 21921 processor.Bimm[2]
.sym 21922 processor.Bimm[3]
.sym 21923 processor.Bimm[4]
.sym 21929 pclk$SB_IO_IN_$glb_clk
.sym 21930 processor.registerFile.0.0_WCLKE
.sym 21931 processor.writeBackData[16]
.sym 21932 processor.writeBackData[24]
.sym 21933 processor.writeBackData[20]
.sym 21934 processor.writeBackData[28]
.sym 21935 processor.writeBackData[18]
.sym 21936 processor.writeBackData[26]
.sym 21937 processor.writeBackData[22]
.sym 21938 processor.writeBackData[30]
.sym 21939 $PACKER_VCC_NET
.sym 21945 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 21949 processor.Bimm[1]
.sym 21954 processor.rs2[18]
.sym 21955 processor.writeBackData[20]
.sym 21956 RAM.0.2_RDATA_3[0]
.sym 21957 processor.rs2[20]
.sym 21958 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 21959 $PACKER_VCC_NET
.sym 21961 io_word_address[2]
.sym 21964 io_wdata[21]
.sym 21965 RAM.0.2_RDATA_6[0]
.sym 21966 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 21967 io_word_address[1]
.sym 21972 mem_rdata[24]
.sym 21974 processor.state_SB_LUT4_I3_O
.sym 21980 processor.writeBackData[21]
.sym 21981 processor.writeBackData[25]
.sym 21982 mem_rdata[23]
.sym 21983 mem_rdata[22]
.sym 21985 mem_rdata[20]
.sym 21991 processor.writeBackData[23]
.sym 21992 processor.writeBackData[31]
.sym 21994 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 21996 processor.writeBackData[17]
.sym 21997 processor.writeBackData[27]
.sym 21998 mem_rdata[21]
.sym 21999 processor.writeBackData[29]
.sym 22000 processor.writeBackData[19]
.sym 22001 $PACKER_VCC_NET
.sym 22002 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22005 uart.the_buart.recv_divcnt[5]
.sym 22006 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 22007 oled_cs$SB_IO_OUT
.sym 22008 $PACKER_VCC_NET
.sym 22009 $PACKER_VCC_NET
.sym 22010 uart.the_buart.recv_divcnt[1]
.sym 22011 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 22012 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22013 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22014 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22015 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22016 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22017 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22018 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22019 processor.registerFile.0.0_WCLKE_SB_LUT4_I3_O
.sym 22020 mem_rdata[20]
.sym 22021 mem_rdata[21]
.sym 22023 mem_rdata[22]
.sym 22024 mem_rdata[23]
.sym 22025 mem_rdata[24]
.sym 22031 pclk$SB_IO_IN_$glb_clk
.sym 22032 processor.state_SB_LUT4_I3_O
.sym 22033 $PACKER_VCC_NET
.sym 22034 processor.writeBackData[21]
.sym 22035 processor.writeBackData[29]
.sym 22036 processor.writeBackData[19]
.sym 22037 processor.writeBackData[27]
.sym 22038 processor.writeBackData[23]
.sym 22039 processor.writeBackData[31]
.sym 22040 processor.writeBackData[17]
.sym 22041 processor.writeBackData[25]
.sym 22046 mem_rdata[24]
.sym 22053 io_rdata[8]
.sym 22055 processor.loadstore_addr[1]
.sym 22056 io_word_address[5]
.sym 22059 io_word_address[6]
.sym 22060 processor.Bimm[11]
.sym 22061 io_wdata[17]
.sym 22062 RAM.0.2_RDATA_4[0]
.sym 22063 uart.the_buart.recv_pattern[0]
.sym 22064 $PACKER_VCC_NET
.sym 22067 RAM.0.2_RDATA_2[0]
.sym 22076 io_word_address[3]
.sym 22077 io_wdata[16]
.sym 22079 io_word_address[8]
.sym 22083 io_word_address[1]
.sym 22084 io_word_address[4]
.sym 22085 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.sym 22086 io_wdata[18]
.sym 22087 $PACKER_VCC_NET
.sym 22091 io_word_address[6]
.sym 22093 io_word_address[2]
.sym 22096 io_word_address[7]
.sym 22102 io_wdata[22]
.sym 22103 io_word_address[5]
.sym 22104 io_wdata[20]
.sym 22105 io_word_address[0]
.sym 22107 $PACKER_VCC_NET
.sym 22108 uart.the_buart.recv_divcnt[2]
.sym 22109 uart.the_buart.recv_divcnt[3]
.sym 22110 uart.the_buart.recv_divcnt[4]
.sym 22111 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 22112 uart.the_buart.recv_divcnt[0]
.sym 22122 io_word_address[1]
.sym 22123 io_word_address[2]
.sym 22125 io_word_address[3]
.sym 22126 io_word_address[4]
.sym 22127 io_word_address[5]
.sym 22128 io_word_address[6]
.sym 22129 io_word_address[7]
.sym 22130 io_word_address[8]
.sym 22131 io_word_address[0]
.sym 22133 pclk$SB_IO_IN_$glb_clk
.sym 22134 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[2]
.sym 22135 io_wdata[16]
.sym 22137 io_wdata[20]
.sym 22139 io_wdata[18]
.sym 22141 io_wdata[22]
.sym 22143 $PACKER_VCC_NET
.sym 22151 oled_cs_SB_LUT4_O_I3
.sym 22162 io_word_address[7]
.sym 22164 RAM.0.2_RDATA[0]
.sym 22166 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 22169 io_word_address[1]
.sym 22171 $PACKER_VCC_NET
.sym 22176 io_word_address[5]
.sym 22179 io_wdata[23]
.sym 22181 io_wdata[19]
.sym 22187 io_word_address[3]
.sym 22188 io_word_address[2]
.sym 22189 io_word_address[7]
.sym 22192 io_word_address[1]
.sym 22193 io_wdata[21]
.sym 22194 $PACKER_VCC_NET
.sym 22195 io_word_address[4]
.sym 22197 io_word_address[6]
.sym 22199 io_wdata[17]
.sym 22200 io_word_address[8]
.sym 22203 io_word_address[0]
.sym 22205 $PACKER_VCC_NET
.sym 22208 uart.the_buart.recv_baud_clk
.sym 22209 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 22211 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 22213 $PACKER_VCC_NET
.sym 22214 uart.brk_SB_LUT4_I2_O[1]
.sym 22215 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 22224 io_word_address[1]
.sym 22225 io_word_address[2]
.sym 22227 io_word_address[3]
.sym 22228 io_word_address[4]
.sym 22229 io_word_address[5]
.sym 22230 io_word_address[6]
.sym 22231 io_word_address[7]
.sym 22232 io_word_address[8]
.sym 22233 io_word_address[0]
.sym 22235 pclk$SB_IO_IN_$glb_clk
.sym 22236 $PACKER_VCC_NET
.sym 22237 $PACKER_VCC_NET
.sym 22238 io_wdata[21]
.sym 22240 io_wdata[19]
.sym 22242 io_wdata[23]
.sym 22244 io_wdata[17]
.sym 22258 io_word_address[7]
.sym 22259 $PACKER_VCC_NET
.sym 22267 io_word_address[3]
.sym 22268 io_wdata[31]
.sym 22270 io_wdata[24]
.sym 22279 io_wdata[30]
.sym 22282 io_word_address[3]
.sym 22288 io_word_address[6]
.sym 22289 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[7]
.sym 22291 io_word_address[5]
.sym 22292 io_word_address[2]
.sym 22294 io_word_address[0]
.sym 22295 io_wdata[24]
.sym 22298 $PACKER_VCC_NET
.sym 22299 io_word_address[8]
.sym 22300 io_word_address[7]
.sym 22301 io_wdata[28]
.sym 22302 io_word_address[4]
.sym 22304 io_wdata[26]
.sym 22307 io_word_address[1]
.sym 22311 uart.the_buart.recv_divcnt[6]
.sym 22312 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 22326 io_word_address[1]
.sym 22327 io_word_address[2]
.sym 22329 io_word_address[3]
.sym 22330 io_word_address[4]
.sym 22331 io_word_address[5]
.sym 22332 io_word_address[6]
.sym 22333 io_word_address[7]
.sym 22334 io_word_address[8]
.sym 22335 io_word_address[0]
.sym 22337 pclk$SB_IO_IN_$glb_clk
.sym 22338 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O[7]
.sym 22339 io_wdata[24]
.sym 22341 io_wdata[28]
.sym 22343 io_wdata[26]
.sym 22345 io_wdata[30]
.sym 22347 $PACKER_VCC_NET
.sym 22351 io_word_address[4]
.sym 22363 io_wdata[30]
.sym 22364 io_word_address[1]
.sym 22369 io_word_address[2]
.sym 22380 io_word_address[0]
.sym 22381 io_word_address[6]
.sym 22382 io_word_address[5]
.sym 22389 io_word_address[1]
.sym 22392 io_word_address[2]
.sym 22393 io_word_address[3]
.sym 22394 io_wdata[29]
.sym 22398 $PACKER_VCC_NET
.sym 22399 io_word_address[8]
.sym 22400 $PACKER_VCC_NET
.sym 22402 io_word_address[7]
.sym 22403 io_word_address[4]
.sym 22406 io_wdata[31]
.sym 22408 io_wdata[27]
.sym 22410 io_wdata[25]
.sym 22424 io_word_address[1]
.sym 22425 io_word_address[2]
.sym 22427 io_word_address[3]
.sym 22428 io_word_address[4]
.sym 22429 io_word_address[5]
.sym 22430 io_word_address[6]
.sym 22431 io_word_address[7]
.sym 22432 io_word_address[8]
.sym 22433 io_word_address[0]
.sym 22435 pclk$SB_IO_IN_$glb_clk
.sym 22436 $PACKER_VCC_NET
.sym 22437 $PACKER_VCC_NET
.sym 22438 io_wdata[29]
.sym 22440 io_wdata[27]
.sym 22442 io_wdata[31]
.sym 22444 io_wdata[25]
.sym 22462 RXD$SB_IO_IN
.sym 22467 RAM.0.3_RDATA_1[1]
.sym 22513 processor.state_SB_LUT4_I3_O
.sym 22542 reset_cnt[0]
.sym 22543 reset_cnt[1]
.sym 22544 reset_cnt[2]
.sym 22545 reset_cnt[3]
.sym 22546 reset_cnt[4]
.sym 22547 reset_cnt[5]
.sym 22548 reset_cnt[6]
.sym 22549 reset_cnt[7]
.sym 22552 processor.loadstore_addr[23]
.sym 22554 io_wdata[0]
.sym 22557 io_wdata[1]
.sym 22560 processor.Jimm[13]
.sym 22561 processor.state[1]
.sym 22564 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[2]
.sym 22600 reset_cnt[0]
.sym 22601 processor.cycles[0]
.sym 22603 reset_cnt[3]
.sym 22604 reset_cnt[4]
.sym 22607 reset_cnt[7]
.sym 22609 reset_cnt[1]
.sym 22610 reset_cnt[2]
.sym 22613 reset_cnt[5]
.sym 22614 reset_cnt[6]
.sym 22625 processor.cycles[0]
.sym 22629 reset_cnt[4]
.sym 22630 reset_cnt[6]
.sym 22631 reset_cnt[5]
.sym 22632 reset_cnt[7]
.sym 22647 reset_cnt[3]
.sym 22648 reset_cnt[0]
.sym 22649 reset_cnt[2]
.sym 22650 reset_cnt[1]
.sym 22664 pclk$SB_IO_IN_$glb_clk
.sym 22670 reset_cnt[8]
.sym 22671 reset_cnt[9]
.sym 22672 reset_cnt[10]
.sym 22673 reset_cnt[11]
.sym 22674 reset_cnt[12]
.sym 22675 reset_cnt[13]
.sym 22676 reset_cnt[14]
.sym 22677 reset_cnt[15]
.sym 22680 io_word_address[1]
.sym 22723 processor.cycles[0]
.sym 22736 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22748 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22749 processor.PC_SB_DFFESR_Q_22_E
.sym 22750 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 22751 processor.PC[1]
.sym 22752 processor.aluPlus[1]
.sym 22753 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 22754 reset_cnt[13]
.sym 22757 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 22758 processor.cycles[1]
.sym 22760 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 22761 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 22762 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 22763 reset_cnt[8]
.sym 22764 reset_cnt[9]
.sym 22765 uart.brk_SB_LUT4_I3_O[0]
.sym 22766 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22767 reset_cnt[12]
.sym 22768 processor.PCplusImm[1]
.sym 22769 io_word_address[1]
.sym 22770 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22772 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22773 reset_cnt[10]
.sym 22774 reset_cnt[11]
.sym 22776 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 22777 reset_cnt[14]
.sym 22778 reset_cnt[15]
.sym 22780 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 22782 processor.PC[1]
.sym 22783 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 22787 io_word_address[1]
.sym 22792 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22793 processor.PCplusImm[1]
.sym 22795 processor.aluPlus[1]
.sym 22798 processor.PCplusImm[1]
.sym 22799 processor.cycles[1]
.sym 22800 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22801 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 22804 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 22805 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 22806 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 22807 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 22810 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 22811 uart.brk_SB_LUT4_I3_O[0]
.sym 22812 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22813 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22816 reset_cnt[15]
.sym 22817 reset_cnt[13]
.sym 22818 reset_cnt[12]
.sym 22819 reset_cnt[14]
.sym 22822 reset_cnt[10]
.sym 22823 reset_cnt[11]
.sym 22824 reset_cnt[9]
.sym 22825 reset_cnt[8]
.sym 22826 processor.PC_SB_DFFESR_Q_22_E
.sym 22827 pclk$SB_IO_IN_$glb_clk
.sym 22828 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 22831 uart.brk_SB_LUT4_I3_O[0]
.sym 22840 RAM.0.0_RDATA[2]
.sym 22843 processor.PC_SB_DFFESR_Q_22_E
.sym 22847 processor.PC[1]
.sym 22853 RAM.0.8_RDATA_6[1]
.sym 22855 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 22856 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22858 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22859 RAM.0.8_RDATA_3[1]
.sym 22860 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 22861 RAM.0.8_RDATA_8[1]
.sym 22862 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 22863 processor.state_SB_DFFSS_Q_D[1]
.sym 22864 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 22871 RAM.0.0_RDATA_5[1]
.sym 22872 RAM.0.0_RDATA_6[0]
.sym 22874 RAM.0.0_RDATA_5[0]
.sym 22875 RAM.0.0_RDATA_6[1]
.sym 22876 RAM.0.0_RDATA_4[0]
.sym 22878 RAM.0.0_RDATA_7[0]
.sym 22879 RAM.0.0_RDATA_8[0]
.sym 22883 RAM.0.0_RDATA_4[1]
.sym 22886 RAM.0.0_RDATA_3[0]
.sym 22888 RAM.0.0_RDATA_2[0]
.sym 22890 RAM.0.0_RDATA_1[1]
.sym 22892 RAM.0.0_RDATA[1]
.sym 22893 RAM.0.0_RDATA[2]
.sym 22894 RAM.0.0_RDATA_3[1]
.sym 22896 RAM.0.0_RDATA_2[1]
.sym 22898 RAM.0.0_RDATA_1[0]
.sym 22900 RAM.0.0_RDATA[0]
.sym 22904 RAM.0.0_RDATA[2]
.sym 22905 RAM.0.0_RDATA_8[0]
.sym 22906 RAM.0.0_RDATA_7[0]
.sym 22909 RAM.0.0_RDATA[2]
.sym 22910 RAM.0.0_RDATA_5[0]
.sym 22911 RAM.0.0_RDATA_5[1]
.sym 22916 RAM.0.0_RDATA[0]
.sym 22917 RAM.0.0_RDATA[1]
.sym 22918 RAM.0.0_RDATA[2]
.sym 22921 RAM.0.0_RDATA[2]
.sym 22922 RAM.0.0_RDATA_4[1]
.sym 22924 RAM.0.0_RDATA_4[0]
.sym 22927 RAM.0.0_RDATA_6[0]
.sym 22928 RAM.0.0_RDATA[2]
.sym 22930 RAM.0.0_RDATA_6[1]
.sym 22933 RAM.0.0_RDATA_1[0]
.sym 22934 RAM.0.0_RDATA_1[1]
.sym 22935 RAM.0.0_RDATA[2]
.sym 22940 RAM.0.0_RDATA_2[1]
.sym 22941 RAM.0.0_RDATA_2[0]
.sym 22942 RAM.0.0_RDATA[2]
.sym 22945 RAM.0.0_RDATA_3[1]
.sym 22947 RAM.0.0_RDATA[2]
.sym 22948 RAM.0.0_RDATA_3[0]
.sym 22954 processor.state_SB_DFFSR_Q_R
.sym 22955 processor.isJAL_SB_LUT4_I1_O[19]
.sym 22957 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22958 processor.isJAL_SB_LUT4_I1_O[16]
.sym 22959 processor.isJAL_SB_LUT4_I1_O[17]
.sym 22962 $PACKER_VCC_NET
.sym 22963 processor.state[0]
.sym 22975 uart.brk_SB_LUT4_I3_O[0]
.sym 22976 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 22977 processor.instr[4]
.sym 22978 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 22979 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 22981 processor.instr[3]
.sym 22982 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 22983 RAM.0.8_RDATA_1[1]
.sym 22984 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22993 processor.instr[4]
.sym 22995 RAM.0.8_RDATA[0]
.sym 22996 processor.Bimm[11]
.sym 22997 processor.instr[3]
.sym 23000 processor.instr[5]
.sym 23001 processor.Jimm[16]
.sym 23003 RAM.0.8_RDATA[1]
.sym 23004 processor.Bimm[11]
.sym 23005 processor.Iimm[0]
.sym 23007 RAM.0.8_RDATA_2[1]
.sym 23010 processor.Iimm[3]
.sym 23014 processor.Jimm[13]
.sym 23017 processor.instr[4]
.sym 23018 processor.Bimm[12]
.sym 23021 processor.instr[3]
.sym 23022 RAM.0.8_RDATA_2[0]
.sym 23023 processor.state_SB_DFFSS_Q_D[1]
.sym 23024 RAM.0.10_RDATA[2]
.sym 23026 processor.Bimm[12]
.sym 23027 processor.instr[4]
.sym 23028 processor.instr[3]
.sym 23029 processor.Iimm[3]
.sym 23032 RAM.0.8_RDATA[1]
.sym 23033 RAM.0.10_RDATA[2]
.sym 23035 RAM.0.8_RDATA[0]
.sym 23038 processor.Bimm[12]
.sym 23039 processor.Jimm[13]
.sym 23040 processor.instr[4]
.sym 23041 processor.instr[3]
.sym 23044 processor.instr[4]
.sym 23045 processor.Bimm[12]
.sym 23046 processor.Jimm[16]
.sym 23047 processor.instr[3]
.sym 23050 RAM.0.10_RDATA[2]
.sym 23052 RAM.0.8_RDATA_2[0]
.sym 23053 RAM.0.8_RDATA_2[1]
.sym 23056 processor.Bimm[11]
.sym 23057 processor.instr[4]
.sym 23058 processor.Iimm[0]
.sym 23059 processor.instr[3]
.sym 23063 processor.state_SB_DFFSS_Q_D[1]
.sym 23068 processor.instr[5]
.sym 23069 processor.Bimm[11]
.sym 23070 processor.Iimm[0]
.sym 23073 pclk$SB_IO_IN_$glb_clk
.sym 23074 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 23075 processor.isJAL_SB_LUT4_I1_O[18]
.sym 23076 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23077 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 23078 processor.Jimm[19]
.sym 23079 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23080 processor.Jimm[17]
.sym 23081 processor.mem_rdata_SB_LUT4_O_27_I2[1]
.sym 23082 processor.mem_rdata_SB_LUT4_O_28_I2[1]
.sym 23085 processor.Bimm[11]
.sym 23088 processor.isJAL_SB_LUT4_I1_O[16]
.sym 23089 RAM.0.8_RDATA[0]
.sym 23091 processor.Bimm[12]
.sym 23098 processor.state_SB_DFFSR_Q_R
.sym 23099 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23100 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23101 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23102 processor.isJAL_SB_LUT4_I1_O[15]
.sym 23103 processor.instr[4]
.sym 23104 mem_rdata[19]
.sym 23105 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23106 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 23107 processor.instr[3]
.sym 23108 processor.state[1]
.sym 23109 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 23110 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23116 RAM.0.8_RDATA_7[0]
.sym 23118 RAM.0.8_RDATA_5[1]
.sym 23120 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 23121 mem_rdata[16]
.sym 23122 RAM.0.8_RDATA_4[1]
.sym 23124 mem_rdata[7]
.sym 23125 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23127 RAM.0.10_RDATA[2]
.sym 23128 RAM.0.8_RDATA_5[0]
.sym 23130 RAM.0.8_RDATA_4[0]
.sym 23131 RAM.0.8_RDATA_3[1]
.sym 23133 RAM.0.8_RDATA_8[1]
.sym 23140 RAM.0.8_RDATA_3[0]
.sym 23142 io_rdata[5]
.sym 23143 mem_rdata[20]
.sym 23150 mem_rdata[16]
.sym 23156 RAM.0.10_RDATA[2]
.sym 23157 RAM.0.8_RDATA_5[0]
.sym 23158 RAM.0.8_RDATA_5[1]
.sym 23161 RAM.0.8_RDATA_3[1]
.sym 23162 RAM.0.8_RDATA_3[0]
.sym 23163 RAM.0.10_RDATA[2]
.sym 23167 mem_rdata[7]
.sym 23173 mem_rdata[20]
.sym 23179 RAM.0.8_RDATA_8[1]
.sym 23180 RAM.0.8_RDATA_7[0]
.sym 23182 RAM.0.10_RDATA[2]
.sym 23185 RAM.0.8_RDATA_4[1]
.sym 23186 RAM.0.8_RDATA_4[0]
.sym 23187 RAM.0.10_RDATA[2]
.sym 23192 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 23193 io_rdata[5]
.sym 23194 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23195 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 23196 pclk$SB_IO_IN_$glb_clk
.sym 23198 processor.instr[4]
.sym 23199 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23200 processor.instr[3]
.sym 23201 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 23202 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 23203 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23204 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 23205 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23208 io_word_address[7]
.sym 23215 io_word_address[2]
.sym 23216 RAM.0.8_RDATA_1[0]
.sym 23217 processor.Bimm[12]
.sym 23218 processor.Bimm[11]
.sym 23221 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 23222 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23223 RAM.0.8_RDATA_3_SB_LUT4_I1_O[1]
.sym 23224 io_word_address[1]
.sym 23225 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23226 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23227 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 23228 io_rdata[5]
.sym 23229 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23230 processor.mem_rdata_SB_LUT4_O_27_I2[1]
.sym 23231 processor.mem_rdata_SB_LUT4_O_25_I2[1]
.sym 23232 processor.mem_rdata_SB_LUT4_O_28_I2[1]
.sym 23233 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23239 processor.Jimm[16]
.sym 23240 processor.cycles[23]
.sym 23241 processor.PCplus4[16]
.sym 23243 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 23247 processor.instr[2]
.sym 23248 processor.Bimm[12]
.sym 23250 processor.loadstore_addr[20]
.sym 23251 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23252 processor.Iimm[0]
.sym 23254 processor.instr[5]
.sym 23255 uart.wstrb_SB_LUT4_O_I3[0]
.sym 23256 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 23257 processor.instr[3]
.sym 23260 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23261 processor.PCplusImm[23]
.sym 23262 mem_address_SB_LUT4_O_I3[2]
.sym 23263 processor.instr[4]
.sym 23264 processor.PCplus4[20]
.sym 23265 processor.Jimm[14]
.sym 23269 processor.PC[20]
.sym 23270 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23272 processor.instr[3]
.sym 23273 processor.instr[4]
.sym 23274 processor.instr[5]
.sym 23275 processor.instr[2]
.sym 23279 uart.wstrb_SB_LUT4_O_I3[0]
.sym 23281 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 23284 processor.instr[5]
.sym 23285 processor.instr[2]
.sym 23286 processor.instr[3]
.sym 23287 processor.instr[4]
.sym 23290 processor.instr[4]
.sym 23291 processor.instr[3]
.sym 23292 processor.Jimm[14]
.sym 23293 processor.Bimm[12]
.sym 23296 processor.Iimm[0]
.sym 23297 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23298 processor.PCplus4[20]
.sym 23299 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23302 processor.cycles[23]
.sym 23303 processor.PCplusImm[23]
.sym 23304 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 23305 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 23309 mem_address_SB_LUT4_O_I3[2]
.sym 23310 processor.loadstore_addr[20]
.sym 23311 processor.PC[20]
.sym 23314 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23315 processor.Jimm[16]
.sym 23316 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23317 processor.PCplus4[16]
.sym 23321 processor.state_SB_DFFSS_Q_D[1]
.sym 23322 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 23323 io_rdata[3]
.sym 23324 mem_rdata[4]
.sym 23325 io_rdata[4]
.sym 23326 io_rdata[0]
.sym 23327 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 23328 mem_rdata[3]
.sym 23331 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 23333 uart.wstrb_SB_LUT4_O_I3[0]
.sym 23335 processor.PCplus4[16]
.sym 23337 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 23338 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23340 processor.PCplus4[17]
.sym 23342 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23345 processor.instr[3]
.sym 23346 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 23347 uart.rx_data[4]
.sym 23348 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 23349 oled_clk_SB_LUT4_I3_1_O[0]
.sym 23350 mem_rdata[2]
.sym 23351 RAM.0.10_RDATA[2]
.sym 23352 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 23353 mem_rdata[17]
.sym 23354 processor.state_SB_DFFSS_Q_D[1]
.sym 23355 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23356 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 23362 processor.PC[23]
.sym 23363 processor.loadstore_addr[23]
.sym 23364 processor.instr[3]
.sym 23366 processor.Bimm[12]
.sym 23367 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23368 processor.loadstore_addr[1]
.sym 23369 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 23370 processor.instr[4]
.sym 23371 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 23372 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 23374 mem_rdata[2]
.sym 23375 processor.Bimm[1]
.sym 23376 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23377 processor.Bimm[2]
.sym 23380 mem_address_SB_LUT4_O_I3[2]
.sym 23382 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23383 processor.Bimm[4]
.sym 23384 processor.Bimm[11]
.sym 23386 processor.Bimm[3]
.sym 23388 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23390 processor.Jimm[12]
.sym 23391 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23392 processor.Jimm[13]
.sym 23393 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 23398 mem_rdata[2]
.sym 23401 processor.instr[4]
.sym 23402 processor.instr[3]
.sym 23403 processor.Jimm[12]
.sym 23404 processor.Bimm[12]
.sym 23407 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23408 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 23409 mem_address_SB_LUT4_O_I3[2]
.sym 23410 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23413 processor.Jimm[13]
.sym 23414 processor.loadstore_addr[1]
.sym 23415 processor.Jimm[12]
.sym 23416 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 23419 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23420 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 23421 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 23422 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 23425 processor.Bimm[3]
.sym 23427 processor.Bimm[4]
.sym 23428 processor.Bimm[2]
.sym 23431 processor.PC[23]
.sym 23432 processor.loadstore_addr[23]
.sym 23433 mem_address_SB_LUT4_O_I3[2]
.sym 23438 processor.Bimm[1]
.sym 23439 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 23440 processor.Bimm[11]
.sym 23441 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 23442 pclk$SB_IO_IN_$glb_clk
.sym 23444 processor.Jimm[18]
.sym 23445 hwconfig_rdata[18]
.sym 23446 processor.state_SB_LUT4_I0_O
.sym 23447 RAM.0.2_RDATA_5_SB_LUT4_I0_O[1]
.sym 23448 processor.state_SB_DFFESR_Q_E
.sym 23449 processor.state_SB_LUT4_I3_O
.sym 23450 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 23451 RAM.0.2_RDATA_1_SB_LUT4_I0_O[1]
.sym 23455 io_wdata[0]
.sym 23462 processor.Bimm[12]
.sym 23466 processor.PCplus4[18]
.sym 23468 mem_rdata[19]
.sym 23469 processor.Bimm[4]
.sym 23470 RAM.0.2_RDATA_1[0]
.sym 23471 processor.state_SB_LUT4_I3_O
.sym 23472 RAM.0.0_RDATA[2]
.sym 23473 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23474 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23475 RAM.0.2_RDATA_1[1]
.sym 23476 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 23477 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 23478 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 23485 RAM.0.10_RDATA_4[1]
.sym 23486 processor.loadstore_addr[1]
.sym 23489 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 23491 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 23492 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23493 RAM.0.8_RDATA_3_SB_LUT4_I1_O[1]
.sym 23494 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23495 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23497 mem_rdata[17]
.sym 23498 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23499 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23500 processor.Iimm[3]
.sym 23501 processor.mem_rdata_SB_LUT4_O_25_I2[1]
.sym 23502 io_rdata[6]
.sym 23503 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23504 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23505 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23506 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 23507 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 23509 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 23511 RAM.0.10_RDATA[2]
.sym 23512 io_rdata[1]
.sym 23513 processor.PCplus4[23]
.sym 23515 RAM.0.10_RDATA_4[0]
.sym 23516 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 23518 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23519 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23520 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 23521 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23524 io_rdata[6]
.sym 23525 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23527 processor.mem_rdata_SB_LUT4_O_25_I2[1]
.sym 23530 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 23531 processor.loadstore_addr[1]
.sym 23533 mem_rdata[17]
.sym 23536 RAM.0.10_RDATA[2]
.sym 23537 RAM.0.10_RDATA_4[1]
.sym 23538 RAM.0.10_RDATA_4[0]
.sym 23539 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23542 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23543 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 23544 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 23545 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 23548 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 23549 processor.Iimm[3]
.sym 23550 processor.PCplus4[23]
.sym 23551 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 23554 io_rdata[1]
.sym 23555 RAM.0.8_RDATA_3_SB_LUT4_I1_O[1]
.sym 23556 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23560 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 23561 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 23563 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23565 pclk$SB_IO_IN_$glb_clk
.sym 23566 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 23567 RAM.0.2_RDATA_1_SB_LUT4_I0_O[0]
.sym 23568 io_rdata[6]
.sym 23569 mem_rdata[2]
.sym 23570 mem_rdata[18]
.sym 23571 io_rdata[18]
.sym 23572 RAM.0.2_RDATA_5_SB_LUT4_I0_O[0]
.sym 23573 mem_rdata[19]
.sym 23574 io_rdata[5]
.sym 23578 io_wdata[1]
.sym 23587 mem_rdata[22]
.sym 23591 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23592 RAM.0.10_RDATA_5[0]
.sym 23593 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 23595 processor.state[0]
.sym 23596 mem_rdata[19]
.sym 23597 processor.state_SB_LUT4_I3_O
.sym 23598 io_rdata[1]
.sym 23599 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 23600 processor.state[1]
.sym 23601 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 23602 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23608 RAM.0.2_RDATA_8[1]
.sym 23609 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23610 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23612 RAM.0.2_RDATA_3[0]
.sym 23614 processor.state[0]
.sym 23616 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 23617 RAM.0.2_RDATA_7[0]
.sym 23618 RAM.0.10_RDATA[2]
.sym 23621 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[3]
.sym 23622 RAM.0.2_RDATA_4[1]
.sym 23623 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 23624 RAM.0.10_RDATA_3[0]
.sym 23626 processor.state_SB_DFFESR_Q_E
.sym 23627 RAM.0.0_RDATA[2]
.sym 23628 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23629 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[2]
.sym 23630 RAM.0.2_RDATA[1]
.sym 23632 RAM.0.2_RDATA_3[1]
.sym 23633 RAM.0.2_RDATA_4[0]
.sym 23635 processor.state[1]
.sym 23636 RAM.0.2_RDATA[0]
.sym 23638 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 23639 RAM.0.10_RDATA_3[1]
.sym 23641 RAM.0.2_RDATA_4[0]
.sym 23642 RAM.0.2_RDATA_4[1]
.sym 23644 RAM.0.0_RDATA[2]
.sym 23648 RAM.0.2_RDATA_8[1]
.sym 23649 RAM.0.0_RDATA[2]
.sym 23650 RAM.0.2_RDATA_7[0]
.sym 23653 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23654 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[2]
.sym 23655 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[3]
.sym 23656 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 23659 RAM.0.2_RDATA[0]
.sym 23660 RAM.0.2_RDATA[1]
.sym 23661 RAM.0.0_RDATA[2]
.sym 23665 RAM.0.10_RDATA_3[1]
.sym 23666 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23667 RAM.0.10_RDATA_3[0]
.sym 23668 RAM.0.10_RDATA[2]
.sym 23672 processor.state[0]
.sym 23674 processor.state[1]
.sym 23677 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23678 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 23679 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 23683 RAM.0.2_RDATA_3[1]
.sym 23685 RAM.0.0_RDATA[2]
.sym 23686 RAM.0.2_RDATA_3[0]
.sym 23687 processor.state_SB_DFFESR_Q_E
.sym 23688 pclk$SB_IO_IN_$glb_clk
.sym 23689 uart.brk_SB_LUT4_I3_O[0]_$glb_sr
.sym 23690 io_rdata[6]
.sym 23692 processor.state_SB_DFFESR_Q_E
.sym 23700 io_word_address[1]
.sym 23701 uart.brk_SB_LUT4_I2_O[1]
.sym 23703 RAM.0.2_RDATA_7[0]
.sym 23705 mem_rdata[18]
.sym 23706 RAM.0.2_RDATA_5[0]
.sym 23714 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23715 io_wdata[21]
.sym 23716 io_word_address[1]
.sym 23717 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23719 io_rdata_SB_DFFSR_Q_R
.sym 23720 io_rdata[2]
.sym 23721 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23722 mem_rdata[19]
.sym 23723 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 23724 io_rdata[5]
.sym 23725 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23732 RAM.0.2_RDATA_6[0]
.sym 23733 RAM.0.2_RDATA_2[1]
.sym 23734 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 23735 io_rdata_SB_DFFSR_Q_R
.sym 23736 RAM.0.10_RDATA[2]
.sym 23737 RAM.0.2_RDATA_2[0]
.sym 23738 io_rdata[5]
.sym 23739 RAM.0.10_RDATA_6[0]
.sym 23740 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 23741 processor.writeBackData_SB_LUT4_O_8_I2[2]
.sym 23742 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23744 RAM.0.10_RDATA_2[0]
.sym 23746 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23747 RAM.0.10_RDATA_6[1]
.sym 23748 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 23749 RAM.0.2_RDATA_6[1]
.sym 23750 RAM.0.0_RDATA[2]
.sym 23751 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23754 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[1]
.sym 23755 processor.writeBackData_SB_LUT4_O_8_I2[1]
.sym 23759 RAM.0.10_RDATA_2[1]
.sym 23761 uart.rx_data[7]
.sym 23765 RAM.0.2_RDATA_6[0]
.sym 23766 RAM.0.2_RDATA_6[1]
.sym 23767 RAM.0.0_RDATA[2]
.sym 23770 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 23772 io_rdata[5]
.sym 23773 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23777 processor.writeBackData_SB_LUT4_O_8_I2[2]
.sym 23778 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23779 processor.writeBackData_SB_LUT4_O_8_I2[1]
.sym 23782 uart.rx_data[7]
.sym 23788 RAM.0.2_RDATA_2[0]
.sym 23789 RAM.0.0_RDATA[2]
.sym 23790 RAM.0.2_RDATA_2[1]
.sym 23794 RAM.0.10_RDATA_2[1]
.sym 23795 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23796 RAM.0.10_RDATA[2]
.sym 23797 RAM.0.10_RDATA_2[0]
.sym 23800 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23801 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[1]
.sym 23802 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 23803 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 23806 RAM.0.10_RDATA[2]
.sym 23807 RAM.0.10_RDATA_6[1]
.sym 23808 RAM.0.10_RDATA_6[0]
.sym 23809 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 23811 pclk$SB_IO_IN_$glb_clk
.sym 23812 io_rdata_SB_DFFSR_Q_R
.sym 23814 io_rdata[2]
.sym 23816 io_rdata[1]
.sym 23819 uart_brk
.sym 23820 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 23826 RAM.0.2_RDATA_6[0]
.sym 23832 RAM.0.10_RDATA[2]
.sym 23834 $PACKER_VCC_NET
.sym 23838 uart.rx_data[4]
.sym 23840 io_rdata[7]
.sym 23841 oled_clk_SB_LUT4_I3_1_O[0]
.sym 23842 uart.rx_data[3]
.sym 23843 oled_cs$SB_IO_OUT
.sym 23844 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 23845 $PACKER_VCC_NET
.sym 23846 uart.rx_data[6]
.sym 23848 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 23855 processor.writeBackData_SB_LUT4_O_11_I2[1]
.sym 23856 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 23858 processor.Jimm[13]
.sym 23859 mem_rdata[21]
.sym 23860 processor.writeBackData_SB_LUT4_O_11_I2[2]
.sym 23861 mem_rdata[20]
.sym 23863 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 23864 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 23865 processor.writeBackData_SB_LUT4_O_10_I2[2]
.sym 23866 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 23867 io_wdata[5]
.sym 23868 processor.loadstore_addr[1]
.sym 23869 processor.writeBackData_SB_LUT4_O_10_I2[1]
.sym 23870 processor.rs2[17]
.sym 23872 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23873 io_wdata[1]
.sym 23875 uart.the_buart.recv_pattern[0]
.sym 23877 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23878 processor.Jimm[14]
.sym 23879 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 23880 processor.rs2[21]
.sym 23881 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23883 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 23885 uart.the_buart.recv_pattern[1]
.sym 23887 processor.writeBackData_SB_LUT4_O_10_I2[2]
.sym 23888 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23889 processor.writeBackData_SB_LUT4_O_10_I2[1]
.sym 23893 processor.Jimm[14]
.sym 23894 processor.Jimm[13]
.sym 23895 mem_rdata[20]
.sym 23896 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 23899 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23900 processor.writeBackData_SB_LUT4_O_11_I2[1]
.sym 23901 processor.writeBackData_SB_LUT4_O_11_I2[2]
.sym 23905 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 23906 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 23907 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 23908 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 23912 processor.loadstore_addr[1]
.sym 23913 processor.rs2[17]
.sym 23914 io_wdata[1]
.sym 23917 uart.the_buart.recv_pattern[0]
.sym 23918 uart.the_buart.recv_pattern[1]
.sym 23924 processor.loadstore_addr[1]
.sym 23925 io_wdata[5]
.sym 23926 processor.rs2[21]
.sym 23929 processor.Jimm[14]
.sym 23930 processor.Jimm[13]
.sym 23931 mem_rdata[21]
.sym 23932 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 23933 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 23934 pclk$SB_IO_IN_$glb_clk
.sym 23935 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 23938 uart.the_buart.recv_pattern[5]
.sym 23939 uart.the_buart.recv_pattern[4]
.sym 23940 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 23941 uart.the_buart.recv_pattern[2]
.sym 23942 uart.the_buart.recv_pattern[3]
.sym 23943 uart.the_buart.recv_pattern[1]
.sym 23947 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 23948 $PACKER_VCC_NET
.sym 23949 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 23950 uart.the_buart.recv_pattern[0]
.sym 23957 hwconfig_rdata[11]
.sym 23958 io_wdata[17]
.sym 23960 uart.rx_data[2]
.sym 23961 RAM.0.2_RDATA_1[0]
.sym 23962 $PACKER_VCC_NET
.sym 23963 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 23964 uart_rdata_SB_LUT4_O_I2[1]
.sym 23965 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 23968 RAM.0.0_RDATA[2]
.sym 23979 processor.loadstore_addr[1]
.sym 23982 uart_rdata_SB_LUT4_O_I2[1]
.sym 23983 io_rdata_SB_DFFSR_Q_R
.sym 23986 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 23987 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 23989 io_rdata_SB_DFFSR_Q_R
.sym 23991 uart_brk
.sym 23992 uart.brk_SB_LUT4_I2_I1[1]
.sym 23993 processor.rs2[16]
.sym 23995 uart_rdata_SB_LUT4_O_I2[0]
.sym 23997 io_word_address[2]
.sym 23998 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 24000 io_wdata[0]
.sym 24004 uart.brk_SB_LUT4_I2_O[1]
.sym 24005 uart.brk_SB_LUT4_I2_O[0]
.sym 24007 uart.brk_SB_LUT4_I2_I1[3]
.sym 24008 processor.state[0]
.sym 24010 uart_rdata_SB_LUT4_O_I2[0]
.sym 24011 uart.brk_SB_LUT4_I2_I1[3]
.sym 24017 io_rdata_SB_DFFSR_Q_R
.sym 24022 io_word_address[2]
.sym 24023 io_rdata_SB_DFFSR_Q_R
.sym 24029 processor.loadstore_addr[1]
.sym 24030 io_wdata[0]
.sym 24031 processor.rs2[16]
.sym 24034 uart.brk_SB_LUT4_I2_I1[1]
.sym 24035 uart.brk_SB_LUT4_I2_I1[3]
.sym 24036 io_rdata_SB_DFFSR_Q_R
.sym 24037 uart_brk
.sym 24040 uart_rdata_SB_LUT4_O_I2[1]
.sym 24043 uart_rdata_SB_LUT4_O_I2[0]
.sym 24046 uart.brk_SB_LUT4_I2_O[1]
.sym 24047 uart.brk_SB_LUT4_I2_O[0]
.sym 24052 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 24053 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24054 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 24055 processor.state[0]
.sym 24057 pclk$SB_IO_IN_$glb_clk
.sym 24059 uart.rx_data[4]
.sym 24060 uart.rx_data[5]
.sym 24061 uart.rx_data[3]
.sym 24062 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 24063 uart.rx_data[6]
.sym 24064 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 24065 uart.rx_data[2]
.sym 24066 uart.rx_data[7]
.sym 24071 mem_rdata[20]
.sym 24073 io_rdata[9]
.sym 24075 io_word_address[1]
.sym 24079 io_wdata[16]
.sym 24084 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 24093 uart.the_buart.recv_pattern[6]
.sym 24101 $PACKER_VCC_NET
.sym 24105 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24106 oled_cs_SB_LUT4_O_I3
.sym 24109 $PACKER_VCC_NET
.sym 24113 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24114 uart.the_buart.recv_divcnt[0]
.sym 24116 uart.brk_SB_LUT4_I2_O[1]
.sym 24118 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24120 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 24122 uart.the_buart.recv_divcnt[1]
.sym 24125 uart.the_buart.recv_divcnt[5]
.sym 24126 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 24132 $nextpnr_ICESTORM_LC_9$O
.sym 24134 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24138 $nextpnr_ICESTORM_LC_10$I3
.sym 24140 uart.the_buart.recv_divcnt[5]
.sym 24141 $PACKER_VCC_NET
.sym 24142 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24148 $nextpnr_ICESTORM_LC_10$I3
.sym 24154 oled_cs_SB_LUT4_O_I3
.sym 24159 $PACKER_VCC_NET
.sym 24165 $PACKER_VCC_NET
.sym 24169 uart.the_buart.recv_divcnt[1]
.sym 24171 $PACKER_VCC_NET
.sym 24172 uart.the_buart.recv_divcnt[0]
.sym 24176 uart.brk_SB_LUT4_I2_O[1]
.sym 24177 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 24179 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24180 pclk$SB_IO_IN_$glb_clk
.sym 24181 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 24185 uart.the_buart.recv_pattern[6]
.sym 24186 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 24188 uart.the_buart.recv_pattern[8]
.sym 24189 uart.the_buart.recv_pattern[7]
.sym 24196 io_word_address[3]
.sym 24199 uart.rx_data[7]
.sym 24210 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24216 $PACKER_VCC_NET
.sym 24223 uart.the_buart.recv_baud_clk
.sym 24229 uart.the_buart.recv_divcnt[0]
.sym 24231 uart.the_buart.recv_baud_clk
.sym 24232 $PACKER_VCC_NET
.sym 24233 uart.the_buart.recv_divcnt[2]
.sym 24234 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24235 uart.the_buart.recv_divcnt[4]
.sym 24236 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24237 uart.the_buart.recv_divcnt[1]
.sym 24240 $PACKER_VCC_NET
.sym 24250 uart.the_buart.recv_divcnt[3]
.sym 24255 $nextpnr_ICESTORM_LC_7$O
.sym 24258 uart.the_buart.recv_divcnt[0]
.sym 24261 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24263 $PACKER_VCC_NET
.sym 24264 uart.the_buart.recv_divcnt[1]
.sym 24267 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24268 uart.the_buart.recv_baud_clk
.sym 24269 uart.the_buart.recv_divcnt[2]
.sym 24270 $PACKER_VCC_NET
.sym 24271 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24273 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24274 uart.the_buart.recv_baud_clk
.sym 24275 uart.the_buart.recv_divcnt[3]
.sym 24276 $PACKER_VCC_NET
.sym 24277 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24279 $nextpnr_ICESTORM_LC_8$I3
.sym 24280 uart.the_buart.recv_baud_clk
.sym 24281 uart.the_buart.recv_divcnt[4]
.sym 24282 $PACKER_VCC_NET
.sym 24283 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24289 $nextpnr_ICESTORM_LC_8$I3
.sym 24292 uart.the_buart.recv_divcnt[0]
.sym 24294 uart.the_buart.recv_baud_clk
.sym 24302 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24303 pclk$SB_IO_IN_$glb_clk
.sym 24304 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24305 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24307 uart.the_buart.recv_state
.sym 24333 uart.brk_SB_LUT4_I2_O[1]
.sym 24350 uart.the_buart.recv_pattern[0]
.sym 24352 RXD$SB_IO_IN
.sym 24354 uart.the_buart.recv_baud_clk
.sym 24355 $PACKER_VCC_NET
.sym 24356 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24359 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24361 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 24364 uart.the_buart.recv_state
.sym 24373 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 24376 uart.brk_SB_LUT4_I2_O[1]
.sym 24379 uart.the_buart.recv_pattern[0]
.sym 24380 uart.the_buart.recv_baud_clk
.sym 24381 $PACKER_VCC_NET
.sym 24382 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24385 uart.the_buart.recv_baud_clk
.sym 24386 uart.the_buart.recv_state
.sym 24397 uart.brk_SB_LUT4_I2_O[1]
.sym 24400 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 24410 $PACKER_VCC_NET
.sym 24415 uart.the_buart.recv_state
.sym 24417 uart.the_buart.recv_pattern[0]
.sym 24418 uart.the_buart.recv_baud_clk
.sym 24422 uart.the_buart.recv_state
.sym 24424 RXD$SB_IO_IN
.sym 24425 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 24426 pclk$SB_IO_IN_$glb_clk
.sym 24427 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24431 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 24441 $PACKER_VCC_NET
.sym 24447 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24448 RXD$SB_IO_IN
.sym 24470 uart.the_buart.recv_divcnt[6]
.sym 24471 $PACKER_VCC_NET
.sym 24477 uart.the_buart.recv_baud_clk
.sym 24480 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24482 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24500 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24501 $nextpnr_ICESTORM_LC_11$O
.sym 24504 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24507 $nextpnr_ICESTORM_LC_12$I3
.sym 24508 uart.the_buart.recv_baud_clk
.sym 24509 $PACKER_VCC_NET
.sym 24510 uart.the_buart.recv_divcnt[6]
.sym 24511 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24517 $nextpnr_ICESTORM_LC_12$I3
.sym 24548 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 24549 pclk$SB_IO_IN_$glb_clk
.sym 24550 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 24621 RXD$SB_IO_IN
.sym 24655 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 24656 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 24657 processor.Jimm[19]
.sym 24658 processor.Jimm[18]
.sym 24659 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 24660 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 24665 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 24666 mem_rdata[18]
.sym 24667 processor.state_SB_DFFESR_Q_E
.sym 24673 uart_brk
.sym 24686 reset_cnt[1]
.sym 24687 reset_cnt[2]
.sym 24690 reset_cnt[5]
.sym 24699 reset_cnt[6]
.sym 24705 uart.brk_SB_LUT4_I3_I2
.sym 24709 reset_cnt[0]
.sym 24712 reset_cnt[3]
.sym 24713 reset_cnt[4]
.sym 24716 reset_cnt[7]
.sym 24717 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[1]
.sym 24719 reset_cnt[0]
.sym 24720 uart.brk_SB_LUT4_I3_I2
.sym 24723 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[2]
.sym 24726 reset_cnt[1]
.sym 24727 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[1]
.sym 24729 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[3]
.sym 24732 reset_cnt[2]
.sym 24733 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[2]
.sym 24735 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[4]
.sym 24737 reset_cnt[3]
.sym 24739 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[3]
.sym 24741 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[5]
.sym 24743 reset_cnt[4]
.sym 24745 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[4]
.sym 24747 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[6]
.sym 24750 reset_cnt[5]
.sym 24751 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[5]
.sym 24753 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[7]
.sym 24755 reset_cnt[6]
.sym 24757 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[6]
.sym 24759 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[8]
.sym 24761 reset_cnt[7]
.sym 24763 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[7]
.sym 24765 pclk$SB_IO_IN_$glb_clk
.sym 24766 RESET$SB_IO_IN_$glb_sr
.sym 24786 uart.brk_SB_LUT4_I3_O[0]
.sym 24847 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[8]
.sym 24852 reset_cnt[8]
.sym 24855 reset_cnt[11]
.sym 24856 reset_cnt[12]
.sym 24870 reset_cnt[10]
.sym 24873 reset_cnt[13]
.sym 24877 reset_cnt[9]
.sym 24882 reset_cnt[14]
.sym 24883 reset_cnt[15]
.sym 24884 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[9]
.sym 24887 reset_cnt[8]
.sym 24888 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[8]
.sym 24890 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[10]
.sym 24892 reset_cnt[9]
.sym 24894 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[9]
.sym 24896 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[11]
.sym 24899 reset_cnt[10]
.sym 24900 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[10]
.sym 24902 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[12]
.sym 24905 reset_cnt[11]
.sym 24906 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[11]
.sym 24908 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[13]
.sym 24911 reset_cnt[12]
.sym 24912 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[12]
.sym 24914 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[14]
.sym 24917 reset_cnt[13]
.sym 24918 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[13]
.sym 24920 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[15]
.sym 24922 reset_cnt[14]
.sym 24924 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[14]
.sym 24928 reset_cnt[15]
.sym 24930 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[15]
.sym 24932 pclk$SB_IO_IN_$glb_clk
.sym 24933 RESET$SB_IO_IN_$glb_sr
.sym 24940 uart.rx_data[5]
.sym 25027 uart_brk
.sym 25035 uart.brk_SB_LUT4_I3_I2
.sym 25054 uart_brk
.sym 25055 uart.brk_SB_LUT4_I3_I2
.sym 25095 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 25096 uart.rx_data[3]
.sym 25103 uart.brk_SB_LUT4_I3_O[0]
.sym 25164 uart.brk_SB_LUT4_I3_O[0]
.sym 25166 processor.state_SB_DFFSR_Q_R
.sym 25167 processor.Jimm[17]
.sym 25168 processor.state[1]
.sym 25169 processor.Bimm[12]
.sym 25176 processor.state_SB_DFFSS_Q_D[1]
.sym 25178 processor.instr[4]
.sym 25182 processor.instr[3]
.sym 25186 processor.Jimm[18]
.sym 25190 processor.Iimm[0]
.sym 25207 uart.brk_SB_LUT4_I3_O[0]
.sym 25210 processor.state_SB_DFFSS_Q_D[1]
.sym 25213 processor.Bimm[12]
.sym 25214 processor.instr[4]
.sym 25215 processor.Iimm[0]
.sym 25216 processor.instr[3]
.sym 25226 processor.state[1]
.sym 25231 processor.instr[4]
.sym 25232 processor.Bimm[12]
.sym 25233 processor.instr[3]
.sym 25234 processor.Jimm[17]
.sym 25237 processor.Bimm[12]
.sym 25238 processor.instr[3]
.sym 25239 processor.Jimm[18]
.sym 25240 processor.instr[4]
.sym 25242 pclk$SB_IO_IN_$glb_clk
.sym 25243 processor.state_SB_DFFSR_Q_R
.sym 25250 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 25260 processor.isJAL_SB_LUT4_I1_O[19]
.sym 25317 processor.Bimm[12]
.sym 25318 RAM.0.8_RDATA_6[1]
.sym 25319 processor.instr[3]
.sym 25323 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 25324 processor.instr[5]
.sym 25325 processor.instr[4]
.sym 25326 RAM.0.8_RDATA_1[0]
.sym 25327 mem_rdata[17]
.sym 25328 RAM.0.8_RDATA_1[1]
.sym 25336 processor.Jimm[19]
.sym 25337 RAM.0.8_RDATA_6[0]
.sym 25339 RAM.0.10_RDATA[2]
.sym 25342 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25343 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25345 mem_rdata[19]
.sym 25347 RAM.0.10_RDATA[2]
.sym 25350 processor.instr[3]
.sym 25351 processor.Jimm[19]
.sym 25352 processor.Bimm[12]
.sym 25353 processor.instr[4]
.sym 25356 processor.instr[5]
.sym 25357 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 25358 processor.instr[4]
.sym 25359 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25362 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 25363 processor.instr[5]
.sym 25364 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25365 processor.instr[4]
.sym 25368 mem_rdata[19]
.sym 25376 processor.instr[3]
.sym 25377 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25382 mem_rdata[17]
.sym 25386 RAM.0.10_RDATA[2]
.sym 25387 RAM.0.8_RDATA_6[1]
.sym 25388 RAM.0.8_RDATA_6[0]
.sym 25393 RAM.0.8_RDATA_1[0]
.sym 25394 RAM.0.10_RDATA[2]
.sym 25395 RAM.0.8_RDATA_1[1]
.sym 25396 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 25397 pclk$SB_IO_IN_$glb_clk
.sym 25406 uart_brk
.sym 25407 processor.isJAL_SB_LUT4_I1_O[18]
.sym 25411 mem_rdata[17]
.sym 25413 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 25475 mem_rdata[4]
.sym 25476 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 25477 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25480 processor.PCplus4[17]
.sym 25485 processor.Jimm[17]
.sym 25487 mem_rdata[3]
.sym 25488 processor.instr[2]
.sym 25492 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25496 processor.instr[4]
.sym 25498 processor.instr[3]
.sym 25500 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 25502 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 25503 processor.instr[5]
.sym 25506 mem_rdata[4]
.sym 25511 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 25513 processor.instr[4]
.sym 25514 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25517 mem_rdata[3]
.sym 25523 processor.PCplus4[17]
.sym 25524 processor.Jimm[17]
.sym 25525 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25526 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 25529 processor.instr[2]
.sym 25530 processor.instr[3]
.sym 25535 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 25536 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25537 processor.instr[4]
.sym 25538 processor.instr[5]
.sym 25541 processor.instr[2]
.sym 25542 processor.instr[3]
.sym 25547 processor.instr[4]
.sym 25548 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 25549 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 25550 processor.instr[5]
.sym 25551 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 25552 pclk$SB_IO_IN_$glb_clk
.sym 25562 processor.instr[4]
.sym 25564 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25571 processor.state_SB_LUT4_I3_O
.sym 25627 processor.Jimm[18]
.sym 25629 processor.PCplus4[19]
.sym 25631 processor.mem_rdata_SB_LUT4_O_27_I2[1]
.sym 25632 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25633 processor.mem_rdata_SB_LUT4_O_28_I2[1]
.sym 25635 processor.state[1]
.sym 25637 io_rdata[3]
.sym 25639 io_rdata[4]
.sym 25640 processor.PCplus4[18]
.sym 25643 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25645 processor.Jimm[19]
.sym 25647 io_rdata_SB_DFFSR_Q_R
.sym 25648 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 25651 uart.rx_data[3]
.sym 25653 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 25654 uart.rx_data[4]
.sym 25655 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 25658 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25660 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25661 processor.state[1]
.sym 25663 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 25666 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25667 processor.PCplus4[19]
.sym 25668 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 25669 processor.Jimm[19]
.sym 25675 uart.rx_data[3]
.sym 25679 processor.mem_rdata_SB_LUT4_O_27_I2[1]
.sym 25680 io_rdata[4]
.sym 25681 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25684 uart.rx_data[4]
.sym 25692 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 25696 processor.PCplus4[18]
.sym 25697 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 25698 processor.Jimm[18]
.sym 25699 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 25702 io_rdata[3]
.sym 25703 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25705 processor.mem_rdata_SB_LUT4_O_28_I2[1]
.sym 25707 pclk$SB_IO_IN_$glb_clk
.sym 25708 io_rdata_SB_DFFSR_Q_R
.sym 25711 RESET$SB_IO_IN
.sym 25784 RAM.0.10_RDATA[2]
.sym 25785 mem_rdata[18]
.sym 25789 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25790 oled_clk_SB_LUT4_I3_1_O[0]
.sym 25792 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 25797 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25800 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 25801 hwconfig_rdata[11]
.sym 25803 processor.state[1]
.sym 25806 RAM.0.10_RDATA_1[0]
.sym 25808 hwconfig.rdata_SB_LUT4_O_I3[1]
.sym 25809 uart.brk_SB_LUT4_I3_O[0]
.sym 25810 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25811 RAM.0.10_RDATA_5[0]
.sym 25812 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 25816 mem_rdata[18]
.sym 25821 hwconfig_rdata[11]
.sym 25823 hwconfig.rdata_SB_LUT4_O_I3[1]
.sym 25827 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25828 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 25829 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 25830 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 25834 RAM.0.10_RDATA_5[0]
.sym 25836 RAM.0.10_RDATA[2]
.sym 25841 uart.brk_SB_LUT4_I3_O[0]
.sym 25842 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 25846 uart.brk_SB_LUT4_I3_O[0]
.sym 25847 processor.state[1]
.sym 25851 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 25852 oled_clk_SB_LUT4_I3_1_O[0]
.sym 25854 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 25859 RAM.0.10_RDATA_1[0]
.sym 25860 RAM.0.10_RDATA[2]
.sym 25861 processor.state_SB_LUT4_I3_O_$glb_ce
.sym 25862 pclk$SB_IO_IN_$glb_clk
.sym 25937 io_rdata[6]
.sym 25938 hwconfig_rdata[18]
.sym 25940 RAM.0.2_RDATA_1[1]
.sym 25943 RAM.0.2_RDATA_1[0]
.sym 25944 RAM.0.2_RDATA_1_SB_LUT4_I0_O[1]
.sym 25945 RAM.0.0_RDATA[2]
.sym 25948 RAM.0.2_RDATA_5_SB_LUT4_I0_O[1]
.sym 25951 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 25952 RAM.0.2_RDATA_5[0]
.sym 25953 RAM.0.2_RDATA_5[1]
.sym 25954 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25955 io_rdata[2]
.sym 25957 io_rdata[18]
.sym 25959 io_rdata_SB_DFFSR_Q_R
.sym 25960 RAM.0.10_RDATA[2]
.sym 25961 RAM.0.2_RDATA_1_SB_LUT4_I0_O[0]
.sym 25962 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25963 uart.rx_data[5]
.sym 25965 io_rdata[18]
.sym 25966 RAM.0.2_RDATA_5_SB_LUT4_I0_O[0]
.sym 25968 RAM.0.10_RDATA[2]
.sym 25970 RAM.0.10_RDATA[2]
.sym 25971 RAM.0.0_RDATA[2]
.sym 25972 RAM.0.2_RDATA_1[0]
.sym 25973 RAM.0.2_RDATA_1[1]
.sym 25977 io_rdata[6]
.sym 25982 io_rdata[2]
.sym 25983 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 25985 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25988 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 25989 RAM.0.2_RDATA_5_SB_LUT4_I0_O[0]
.sym 25990 io_rdata[18]
.sym 25991 RAM.0.2_RDATA_5_SB_LUT4_I0_O[1]
.sym 25995 hwconfig_rdata[18]
.sym 26000 RAM.0.10_RDATA[2]
.sym 26001 RAM.0.2_RDATA_5[1]
.sym 26002 RAM.0.0_RDATA[2]
.sym 26003 RAM.0.2_RDATA_5[0]
.sym 26006 io_rdata[18]
.sym 26007 RAM.0.2_RDATA_1_SB_LUT4_I0_O[0]
.sym 26008 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 26009 RAM.0.2_RDATA_1_SB_LUT4_I0_O[1]
.sym 26012 uart.rx_data[5]
.sym 26014 hwconfig_rdata[18]
.sym 26015 io_rdata_SB_DFFSR_Q_R
.sym 26017 pclk$SB_IO_IN_$glb_clk
.sym 26027 oled_cs$SB_IO_OUT
.sym 26036 RAM.0.10_RDATA[2]
.sym 26112 io_rdata_SB_DFFSR_Q_R
.sym 26120 processor.state_SB_DFFESR_Q_E
.sym 26121 uart.rx_data[6]
.sym 26127 uart.rx_data[6]
.sym 26140 processor.state_SB_DFFESR_Q_E
.sym 26172 pclk$SB_IO_IN_$glb_clk
.sym 26173 io_rdata_SB_DFFSR_Q_R
.sym 26248 io_rdata_SB_DFFSR_Q_R
.sym 26249 hwconfig_rdata[11]
.sym 26250 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26251 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 26262 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 26265 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 26267 uart.rx_data[2]
.sym 26269 uart.rx_data[5]
.sym 26271 uart.rx_data[4]
.sym 26273 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 26275 uart.rx_data[3]
.sym 26277 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 26286 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26287 uart.rx_data[2]
.sym 26288 io_rdata_SB_DFFSR_Q_R
.sym 26289 hwconfig_rdata[11]
.sym 26298 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 26299 hwconfig_rdata[11]
.sym 26300 io_rdata_SB_DFFSR_Q_R
.sym 26301 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 26316 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 26317 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 26318 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 26319 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 26322 uart.rx_data[4]
.sym 26323 uart.rx_data[5]
.sym 26324 uart.rx_data[3]
.sym 26325 uart.rx_data[2]
.sym 26327 pclk$SB_IO_IN_$glb_clk
.sym 26346 processor.state_SB_LUT4_I3_O
.sym 26407 uart.the_buart.recv_pattern[2]
.sym 26412 uart.the_buart.recv_pattern[5]
.sym 26413 uart.the_buart.recv_pattern[4]
.sym 26414 uart.rx_data[6]
.sym 26415 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 26416 uart.brk_SB_LUT4_I2_I1[3]
.sym 26417 uart.rx_data[7]
.sym 26420 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 26424 uart.the_buart.recv_pattern[3]
.sym 26432 uart.the_buart.recv_pattern[6]
.sym 26448 uart.the_buart.recv_pattern[6]
.sym 26455 uart.the_buart.recv_pattern[5]
.sym 26459 uart.rx_data[7]
.sym 26460 uart.brk_SB_LUT4_I2_I1[3]
.sym 26462 uart.rx_data[6]
.sym 26468 uart.the_buart.recv_pattern[3]
.sym 26473 uart.the_buart.recv_pattern[4]
.sym 26479 uart.the_buart.recv_pattern[2]
.sym 26481 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 26482 pclk$SB_IO_IN_$glb_clk
.sym 26483 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 26499 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 26559 uart.brk_SB_LUT4_I2_O[1]
.sym 26560 uart.the_buart.recv_pattern[4]
.sym 26562 uart.the_buart.recv_pattern[2]
.sym 26563 uart.the_buart.recv_pattern[8]
.sym 26564 uart.the_buart.recv_pattern[7]
.sym 26567 uart.the_buart.recv_pattern[5]
.sym 26568 uart.the_buart.recv_pattern[6]
.sym 26571 uart.the_buart.recv_pattern[3]
.sym 26572 uart.the_buart.recv_pattern[1]
.sym 26593 uart.the_buart.recv_pattern[5]
.sym 26597 uart.the_buart.recv_pattern[6]
.sym 26605 uart.the_buart.recv_pattern[4]
.sym 26611 uart.the_buart.recv_pattern[1]
.sym 26615 uart.the_buart.recv_pattern[7]
.sym 26622 uart.the_buart.recv_pattern[2]
.sym 26629 uart.the_buart.recv_pattern[3]
.sym 26635 uart.the_buart.recv_pattern[8]
.sym 26636 uart.brk_SB_LUT4_I2_O[1]
.sym 26637 pclk$SB_IO_IN_$glb_clk
.sym 26649 uart.brk_SB_LUT4_I2_O[1]
.sym 26714 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 26721 RXD$SB_IO_IN
.sym 26729 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 26734 uart.the_buart.recv_pattern[8]
.sym 26735 uart.the_buart.recv_pattern[7]
.sym 26741 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 26765 uart.the_buart.recv_pattern[7]
.sym 26770 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 26781 RXD$SB_IO_IN
.sym 26790 uart.the_buart.recv_pattern[8]
.sym 26791 uart.the_buart.recv_pattern_SB_DFFESR_Q_8_E
.sym 26792 pclk$SB_IO_IN_$glb_clk
.sym 26793 uart.the_buart.recv_state_SB_LUT4_I3_O[1]
.sym 26803 RXD$SB_IO_IN
.sym 26870 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 26877 uart.the_buart.recv_state
.sym 26901 uart.the_buart.recv_state
.sym 26913 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 26947 pclk$SB_IO_IN_$glb_clk
.sym 27053 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 27076 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 27367 RESET$SB_IO_IN
.sym 27429 processor.state_SB_LUT4_I0_O
.sym 27449 processor.state_SB_LUT4_I0_O
.sym 27459 RESET$SB_IO_IN
.sym 27460 oled_cs$SB_IO_OUT
.sym 27469 oled_cs$SB_IO_OUT
.sym 27479 RESET$SB_IO_IN
.sym 27488 oled_mosi$SB_IO_OUT
.sym 27519 oled_mosi$SB_IO_OUT
.sym 27539 oled_mosi$SB_IO_OUT
.sym 27545 processor.state_SB_LUT4_I3_O
.sym 27731 processor.aluReg[6]
.sym 27732 processor.aluReg[4]
.sym 27733 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27738 io_word_address[6]
.sym 27739 io_wdata[1]
.sym 27740 u_st7735_controller.shifter[0]
.sym 27741 io_wstrb
.sym 27747 processor.aluReg[9]
.sym 27748 processor.aluReg[7]
.sym 27749 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27755 processor.aluReg[7]
.sym 27756 processor.aluReg[5]
.sym 27757 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27759 processor.aluIn1[7]
.sym 27760 processor.aluReg_SB_DFFE_Q_24_D_SB_LUT4_O_I2[1]
.sym 27761 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27763 processor.aluIn1[5]
.sym 27764 processor.aluReg_SB_DFFE_Q_26_D_SB_LUT4_O_I2[1]
.sym 27765 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27767 processor.aluIn1[6]
.sym 27768 processor.aluReg_SB_DFFE_Q_25_D_SB_LUT4_O_I2[1]
.sym 27769 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27771 processor.aluReg[8]
.sym 27772 processor.aluReg[6]
.sym 27773 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27779 processor.aluIn1[9]
.sym 27780 processor.aluReg_SB_DFFE_Q_22_D_SB_LUT4_O_I2[1]
.sym 27781 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27783 processor.PC[5]
.sym 27784 processor.loadstore_addr[5]
.sym 27785 mem_address_SB_LUT4_O_I3[2]
.sym 27787 processor.aluIn1[10]
.sym 27788 processor.aluReg_SB_DFFE_Q_21_D_SB_LUT4_O_I2[1]
.sym 27789 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27791 mem_address_SB_LUT4_O_I3[0]
.sym 27792 mem_address_SB_LUT4_O_I3[1]
.sym 27793 mem_address_SB_LUT4_O_I3[2]
.sym 27795 processor.aluReg[10]
.sym 27796 processor.aluReg[8]
.sym 27797 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27799 processor.aluReg[11]
.sym 27800 processor.aluReg[9]
.sym 27801 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27803 processor.aluIn1[11]
.sym 27804 processor.aluReg_SB_DFFE_Q_20_D_SB_LUT4_O_I2[1]
.sym 27805 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27807 processor.aluIn1[8]
.sym 27808 processor.aluReg_SB_DFFE_Q_23_D_SB_LUT4_O_I2[1]
.sym 27809 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27811 processor.aluReg[12]
.sym 27812 processor.aluReg[10]
.sym 27813 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27815 processor.aluReg[8]
.sym 27816 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27817 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27818 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 27819 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 27820 processor.aluIn1[8]
.sym 27821 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 27823 processor.aluReg[13]
.sym 27824 processor.aluReg[11]
.sym 27825 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27827 processor.aluIn1[12]
.sym 27828 processor.aluReg_SB_DFFE_Q_19_D_SB_LUT4_O_I2[1]
.sym 27829 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27830 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[0]
.sym 27831 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[1]
.sym 27832 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 27833 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0[3]
.sym 27834 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 27835 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 27836 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 27837 processor.aluIn1[8]
.sym 27843 processor.aluReg[9]
.sym 27844 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27845 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27846 io_word_address[6]
.sym 27847 io_wdata[2]
.sym 27848 u_st7735_controller.shifter[1]
.sym 27849 io_wstrb
.sym 27850 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[0]
.sym 27851 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[1]
.sym 27852 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 27853 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0[3]
.sym 27854 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 27855 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 27856 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 27857 processor.aluIn1[9]
.sym 27858 io_word_address[6]
.sym 27859 io_wdata[5]
.sym 27860 u_st7735_controller.shifter[4]
.sym 27861 io_wstrb
.sym 27866 io_word_address[6]
.sym 27867 io_wdata[4]
.sym 27868 u_st7735_controller.shifter[3]
.sym 27869 io_wstrb
.sym 27870 io_word_address[6]
.sym 27871 io_wdata[3]
.sym 27872 u_st7735_controller.shifter[2]
.sym 27873 io_wstrb
.sym 27874 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 27875 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 27876 processor.aluIn1[10]
.sym 27877 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[3]
.sym 27878 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]
.sym 27879 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]
.sym 27880 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 27881 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]
.sym 27883 processor.aluReg[11]
.sym 27884 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27885 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27886 io_word_address[6]
.sym 27887 io_wdata[6]
.sym 27888 u_st7735_controller.shifter[5]
.sym 27889 io_wstrb
.sym 27890 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 27891 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 27892 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 27893 processor.aluIn1[10]
.sym 27894 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 27895 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 27896 processor.aluIn1[9]
.sym 27897 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 27899 processor.rs2[12]
.sym 27900 io_wdata[4]
.sym 27901 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 27903 processor.aluReg[10]
.sym 27904 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 27905 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 27907 processor.aluIn1[15]
.sym 27908 processor.aluReg_SB_DFFE_Q_16_D_SB_LUT4_O_I2[1]
.sym 27909 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27911 processor.aluIn1[13]
.sym 27912 processor.aluReg_SB_DFFE_Q_18_D_SB_LUT4_O_I2[1]
.sym 27913 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27915 processor.rs2[8]
.sym 27916 io_wdata[0]
.sym 27917 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 27923 processor.aluIn1[14]
.sym 27924 processor.aluReg_SB_DFFE_Q_17_D_SB_LUT4_O_I2[1]
.sym 27925 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 27927 processor.aluReg[15]
.sym 27928 processor.aluReg[13]
.sym 27929 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27931 processor.aluReg[14]
.sym 27932 processor.aluReg[12]
.sym 27933 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27946 io_word_address[6]
.sym 27947 io_wdata[8]
.sym 27948 u_st7735_controller.shifter[7]
.sym 27949 io_wstrb
.sym 27951 processor.rs2[9]
.sym 27952 io_wdata[1]
.sym 27953 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 27955 processor.rs2[11]
.sym 27956 io_wdata[3]
.sym 27957 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 27958 io_word_address[6]
.sym 27959 io_wdata[7]
.sym 27960 u_st7735_controller.shifter[6]
.sym 27961 io_wstrb
.sym 27963 processor.aluReg[16]
.sym 27964 processor.aluReg[14]
.sym 27965 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 27975 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 27976 io_wdata[0]
.sym 27977 u_st7735_controller.shifter_SB_DFFE_Q_6_D_SB_LUT4_O_I3[2]
.sym 27978 io_word_address[6]
.sym 27979 io_wdata[11]
.sym 27980 u_st7735_controller.shifter[10]
.sym 27981 io_wstrb
.sym 27983 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 27984 io_wdata[1]
.sym 27985 u_st7735_controller.shifter_SB_DFFE_Q_5_D_SB_LUT4_O_I3[2]
.sym 27986 io_word_address[6]
.sym 27987 io_wdata[10]
.sym 27988 u_st7735_controller.shifter[9]
.sym 27989 io_wstrb
.sym 27990 io_word_address[6]
.sym 27991 io_wdata[9]
.sym 27992 u_st7735_controller.shifter[8]
.sym 27993 io_wstrb
.sym 27995 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 27996 io_wdata[2]
.sym 27997 u_st7735_controller.shifter_SB_DFFE_Q_4_D_SB_LUT4_O_I3[2]
.sym 28007 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28008 io_wdata[3]
.sym 28009 u_st7735_controller.shifter_SB_DFFE_Q_3_D_SB_LUT4_O_I3[2]
.sym 28011 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28012 io_wdata[5]
.sym 28013 u_st7735_controller.shifter_SB_DFFE_Q_1_D_SB_LUT4_O_I3[2]
.sym 28014 io_word_address[6]
.sym 28015 io_wdata[13]
.sym 28016 u_st7735_controller.shifter[12]
.sym 28017 io_wstrb
.sym 28018 io_word_address[6]
.sym 28019 io_wdata[12]
.sym 28020 u_st7735_controller.shifter[11]
.sym 28021 io_wstrb
.sym 28023 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28024 io_wdata[4]
.sym 28025 u_st7735_controller.shifter_SB_DFFE_Q_2_D_SB_LUT4_O_I3[2]
.sym 28036 io_word_address[6]
.sym 28037 io_word_address[5]
.sym 28038 $PACKER_GND_NET
.sym 28048 io_word_address[6]
.sym 28049 io_wstrb
.sym 28052 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 28053 io_wstrb
.sym 28056 io_word_address[6]
.sym 28057 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 28058 oled_clk_SB_LUT4_I3_1_O[0]
.sym 28059 oled_clk_SB_LUT4_I3_1_O[1]
.sym 28060 oled_clk_SB_LUT4_I3_1_O[2]
.sym 28061 io_wstrb
.sym 28067 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28071 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28072 $PACKER_VCC_NET
.sym 28073 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28075 u_st7735_controller.bitcount[2]
.sym 28076 $PACKER_VCC_NET
.sym 28077 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 28079 u_st7735_controller.bitcount[3]
.sym 28080 $PACKER_VCC_NET
.sym 28081 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 28085 $nextpnr_ICESTORM_LC_6$I3
.sym 28089 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28091 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[0]
.sym 28092 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 28093 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 28095 u_st7735_controller.bitcount[2]
.sym 28096 u_st7735_controller.bitcount[3]
.sym 28097 u_st7735_controller.bitcount[4]
.sym 28108 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 28109 oled_clk$SB_IO_OUT
.sym 28110 io_wstrb
.sym 28111 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 28112 oled_clk$SB_IO_OUT
.sym 28113 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 28115 io_word_address[3]
.sym 28116 u_st7735_controller.reset_SB_DFFESS_Q_S[0]
.sym 28117 io_wstrb
.sym 28119 oled_cs_SB_LUT4_O_I3
.sym 28120 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 28121 oled_clk$SB_IO_OUT
.sym 28125 u_st7735_controller.reset_SB_DFFESS_Q_E[1]
.sym 28141 u_st7735_controller.reset_SB_DFFESS_Q_E[3]
.sym 28158 io_wdata[1]
.sym 28207 processor.aluReg[4]
.sym 28208 processor.aluReg[2]
.sym 28209 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28211 processor.aluIn1[3]
.sym 28212 processor.aluReg_SB_DFFE_Q_28_D_SB_LUT4_O_I2[1]
.sym 28213 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28227 processor.aluReg[4]
.sym 28228 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28229 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 28230 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28231 processor.aluReg[1]
.sym 28232 processor.aluIn1[0]
.sym 28233 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28235 processor.aluReg[2]
.sym 28236 processor.aluReg[0]
.sym 28237 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28239 processor.aluReg[3]
.sym 28240 processor.aluReg[1]
.sym 28241 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28243 processor.aluIn1[2]
.sym 28244 processor.aluReg_SB_DFFE_Q_29_D_SB_LUT4_O_I2[1]
.sym 28245 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28247 processor.aluReg[5]
.sym 28248 processor.aluReg[3]
.sym 28249 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28251 processor.aluIn1[4]
.sym 28252 processor.aluReg_SB_DFFE_Q_27_D_SB_LUT4_O_I2[1]
.sym 28253 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28255 processor.aluIn1[1]
.sym 28256 processor.aluReg_SB_DFFE_Q_30_D_SB_LUT4_O_I2[1]
.sym 28257 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28259 processor.PC[6]
.sym 28260 processor.loadstore_addr[6]
.sym 28261 mem_address_SB_LUT4_O_I3[2]
.sym 28263 processor.PC[7]
.sym 28264 processor.loadstore_addr[7]
.sym 28265 mem_address_SB_LUT4_O_I3[2]
.sym 28266 processor.aluReg[7]
.sym 28267 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28268 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2]
.sym 28269 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3]
.sym 28270 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28271 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28272 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28273 processor.aluIn1[7]
.sym 28275 RAM.0.1_RDATA_4[0]
.sym 28276 RAM.0.1_RDATA_4[1]
.sym 28277 RAM.0.0_RDATA[2]
.sym 28279 RAM.0.1_RDATA_3[0]
.sym 28280 RAM.0.1_RDATA_3[1]
.sym 28281 RAM.0.0_RDATA[2]
.sym 28282 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28283 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28284 processor.aluIn1[7]
.sym 28285 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 28287 processor.PC[4]
.sym 28288 processor.loadstore_addr[4]
.sym 28289 mem_address_SB_LUT4_O_I3[2]
.sym 28291 processor.aluIn1[0]
.sym 28292 processor.loadstore_addr_SB_LUT4_O_7_I2[0]
.sym 28295 processor.aluIn1[1]
.sym 28296 processor.loadstore_addr_SB_LUT4_O_7_I2[1]
.sym 28297 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[1]
.sym 28299 processor.aluIn1[2]
.sym 28300 processor.loadstore_addr_SB_LUT4_O_7_I2[2]
.sym 28301 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[2]
.sym 28303 processor.aluIn1[3]
.sym 28304 processor.loadstore_addr_SB_LUT4_O_7_I2[3]
.sym 28305 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[3]
.sym 28307 processor.aluIn1[4]
.sym 28308 processor.loadstore_addr_SB_LUT4_O_7_I2[4]
.sym 28309 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[4]
.sym 28311 processor.aluIn1[5]
.sym 28312 processor.Bimm[5]
.sym 28313 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[5]
.sym 28315 processor.aluIn1[6]
.sym 28316 processor.Bimm[6]
.sym 28317 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[6]
.sym 28319 processor.aluIn1[7]
.sym 28320 processor.Bimm[7]
.sym 28321 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[7]
.sym 28323 processor.aluIn1[8]
.sym 28324 processor.Bimm[8]
.sym 28325 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[8]
.sym 28327 processor.aluIn1[9]
.sym 28328 processor.Bimm[9]
.sym 28329 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[9]
.sym 28331 processor.aluIn1[10]
.sym 28332 processor.Bimm[10]
.sym 28333 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[10]
.sym 28335 processor.aluIn1[11]
.sym 28336 processor.Bimm[12]
.sym 28337 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[11]
.sym 28339 processor.aluIn1[12]
.sym 28340 processor.Bimm[12]
.sym 28341 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[12]
.sym 28343 processor.aluIn1[13]
.sym 28344 processor.Bimm[12]
.sym 28347 processor.aluIn1[14]
.sym 28348 processor.Bimm[12]
.sym 28351 processor.aluIn1[15]
.sym 28352 processor.Bimm[12]
.sym 28355 processor.aluIn1[16]
.sym 28356 processor.Bimm[12]
.sym 28359 processor.aluIn1[17]
.sym 28360 processor.Bimm[12]
.sym 28363 processor.aluIn1[18]
.sym 28364 processor.Bimm[12]
.sym 28367 processor.aluIn1[19]
.sym 28368 processor.Bimm[12]
.sym 28369 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[19]
.sym 28371 processor.aluIn1[20]
.sym 28372 processor.Bimm[12]
.sym 28373 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[20]
.sym 28375 processor.aluIn1[21]
.sym 28376 processor.Bimm[12]
.sym 28377 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[21]
.sym 28379 processor.aluIn1[22]
.sym 28380 processor.Bimm[12]
.sym 28381 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[22]
.sym 28383 processor.aluIn1[23]
.sym 28384 processor.Bimm[12]
.sym 28385 processor.loadstore_addr_SB_LUT4_O_7_I2_SB_CARRY_I1_CO[23]
.sym 28386 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 28387 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28388 processor.aluIn1[11]
.sym 28389 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 28391 processor.PCplus4[10]
.sym 28392 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 28393 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28394 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28395 processor.aluMinus[10]
.sym 28396 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 28397 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 28398 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28399 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28400 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 28401 processor.aluIn1[4]
.sym 28403 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28404 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28405 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 28406 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 28407 processor.aluMinus[9]
.sym 28408 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 28409 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 28410 processor.PCplusImm[11]
.sym 28411 processor.PCplus4[11]
.sym 28412 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28413 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28414 processor.PC_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 28415 processor.aluMinus[11]
.sym 28416 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 28417 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 28418 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[0]
.sym 28419 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[1]
.sym 28420 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28421 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0[3]
.sym 28423 RAM.0.1_RDATA_7[0]
.sym 28424 RAM.0.1_RDATA_8[1]
.sym 28425 RAM.0.0_RDATA[2]
.sym 28426 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 28427 processor.Jimm[12]
.sym 28428 mem_rdata[9]
.sym 28429 processor.Jimm[13]
.sym 28432 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28433 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28434 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28435 processor.Jimm[12]
.sym 28436 processor.Jimm[13]
.sym 28437 processor.loadstore_addr[1]
.sym 28439 processor.PCplus4[11]
.sym 28440 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 28441 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 28442 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28443 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28444 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 28445 processor.aluIn1[0]
.sym 28446 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28447 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28448 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 28449 processor.aluIn1[11]
.sym 28451 io_rdata[9]
.sym 28452 processor.mem_rdata_SB_LUT4_O_22_I2[1]
.sym 28453 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 28455 processor.PC[11]
.sym 28456 processor.loadstore_addr[11]
.sym 28457 mem_address_SB_LUT4_O_I3[2]
.sym 28458 io_word_address[10]
.sym 28463 RAM.0.9_RDATA_3[0]
.sym 28464 RAM.0.9_RDATA_3[1]
.sym 28465 RAM.0.10_RDATA[2]
.sym 28467 RAM.0.9_RDATA_7[0]
.sym 28468 RAM.0.9_RDATA_8[1]
.sym 28469 RAM.0.10_RDATA[2]
.sym 28471 mem_rdata[25]
.sym 28472 mem_rdata[9]
.sym 28473 processor.loadstore_addr[1]
.sym 28475 processor.Jimm[12]
.sym 28476 processor.Jimm[13]
.sym 28477 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28479 processor.PC[12]
.sym 28480 processor.loadstore_addr[12]
.sym 28481 mem_address_SB_LUT4_O_I3[2]
.sym 28482 mem_rdata[25]
.sym 28487 processor.Jimm[12]
.sym 28488 processor.Jimm[13]
.sym 28489 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28492 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 28493 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 28496 RAM.0.9_RDATA_6[0]
.sym 28497 RAM.0.10_RDATA[2]
.sym 28499 processor.rs2[10]
.sym 28500 io_wdata[2]
.sym 28501 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28504 io_word_address[9]
.sym 28505 io_word_address[10]
.sym 28508 RAM.0.9_RDATA_1[0]
.sym 28509 RAM.0.10_RDATA[2]
.sym 28510 mem_rdata[13]
.sym 28515 processor.aluReg[22]
.sym 28516 processor.aluReg[20]
.sym 28517 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28519 processor.aluIn1[16]
.sym 28520 processor.aluReg_SB_DFFE_Q_15_D_SB_LUT4_O_I2[1]
.sym 28521 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28523 processor.rs2[14]
.sym 28524 io_wdata[6]
.sym 28525 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28527 processor.aluReg[17]
.sym 28528 processor.aluReg[15]
.sym 28529 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28531 processor.aluReg[18]
.sym 28532 processor.aluReg[16]
.sym 28533 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28535 processor.aluIn1[17]
.sym 28536 processor.aluReg_SB_DFFE_Q_14_D_SB_LUT4_O_I2[1]
.sym 28537 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28539 processor.aluIn1[21]
.sym 28540 processor.aluReg_SB_DFFE_Q_10_D_SB_LUT4_O_I2[1]
.sym 28541 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28543 processor.rs2[13]
.sym 28544 io_wdata[5]
.sym 28545 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28547 processor.aluIn1[20]
.sym 28548 processor.aluReg_SB_DFFE_Q_11_D_SB_LUT4_O_I2[1]
.sym 28549 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28551 processor.aluIn1[18]
.sym 28552 processor.aluReg_SB_DFFE_Q_13_D_SB_LUT4_O_I2[1]
.sym 28553 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28555 processor.aluReg[21]
.sym 28556 processor.aluReg[19]
.sym 28557 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28558 io_word_address[6]
.sym 28559 io_wdata[14]
.sym 28560 u_st7735_controller.shifter[13]
.sym 28561 io_wstrb
.sym 28563 processor.aluReg[20]
.sym 28564 processor.aluReg[18]
.sym 28565 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28567 processor.aluIn1[19]
.sym 28568 processor.aluReg_SB_DFFE_Q_12_D_SB_LUT4_O_I2[1]
.sym 28569 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28571 processor.aluReg[19]
.sym 28572 processor.aluReg[17]
.sym 28573 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28576 io_word_address[4]
.sym 28577 io_word_address[5]
.sym 28578 io_word_address[6]
.sym 28579 u_st7735_controller.bitcount[4]
.sym 28580 io_wstrb
.sym 28581 u_st7735_controller.bitcount_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 28582 io_word_address[6]
.sym 28583 io_wdata[15]
.sym 28584 u_st7735_controller.shifter[14]
.sym 28585 io_wstrb
.sym 28587 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28588 io_wdata[6]
.sym 28589 u_st7735_controller.shifter_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 28591 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28592 io_wdata[7]
.sym 28593 oled_mosi_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 28595 u_st7735_controller.bitcount_SB_DFFESR_Q_D[3]
.sym 28596 io_word_address[6]
.sym 28597 io_wstrb
.sym 28600 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[0]
.sym 28601 oled_clk_SB_LUT4_I3_1_O_SB_LUT4_O_I2[1]
.sym 28603 processor.rs2[15]
.sym 28604 io_wdata[7]
.sym 28605 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28630 oled_clk_SB_LUT4_I3_1_O[0]
.sym 28631 io_wstrb
.sym 28632 oled_clk_SB_LUT4_I3_1_O[2]
.sym 28633 io_wdata[0]
.sym 28647 processor.aluReg[30]
.sym 28648 processor.aluReg[28]
.sym 28649 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 28659 processor.aluIn1[29]
.sym 28660 processor.aluReg_SB_DFFE_Q_2_D_SB_LUT4_O_I2[1]
.sym 28661 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28707 processor.aluShamt[0]
.sym 28711 processor.aluShamt[1]
.sym 28712 $PACKER_VCC_NET
.sym 28713 processor.aluShamt[0]
.sym 28715 processor.aluShamt[2]
.sym 28716 $PACKER_VCC_NET
.sym 28717 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 28719 processor.aluShamt[3]
.sym 28720 $PACKER_VCC_NET
.sym 28721 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 28722 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 28723 processor.aluShamt[4]
.sym 28724 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28725 processor.aluShamt_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 28727 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[2]
.sym 28728 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 28729 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28731 processor.aluShamt[2]
.sym 28732 processor.aluShamt[3]
.sym 28733 processor.aluShamt[4]
.sym 28735 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[3]
.sym 28736 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 28737 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 28738 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28739 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28740 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 28741 processor.aluIn1[2]
.sym 28744 io_wstrb
.sym 28745 io_word_address[6]
.sym 28747 processor.aluReg[6]
.sym 28748 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28749 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 28750 io_wdata[0]
.sym 28755 processor.aluReg[2]
.sym 28756 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28757 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I3[2]
.sym 28758 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[0]
.sym 28759 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[1]
.sym 28760 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0[2]
.sym 28761 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28763 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 28764 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28765 processor.aluIn1[2]
.sym 28767 processor.aluReg[3]
.sym 28768 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28769 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 28771 RAM.0.1_RDATA_2[0]
.sym 28772 RAM.0.1_RDATA_2[1]
.sym 28773 RAM.0.0_RDATA[2]
.sym 28775 RAM.0.1_RDATA_5[0]
.sym 28776 RAM.0.1_RDATA_5[1]
.sym 28777 RAM.0.0_RDATA[2]
.sym 28779 RAM.0.1_RDATA[0]
.sym 28780 RAM.0.1_RDATA[1]
.sym 28781 RAM.0.0_RDATA[2]
.sym 28782 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 28783 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28784 processor.aluIn1[6]
.sym 28785 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[3]
.sym 28786 RAM.0.1_RDATA_6[0]
.sym 28787 RAM.0.1_RDATA_6[1]
.sym 28788 RAM.0.10_RDATA[2]
.sym 28789 RAM.0.0_RDATA[2]
.sym 28790 RAM.0.1_RDATA_1[0]
.sym 28791 RAM.0.1_RDATA_1[1]
.sym 28792 RAM.0.10_RDATA[2]
.sym 28793 RAM.0.0_RDATA[2]
.sym 28794 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 28795 processor.aluMinus[5]
.sym 28796 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 28797 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 28799 processor.aluReg[5]
.sym 28800 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28801 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 28802 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28803 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28804 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 28805 processor.aluIn1[5]
.sym 28807 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28808 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28809 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 28810 processor.PCplusImm[5]
.sym 28811 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 28812 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]
.sym 28813 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]
.sym 28814 processor.PCplusImm[8]
.sym 28815 processor.PCplus4[8]
.sym 28816 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28817 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28821 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 28822 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 28823 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 28824 processor.aluIn1[5]
.sym 28825 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[3]
.sym 28827 processor.PC[2]
.sym 28828 processor.loadstore_addr[2]
.sym 28829 mem_address_SB_LUT4_O_I3[2]
.sym 28830 processor.writeBackData_SB_LUT4_O_27_I0[0]
.sym 28831 processor.writeBackData_SB_LUT4_O_27_I0[1]
.sym 28832 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28833 processor.writeBackData_SB_LUT4_O_27_I0[3]
.sym 28834 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28835 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28836 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 28837 processor.aluIn1[6]
.sym 28839 processor.PC[9]
.sym 28840 processor.loadstore_addr[9]
.sym 28841 mem_address_SB_LUT4_O_I3[2]
.sym 28843 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28844 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 28845 processor.PC_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 28846 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28847 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28848 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 28849 processor.aluIn1[3]
.sym 28850 processor.PC_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 28851 processor.aluMinus[8]
.sym 28852 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 28853 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 28854 processor.PCplusImm[10]
.sym 28855 processor.PCplus4[10]
.sym 28856 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 28857 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28859 processor.PC[10]
.sym 28860 processor.loadstore_addr[10]
.sym 28861 mem_address_SB_LUT4_O_I3[2]
.sym 28865 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28867 processor.writeBackData_SB_LUT4_O_17_I1[0]
.sym 28868 processor.writeBackData_SB_LUT4_O_17_I1[1]
.sym 28869 processor.writeBackData_SB_LUT4_O_17_I1[2]
.sym 28870 processor.writeBackData_SB_LUT4_O_16_I0[0]
.sym 28871 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28872 processor.writeBackData_SB_LUT4_O_16_I0[2]
.sym 28873 processor.writeBackData_SB_LUT4_O_16_I0[3]
.sym 28874 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 28875 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 28876 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28877 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 28878 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 28879 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 28880 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28881 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 28882 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28883 processor.writeBackData_SB_LUT4_O_24_I1[1]
.sym 28884 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28885 processor.writeBackData_SB_LUT4_O_24_I1[3]
.sym 28886 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[0]
.sym 28887 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[1]
.sym 28888 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28889 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O[3]
.sym 28890 processor.PCplus4[4]
.sym 28891 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 28892 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 28893 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 28894 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28895 processor.writeBackData_SB_LUT4_O_25_I1[1]
.sym 28896 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28897 processor.writeBackData_SB_LUT4_O_25_I1[3]
.sym 28898 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0]
.sym 28899 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]
.sym 28900 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28901 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]
.sym 28902 processor.PCplus4[6]
.sym 28903 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 28904 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 28905 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 28907 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 28908 processor.Jimm[14]
.sym 28909 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28910 processor.PCplus4[3]
.sym 28911 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 28912 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 28913 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]
.sym 28914 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 28915 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 28916 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 28917 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28918 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 28919 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 28920 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[2]
.sym 28921 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28922 processor.cycles[0]
.sym 28923 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 28924 processor.writeBackData_SB_LUT4_O_31_I2[2]
.sym 28925 processor.writeBackData_SB_LUT4_O_31_I2[3]
.sym 28926 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28927 processor.writeBackData_SB_LUT4_O_20_I1[1]
.sym 28928 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28929 processor.writeBackData_SB_LUT4_O_20_I1[3]
.sym 28930 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 28931 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_I0[0]
.sym 28932 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 28933 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 28934 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28935 processor.writeBackData_SB_LUT4_O_22_I1[1]
.sym 28936 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28937 processor.writeBackData_SB_LUT4_O_22_I1[3]
.sym 28938 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28939 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[1]
.sym 28940 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28941 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O[3]
.sym 28942 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 28943 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[1]
.sym 28944 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[2]
.sym 28945 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1[3]
.sym 28946 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28947 processor.writeBackData_SB_LUT4_O_19_I1[1]
.sym 28948 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28949 processor.writeBackData_SB_LUT4_O_19_I1[3]
.sym 28950 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28951 processor.writeBackData_SB_LUT4_O_23_I1[1]
.sym 28952 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28953 processor.writeBackData_SB_LUT4_O_23_I1[3]
.sym 28954 processor.writeBackData_SB_LUT4_O_19_I1[0]
.sym 28955 processor.writeBackData_SB_LUT4_O_21_I1[1]
.sym 28956 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28957 processor.writeBackData_SB_LUT4_O_21_I1[3]
.sym 28958 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 28959 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_I2[1]
.sym 28960 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 28961 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28963 mem_rdata[30]
.sym 28964 mem_rdata[14]
.sym 28965 processor.loadstore_addr[1]
.sym 28966 mem_rdata[14]
.sym 28970 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0[0]
.sym 28971 processor.Jimm[12]
.sym 28972 mem_rdata[14]
.sym 28973 processor.Jimm[13]
.sym 28974 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 28975 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 28976 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 28977 processor.aluIn1[12]
.sym 28978 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 28979 processor.Jimm[12]
.sym 28980 mem_rdata[10]
.sym 28981 processor.Jimm[13]
.sym 28982 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[0]
.sym 28983 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[1]
.sym 28984 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_I0[2]
.sym 28985 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 28986 RAM.0.9_RDATA_4[0]
.sym 28987 RAM.0.9_RDATA_4[1]
.sym 28988 RAM.0.10_RDATA[2]
.sym 28989 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 28990 processor.aluReg[12]
.sym 28991 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 28992 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 28993 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 28994 RAM.0.9_RDATA_5[0]
.sym 28995 RAM.0.9_RDATA_5[1]
.sym 28996 RAM.0.10_RDATA[2]
.sym 28997 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 28998 RAM.0.9_RDATA[0]
.sym 28999 RAM.0.9_RDATA[1]
.sym 29000 RAM.0.10_RDATA[2]
.sym 29001 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29003 mem_rdata[26]
.sym 29004 mem_rdata[10]
.sym 29005 processor.loadstore_addr[1]
.sym 29006 RAM.0.9_RDATA_2[0]
.sym 29007 RAM.0.9_RDATA_2[1]
.sym 29008 RAM.0.10_RDATA[2]
.sym 29009 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29010 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[0]
.sym 29011 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29012 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[2]
.sym 29013 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29014 mem_rdata[11]
.sym 29018 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0[0]
.sym 29019 processor.Jimm[12]
.sym 29020 mem_rdata[11]
.sym 29021 processor.Jimm[13]
.sym 29022 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29023 processor.Jimm[12]
.sym 29024 mem_rdata[15]
.sym 29025 processor.Jimm[13]
.sym 29026 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0[0]
.sym 29027 processor.Jimm[12]
.sym 29028 mem_rdata[12]
.sym 29029 processor.Jimm[13]
.sym 29030 RAM.0.1_RDATA_6_SB_LUT4_I0_O[0]
.sym 29031 RAM.0.1_RDATA_6_SB_LUT4_I0_O[1]
.sym 29032 io_rdata[11]
.sym 29033 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29035 mem_rdata[29]
.sym 29036 mem_rdata[13]
.sym 29037 processor.loadstore_addr[1]
.sym 29039 mem_rdata[27]
.sym 29040 mem_rdata[11]
.sym 29041 processor.loadstore_addr[1]
.sym 29042 mem_rdata[12]
.sym 29047 mem_rdata[28]
.sym 29048 mem_rdata[12]
.sym 29049 processor.loadstore_addr[1]
.sym 29050 RAM.0.1_RDATA_1_SB_LUT4_I0_O[0]
.sym 29051 RAM.0.1_RDATA_1_SB_LUT4_I0_O[1]
.sym 29052 io_rdata[11]
.sym 29053 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29054 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O[1]
.sym 29055 processor.Jimm[12]
.sym 29056 mem_rdata[13]
.sym 29057 processor.Jimm[13]
.sym 29058 RAM.0.11_RDATA_3[0]
.sym 29059 RAM.0.11_RDATA_3[1]
.sym 29060 RAM.0.10_RDATA[2]
.sym 29061 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29064 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 29065 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 29066 RAM.0.11_RDATA_1[0]
.sym 29067 RAM.0.11_RDATA_1[1]
.sym 29068 RAM.0.10_RDATA[2]
.sym 29069 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29070 RAM.0.11_RDATA_6[0]
.sym 29071 RAM.0.11_RDATA_6[1]
.sym 29072 RAM.0.10_RDATA[2]
.sym 29073 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29074 RAM.0.11_RDATA[0]
.sym 29075 RAM.0.11_RDATA[1]
.sym 29076 RAM.0.10_RDATA[2]
.sym 29077 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29078 RAM.0.11_RDATA_5[0]
.sym 29079 RAM.0.11_RDATA_5[1]
.sym 29080 RAM.0.10_RDATA[2]
.sym 29081 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29082 RAM.0.11_RDATA_7[0]
.sym 29083 RAM.0.11_RDATA_8[1]
.sym 29084 RAM.0.10_RDATA[2]
.sym 29085 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29086 RAM.0.11_RDATA_2[0]
.sym 29087 RAM.0.11_RDATA_2[1]
.sym 29088 RAM.0.10_RDATA[2]
.sym 29089 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29090 mem_rdata[27]
.sym 29094 mem_rdata[29]
.sym 29098 processor.rs2[25]
.sym 29099 processor.rs2[9]
.sym 29100 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29101 processor.loadstore_addr[1]
.sym 29102 processor.Jimm[14]
.sym 29103 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 29104 mem_rdata[25]
.sym 29105 processor.Jimm[13]
.sym 29106 processor.rs2[28]
.sym 29107 processor.rs2[12]
.sym 29108 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29109 processor.loadstore_addr[1]
.sym 29111 io_wdata[4]
.sym 29112 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29113 mem_wdata_SB_LUT4_O_11_I3[2]
.sym 29114 processor.rs2[29]
.sym 29115 processor.rs2[13]
.sym 29116 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29117 processor.loadstore_addr[1]
.sym 29118 mem_rdata[26]
.sym 29124 processor.Jimm[12]
.sym 29125 processor.Jimm[13]
.sym 29127 io_wdata[5]
.sym 29128 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29129 mem_wdata_SB_LUT4_O_10_I3[2]
.sym 29132 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 29133 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 29136 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 29137 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 29139 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29140 processor.writeBackData_SB_LUT4_O_6_I2[1]
.sym 29141 processor.writeBackData_SB_LUT4_O_6_I2[2]
.sym 29144 processor.Jimm[13]
.sym 29145 processor.Jimm[12]
.sym 29147 io_wdata[1]
.sym 29148 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29149 mem_wdata_SB_LUT4_O_14_I3[2]
.sym 29152 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 29153 processor.Jimm[14]
.sym 29155 RAM.0.3_RDATA_3[0]
.sym 29156 RAM.0.3_RDATA_3[1]
.sym 29157 RAM.0.0_RDATA[2]
.sym 29159 RAM.0.3_RDATA_2[0]
.sym 29160 RAM.0.3_RDATA_2[1]
.sym 29161 RAM.0.0_RDATA[2]
.sym 29163 RAM.0.3_RDATA_1[0]
.sym 29164 RAM.0.3_RDATA_1[1]
.sym 29165 RAM.0.0_RDATA[2]
.sym 29167 RAM.0.3_RDATA_6[0]
.sym 29168 RAM.0.3_RDATA_6[1]
.sym 29169 RAM.0.0_RDATA[2]
.sym 29171 RAM.0.3_RDATA_7[0]
.sym 29172 RAM.0.3_RDATA_8[1]
.sym 29173 RAM.0.0_RDATA[2]
.sym 29176 processor.Jimm[14]
.sym 29177 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29179 RAM.0.3_RDATA[0]
.sym 29180 RAM.0.3_RDATA[1]
.sym 29181 RAM.0.0_RDATA[2]
.sym 29183 RAM.0.3_RDATA_5[0]
.sym 29184 RAM.0.3_RDATA_5[1]
.sym 29185 RAM.0.0_RDATA[2]
.sym 29191 processor.aluReg[29]
.sym 29192 processor.aluReg[27]
.sym 29193 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29215 processor.aluIn1[28]
.sym 29216 processor.aluReg_SB_DFFE_Q_3_D_SB_LUT4_O_I2[1]
.sym 29217 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29223 processor.aluShamt[0]
.sym 29224 processor.aluShamt[1]
.sym 29225 processor.aluShamt_SB_LUT4_I1_O[2]
.sym 29227 processor.aluShamt_SB_DFFE_Q_3_D_SB_LUT4_O_I1[1]
.sym 29228 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 29229 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29247 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29248 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 29249 processor.aluShamt[0]
.sym 29250 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 29251 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29252 processor.aluIn1[3]
.sym 29253 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 29254 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 29255 processor.aluMinus[6]
.sym 29256 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29257 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29258 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 29259 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29260 processor.aluIn1[4]
.sym 29261 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 29265 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29266 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 29267 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[1]
.sym 29268 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29269 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0[3]
.sym 29270 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29271 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29272 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 29273 processor.aluIn1[1]
.sym 29274 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 29275 processor.aluMinus[2]
.sym 29276 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29277 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29281 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 29283 processor.aluIn1[0]
.sym 29284 processor.aluIn2[0]
.sym 29287 processor.aluIn1[1]
.sym 29288 processor.aluIn2[1]
.sym 29289 processor.aluPlus_SB_LUT4_O_I3[1]
.sym 29291 processor.aluIn1[2]
.sym 29292 processor.aluIn2[2]
.sym 29293 processor.aluPlus_SB_LUT4_O_I3[2]
.sym 29295 processor.aluIn1[3]
.sym 29296 processor.aluIn2[3]
.sym 29297 processor.aluPlus_SB_LUT4_O_I3[3]
.sym 29299 processor.aluIn1[4]
.sym 29300 processor.aluIn2[4]
.sym 29301 processor.aluPlus_SB_LUT4_O_I3[4]
.sym 29303 processor.aluIn1[5]
.sym 29304 processor.aluIn2[5]
.sym 29305 processor.aluPlus_SB_LUT4_O_I3[5]
.sym 29307 processor.aluIn1[6]
.sym 29308 processor.aluIn2[6]
.sym 29309 processor.aluPlus_SB_LUT4_O_I3[6]
.sym 29311 processor.aluIn1[7]
.sym 29312 processor.aluIn2[7]
.sym 29313 processor.aluPlus_SB_LUT4_O_I3[7]
.sym 29315 processor.aluIn1[8]
.sym 29316 processor.aluIn2[8]
.sym 29317 processor.aluPlus_SB_LUT4_O_I3[8]
.sym 29319 processor.aluIn1[9]
.sym 29320 processor.aluIn2[9]
.sym 29321 processor.aluPlus_SB_LUT4_O_I3[9]
.sym 29323 processor.aluIn1[10]
.sym 29324 processor.aluIn2[10]
.sym 29325 processor.aluPlus_SB_LUT4_O_I3[10]
.sym 29327 processor.aluIn1[11]
.sym 29328 processor.aluIn2[11]
.sym 29329 processor.aluPlus_SB_LUT4_O_I3[11]
.sym 29331 processor.aluIn1[12]
.sym 29332 processor.aluIn2[12]
.sym 29333 processor.aluPlus_SB_LUT4_O_I3[12]
.sym 29335 processor.aluIn1[13]
.sym 29336 processor.aluIn2[13]
.sym 29337 processor.aluPlus_SB_LUT4_O_I3[13]
.sym 29339 processor.aluIn1[14]
.sym 29340 processor.aluIn2[14]
.sym 29341 processor.aluPlus_SB_LUT4_O_I3[14]
.sym 29343 processor.aluIn1[15]
.sym 29344 processor.aluIn2[15]
.sym 29345 processor.aluPlus_SB_LUT4_O_I3[15]
.sym 29347 processor.aluIn1[16]
.sym 29348 processor.aluIn2[16]
.sym 29349 processor.aluPlus_SB_LUT4_O_I3[16]
.sym 29351 processor.aluIn1[17]
.sym 29352 processor.aluIn2[17]
.sym 29353 processor.aluPlus_SB_LUT4_O_I3[17]
.sym 29355 processor.aluIn1[18]
.sym 29356 processor.aluIn2[18]
.sym 29357 processor.aluPlus_SB_LUT4_O_I3[18]
.sym 29359 processor.aluIn1[19]
.sym 29360 processor.aluIn2[19]
.sym 29361 processor.aluPlus_SB_LUT4_O_I3[19]
.sym 29363 processor.aluIn1[20]
.sym 29364 processor.aluIn2[20]
.sym 29365 processor.aluPlus_SB_LUT4_O_I3[20]
.sym 29367 processor.aluIn1[21]
.sym 29368 processor.aluIn2[21]
.sym 29369 processor.aluPlus_SB_LUT4_O_I3[21]
.sym 29371 processor.aluIn1[22]
.sym 29372 processor.aluIn2[22]
.sym 29373 processor.aluPlus_SB_LUT4_O_I3[22]
.sym 29375 processor.aluIn1[23]
.sym 29376 processor.aluIn2[23]
.sym 29377 processor.aluPlus_SB_LUT4_O_I3[23]
.sym 29379 processor.aluIn1[24]
.sym 29380 processor.aluIn2[24]
.sym 29381 processor.aluPlus_SB_LUT4_O_I3[24]
.sym 29383 processor.aluIn1[25]
.sym 29384 processor.aluIn2[25]
.sym 29385 processor.aluPlus_SB_LUT4_O_I3[25]
.sym 29387 processor.aluIn1[26]
.sym 29388 processor.aluIn2[26]
.sym 29389 processor.aluPlus_SB_LUT4_O_I3[26]
.sym 29391 processor.aluIn1[27]
.sym 29392 processor.aluIn2[27]
.sym 29393 processor.aluPlus_SB_LUT4_O_I3[27]
.sym 29395 processor.aluIn1[28]
.sym 29396 processor.aluIn2[28]
.sym 29397 processor.aluPlus_SB_LUT4_O_I3[28]
.sym 29399 processor.aluIn1[29]
.sym 29400 processor.aluIn2[29]
.sym 29401 processor.aluPlus_SB_LUT4_O_I3[29]
.sym 29403 processor.aluIn1[30]
.sym 29404 processor.aluIn2[30]
.sym 29405 processor.aluPlus_SB_LUT4_O_I3[30]
.sym 29406 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 29407 processor.aluIn1[31]
.sym 29409 processor.aluPlus_SB_LUT4_O_I3[31]
.sym 29410 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 29411 processor.aluMinus[13]
.sym 29412 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29413 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29414 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29415 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[1]
.sym 29416 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[2]
.sym 29417 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1[3]
.sym 29419 io_wdata[5]
.sym 29420 processor.Bimm[5]
.sym 29421 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29422 mem_rdata[19]
.sym 29423 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 29424 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 29425 mem_rdata[3]
.sym 29426 processor.aluPlus[0]
.sym 29427 processor.aluMinus[0]
.sym 29428 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29429 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29430 mem_rdata[20]
.sym 29431 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 29432 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 29433 mem_rdata[4]
.sym 29437 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29438 processor.Jimm[13]
.sym 29439 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 29440 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 29441 processor.PCplus4[13]
.sym 29442 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[0]
.sym 29443 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[1]
.sym 29444 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0[2]
.sym 29445 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29446 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 29447 processor.aluMinus[12]
.sym 29448 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29449 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29450 processor.Jimm[14]
.sym 29451 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 29452 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 29453 processor.PCplus4[14]
.sym 29455 processor.rs2[12]
.sym 29456 processor.Bimm[12]
.sym 29457 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29458 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29459 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29460 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29461 processor.aluIn1[13]
.sym 29462 processor.aluReg[13]
.sym 29463 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29464 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 29465 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 29466 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29467 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29468 processor.aluIn1[13]
.sym 29469 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 29470 mem_rdata[22]
.sym 29471 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2[1]
.sym 29472 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 29473 mem_rdata[6]
.sym 29475 processor.Iimm[4]
.sym 29476 processor.Bimm[4]
.sym 29477 processor.instr[5]
.sym 29478 processor.aluReg[0]
.sym 29479 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29480 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[2]
.sym 29481 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I2[3]
.sym 29482 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 29483 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29484 processor.aluIn1[0]
.sym 29485 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 29486 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29487 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[1]
.sym 29488 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[2]
.sym 29489 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1[3]
.sym 29490 mem_rdata[18]
.sym 29491 mem_rdata[2]
.sym 29492 processor.Jimm[13]
.sym 29493 processor.loadstore_addr[1]
.sym 29497 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29498 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 29499 processor.aluMinus[14]
.sym 29500 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29501 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29502 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29503 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29504 processor.aluIn1[12]
.sym 29505 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 29506 mem_rdata[21]
.sym 29507 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O[1]
.sym 29508 processor.Jimm[13]
.sym 29509 processor.loadstore_addr[1]
.sym 29513 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29514 processor.Jimm[14]
.sym 29515 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 29516 processor.Jimm[12]
.sym 29517 processor.Jimm[13]
.sym 29521 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29522 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29523 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29524 processor.aluIn1[14]
.sym 29525 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 29529 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29530 processor.aluReg[14]
.sym 29531 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29532 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 29533 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 29534 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29535 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29536 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29537 processor.aluIn1[14]
.sym 29540 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3[0]
.sym 29541 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 29542 mem_rdata[30]
.sym 29547 io_rdata[8]
.sym 29548 processor.mem_rdata_SB_LUT4_O_23_I2[1]
.sym 29549 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29550 processor.loadstore_addr[22]
.sym 29551 processor.PC[22]
.sym 29552 processor.state[1]
.sym 29553 processor.state[0]
.sym 29555 mem_rdata[31]
.sym 29556 mem_rdata[15]
.sym 29557 processor.loadstore_addr[1]
.sym 29561 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 29562 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 29563 processor.Jimm[12]
.sym 29564 mem_rdata[8]
.sym 29565 processor.Jimm[13]
.sym 29567 mem_rdata[24]
.sym 29568 mem_rdata[8]
.sym 29569 processor.loadstore_addr[1]
.sym 29570 processor.Jimm[12]
.sym 29571 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29572 processor.loadstore_addr[1]
.sym 29573 processor.Jimm[13]
.sym 29574 mem_rdata[28]
.sym 29581 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 29582 RAM.0.11_RDATA_4[0]
.sym 29583 RAM.0.11_RDATA_4[1]
.sym 29584 RAM.0.10_RDATA[2]
.sym 29585 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 29588 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_8_I3_SB_LUT4_O_I2[0]
.sym 29589 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 29592 io_word_address[10]
.sym 29593 io_word_address[9]
.sym 29597 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 29600 io_word_address[9]
.sym 29601 io_word_address[10]
.sym 29602 processor.Jimm[14]
.sym 29603 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 29604 mem_rdata[26]
.sym 29605 processor.Jimm[13]
.sym 29606 processor.aluPlus[26]
.sym 29607 processor.aluMinus[26]
.sym 29608 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29609 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29611 processor.aluReg[23]
.sym 29612 processor.aluReg[21]
.sym 29613 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29615 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29616 processor.writeBackData_SB_LUT4_O_5_I2[1]
.sym 29617 processor.writeBackData_SB_LUT4_O_5_I2[2]
.sym 29619 processor.aluIn1[22]
.sym 29620 processor.aluReg_SB_DFFE_Q_9_D_SB_LUT4_O_I2[1]
.sym 29621 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29622 processor.Jimm[14]
.sym 29623 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 29624 mem_rdata[29]
.sym 29625 processor.Jimm[13]
.sym 29627 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 29628 processor.writeBackData_SB_LUT4_O_2_I2[1]
.sym 29629 processor.writeBackData_SB_LUT4_O_2_I2[2]
.sym 29630 processor.aluPlus[25]
.sym 29631 processor.aluMinus[25]
.sym 29632 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29633 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29635 processor.Jimm[12]
.sym 29636 processor.Jimm[13]
.sym 29637 processor.Jimm[14]
.sym 29639 io_wdata[6]
.sym 29640 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29641 mem_wdata_SB_LUT4_O_9_I3[2]
.sym 29642 io_word_address[9]
.sym 29646 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29647 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29648 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 29649 processor.aluIn1[26]
.sym 29650 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 29651 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29652 processor.aluIn1[25]
.sym 29653 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 29654 processor.rs2[30]
.sym 29655 processor.rs2[14]
.sym 29656 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 29657 processor.loadstore_addr[1]
.sym 29658 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]
.sym 29659 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]
.sym 29660 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29661 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3]
.sym 29662 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 29663 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29664 processor.aluIn1[26]
.sym 29665 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 29666 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 29667 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 29668 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 29669 processor.aluIn1[25]
.sym 29670 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[0]
.sym 29671 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[1]
.sym 29672 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 29673 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0[3]
.sym 29675 RAM.0.3_RDATA_4[0]
.sym 29676 RAM.0.3_RDATA_4[1]
.sym 29677 RAM.0.0_RDATA[2]
.sym 29679 processor.aluReg[26]
.sym 29680 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29681 processor.writeBackData_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 29683 processor.aluReg[31]
.sym 29684 processor.aluReg[29]
.sym 29685 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29687 processor.aluIn1[30]
.sym 29688 processor.aluReg_SB_DFFE_Q_1_D_SB_LUT4_O_I2[1]
.sym 29689 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29691 processor.aluReg[25]
.sym 29692 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29693 processor.writeBackData_SB_LUT4_O_6_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 29695 processor.aluIn1[24]
.sym 29696 processor.aluReg_SB_DFFE_Q_7_D_SB_LUT4_O_I2[1]
.sym 29697 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29699 processor.aluReg[26]
.sym 29700 processor.aluReg[24]
.sym 29701 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29703 processor.aluReg[27]
.sym 29704 processor.aluReg[25]
.sym 29705 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29707 processor.aluIn1[26]
.sym 29708 processor.aluReg_SB_DFFE_Q_5_D_SB_LUT4_O_I2[1]
.sym 29709 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29711 processor.aluIn1[27]
.sym 29712 processor.aluReg_SB_DFFE_Q_4_D_SB_LUT4_O_I2[1]
.sym 29713 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29715 processor.aluReg[25]
.sym 29716 processor.aluReg[23]
.sym 29717 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29719 processor.aluReg[28]
.sym 29720 processor.aluReg[26]
.sym 29721 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 29723 processor.aluIn1[25]
.sym 29724 processor.aluReg_SB_DFFE_Q_6_D_SB_LUT4_O_I2[1]
.sym 29725 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29733 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 29765 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 29766 processor.aluPlus[1]
.sym 29767 processor.aluMinus[1]
.sym 29768 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29769 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29770 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 29771 processor.aluMinus[3]
.sym 29772 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29773 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29775 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29776 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 29777 processor.PC_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 29778 processor.PCplusImm[6]
.sym 29779 processor.PCplus4[6]
.sym 29780 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29781 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 29783 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29784 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 29785 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 29786 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 29787 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 29788 processor.aluIn1[1]
.sym 29789 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[3]
.sym 29791 processor.aluReg[1]
.sym 29792 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 29793 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]
.sym 29795 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29796 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]
.sym 29797 processor.PC_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[2]
.sym 29799 io_wdata[0]
.sym 29800 processor.Iimm[0]
.sym 29801 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29802 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 29803 processor.aluMinus[4]
.sym 29804 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29805 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29807 io_wdata[6]
.sym 29808 processor.Bimm[6]
.sym 29809 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29813 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 29817 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29818 processor.PC_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 29819 processor.aluMinus[7]
.sym 29820 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 29821 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 29822 processor.PCplusImm[9]
.sym 29823 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 29824 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 29825 processor.cycles[9]
.sym 29829 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 29833 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 29834 processor.PCplusImm[9]
.sym 29835 processor.PCplus4[9]
.sym 29836 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29837 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 29841 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29845 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 29847 processor.PCplus4[9]
.sym 29848 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 29849 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29851 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29852 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 29853 processor.PC_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 29855 processor.PCplus4[8]
.sym 29856 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 29857 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 29858 mem_rdata[21]
.sym 29863 processor.Iimm[1]
.sym 29864 processor.Bimm[1]
.sym 29865 processor.instr[5]
.sym 29867 io_wdata[7]
.sym 29868 processor.Bimm[7]
.sym 29869 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29871 io_wdata[3]
.sym 29872 processor.Iimm[3]
.sym 29873 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29877 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29879 io_wdata[1]
.sym 29880 processor.Iimm[1]
.sym 29881 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29883 io_wdata[2]
.sym 29884 processor.Iimm[2]
.sym 29885 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 29889 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29891 processor.aluIn1[0]
.sym 29892 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]
.sym 29893 $PACKER_VCC_NET
.sym 29895 processor.aluIn1[1]
.sym 29896 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]
.sym 29897 processor.aluMinus_SB_LUT4_O_I3[1]
.sym 29899 processor.aluIn1[2]
.sym 29900 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]
.sym 29901 processor.aluMinus_SB_LUT4_O_I3[2]
.sym 29903 processor.aluIn1[3]
.sym 29904 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 29905 processor.aluMinus_SB_LUT4_O_I3[3]
.sym 29907 processor.aluIn1[4]
.sym 29908 processor.aluShamt_SB_LUT4_I1_1_O[0]
.sym 29909 processor.aluMinus_SB_LUT4_O_I3[4]
.sym 29911 processor.aluIn1[5]
.sym 29912 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3[0]
.sym 29913 processor.aluMinus_SB_LUT4_O_I3[5]
.sym 29915 processor.aluIn1[6]
.sym 29916 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29917 processor.aluMinus_SB_LUT4_O_I3[6]
.sym 29919 processor.aluIn1[7]
.sym 29920 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29921 processor.aluMinus_SB_LUT4_O_I3[7]
.sym 29923 processor.aluIn1[8]
.sym 29924 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29925 processor.aluMinus_SB_LUT4_O_I3[8]
.sym 29927 processor.aluIn1[9]
.sym 29928 processor.writeBackData_SB_LUT4_O_24_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29929 processor.aluMinus_SB_LUT4_O_I3[9]
.sym 29931 processor.aluIn1[10]
.sym 29932 processor.writeBackData_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3[0]
.sym 29933 processor.aluMinus_SB_LUT4_O_I3[10]
.sym 29935 processor.aluIn1[11]
.sym 29936 processor.writeBackData_SB_LUT4_O_22_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 29937 processor.aluMinus_SB_LUT4_O_I3[11]
.sym 29939 processor.aluIn1[12]
.sym 29940 processor.writeBackData_SB_LUT4_O_21_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29941 processor.aluMinus_SB_LUT4_O_I3[12]
.sym 29943 processor.aluIn1[13]
.sym 29944 processor.writeBackData_SB_LUT4_O_20_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29945 processor.aluMinus_SB_LUT4_O_I3[13]
.sym 29947 processor.aluIn1[14]
.sym 29948 processor.writeBackData_SB_LUT4_O_19_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29949 processor.aluMinus_SB_LUT4_O_I3[14]
.sym 29951 processor.aluIn1[15]
.sym 29952 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 29953 processor.aluMinus_SB_LUT4_O_I3[15]
.sym 29955 processor.aluIn1[16]
.sym 29956 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29957 processor.aluMinus_SB_LUT4_O_I3[16]
.sym 29959 processor.aluIn1[17]
.sym 29960 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29961 processor.aluMinus_SB_LUT4_O_I3[17]
.sym 29963 processor.aluIn1[18]
.sym 29964 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29965 processor.aluMinus_SB_LUT4_O_I3[18]
.sym 29967 processor.aluIn1[19]
.sym 29968 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29969 processor.aluMinus_SB_LUT4_O_I3[19]
.sym 29971 processor.aluIn1[20]
.sym 29972 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29973 processor.aluMinus_SB_LUT4_O_I3[20]
.sym 29975 processor.aluIn1[21]
.sym 29976 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 29977 processor.aluMinus_SB_LUT4_O_I3[21]
.sym 29979 processor.aluIn1[22]
.sym 29980 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 29981 processor.aluMinus_SB_LUT4_O_I3[22]
.sym 29983 processor.aluIn1[23]
.sym 29984 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 29985 processor.aluMinus_SB_LUT4_O_I3[23]
.sym 29987 processor.aluIn1[24]
.sym 29988 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 29989 processor.aluMinus_SB_LUT4_O_I3[24]
.sym 29991 processor.aluIn1[25]
.sym 29992 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[25]
.sym 29993 processor.aluMinus_SB_LUT4_O_I3[25]
.sym 29995 processor.aluIn1[26]
.sym 29996 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[26]
.sym 29997 processor.aluMinus_SB_LUT4_O_I3[26]
.sym 29999 processor.aluIn1[27]
.sym 30000 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 30001 processor.aluMinus_SB_LUT4_O_I3[27]
.sym 30003 processor.aluIn1[28]
.sym 30004 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 30005 processor.aluMinus_SB_LUT4_O_I3[28]
.sym 30007 processor.aluIn1[29]
.sym 30008 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 30009 processor.aluMinus_SB_LUT4_O_I3[29]
.sym 30011 processor.aluIn1[30]
.sym 30012 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 30013 processor.aluMinus_SB_LUT4_O_I3[30]
.sym 30015 processor.aluIn1[31]
.sym 30016 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 30017 processor.aluMinus_SB_LUT4_O_I3[31]
.sym 30019 $PACKER_VCC_NET
.sym 30021 $nextpnr_ICESTORM_LC_1$I3
.sym 30023 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30024 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30025 $nextpnr_ICESTORM_LC_1$COUT
.sym 30027 processor.rs2[14]
.sym 30028 processor.Bimm[12]
.sym 30029 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30031 processor.rs2[10]
.sym 30032 processor.Bimm[10]
.sym 30033 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30035 processor.rs2[15]
.sym 30036 processor.Bimm[12]
.sym 30037 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30039 processor.rs2[9]
.sym 30040 processor.Bimm[9]
.sym 30041 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30042 processor.aluMinus[24]
.sym 30043 processor.aluMinus[25]
.sym 30044 processor.aluMinus[26]
.sym 30045 processor.aluMinus[27]
.sym 30047 processor.rs2[11]
.sym 30048 processor.Bimm[12]
.sym 30049 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30050 mem_rdata[8]
.sym 30054 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30055 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 30056 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 30057 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 30061 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 30062 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 30063 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30064 processor.aluIn1[15]
.sym 30065 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 30066 processor.aluReg[15]
.sym 30067 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30068 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 30069 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 30070 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30071 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30072 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[15]
.sym 30073 processor.aluIn1[15]
.sym 30077 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30078 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 30079 processor.aluMinus[15]
.sym 30080 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30081 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30082 processor.aluPlus[24]
.sym 30083 processor.aluMinus[24]
.sym 30084 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30085 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30089 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 30090 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 30091 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30092 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 30093 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 30097 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 30101 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 30105 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 30109 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 30112 processor.Jimm[14]
.sym 30113 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 30114 processor.aluPlus[29]
.sym 30115 processor.aluMinus[29]
.sym 30116 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30117 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30118 processor.aluPlus[28]
.sym 30119 processor.aluMinus[28]
.sym 30120 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30121 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30122 processor.aluPlus[27]
.sym 30123 processor.aluMinus[27]
.sym 30124 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30125 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30126 processor.aluPlus[30]
.sym 30127 processor.aluMinus[30]
.sym 30128 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30129 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30131 io_wdata[2]
.sym 30132 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 30133 mem_wdata_SB_LUT4_O_13_I3[2]
.sym 30134 processor.rs2[26]
.sym 30135 processor.rs2[10]
.sym 30136 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 30137 processor.loadstore_addr[1]
.sym 30139 processor.rs2[26]
.sym 30140 processor.Bimm[12]
.sym 30141 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30143 processor.rs2[25]
.sym 30144 processor.Bimm[12]
.sym 30145 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30146 processor.Bimm[6]
.sym 30147 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 30148 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30149 processor.cycles[26]
.sym 30150 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 30151 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30152 processor.aluIn1[30]
.sym 30153 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[3]
.sym 30155 io_wdata[3]
.sym 30156 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 30157 mem_wdata_SB_LUT4_O_12_I3[2]
.sym 30158 processor.rs2[27]
.sym 30159 processor.rs2[11]
.sym 30160 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 30161 processor.loadstore_addr[1]
.sym 30162 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30163 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30164 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 30165 processor.aluIn1[29]
.sym 30166 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 30167 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 30168 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30169 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3]
.sym 30170 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 30171 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30172 processor.aluIn1[27]
.sym 30173 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 30174 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 30175 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30176 processor.aluIn1[29]
.sym 30177 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 30179 processor.aluIn1[31]
.sym 30180 processor.aluReg_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 30181 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30183 processor.aluReg[29]
.sym 30184 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30185 processor.writeBackData_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30187 processor.aluIn1[23]
.sym 30188 processor.aluReg_SB_DFFE_Q_8_D_SB_LUT4_O_I2[1]
.sym 30189 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 30191 processor.aluReg[27]
.sym 30192 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30193 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30195 processor.Jimm[12]
.sym 30196 processor.Jimm[13]
.sym 30197 processor.Jimm[14]
.sym 30198 processor.Bimm[10]
.sym 30199 processor.aluReg[31]
.sym 30200 processor.aluReg[30]
.sym 30201 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 30203 processor.aluReg[30]
.sym 30204 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30205 processor.state_SB_LUT4_I0_I2[2]
.sym 30207 processor.aluReg[24]
.sym 30208 processor.aluReg[22]
.sym 30209 processor.aluReg_SB_DFFE_Q_31_D_SB_LUT4_O_I0[3]
.sym 30237 TXD_SB_LUT4_O_I3
.sym 30243 processor.PC[2]
.sym 30244 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 30245 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I3[2]
.sym 30256 uart.brk_SB_LUT4_I3_O[0]
.sym 30257 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 30267 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30268 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1]
.sym 30269 processor.PC_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]
.sym 30274 processor.PCplusImm[6]
.sym 30275 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30276 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30277 processor.cycles[6]
.sym 30278 processor.PCplusImm[8]
.sym 30279 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30280 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30281 processor.cycles[8]
.sym 30283 processor.PCplus4[7]
.sym 30284 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 30285 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[2]
.sym 30286 processor.PCplusImm[3]
.sym 30287 processor.PCplus4[3]
.sym 30288 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30289 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30290 processor.PCplusImm[3]
.sym 30291 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30292 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30293 processor.cycles[3]
.sym 30294 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30295 processor.cycles[5]
.sym 30296 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 30297 processor.PCplus4[5]
.sym 30298 processor.PCplusImm[7]
.sym 30299 processor.PCplus4[7]
.sym 30300 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30301 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30303 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30304 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[1]
.sym 30305 processor.PC_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2]
.sym 30306 processor.PCplusImm[12]
.sym 30307 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30308 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30309 processor.cycles[12]
.sym 30311 processor.instr[3]
.sym 30312 processor.instr[4]
.sym 30313 processor.Bimm[6]
.sym 30315 processor.instr[3]
.sym 30316 processor.instr[4]
.sym 30317 processor.Bimm[9]
.sym 30319 processor.instr[3]
.sym 30320 processor.instr[4]
.sym 30321 processor.Bimm[5]
.sym 30322 processor.PCplusImm[5]
.sym 30323 processor.PCplus4[5]
.sym 30324 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30325 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30326 processor.PCplusImm[15]
.sym 30327 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30328 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30329 processor.cycles[15]
.sym 30330 processor.PCplusImm[11]
.sym 30331 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30332 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30333 processor.cycles[11]
.sym 30334 processor.PCplusImm[10]
.sym 30335 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30336 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30337 processor.cycles[10]
.sym 30339 processor.PC[2]
.sym 30344 processor.PC[3]
.sym 30345 processor.PC[2]
.sym 30348 processor.PC[4]
.sym 30349 processor.PCplus4_SB_LUT4_O_I3[2]
.sym 30352 processor.PC[5]
.sym 30353 processor.PCplus4_SB_LUT4_O_I3[3]
.sym 30356 processor.PC[6]
.sym 30357 processor.PCplus4_SB_LUT4_O_I3[4]
.sym 30360 processor.PC[7]
.sym 30361 processor.PCplus4_SB_LUT4_O_I3[5]
.sym 30364 mem_address_SB_LUT4_O_I3[0]
.sym 30365 processor.PCplus4_SB_LUT4_O_I3[6]
.sym 30368 processor.PC[9]
.sym 30369 processor.PCplus4_SB_LUT4_O_I3[7]
.sym 30372 processor.PC[10]
.sym 30373 processor.PCplus4_SB_LUT4_O_I3[8]
.sym 30376 processor.PC[11]
.sym 30377 processor.PCplus4_SB_LUT4_O_I3[9]
.sym 30380 processor.PC[12]
.sym 30381 processor.PCplus4_SB_LUT4_O_I3[10]
.sym 30384 processor.PC[13]
.sym 30385 processor.PCplus4_SB_LUT4_O_I3[11]
.sym 30388 processor.PC[14]
.sym 30389 processor.PCplus4_SB_LUT4_O_I3[12]
.sym 30392 processor.PC[15]
.sym 30393 processor.PCplus4_SB_LUT4_O_I3[13]
.sym 30396 processor.PC[16]
.sym 30397 processor.PCplus4_SB_LUT4_O_I3[14]
.sym 30400 processor.PC[17]
.sym 30401 processor.PCplus4_SB_LUT4_O_I3[15]
.sym 30404 processor.PC[18]
.sym 30405 processor.PCplus4_SB_LUT4_O_I3[16]
.sym 30408 processor.PC[19]
.sym 30409 processor.PCplus4_SB_LUT4_O_I3[17]
.sym 30412 processor.PC[20]
.sym 30413 processor.PCplus4_SB_LUT4_O_I3[18]
.sym 30416 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30417 processor.PCplus4_SB_LUT4_O_I3[19]
.sym 30420 processor.PC[22]
.sym 30421 processor.PCplus4_SB_LUT4_O_I3[20]
.sym 30424 processor.PC[23]
.sym 30425 processor.PCplus4_SB_LUT4_O_I3[21]
.sym 30426 processor.aluMinus[4]
.sym 30427 processor.aluMinus[5]
.sym 30428 processor.aluMinus[6]
.sym 30429 processor.aluMinus[7]
.sym 30431 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30432 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 30433 processor.PC_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 30434 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 30435 processor.aluMinus[16]
.sym 30436 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30437 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30438 processor.aluMinus[0]
.sym 30439 processor.aluMinus[1]
.sym 30440 processor.aluMinus[2]
.sym 30441 processor.aluMinus[3]
.sym 30442 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]
.sym 30443 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]
.sym 30444 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[2]
.sym 30445 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3]
.sym 30447 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30448 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 30449 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 30451 processor.Iimm[2]
.sym 30452 processor.Bimm[2]
.sym 30453 processor.instr[5]
.sym 30454 processor.aluMinus[12]
.sym 30455 processor.aluMinus[13]
.sym 30456 processor.aluMinus[14]
.sym 30457 processor.aluMinus[15]
.sym 30458 processor.aluMinus[8]
.sym 30459 processor.aluMinus[9]
.sym 30460 processor.aluMinus[10]
.sym 30461 processor.aluMinus[11]
.sym 30463 processor.Iimm[3]
.sym 30464 processor.Bimm[3]
.sym 30465 processor.instr[5]
.sym 30467 processor.rs2[8]
.sym 30468 processor.Bimm[8]
.sym 30469 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30471 io_wdata[4]
.sym 30472 processor.Iimm[4]
.sym 30473 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30474 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 30475 processor.aluMinus[22]
.sym 30476 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30477 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30478 processor.Jimm[12]
.sym 30479 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 30480 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 30481 processor.PCplus4[12]
.sym 30482 mem_rdata[9]
.sym 30489 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 30491 processor.rs2[13]
.sym 30492 processor.Bimm[12]
.sym 30493 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30494 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 30495 processor.aluMinus[20]
.sym 30496 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30497 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30499 uart.wstrb_SB_LUT4_O_I3[0]
.sym 30500 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 30501 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 30502 processor.aluMinus[16]
.sym 30503 processor.aluMinus[17]
.sym 30504 processor.aluMinus[18]
.sym 30505 processor.aluMinus[19]
.sym 30509 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30510 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 30511 processor.aluMinus[23]
.sym 30512 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30513 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30517 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30518 processor.aluMinus[20]
.sym 30519 processor.aluMinus[21]
.sym 30520 processor.aluMinus[22]
.sym 30521 processor.aluMinus[23]
.sym 30522 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30523 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30524 processor.aluIn1[20]
.sym 30525 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 30528 processor.instr[5]
.sym 30529 processor.Bimm[10]
.sym 30530 processor.aluMinus[28]
.sym 30531 processor.aluMinus[29]
.sym 30532 processor.aluMinus[30]
.sym 30533 processor.aluMinus[31]
.sym 30535 processor.rs2[23]
.sym 30536 processor.Bimm[12]
.sym 30537 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30538 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 30539 processor.aluMinus[17]
.sym 30540 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30541 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30542 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 30543 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 30544 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30545 processor.Jimm[14]
.sym 30546 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30547 processor.Jimm[12]
.sym 30548 processor.Jimm[14]
.sym 30549 processor.Jimm[13]
.sym 30550 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 30551 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 30552 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30553 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30554 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30555 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[1]
.sym 30556 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[2]
.sym 30557 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1[3]
.sym 30558 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 30559 processor.aluMinus[21]
.sym 30560 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30561 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30565 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30566 processor.PC_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 30567 processor.aluMinus[19]
.sym 30568 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30569 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30570 mem_rdata[31]
.sym 30574 processor.aluPlus[31]
.sym 30575 processor.aluMinus[31]
.sym 30576 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30577 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30578 processor.aluIn1[31]
.sym 30579 processor.aluMinus_SB_LUT4_O_I3[32]
.sym 30580 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 30581 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30582 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 30583 processor.aluMinus[18]
.sym 30584 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[2]
.sym 30585 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_2_O[3]
.sym 30586 processor.Bimm[5]
.sym 30587 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 30588 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30589 processor.cycles[25]
.sym 30590 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[0]
.sym 30591 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30592 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[2]
.sym 30593 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O[3]
.sym 30594 processor.Jimm[14]
.sym 30595 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 30596 mem_rdata[31]
.sym 30597 processor.Jimm[13]
.sym 30599 processor.rs2[19]
.sym 30600 processor.Bimm[12]
.sym 30601 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30602 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30603 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30604 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30605 processor.aluIn1[19]
.sym 30606 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[0]
.sym 30607 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[1]
.sym 30608 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O[2]
.sym 30609 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30612 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]
.sym 30613 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]
.sym 30614 processor.Jimm[14]
.sym 30615 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 30616 mem_rdata[27]
.sym 30617 processor.Jimm[13]
.sym 30618 processor.Jimm[14]
.sym 30619 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 30620 mem_rdata[30]
.sym 30621 processor.Jimm[13]
.sym 30622 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30623 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30624 processor.aluIn1[19]
.sym 30625 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 30626 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 30627 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30628 processor.aluIn1[24]
.sym 30629 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 30631 processor.rs2[30]
.sym 30632 processor.Bimm[12]
.sym 30633 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30635 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30636 processor.writeBackData_SB_LUT4_O_4_I2[1]
.sym 30637 processor.writeBackData_SB_LUT4_O_4_I2[2]
.sym 30639 processor.rs2[29]
.sym 30640 processor.Bimm[12]
.sym 30641 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30643 processor.rs2[28]
.sym 30644 processor.Bimm[12]
.sym 30645 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30647 processor.rs2[24]
.sym 30648 processor.Bimm[12]
.sym 30649 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30651 processor.rs2[27]
.sym 30652 processor.Bimm[12]
.sym 30653 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 30655 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 30656 processor.writeBackData_SB_LUT4_O_1_I2[1]
.sym 30657 processor.writeBackData_SB_LUT4_O_1_I2[2]
.sym 30658 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30659 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30660 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 30661 processor.aluIn1[28]
.sym 30662 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]
.sym 30663 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]
.sym 30664 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30665 processor.writeBackData_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]
.sym 30666 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[28]
.sym 30667 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30668 processor.aluIn1[28]
.sym 30669 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 30670 processor.Bimm[9]
.sym 30671 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 30672 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30673 processor.cycles[29]
.sym 30674 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30675 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30676 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]
.sym 30677 processor.aluIn1[30]
.sym 30678 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30679 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30680 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[27]
.sym 30681 processor.aluIn1[27]
.sym 30682 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]
.sym 30683 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]
.sym 30684 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 30685 processor.writeBackData_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3]
.sym 30686 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30687 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30688 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[24]
.sym 30689 processor.aluIn1[24]
.sym 30691 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 30692 processor.aluIn1[31]
.sym 30693 processor.Jimm[14]
.sym 30698 processor.aluReg[31]
.sym 30699 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 30700 processor.Jimm[13]
.sym 30701 processor.Jimm[12]
.sym 30707 processor.aluReg[28]
.sym 30708 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 30709 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 30710 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 30711 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 30712 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[31]
.sym 30713 processor.aluIn1[31]
.sym 30754 processor.PCplusImm[4]
.sym 30755 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30756 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30757 processor.cycles[4]
.sym 30758 processor.PCplusImm[7]
.sym 30759 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30760 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30761 processor.cycles[7]
.sym 30773 processor.cycles[5]
.sym 30778 processor.PCplusImm[2]
.sym 30779 processor.PC[2]
.sym 30780 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30781 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30782 processor.PCplusImm[2]
.sym 30783 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30784 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30785 processor.cycles[2]
.sym 30787 processor.isJAL_SB_LUT4_I1_O[0]
.sym 30788 processor.PC[1]
.sym 30791 processor.isJAL_SB_LUT4_I1_O[1]
.sym 30792 processor.PC[2]
.sym 30793 processor.PCplusImm_SB_LUT4_O_I3[1]
.sym 30795 processor.isJAL_SB_LUT4_I1_O[2]
.sym 30796 processor.PC[3]
.sym 30797 processor.PCplusImm_SB_LUT4_O_I3[2]
.sym 30799 processor.isJAL_SB_LUT4_I1_O[3]
.sym 30800 processor.PC[4]
.sym 30801 processor.PCplusImm_SB_LUT4_O_I3[3]
.sym 30803 processor.isJAL_SB_LUT4_I1_O[4]
.sym 30804 processor.PC[5]
.sym 30805 processor.PCplusImm_SB_LUT4_O_I3[4]
.sym 30807 processor.isJAL_SB_LUT4_I1_O[5]
.sym 30808 processor.PC[6]
.sym 30809 processor.PCplusImm_SB_LUT4_O_I3[5]
.sym 30811 processor.isJAL_SB_LUT4_I1_O[6]
.sym 30812 processor.PC[7]
.sym 30813 processor.PCplusImm_SB_LUT4_O_I3[6]
.sym 30815 processor.isJAL_SB_LUT4_I1_O[7]
.sym 30816 mem_address_SB_LUT4_O_I3[0]
.sym 30817 processor.PCplusImm_SB_LUT4_O_I3[7]
.sym 30819 processor.isJAL_SB_LUT4_I1_O[8]
.sym 30820 processor.PC[9]
.sym 30821 processor.PCplusImm_SB_LUT4_O_I3[8]
.sym 30823 processor.isJAL_SB_LUT4_I1_O[9]
.sym 30824 processor.PC[10]
.sym 30825 processor.PCplusImm_SB_LUT4_O_I3[9]
.sym 30827 processor.isJAL_SB_LUT4_I1_O[10]
.sym 30828 processor.PC[11]
.sym 30829 processor.PCplusImm_SB_LUT4_O_I3[10]
.sym 30831 processor.isJAL_SB_LUT4_I1_O[11]
.sym 30832 processor.PC[12]
.sym 30833 processor.PCplusImm_SB_LUT4_O_I3[11]
.sym 30835 processor.isJAL_SB_LUT4_I1_O[12]
.sym 30836 processor.PC[13]
.sym 30837 processor.PCplusImm_SB_LUT4_O_I3[12]
.sym 30839 processor.isJAL_SB_LUT4_I1_O[13]
.sym 30840 processor.PC[14]
.sym 30841 processor.PCplusImm_SB_LUT4_O_I3[13]
.sym 30843 processor.isJAL_SB_LUT4_I1_O[14]
.sym 30844 processor.PC[15]
.sym 30845 processor.PCplusImm_SB_LUT4_O_I3[14]
.sym 30847 processor.isJAL_SB_LUT4_I1_O[15]
.sym 30848 processor.PC[16]
.sym 30849 processor.PCplusImm_SB_LUT4_O_I3[15]
.sym 30851 processor.isJAL_SB_LUT4_I1_O[16]
.sym 30852 processor.PC[17]
.sym 30853 processor.PCplusImm_SB_LUT4_O_I3[16]
.sym 30855 processor.isJAL_SB_LUT4_I1_O[17]
.sym 30856 processor.PC[18]
.sym 30857 processor.PCplusImm_SB_LUT4_O_I3[17]
.sym 30859 processor.isJAL_SB_LUT4_I1_O[18]
.sym 30860 processor.PC[19]
.sym 30861 processor.PCplusImm_SB_LUT4_O_I3[18]
.sym 30863 processor.isJAL_SB_LUT4_I1_O[19]
.sym 30864 processor.PC[20]
.sym 30865 processor.PCplusImm_SB_LUT4_O_I3[19]
.sym 30867 processor.isJAL_SB_LUT4_I1_O[20]
.sym 30868 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 30869 processor.PCplusImm_SB_LUT4_O_I3[20]
.sym 30871 processor.isJAL_SB_LUT4_I1_O[21]
.sym 30872 processor.PC[22]
.sym 30873 processor.PCplusImm_SB_LUT4_O_I3[21]
.sym 30875 processor.isJAL_SB_LUT4_I1_O[22]
.sym 30876 processor.PC[23]
.sym 30877 processor.PCplusImm_SB_LUT4_O_I3[22]
.sym 30879 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30880 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[1]
.sym 30881 processor.PC_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2]
.sym 30882 processor.PCplusImm[15]
.sym 30883 processor.PCplus4[15]
.sym 30884 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30885 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30887 processor.instr[3]
.sym 30888 processor.instr[4]
.sym 30889 processor.Bimm[10]
.sym 30890 processor.instr[4]
.sym 30891 processor.Bimm[1]
.sym 30892 processor.Iimm[1]
.sym 30893 processor.instr[3]
.sym 30894 processor.instr[4]
.sym 30895 processor.Bimm[2]
.sym 30896 processor.Iimm[2]
.sym 30897 processor.instr[3]
.sym 30899 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30900 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 30901 processor.PC_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 30903 processor.instr[3]
.sym 30904 processor.instr[4]
.sym 30905 processor.Bimm[8]
.sym 30906 processor.PCplusImm[4]
.sym 30907 processor.PCplus4[4]
.sym 30908 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30909 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30911 processor.PC[3]
.sym 30912 processor.loadstore_addr[3]
.sym 30913 mem_address_SB_LUT4_O_I3[2]
.sym 30915 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30916 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 30917 processor.PC_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 30919 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 30920 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 30921 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 30922 processor.PCplusImm[14]
.sym 30923 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30924 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30925 processor.cycles[14]
.sym 30926 processor.PCplusImm[14]
.sym 30927 processor.PCplus4[14]
.sym 30928 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30929 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30931 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30932 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 30933 processor.PC_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 30934 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 30935 processor.Jimm[15]
.sym 30936 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 30937 processor.PCplus4[15]
.sym 30938 processor.PCplusImm[12]
.sym 30939 processor.PCplus4[12]
.sym 30940 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30941 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30943 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30944 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 30945 processor.PC_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 30947 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30948 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 30949 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 30951 processor.PC[19]
.sym 30952 processor.loadstore_addr[19]
.sym 30953 mem_address_SB_LUT4_O_I3[2]
.sym 30954 processor.PCplusImm[19]
.sym 30955 processor.PCplus4[19]
.sym 30956 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30957 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30958 processor.instr[4]
.sym 30959 processor.Bimm[4]
.sym 30960 processor.Iimm[4]
.sym 30961 processor.instr[3]
.sym 30963 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30964 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 30965 processor.PC_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 30966 processor.PCplusImm[13]
.sym 30967 processor.PCplus4[13]
.sym 30968 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30969 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30970 processor.PCplusImm[13]
.sym 30971 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 30972 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 30973 processor.cycles[13]
.sym 30974 processor.PCplusImm[16]
.sym 30975 processor.PCplus4[16]
.sym 30976 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 30977 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30978 mem_rdata[22]
.sym 30982 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 30983 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30984 processor.aluIn1[16]
.sym 30985 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 30986 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 30987 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 30988 processor.aluIn1[22]
.sym 30989 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 30990 mem_rdata[24]
.sym 30994 mem_rdata[23]
.sym 30998 mem_rdata[6]
.sym 31002 mem_rdata[10]
.sym 31006 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31007 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[1]
.sym 31008 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31009 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I1[3]
.sym 31011 processor.rs2[22]
.sym 31012 processor.Bimm[12]
.sym 31013 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31014 processor.aluReg[22]
.sym 31015 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31016 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31017 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31018 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31019 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 31020 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 31021 processor.instr[3]
.sym 31022 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31023 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 31024 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1[2]
.sym 31025 processor.instr[3]
.sym 31026 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31027 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31028 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31029 processor.aluIn1[16]
.sym 31030 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31031 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31032 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[22]
.sym 31033 processor.aluIn1[22]
.sym 31034 processor.aluReg[16]
.sym 31035 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31036 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31037 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31038 mem_rdata[16]
.sym 31039 processor.loadstore_addr[1]
.sym 31040 processor.writeBackData_SB_LUT4_O_25_I1_SB_LUT4_O_I0[0]
.sym 31041 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31043 processor.rs2[21]
.sym 31044 processor.Bimm[12]
.sym 31045 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31047 processor.rs2[17]
.sym 31048 processor.Bimm[12]
.sym 31049 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31051 processor.rs2[20]
.sym 31052 processor.Bimm[12]
.sym 31053 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31055 processor.rs2[16]
.sym 31056 processor.Bimm[12]
.sym 31057 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31058 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31059 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31060 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31061 processor.aluIn1[20]
.sym 31062 processor.aluReg[20]
.sym 31063 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31064 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31065 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31066 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 31067 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31068 processor.aluIn1[23]
.sym 31069 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 31071 processor.rs2[18]
.sym 31072 processor.Bimm[12]
.sym 31073 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I1_O[2]
.sym 31074 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31075 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31076 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31077 processor.aluIn1[21]
.sym 31078 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31079 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31080 processor.aluIn1[21]
.sym 31081 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 31082 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31083 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31084 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31085 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 31086 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31087 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31088 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31089 processor.aluIn1[17]
.sym 31090 processor.aluReg[17]
.sym 31091 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31092 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31093 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31094 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31095 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31096 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_I2_O[23]
.sym 31097 processor.aluIn1[23]
.sym 31098 processor.aluReg[21]
.sym 31099 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31100 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31101 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31102 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31103 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31104 processor.aluIn1[17]
.sym 31105 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 31106 processor.Jimm[14]
.sym 31107 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31108 mem_rdata[24]
.sym 31109 processor.Jimm[13]
.sym 31110 processor.aluReg[19]
.sym 31111 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31112 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31113 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31114 processor.aluReg[18]
.sym 31115 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31116 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31117 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31118 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31119 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]
.sym 31120 processor.aluIn1[18]
.sym 31121 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 31122 processor.Jimm[14]
.sym 31123 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31124 mem_rdata[28]
.sym 31125 processor.Jimm[13]
.sym 31126 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 31127 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 31128 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0]
.sym 31129 processor.aluIn1[18]
.sym 31130 uart.wstrb_SB_LUT4_O_I3[0]
.sym 31131 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 31132 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31133 processor.rs2[31]
.sym 31134 uart.wstrb_SB_LUT4_O_I3[0]
.sym 31135 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 31136 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31137 processor.Bimm[12]
.sym 31138 processor.Iimm[4]
.sym 31139 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31140 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31141 processor.cycles[24]
.sym 31143 io_wdata[7]
.sym 31144 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31145 mem_wdata_SB_LUT4_O_8_I3[2]
.sym 31147 io_wdata[0]
.sym 31148 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31149 mem_wdata_SB_LUT4_O_15_I3[2]
.sym 31150 processor.rs2[31]
.sym 31151 processor.rs2[15]
.sym 31152 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31153 processor.loadstore_addr[1]
.sym 31155 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31156 processor.writeBackData_SB_LUT4_O_3_I2[1]
.sym 31157 processor.writeBackData_SB_LUT4_O_3_I2[2]
.sym 31158 processor.Bimm[8]
.sym 31159 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31160 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31161 processor.cycles[28]
.sym 31162 processor.rs2[24]
.sym 31163 processor.rs2[8]
.sym 31164 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31165 processor.loadstore_addr[1]
.sym 31167 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31168 processor.writeBackData_SB_LUT4_O_7_I2[1]
.sym 31169 processor.writeBackData_SB_LUT4_O_7_I2[2]
.sym 31171 processor.aluReg[24]
.sym 31172 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31173 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3[2]
.sym 31174 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]
.sym 31175 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]
.sym 31176 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31177 processor.writeBackData_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3]
.sym 31178 processor.loadstore_addr[1]
.sym 31179 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31180 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 31181 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 31182 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]
.sym 31183 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]
.sym 31184 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31185 processor.writeBackData_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]
.sym 31187 processor.Jimm[12]
.sym 31188 processor.loadstore_addr[1]
.sym 31189 processor.Jimm[13]
.sym 31190 $PACKER_GND_NET
.sym 31194 processor.Bimm[10]
.sym 31195 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31196 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31197 processor.cycles[30]
.sym 31200 io_rdata_SB_DFFSR_Q_R
.sym 31201 io_wstrb
.sym 31225 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 31228 uart.the_buart.wr
.sym 31229 uart.the_buart.send_baud_clk
.sym 31235 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 31239 uart.the_buart.send_divcnt[1]
.sym 31240 $PACKER_VCC_NET
.sym 31241 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[1]
.sym 31243 uart.the_buart.send_divcnt[2]
.sym 31244 $PACKER_VCC_NET
.sym 31245 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[2]
.sym 31247 uart.the_buart.send_divcnt[3]
.sym 31248 $PACKER_VCC_NET
.sym 31249 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[3]
.sym 31251 uart.the_buart.send_divcnt[4]
.sym 31252 $PACKER_VCC_NET
.sym 31253 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[4]
.sym 31255 uart.the_buart.send_divcnt[5]
.sym 31256 $PACKER_VCC_NET
.sym 31257 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[5]
.sym 31259 uart.the_buart.send_divcnt[6]
.sym 31260 $PACKER_VCC_NET
.sym 31261 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[6]
.sym 31263 uart.the_buart.send_baud_clk
.sym 31264 $PACKER_VCC_NET
.sym 31265 uart.the_buart.send_baud_clk_SB_LUT4_I1_I3[7]
.sym 31267 processor.cycles[0]
.sym 31272 processor.cycles[1]
.sym 31273 processor.cycles[0]
.sym 31276 processor.cycles[2]
.sym 31277 processor.cycles_SB_CARRY_CI_CO[2]
.sym 31280 processor.cycles[3]
.sym 31281 processor.cycles_SB_CARRY_CI_CO[3]
.sym 31284 processor.cycles[4]
.sym 31285 processor.cycles_SB_CARRY_CI_CO[4]
.sym 31288 processor.cycles[5]
.sym 31289 processor.cycles_SB_CARRY_CI_CO[5]
.sym 31292 processor.cycles[6]
.sym 31293 processor.cycles_SB_CARRY_CI_CO[6]
.sym 31296 processor.cycles[7]
.sym 31297 processor.cycles_SB_CARRY_CI_CO[7]
.sym 31300 processor.cycles[8]
.sym 31301 processor.cycles_SB_CARRY_CI_CO[8]
.sym 31304 processor.cycles[9]
.sym 31305 processor.cycles_SB_CARRY_CI_CO[9]
.sym 31308 processor.cycles[10]
.sym 31309 processor.cycles_SB_CARRY_CI_CO[10]
.sym 31312 processor.cycles[11]
.sym 31313 processor.cycles_SB_CARRY_CI_CO[11]
.sym 31316 processor.cycles[12]
.sym 31317 processor.cycles_SB_CARRY_CI_CO[12]
.sym 31320 processor.cycles[13]
.sym 31321 processor.cycles_SB_CARRY_CI_CO[13]
.sym 31324 processor.cycles[14]
.sym 31325 processor.cycles_SB_CARRY_CI_CO[14]
.sym 31328 processor.cycles[15]
.sym 31329 processor.cycles_SB_CARRY_CI_CO[15]
.sym 31332 processor.cycles[16]
.sym 31333 processor.cycles_SB_CARRY_CI_CO[16]
.sym 31336 processor.cycles[17]
.sym 31337 processor.cycles_SB_CARRY_CI_CO[17]
.sym 31340 processor.cycles[18]
.sym 31341 processor.cycles_SB_CARRY_CI_CO[18]
.sym 31344 processor.cycles[19]
.sym 31345 processor.cycles_SB_CARRY_CI_CO[19]
.sym 31348 processor.cycles[20]
.sym 31349 processor.cycles_SB_CARRY_CI_CO[20]
.sym 31352 processor.cycles[21]
.sym 31353 processor.cycles_SB_CARRY_CI_CO[21]
.sym 31356 processor.cycles[22]
.sym 31357 processor.cycles_SB_CARRY_CI_CO[22]
.sym 31360 processor.cycles[23]
.sym 31361 processor.cycles_SB_CARRY_CI_CO[23]
.sym 31364 processor.cycles[24]
.sym 31365 processor.cycles_SB_CARRY_CI_CO[24]
.sym 31368 processor.cycles[25]
.sym 31369 processor.cycles_SB_CARRY_CI_CO[25]
.sym 31372 processor.cycles[26]
.sym 31373 processor.cycles_SB_CARRY_CI_CO[26]
.sym 31376 processor.cycles[27]
.sym 31377 processor.cycles_SB_CARRY_CI_CO[27]
.sym 31380 processor.cycles[28]
.sym 31381 processor.cycles_SB_CARRY_CI_CO[28]
.sym 31384 processor.cycles[29]
.sym 31385 processor.cycles_SB_CARRY_CI_CO[29]
.sym 31388 processor.cycles[30]
.sym 31389 processor.cycles_SB_CARRY_CI_CO[30]
.sym 31392 processor.cycles[31]
.sym 31393 processor.cycles_SB_CARRY_CI_CO[31]
.sym 31394 mem_rdata[15]
.sym 31398 processor.PCplusImm[17]
.sym 31399 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31400 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31401 processor.cycles[17]
.sym 31402 processor.PCplusImm[20]
.sym 31403 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31404 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31405 processor.cycles[20]
.sym 31406 processor.Iimm[1]
.sym 31407 processor.Bimm[12]
.sym 31408 processor.instr[3]
.sym 31409 processor.instr[4]
.sym 31410 processor.Bimm[12]
.sym 31411 processor.Jimm[15]
.sym 31412 processor.instr[4]
.sym 31413 processor.instr[3]
.sym 31414 processor.Iimm[2]
.sym 31415 processor.Bimm[12]
.sym 31416 processor.instr[3]
.sym 31417 processor.instr[4]
.sym 31419 processor.instr[3]
.sym 31420 processor.instr[4]
.sym 31421 processor.Bimm[7]
.sym 31422 processor.instr[4]
.sym 31423 processor.Bimm[3]
.sym 31424 processor.Iimm[3]
.sym 31425 processor.instr[3]
.sym 31426 processor.PCplusImm[18]
.sym 31427 processor.PCplus4[18]
.sym 31428 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31429 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31431 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31432 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 31433 processor.PC_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 31434 processor.PCplusImm[22]
.sym 31435 processor.PCplus4[22]
.sym 31436 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31437 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31439 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31440 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 31441 processor.PC_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 31442 processor.PCplusImm[22]
.sym 31443 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31444 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31445 processor.cycles[22]
.sym 31446 processor.PCplusImm[20]
.sym 31447 processor.PCplus4[20]
.sym 31448 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31449 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31450 processor.PCplusImm[18]
.sym 31451 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31452 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31453 processor.cycles[18]
.sym 31454 processor.PCplusImm[17]
.sym 31455 processor.PCplus4[17]
.sym 31456 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31457 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31458 processor.PCplusImm[21]
.sym 31459 processor.PCplus4[21]
.sym 31460 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31461 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31462 processor.PCplusImm[21]
.sym 31463 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31464 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31465 processor.cycles[21]
.sym 31466 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31467 processor.Iimm[1]
.sym 31468 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 31469 processor.PCplus4[21]
.sym 31470 processor.PCplusImm[19]
.sym 31471 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31472 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31473 processor.cycles[19]
.sym 31474 processor.PCplusImm[23]
.sym 31475 processor.PCplus4[23]
.sym 31476 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31477 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31479 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31480 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 31481 processor.PC_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 31483 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31484 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31485 processor.PC_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31486 processor.PCplusImm[16]
.sym 31487 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31488 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31489 processor.cycles[16]
.sym 31490 io_rdata[0]
.sym 31491 RAM.0.8_RDATA_8_SB_LUT4_I1_O[1]
.sym 31492 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 31493 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31494 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_1_O[0]
.sym 31495 processor.Jimm[12]
.sym 31496 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 31497 processor.Jimm[13]
.sym 31498 mem_rdata[16]
.sym 31499 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31500 processor.loadstore_addr[1]
.sym 31501 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_O[3]
.sym 31502 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31503 processor.Iimm[2]
.sym 31504 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 31505 processor.PCplus4[22]
.sym 31507 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 31508 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 31509 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 31511 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 31512 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 31513 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 31516 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 31517 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I3[1]
.sym 31519 RAM.0.8_RDATA_8_SB_LUT4_I1_O[2]
.sym 31520 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 31521 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 31522 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31523 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1]
.sym 31524 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[2]
.sym 31525 processor.writeBackData_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[3]
.sym 31526 RAM.0.10_RDATA_7[0]
.sym 31527 RAM.0.10_RDATA_8[1]
.sym 31528 RAM.0.10_RDATA[2]
.sym 31529 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31531 io_rdata[7]
.sym 31532 processor.mem_rdata_SB_LUT4_O_24_I2[1]
.sym 31533 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31536 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 31537 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 31538 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31539 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]
.sym 31540 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[2]
.sym 31541 processor.writeBackData_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3]
.sym 31544 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 31545 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31546 mem_rdata[7]
.sym 31547 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]
.sym 31548 processor.Jimm[13]
.sym 31549 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31550 RAM.0.10_RDATA[0]
.sym 31551 RAM.0.10_RDATA[1]
.sym 31552 RAM.0.10_RDATA[2]
.sym 31553 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31554 processor.Jimm[14]
.sym 31555 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31556 mem_rdata[23]
.sym 31557 processor.Jimm[13]
.sym 31558 processor.Jimm[14]
.sym 31559 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31560 mem_rdata[22]
.sym 31561 processor.Jimm[13]
.sym 31563 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31564 processor.writeBackData_SB_LUT4_O_15_I2[1]
.sym 31565 processor.writeBackData_SB_LUT4_O_15_I2[2]
.sym 31566 processor.aluReg[23]
.sym 31567 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 31568 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 31569 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 31570 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 31571 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 31572 processor.Jimm[12]
.sym 31573 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31575 mem_rdata[23]
.sym 31576 mem_rdata[7]
.sym 31577 processor.loadstore_addr[1]
.sym 31578 processor.Jimm[14]
.sym 31579 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31580 mem_rdata[16]
.sym 31581 processor.Jimm[13]
.sym 31583 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31584 processor.writeBackData_SB_LUT4_O_9_I2[1]
.sym 31585 processor.writeBackData_SB_LUT4_O_9_I2[2]
.sym 31587 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31588 processor.writeBackData_SB_LUT4_O_14_I2[1]
.sym 31589 processor.writeBackData_SB_LUT4_O_14_I2[2]
.sym 31590 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31591 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1]
.sym 31592 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[2]
.sym 31593 processor.writeBackData_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3]
.sym 31594 processor.Bimm[12]
.sym 31595 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31596 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31597 processor.cycles[31]
.sym 31598 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31599 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1]
.sym 31600 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[2]
.sym 31601 processor.writeBackData_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3]
.sym 31603 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31604 processor.writeBackData_SB_LUT4_O_12_I2[1]
.sym 31605 processor.writeBackData_SB_LUT4_O_12_I2[2]
.sym 31606 processor.Jimm[14]
.sym 31607 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31608 mem_rdata[17]
.sym 31609 processor.Jimm[13]
.sym 31613 processor.registerFile.0.0_WCLKE
.sym 31614 processor.Jimm[14]
.sym 31615 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31616 mem_rdata[19]
.sym 31617 processor.Jimm[13]
.sym 31618 hwconfig_rdata[11]
.sym 31622 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 31623 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1]
.sym 31624 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[2]
.sym 31625 processor.writeBackData_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3]
.sym 31627 processor.rs2[19]
.sym 31628 io_wdata[3]
.sym 31629 processor.loadstore_addr[1]
.sym 31631 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 31632 processor.writeBackData_SB_LUT4_O_13_I2[1]
.sym 31633 processor.writeBackData_SB_LUT4_O_13_I2[2]
.sym 31635 processor.rs2[22]
.sym 31636 io_wdata[6]
.sym 31637 processor.loadstore_addr[1]
.sym 31639 processor.rs2[23]
.sym 31640 io_wdata[7]
.sym 31641 processor.loadstore_addr[1]
.sym 31643 processor.rs2[20]
.sym 31644 io_wdata[4]
.sym 31645 processor.loadstore_addr[1]
.sym 31646 processor.Jimm[14]
.sym 31647 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 31648 mem_rdata[18]
.sym 31649 processor.Jimm[13]
.sym 31651 uart.the_buart.send_pattern[6]
.sym 31652 io_wdata[4]
.sym 31653 uart.the_buart.wr
.sym 31654 uart.the_buart.send_pattern[3]
.sym 31655 uart.the_buart.send_pattern[4]
.sym 31656 uart.the_buart.send_pattern[5]
.sym 31657 uart.the_buart.send_pattern[6]
.sym 31659 uart.the_buart.send_pattern[4]
.sym 31660 io_wdata[2]
.sym 31661 uart.the_buart.wr
.sym 31663 uart.the_buart.send_pattern[5]
.sym 31664 io_wdata[3]
.sym 31665 uart.the_buart.wr
.sym 31667 processor.rs2[18]
.sym 31668 io_wdata[2]
.sym 31669 processor.loadstore_addr[1]
.sym 31670 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31671 processor.loadstore_addr[1]
.sym 31672 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[2]
.sym 31673 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_I2[3]
.sym 31676 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_2_I3[0]
.sym 31677 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_O_SB_LUT4_O_7_I3[0]
.sym 31678 processor.Bimm[7]
.sym 31679 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31680 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31681 processor.cycles[27]
.sym 31683 uart_rdata_SB_LUT4_O_I2[1]
.sym 31684 uart.the_buart.send_baud_clk
.sym 31685 uart.the_buart.wr
.sym 31687 uart.the_buart.send_pattern[8]
.sym 31688 io_wdata[6]
.sym 31689 uart.the_buart.wr
.sym 31691 uart.the_buart.send_pattern[9]
.sym 31692 io_wdata[7]
.sym 31693 uart.the_buart.wr
.sym 31694 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31695 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31696 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 31697 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 31699 uart.the_buart.send_pattern[7]
.sym 31700 io_wdata[5]
.sym 31701 uart.the_buart.wr
.sym 31703 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 31704 io_wdata[0]
.sym 31705 uart.the_buart.wr
.sym 31707 uart.the_buart.send_pattern[3]
.sym 31708 io_wdata[1]
.sym 31709 uart.the_buart.wr
.sym 31711 uart.the_buart.send_pattern[7]
.sym 31712 uart.the_buart.send_pattern[8]
.sym 31713 uart.the_buart.send_pattern[9]
.sym 31717 uart_rdata_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31728 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[0]
.sym 31729 RAM.0.8_RDATA_8_SB_LUT4_I1_O_SB_LUT4_I1_I2_SB_LUT4_I1_1_I3[1]
.sym 31785 processor.cycles[0]
.sym 31786 reset_cnt[4]
.sym 31787 reset_cnt[5]
.sym 31788 reset_cnt[6]
.sym 31789 reset_cnt[7]
.sym 31798 reset_cnt[0]
.sym 31799 reset_cnt[1]
.sym 31800 reset_cnt[2]
.sym 31801 reset_cnt[3]
.sym 31811 processor.PC[1]
.sym 31812 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 31813 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2]
.sym 31817 io_word_address[1]
.sym 31819 processor.PCplusImm[1]
.sym 31820 processor.aluPlus[1]
.sym 31821 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31822 processor.PCplusImm[1]
.sym 31823 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31824 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31825 processor.cycles[1]
.sym 31826 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[0]
.sym 31827 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[1]
.sym 31828 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[2]
.sym 31829 uart.brk_SB_LUT4_I3_I2_SB_LUT4_O_I0[3]
.sym 31830 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 31831 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 31832 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 31833 uart.brk_SB_LUT4_I3_O[0]
.sym 31834 reset_cnt[12]
.sym 31835 reset_cnt[13]
.sym 31836 reset_cnt[14]
.sym 31837 reset_cnt[15]
.sym 31838 reset_cnt[8]
.sym 31839 reset_cnt[9]
.sym 31840 reset_cnt[10]
.sym 31841 reset_cnt[11]
.sym 31843 RAM.0.0_RDATA_8[0]
.sym 31844 RAM.0.0_RDATA_7[0]
.sym 31845 RAM.0.0_RDATA[2]
.sym 31847 RAM.0.0_RDATA_5[0]
.sym 31848 RAM.0.0_RDATA_5[1]
.sym 31849 RAM.0.0_RDATA[2]
.sym 31851 RAM.0.0_RDATA[0]
.sym 31852 RAM.0.0_RDATA[1]
.sym 31853 RAM.0.0_RDATA[2]
.sym 31855 RAM.0.0_RDATA_4[0]
.sym 31856 RAM.0.0_RDATA_4[1]
.sym 31857 RAM.0.0_RDATA[2]
.sym 31859 RAM.0.0_RDATA_6[0]
.sym 31860 RAM.0.0_RDATA_6[1]
.sym 31861 RAM.0.0_RDATA[2]
.sym 31863 RAM.0.0_RDATA_1[0]
.sym 31864 RAM.0.0_RDATA_1[1]
.sym 31865 RAM.0.0_RDATA[2]
.sym 31867 RAM.0.0_RDATA_2[0]
.sym 31868 RAM.0.0_RDATA_2[1]
.sym 31869 RAM.0.0_RDATA[2]
.sym 31871 RAM.0.0_RDATA_3[0]
.sym 31872 RAM.0.0_RDATA_3[1]
.sym 31873 RAM.0.0_RDATA[2]
.sym 31874 processor.Iimm[3]
.sym 31875 processor.Bimm[12]
.sym 31876 processor.instr[3]
.sym 31877 processor.instr[4]
.sym 31879 RAM.0.8_RDATA[0]
.sym 31880 RAM.0.8_RDATA[1]
.sym 31881 RAM.0.10_RDATA[2]
.sym 31882 processor.Bimm[12]
.sym 31883 processor.Jimm[13]
.sym 31884 processor.instr[4]
.sym 31885 processor.instr[3]
.sym 31886 processor.Bimm[12]
.sym 31887 processor.Jimm[16]
.sym 31888 processor.instr[4]
.sym 31889 processor.instr[3]
.sym 31891 RAM.0.8_RDATA_2[0]
.sym 31892 RAM.0.8_RDATA_2[1]
.sym 31893 RAM.0.10_RDATA[2]
.sym 31894 processor.instr[4]
.sym 31895 processor.Bimm[11]
.sym 31896 processor.Iimm[0]
.sym 31897 processor.instr[3]
.sym 31898 processor.state_SB_DFFSS_Q_D[1]
.sym 31903 processor.Iimm[0]
.sym 31904 processor.Bimm[11]
.sym 31905 processor.instr[5]
.sym 31906 mem_rdata[16]
.sym 31911 RAM.0.8_RDATA_5[0]
.sym 31912 RAM.0.8_RDATA_5[1]
.sym 31913 RAM.0.10_RDATA[2]
.sym 31915 RAM.0.8_RDATA_3[0]
.sym 31916 RAM.0.8_RDATA_3[1]
.sym 31917 RAM.0.10_RDATA[2]
.sym 31918 mem_rdata[7]
.sym 31922 mem_rdata[20]
.sym 31927 RAM.0.8_RDATA_7[0]
.sym 31928 RAM.0.8_RDATA_8[1]
.sym 31929 RAM.0.10_RDATA[2]
.sym 31931 RAM.0.8_RDATA_4[0]
.sym 31932 RAM.0.8_RDATA_4[1]
.sym 31933 RAM.0.10_RDATA[2]
.sym 31935 io_rdata[5]
.sym 31936 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 31937 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 31938 processor.instr[2]
.sym 31939 processor.instr[3]
.sym 31940 processor.instr[4]
.sym 31941 processor.instr[5]
.sym 31944 uart.wstrb_SB_LUT4_O_I3[0]
.sym 31945 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 31946 processor.instr[2]
.sym 31947 processor.instr[4]
.sym 31948 processor.instr[3]
.sym 31949 processor.instr[5]
.sym 31950 processor.Bimm[12]
.sym 31951 processor.Jimm[14]
.sym 31952 processor.instr[4]
.sym 31953 processor.instr[3]
.sym 31954 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31955 processor.Iimm[0]
.sym 31956 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 31957 processor.PCplus4[20]
.sym 31958 processor.PCplusImm[23]
.sym 31959 processor.mem_rdata_SB_LUT4_O_26_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]
.sym 31960 processor.writeBackData_SB_LUT4_O_27_I0_SB_LUT4_O_2_I1[2]
.sym 31961 processor.cycles[23]
.sym 31963 processor.PC[20]
.sym 31964 processor.loadstore_addr[20]
.sym 31965 mem_address_SB_LUT4_O_I3[2]
.sym 31966 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 31967 processor.Jimm[16]
.sym 31968 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 31969 processor.PCplus4[16]
.sym 31970 mem_rdata[2]
.sym 31974 processor.Bimm[12]
.sym 31975 processor.Jimm[12]
.sym 31976 processor.instr[4]
.sym 31977 processor.instr[3]
.sym 31978 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 31979 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 31980 mem_address_SB_LUT4_O_I3[2]
.sym 31981 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 31982 processor.Jimm[12]
.sym 31983 mem_wdata_SB_LUT4_O_10_I3[1]
.sym 31984 processor.loadstore_addr[1]
.sym 31985 processor.Jimm[13]
.sym 31986 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 31987 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 31988 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2[2]
.sym 31989 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 31991 processor.Bimm[2]
.sym 31992 processor.Bimm[3]
.sym 31993 processor.Bimm[4]
.sym 31995 processor.PC[23]
.sym 31996 processor.loadstore_addr[23]
.sym 31997 mem_address_SB_LUT4_O_I3[2]
.sym 31999 processor.Bimm[11]
.sym 32000 processor.Bimm[1]
.sym 32001 processor.registerFile.0.0_WCLKE_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 32002 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32003 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32004 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32005 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 32007 io_rdata[6]
.sym 32008 processor.mem_rdata_SB_LUT4_O_25_I2[1]
.sym 32009 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32011 mem_rdata[17]
.sym 32012 RAM.0.8_RDATA_3_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 32013 processor.loadstore_addr[1]
.sym 32014 RAM.0.10_RDATA_4[0]
.sym 32015 RAM.0.10_RDATA_4[1]
.sym 32016 RAM.0.10_RDATA[2]
.sym 32017 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32018 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32019 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 32020 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32021 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 32022 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 32023 processor.Iimm[3]
.sym 32024 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 32025 processor.PCplus4[23]
.sym 32027 io_rdata[1]
.sym 32028 RAM.0.8_RDATA_3_SB_LUT4_I1_O[1]
.sym 32029 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32031 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 32032 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32033 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 32035 RAM.0.2_RDATA_4[0]
.sym 32036 RAM.0.2_RDATA_4[1]
.sym 32037 RAM.0.0_RDATA[2]
.sym 32039 RAM.0.2_RDATA_7[0]
.sym 32040 RAM.0.2_RDATA_8[1]
.sym 32041 RAM.0.0_RDATA[2]
.sym 32042 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32043 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]
.sym 32044 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[2]
.sym 32045 processor.writeBackData_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[3]
.sym 32047 RAM.0.2_RDATA[0]
.sym 32048 RAM.0.2_RDATA[1]
.sym 32049 RAM.0.0_RDATA[2]
.sym 32050 RAM.0.10_RDATA_3[0]
.sym 32051 RAM.0.10_RDATA_3[1]
.sym 32052 RAM.0.10_RDATA[2]
.sym 32053 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32056 processor.state[1]
.sym 32057 processor.state[0]
.sym 32059 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32060 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 32061 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32063 RAM.0.2_RDATA_3[0]
.sym 32064 RAM.0.2_RDATA_3[1]
.sym 32065 RAM.0.0_RDATA[2]
.sym 32067 RAM.0.2_RDATA_6[0]
.sym 32068 RAM.0.2_RDATA_6[1]
.sym 32069 RAM.0.0_RDATA[2]
.sym 32071 processor.mem_rdata_SB_LUT4_O_26_I2[0]
.sym 32072 io_rdata[5]
.sym 32073 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32075 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32076 processor.writeBackData_SB_LUT4_O_8_I2[1]
.sym 32077 processor.writeBackData_SB_LUT4_O_8_I2[2]
.sym 32078 uart.rx_data[7]
.sym 32083 RAM.0.2_RDATA_2[0]
.sym 32084 RAM.0.2_RDATA_2[1]
.sym 32085 RAM.0.0_RDATA[2]
.sym 32086 RAM.0.10_RDATA_2[0]
.sym 32087 RAM.0.10_RDATA_2[1]
.sym 32088 RAM.0.10_RDATA[2]
.sym 32089 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32090 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32091 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[1]
.sym 32092 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[2]
.sym 32093 processor.writeBackData_SB_LUT4_O_11_I2_SB_LUT4_O_1_I1[3]
.sym 32094 RAM.0.10_RDATA_6[0]
.sym 32095 RAM.0.10_RDATA_6[1]
.sym 32096 RAM.0.10_RDATA[2]
.sym 32097 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32099 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32100 processor.writeBackData_SB_LUT4_O_10_I2[1]
.sym 32101 processor.writeBackData_SB_LUT4_O_10_I2[2]
.sym 32102 processor.Jimm[14]
.sym 32103 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32104 mem_rdata[20]
.sym 32105 processor.Jimm[13]
.sym 32107 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32108 processor.writeBackData_SB_LUT4_O_11_I2[1]
.sym 32109 processor.writeBackData_SB_LUT4_O_11_I2[2]
.sym 32110 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32111 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]
.sym 32112 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[2]
.sym 32113 processor.writeBackData_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3]
.sym 32115 processor.rs2[17]
.sym 32116 io_wdata[1]
.sym 32117 processor.loadstore_addr[1]
.sym 32120 uart.the_buart.recv_pattern[0]
.sym 32121 uart.the_buart.recv_pattern[1]
.sym 32123 processor.rs2[21]
.sym 32124 io_wdata[5]
.sym 32125 processor.loadstore_addr[1]
.sym 32126 processor.Jimm[14]
.sym 32127 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 32128 mem_rdata[21]
.sym 32129 processor.Jimm[13]
.sym 32132 uart_rdata_SB_LUT4_O_I2[0]
.sym 32133 uart.brk_SB_LUT4_I2_I1[3]
.sym 32137 io_rdata_SB_DFFSR_Q_R
.sym 32140 io_word_address[2]
.sym 32141 io_rdata_SB_DFFSR_Q_R
.sym 32143 processor.rs2[16]
.sym 32144 io_wdata[0]
.sym 32145 processor.loadstore_addr[1]
.sym 32146 io_rdata_SB_DFFSR_Q_R
.sym 32147 uart.brk_SB_LUT4_I2_I1[1]
.sym 32148 uart_brk
.sym 32149 uart.brk_SB_LUT4_I2_I1[3]
.sym 32152 uart_rdata_SB_LUT4_O_I2[0]
.sym 32153 uart_rdata_SB_LUT4_O_I2[1]
.sym 32156 uart.brk_SB_LUT4_I2_O[0]
.sym 32157 uart.brk_SB_LUT4_I2_O[1]
.sym 32158 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32159 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[2]
.sym 32160 processor.state[0]
.sym 32161 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32163 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 32167 uart.the_buart.recv_divcnt[5]
.sym 32168 $PACKER_VCC_NET
.sym 32169 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 32173 $nextpnr_ICESTORM_LC_10$I3
.sym 32177 oled_cs_SB_LUT4_O_I3
.sym 32181 $PACKER_VCC_NET
.sym 32185 $PACKER_VCC_NET
.sym 32187 uart.the_buart.recv_divcnt[1]
.sym 32188 $PACKER_VCC_NET
.sym 32189 uart.the_buart.recv_divcnt[0]
.sym 32192 uart.brk_SB_LUT4_I2_O[1]
.sym 32193 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 32195 uart.the_buart.recv_divcnt[0]
.sym 32199 uart.the_buart.recv_divcnt[1]
.sym 32200 $PACKER_VCC_NET
.sym 32202 uart.the_buart.recv_baud_clk
.sym 32203 uart.the_buart.recv_divcnt[2]
.sym 32204 $PACKER_VCC_NET
.sym 32205 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32206 uart.the_buart.recv_baud_clk
.sym 32207 uart.the_buart.recv_divcnt[3]
.sym 32208 $PACKER_VCC_NET
.sym 32209 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32210 uart.the_buart.recv_baud_clk
.sym 32211 uart.the_buart.recv_divcnt[4]
.sym 32212 $PACKER_VCC_NET
.sym 32213 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 32217 $nextpnr_ICESTORM_LC_8$I3
.sym 32220 uart.the_buart.recv_baud_clk
.sym 32221 uart.the_buart.recv_divcnt[0]
.sym 32226 uart.the_buart.recv_pattern[0]
.sym 32227 uart.the_buart.recv_baud_clk
.sym 32228 $PACKER_VCC_NET
.sym 32229 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 32232 uart.the_buart.recv_baud_clk
.sym 32233 uart.the_buart.recv_state
.sym 32240 uart.brk_SB_LUT4_I2_O[1]
.sym 32241 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
.sym 32249 $PACKER_VCC_NET
.sym 32251 uart.the_buart.recv_state
.sym 32252 uart.the_buart.recv_pattern[0]
.sym 32253 uart.the_buart.recv_baud_clk
.sym 32256 uart.the_buart.recv_state
.sym 32257 RXD$SB_IO_IN
.sym 32259 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 32262 uart.the_buart.recv_baud_clk
.sym 32263 uart.the_buart.recv_divcnt[6]
.sym 32264 $PACKER_VCC_NET
.sym 32265 uart.the_buart.recv_divcnt_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 32269 $nextpnr_ICESTORM_LC_12$I3
.sym 32291 uart.brk_SB_LUT4_I3_I2
.sym 32292 reset_cnt[0]
.sym 32296 reset_cnt[1]
.sym 32297 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[1]
.sym 32300 reset_cnt[2]
.sym 32301 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[2]
.sym 32304 reset_cnt[3]
.sym 32305 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[3]
.sym 32308 reset_cnt[4]
.sym 32309 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[4]
.sym 32312 reset_cnt[5]
.sym 32313 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[5]
.sym 32316 reset_cnt[6]
.sym 32317 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[6]
.sym 32320 reset_cnt[7]
.sym 32321 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[7]
.sym 32324 reset_cnt[8]
.sym 32325 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[8]
.sym 32328 reset_cnt[9]
.sym 32329 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[9]
.sym 32332 reset_cnt[10]
.sym 32333 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[10]
.sym 32336 reset_cnt[11]
.sym 32337 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[11]
.sym 32340 reset_cnt[12]
.sym 32341 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[12]
.sym 32344 reset_cnt[13]
.sym 32345 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[13]
.sym 32348 reset_cnt[14]
.sym 32349 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[14]
.sym 32352 reset_cnt[15]
.sym 32353 uart.brk_SB_LUT4_I3_I2_SB_CARRY_I0_CO[15]
.sym 32364 uart.brk_SB_LUT4_I3_I2
.sym 32365 uart_brk
.sym 32396 uart.brk_SB_LUT4_I3_O[0]
.sym 32397 processor.state_SB_DFFSS_Q_D[1]
.sym 32398 processor.Iimm[0]
.sym 32399 processor.Bimm[12]
.sym 32400 processor.instr[3]
.sym 32401 processor.instr[4]
.sym 32406 processor.state[1]
.sym 32410 processor.Bimm[12]
.sym 32411 processor.Jimm[17]
.sym 32412 processor.instr[4]
.sym 32413 processor.instr[3]
.sym 32414 processor.Bimm[12]
.sym 32415 processor.Jimm[18]
.sym 32416 processor.instr[4]
.sym 32417 processor.instr[3]
.sym 32418 processor.Bimm[12]
.sym 32419 processor.Jimm[19]
.sym 32420 processor.instr[4]
.sym 32421 processor.instr[3]
.sym 32422 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32423 processor.instr[5]
.sym 32424 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 32425 processor.instr[4]
.sym 32426 processor.instr[4]
.sym 32427 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32428 processor.instr[5]
.sym 32429 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 32430 mem_rdata[19]
.sym 32436 processor.PC_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32437 processor.instr[3]
.sym 32438 mem_rdata[17]
.sym 32443 RAM.0.8_RDATA_6[0]
.sym 32444 RAM.0.8_RDATA_6[1]
.sym 32445 RAM.0.10_RDATA[2]
.sym 32447 RAM.0.8_RDATA_1[0]
.sym 32448 RAM.0.8_RDATA_1[1]
.sym 32449 RAM.0.10_RDATA[2]
.sym 32450 mem_rdata[4]
.sym 32455 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32456 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 32457 processor.instr[4]
.sym 32458 mem_rdata[3]
.sym 32462 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 32463 processor.Jimm[17]
.sym 32464 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 32465 processor.PCplus4[17]
.sym 32468 processor.instr[2]
.sym 32469 processor.instr[3]
.sym 32470 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32471 uart.wstrb_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 32472 processor.instr[5]
.sym 32473 processor.instr[4]
.sym 32476 processor.instr[3]
.sym 32477 processor.instr[2]
.sym 32478 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[2]
.sym 32479 processor.instr[5]
.sym 32480 processor.instr[4]
.sym 32481 processor.writeBackData_SB_LUT4_O_31_I2_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1]
.sym 32483 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32484 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32485 processor.state[1]
.sym 32486 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 32487 processor.Jimm[19]
.sym 32488 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 32489 processor.PCplus4[19]
.sym 32490 uart.rx_data[3]
.sym 32495 io_rdata[4]
.sym 32496 processor.mem_rdata_SB_LUT4_O_27_I2[1]
.sym 32497 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32498 uart.rx_data[4]
.sym 32502 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 32506 processor.writeBackData_SB_LUT4_O_17_I1_SB_LUT4_O_1_I2[0]
.sym 32507 processor.Jimm[18]
.sym 32508 processor.writeBackData_SB_LUT4_O_16_I0_SB_LUT4_O_1_I3[1]
.sym 32509 processor.PCplus4[18]
.sym 32511 io_rdata[3]
.sym 32512 processor.mem_rdata_SB_LUT4_O_28_I2[1]
.sym 32513 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32514 mem_rdata[18]
.sym 32520 hwconfig_rdata[11]
.sym 32521 hwconfig.rdata_SB_LUT4_O_I3[1]
.sym 32522 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[1]
.sym 32523 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[1]
.sym 32524 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3[0]
.sym 32525 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32528 RAM.0.10_RDATA_5[0]
.sym 32529 RAM.0.10_RDATA[2]
.sym 32532 uart.brk_SB_LUT4_I3_O[0]
.sym 32533 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 32536 uart.brk_SB_LUT4_I3_O[0]
.sym 32537 processor.state[1]
.sym 32539 oled_clk_SB_LUT4_I3_1_O[0]
.sym 32540 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32541 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32544 RAM.0.10_RDATA_1[0]
.sym 32545 RAM.0.10_RDATA[2]
.sym 32546 RAM.0.2_RDATA_1[0]
.sym 32547 RAM.0.2_RDATA_1[1]
.sym 32548 RAM.0.10_RDATA[2]
.sym 32549 RAM.0.0_RDATA[2]
.sym 32553 io_rdata[6]
.sym 32555 io_rdata[2]
.sym 32556 processor.mem_rdata_SB_LUT4_O_29_I2[1]
.sym 32557 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32558 RAM.0.2_RDATA_5_SB_LUT4_I0_O[0]
.sym 32559 RAM.0.2_RDATA_5_SB_LUT4_I0_O[1]
.sym 32560 io_rdata[18]
.sym 32561 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32562 hwconfig_rdata[18]
.sym 32566 RAM.0.2_RDATA_5[0]
.sym 32567 RAM.0.2_RDATA_5[1]
.sym 32568 RAM.0.10_RDATA[2]
.sym 32569 RAM.0.0_RDATA[2]
.sym 32570 RAM.0.2_RDATA_1_SB_LUT4_I0_O[0]
.sym 32571 RAM.0.2_RDATA_1_SB_LUT4_I0_O[1]
.sym 32572 io_rdata[18]
.sym 32573 oled_cs_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I1[0]
.sym 32575 io_rdata_SB_DFFSR_Q_R
.sym 32576 uart.rx_data[5]
.sym 32577 hwconfig_rdata[18]
.sym 32578 uart.rx_data[6]
.sym 32589 processor.state_SB_DFFESR_Q_E
.sym 32614 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 32615 hwconfig_rdata[11]
.sym 32616 io_rdata_SB_DFFSR_Q_R
.sym 32617 uart.rx_data[2]
.sym 32622 hwconfig.rdata_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 32623 hwconfig_rdata[11]
.sym 32624 io_rdata_SB_DFFSR_Q_R
.sym 32625 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 32634 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 32635 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 32636 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 32637 uart.brk_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 32638 uart.rx_data[2]
.sym 32639 uart.rx_data[3]
.sym 32640 uart.rx_data[4]
.sym 32641 uart.rx_data[5]
.sym 32650 uart.the_buart.recv_pattern[6]
.sym 32654 uart.the_buart.recv_pattern[5]
.sym 32659 uart.rx_data[6]
.sym 32660 uart.rx_data[7]
.sym 32661 uart.brk_SB_LUT4_I2_I1[3]
.sym 32662 uart.the_buart.recv_pattern[3]
.sym 32666 uart.the_buart.recv_pattern[4]
.sym 32670 uart.the_buart.recv_pattern[2]
.sym 32677 uart.the_buart.recv_pattern[5]
.sym 32681 uart.the_buart.recv_pattern[6]
.sym 32685 uart.the_buart.recv_pattern[4]
.sym 32689 uart.the_buart.recv_pattern[1]
.sym 32693 uart.the_buart.recv_pattern[7]
.sym 32697 uart.the_buart.recv_pattern[2]
.sym 32701 uart.the_buart.recv_pattern[3]
.sym 32705 uart.the_buart.recv_pattern[8]
.sym 32718 uart.the_buart.recv_pattern[7]
.sym 32725 uart.the_buart.recv_divcnt_SB_DFFESS_Q_S[1]
.sym 32733 RXD$SB_IO_IN
.sym 32734 uart.the_buart.recv_pattern[8]
.sym 32741 uart.the_buart.recv_state
.sym 32746 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E_SB_LUT4_I3_O
.sym 32785 uart.the_buart.recv_baud_clk_SB_DFFESR_Q_E[1]
