================================================================================ 
Commit: 98ca43939051abcf6e2e74b7bac7aed5a08fe577 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:24:32 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakePlatSamplePkg: Add support for CML-V DDR4 UDIMM ERB/CRB Part #5

Updating native functions for GPIO since RC code does not handle.
Impacted: CMPV platform.

Hsd-es-id: 1607364892
Original commit date: Thu Aug 22 20:22:32 2019 +0800
Change-Id: I44bb44aa50c956f0b2c4e167894bac0e7a199aff
Original commit hash: 8a1741291c73eb0b1a7f7562e69a03cfbcc7b117

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/CmlvBoard/Include/BoardGpioConfig.h
CometLakePlatSamplePkg/CmlvBoard/Others/PeiBoardInitLib/GpioTableCmlVDdr4.h

================================================================================ 
Commit: 68c76c5557ae77e7ab34a09d6e65c3bc2b7782ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:59 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakePlatSamplePkg: Add support for CML-S OC RVP Part #2

Updating CML-OC board ID to 0x32.
Impacted: All CML platforms.

Hsd-es-id: 1607375885
Original commit date: Thu Aug 22 15:45:03 2019 +0800
Change-Id: I7043ce11cfe38f2119e747f46abc99f3462fd5c8
Original commit hash: 8729c65d747cd1143195d75c430678a206573e0f

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CometLakePlatSamplePkg/Include/PlatformBoardId.h

================================================================================ 
Commit: 11ba13e03577c001c8934ef7941ef85be13e055f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:49 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 22 01:13:58 2019 -0700
Original commit date: Thu Aug 22 01:13:58 2019 -0700
Original commit hash: 56c1289f8a9f4ece2e01c214e9585d43ebfa6c50

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 80a436038e630a352e40e4095d25a8f59520d2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:33 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit FSP CI [TeamCity] Auto-Commit FSP

Wed Aug 21 22:30:44 2019 -0700
Original commit date: Wed Aug 21 22:30:44 2019 -0700
Original commit hash: c0c8f6e6e989431105929f0cb9a8a5be8039fd33

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspBinPkg/Fsp.bsf
CometLakeFspBinPkg/Include/FspmUpd.h
CometLakeFspBinPkg/Include/FspsUpd.h
CometLakeFspPkg/Include/FspmUpd.h
CometLakeFspPkg/Include/FspsUpd.h

================================================================================ 
Commit: 826e9dd6c83a94fe14c6b26f035da1ba5e359b28 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:26 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit NVS CI [TeamCity] Auto-Commit NVS

Wed Aug 21 22:11:24 2019 -0700
Original commit date: Wed Aug 21 22:11:24 2019 -0700
Original commit hash: ec2cd06aa9033ad563d7a330f3152703fefb6d50

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
CometLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

================================================================================ 
Commit: 99b65feafe5e0d6eb1d87dc24a8a2fbc84bd64a9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:23 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 22 04:50:41 2019 +0000
Original commit date: Thu Aug 22 04:50:41 2019 +0000
Original commit hash: 32ec555cc15b428ac9eaf46b2422f493d9b99751

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82d54e8ac183794a066dd50783f2ea91f5901e93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:19 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 22 04:25:20 2019 +0000
Original commit date: Thu Aug 22 04:25:20 2019 +0000
Original commit hash: 8b15ccb02a257304fcd29a04fb95a759de48303e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5dcc3892909048ca3a761024ee6516de4025aea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:17 2019 +0530 
-------------------------------------------------------------------------------- 
It will report error "Error 134: End-Of-Post message is not sent" when run Memanuf -eol

Issue: Issue happens when Above 4G is enabled, HECI MMIO is assigned to 64 bit, but FSP API mode is operating in 32 bit environment.
Resolution: Assign temporary MMIO to HECI1 when sending EOP.
Impacted: All CML platforms.

Hsd-es-id: 1607657497
Original commit date: Thu Aug 22 09:38:28 2019 +0800
Change-Id: I6072638233ffc56091491f564b47cde03971c6a2
Original commit hash: e7030970fc961fb70509857c04bc00a30d59bee8

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
CometLakeSiliconPkg/Me/Library/PeiDxeMeChipsetLib/PeiDxeMeChipsetLib.c

================================================================================ 
Commit: 7a717e5af228b374ddcfa028af51badda329d816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:05 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] Disable full MRC trace message in run time and build time - Part2

MRC_MDEPKG_NDEBUG and MDEPKG_NDEBUG consolidated into 1 knob.

Hsd-es-id: 2202770236
Original commit date: Wed Aug 21 18:51:24 2019 +0800
Change-Id: Ia3e59f8172b899dc7fc834e58bdd9bb34464239a
Original commit hash: 64906657596bfbd790fe5c2084710def417a3477

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SiPkgBuildOption.dsc
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLib.inf
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.h

================================================================================ 
Commit: 0eecccb7bd31ecd7809c7d83697fcb37c4a7f5b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:23:01 2019 +0530 
-------------------------------------------------------------------------------- 
[CML S102 PO] SGX is not enabled on all cores

Hsd-es-id: 1306644494
Original commit date: Tue Aug 20 17:55:53 2019 +0800
Change-Id: I78a9bd96b11566555c67fb4d8e53bad47fb92516
Original commit hash: e1b8b0ff9d1827fccf3718d2239421ac95d73259

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiSecurityPolicyUpdate.c
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSecurityPolicyInitLib.c
CometLakeSiliconPkg/Cpu/Include/Private/CpuInitDataHob.h
CometLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: e179de79f28b7f60e41ccb5722292e54f6edfa85 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:22:23 2019 +0530 
-------------------------------------------------------------------------------- 
CMP V PO: System doesn't boot to OS after setting PCI Storage Dev on Port 17 = RST Controlled

CMLV BIOS doesn't support to enable SATA MSIX interrupt for RAID mode. This causes RST pre-os driver hang for waiting for the interrupt.
Update CMLV BIOS to support SATA MSIX when RAID mode, and create a setup option to switch the interrupt mode.

Hsd-es-id: 1409752540
Original commit date: Wed Aug 21 16:56:59 2019 +0800
Change-Id: I58895b80fccd50b1f12f64be5593b2c7d766821b
Original commit hash: 5ad1906ea91fa0c2736c73d27fadb6a521247724

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCmlvPchPolicyUpdate.c
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCmlvPchPolicyInitLib.c
CometLakePlatSamplePkg/Include/SetupVariableCmlvPch.h
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCmlvPchPolicyUpdate.c
CometLakePlatSamplePkg/Setup/CmlvPchSetup.hfr
CometLakePlatSamplePkg/Setup/CmlvPchSetup.uni
CometLakeSiliconPkg/CmlvPch/Include/ConfigBlock/SataConfig.h
CometLakeSiliconPkg/CmlvPch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CometLakeSiliconPkg/CmlvPch/Library/Private/PeiPchInitLib/PchSata.c

================================================================================ 
Commit: ad63a16dd1d4955bd77ddec0885d36301495652b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:22:09 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakePlatSamplePkg: VRAM SR implementation - phase 1

The changes include reading the DG1 Option ROM and copying allocated NVS area.
Also setting the ASLS Register the base address of the allocated NVS area.

Hsd-es-id: <1607064202>
Original commit date: Fri Aug 2 15:18:10 2019 +0530
Change-Id: I67bd407ce13003e57703dcae57be0ae1a543eb25
Original commit hash: ffdfebe2510e0f9fd4203108e80fd9eee168eabf

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
CometLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MiscDxeConfig.h
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/Dg1OpRegion.h
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/Dg1OpRegionInit.c
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/Dg1OpRegionInit.h
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
CometLakeSiliconPkg/SystemAgent/SaInit/Dxe/SaInitDxe.inf

================================================================================ 
Commit: 6df92ccdc90148197022a2d151523ecddbe3d485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:22:05 2019 +0530 
-------------------------------------------------------------------------------- 
[CMLV] CML-S/CMP-V: Missing correct Fusing for I2C4 and I2C5 controllers

Restore I2C4-5 disabling on PCH-H

Hsd-es-id: 1409802440
Original commit date: Thu Aug 15 12:48:42 2019 -0700
Change-Id: I025b4eae8465fd58e4e4abd80b5ddc8bf654ffa0
Original commit hash: b36a5d4515d7a7846326ca9f9d9d04488468b14c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/CmlvPch/Include/Register/PchRegsSerialIo.h
CometLakeSiliconPkg/CmlvPch/Library/Private/PeiPchInitLib/PchInitPreMem.c

================================================================================ 
Commit: b5980227cdecc8a85a02ec60ece93604555b29a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:22:01 2019 +0530 
-------------------------------------------------------------------------------- 
[CFL] [CML][XTU] BIOS interface when enabled provides incorrect step size for the System Agent ICCmax control

Hsd-es-id: 2208198074
Original commit date: Mon Aug 19 15:24:00 2019 -0700
Change-Id: I251a50128609a01888b69548646efa39ecad79b9
Original commit hash: b7f9dce1a5d5687f1c6c69d59f551ec9fa330504

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c

================================================================================ 
Commit: 2280dbe218bad091a3f2f1555b7dbbb08d8f5d1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:21:59 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-S]UART PEP Constraint is Enabled by default in BIOS
Diabled UART pep constraint for CML S.

Hsd-es-id: 1607499638
Original commit date: Tue Aug 20 14:54:29 2019 +0530
Change-Id: Id46214c514599cf32386eda1706e435e4fa51377
Original commit hash: 5265ef50897c8407e79432b247fad12b1f782767

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h

================================================================================ 
Commit: 8fed736dca480c21405521168d552fd7dcefc3d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:21:57 2019 +0530 
-------------------------------------------------------------------------------- 
dTBT BIOS: dTBT KPI improvement

Implementing code to Exclude mailbox communication flow from the _PS0 method in case of no devices attached to the TBT root port.
This significantly reduces TBT response time in case no device connected.

Hsd-es-id: 2206971775
Original commit date: Tue Aug 20 09:27:25 2019 +0530
Change-Id: I521d9356c2293fae837514ca7a156ce0ccd60942
Original commit hash: 053e0ee96c050a6087640d5a56e05a5568c8f654

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlVRtd3Common.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Common.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
CometLakePlatSamplePkg/Features/Tbt/AcpiTables/Tbt.asl

================================================================================ 
Commit: dcdb05b1915896532a96763c44f6febdff473f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:21:55 2019 +0530 
-------------------------------------------------------------------------------- 
[CMP-V][BIOS]:SMBIOS Type 1 system information is mismatching.

Changed Slave address for PSS chip and added missed porting for SKU
Number. Changed Slave address for CML-U V2 and CML-H.

Hsd-es-id: 1607612751

Original commit date: Fri Aug 16 10:29:17 2019 +0530
Change-Id: If65749d944f28d761a7b7bd525b948135e48b658
Original commit hash: ffae520b93343924a4ca35b2f1cfc86d949b7d40

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/CmlvBoard/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscDxe.inf
CometLakePlatSamplePkg/Features/Smbios/SmbiosMiscDxe/SmbiosMiscEntryPoint.c

================================================================================ 
Commit: e1f4873c0bedc3293238f386b6ae3e1cf6b7979a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:21:43 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 21 01:13:35 2019 -0700
Original commit date: Wed Aug 21 01:13:35 2019 -0700
Original commit hash: a4503940da9ae5dbf0751b7b3f03ef80b947ca5e

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 659e7d91657fa1573950fe1fcbfe392073209d81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:21:26 2019 +0530 
-------------------------------------------------------------------------------- 
[WWAN] _DSM with function 0(Query) impementation is not as per the ACPI Spec.

_DSM with function 0 Query should return the supported functions in a BitMap.

Hsd-es-id: 1607631393
Original commit date: Fri Aug 16 16:53:14 2019 +0800
Change-Id: Ie4df973d297a9d12b82454108ffb069d37986d60
Original commit hash: fbd1864bb83b76dec6134a116c518a81c615d067

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlAepTbtRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlURvpRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUTbtRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUV2Rtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/WhlErbTbtRtd3.asl

================================================================================ 
Commit: a7e527a3bfb3274a292710b4a718e85fb11693aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:54 2019 +0530 
-------------------------------------------------------------------------------- 
TrustedDeviceSetup: Update TDS Extension to 1.00.06.0000

Update Intel_TDS_Extension.efi to v1.00.06.000

Hsd-es-id: NA
Original commit date: Wed Aug 14 15:38:50 2019 +0800
Change-Id: Id3641dfda17a7fe6427f663a3397f467b464ee18
Original commit hash: 248396d3c4cb29f020c408cad0df5f83575e02c5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/TrustedDeviceSetup/Intel_TDS_Extension.efi

================================================================================ 
Commit: 677f5e140da92e5f51b318828ea7118ed563de65 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:49 2019 +0530 
-------------------------------------------------------------------------------- 
BIOS has mismatched SA Device ID on XEON SKU QTB3 ES2 line item resulting basic PPV Pstate content failures, blocks ES2 readiness for PPV

Updated SA Device id for CML-H Xeon.

Hsd-es-id: 1409829845

Original commit date: Mon Aug 19 22:35:35 2019 -0700
Change-Id: If0831ef622b8bbc4374cb4fb0970ea300d213237
Original commit hash: fe571f6cdf76c674aca51d3e40d77ed632a92070

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
CometLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h

================================================================================ 
Commit: e9d69fe5424cfcc481c8786308efd00bd49077e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:27 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Aug 20 11:33:08 2019 -0700
Original commit date: Tue Aug 20 11:33:08 2019 -0700
Original commit hash: 6710e0b6b1a522cae0e8cb4b724d27d875f9f01b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: e620de8e0230fc62e74c6a0499d97879e5870edb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:25 2019 +0530 
-------------------------------------------------------------------------------- 
Title:[CML]-DGR: Enabling Ring seperation policy

Hsd-es-id: https://hsdes.intel.com/appstore/article/#/2207416893

Description: SMM Information Table is updated to keep under Supervisor page.
             All other pages as per requirement are already updated.

Original commit date: Mon Aug 12 17:38:16 2019 +0530
Change-Id: I5c25da9747219e498781c106bc0d0faa543727bf
Original commit hash: a24e4372262c99ca1fc37d9c7b4b459c8d81d2bc

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/SmmSps.c

================================================================================ 
Commit: 94a0e9f7afbc429ef6c6c3f42e99639aa7af636c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:10 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] CML iGfx DID 0x9BCA does not defined in header file
Hsd-es-id:1507345982

Original commit date: Thu Aug 8 16:20:49 2019 +0530
Change-Id: I4b878e2ad221d57c99f34221c9652d5fd2786c29
Original commit hash: c583b9b9deaf33e3c0f515e35fecfb5dc6eb17f0

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h

================================================================================ 
Commit: 794841c4d01e53be085efe4246195b5df9d65241 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:06 2019 +0530 
-------------------------------------------------------------------------------- 
Add support for CML U V1 DG1 MDRVP Board - Phase III

M.2 key M, x2 lane reversed.
we need to confgure 1x2+2x1 LR mode,With root port as 14.

Hsd-es-id:https://hsdes.intel.com/appstore/article/#/1607462920
Original commit date: Tue Aug 20 10:45:53 2019 +0530
Change-Id: I9de5cc173c7c330158aa54d58d0a99cae9921cdb
Original commit hash: a9883fe08c6ca4cf5f3a0761add5a1576febf348

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUDg1Rtd3OnBoardTbt.asl
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 9604db60823a049e9483ef2cbdc7abca489729f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:20:00 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-S][CMP-V][Audio][SI] : DMIC driver is not enumerating in Device Manager

NHLT config update

Hsd-es-id: 1607549520
Original commit date: Mon Aug 19 15:57:33 2019 +0200
Change-Id: I2c6cac20ada61fa69443267f73da68021e1505ca
Original commit hash: 1d972591c0961bbc512f402c92db36fe5f91fc83

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/DxeInstallNhltTableLib/NhltConfig.c

================================================================================ 
Commit: aba1e6c3059bf2068aa069f9c73917496a8b6429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:56 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-FSP] Wrong PMC version check fails to send PMC command A9 to FD HECI

Change condition when PMC command A9 to FD HECI is allowed

Hsd-es-id: 1607572508
Original commit date: Wed Aug 7 18:42:57 2019 +0200
Change-Id: I38ed08287ba242b493d550db9d0efff0da69abf4
Original commit hash: e339fa8eda1c4696ee0a6a901111dd4bf590840a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
CometLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c
CometLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibInternal.h

================================================================================ 
Commit: f64ff5a75ac16a423291b172dabd75884a00a3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:49 2019 +0530 
-------------------------------------------------------------------------------- 
Remove BP core version information.

Hsd-es-id: 1607616652
Original commit date: Tue Aug 13 11:19:32 2019 +0800
Change-Id: Iad9b4f2d2b27ca4cc8ee5dfe0c46f207f2cf55f4
Original commit hash: d907bdb7fee44a0abb83214de0b613174ce9e17b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Setup/Main.vfr
CometLakePlatSamplePkg/Setup/Setup.uni

================================================================================ 
Commit: 9feb62484d97020600bd2a20dcdcd2c6fe9d57e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:47 2019 +0530 
-------------------------------------------------------------------------------- 
Remove BP Core Version references under BIOS information in BIOS page and from FVI entries

Hsd-es-id:  2208018908
Original commit date: Fri Aug 16 17:18:10 2019 +0800
Change-Id: Iba2b1d8aa3cdbbbd2d4101f1158df67def586851
Original commit hash: d00995fd15e186cf66de8e7702c18d01725dd688

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec

================================================================================ 
Commit: dacdc17a79c6237f8251737a8135ef59cb57720b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:37 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 20 06:47:40 2019 +0000
Original commit date: Tue Aug 20 06:47:40 2019 +0000
Original commit hash: 5cadd112fb4d2a800eb0596b8545fbfa8f5813cd

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c00a4bc7d1337b9ed8698678e41e71f456ed35ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:30 2019 +0530 
-------------------------------------------------------------------------------- 
[CML]Set "False" in SlpS0WithGbeSupport for CML-U Corporate and Consumer

By default disabled the SlpS0WithGbeSupport for CML A0 stepping.

Hsd-es-id:1607333952

Original commit date: Wed Jul 24 16:57:25 2019 +0530
Change-Id: I0672522fc413a28a758746d2cc9923f3361ad66d
Original commit hash: 26870fac4d6086a3e40205446a3bb67c4e796f27

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CometLakePlatSamplePkg/Setup/PchSetup.hfr
CometLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: a32109a468c1a1eabaf525348e379a2b7ba4dd3a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:27 2019 +0530 
-------------------------------------------------------------------------------- 
[CML]:SGX EPOCH values are getting exposed with External BIOS in debug log

Added the debug statements under Restricted tag

Hsd-es-id:1607576561
Original commit date: Tue Aug 6 14:20:39 2019 +0530
Change-Id: Ia87774855c652938f990a6f19b69a7a1199ef294
Original commit hash: d4e2d4514bba061b80222c4bdd035d037dccfcd4

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Cpu/Library/Private/PeiDxeSoftwareGuardLib/PeiDxeSoftwareGuardLib.c

================================================================================ 
Commit: 5a6c7b4b43284faa3bc3f62a573fb07ce13618a4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:23 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Aug 20 05:53:23 2019 +0000
Original commit date: Tue Aug 20 05:53:23 2019 +0000
Original commit hash: b533ce0a59bc71a7b3eac456452c6c1a47668f2a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 93cd59bac2e42d90914152ec1ec942be6d0ea199 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:16 2019 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][1409827700][CML2 MRC][Fix the BOM_ID for single-rank LP4x board]

Issue:
  Boot failure in ECT step on single-rank LP4x RVP.
Root cause:
  BIOS is using wrong BOM_ID for single-rank LP4x RVP and AEP boards. BIOS is using 2, while it should be 4.
  Hence it gets wrong SPD table, which is 2R.
Solution:
  Use correct BOM_ID = 4 for these two boards.

Hsd-es-id: 1409827700
Original commit date: Mon Aug 19 15:48:02 2019 -0700
Change-Id: I80e6db69e178a85821cce5f17bca57da23247ca4
Original commit hash: 41c1501a8a21c52bbae53d63b0f8bed7417101a0

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/Include/PlatformBoardId.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/MiniBios/Common/PlatformBoardId.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 4ebbce7ff44857e552c6ddcd8f77c7635b878310 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:19:08 2019 +0530 
-------------------------------------------------------------------------------- 
Add Sndw codecs initialization support for DXE phase only.

BIOS are able to enumerate and controll Sndw codecs.
Add PC beep support:
- un-reset DSP core and enabling Sndw controller,
- enumerating Sndw codecs,
- initializing tone generator built in Sndw codecs,
- install Protocol which allows to use beep in DXE phase.

Hsd-es-id: 1607289546
Original commit date: Mon Aug 19 13:04:20 2019 +0200
Change-Id: I58977f533a01f271cac7b694001b82f02ed661be
Original commit hash: 7e541296b511a59066c84885dcc53da8cb749303

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/Features/SndwBeepInit/Dxe/SndwBeepInitDxe.c
CometLakePlatSamplePkg/Features/SndwBeepInit/Dxe/SndwBeepInitDxe.inf
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CometLakePlatSamplePkg/Include/Library/PeiDxeSndwCommonLib.h
CometLakePlatSamplePkg/Include/Protocol/SndwBeepProtocol.h
CometLakePlatSamplePkg/Include/SndwBeep.h
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.inf
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/SndwMipiRegs.h
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
CometLakePlatSamplePkg/PlatformPkg.dec
CometLakePlatSamplePkg/PlatformPkg.dsc
CometLakePlatSamplePkg/PlatformPkg.fdf
CometLakePlatSamplePkg/PlatformPkgConfig.dsc
CometLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
CometLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
CometLakeSiliconPkg/Pch/Include/Library/PeiDxePchSndwLib.h
CometLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
CometLakeSiliconPkg/Pch/Library/PeiDxePchSndwLib/PeiDxePchSndwLib.c
CometLakeSiliconPkg/Pch/Library/PeiDxePchSndwLib/PeiDxePchSndwLib.inf
CometLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 808097ea953aad57646104028600e7180d73c057 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:58 2019 +0530 
-------------------------------------------------------------------------------- 
Enable DPTF BIOS Menu on CML-S (CometLake Desktop)

Removed conditional statements in BIOS setup menu which hid the DPTF menu for Desktop Flavors

Hsd-es-id: 2207395172
Original commit date: Thu Jul 18 13:41:49 2019 -0700
Change-Id: Iebbe8f2c3b424fe5ee95dc247604e2fcbf8272a9
Original commit hash: 84665e76e126b8944211ccd7c2558c6a7cbe109b

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Setup/PlatformSetup.hfr

================================================================================ 
Commit: c4aff508a35c0b3e2b595b5f66c3e0ea4d9d17c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:41 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Mon Aug 19 11:36:39 2019 -0700
Original commit date: Mon Aug 19 11:36:39 2019 -0700
Original commit hash: f7a7d06753c16e3c505e2cf02e432d15ab8eefec

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 49c2361d5c4305306dabdaf4e08b2b7bcb2b81b6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:34 2019 +0530 
-------------------------------------------------------------------------------- 
Observed Frequent wakes in MS while PSON is enable.

Interrupt Storm / SCI is coming form TBT CIO Plug GPIO.
This GPIO should be disable when TBT is in RTD3 Mode.
Also adding PDON and PDOF method for CML-S board to support PDON.

Hsd-es-id: 1607567266
Original commit date: Fri Aug 2 14:20:08 2019 +0530
Change-Id: If6f243e44e4885dc64ac0e8292852c5557edc26b
Original commit hash: 171b3018a89fd71d799d18e18ca4d340e63a6349

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlSRvpRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlSRvpTbtRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/CmlvBoard/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 41d88c2c40fde254a82ccfa549ee1bb6ee27d5fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:30 2019 +0530 
-------------------------------------------------------------------------------- 
[CML-S[cnph][FSP][BIOS] : Image header is showing as '$CFLFSP$' instead '$CMLFSP$'
Following are the FSP SiliconPkg versions modification:
1. CML-U, CML-S and CML-H : 9.0.x.x
2. CML-V : 9.1.x.x
3. CMLU-V2 : 9.2.x.x

Hsd-es-id: 1507299935
Original commit date: Fri Jul 19 14:17:10 2019 +0530
Change-Id: I1bb9df66b563aa97575db5c99806e28ddd775e35
Original commit hash: b0abdaeef2010ba1bc3ddc982258ab70d5760dc5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dsc

================================================================================ 
Commit: 0dae652aa235cde063b70700693cafe0c6decb07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:26 2019 +0530 
-------------------------------------------------------------------------------- 
Add support for CML U V1 DG1 MDRVP Board - Phase II

CML-U DG1 MDRVP Board Porting on below:
 RTD3 Code for x4 DG slot, On board TBT and SSD
 Xhci USB port mapping
 Removed unsupported platform RTD3 files

Hsd-es-id:https://hsdes.intel.com/appstore/article/#/1607462920

Original commit date: Fri Aug 9 12:05:55 2019 +0530
Change-Id: I859686d255889bb1d55f49a4a7b63e8b722c3927
Original commit hash: b5fe65b6c3916f0043f4f731549804f5d11b90e5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflURvpTbtRtd3.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CmlUDg1Rtd3OnBoardTbt.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/SsdtXhci/UsbPortXhciCmlUDg1TbtRvp.asl
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CometLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CometLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardSaInitPreMemLib.c
CometLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 9d8c74ec7ae33a00428adbc44646abe5d69ce6af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:12 2019 +0530 
-------------------------------------------------------------------------------- 
Remove redundant override path and tag

ClientCommonPkg: redundant override tag
ClientOneSiliconPkg: redundant override path
TigerLakeBoardPkg: redundant override path and tag

Hsd-es-id: N/A
Original commit date: Fri Aug 16 13:25:58 2019 +0800
Change-Id: Iadfe81585933e7b21155099704dbb12226a5e16d
Original commit hash: f93f969aa962a4fe4e276545bc99e347e97e3ac1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.inf

================================================================================ 
Commit: 2aeab09589dce15d5fcc5f729396bd68e713780f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:06 2019 +0530 
-------------------------------------------------------------------------------- 
[OEMx 2x2] ACPI BIOS should implement another way than _L72 GPE handler to notify OS about ACPI TAD wake at S4 resume.

Cherry pick CNL change: 75c0e8de5be21bf2c3d0edd430d387a8fb260782 to CML

1. Create a new protocol PLATFORM_NON_NVS_AREA_PROTOCOL to manage the OpRegion which is allocated with EfiReservedMemoryType (AddressRangeReserved). The content of this region will NOT be restored at S4 resume.
2. Add a member TimeAndAlarmDeviceWake (TADW) to this OpRegion.
3. Allocate memory and initialize this OpRegion in AcpiPlatform.c
4. Update the value of TADW in SMM EnableAcpiCallback by WADT GPE status (R_ACPI_IO_GPE0_STS_127_96).
5. Check TADW in _WAK method at S4 resume. If TADW is 1 (WADT GPE status is set), notify the OSPM of Alarm Device (AWAC) Wake.

Hsd-es-id: 2207536423

Original commit date: Thu Aug 15 18:03:28 2019 +0800
Change-Id: I3efd5ecb3fc0eb97a60d248569d75ac953b45a9a
Original commit hash: b99042d309c1183b5b8957ed7d01551f182934f4

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.h
CometLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.inf
CometLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/DSDT.ASL
CometLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/Platform.asl
CometLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNonNvs.asl
CometLakePlatSamplePkg/Include/PlatformNonNvsAreaDef.h
CometLakePlatSamplePkg/Include/Protocol/PlatformNonNvsArea.h
CometLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CometLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
CometLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
CometLakePlatSamplePkg/PlatformPkg.dec
CometLakeSiliconPkg/CmlvPch/Include/Register/PchRegsPmc.h

================================================================================ 
Commit: 0da447e108457bcd2ed320e3697595f544ad6176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:18:00 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Mon Aug 19 01:11:28 2019 -0700
Original commit date: Mon Aug 19 01:11:28 2019 -0700
Original commit hash: fa349635506da86204dde7e3713497cc2ad6f4be

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: afe1ee14970c36c27e9a23efabf862c7afde484a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:53 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Aug 19 05:27:25 2019 +0000
Original commit date: Mon Aug 19 05:27:25 2019 +0000
Original commit hash: 7863caa2cd5788750251e8495e3293e44f824dbb

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21e923a3871c5af1b4971585c16008fdc366c762 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:51 2019 +0530 
-------------------------------------------------------------------------------- 
[HSD-ES][client_platf][bug][2208210781][CML2 MRC][Enable RepeaterClocksOn during RCOMP cycle]

Issue:
  MRC training fails when ch1 alone is populated (ch0 is empty)
Root cause:
  DDRIO issue with COMP propagation, requires MRC W/A.
  HSD SKYLAKE [Bugeco] [10337859][CompUpdate is not propagated to to ch1 buffers]
  [HSD-ES][sighting_central][sighting][cml-u62-k0][1306647008][CML U][K0] [DDR4] [MRC failure at SenseAmp Offset when Dimm is only on Ch1]
Solution:
  Set DataControl0.RepeaterClocksOn on IL06_NIL14 byte during RCOMP cycle, to allow COMP results to propagate properly

Hsd-es-id: 2208210781
Original commit date: Fri Aug 16 22:55:42 2019 -0700
Change-Id: Ia66a7e808f00f953fb37c69c81adc97272d39f43
Original commit hash: 3a48e9d1c6832a3157a7134577c2f848c6efeee5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/Include/MrcCommonTypes.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcDdrIoOffsets.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCml/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c5fbb0e2fe540d46b858ce39d12a1accf38b43dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:47 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg/Me: There are "error 28" & "error 216" occurred after executing "fpt /greset" command.
Merge from CNL: 32cab2e1f2ce9c5a0a3cf5e045a61c232f60a38e

Issue: When system plug-in FDO jumper, the GetMeMode does not return the default mode when HECI1 is disabled.
Resolution: MeMode and MeStatus need to have default return value when HECI1 is disabled.
Impacted: All CFL/WHL platforms.

Hsd-es-id: 1507335583
Original commit date: Fri Aug 16 13:39:18 2019 +0800
Change-Id: I325f0c7e1517a584d51a4e9df85ce6783f6f3c8d
Original commit hash: 59cdcdf980f5d9f6c28b6ca7642016fb08e760e7

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeMePolicyUpdate.c
CometLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
CometLakeSiliconPkg/Me/Library/Private/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 0be01c2dbbd76f1b6e34d874831e99e3e7f4a558 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:36 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Weekly Update_FSP/RC

Sun Aug 18 12:06:58 2019 -0700
Original commit date: Sun Aug 18 12:06:58 2019 -0700
Original commit hash: dab6d0c0221d0df991ad119d039387ec592f8115

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: 4f50718e17aa763b7eb54adc85cf62bb5f123edf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:34 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sun Aug 18 11:35:30 2019 -0700
Original commit date: Sun Aug 18 11:35:30 2019 -0700
Original commit hash: 7cb67a70d78b4177a4b25363e4d91876c5f6ca18

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: b54b0aa0d60d2e0c3b788fd23e558962d515a3af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:18 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Sat Aug 17 11:35:42 2019 -0700
Original commit date: Sat Aug 17 11:35:42 2019 -0700
Original commit hash: 76d0363585a508dcbff6a4647a505601443efa59

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: eb113da8c978023e2b4c33a6c155071a30041b60 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:17:09 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Sat Aug 17 01:12:23 2019 -0700
Original commit date: Sat Aug 17 01:12:23 2019 -0700
Original commit hash: f25532457881132c5567e7b04be564a4062f2831

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ed0fa9403ddaa8b11ee42adfcdc83d9149976643 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:16:38 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Fri Aug 16 11:36:51 2019 -0700
Original commit date: Fri Aug 16 11:36:51 2019 -0700
Original commit hash: eb6f9b59a61adf5aa0479a1830c49afdf6d36411

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: a5c90ba1236714d5b367899951079bb58acf9731 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:16:12 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Move HdAudio initialization to Pre-mem"

This reverts commit ff0e68a9e833c670b9f5a337c47865f9bac4ac3d.

Hsd-es-id: 1607586501
Original commit date: Tue Aug 13 00:22:37 2019 -0700
Change-Id: I55c66d692ed7cbaa55fe99dbf79c1148e4a5d370
Original commit hash: 5f87aa7d01daba69420bfded4e21330823b4f7e5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CometLakeFspPkg/Upd/FspmUpd.dsc
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
CometLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
CometLakeSiliconPkg/Pch/Include/Private/Library/PeiHdaInitLib.h
CometLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CometLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLib.inf
CometLakeSiliconPkg/Pch/Library/Private/PeiCnviPrivateLib/PeiCnviPrivateLibHelper.c
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
CometLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
CometLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CometLakeSiliconPkg/SiInit/Pei/SiInitPreMem.c
CometLakeSiliconPkg/SiInit/Pei/SiInitPreMem.h

================================================================================ 
Commit: b85d618978c8e7b7d4f281a1caba03d5fec638c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:15:44 2019 +0530 
-------------------------------------------------------------------------------- 
CML_U / CML_S / CML_H- Security : "MeSetEndOfPostDone in DXE" String is not Printing as a part of debug logs with BIOS 1225
CML-U[DDR4][CORP][BIOS]:"EndOfPostDone" log is missing from debug log

1. BIOS needs to support FSP API and Dispatch mode now, so the EOP send in PEI/DXE phase setup option is no longer a valid test case.
   And sending EOP is a security concern, BIOS should not expose the item to external release.
2. In FSP API mode, EOP is sent in PEI later phase (FSP), the gMeEopDoneHobGuid can't be located in wrapper DXE phase.
   Change it to use GetEndOfPost HECI command to get the EOP state.
3. In FSP API mode with Corporate CSME, BIOS should postpone EOP to DXE phase to meet the global reset require after MEBx sync.

Resolution: Add GetEndOfPost HECI command, reduce the EOP setup options to support only Enable/Disable and move it to restricted section.
Impacted: All CML platforms.

Hsd-es-id: 1607337947, 1607448705
Original commit date: Fri Aug 2 14:06:57 2019 +0800
Change-Id: I0b2f042c4efc53204099e2805f0262e66e619a47
Original commit hash: aa015813eaab6f181c37281364ffdd5ee37cb277

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
CometLakeFspPkg/Upd/FspsUpd.dsc
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspMePolicyInitLib.c
CometLakePlatSamplePkg/Include/SetupVariable.h
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiMePolicyUpdate.c
CometLakePlatSamplePkg/Setup/MeSetup.hfr
CometLakePlatSamplePkg/Setup/MeSetup.uni
CometLakeSiliconPkg/Me/HeciInit/Dxe/EndOfPost.c
CometLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.inf
CometLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitDxeFsp.inf
CometLakeSiliconPkg/Me/HeciInit/Dxe/HeciInitFsp.inf
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.c
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeInit.h
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeInitDxeFsp.c
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeInitFsp.c
CometLakeSiliconPkg/Me/HeciInit/Dxe/MeReadyToBoot.c
CometLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h
CometLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CometLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CometLakeSiliconPkg/Me/Include/MkhiMsgs.h
CometLakeSiliconPkg/Me/Library/DxeMeLib/DxeMeLib.inf
CometLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
CometLakeSiliconPkg/Me/Library/DxeMeLib/MePolicyDxeLib.c
CometLakeSiliconPkg/Me/Library/PeiMeLib/MePolicyPeiLib.c
CometLakeSiliconPkg/Me/Library/PeiMePolicyLib/PeiMePolicyLib.c

================================================================================ 
Commit: 475484ccf080d49c87e9c0e0d571fe582b31b380 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:15:19 2019 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Aug 15 23:54:02 2019 +0000
Original commit date: Thu Aug 15 23:54:02 2019 +0000
Original commit hash: 7f7a9844c28141ba4dabfc121f6d03de60b96333

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2a6709ba238bb24ded8d76e6f26d4aca2fbb1a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:15:12 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg: [CML1]]P0][MRC] Turn Around Trip training fails with 2DPC memory configurations

MRC Training failures are seen when Turn Around Trip training step is enabled.

Initial debug findings show the failure is related to RxRankMuxDelay and TxRankMuxDelay values which are new fields in DataControl4 register.

Root Cause:
When ChangeMargin is called, with EnMultiCast bit set, then the Margin Parameter will be updated on both Channels. However, the Rx/Tx RankMuxDelay updates are only executed for the Channel specified by the function inputs.

Solution:
When ChangeMargin is called with EnMulticast, make sure that Rx/Tx RankMuxDelays are updated on both channels.
UpdateHost parameter also added to Tx/RxRankMuxDelay calculations, to make sure the host structure is updated properly for DataControl4 register.

Hsd-es-id: 1409753855
Original commit date: Fri Aug 9 16:55:30 2019 -0700
Change-Id: Ib11d4c27f4e3f54acafe2a8b2d7b9cd3c45f902d
Original commit hash: f55cc94eb08596cbabbd6d446831ae88954922ba

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcCommon.h
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c
CometLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: aeeb5607be4179ddcaf311a9ed196c4bf72220d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:14:32 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Thu Aug 15 01:10:41 2019 -0700
Original commit date: Thu Aug 15 01:10:41 2019 -0700
Original commit hash: 3e1203238df4e3f134313b7c6030fb62c4e3a7b0

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f7092b0a9e750cce1c998ce4a72c9e20ff5d44f1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:13:47 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] Optimization disabled build gives error for unresolved external __allshr for using >> in PchSerialIoUartPrivateLib.c file.

SerialIoUartSetBaudRate changes:
 - Used RShiftU64 instead of >> operator to avoid build problems.
 - Removed dead ASSERT code.

Hsd-es-id: 2208150997
Original commit date: Tue Aug 13 13:17:06 2019 -0700
Change-Id: Ib477bf3ec62d890cafb54639aa81979209836c4c
Original commit hash: 2059960d4706de2b13b7f7ac56fdf740d65434a9

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoUartLib/PchSerialIoUartPrivateLib.c

================================================================================ 
Commit: 94d60b6255b0a9a75945b0ce7f589141b14eb6c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:12:19 2019 +0530 
-------------------------------------------------------------------------------- 
[CML] Add error handle mechanism for HiiGetBrowserData in IccSetup
      Remove some whtie space and add RestrictedContent back, Modiy copyright to 2019

Hsd-es-id: 1507307818
Original commit date: Mon Jul 22 18:31:03 2019 +0800
Change-Id: I3aa85f6a56c007fa9d13b47474596e819f13abf0
Original commit hash: 2a0e73385069c97e11b39e831fd80646b53cd85c

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Setup/IccSetup.c
CometLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 672ad46a03232070a01b66d499a63ba14567c1f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:12:08 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] CML Auto-Commit BIOS ID update CI Increment BIOS Major Version () and reset Minor Version to 0

Wed Aug 14 01:11:56 2019 -0700
Original commit date: Wed Aug 14 01:11:56 2019 -0700
Original commit hash: 85c5cb40a45171f5c60f2771d555b2cb706c476a

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ba683cd1c667a23c2cc82c9d1652830a756cf6f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:11:31 2019 +0530 
-------------------------------------------------------------------------------- 
CometLakeSiliconPkg/Me: Please add info text on Platform Information Menu / PCH Information to display "PMC Patch Version" - take #2
Merge from ICL: 576e1c4d3be4d174e2e7af06cc4d90d244603f25

Resolution: Update GET_IMAGE_FW_VERSION_Response structure based on spec and add PMC version in Main page.
Impacted: All CML platforms.

Hsd-es-id: 2202320125
Original commit date: Thu Aug 8 09:40:11 2019 +0800
Change-Id: I330dbbaa22c6e9e158179d8436ebfc0d2cd3af8d
Original commit hash: fe5dcf0d054e42a1dbed480e88e1b670a5af8c9f

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Setup/Main.vfr
CometLakePlatSamplePkg/Setup/PlatformSetup.c
CometLakePlatSamplePkg/Setup/PlatformSetup.uni
CometLakeSiliconPkg/Me/HeciInit/Dxe/HeciInit.c
CometLakeSiliconPkg/Me/Include/MkhiMsgs.h
CometLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
CometLakeSiliconPkg/Me/Library/DxeMeLib/MeDxeLibInternals.h

================================================================================ 
Commit: cdbd780ee96a7abc38928fd34797c1f549bec22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:10:29 2019 +0530 
-------------------------------------------------------------------------------- 
[TeamCity]  Daily Update_FSP/RC

Tue Aug 13 11:35:38 2019 -0700
Original commit date: Tue Aug 13 11:35:38 2019 -0700
Original commit hash: 5146ee023bfe67699356a470bd5da099395244ef

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/CometLakeFspPkg.dec

================================================================================ 
Commit: f795fdba199b338da6f73aeaa9c80d08f16baefc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:10:12 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Add Sndw codecs initialization support. BIOS are able to enumerate and controll Sndw codecs."

This reverts commit 0369b7733428083005692bef3f5dc4bb8b4ef48b.

Hsd-es-id: 1607586501
Original commit date: Tue Aug 13 00:22:05 2019 -0700
Change-Id: I39f272d4931c0be343039af121639ca42ff327c9
Original commit hash: baabdf86d9c37787352d490253afe70b88d408c5

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CometLakeFspPkg/Upd/FspmUpd.dsc
CometLakePlatSamplePkg/Features/SndwBeepInit/Dxe/SndwBeepInitDxe.c
CometLakePlatSamplePkg/Features/SndwBeepInit/Dxe/SndwBeepInitDxe.inf
CometLakePlatSamplePkg/Features/SndwBeepInit/Pei/SndwBeepInitPei.c
CometLakePlatSamplePkg/Features/SndwBeepInit/Pei/SndwBeepInitPei.inf
CometLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CometLakePlatSamplePkg/Include/Library/PeiDxeSndwCommonLib.h
CometLakePlatSamplePkg/Include/Ppi/SndwBeepPpi.h
CometLakePlatSamplePkg/Include/Protocol/SndwBeepProtocol.h
CometLakePlatSamplePkg/Include/SndwBeep.h
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.c
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/PeiDxeSndwCommonLib.inf
CometLakePlatSamplePkg/Library/PeiDxeSndwCommonLib/SndwMipiRegs.h
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CometLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
CometLakePlatSamplePkg/PlatformPkg.dec
CometLakePlatSamplePkg/PlatformPkg.dsc
CometLakePlatSamplePkg/PlatformPkg.fdf
CometLakePlatSamplePkg/PlatformPkgConfig.dsc
CometLakeSiliconPkg/Pch/Include/ConfigBlock/HdAudioConfig.h
CometLakeSiliconPkg/Pch/Include/Library/PchInfoLib.h
CometLakeSiliconPkg/Pch/Include/Library/PeiDxePchSndwLib.h
CometLakeSiliconPkg/Pch/Include/Register/PchRegsHda.h
CometLakeSiliconPkg/Pch/Library/PeiDxePchSndwLib/PeiDxePchSndwLib.c
CometLakeSiliconPkg/Pch/Library/PeiDxePchSndwLib/PeiDxePchSndwLib.inf
CometLakeSiliconPkg/Pch/Library/PeiDxeSmmPchInfoLib/PchInfoLibCnl.c
CometLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CometLakeSiliconPkg/Pch/Library/Private/PeiHdaInitLib/PeiHdaInitLib.c
CometLakeSiliconPkg/SiPkgCommonLib.dsc

================================================================================ 
Commit: efbbd6ac4ecc6e5c54f9a4016887482a0f4dd9c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 18:10:07 2019 +0530 
-------------------------------------------------------------------------------- 
Revert "Use Sndw beep as status code handler."

This reverts commit 1d6b36af27b0dd80c1457694b6ea8db63c20313d.

Hsd-es-id: 1607586501
Original commit date: Tue Aug 13 00:21:22 2019 -0700
Change-Id: I56a6d7b06acfd4d02768223ba47ab21d0a5537ff
Original commit hash: ee9074dee2c1565247b5cfa99f97bae566ce2550

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.h
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/PlatformStatusCodeHandlerPei.inf
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/Pei/SndwBeepStatusCodeWorker.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.c
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.h
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/PlatformStatusCodeHandlerRuntimeDxe.inf
CometLakePlatSamplePkg/Features/PlatformStatusCodeHandler/RuntimeDxe/SndwBeepStatusCodeWorker.c
CometLakePlatSamplePkg/Include/SndwBeep.h
CometLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: c8d27d8df5f42eaa61c971152911c1367992f678 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Aug 27 14:52:23 2019 +0530 
-------------------------------------------------------------------------------- 
Fix SiPkg.dec issue

-------------------------------------------------------------------------------- 
[Changed Files]
CometLakeSiliconPkg/SiPkg.dec
