// Seed: 1928734270
module module_0 (
    input  tri0  id_0,
    output wor   id_1
    , id_8,
    input  wand  id_2,
    output wire  id_3,
    input  uwire id_4,
    input  wand  id_5,
    output wand  id_6
);
  uwire id_9;
  wire  id_10;
  wire  id_11 = 1;
  assign id_9 = 1;
  assign id_3 = id_9;
endmodule
module module_1 (
    output tri id_0,
    input tri1 id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    input wire id_5,
    input tri0 id_6,
    input tri0 id_7,
    output supply1 id_8
);
  module_0(
      id_3, id_8, id_1, id_8, id_5, id_3, id_0
  );
endmodule
