#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Oct 30 14:32:16 2023
# Process ID: 51572
# Current directory: /rhome/forystmj/CS256-project
# Command line: vivado
# Log file: /rhome/forystmj/CS256-project/vivado.log
# Journal file: /rhome/forystmj/CS256-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /rhome/forystmj/CS256-project/CS256-project.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/rhome/forystmj/CS256-project/CS256-project.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 8696.062 ; gain = 1085.297 ; free physical = 1448643 ; free virtual = 1526990
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/vga_out_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8696.062 ; gain = 0.000 ; free physical = 1448289 ; free virtual = 1526794
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {83.46} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {28.375} CONFIG.MMCM_CLKOUT0_DIVIDE_F {8.500} CONFIG.CLKOUT1_JITTER {299.155} CONFIG.CLKOUT1_PHASE_ERROR {297.220}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 64
[Mon Oct 30 15:32:11 2023] Launched clk_wiz_0_synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /rhome/forystmj/CS256-project/CS256-project.ip_user_files/sim_scripts -ip_user_files_dir /rhome/forystmj/CS256-project/CS256-project.ip_user_files -ipstatic_source_dir /rhome/forystmj/CS256-project/CS256-project.ip_user_files/ipstatic -lib_map_path [list {modelsim=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/modelsim} {questa=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/questa} {ies=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/ies} {xcelium=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/xcelium} {vcs=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/vcs} {riviera=/rhome/forystmj/CS256-project/CS256-project.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_1 -to_step write_bitstream -jobs 64
[Mon Oct 30 15:36:51 2023] Launched synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/synth_1/runme.log
[Mon Oct 30 15:36:51 2023] Launched impl_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
[Mon Oct 30 15:49:13 2023] Launched synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/synth_1/runme.log
[Mon Oct 30 15:49:13 2023] Launched impl_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 8891.535 ; gain = 195.473 ; free physical = 1447548 ; free virtual = 1526083
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/vga_out_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 8891.535 ; gain = 0.000 ; free physical = 1447693 ; free virtual = 1526229
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/vga_out_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 8891.535 ; gain = 0.000 ; free physical = 1446131 ; free virtual = 1524737
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8909.531 ; gain = 17.996 ; free physical = 1446104 ; free virtual = 1524678
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/vga_out_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 8909.531 ; gain = 0.000 ; free physical = 1445993 ; free virtual = 1524615
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=28.37...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 8922.539 ; gain = 13.008 ; free physical = 1446127 ; free virtual = 1524702
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/vga_out_tb/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 8922.539 ; gain = 0.000 ; free physical = 1445956 ; free virtual = 1524578
run all
run: Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 8922.539 ; gain = 0.000 ; free physical = 1445908 ; free virtual = 1524692
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/game_top.v w ]
add_files /rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/game_top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
[Mon Oct 30 17:09:49 2023] Launched synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/synth_1/runme.log
[Mon Oct 30 17:09:49 2023] Launched impl_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
[Mon Oct 30 17:12:30 2023] Launched synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/synth_1/runme.log
[Mon Oct 30 17:12:30 2023] Launched impl_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 64
[Mon Oct 30 17:16:04 2023] Launched synth_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/synth_1/runme.log
[Mon Oct 30 17:16:04 2023] Launched impl_1...
Run output will be captured here: /rhome/forystmj/CS256-project/CS256-project.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vga_out_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj vga_out_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sources_1/new/vga_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out
INFO: [VRFC 10-2263] Analyzing Verilog file "/rhome/forystmj/CS256-project/CS256-project.srcs/sim_1/new/vga_out_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_out_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /sw/workstations/apps/linux-ubuntu20.04-broadwell/xilinx/2020.2/gcc-9.3.0/u6ynmf6wlzv3korshbgj5smxvcsywk2v/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto d7a26307a0184a7abc15319d2fb51215 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot vga_out_tb_behav xil_defaultlib.vga_out_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_out
Compiling module xil_defaultlib.vga_out_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_out_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/rhome/forystmj/CS256-project/CS256-project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "vga_out_tb_behav -key {Behavioral:sim_1:Functional:vga_out_tb} -tclbatch {vga_out_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source vga_out_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'vga_out_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9136.789 ; gain = 214.250 ; free physical = 1445742 ; free virtual = 1524377
close_sim
INFO: [Simtcl 6-16] Simulation closed
