<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601330571800 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601330571804 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 19:02:18 2020 " "Processing started: Mon Sep 28 19:02:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601330571804 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330571804 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330571805 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601330572132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601330572132 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "MotorPasso.qsys " "Elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601330582940 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:07 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys " "2020.09.28.19:03:07 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330587373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:07 Progress: Reading input file " "2020.09.28.19:03:07 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330587734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:07 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.09.28.19:03:07 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330587865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:08 Progress: Parameterizing module clk_0 " "2020.09.28.19:03:08 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330588822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.09.28.19:03:08 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330588823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:08 Progress: Parameterizing module jtag_uart_0 " "2020.09.28.19:03:08 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330588888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.09.28.19:03:08 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330588891 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing module nios2_gen2_0 " "2020.09.28.19:03:09 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.28.19:03:09 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing module onchip_memory2_0 " "2020.09.28.19:03:09 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589148 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.28.19:03:09 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589149 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing module onchip_memory2_1 " "2020.09.28.19:03:09 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\] " "2020.09.28.19:03:09 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing module peripheral_LED_0 " "2020.09.28.19:03:09 Progress: Parameterizing module peripheral_LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.09.28.19:03:09 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing module pio_0 " "2020.09.28.19:03:09 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Building connections " "2020.09.28.19:03:09 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Parameterizing connections " "2020.09.28.19:03:09 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:09 Progress: Validating " "2020.09.28.19:03:09 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330589711 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.28.19:03:10 Progress: Done reading input file " "2020.09.28.19:03:10 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330590311 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330590826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330590827 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH " "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330591556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8533_1458757206785998341.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8533_1458757206785998341.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594437 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8533_1458757206785998341.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8533_1458757206785998341.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330594505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8533_1458757206785998341.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8533_1458757206785998341.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\" " "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8533_1458757206785998341.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8533_1458757206785998341.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8533_1458757206785998341.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Done RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330595785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330596599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330597064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330597071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330597073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330597082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8533_1458757206785998341.dir/0009_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8533_1458757206785998341.dir/0009_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8533_1458757206785998341.dir/0009_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8533_1458757206785998341.dir/0009_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330597082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:17 (*) Starting Nios II generation " "Cpu: # 2020.09.28 19:03:17 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:17 (*)   Checking for plaintext license. " "Cpu: # 2020.09.28 19:03:17 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:50 (*)   Plaintext license not found. " "Cpu: # 2020.09.28 19:03:50 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:50 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.09.28 19:03:50 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:50 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.09.28 19:03:50 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:50 (*)   Creating all objects for CPU " "Cpu: # 2020.09.28 19:03:50 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:51 (*)   Generating RTL from CPU objects " "Cpu: # 2020.09.28 19:03:51 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:51 (*)   Creating plain-text RTL " "Cpu: # 2020.09.28 19:03:51 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.28 19:03:52 (*) Done Nios II generation " "Cpu: # 2020.09.28 19:03:52 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632484 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632488 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632503 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632534 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632546 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632557 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Done \"MotorPasso\" with 29 modules, 43 files " "MotorPasso: Done \"MotorPasso\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330632637 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "MotorPasso.qsys " "Finished elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601330633605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3_FPGA_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab3_FPGA_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_FPGA_IP-rtl " "Found design unit 1: Lab3_FPGA_IP-rtl" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634127 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_FPGA_IP " "Found entity 1: Lab3_FPGA_IP" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/MotorPasso.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/MotorPasso.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso " "Found entity 1: MotorPasso" {  } { { "db/ip/MotorPasso/MotorPasso.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_irq_mapper " "Found entity 1: MotorPasso_irq_mapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_jtag_uart_0_sim_scfifo_w " "Found entity 1: MotorPasso_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634131 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_jtag_uart_0_scfifo_w " "Found entity 2: MotorPasso_jtag_uart_0_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634131 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_jtag_uart_0_sim_scfifo_r " "Found entity 3: MotorPasso_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634131 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_jtag_uart_0_scfifo_r " "Found entity 4: MotorPasso_jtag_uart_0_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634131 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_jtag_uart_0 " "Found entity 5: MotorPasso_jtag_uart_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0 " "Found entity 1: MotorPasso_mm_interconnect_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux_002 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634141 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634142 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router " "Found entity 2: MotorPasso_mm_interconnect_0_router" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_001_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634143 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_001 " "Found entity 2: MotorPasso_mm_interconnect_0_router_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634143 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_002_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634144 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_002 " "Found entity 2: MotorPasso_mm_interconnect_0_router_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634144 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634145 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1601330634145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_004_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634145 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_004 " "Found entity 2: MotorPasso_mm_interconnect_0_router_004" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_demux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0 " "Found entity 1: MotorPasso_nios2_gen2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: MotorPasso_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "6 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "7 MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "8 MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "9 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "10 MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "11 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "12 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "13 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "14 MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "15 MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "16 MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "17 MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "18 MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "19 MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "20 MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: MotorPasso_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""} { "Info" "ISGN_ENTITY_NAME" "21 MotorPasso_nios2_gen2_0_cpu " "Found entity 21: MotorPasso_nios2_gen2_0_cpu" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_test_bench " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_0 " "Found entity 1: MotorPasso_onchip_memory2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_1 " "Found entity 1: MotorPasso_onchip_memory2_1" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_pio_0 " "Found entity 1: MotorPasso_pio_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634168 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/MotorPasso/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634179 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601330634179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_FPGA_IP " "Elaborating entity \"Lab3_FPGA_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1601330634290 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_fases_pio Lab3_FPGA_IP.vhd(10) " "VHDL Signal Declaration warning at Lab3_FPGA_IP.vhd(10): used implicit default value for signal \"fpga_fases_pio\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1601330634293 "|Lab3_FPGA_IP"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_fases_pio\[0\] GND " "Pin \"fpga_fases_pio\[0\]\" is stuck at GND" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601330634820 "|Lab3_FPGA_IP|fpga_fases_pio[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_fases_pio\[1\] GND " "Pin \"fpga_fases_pio\[1\]\" is stuck at GND" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601330634820 "|Lab3_FPGA_IP|fpga_fases_pio[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_fases_pio\[2\] GND " "Pin \"fpga_fases_pio\[2\]\" is stuck at GND" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601330634820 "|Lab3_FPGA_IP|fpga_fases_pio[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fpga_fases_pio\[3\] GND " "Pin \"fpga_fases_pio\[3\]\" is stuck at GND" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1601330634820 "|Lab3_FPGA_IP|fpga_fases_pio[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1601330634820 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso 19 " "Ignored 19 assignments for entity \"MotorPasso\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_irq_mapper 14 " "Ignored 14 assignments for entity \"MotorPasso_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_jtag_uart_0 24 " "Ignored 24 assignments for entity \"MotorPasso_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"MotorPasso_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"MotorPasso_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"MotorPasso_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"MotorPasso_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_cmd_mux_002 19 " "Ignored 19 assignments for entity \"MotorPasso_mm_interconnect_0_cmd_mux_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"MotorPasso_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"MotorPasso_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"MotorPasso_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_router_004 36 " "Ignored 36 assignments for entity \"MotorPasso_mm_interconnect_0_router_004\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"MotorPasso_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"MotorPasso_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"MotorPasso_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"MotorPasso_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"MotorPasso_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"MotorPasso_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_onchip_memory2_1 36 " "Ignored 36 assignments for entity \"MotorPasso_onchip_memory2_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "MotorPasso_pio_0 26 " "Ignored 26 assignments for entity \"MotorPasso_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634870 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1601330634871 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg " "Generated suppressed messages file /home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330634892 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1601330635025 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1601330635025 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_clk_50 " "No output dependent on input pin \"fpga_clk_50\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601330635202 "|Lab3_FPGA_IP|fpga_clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_chaves_pio\[0\] " "No output dependent on input pin \"fpga_chaves_pio\[0\]\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601330635202 "|Lab3_FPGA_IP|fpga_chaves_pio[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_chaves_pio\[1\] " "No output dependent on input pin \"fpga_chaves_pio\[1\]\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601330635202 "|Lab3_FPGA_IP|fpga_chaves_pio[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_chaves_pio\[2\] " "No output dependent on input pin \"fpga_chaves_pio\[2\]\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601330635202 "|Lab3_FPGA_IP|fpga_chaves_pio[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_chaves_pio\[3\] " "No output dependent on input pin \"fpga_chaves_pio\[3\]\"" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1601330635202 "|Lab3_FPGA_IP|fpga_chaves_pio[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1601330635202 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1601330635204 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1601330635204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1601330635204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1043 " "Peak virtual memory: 1043 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601330635213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 19:03:55 2020 " "Processing ended: Mon Sep 28 19:03:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601330635213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601330635213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601330635213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601330635213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601330728562 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601330728565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 28 19:04:55 2020 " "Processing started: Mon Sep 28 19:04:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601330728565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601330728565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS --netlist_type=sgate " "Command: quartus_npp Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601330728565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1601330728639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601330728647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 28 19:05:28 2020 " "Processing ended: Mon Sep 28 19:05:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601330728647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601330728647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601330728647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1601330728647 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600882970494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600882970495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 14:42:06 2020 " "Processing started: Wed Sep 23 14:42:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600882970495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882970495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS " "Command: quartus_map --read_settings_files=on --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882970495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1600882970836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600882970836 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "MotorPasso.qsys " "Elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600882979327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:02 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys " "2020.09.23.14:43:02 Progress: Loading Entrega_3_FPGA_IP/MotorPasso.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882982964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:03 Progress: Reading input file " "2020.09.23.14:43:03 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882983265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:03 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.09.23.14:43:03 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882983369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module clk_0 " "2020.09.23.14:43:04 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984106 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.09.23.14:43:04 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module jtag_uart_0 " "2020.09.23.14:43:04 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.09.23.14:43:04 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module nios2_gen2_0 " "2020.09.23.14:43:04 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984375 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.23.14:43:04 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module onchip_memory2_0 " "2020.09.23.14:43:04 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\] " "2020.09.23.14:43:04 Progress: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module onchip_memory2_1 " "2020.09.23.14:43:04 Progress: Parameterizing module onchip_memory2_1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\] " "2020.09.23.14:43:04 Progress: Adding peripheral_LED_0 \[peripheral_LED 0.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984412 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module peripheral_LED_0 " "2020.09.23.14:43:04 Progress: Parameterizing module peripheral_LED_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2020.09.23.14:43:04 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984885 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing module pio_0 " "2020.09.23.14:43:04 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Building connections " "2020.09.23.14:43:04 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Parameterizing connections " "2020.09.23.14:43:04 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:04 Progress: Validating " "2020.09.23.14:43:04 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882984949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.09.23.14:43:05 Progress: Done reading input file " "2020.09.23.14:43:05 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882985463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "MotorPasso.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882985902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "MotorPasso.pio_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882985903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH " "MotorPasso: Generating MotorPasso \"MotorPasso\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882986526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8528_547764916658009214.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MotorPasso_jtag_uart_0 --dir=/tmp/alt8528_547764916658009214.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0002_jtag_uart_0_gen//MotorPasso_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'MotorPasso_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"MotorPasso\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989273 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"MotorPasso\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8528_547764916658009214.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_0 --dir=/tmp/alt8528_547764916658009214.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0003_onchip_memory2_0_gen//MotorPasso_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'MotorPasso_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989732 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Starting RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8528_547764916658009214.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_1:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MotorPasso_onchip_memory2_1 --dir=/tmp/alt8528_547764916658009214.dir/0004_onchip_memory2_1_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0004_onchip_memory2_1_gen//MotorPasso_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882989737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1' " "Onchip_memory2_1: Done RTL generation for module 'MotorPasso_onchip_memory2_1'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990131 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\" " "Onchip_memory2_1: \"MotorPasso\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\" " "Peripheral_LED_0: \"MotorPasso\" instantiated peripheral_LED \"peripheral_LED_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990136 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Starting RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8528_547764916658009214.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/bin/perl -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64/perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=MotorPasso_pio_0 --dir=/tmp/alt8528_547764916658009214.dir/0006_pio_0_gen/ --quartus_dir=/home/labarqcomp/intelFPGA/18.1/quartus --verilog --config=/tmp/alt8528_547764916658009214.dir/0006_pio_0_gen//MotorPasso_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990140 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'MotorPasso_pio_0' " "Pio_0: Done RTL generation for module 'MotorPasso_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990260 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"MotorPasso\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990913 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882990965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"MotorPasso\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991471 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"MotorPasso\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991477 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"MotorPasso\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8528_547764916658009214.dir/0009_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8528_547764916658009214.dir/0009_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec /home/labarqcomp/intelFPGA/18.1/quartus/linux64//eperlcmd -I /home/labarqcomp/intelFPGA/18.1/quartus/linux64//perl/lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/sopc_builder/bin -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/labarqcomp/intelFPGA/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=MotorPasso_nios2_gen2_0_cpu --dir=/tmp/alt8528_547764916658009214.dir/0009_cpu_gen/ --quartus_bindir=/home/labarqcomp/intelFPGA/18.1/quartus/linux64/ --verilog --config=/tmp/alt8528_547764916658009214.dir/0009_cpu_gen//MotorPasso_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600882991490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:11 (*) Starting Nios II generation " "Cpu: # 2020.09.23 14:43:11 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:11 (*)   Checking for plaintext license. " "Cpu: # 2020.09.23 14:43:11 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:46 (*)   Plaintext license not found. " "Cpu: # 2020.09.23 14:43:46 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:46 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.09.23 14:43:46 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:46 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.09.23 14:43:46 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:46 (*)   Creating all objects for CPU " "Cpu: # 2020.09.23 14:43:46 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:47 (*)   Generating RTL from CPU objects " "Cpu: # 2020.09.23 14:43:47 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:47 (*)   Creating plain-text RTL " "Cpu: # 2020.09.23 14:43:47 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.09.23 14:43:47 (*) Done Nios II generation " "Cpu: # 2020.09.23 14:43:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'MotorPasso_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027915 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027920 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027927 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027941 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027982 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883027999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028093 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "MotorPasso: Done \"MotorPasso\" with 29 modules, 43 files " "MotorPasso: Done \"MotorPasso\" with 29 modules, 43 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883028096 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "MotorPasso.qsys " "Finished elaborating Platform Designer system entity \"MotorPasso.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883029224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab3_FPGA_IP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lab3_FPGA_IP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_FPGA_IP-rtl " "Found design unit 1: Lab3_FPGA_IP-rtl" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_FPGA_IP " "Found entity 1: Lab3_FPGA_IP" {  } { { "Lab3_FPGA_IP.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/MotorPasso.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/MotorPasso.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso " "Found entity 1: MotorPasso" {  } { { "db/ip/MotorPasso/MotorPasso.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_irq_mapper " "Found entity 1: MotorPasso_irq_mapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_jtag_uart_0_sim_scfifo_w " "Found entity 1: MotorPasso_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030010 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_jtag_uart_0_scfifo_w " "Found entity 2: MotorPasso_jtag_uart_0_scfifo_w" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030010 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_jtag_uart_0_sim_scfifo_r " "Found entity 3: MotorPasso_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030010 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_jtag_uart_0_scfifo_r " "Found entity 4: MotorPasso_jtag_uart_0_scfifo_r" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030010 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_jtag_uart_0 " "Found entity 5: MotorPasso_jtag_uart_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0 " "Found entity 1: MotorPasso_mm_interconnect_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_demux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_cmd_mux_002 " "Found entity 1: MotorPasso_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030027 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router " "Found entity 2: MotorPasso_mm_interconnect_0_router" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_001_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030029 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_001 " "Found entity 2: MotorPasso_mm_interconnect_0_router_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030029 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030030 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_002_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030031 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_002 " "Found entity 2: MotorPasso_mm_interconnect_0_router_002" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MotorPasso_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MotorPasso_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at MotorPasso_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1600883030032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_router_004_default_decode " "Found entity 1: MotorPasso_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030032 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_mm_interconnect_0_router_004 " "Found entity 2: MotorPasso_mm_interconnect_0_router_004" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_demux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_demux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_mm_interconnect_0_rsp_mux_001 " "Found entity 1: MotorPasso_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0 " "Found entity 1: MotorPasso_nios2_gen2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "2 MotorPasso_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: MotorPasso_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "3 MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "4 MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "5 MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "6 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "7 MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "8 MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "9 MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "10 MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "11 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "12 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "13 MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "14 MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "15 MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "16 MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: MotorPasso_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "17 MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "18 MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "19 MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "20 MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: MotorPasso_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""} { "Info" "ISGN_ENTITY_NAME" "21 MotorPasso_nios2_gen2_0_cpu " "Found entity 21: MotorPasso_nios2_gen2_0_cpu" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_nios2_gen2_0_cpu_test_bench " "Found entity 1: MotorPasso_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_0 " "Found entity 1: MotorPasso_onchip_memory2_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_onchip_memory2_1 " "Found entity 1: MotorPasso_onchip_memory2_1" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MotorPasso_pio_0 " "Found entity 1: MotorPasso_pio_0" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030073 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/MotorPasso/submodules/altera_reset_controller.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/MotorPasso/submodules/peripheral_LED.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/MotorPasso/submodules/peripheral_LED.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 peripheral_LED-rtl " "Found design unit 1: peripheral_LED-rtl" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030087 ""} { "Info" "ISGN_ENTITY_NAME" "1 peripheral_LED " "Found entity 1: peripheral_LED" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_FPGA_IP " "Elaborating entity \"Lab3_FPGA_IP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600883030220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso MotorPasso:u0 " "Elaborating entity \"MotorPasso\" for hierarchy \"MotorPasso:u0\"" {  } { { "Lab3_FPGA_IP.vhd" "u0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/Lab3_FPGA_IP.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"MotorPasso_jtag_uart_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "jtag_uart_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0_scfifo_w MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w " "Elaborating entity \"MotorPasso_jtag_uart_0_scfifo_w\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "the_MotorPasso_jtag_uart_0_scfifo_w" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "wfifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883030506 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883030506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883030684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883030684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_w:the_MotorPasso_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_jtag_uart_0_scfifo_r MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_r:the_MotorPasso_jtag_uart_0_scfifo_r " "Elaborating entity \"MotorPasso_jtag_uart_0_scfifo_r\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|MotorPasso_jtag_uart_0_scfifo_r:the_MotorPasso_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "the_MotorPasso_jtag_uart_0_scfifo_r" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883030690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "MotorPasso_jtag_uart_0_alt_jtag_atlantic" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031056 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883031056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:MotorPasso_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"MotorPasso_nios2_gen2_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "nios2_gen2_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" "cpu" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_test_bench MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_test_bench:the_MotorPasso_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_test_bench\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_test_bench:the_MotorPasso_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_test_bench" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_register_bank_a_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_register_bank_a" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031769 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883031769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883031818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883031818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_a_module:MotorPasso_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_register_bank_b_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_b_module:MotorPasso_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_register_bank_b_module:MotorPasso_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_register_bank_b" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883031899 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883031899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_break MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_break:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_break:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883031992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode:MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_dtrace\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_td_mode:MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_oci_im MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_im:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_oci_im:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg:the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg:the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_nios2_ocimem MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032240 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032253 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883032253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883032313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883032313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_nios2_ocimem:the_MotorPasso_nios2_gen2_0_cpu_nios2_ocimem\|MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram_module:MotorPasso_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_tck MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_tck:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_tck:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_MotorPasso_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "MotorPasso_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032494 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883032494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"MotorPasso:u0\|MotorPasso_nios2_gen2_0:nios2_gen2_0\|MotorPasso_nios2_gen2_0_cpu:cpu\|MotorPasso_nios2_gen2_0_cpu_nios2_oci:the_MotorPasso_nios2_gen2_0_cpu_nios2_oci\|MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper:the_MotorPasso_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:MotorPasso_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_onchip_memory2_0 MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"MotorPasso_onchip_memory2_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "onchip_memory2_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032529 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MotorPasso_onchip_memory2_0.hex " "Parameter \"init_file\" = \"MotorPasso_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883032540 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_0.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883032540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_oqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqn1 " "Found entity 1: altsyncram_oqn1" {  } { { "db/altsyncram_oqn1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883032628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883032628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqn1 MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated " "Elaborating entity \"altsyncram_oqn1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883032629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883033949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883033949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_oqn1.tdf" "decode3" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883033949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883033994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883033994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_oqn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_oqn1.tdf" "mux2" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_oqn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883033995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_onchip_memory2_1 MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1 " "Elaborating entity \"MotorPasso_onchip_memory2_1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "onchip_memory2_1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883034029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "the_altsyncram" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883034039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883034046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MotorPasso_onchip_memory2_1.hex " "Parameter \"init_file\" = \"MotorPasso_onchip_memory2_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1600883034046 ""}  } { { "db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_onchip_memory2_1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1600883034046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pqn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pqn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pqn1 " "Found entity 1: altsyncram_pqn1" {  } { { "db/altsyncram_pqn1.tdf" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/altsyncram_pqn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883034114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883034114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pqn1 MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_pqn1:auto_generated " "Elaborating entity \"altsyncram_pqn1\" for hierarchy \"MotorPasso:u0\|MotorPasso_onchip_memory2_1:onchip_memory2_1\|altsyncram:the_altsyncram\|altsyncram_pqn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/labarqcomp/intelFPGA/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883034115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "peripheral_LED MotorPasso:u0\|peripheral_LED:peripheral_led_0 " "Elaborating entity \"peripheral_LED\" for hierarchy \"MotorPasso:u0\|peripheral_LED:peripheral_led_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "peripheral_led_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035485 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "avs_readdata peripheral_LED.vhd(22) " "VHDL Signal Declaration warning at peripheral_LED.vhd(22): used explicit default value for signal \"avs_readdata\" because signal was never assigned a value" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1600883035486 "|Lab3_FPGA_IP|MotorPasso:u0|peripheral_LED:peripheral_led_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset peripheral_LED.vhd(33) " "VHDL Process Statement warning at peripheral_LED.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/MotorPasso/submodules/peripheral_LED.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/peripheral_LED.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1600883035486 "|Lab3_FPGA_IP|MotorPasso:u0|peripheral_LED:peripheral_led_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_pio_0 MotorPasso:u0\|MotorPasso_pio_0:pio_0 " "Elaborating entity \"MotorPasso_pio_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_pio_0:pio_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "pio_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"MotorPasso_mm_interconnect_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "mm_interconnect_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:peripheral_led_0_avalon_slave_0_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "peripheral_led_0_avalon_slave_0_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "pio_0_s1_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router " "Elaborating entity \"MotorPasso_mm_interconnect_0_router\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "router" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\|MotorPasso_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router:router\|MotorPasso_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883035999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "router_001" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_001_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\|MotorPasso_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_001_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_001:router_001\|MotorPasso_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_002 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_002\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "router_002" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_002_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\|MotorPasso_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_002_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_002:router_002\|MotorPasso_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_004 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_004\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "router_004" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 1984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_router_004_default_decode MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\|MotorPasso_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"MotorPasso_mm_interconnect_0_router_004_default_decode\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_router_004:router_004\|MotorPasso_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_demux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_demux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "cmd_demux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_demux_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_demux_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_mux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_mux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "cmd_mux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_cmd_mux_002 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"MotorPasso_mm_interconnect_0_cmd_mux_002\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "cmd_mux_002" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_demux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_demux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "rsp_demux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_mux MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_mux\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "rsp_mux" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_rsp_mux_001 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"MotorPasso_mm_interconnect_0_rsp_mux_001\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_avalon_st_adapter MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0.v" 2429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0 MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"MotorPasso:u0\|MotorPasso_mm_interconnect_0:mm_interconnect_0\|MotorPasso_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|MotorPasso_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/MotorPasso_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MotorPasso_irq_mapper MotorPasso:u0\|MotorPasso_irq_mapper:irq_mapper " "Elaborating entity \"MotorPasso_irq_mapper\" for hierarchy \"MotorPasso:u0\|MotorPasso_irq_mapper:irq_mapper\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "irq_mapper" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MotorPasso:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MotorPasso:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "rst_controller" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MotorPasso:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MotorPasso:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/MotorPasso/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MotorPasso:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MotorPasso:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/MotorPasso/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MotorPasso:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MotorPasso:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/MotorPasso/MotorPasso.v" "rst_controller_001" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/MotorPasso/MotorPasso.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883036214 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600883037837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.09.23.14:44:01 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl " "2020.09.23.14:44:01 Progress: Loading slda22082b6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883041704 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883043707 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883043859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883044882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883045048 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883045207 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883045387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883045390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883045390 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1600883046034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda22082b6/alt_sld_fab.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046738 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/db/ip/slda22082b6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600883046854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883046854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1600883050836 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883051942 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600883054070 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg " "Generated suppressed messages file /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/output_files/Entrega_2_FPGA_NIOS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883054866 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600883056279 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600883056279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1999 " "Implemented 1999 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600883056543 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600883056543 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1617 " "Implemented 1617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600883056543 ""} { "Info" "ICUT_CUT_TM_RAMS" "368 " "Implemented 368 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1600883056543 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600883056543 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1219 " "Peak virtual memory: 1219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600883056574 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 23 14:44:16 2020 " "Processing ended: Wed Sep 23 14:44:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600883056574 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:10 " "Elapsed time: 00:02:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600883056574 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600883056574 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600883056574 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1600883101247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600883101248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 14:44:17 2020 " "Processing started: Wed Sep 23 14:44:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600883101248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1600883101248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1600883101248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1600883101287 ""}
{ "Info" "0" "" "Project  = Entrega_3_FPGA_IP" {  } {  } 0 0 "Project  = Entrega_3_FPGA_IP" 0 0 "Fitter" 0 0 1600883101287 ""}
{ "Info" "0" "" "Revision = Entrega_2_FPGA_NIOS" {  } {  } 0 0 "Revision = Entrega_2_FPGA_NIOS" 0 0 "Fitter" 0 0 1600883101287 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1600883101479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1600883101479 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Timeout. Feature:       quartus License path:  27001@35.172.191.36: FlexNet Licensing error:-139,10013 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\". " "FLEXlm software error: Timeout. Feature:       quartus License path:  27001@35.172.191.36: FlexNet Licensing error:-139,10013 For further information, refer to the FlexNet Licensing documentation, available at \"www.flexerasoftware.com\".." {  } {  } 0 292000 "FLEXlm software error: %1!s!." 0 0 "Fitter" 0 -1 1600883133072 ""}
{ "Error" "EMPP_MPP_INVALID_DEVICE_LICENSE" "5CSXFC6D6F31C6 " "Current license file does not support the 5CSXFC6D6F31C6 device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " {  } {  } 0 119013 "Current license file does not support the %1!s! device. Go to the Self-Service Licensing Center on the Intel FPGA website to manage your licenses (https://mysupport.altera.com/AlteraLicensing/license/index.html). " 0 0 "Fitter" 0 -1 1600883133072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 1  2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600883133206 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 23 14:45:33 2020 " "Processing ended: Wed Sep 23 14:45:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600883133206 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600883133206 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600883133206 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600883133206 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1600883133311 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600883925754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600883925755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 23 14:58:01 2020 " "Processing started: Wed Sep 23 14:58:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600883925755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1600883925755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS --netlist_type=sgate " "Command: quartus_npp Entrega_3_FPGA_IP -c Entrega_2_FPGA_NIOS --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1600883925755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1600883925901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "837 " "Peak virtual memory: 837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600883926728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 23 14:58:46 2020 " "Processing ended: Wed Sep 23 14:58:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600883926728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600883926728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600883926728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1600883926728 ""}
>>>>>>> 7245892e875a6bcfc53120e2288f75026a967ad8
