

================================================================
== Vivado HLS Report for 'monte_sim'
================================================================
* Date:           Thu Apr 30 20:02:24 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        monte_sim
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.920 ns |   1.08 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |        ?|        ?|         ?|          -|          -|     4|    no    |
        | + read1             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        | + read2             |        ?|        ?|         3|          1|          1|     ?|    yes   |
        | + monte_sim_taylor  |     1063|     1063|        41|          1|          1|  1024|    yes   |
        | + write             |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 41
  * Pipeline-3: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 85
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-1 : II = 1, D = 3, States = { 21 22 23 }
  Pipeline-2 : II = 1, D = 41, States = { 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
  Pipeline-3 : II = 1, D = 3, States = { 78 79 80 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 24 22 
22 --> 23 
23 --> 21 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 76 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 35 
76 --> 77 
77 --> 78 
78 --> 81 79 
79 --> 80 
80 --> 78 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 86 [1/1] (1.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %size)"   --->   Operation 86 'read' 'size_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 87 [1/1] (1.00ns)   --->   "%out_r_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %out_r_V)"   --->   Operation 87 'read' 'out_r_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 88 [1/1] (1.00ns)   --->   "%in2_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in2_V)"   --->   Operation 88 'read' 'in2_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 89 [1/1] (1.00ns)   --->   "%in1_V_read = call i64 @_ssdm_op_Read.s_axilite.i64(i64 %in1_V)"   --->   Operation 89 'read' 'in1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%out_r_V5 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %out_r_V_read, i32 2, i32 63)"   --->   Operation 90 'partselect' 'out_r_V5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty = zext i62 %out_r_V5 to i64"   --->   Operation 91 'zext' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%in2_V3 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in2_V_read, i32 2, i32 63)"   --->   Operation 92 'partselect' 'in2_V3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_40 = zext i62 %in2_V3 to i64"   --->   Operation 93 'zext' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%in1_V1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %in1_V_read, i32 2, i32 63)"   --->   Operation 94 'partselect' 'in1_V1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%empty_41 = zext i62 %in1_V1 to i64"   --->   Operation 95 'zext' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %gmem), !map !201"   --->   Operation 96 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size), !map !207"   --->   Operation 97 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @monte_sim_str) nounwind"   --->   Operation 98 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%v1_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:41]   --->   Operation 99 'alloca' 'v1_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%v2_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42]   --->   Operation 100 'alloca' 'v2_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%vout_buffer_V = alloca [1024 x i32], align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:43]   --->   Operation 101 'alloca' 'vout_buffer_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %gmem, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [5 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str6, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:32]   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in1_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:35]   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %in2_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:36]   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64 %out_r_V, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:37]   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %size, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:38]   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str6, i32 0, i32 0, [8 x i8]* @p_str10, [1 x i8]* @p_str6, [1 x i8]* @p_str6, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str6, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:39]   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 108 'getelementptr' 'v2_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_1 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 109 'getelementptr' 'v2_buffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_2 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 110 'getelementptr' 'v2_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_3 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 111 'getelementptr' 'v2_buffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_57 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %size_read, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 112 'bitselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.66ns)   --->   "%add_ln46 = add i32 %size_read, 1023" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 113 'add' 'add_ln46' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln46, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 114 'bitselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.66ns)   --->   "%sub_ln46 = sub i32 -1023, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 115 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%p_lshr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %sub_ln46, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 116 'partselect' 'p_lshr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.58ns)   --->   "%sub_ln46_1 = sub i22 0, %p_lshr" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 117 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%tmp_59 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %add_ln46, i32 10, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 118 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln46_1)   --->   "%select_ln46 = select i1 %tmp_58, i22 %sub_ln46_1, i22 %tmp_59" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 119 'select' 'select_ln46' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln46_1 = select i1 %tmp_57, i22 0, i22 %select_ln46" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 120 'select' 'select_ln46_1' <Predicate = true> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %select_ln46_1, i10 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 121 'bitconcatenate' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.60ns)   --->   "br label %.preheader1367" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 122 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ %i, %hls_label_0_end ], [ 0, %arrayctor.loop1.preheader ]"   --->   Operation 123 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.85ns)   --->   "%icmp_ln46 = icmp eq i32 %i_0, %tmp_60" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 124 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %3, label %hls_label_0_begin" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.66ns)   --->   "%i = add nsw i32 %i_0, 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 126 'add' 'i' <Predicate = (!icmp_ln46)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.85ns)   --->   "%icmp_ln50 = icmp sgt i32 %i, %size_read" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 127 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.66ns)   --->   "%chunk_size = sub nsw i32 %size_read, %i_0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:51]   --->   Operation 128 'sub' 'chunk_size' <Predicate = (!icmp_ln46)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.22ns)   --->   "%select_ln50 = select i1 %icmp_ln50, i32 %chunk_size, i32 1024" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50]   --->   Operation 129 'select' 'select_ln50' <Predicate = (!icmp_ln46)> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i32 %i_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 130 'sext' 'sext_ln58' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.82ns)   --->   "%add_ln203 = add i64 %empty_41, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 131 'add' 'add_ln203' <Predicate = (!icmp_ln46)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32* %gmem, i64 %add_ln203" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 132 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "ret void" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:104]   --->   Operation 133 'ret' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.92>
ST_3 : Operation 134 [7/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 134 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.92>
ST_4 : Operation 135 [6/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 135 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.92>
ST_5 : Operation 136 [5/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 136 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.92>
ST_6 : Operation 137 [4/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 137 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.92>
ST_7 : Operation 138 [3/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 138 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.92>
ST_8 : Operation 139 [2/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 139 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.92>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str11)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 140 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:47]   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/7] (2.92ns)   --->   "%gmem_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 142 'readreq' 'gmem_addr_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 143 [1/1] (0.60ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 0.85>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ 0, %hls_label_0_begin ], [ %j, %read1 ]"   --->   Operation 144 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i31 %j_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 145 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.85ns)   --->   "%icmp_ln55 = icmp slt i32 %zext_ln55, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 146 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 147 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %read1, label %.preheader1366.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 149 [1/1] (2.92ns)   --->   "%gmem_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 149 'read' 'gmem_addr_read' <Predicate = (icmp_ln55)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str12) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 150 'specloopname' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str12)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 151 'specregionbegin' 'tmp_s' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:56]   --->   Operation 152 'speclooptripcount' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:57]   --->   Operation 153 'specpipeline' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i31 %j_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 154 'zext' 'zext_ln58' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 155 'getelementptr' 'v1_buffer_V_addr' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_read, i32* %v1_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58]   --->   Operation 156 'store' <Predicate = (icmp_ln55)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str12, i32 %tmp_s)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:59]   --->   Operation 157 'specregionend' 'empty_42' <Predicate = (icmp_ln55)> <Delay = 0.00>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "br label %0" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55]   --->   Operation 158 'br' <Predicate = (icmp_ln55)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.82>
ST_13 : Operation 159 [1/1] (0.82ns)   --->   "%add_ln203_1 = add i64 %empty_40, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 159 'add' 'add_ln203_1' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32* %gmem, i64 %add_ln203_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 160 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 2.92>
ST_14 : Operation 161 [7/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 161 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.92>
ST_15 : Operation 162 [6/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 162 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.92>
ST_16 : Operation 163 [5/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 163 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.92>
ST_17 : Operation 164 [4/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 164 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.92>
ST_18 : Operation 165 [3/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 165 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 16> <Delay = 2.92>
ST_19 : Operation 166 [2/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 166 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 17> <Delay = 2.92>
ST_20 : Operation 167 [1/7] (2.92ns)   --->   "%gmem_addr_2_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %gmem_addr_1, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 167 'readreq' 'gmem_addr_2_rd_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 168 [1/1] (0.60ns)   --->   "br label %.preheader1366" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 168 'br' <Predicate = true> <Delay = 0.60>

State 21 <SV = 18> <Delay = 0.85>
ST_21 : Operation 169 [1/1] (0.00ns)   --->   "%j3_0 = phi i31 [ %j_1, %read2 ], [ 0, %.preheader1366.preheader ]"   --->   Operation 169 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i31 %j3_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 170 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp slt i32 %zext_ln62, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 171 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.66ns)   --->   "%j_1 = add i31 %j3_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 172 'add' 'j_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln62, label %read2, label %1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 19> <Delay = 2.92>
ST_22 : Operation 174 [1/1] (2.92ns)   --->   "%gmem_addr_1_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %gmem_addr_1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 174 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln62)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 20> <Delay = 1.15>
ST_23 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 175 'specloopname' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str13)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 176 'specregionbegin' 'tmp_14' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 177 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:64]   --->   Operation 177 'specpipeline' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i31 %j3_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 178 'zext' 'zext_ln65' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 179 [1/1] (0.00ns)   --->   "%v2_buffer_V_addr_4 = getelementptr [1024 x i32]* %v2_buffer_V, i64 0, i64 %zext_ln65" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 179 'getelementptr' 'v2_buffer_V_addr_4' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 180 [1/1] (1.15ns)   --->   "store i32 %gmem_addr_1_read, i32* %v2_buffer_V_addr_4, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65]   --->   Operation 180 'store' <Predicate = (icmp_ln62)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_23 : Operation 181 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str13, i32 %tmp_14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:66]   --->   Operation 181 'specregionend' 'empty_43' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_23 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader1366" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62]   --->   Operation 182 'br' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 24 <SV = 19> <Delay = 1.15>
ST_24 : Operation 183 [2/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 183 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 25 <SV = 20> <Delay = 1.15>
ST_25 : Operation 184 [1/2] (1.15ns)   --->   "%sig_V = load i32* %v2_buffer_V_addr_3, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71]   --->   Operation 184 'load' 'sig_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 26 <SV = 21> <Delay = 2.10>
ST_26 : Operation 185 [1/1] (0.00ns)   --->   "%r_V_2 = sext i32 %sig_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 185 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 186 [4/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 186 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 2.10>
ST_27 : Operation 187 [3/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 187 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 2.10>
ST_28 : Operation 188 [2/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 188 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 2.76>
ST_29 : Operation 189 [2/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 189 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_29 : Operation 190 [1/4] (2.10ns)   --->   "%r_V_19 = mul nsw i64 %r_V_2, %r_V_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 190 'mul' 'r_V_19' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 191 [1/1] (0.00ns)   --->   "%hls_p_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %r_V_19, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 191 'partselect' 'hls_p_V' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_61 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %r_V_19, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 192 'bitselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 193 [1/1] (0.66ns)   --->   "%sub_ln709 = sub i32 0, %hls_p_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 193 'sub' 'sub_ln709' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 194 [1/1] (0.00ns)   --->   "%lshr_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln709, i32 1, i32 31)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 194 'partselect' 'lshr_ln709_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln709_1 = call i31 @_ssdm_op_PartSelect.i31.i64.i32.i32(i64 %r_V_19, i32 17, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 195 'partselect' 'trunc_ln709_1' <Predicate = true> <Delay = 0.00>

State 30 <SV = 25> <Delay = 1.15>
ST_30 : Operation 196 [1/2] (1.15ns)   --->   "%t_V = load i32* %v2_buffer_V_addr, align 16" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68]   --->   Operation 196 'load' 't_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_30 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln709_1 = zext i31 %lshr_ln709_1 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 197 'zext' 'zext_ln709_1' <Predicate = (tmp_61)> <Delay = 0.00>
ST_30 : Operation 198 [1/1] (0.66ns)   --->   "%sub_ln709_1 = sub i32 0, %zext_ln709_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 198 'sub' 'sub_ln709_1' <Predicate = (tmp_61)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln709 = zext i31 %trunc_ln709_1 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 199 'zext' 'zext_ln709' <Predicate = (!tmp_61)> <Delay = 0.00>
ST_30 : Operation 200 [1/1] (0.22ns)   --->   "%select_ln709 = select i1 %tmp_61, i32 %sub_ln709_1, i32 %zext_ln709" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79]   --->   Operation 200 'select' 'select_ln709' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 31 <SV = 26> <Delay = 2.10>
ST_31 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i32 %select_ln709 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 201 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i32 %t_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 202 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 203 [4/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 203 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 2.10>
ST_32 : Operation 204 [3/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 204 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 2.10>
ST_33 : Operation 205 [2/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 205 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 206 [2/2] (1.15ns)   --->   "%r_V_18 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 206 'load' 'r_V_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_33 : Operation 207 [2/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 207 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 2.82>
ST_34 : Operation 208 [1/2] (1.15ns)   --->   "%so_V = load i32* %v2_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:69]   --->   Operation 208 'load' 'so_V' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 209 [1/2] (1.15ns)   --->   "%r_V_18 = load i32* %v2_buffer_V_addr_2, align 8" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:70]   --->   Operation 209 'load' 'r_V_18' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_34 : Operation 210 [1/4] (2.10ns)   --->   "%mul_ln728 = mul i48 %sext_ln728_1, %sext_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 210 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 211 [1/1] (0.00ns)   --->   "%lhs_V = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %r_V_18, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 211 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 212 [1/1] (0.72ns)   --->   "%sub_ln728 = sub i48 %lhs_V, %mul_ln728" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 212 'sub' 'sub_ln728' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %sub_ln728, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 213 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i32 %so_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 214 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 215 [1/1] (0.60ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 215 'br' <Predicate = true> <Delay = 0.60>

State 35 <SV = 30> <Delay = 2.27>
ST_35 : Operation 216 [1/1] (0.00ns)   --->   "%j4_0 = phi i31 [ 0, %1 ], [ %j_2, %monte_sim_taylor ]"   --->   Operation 216 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i31 %j4_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 217 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 218 [1/1] (0.85ns)   --->   "%icmp_ln74 = icmp slt i32 %zext_ln74, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 218 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 219 [1/1] (0.66ns)   --->   "%j_2 = add i31 %j4_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 219 'add' 'j_2' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln74, label %monte_sim_taylor, label %.preheader.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 221 [14/14] (2.27ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 221 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 31> <Delay = 2.91>
ST_36 : Operation 222 [13/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 222 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 32> <Delay = 2.91>
ST_37 : Operation 223 [12/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 223 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 33> <Delay = 2.91>
ST_38 : Operation 224 [11/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 224 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 34> <Delay = 2.91>
ST_39 : Operation 225 [10/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 225 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 35> <Delay = 2.91>
ST_40 : Operation 226 [9/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 226 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 36> <Delay = 2.91>
ST_41 : Operation 227 [8/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 227 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 37> <Delay = 2.91>
ST_42 : Operation 228 [7/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 228 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 38> <Delay = 2.91>
ST_43 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i31 %j4_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 229 'zext' 'zext_ln78' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_43 : Operation 230 [1/1] (0.00ns)   --->   "%v1_buffer_V_addr_1 = getelementptr [1024 x i32]* %v1_buffer_V, i64 0, i64 %zext_ln78" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 230 'getelementptr' 'v1_buffer_V_addr_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_43 : Operation 231 [2/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 231 'load' 'x_V' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_43 : Operation 232 [6/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 232 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 39> <Delay = 2.91>
ST_44 : Operation 233 [1/2] (1.15ns)   --->   "%x_V = load i32* %v1_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:78]   --->   Operation 233 'load' 'x_V' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_44 : Operation 234 [5/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 234 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 40> <Delay = 2.91>
ST_45 : Operation 235 [4/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 235 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 236 [1/1] (0.00ns)   --->   "%r_V = sext i32 %x_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 236 'sext' 'r_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_45 : Operation 237 [4/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 237 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 41> <Delay = 2.91>
ST_46 : Operation 238 [3/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 238 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 239 [3/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 239 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 42> <Delay = 2.91>
ST_47 : Operation 240 [2/14] (2.91ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 240 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_47 : Operation 241 [2/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 241 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 43> <Delay = 2.62>
ST_48 : Operation 242 [1/14] (2.62ns)   --->   "%hls_sq_V = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %t_V)" [/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80]   --->   Operation 242 'call' 'hls_sq_V' <Predicate = (icmp_ln74)> <Delay = 2.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 243 [1/4] (2.10ns)   --->   "%r_V_4 = mul nsw i64 %r_V_2, %r_V" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 243 'mul' 'r_V_4' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 44> <Delay = 2.15>
ST_49 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i24 %hls_sq_V to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 244 'zext' 'zext_ln1192' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_49 : Operation 245 [5/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 245 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 45> <Delay = 2.15>
ST_50 : Operation 246 [4/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 246 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 46> <Delay = 2.15>
ST_51 : Operation 247 [3/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 247 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 47> <Delay = 2.15>
ST_52 : Operation 248 [2/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 248 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 2.15>
ST_53 : Operation 249 [1/5] (2.15ns)   --->   "%mul_ln1192 = mul i64 %r_V_4, %zext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 249 'mul' 'mul_ln1192' <Predicate = (icmp_ln74)> <Delay = 2.15> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 0.84>
ST_54 : Operation 250 [1/1] (0.84ns)   --->   "%ret_V = add i64 %lhs_V_1, %mul_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 250 'add' 'ret_V' <Predicate = (icmp_ln74)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 251 [1/1] (0.00ns)   --->   "%xo_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %ret_V, i32 32, i32 63)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81]   --->   Operation 251 'partselect' 'xo_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 55 <SV = 50> <Delay = 2.10>
ST_55 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %xo_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 252 'sext' 'sext_ln1116' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_55 : Operation 253 [4/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 253 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 2.10>
ST_56 : Operation 254 [3/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 254 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 2.10>
ST_57 : Operation 255 [2/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 255 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 53> <Delay = 2.10>
ST_58 : Operation 256 [1/4] (2.10ns)   --->   "%r_V_20 = mul i48 %sext_ln1116, %sext_ln1116" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 256 'mul' 'r_V_20' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 257 [1/1] (0.00ns)   --->   "%x2_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_20, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82]   --->   Operation 257 'partselect' 'x2_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 59 <SV = 54> <Delay = 2.10>
ST_59 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %x2_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 258 'sext' 'sext_ln1116_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_59 : Operation 259 [4/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 259 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 260 [4/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 260 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 55> <Delay = 2.10>
ST_60 : Operation 261 [3/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 261 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 262 [3/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 262 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 56> <Delay = 2.10>
ST_61 : Operation 263 [2/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 263 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 264 [2/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 264 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 57> <Delay = 2.10>
ST_62 : Operation 265 [1/4] (2.10ns)   --->   "%r_V_21 = mul i48 %sext_ln1116, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 265 'mul' 'r_V_21' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 266 [1/1] (0.00ns)   --->   "%x3_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_21, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83]   --->   Operation 266 'partselect' 'x3_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_62 : Operation 267 [1/4] (2.10ns)   --->   "%r_V_22 = mul i48 %sext_ln1116_1, %sext_ln1116_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 267 'mul' 'r_V_22' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 268 [1/1] (0.00ns)   --->   "%x4_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_22, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:84]   --->   Operation 268 'partselect' 'x4_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 63 <SV = 58> <Delay = 2.10>
ST_63 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %x3_V to i47" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 269 'sext' 'sext_ln1118' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 270 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i32 %x3_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 270 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 271 [4/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 271 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 272 [4/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 272 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i32 %x4_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 273 'sext' 'sext_ln1118_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_63 : Operation 274 [4/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 274 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 275 [4/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 275 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 59> <Delay = 2.10>
ST_64 : Operation 276 [3/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 276 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 277 [3/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 277 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 278 [3/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 278 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 279 [3/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 279 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 60> <Delay = 2.10>
ST_65 : Operation 280 [2/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 280 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 281 [2/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 281 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 282 [2/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 282 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 283 [2/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 283 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 61> <Delay = 2.88>
ST_66 : Operation 284 [1/4] (2.10ns)   --->   "%r_V_23 = mul i48 %sext_ln1116_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 284 'mul' 'r_V_23' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 285 [1/1] (0.00ns)   --->   "%x5_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_23, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85]   --->   Operation 285 'partselect' 'x5_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 286 [1/4] (2.10ns)   --->   "%r_V_24 = mul i48 %sext_ln1118_1, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 286 'mul' 'r_V_24' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 287 [1/1] (0.00ns)   --->   "%x6_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_24, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:86]   --->   Operation 287 'partselect' 'x6_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 288 [1/4] (2.10ns)   --->   "%r_V_25 = mul i48 %sext_ln1118_2, %sext_ln1118_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 288 'mul' 'r_V_25' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 289 [1/1] (0.00ns)   --->   "%x7_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_25, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:87]   --->   Operation 289 'partselect' 'x7_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 290 [1/1] (0.00ns)   --->   "%r_V_26 = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %x2_V, i15 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 290 'bitconcatenate' 'r_V_26' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 291 [1/1] (0.66ns)   --->   "%add_ln700 = add i32 %xo_V, 65536" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 291 'add' 'add_ln700' <Predicate = (icmp_ln74)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 292 [1/1] (0.00ns)   --->   "%shl_ln = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %add_ln700, i16 0)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 292 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i47 %r_V_26 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 293 'sext' 'sext_ln700' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i48 %shl_ln, %sext_ln700" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 294 'add' 'add_ln700_1' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_66 : Operation 295 [1/4] (2.10ns)   --->   "%r_V_27 = mul i47 %sext_ln1118, 10922" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 295 'mul' 'r_V_27' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i47 %r_V_27 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 296 'sext' 'sext_ln700_1' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_66 : Operation 297 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_2 = add i48 %add_ln700_1, %sext_ln700_1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 297 'add' 'add_ln700_2' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 67 <SV = 62> <Delay = 2.10>
ST_67 : Operation 298 [4/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 298 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %x5_V to i43" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 299 'sext' 'sext_ln1116_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 300 [4/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 300 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %x6_V to i40" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 301 'sext' 'sext_ln1116_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 302 [4/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 302 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %x7_V to i37" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 303 'sext' 'sext_ln1116_4' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_67 : Operation 304 [4/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 304 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 63> <Delay = 2.10>
ST_68 : Operation 305 [3/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 305 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 306 [3/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 306 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 307 [3/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 307 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 308 [3/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 308 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 64> <Delay = 2.10>
ST_69 : Operation 309 [2/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 309 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 310 [2/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 310 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 311 [2/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 311 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 312 [2/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 312 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 65> <Delay = 2.88>
ST_70 : Operation 313 [1/4] (2.10ns)   --->   "%r_V_28 = mul i48 %sext_ln1118_2, 27306" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 313 'mul' 'r_V_28' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_3 = add i48 %add_ln700_2, %r_V_28" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 314 'add' 'add_ln700_3' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 315 [1/4] (2.10ns)   --->   "%r_V_29 = mul i43 %sext_ln1116_2, 546" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 315 'mul' 'r_V_29' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i43 %r_V_29 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 316 'sext' 'sext_ln700_2' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_70 : Operation 317 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%add_ln700_4 = add i48 %add_ln700_3, %sext_ln700_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 317 'add' 'add_ln700_4' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_70 : Operation 318 [1/4] (2.10ns)   --->   "%r_V_30 = mul i40 %sext_ln1116_3, 91" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 318 'mul' 'r_V_30' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 319 [1/4] (2.10ns)   --->   "%r_V_31 = mul i37 %sext_ln1116_4, 13" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 319 'mul' 'r_V_31' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 66> <Delay = 2.88>
ST_71 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i40 %r_V_30 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 320 'sext' 'sext_ln700_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_5 = add i48 %add_ln700_4, %sext_ln700_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 321 'add' 'add_ln700_5' <Predicate = (icmp_ln74)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i37 %r_V_31 to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 322 'sext' 'sext_ln1192' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 323 [1/1] (0.78ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i48 %add_ln700_5, %sext_ln1192" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 323 'add' 'ret_V_1' <Predicate = (icmp_ln74)> <Delay = 0.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_71 : Operation 324 [1/1] (0.00ns)   --->   "%exp_result_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %ret_V_1, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89]   --->   Operation 324 'partselect' 'exp_result_V' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i32 %exp_result_V to i48" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 325 'sext' 'sext_ln1118_3' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_71 : Operation 326 [4/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 326 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 67> <Delay = 2.10>
ST_72 : Operation 327 [3/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 327 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 68> <Delay = 2.10>
ST_73 : Operation 328 [2/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 328 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 69> <Delay = 2.10>
ST_74 : Operation 329 [1/4] (2.10ns)   --->   "%r_V_32 = mul i48 %sext_ln74, %sext_ln1118_3" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 329 'mul' 'r_V_32' <Predicate = (icmp_ln74)> <Delay = 2.10> <Core = "Mul4S">   --->   Core 20 'Mul4S' <Latency = 3> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 330 [1/1] (0.00ns)   --->   "%s_V = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %r_V_32, i32 16, i32 47)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90]   --->   Operation 330 'partselect' 's_V' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 75 <SV = 70> <Delay = 1.15>
ST_75 : Operation 331 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str14) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 331 'specloopname' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str14)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 332 'specregionbegin' 'tmp_15' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:75]   --->   Operation 333 'speclooptripcount' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 334 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:76]   --->   Operation 334 'specpipeline' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 335 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln78" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92]   --->   Operation 335 'getelementptr' 'vout_buffer_V_addr' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 336 [1/1] (1.15ns)   --->   "store i32 %s_V, i32* %vout_buffer_V_addr, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92]   --->   Operation 336 'store' <Predicate = (icmp_ln74)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_75 : Operation 337 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str14, i32 %tmp_15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:93]   --->   Operation 337 'specregionend' 'empty_44' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_75 : Operation 338 [1/1] (0.00ns)   --->   "br label %2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:74]   --->   Operation 338 'br' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 76 <SV = 31> <Delay = 0.82>
ST_76 : Operation 339 [1/1] (0.82ns)   --->   "%add_ln203_2 = add i64 %empty, %sext_ln58" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 339 'add' 'add_ln203_2' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 340 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32* %gmem, i64 %add_ln203_2" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 340 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>

State 77 <SV = 32> <Delay = 2.92>
ST_77 : Operation 341 [1/1] (2.92ns)   --->   "%gmem_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %gmem_addr_2, i32 %select_ln50)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 341 'writereq' 'gmem_addr_4_wr_req' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_77 : Operation 342 [1/1] (0.60ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 342 'br' <Predicate = true> <Delay = 0.60>

State 78 <SV = 33> <Delay = 1.15>
ST_78 : Operation 343 [1/1] (0.00ns)   --->   "%j5_0 = phi i31 [ %j_3, %write ], [ 0, %.preheader.preheader ]"   --->   Operation 343 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i31 %j5_0 to i32" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 344 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 345 [1/1] (0.85ns)   --->   "%icmp_ln97 = icmp slt i32 %zext_ln97, %select_ln50" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 345 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 346 [1/1] (0.66ns)   --->   "%j_3 = add i31 %j5_0, 1" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 346 'add' 'j_3' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "br i1 %icmp_ln97, label %write, label %hls_label_0_end" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 347 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i31 %j5_0 to i64" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 348 'zext' 'zext_ln100' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 349 [1/1] (0.00ns)   --->   "%vout_buffer_V_addr_1 = getelementptr [1024 x i32]* %vout_buffer_V, i64 0, i64 %zext_ln100" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 349 'getelementptr' 'vout_buffer_V_addr_1' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_78 : Operation 350 [2/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 350 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 79 <SV = 34> <Delay = 1.15>
ST_79 : Operation 351 [1/2] (1.15ns)   --->   "%vout_buffer_V_load = load i32* %vout_buffer_V_addr_1, align 4" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 351 'load' 'vout_buffer_V_load' <Predicate = (icmp_ln97)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 80 <SV = 35> <Delay = 2.92>
ST_80 : Operation 352 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str15) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 352 'specloopname' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str15)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 353 'specregionbegin' 'tmp_16' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 354 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1024, i32 1024, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:98]   --->   Operation 354 'speclooptripcount' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 355 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str6) nounwind" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:99]   --->   Operation 355 'specpipeline' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 356 [1/1] (2.92ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %gmem_addr_2, i32 %vout_buffer_V_load, i4 -1)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 356 'write' <Predicate = (icmp_ln97)> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_80 : Operation 357 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str15, i32 %tmp_16)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:101]   --->   Operation 357 'specregionend' 'empty_45' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_80 : Operation 358 [1/1] (0.00ns)   --->   "br label %.preheader" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97]   --->   Operation 358 'br' <Predicate = (icmp_ln97)> <Delay = 0.00>

State 81 <SV = 34> <Delay = 2.92>
ST_81 : Operation 359 [5/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 359 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 35> <Delay = 2.92>
ST_82 : Operation 360 [4/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 360 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 36> <Delay = 2.92>
ST_83 : Operation 361 [3/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 361 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 37> <Delay = 2.92>
ST_84 : Operation 362 [2/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 362 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 38> <Delay = 2.92>
ST_85 : Operation 363 [1/5] (2.92ns)   --->   "%gmem_addr_4_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %gmem_addr_2)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100]   --->   Operation 363 'writeresp' 'gmem_addr_4_wr_resp' <Predicate = true> <Delay = 2.92> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 364 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str11, i32 %tmp)" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:102]   --->   Operation 364 'specregionend' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 365 [1/1] (0.00ns)   --->   "br label %.preheader1367" [/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	s_axi read on port 'size' [6]  (1 ns)
	'sub' operation ('sub_ln46', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46) [35]  (0.669 ns)
	'sub' operation ('sub_ln46_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46) [37]  (0.585 ns)
	'select' operation ('select_ln46', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46) [39]  (0 ns)
	'select' operation ('select_ln46_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:46) [40]  (0.353 ns)

 <State 2>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50) [44]  (0 ns)
	'add' operation ('i', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50) [50]  (0.669 ns)
	'icmp' operation ('icmp_ln50', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50) [51]  (0.859 ns)
	'select' operation ('select_ln50', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:50) [53]  (0.227 ns)

 <State 3>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 4>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 5>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 6>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 7>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 8>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 9>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [57]  (2.92 ns)

 <State 10>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55) [60]  (0 ns)
	'icmp' operation ('icmp_ln55', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:55) [62]  (0.859 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [71]  (2.92 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v1_buffer_V_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) [72]  (0 ns)
	'store' operation ('store_ln58', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58) of variable 'gmem_addr_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:58 on array 'v1_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:41 [73]  (1.16 ns)

 <State 13>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln203_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [77]  (0.825 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 18>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 19>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 20>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [79]  (2.92 ns)

 <State 21>: 0.859ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62) [82]  (0 ns)
	'icmp' operation ('icmp_ln62', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:62) [84]  (0.859 ns)

 <State 22>: 2.92ns
The critical path consists of the following:
	bus read on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [92]  (2.92 ns)

 <State 23>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('v2_buffer_V_addr_4', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) [93]  (0 ns)
	'store' operation ('store_ln65', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65) of variable 'gmem_addr_1_read', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:65 on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42 [94]  (1.16 ns)

 <State 24>: 1.16ns
The critical path consists of the following:
	'load' operation ('sig.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42 [101]  (1.16 ns)

 <State 25>: 1.16ns
The critical path consists of the following:
	'load' operation ('sig.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:71) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42 [101]  (1.16 ns)

 <State 26>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79) [103]  (2.1 ns)

 <State 27>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79) [103]  (2.1 ns)

 <State 28>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79) [103]  (2.1 ns)

 <State 29>: 2.77ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79) [103]  (2.1 ns)
	'sub' operation ('sub_ln709', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:79) [106]  (0.669 ns)

 <State 30>: 1.16ns
The critical path consists of the following:
	'load' operation ('t.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:68) on array 'v2_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:42 [98]  (1.16 ns)

 <State 31>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [115]  (2.1 ns)

 <State 32>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [115]  (2.1 ns)

 <State 33>: 2.1ns
The critical path consists of the following:
	'mul' operation ('mul_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [115]  (2.1 ns)

 <State 34>: 2.82ns
The critical path consists of the following:
	'mul' operation ('mul_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [115]  (2.1 ns)
	'sub' operation ('sub_ln728', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [117]  (0.72 ns)

 <State 35>: 2.27ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.27 ns)

 <State 36>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 37>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 38>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 39>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 40>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 41>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 42>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 43>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 44>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 45>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 46>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 47>: 2.92ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.92 ns)

 <State 48>: 2.63ns
The critical path consists of the following:
	'call' operation ('hls_sq_V', /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_math.h:1227->/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:80) to 'sqrt_fixed<32, 16>' [135]  (2.63 ns)

 <State 49>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [139]  (2.16 ns)

 <State 50>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [139]  (2.16 ns)

 <State 51>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [139]  (2.16 ns)

 <State 52>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [139]  (2.16 ns)

 <State 53>: 2.16ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [139]  (2.16 ns)

 <State 54>: 0.844ns
The critical path consists of the following:
	'add' operation ('ret.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:81) [140]  (0.844 ns)

 <State 55>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82) [143]  (2.1 ns)

 <State 56>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82) [143]  (2.1 ns)

 <State 57>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82) [143]  (2.1 ns)

 <State 58>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:82) [143]  (2.1 ns)

 <State 59>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83) [146]  (2.1 ns)

 <State 60>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83) [146]  (2.1 ns)

 <State 61>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83) [146]  (2.1 ns)

 <State 62>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:83) [146]  (2.1 ns)

 <State 63>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [164]  (2.1 ns)

 <State 64>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85) [152]  (2.1 ns)

 <State 65>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:85) [152]  (2.1 ns)

 <State 66>: 2.88ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [164]  (2.1 ns)
	'add' operation ('add_ln700_2', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [166]  (0.781 ns)

 <State 67>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [167]  (2.1 ns)

 <State 68>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [167]  (2.1 ns)

 <State 69>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [167]  (2.1 ns)

 <State 70>: 2.88ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [167]  (2.1 ns)
	'add' operation ('add_ln700_3', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [168]  (0 ns)
	'add' operation ('add_ln700_4', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [172]  (0.781 ns)

 <State 71>: 2.88ns
The critical path consists of the following:
	'add' operation ('add_ln700_5', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [176]  (0 ns)
	'add' operation ('ret.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:89) [180]  (0.781 ns)
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90) [183]  (2.1 ns)

 <State 72>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90) [183]  (2.1 ns)

 <State 73>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90) [183]  (2.1 ns)

 <State 74>: 2.1ns
The critical path consists of the following:
	'mul' operation ('r.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90) [183]  (2.1 ns)

 <State 75>: 1.16ns
The critical path consists of the following:
	'getelementptr' operation ('vout_buffer_V_addr', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92) [185]  (0 ns)
	'store' operation ('store_ln92', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:92) of variable 's.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:90 on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:43 [186]  (1.16 ns)

 <State 76>: 0.825ns
The critical path consists of the following:
	'add' operation ('add_ln203_2', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [190]  (0.825 ns)

 <State 77>: 2.92ns
The critical path consists of the following:
	bus request on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [192]  (2.92 ns)

 <State 78>: 1.16ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:97) [195]  (0 ns)
	'getelementptr' operation ('vout_buffer_V_addr_1', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [206]  (0 ns)
	'load' operation ('vout_buffer_V_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:43 [207]  (1.16 ns)

 <State 79>: 1.16ns
The critical path consists of the following:
	'load' operation ('vout_buffer_V_load', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) on array 'vout_buffer.V', /home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:43 [207]  (1.16 ns)

 <State 80>: 2.92ns
The critical path consists of the following:
	bus write on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [208]  (2.92 ns)

 <State 81>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [212]  (2.92 ns)

 <State 82>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [212]  (2.92 ns)

 <State 83>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [212]  (2.92 ns)

 <State 84>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [212]  (2.92 ns)

 <State 85>: 2.92ns
The critical path consists of the following:
	bus access on port 'gmem' (/home/centos/src/project_data/aws-fpga/Vitis/examples/xilinx_2019.2/cpp_kernels/monte_sim/src/monte_sim.cpp:100) [212]  (2.92 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
