module uart_tx(
    input wire clk,
    input wire rst_n, // Active low reset
    input wire tx_enb, // 1X Baud Rate Enable from BRG (controls bit time)
    input wire wr_en, // Write Enable signal (1 pulse to start transmission)
    input wire [7:0] data_in, // 8-bit parallel data to send
    output reg tx, // Serial output line (TXD)
    output wire busy, // High when transmission is in progress
    output reg tx_done // High for one clock cycle when transmission finishes
);

    // FSM States
    localparam IDLE_STATE    = 2'b00; // Waiting for wr_en
    localparam START_STATE   = 2'b01; // Send Start Bit (0)
    localparam DATA_STATE    = 2'b10; // Send 8 Data Bits
    localparam STOP_STATE    = 2'b11; // Send Stop Bit (1)

    // Signals
    reg [7:0] data_shift_reg;    // Holds data to be shifted out
    reg [3:0] bit_index;         // Counts bits 0 to 7 (8 bits total)
    reg [1:0] current_state;     // FSM state register

    // ----------------- State Transition Logic -----------------
    always @(posedge clk or negedge rst_n) begin
        if (!rst_n) begin
            current_state <= IDLE_STATE;
            tx_done       <= 1'b0;
        end else begin
            tx_done <= 1'b0; // Default to low
            
            case (current_state)
                IDLE_STATE: begin
                    tx <= 1'b1; // Idle line is high
                    if (wr_en) begin
                        data_shift_reg <= data_in; // Load data
                        bit_index      <= 4'd0;    // Reset bit counter
                        current_state  <= START_STATE; // Move to start
                    end
                end

                START_STATE: begin
                    if (tx_enb) begin // Time to send the next bit
                        tx          <= 1'b0; // Send Start Bit (Low)
                        current_state <= DATA_STATE; // Move to data
                    end
                end

                DATA_STATE: begin
                    if (tx_enb) begin // Time to send the next bit
                        tx <= data_shift_reg[bit_index]; // Send current data bit (LSB first)
                        
                        if (bit_index == 4'd7) begin // Check if all 8 data bits are sent
                            current_state <= STOP_STATE; // Move to stop bit
                        end else begin
                            bit_index <= bit_index + 1'b1; // Move to next bit
                        end
                    end
                end
                
                STOP_STATE: begin
                    if (tx_enb) begin // Time to send the stop bit
                        tx          <= 1'b1; // Send Stop Bit (High)
                        tx_done     <= 1'b1;  // Indicate transmission complete
                        current_state <= IDLE_STATE; // Return to idle
                    end
                end
                
                default: current_state <= IDLE_STATE;
            endcase
        end
    end

    // busy is asserted when not in IDLE
    assign busy = (current_state != IDLE_STATE);

endmodule