
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and wce parameters
 - **References**: 
  - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_wce_00_0000 | 0.00% | 0% | 0.00% | 0% | 0.00 |  [[Verilog generic](mul8u_pwr_0_391_wce_00_0000_gen.v)] [[Verilog PDK45](mul8u_pwr_0_391_wce_00_0000_pdk45.v)]  [[C](mul8u_pwr_0_391_wce_00_0000.c)] |
| mul8u_pwr_0_386_wce_00_0046 | 0.0015% | 0.0046% | 64.06% | 0.052% | 1.88 |  [[Verilog generic](mul8u_pwr_0_386_wce_00_0046_gen.v)] [[Verilog PDK45](mul8u_pwr_0_386_wce_00_0046_pdk45.v)]  [[C](mul8u_pwr_0_386_wce_00_0046.c)] |
| mul8u_pwr_0_370_wce_00_0168 | 0.0046% | 0.017% | 75.00% | 0.18% | 16.69 |  [[Verilog generic](mul8u_pwr_0_370_wce_00_0168_gen.v)] [[Verilog PDK45](mul8u_pwr_0_370_wce_00_0168_pdk45.v)]  [[C](mul8u_pwr_0_370_wce_00_0168.c)] |
| mul8u_pwr_0_345_wce_00_0610 | 0.017% | 0.061% | 87.54% | 0.59% | 212.23 |  [[Verilog generic](mul8u_pwr_0_345_wce_00_0610_gen.v)] [[Verilog PDK45](mul8u_pwr_0_345_wce_00_0610_pdk45.v)]  [[C](mul8u_pwr_0_345_wce_00_0610.c)] |
| mul8u_pwr_0_302_wce_00_1755 | 0.057% | 0.18% | 97.72% | 2.6% | 2007.84 |  [[Verilog generic](mul8u_pwr_0_302_wce_00_1755_gen.v)] [[Verilog PDK45](mul8u_pwr_0_302_wce_00_1755_pdk45.v)]  [[C](mul8u_pwr_0_302_wce_00_1755.c)] |
| mul8u_pwr_0_206_wce_00_6577 | 0.18% | 0.66% | 98.37% | 4.4% | 21036.99 |  [[Verilog generic](mul8u_pwr_0_206_wce_00_6577_gen.v)] [[Verilog PDK45](mul8u_pwr_0_206_wce_00_6577_pdk45.v)]  [[C](mul8u_pwr_0_206_wce_00_6577.c)] |
| mul8u_pwr_0_104_wce_02_4063 | 0.56% | 2.4% | 98.99% | 11% | 209723.40 |  [[Verilog generic](mul8u_pwr_0_104_wce_02_4063_gen.v)] [[Verilog PDK45](mul8u_pwr_0_104_wce_02_4063_pdk45.v)]  [[C](mul8u_pwr_0_104_wce_02_4063.c)] |
| mul8u_pwr_0_034_wce_08_2092 | 2.15% | 8.2% | 99.16% | 40% | 3086510.99 |  [[Verilog generic](mul8u_pwr_0_034_wce_08_2092_gen.v)] [[Verilog PDK45](mul8u_pwr_0_034_wce_08_2092_pdk45.v)]  [[C](mul8u_pwr_0_034_wce_08_2092.c)] |
| mul8u_pwr_0_002_wce_27_2415 | 8.01% | 27% | 99.22% | 60% | 42811073.75 |  [[Verilog generic](mul8u_pwr_0_002_wce_27_2415_gen.v)] [[Verilog PDK45](mul8u_pwr_0_002_wce_27_2415_pdk45.v)]  [[C](mul8u_pwr_0_002_wce_27_2415.c)] |
| mul8u_pwr_0_000_wce_99_2203 | 24.81% | 99% | 99.22% | 100% | 471649806.25 |  [[Verilog generic](mul8u_pwr_0_000_wce_99_2203_gen.v)] [[Verilog PDK45](mul8u_pwr_0_000_wce_99_2203_pdk45.v)]  [[C](mul8u_pwr_0_000_wce_99_2203.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             