
---------- Begin Simulation Statistics ----------
host_inst_rate                                 382020                       # Simulator instruction rate (inst/s)
host_mem_usage                                 399488                       # Number of bytes of host memory used
host_seconds                                    52.35                       # Real time elapsed on the host
host_tick_rate                              652467160                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.034160                       # Number of seconds simulated
sim_ticks                                 34159896000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2858550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 57619.689633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 51979.332111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2284649                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    33067997500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.200766                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               573901                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            260224                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  16304617000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.109732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 91470.583552                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 101213.265027                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1054646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   56306181235                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.368556                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              615566                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           406629                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  21147195955                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 39194.471391                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.389626                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets          104966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4114086884                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4528762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 75138.006128                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 71662.749717                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3339295                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     89374178735                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.262647                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1189467                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             666853                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  37451812955                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997653                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.596973                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4528762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 75138.006128                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 71662.749717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3339295                       # number of overall hits
system.cpu.dcache.overall_miss_latency    89374178735                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.262647                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1189467                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            666853                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  37451812955                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521588                       # number of replacements
system.cpu.dcache.sampled_refs                 522612                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.596973                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3339295                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500352830000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208529                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12470861                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        62625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60581.818182                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12470805                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3507000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency      3332000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               222692.946429                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12470861                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        62625                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60581.818182                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12470805                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3507000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3332000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106253                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.401301                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12470861                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        62625                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60581.818182                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12470805                       # number of overall hits
system.cpu.icache.overall_miss_latency        3507000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3332000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.401301                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12470805                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 67226.573256                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     14018622868                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                208528                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     100205.126426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 85047.310912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency          20936558500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                     208937                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency     17769530000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                208937                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       91644.211780                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  76329.573616                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         156759                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            14385758500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.500343                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       156974                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency       11981529500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.500333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  156971                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208529                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208529                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.993790                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        96532.536600                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   81307.485761                       # average overall mshr miss latency
system.l2.demand_hits                          156759                       # number of demand (read+write) hits
system.l2.demand_miss_latency             35322317000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.700080                       # miss rate for demand accesses
system.l2.demand_misses                        365911                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        29751059500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.700075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   365908                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.657301                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.001733                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  10769.218328                       # Average occupied blocks per context
system.l2.occ_blocks::1                     28.394180                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       96532.536600                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  76195.924991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         156759                       # number of overall hits
system.l2.overall_miss_latency            35322317000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.700080                       # miss rate for overall accesses
system.l2.overall_misses                       365911                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       43769682368                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.099041                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  574436                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.996442                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        207786                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       208532                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           208528                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355525                       # number of replacements
system.l2.sampled_refs                         366533                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10797.612507                       # Cycle average of tags in use
system.l2.total_refs                           364257                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202787                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 49234515                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          54477                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        55758                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          546                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        55568                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          55885                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       988777                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17685217                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.565462                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.944193                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     16069864     90.87%     90.87% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       129427      0.73%     91.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       131938      0.75%     92.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        98170      0.56%     92.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        87542      0.50%     93.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        70584      0.40%     93.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        63201      0.36%     94.15% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        45714      0.26%     94.41% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       988777      5.59%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17685217                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          545                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      3802128                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.908526                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.908526                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9697852                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          300                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     21620238                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      4919962                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2978632                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       853496                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        88770                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        4032188                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            4027093                       # DTB hits
system.switch_cpus_1.dtb.data_misses             5095                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        3172300                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            3170278                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2022                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        859888                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            856815                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            3073                       # DTB write misses
system.switch_cpus_1.fetch.Branches             55885                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2469398                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             5540887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        28894                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             21650495                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        742952                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.002928                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2469398                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        54477                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.134408                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18538713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.167853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.737616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15467226     83.43%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          98588      0.53%     83.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          73378      0.40%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         156122      0.84%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         107211      0.58%     85.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          88327      0.48%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          94330      0.51%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         127922      0.69%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        2325609     12.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18538713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                546563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54559                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 326                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.693888                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4607896                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1079336                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         5922548                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11507192                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.820038                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         4856716                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.602936                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11512313                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          548                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       3235761                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      3595440                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1091514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1082533                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     13810727                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      3528560                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       424188                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13243052                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        61427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          287                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       853496                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       125836                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      1804891                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      1872118                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores        38931                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          475                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.523964                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.523964                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3392505     24.82%     24.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          210      0.00%     24.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.82% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2910908     21.30%     46.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     46.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     46.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2477703     18.13%     64.25% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       271971      1.99%     66.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     66.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      3534417     25.86%     92.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1079530      7.90%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     13667244                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       974911                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.071332                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            6      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2450      0.25%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.25% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       669847     68.71%     68.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       285158     29.25%     98.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     98.21% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        16959      1.74%     99.95% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          491      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18538713                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.737227                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.359338                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12434968     67.08%     67.08% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2574102     13.89%     80.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1589972      8.58%     89.54% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       871372      4.70%     94.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       507531      2.74%     96.98% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       233884      1.26%     98.24% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       200087      1.08%     99.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       115360      0.62%     99.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        11437      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18538713                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.716115                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         13810401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        13667244                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      3810208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        55540                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      1948239                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2469400                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2469398                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      3595440                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1082533                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               19085276                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7123280                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       309596                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      5747408                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      2575271                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        23006                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     27030762                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     17478695                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     15728334                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2155145                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       853496                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      2659383                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      7137700                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      9512971                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20106                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
