<profile>

<section name = "Vitis HLS Report for 'ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory'" level="0">
<item name = "Date">Mon Nov 11 16:40:32 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.871 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, 0, 0, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ConvertWidthB_Outer_ConvertWidthB_Memory">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 17968, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 77, -</column>
<column name="Register">-, -, 585, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 4, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln303_fu_119_p2">+, 0, 0, 68, 61, 1</column>
<column name="j_fu_149_p2">+, 0, 0, 9, 2, 1</column>
<column name="ap_block_state3_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln303_fu_111_p2">icmp, 0, 0, 68, 61, 61</column>
<column name="icmp_ln306_fu_125_p2">icmp, 0, 0, 10, 2, 3</column>
<column name="icmp_ln309_fu_139_p2">icmp, 0, 0, 9, 2, 1</column>
<column name="lshr_ln170_1_fu_220_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_2_fu_241_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_3_fu_262_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_4_fu_283_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_5_fu_304_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_6_fu_325_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_7_fu_346_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="lshr_ln170_fu_199_p2">lshr, 0, 0, 2171, 512, 512</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln302_1_fu_131_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln302_fu_168_p3">select, 0, 0, 428, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="bFeed_blk_n">9, 2, 1, 2</column>
<column name="bMemory_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_70">9, 2, 61, 122</column>
<column name="j_2_fu_62">9, 2, 2, 4</column>
<column name="p_0_0_06_fu_66">14, 3, 512, 1536</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="empty_reg_418">1, 0, 1, 0</column>
<column name="empty_reg_418_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="icmp_ln306_reg_409">1, 0, 1, 0</column>
<column name="icmp_ln309_reg_414">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_70">61, 0, 61, 0</column>
<column name="j_2_fu_62">2, 0, 2, 0</column>
<column name="p_0_0_06_fu_66">512, 0, 512, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvertWidthB_Pipeline_ConvertWidthB_Outer_ConvertWidthB_Memory, return value</column>
<column name="bMemory_dout">in, 512, ap_fifo, bMemory, pointer</column>
<column name="bMemory_num_data_valid">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_fifo_cap">in, 7, ap_fifo, bMemory, pointer</column>
<column name="bMemory_empty_n">in, 1, ap_fifo, bMemory, pointer</column>
<column name="bMemory_read">out, 1, ap_fifo, bMemory, pointer</column>
<column name="bFeed_din">out, 256, ap_fifo, bFeed, pointer</column>
<column name="bFeed_num_data_valid">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_fifo_cap">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_full_n">in, 1, ap_fifo, bFeed, pointer</column>
<column name="bFeed_write">out, 1, ap_fifo, bFeed, pointer</column>
<column name="bound">in, 61, ap_none, bound, scalar</column>
</table>
</item>
</section>
</profile>
