

================================================================
== Vivado HLS Report for 'polyvecl_pointwise_a'
================================================================
* Date:           Tue Apr  4 23:39:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        crypto_sign
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 us | 28.963 ns |   1.25 us  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2575|     2575| 25.750 ms | 25.750 ms |  2575|  2575|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      256|      256|         2|          1|          1|   256|    yes   |
        |- Loop 2     |     2316|     2316|       772|          -|          -|     3|    no    |
        | + Loop 2.1  |      256|      256|         2|          1|          1|   256|    yes   |
        | + Loop 2.2  |      512|      512|         2|          -|          -|   256|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     16|       0|     500|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        1|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     200|    -|
|Register         |        -|      -|      99|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        1|     16|      99|     700|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |t_coeffs_U  |polyvecl_pointwishbi  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln186_1_fu_427_p2    |     *    |      2|  0|  21|          23|          32|
    |mul_ln186_fu_284_p2      |     *    |      2|  0|  21|          23|          32|
    |mul_ln19_1_fu_451_p2     |     *    |      2|  0|  21|          24|          32|
    |mul_ln19_fu_308_p2       |     *    |      2|  0|  21|          24|          32|
    |t_3_fu_441_p2            |     *    |      4|  0|  21|          26|          32|
    |t_fu_298_p2              |     *    |      4|  0|  21|          26|          32|
    |add_ln186_1_fu_349_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln186_2_fu_394_p2    |     +    |      0|  0|  21|          14|          14|
    |add_ln186_3_fu_404_p2    |     +    |      0|  0|  19|          12|          12|
    |add_ln186_fu_253_p2      |     +    |      0|  0|  19|          12|          12|
    |add_ln19_1_fu_461_p2     |     +    |      0|  0|  63|          56|          56|
    |add_ln19_fu_318_p2       |     +    |      0|  0|  63|          56|          56|
    |add_ln92_1_fu_503_p2     |     +    |      0|  0|  19|          12|          12|
    |add_ln92_fu_519_p2       |     +    |      0|  0|  39|          32|          32|
    |i_14_fu_238_p2           |     +    |      0|  0|  16|           9|           1|
    |i_15_fu_380_p2           |     +    |      0|  0|  16|           9|           1|
    |i_16_fu_488_p2           |     +    |      0|  0|  16|           9|           1|
    |i_fu_513_p2              |     +    |      0|  0|  12|           3|           1|
    |icmp_ln141_fu_339_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln184_1_fu_374_p2   |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln184_fu_232_p2     |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln91_fu_482_p2      |   icmp   |      0|  0|  13|           9|          10|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     16|  0| 500|         412|         436|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_i_0_i1_phi_fu_189_p4  |   9|          2|    9|         18|
    |i_0_i1_reg_185                   |   9|          2|    9|         18|
    |i_0_i20_reg_197                  |   9|          2|    9|         18|
    |i_0_i_reg_162                    |   9|          2|    9|         18|
    |i_0_reg_173                      |   9|          2|    3|          6|
    |t_coeffs_address0                |  15|          3|    8|         24|
    |u_vec_coeffs_address0            |  15|          3|   12|         36|
    |v_vec_coeffs_address0            |  15|          3|   10|         30|
    |w_coeffs_address0                |  21|          4|   10|         40|
    |w_coeffs_d0                      |  15|          3|   32|         96|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 200|         41|  114|        319|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln186_reg_551          |  12|   0|   12|          0|
    |ap_CS_fsm                  |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1    |   1|   0|    1|          0|
    |i_0_i1_reg_185             |   9|   0|    9|          0|
    |i_0_i20_reg_197            |   9|   0|    9|          0|
    |i_0_i_reg_162              |   9|   0|    9|          0|
    |i_0_reg_173                |   3|   0|    3|          0|
    |i_15_reg_584               |   9|   0|    9|          0|
    |i_16_reg_602               |   9|   0|    9|          0|
    |icmp_ln184_1_reg_580       |   1|   0|    1|          0|
    |icmp_ln184_reg_542         |   1|   0|    1|          0|
    |tmp_918_cast_reg_570       |   6|   0|   14|          8|
    |w_coeffs_addr_1_reg_607    |  10|   0|   10|          0|
    |zext_ln180_reg_575         |   3|   0|   12|          9|
    |zext_ln186_2_reg_531       |   3|   0|   12|          9|
    |zext_ln186_3_cast_reg_537  |   3|   0|    6|          3|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  99|   0|  128|         29|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_start               |  in |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_done                | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_idle                | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|ap_ready               | out |    1| ap_ctrl_hs | polyvecl_pointwise_a | return value |
|w_coeffs_address0      | out |   10|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_ce0           | out |    1|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_we0           | out |    1|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_d0            | out |   32|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_q0            |  in |   32|  ap_memory |       w_coeffs       |     array    |
|w_coeffs_offset        |  in |    3|   ap_none  |    w_coeffs_offset   |    scalar    |
|u_vec_coeffs_address0  | out |   12|  ap_memory |     u_vec_coeffs     |     array    |
|u_vec_coeffs_ce0       | out |    1|  ap_memory |     u_vec_coeffs     |     array    |
|u_vec_coeffs_q0        |  in |   23|  ap_memory |     u_vec_coeffs     |     array    |
|v_vec_coeffs_address0  | out |   10|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |     v_vec_coeffs     |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |     v_vec_coeffs     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

