<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>DetectDeadLanes.cpp source code [llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>lib</a>/<a href='./'>CodeGen</a>/<a href='DetectDeadLanes.cpp.html'>DetectDeadLanes.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- DetectDeadLanes.cpp - SubRegister Lane Usage Analysis --*- C++ -*---===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Analysis that tracks defined/used subregister lanes across COPY instructions</i></td></tr>
<tr><th id="11">11</th><td><i>/// and instructions that get lowered to a COPY (PHI, REG_SEQUENCE,</i></td></tr>
<tr><th id="12">12</th><td><i>/// INSERT_SUBREG, EXTRACT_SUBREG).</i></td></tr>
<tr><th id="13">13</th><td><i>/// The information is used to detect dead definitions and the usage of</i></td></tr>
<tr><th id="14">14</th><td><i>/// (completely) undefined values and mark the operands as such.</i></td></tr>
<tr><th id="15">15</th><td><i>/// This pass is necessary because the dead/undef status is not obvious anymore</i></td></tr>
<tr><th id="16">16</th><td><i>/// when subregisters are involved.</i></td></tr>
<tr><th id="17">17</th><td><i>///</i></td></tr>
<tr><th id="18">18</th><td><i>/// Example:</i></td></tr>
<tr><th id="19">19</th><td><i>///    %0 = some definition</i></td></tr>
<tr><th id="20">20</th><td><i>///    %1 = IMPLICIT_DEF</i></td></tr>
<tr><th id="21">21</th><td><i>///    %2 = REG_SEQUENCE %0, sub0, %1, sub1</i></td></tr>
<tr><th id="22">22</th><td><i>///    %3 = EXTRACT_SUBREG %2, sub1</i></td></tr>
<tr><th id="23">23</th><td><i>///       = use %3</i></td></tr>
<tr><th id="24">24</th><td><i>/// The %0 definition is dead and %3 contains an undefined value.</i></td></tr>
<tr><th id="25">25</th><td><i>//</i></td></tr>
<tr><th id="26">26</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/c++/7/deque.html">&lt;deque&gt;</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/llvm/ADT/BitVector.h.html">"llvm/ADT/BitVector.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../include/llvm/Pass.h.html">"llvm/Pass.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../include/llvm/PassRegistry.h.html">"llvm/PassRegistry.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"detect-dead-lanes"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><b>namespace</b> {</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i class="doc" data-doc="(anonymousnamespace)::VRegInfo">/// Contains a bitmask of which lanes of a given virtual register are</i></td></tr>
<tr><th id="51">51</th><td><i class="doc" data-doc="(anonymousnamespace)::VRegInfo">/// defined and which ones are actually used.</i></td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</dfn> {</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-type='llvm::LaneBitmask' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</dfn>;</td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="tu decl" id="(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-type='llvm::LaneBitmask' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</dfn>;</td></tr>
<tr><th id="55">55</th><td>};</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</dfn> : <b>public</b> <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="58">58</th><td><b>public</b>:</td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::DetectDeadLanes::runOnMachineFunction' data-type='bool (anonymous namespace)::DetectDeadLanes::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::ID" title='(anonymous namespace)::DetectDeadLanes::ID' data-type='char' data-ref="(anonymousnamespace)::DetectDeadLanes::ID">ID</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanesC1Ev" title='(anonymous namespace)::DetectDeadLanes::DetectDeadLanes' data-type='void (anonymous namespace)::DetectDeadLanes::DetectDeadLanes()' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanesC1Ev">DetectDeadLanes</dfn>() : <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::ID" title='(anonymous namespace)::DetectDeadLanes::ID' data-use='a' data-ref="(anonymousnamespace)::DetectDeadLanes::ID">ID</a>) {}</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes11getPassNameEv" title='(anonymous namespace)::DetectDeadLanes::getPassName' data-type='llvm::StringRef (anonymous namespace)::DetectDeadLanes::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes11getPassNameEv">getPassName</dfn>() <em>const</em> override { <b>return</b> <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Detect Dead Lanes"</q>; }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::DetectDeadLanes::getAnalysisUsage' data-type='void (anonymous namespace)::DetectDeadLanes::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="67">67</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="68">68</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="69">69</th><td>  }</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><b>private</b>:</td></tr>
<tr><th id="72">72</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">/// Add used lane bits on the register used by operand<span class="command"> \p</span> <span class="arg">MO.</span> This translates</i></td></tr>
<tr><th id="73">73</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">  /// the bitmask based on the operands subregister, and puts the register into</i></td></tr>
<tr><th id="74">74</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">  /// the worklist if any new bits were added.</i></td></tr>
<tr><th id="75">75</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::addUsedLanesOnOperand' data-type='void (anonymous namespace)::DetectDeadLanes::addUsedLanesOnOperand(const llvm::MachineOperand &amp; MO, llvm::LaneBitmask UsedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">addUsedLanesOnOperand</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="3MO">MO</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="4UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="4UsedLanes">UsedLanes</dfn>);</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">/// Given a bitmask<span class="command"> \p</span> <span class="arg">UsedLanes</span> for the used lanes on a def output of a</i></td></tr>
<tr><th id="78">78</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">  /// COPY-like instruction determine the lanes used on the use operands</i></td></tr>
<tr><th id="79">79</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">  /// and call addUsedLanesOnOperand() for them.</i></td></tr>
<tr><th id="80">80</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanesStep' data-type='void (anonymous namespace)::DetectDeadLanes::transferUsedLanesStep(const llvm::MachineInstr &amp; MI, llvm::LaneBitmask UsedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">transferUsedLanesStep</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="5MI">MI</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col6 decl" id="6UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="6UsedLanes">UsedLanes</dfn>);</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">/// Given a use regiser operand<span class="command"> \p</span> <span class="arg">Use</span> and a mask of defined lanes, check</i></td></tr>
<tr><th id="83">83</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">  /// if the operand belongs to a lowersToCopies() instruction, transfer the</i></td></tr>
<tr><th id="84">84</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">  /// mask to the def and put the instruction into the worklist.</i></td></tr>
<tr><th id="85">85</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanesStep' data-type='void (anonymous namespace)::DetectDeadLanes::transferDefinedLanesStep(const llvm::MachineOperand &amp; Use, llvm::LaneBitmask DefinedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">transferDefinedLanesStep</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="7Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="7Use">Use</dfn>,</td></tr>
<tr><th id="86">86</th><td>                                <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="8DefinedLanes" title='DefinedLanes' data-type='llvm::LaneBitmask' data-ref="8DefinedLanes">DefinedLanes</dfn>);</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">/// Given a mask<span class="command"> \p</span> <span class="arg">DefinedLanes</span> of lanes defined at operand<span class="command"> \p</span> <span class="arg">OpNum</span></i></td></tr>
<tr><th id="89">89</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">  /// of COPY-like instruction, determine which lanes are defined at the output</i></td></tr>
<tr><th id="90">90</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">  /// operand<span class="command"> \p</span> <span class="arg">Def.</span></i></td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::transferDefinedLanes(const llvm::MachineOperand &amp; Def, unsigned int OpNum, llvm::LaneBitmask DefinedLanes) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">transferDefinedLanes</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="9Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="9Def">Def</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="10OpNum" title='OpNum' data-type='unsigned int' data-ref="10OpNum">OpNum</dfn>,</td></tr>
<tr><th id="92">92</th><td>                                   <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="11DefinedLanes" title='DefinedLanes' data-type='llvm::LaneBitmask' data-ref="11DefinedLanes">DefinedLanes</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">/// Given a mask<span class="command"> \p</span> <span class="arg">UsedLanes</span> used from the output of instruction<span class="command"> \p</span> <span class="arg">MI</span></i></td></tr>
<tr><th id="95">95</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">  /// determine which lanes are used from operand<span class="command"> \p</span> <span class="arg">MO</span> of this instruction.</i></td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::transferUsedLanes(const llvm::MachineInstr &amp; MI, llvm::LaneBitmask UsedLanes, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">transferUsedLanes</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="12MI">MI</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="13UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="13UsedLanes">UsedLanes</dfn>,</td></tr>
<tr><th id="97">97</th><td>                                <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="14MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="14MO">MO</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE" title='(anonymous namespace)::DetectDeadLanes::runOnce' data-type='bool (anonymous namespace)::DetectDeadLanes::runOnce(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE">runOnce</a>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="15MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="15MF">MF</dfn>);</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialDefinedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::determineInitialDefinedLanes(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj">determineInitialDefinedLanes</a>(<em>unsigned</em> <dfn class="local col6 decl" id="16Reg" title='Reg' data-type='unsigned int' data-ref="16Reg">Reg</dfn>);</td></tr>
<tr><th id="102">102</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu decl" href="#_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialUsedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::determineInitialUsedLanes(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj">determineInitialUsedLanes</a>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>);</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE" title='(anonymous namespace)::DetectDeadLanes::isUndefRegAtInput' data-type='bool (anonymous namespace)::DetectDeadLanes::isUndefRegAtInput(const llvm::MachineOperand &amp; MO, const (anonymous namespace)::VRegInfo &amp; RegInfo) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE">isUndefRegAtInput</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="18MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="18MO">MO</dfn>,</td></tr>
<tr><th id="105">105</th><td>                         <em>const</em> <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col9 decl" id="19RegInfo" title='RegInfo' data-type='const (anonymous namespace)::VRegInfo &amp;' data-ref="19RegInfo">RegInfo</dfn>) <em>const</em>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb" title='(anonymous namespace)::DetectDeadLanes::isUndefInput' data-type='bool (anonymous namespace)::DetectDeadLanes::isUndefInput(const llvm::MachineOperand &amp; MO, bool * CrossCopy) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb">isUndefInput</a>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="20MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="20MO">MO</dfn>, <em>bool</em> *<dfn class="local col1 decl" id="21CrossCopy" title='CrossCopy' data-type='bool *' data-ref="21CrossCopy">CrossCopy</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</dfn>;</td></tr>
<tr><th id="110">110</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</dfn>;</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj" title='(anonymous namespace)::DetectDeadLanes::PutInWorklist' data-type='void (anonymous namespace)::DetectDeadLanes::PutInWorklist(unsigned int RegIdx)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj">PutInWorklist</dfn>(<em>unsigned</em> <dfn class="local col2 decl" id="22RegIdx" title='RegIdx' data-type='unsigned int' data-ref="22RegIdx">RegIdx</dfn>) {</td></tr>
<tr><th id="113">113</th><td>    <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col2 ref" href="#22RegIdx" title='RegIdx' data-ref="22RegIdx">RegIdx</a>))</td></tr>
<tr><th id="114">114</th><td>      <b>return</b>;</td></tr>
<tr><th id="115">115</th><td>    <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col2 ref" href="#22RegIdx" title='RegIdx' data-ref="22RegIdx">RegIdx</a>);</td></tr>
<tr><th id="116">116</th><td>    <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::Worklist" title='(anonymous namespace)::DetectDeadLanes::Worklist' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::Worklist">Worklist</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque9push_backERKT_" title='std::deque::push_back' data-ref="_ZNSt5deque9push_backERKT_">push_back</a>(<a class="local col2 ref" href="#22RegIdx" title='RegIdx' data-ref="22RegIdx">RegIdx</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-type='(anonymous namespace)::VRegInfo *' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</dfn>;</td></tr>
<tr><th id="120">120</th><td>  <i class="doc" data-doc="(anonymousnamespace)::DetectDeadLanes::Worklist">/// Worklist containing virtreg indexes.</i></td></tr>
<tr><th id="121">121</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_deque.h.html#std::deque" title='std::deque' data-ref="std::deque">deque</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::Worklist" title='(anonymous namespace)::DetectDeadLanes::Worklist' data-type='std::deque&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::DetectDeadLanes::Worklist">Worklist</dfn>;</td></tr>
<tr><th id="122">122</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</dfn>;</td></tr>
<tr><th id="123">123</th><td>  <i class="doc" data-doc="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">/// This bitvector is set for each vreg index where the vreg is defined</i></td></tr>
<tr><th id="124">124</th><td><i class="doc" data-doc="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">  /// by an instruction where lowersToCopies()==true.</i></td></tr>
<tr><th id="125">125</th><td>  <a class="type" href="../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> <dfn class="tu decl" id="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-type='llvm::BitVector' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</dfn>;</td></tr>
<tr><th id="126">126</th><td>};</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="(anonymousnamespace)::DetectDeadLanes::ID" title='(anonymous namespace)::DetectDeadLanes::ID' data-type='char' data-ref="(anonymousnamespace)::DetectDeadLanes::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="131">131</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::DetectDeadLanesID" title='llvm::DetectDeadLanesID' data-ref="llvm::DetectDeadLanesID">DetectDeadLanesID</dfn> = <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<a class="tu ref" href="#(anonymousnamespace)::DetectDeadLanes::ID" title='(anonymous namespace)::DetectDeadLanes::ID' data-ref="(anonymousnamespace)::DetectDeadLanes::ID">ID</a>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><a class="macro" href="../../include/llvm/PassSupport.h.html#33" title="static void *initializeDetectDeadLanesPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Detect Dead Lanes&quot;, &quot;detect-dead-lanes&quot;, &amp;DetectDeadLanes::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;DetectDeadLanes&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeDetectDeadLanesPassFlag; void llvm::initializeDetectDeadLanesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeDetectDeadLanesPassFlag, initializeDetectDeadLanesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>, <a class="macro" href="#46" title="&quot;detect-dead-lanes&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Detect Dead Lanes"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i class="doc" data-doc="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">/// Returns true if<span class="command"> \p</span> <span class="arg">MI</span> will get lowered to a series of COPY instructions.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc" data-doc="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">/// We call this a COPY-like instruction.</i></td></tr>
<tr><th id="137">137</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-type='bool lowersToCopies(const llvm::MachineInstr &amp; MI)' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="23MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="23MI">MI</dfn>) {</td></tr>
<tr><th id="138">138</th><td>  <i>// Note: We could support instructions with MCInstrDesc::isRegSequenceLike(),</i></td></tr>
<tr><th id="139">139</th><td><i>  // isExtractSubRegLike(), isInsertSubregLike() in the future even though they</i></td></tr>
<tr><th id="140">140</th><td><i>  // are not lowered to a COPY.</i></td></tr>
<tr><th id="141">141</th><td>  <b>switch</b> (<a class="local col3 ref" href="#23MI" title='MI' data-ref="23MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="142">142</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="143">143</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="144">144</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="145">145</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>:</td></tr>
<tr><th id="146">146</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>:</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="148">148</th><td>  }</td></tr>
<tr><th id="149">149</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="150">150</th><td>}</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE" title='isCrossCopy' data-type='bool isCrossCopy(const llvm::MachineRegisterInfo &amp; MRI, const llvm::MachineInstr &amp; MI, const llvm::TargetRegisterClass * DstRC, const llvm::MachineOperand &amp; MO)' data-ref="_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE">isCrossCopy</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="24MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="24MRI">MRI</dfn>,</td></tr>
<tr><th id="153">153</th><td>                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn>,</td></tr>
<tr><th id="154">154</th><td>                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="26DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="26DstRC">DstRC</dfn>,</td></tr>
<tr><th id="155">155</th><td>                        <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="27MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="27MO">MO</dfn>) {</td></tr>
<tr><th id="156">156</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (lowersToCopies(MI)) ? void (0) : __assert_fail (&quot;lowersToCopies(MI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 156, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>));</td></tr>
<tr><th id="157">157</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="28SrcReg" title='SrcReg' data-type='unsigned int' data-ref="28SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="158">158</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="29SrcRC" title='SrcRC' data-type='const llvm::TargetRegisterClass *' data-ref="29SrcRC">SrcRC</dfn> = <a class="local col4 ref" href="#24MRI" title='MRI' data-ref="24MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col8 ref" href="#28SrcReg" title='SrcReg' data-ref="28SrcReg">SrcReg</a>);</td></tr>
<tr><th id="159">159</th><td>  <b>if</b> (<a class="local col6 ref" href="#26DstRC" title='DstRC' data-ref="26DstRC">DstRC</a> == <a class="local col9 ref" href="#29SrcRC" title='SrcRC' data-ref="29SrcRC">SrcRC</a>)</td></tr>
<tr><th id="160">160</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="30SrcSubIdx" title='SrcSubIdx' data-type='unsigned int' data-ref="30SrcSubIdx">SrcSubIdx</dfn> = <a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col1 decl" id="31TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="31TRI">TRI</dfn> = *<a class="local col4 ref" href="#24MRI" title='MRI' data-ref="24MRI">MRI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="165">165</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="32DstSubIdx" title='DstSubIdx' data-type='unsigned int' data-ref="32DstSubIdx">DstSubIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="166">166</th><td>  <b>switch</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="167">167</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>:</td></tr>
<tr><th id="168">168</th><td>    <b>if</b> (<a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>) == <var>2</var>)</td></tr>
<tr><th id="169">169</th><td>      <a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="170">170</th><td>    <b>break</b>;</td></tr>
<tr><th id="171">171</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="172">172</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="33OpNum" title='OpNum' data-type='unsigned int' data-ref="33OpNum">OpNum</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col7 ref" href="#27MO" title='MO' data-ref="27MO">MO</a>);</td></tr>
<tr><th id="173">173</th><td>    <a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#33OpNum" title='OpNum' data-ref="33OpNum">OpNum</a>+<var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="174">174</th><td>    <b>break</b>;</td></tr>
<tr><th id="175">175</th><td>  }</td></tr>
<tr><th id="176">176</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>: {</td></tr>
<tr><th id="177">177</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="34SubReg" title='SubReg' data-type='unsigned int' data-ref="34SubReg">SubReg</dfn> = <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="178">178</th><td>    <a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a> = <a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj" title='llvm::TargetRegisterInfo::composeSubRegIndices' data-ref="_ZNK4llvm18TargetRegisterInfo20composeSubRegIndicesEjj">composeSubRegIndices</a>(<a class="local col4 ref" href="#34SubReg" title='SubReg' data-ref="34SubReg">SubReg</a>, <a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a>);</td></tr>
<tr><th id="179">179</th><td>  }</td></tr>
<tr><th id="180">180</th><td>  }</td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="35PreA" title='PreA' data-type='unsigned int' data-ref="35PreA">PreA</dfn>, <dfn class="local col6 decl" id="36PreB" title='PreB' data-type='unsigned int' data-ref="36PreB">PreB</dfn>; <i>// Unused.</i></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a> &amp;&amp; <a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a>)</td></tr>
<tr><th id="184">184</th><td>    <b>return</b> !<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_" title='llvm::TargetRegisterInfo::getCommonSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo22getCommonSuperRegClassEPKNS_19TargetRegisterClassEjS3_jRjS4_">getCommonSuperRegClass</a>(<a class="local col9 ref" href="#29SrcRC" title='SrcRC' data-ref="29SrcRC">SrcRC</a>, <a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a>, <a class="local col6 ref" href="#26DstRC" title='DstRC' data-ref="26DstRC">DstRC</a>, <a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a>, <span class='refarg'><a class="local col5 ref" href="#35PreA" title='PreA' data-ref="35PreA">PreA</a></span>,</td></tr>
<tr><th id="185">185</th><td>                                       <span class='refarg'><a class="local col6 ref" href="#36PreB" title='PreB' data-ref="36PreB">PreB</a></span>);</td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a>)</td></tr>
<tr><th id="187">187</th><td>    <b>return</b> !<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col9 ref" href="#29SrcRC" title='SrcRC' data-ref="29SrcRC">SrcRC</a>, <a class="local col6 ref" href="#26DstRC" title='DstRC' data-ref="26DstRC">DstRC</a>, <a class="local col0 ref" href="#30SrcSubIdx" title='SrcSubIdx' data-ref="30SrcSubIdx">SrcSubIdx</a>);</td></tr>
<tr><th id="188">188</th><td>  <b>if</b> (<a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a>)</td></tr>
<tr><th id="189">189</th><td>    <b>return</b> !<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>.<a class="virtual ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j" title='llvm::TargetRegisterInfo::getMatchingSuperRegClass' data-ref="_ZNK4llvm18TargetRegisterInfo24getMatchingSuperRegClassEPKNS_19TargetRegisterClassES3_j">getMatchingSuperRegClass</a>(<a class="local col6 ref" href="#26DstRC" title='DstRC' data-ref="26DstRC">DstRC</a>, <a class="local col9 ref" href="#29SrcRC" title='SrcRC' data-ref="29SrcRC">SrcRC</a>, <a class="local col2 ref" href="#32DstSubIdx" title='DstSubIdx' data-ref="32DstSubIdx">DstSubIdx</a>);</td></tr>
<tr><th id="190">190</th><td>  <b>return</b> !<a class="local col1 ref" href="#31TRI" title='TRI' data-ref="31TRI">TRI</a>.<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_NS_3MVT15SimpleValueTypeE">getCommonSubClass</a>(<a class="local col9 ref" href="#29SrcRC" title='SrcRC' data-ref="29SrcRC">SrcRC</a>, <a class="local col6 ref" href="#26DstRC" title='DstRC' data-ref="26DstRC">DstRC</a>);</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::addUsedLanesOnOperand' data-type='void (anonymous namespace)::DetectDeadLanes::addUsedLanesOnOperand(const llvm::MachineOperand &amp; MO, llvm::LaneBitmask UsedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">addUsedLanesOnOperand</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="37MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="37MO">MO</dfn>,</td></tr>
<tr><th id="194">194</th><td>                                            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="38UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="38UsedLanes">UsedLanes</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <b>if</b> (!<a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="196">196</th><td>    <b>return</b>;</td></tr>
<tr><th id="197">197</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="39MOReg" title='MOReg' data-type='unsigned int' data-ref="39MOReg">MOReg</dfn> = <a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="198">198</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col9 ref" href="#39MOReg" title='MOReg' data-ref="39MOReg">MOReg</a>))</td></tr>
<tr><th id="199">199</th><td>    <b>return</b>;</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="40MOSubReg" title='MOSubReg' data-type='unsigned int' data-ref="40MOSubReg">MOSubReg</dfn> = <a class="local col7 ref" href="#37MO" title='MO' data-ref="37MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="202">202</th><td>  <b>if</b> (<a class="local col0 ref" href="#40MOSubReg" title='MOSubReg' data-ref="40MOSubReg">MOSubReg</a> != <var>0</var>)</td></tr>
<tr><th id="203">203</th><td>    <a class="local col8 ref" href="#38UsedLanes" title='UsedLanes' data-ref="38UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#40MOSubReg" title='MOSubReg' data-ref="40MOSubReg">MOSubReg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#38UsedLanes" title='UsedLanes' data-ref="38UsedLanes">UsedLanes</a>);</td></tr>
<tr><th id="204">204</th><td>  <a class="local col8 ref" href="#38UsedLanes" title='UsedLanes' data-ref="38UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#39MOReg" title='MOReg' data-ref="39MOReg">MOReg</a>);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="41MORegIdx" title='MORegIdx' data-type='unsigned int' data-ref="41MORegIdx">MORegIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col9 ref" href="#39MOReg" title='MOReg' data-ref="39MOReg">MOReg</a>);</td></tr>
<tr><th id="207">207</th><td>  <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col2 decl" id="42MORegInfo" title='MORegInfo' data-type='(anonymous namespace)::VRegInfo &amp;' data-ref="42MORegInfo">MORegInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col1 ref" href="#41MORegIdx" title='MORegIdx' data-ref="41MORegIdx">MORegIdx</a>];</td></tr>
<tr><th id="208">208</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col3 decl" id="43PrevUsedLanes" title='PrevUsedLanes' data-type='llvm::LaneBitmask' data-ref="43PrevUsedLanes">PrevUsedLanes</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col2 ref" href="#42MORegInfo" title='MORegInfo' data-ref="42MORegInfo">MORegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a>;</td></tr>
<tr><th id="209">209</th><td>  <i>// Any change at all?</i></td></tr>
<tr><th id="210">210</th><td>  <b>if</b> ((<a class="local col8 ref" href="#38UsedLanes" title='UsedLanes' data-ref="38UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col3 ref" href="#43PrevUsedLanes" title='PrevUsedLanes' data-ref="43PrevUsedLanes">PrevUsedLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="211">211</th><td>    <b>return</b>;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <i>// Set UsedLanes and remember instruction for further propagation.</i></td></tr>
<tr><th id="214">214</th><td>  <a class="local col2 ref" href="#42MORegInfo" title='MORegInfo' data-ref="42MORegInfo">MORegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='w' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col3 ref" href="#43PrevUsedLanes" title='PrevUsedLanes' data-ref="43PrevUsedLanes">PrevUsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#38UsedLanes" title='UsedLanes' data-ref="38UsedLanes">UsedLanes</a>;</td></tr>
<tr><th id="215">215</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col1 ref" href="#41MORegIdx" title='MORegIdx' data-ref="41MORegIdx">MORegIdx</a>))</td></tr>
<tr><th id="216">216</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj" title='(anonymous namespace)::DetectDeadLanes::PutInWorklist' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj">PutInWorklist</a>(<a class="local col1 ref" href="#41MORegIdx" title='MORegIdx' data-ref="41MORegIdx">MORegIdx</a>);</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanesStep' data-type='void (anonymous namespace)::DetectDeadLanes::transferUsedLanesStep(const llvm::MachineInstr &amp; MI, llvm::LaneBitmask UsedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">transferUsedLanesStep</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="44MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="44MI">MI</dfn>,</td></tr>
<tr><th id="220">220</th><td>                                            <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col5 decl" id="45UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="45UsedLanes">UsedLanes</dfn>) {</td></tr>
<tr><th id="221">221</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="46MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="46MO">MO</dfn> : <a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="222">222</th><td>    <b>if</b> (!<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="223">223</th><td>      <b>continue</b>;</td></tr>
<tr><th id="224">224</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col7 decl" id="47UsedOnMO" title='UsedOnMO' data-type='llvm::LaneBitmask' data-ref="47UsedOnMO">UsedOnMO</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">transferUsedLanes</a>(<a class="local col4 ref" href="#44MI" title='MI' data-ref="44MI">MI</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#45UsedLanes" title='UsedLanes' data-ref="45UsedLanes">UsedLanes</a>, <a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>);</td></tr>
<tr><th id="225">225</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::addUsedLanesOnOperand' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE">addUsedLanesOnOperand</a>(<a class="local col6 ref" href="#46MO" title='MO' data-ref="46MO">MO</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#47UsedOnMO" title='UsedOnMO' data-ref="47UsedOnMO">UsedOnMO</a>);</td></tr>
<tr><th id="226">226</th><td>  }</td></tr>
<tr><th id="227">227</th><td>}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::transferUsedLanes(const llvm::MachineInstr &amp; MI, llvm::LaneBitmask UsedLanes, const llvm::MachineOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">transferUsedLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="48MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="48MI">MI</dfn>,</td></tr>
<tr><th id="230">230</th><td>                                               <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="49UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="49UsedLanes">UsedLanes</dfn>,</td></tr>
<tr><th id="231">231</th><td>                                               <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="50MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="50MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="232">232</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="51OpNum" title='OpNum' data-type='unsigned int' data-ref="51OpNum">OpNum</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col0 ref" href="#50MO" title='MO' data-ref="50MO">MO</a>);</td></tr>
<tr><th id="233">233</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (lowersToCopies(MI) &amp;&amp; DefinedByCopy[ TargetRegisterInfo::virtReg2Index(MI.getOperand(0).getReg())]) ? void (0) : __assert_fail (&quot;lowersToCopies(MI) &amp;&amp; DefinedByCopy[ TargetRegisterInfo::virtReg2Index(MI.getOperand(0).getReg())]&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 234, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>) &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>[</td></tr>
<tr><th id="234">234</th><td>           <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())]);</td></tr>
<tr><th id="235">235</th><td></td></tr>
<tr><th id="236">236</th><td>  <b>switch</b> (<a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="237">237</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="238">238</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col9 ref" href="#49UsedLanes" title='UsedLanes' data-ref="49UsedLanes">UsedLanes</a>;</td></tr>
<tr><th id="240">240</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="241">241</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum % 2 == 1) ? void (0) : __assert_fail (&quot;OpNum % 2 == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 241, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51OpNum" title='OpNum' data-ref="51OpNum">OpNum</a> % <var>2</var> == <var>1</var>);</td></tr>
<tr><th id="242">242</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="52SubIdx" title='SubIdx' data-type='unsigned int' data-ref="52SubIdx">SubIdx</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#51OpNum" title='OpNum' data-ref="51OpNum">OpNum</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="243">243</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(<a class="local col2 ref" href="#52SubIdx" title='SubIdx' data-ref="52SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#49UsedLanes" title='UsedLanes' data-ref="49UsedLanes">UsedLanes</a>);</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>: {</td></tr>
<tr><th id="246">246</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="53SubIdx" title='SubIdx' data-type='unsigned int' data-ref="53SubIdx">SubIdx</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="247">247</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col4 decl" id="54MO2UsedLanes" title='MO2UsedLanes' data-type='llvm::LaneBitmask' data-ref="54MO2UsedLanes">MO2UsedLanes</dfn> =</td></tr>
<tr><th id="248">248</th><td>        <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(<a class="local col3 ref" href="#53SubIdx" title='SubIdx' data-ref="53SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#49UsedLanes" title='UsedLanes' data-ref="49UsedLanes">UsedLanes</a>);</td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (<a class="local col1 ref" href="#51OpNum" title='OpNum' data-ref="51OpNum">OpNum</a> == <var>2</var>)</td></tr>
<tr><th id="250">250</th><td>      <b>return</b> <a class="local col4 ref" href="#54MO2UsedLanes" title='MO2UsedLanes' data-ref="54MO2UsedLanes">MO2UsedLanes</a>;</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="55Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="55Def">Def</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="253">253</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="56DefReg" title='DefReg' data-type='unsigned int' data-ref="56DefReg">DefReg</dfn> = <a class="local col5 ref" href="#55Def" title='Def' data-ref="55Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="254">254</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="57RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="57RC">RC</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#56DefReg" title='DefReg' data-ref="56DefReg">DefReg</a>);</td></tr>
<tr><th id="255">255</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col8 decl" id="58MO1UsedLanes" title='MO1UsedLanes' data-type='llvm::LaneBitmask' data-ref="58MO1UsedLanes">MO1UsedLanes</dfn>;</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (<a class="local col7 ref" href="#57RC" title='RC' data-ref="57RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::CoveredBySubRegs" title='llvm::TargetRegisterClass::CoveredBySubRegs' data-ref="llvm::TargetRegisterClass::CoveredBySubRegs">CoveredBySubRegs</a>)</td></tr>
<tr><th id="257">257</th><td>      <a class="local col8 ref" href="#58MO1UsedLanes" title='MO1UsedLanes' data-ref="58MO1UsedLanes">MO1UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col9 ref" href="#49UsedLanes" title='UsedLanes' data-ref="49UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col3 ref" href="#53SubIdx" title='SubIdx' data-ref="53SubIdx">SubIdx</a>);</td></tr>
<tr><th id="258">258</th><td>    <b>else</b></td></tr>
<tr><th id="259">259</th><td>      <a class="local col8 ref" href="#58MO1UsedLanes" title='MO1UsedLanes' data-ref="58MO1UsedLanes">MO1UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSERKS0_">=</a> <a class="local col7 ref" href="#57RC" title='RC' data-ref="57RC">RC</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::LaneMask" title='llvm::TargetRegisterClass::LaneMask' data-ref="llvm::TargetRegisterClass::LaneMask">LaneMask</a>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum == 1) ? void (0) : __assert_fail (&quot;OpNum == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51OpNum" title='OpNum' data-ref="51OpNum">OpNum</a> == <var>1</var>);</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <a class="local col8 ref" href="#58MO1UsedLanes" title='MO1UsedLanes' data-ref="58MO1UsedLanes">MO1UsedLanes</a>;</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>: {</td></tr>
<tr><th id="265">265</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum == 1) ? void (0) : __assert_fail (&quot;OpNum == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 265, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#51OpNum" title='OpNum' data-ref="51OpNum">OpNum</a> == <var>1</var>);</td></tr>
<tr><th id="266">266</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59SubIdx" title='SubIdx' data-type='unsigned int' data-ref="59SubIdx">SubIdx</dfn> = <a class="local col8 ref" href="#48MI" title='MI' data-ref="48MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="267">267</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col9 ref" href="#59SubIdx" title='SubIdx' data-ref="59SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#49UsedLanes" title='UsedLanes' data-ref="49UsedLanes">UsedLanes</a>);</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td>  <b>default</b>:</td></tr>
<tr><th id="270">270</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;function must be called with COPY-like instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 270)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"function must be called with COPY-like instruction"</q>);</td></tr>
<tr><th id="271">271</th><td>  }</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanesStep' data-type='void (anonymous namespace)::DetectDeadLanes::transferDefinedLanesStep(const llvm::MachineOperand &amp; Use, llvm::LaneBitmask DefinedLanes)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">transferDefinedLanesStep</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="60Use" title='Use' data-type='const llvm::MachineOperand &amp;' data-ref="60Use">Use</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                               <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="61DefinedLanes" title='DefinedLanes' data-type='llvm::LaneBitmask' data-ref="61DefinedLanes">DefinedLanes</dfn>) {</td></tr>
<tr><th id="276">276</th><td>  <b>if</b> (!<a class="local col0 ref" href="#60Use" title='Use' data-ref="60Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="277">277</th><td>    <b>return</b>;</td></tr>
<tr><th id="278">278</th><td>  <i>// Check whether the operand writes a vreg and is part of a COPY-like</i></td></tr>
<tr><th id="279">279</th><td><i>  // instruction.</i></td></tr>
<tr><th id="280">280</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="62MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="62MI">MI</dfn> = *<a class="local col0 ref" href="#60Use" title='Use' data-ref="60Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="281">281</th><td>  <b>if</b> (<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() != <var>1</var>)</td></tr>
<tr><th id="282">282</th><td>    <b>return</b>;</td></tr>
<tr><th id="283">283</th><td>  <i>// FIXME: PATCHPOINT instructions announce a Def that does not always exist,</i></td></tr>
<tr><th id="284">284</th><td><i>  // they really need to be modeled differently!</i></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#122" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT">PATCHPOINT</a>)</td></tr>
<tr><th id="286">286</th><td>    <b>return</b>;</td></tr>
<tr><th id="287">287</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="63Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="63Def">Def</dfn> = *<a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>().<a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="288">288</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="64DefReg" title='DefReg' data-type='unsigned int' data-ref="64DefReg">DefReg</dfn> = <a class="local col3 ref" href="#63Def" title='Def' data-ref="63Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="289">289</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col4 ref" href="#64DefReg" title='DefReg' data-ref="64DefReg">DefReg</a>))</td></tr>
<tr><th id="290">290</th><td>    <b>return</b>;</td></tr>
<tr><th id="291">291</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="65DefRegIdx" title='DefRegIdx' data-type='unsigned int' data-ref="65DefRegIdx">DefRegIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col4 ref" href="#64DefReg" title='DefReg' data-ref="64DefReg">DefReg</a>);</td></tr>
<tr><th id="292">292</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col5 ref" href="#65DefRegIdx" title='DefRegIdx' data-ref="65DefRegIdx">DefRegIdx</a>))</td></tr>
<tr><th id="293">293</th><td>    <b>return</b>;</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="66OpNum" title='OpNum' data-type='unsigned int' data-ref="66OpNum">OpNum</dfn> = <a class="local col2 ref" href="#62MI" title='MI' data-ref="62MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col0 ref" href="#60Use" title='Use' data-ref="60Use">Use</a>);</td></tr>
<tr><th id="296">296</th><td>  <a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a></td></tr>
<tr><th id="297">297</th><td>      <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#60Use" title='Use' data-ref="60Use">Use</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>(), <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="298">298</th><td>  <a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">transferDefinedLanes</a>(<a class="local col3 ref" href="#63Def" title='Def' data-ref="63Def">Def</a>, <a class="local col6 ref" href="#66OpNum" title='OpNum' data-ref="66OpNum">OpNum</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>  <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col7 decl" id="67RegInfo" title='RegInfo' data-type='(anonymous namespace)::VRegInfo &amp;' data-ref="67RegInfo">RegInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col5 ref" href="#65DefRegIdx" title='DefRegIdx' data-ref="65DefRegIdx">DefRegIdx</a>];</td></tr>
<tr><th id="301">301</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col8 decl" id="68PrevDefinedLanes" title='PrevDefinedLanes' data-type='llvm::LaneBitmask' data-ref="68PrevDefinedLanes">PrevDefinedLanes</dfn> = <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col7 ref" href="#67RegInfo" title='RegInfo' data-ref="67RegInfo">RegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a>;</td></tr>
<tr><th id="302">302</th><td>  <i>// Any change at all?</i></td></tr>
<tr><th id="303">303</th><td>  <b>if</b> ((<a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="local col8 ref" href="#68PrevDefinedLanes" title='PrevDefinedLanes' data-ref="68PrevDefinedLanes">PrevDefinedLanes</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>())</td></tr>
<tr><th id="304">304</th><td>    <b>return</b>;</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <a class="local col7 ref" href="#67RegInfo" title='RegInfo' data-ref="67RegInfo">RegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='w' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="local col8 ref" href="#68PrevDefinedLanes" title='PrevDefinedLanes' data-ref="68PrevDefinedLanes">PrevDefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskorES0_" title='llvm::LaneBitmask::operator|' data-ref="_ZNK4llvm11LaneBitmaskorES0_">|</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#61DefinedLanes" title='DefinedLanes' data-ref="61DefinedLanes">DefinedLanes</a>;</td></tr>
<tr><th id="307">307</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj" title='(anonymous namespace)::DetectDeadLanes::PutInWorklist' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj">PutInWorklist</a>(<a class="local col5 ref" href="#65DefRegIdx" title='DefRegIdx' data-ref="65DefRegIdx">DefRegIdx</a>);</td></tr>
<tr><th id="308">308</th><td>}</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::transferDefinedLanes(const llvm::MachineOperand &amp; Def, unsigned int OpNum, llvm::LaneBitmask DefinedLanes) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">transferDefinedLanes</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="69Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="69Def">Def</dfn>,</td></tr>
<tr><th id="311">311</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="70OpNum" title='OpNum' data-type='unsigned int' data-ref="70OpNum">OpNum</dfn>, <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="71DefinedLanes" title='DefinedLanes' data-type='llvm::LaneBitmask' data-ref="71DefinedLanes">DefinedLanes</dfn>) <em>const</em> {</td></tr>
<tr><th id="312">312</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="72MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="72MI">MI</dfn> = *<a class="local col9 ref" href="#69Def" title='Def' data-ref="69Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="313">313</th><td>  <i>// Translate DefinedLanes if necessary.</i></td></tr>
<tr><th id="314">314</th><td>  <b>switch</b> (<a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="315">315</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#94" title='llvm::TargetOpcode::REG_SEQUENCE' data-ref="llvm::TargetOpcode::REG_SEQUENCE">REG_SEQUENCE</a>: {</td></tr>
<tr><th id="316">316</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="73SubIdx" title='SubIdx' data-type='unsigned int' data-ref="73SubIdx">SubIdx</dfn> = <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a> + <var>1</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="317">317</th><td>    <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col3 ref" href="#73SubIdx" title='SubIdx' data-ref="73SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="318">318</th><td>    <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col3 ref" href="#73SubIdx" title='SubIdx' data-ref="73SubIdx">SubIdx</a>);</td></tr>
<tr><th id="319">319</th><td>    <b>break</b>;</td></tr>
<tr><th id="320">320</th><td>  }</td></tr>
<tr><th id="321">321</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#54" title='llvm::TargetOpcode::INSERT_SUBREG' data-ref="llvm::TargetOpcode::INSERT_SUBREG">INSERT_SUBREG</a>: {</td></tr>
<tr><th id="322">322</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="74SubIdx" title='SubIdx' data-type='unsigned int' data-ref="74SubIdx">SubIdx</dfn> = <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="323">323</th><td>    <b>if</b> (<a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a> == <var>2</var>) {</td></tr>
<tr><th id="324">324</th><td>      <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::composeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">composeSubRegIndexLaneMask</a>(<a class="local col4 ref" href="#74SubIdx" title='SubIdx' data-ref="74SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="325">325</th><td>      <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col4 ref" href="#74SubIdx" title='SubIdx' data-ref="74SubIdx">SubIdx</a>);</td></tr>
<tr><th id="326">326</th><td>    } <b>else</b> {</td></tr>
<tr><th id="327">327</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum == 1 &amp;&amp; &quot;INSERT_SUBREG must have two operands&quot;) ? void (0) : __assert_fail (&quot;OpNum == 1 &amp;&amp; \&quot;INSERT_SUBREG must have two operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 327, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a> == <var>1</var> &amp;&amp; <q>"INSERT_SUBREG must have two operands"</q>);</td></tr>
<tr><th id="328">328</th><td>      <i>// Ignore lanes defined by operand 2.</i></td></tr>
<tr><th id="329">329</th><td>      <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskcoEv" title='llvm::LaneBitmask::operator~' data-ref="_ZNK4llvm11LaneBitmaskcoEv">~</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col4 ref" href="#74SubIdx" title='SubIdx' data-ref="74SubIdx">SubIdx</a>);</td></tr>
<tr><th id="330">330</th><td>    }</td></tr>
<tr><th id="331">331</th><td>    <b>break</b>;</td></tr>
<tr><th id="332">332</th><td>  }</td></tr>
<tr><th id="333">333</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#46" title='llvm::TargetOpcode::EXTRACT_SUBREG' data-ref="llvm::TargetOpcode::EXTRACT_SUBREG">EXTRACT_SUBREG</a>: {</td></tr>
<tr><th id="334">334</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="75SubIdx" title='SubIdx' data-type='unsigned int' data-ref="75SubIdx">SubIdx</dfn> = <a class="local col2 ref" href="#72MI" title='MI' data-ref="72MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="335">335</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpNum == 1 &amp;&amp; &quot;EXTRACT_SUBREG must have one register operand only&quot;) ? void (0) : __assert_fail (&quot;OpNum == 1 &amp;&amp; \&quot;EXTRACT_SUBREG must have one register operand only\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 335, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#70OpNum" title='OpNum' data-ref="70OpNum">OpNum</a> == <var>1</var> &amp;&amp; <q>"EXTRACT_SUBREG must have one register operand only"</q>);</td></tr>
<tr><th id="336">336</th><td>    <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(<a class="local col5 ref" href="#75SubIdx" title='SubIdx' data-ref="75SubIdx">SubIdx</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="337">337</th><td>    <b>break</b>;</td></tr>
<tr><th id="338">338</th><td>  }</td></tr>
<tr><th id="339">339</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#98" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY">COPY</a>:</td></tr>
<tr><th id="340">340</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../include/llvm/Support/TargetOpcodes.def.html#29" title='llvm::TargetOpcode::PHI' data-ref="llvm::TargetOpcode::PHI">PHI</a>:</td></tr>
<tr><th id="341">341</th><td>    <b>break</b>;</td></tr>
<tr><th id="342">342</th><td>  <b>default</b>:</td></tr>
<tr><th id="343">343</th><td>    <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;function must be called with COPY-like instruction&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 343)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"function must be called with COPY-like instruction"</q>);</td></tr>
<tr><th id="344">344</th><td>  }</td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def.getSubReg() == 0 &amp;&amp; &quot;Should not have subregister defs in machine SSA phase&quot;) ? void (0) : __assert_fail (&quot;Def.getSubReg() == 0 &amp;&amp; \&quot;Should not have subregister defs in machine SSA phase\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 347, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#69Def" title='Def' data-ref="69Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="347">347</th><td>         <q>"Should not have subregister defs in machine SSA phase"</q>);</td></tr>
<tr><th id="348">348</th><td>  <a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskaNES0_" title='llvm::LaneBitmask::operator&amp;=' data-ref="_ZN4llvm11LaneBitmaskaNES0_">&amp;=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#69Def" title='Def' data-ref="69Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="349">349</th><td>  <b>return</b> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1EOS0_"></a><a class="local col1 ref" href="#71DefinedLanes" title='DefinedLanes' data-ref="71DefinedLanes">DefinedLanes</a>;</td></tr>
<tr><th id="350">350</th><td>}</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialDefinedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::determineInitialDefinedLanes(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj">determineInitialDefinedLanes</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="76Reg" title='Reg' data-type='unsigned int' data-ref="76Reg">Reg</dfn>) {</td></tr>
<tr><th id="353">353</th><td>  <i>// Live-In or unused registers have no definition but are considered fully</i></td></tr>
<tr><th id="354">354</th><td><i>  // defined.</i></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>))</td></tr>
<tr><th id="356">356</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="77Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="77Def">Def</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>);</td></tr>
<tr><th id="359">359</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="78DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="78DefMI">DefMI</dfn> = *<a class="local col7 ref" href="#77Def" title='Def' data-ref="77Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="360">360</th><td>  <b>if</b> (<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col8 ref" href="#78DefMI" title='DefMI' data-ref="78DefMI">DefMI</a>)) {</td></tr>
<tr><th id="361">361</th><td>    <i>// Start optimisatically with no used or defined lanes for copy</i></td></tr>
<tr><th id="362">362</th><td><i>    // instructions. The following dataflow analysis will add more bits.</i></td></tr>
<tr><th id="363">363</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="79RegIdx" title='RegIdx' data-type='unsigned int' data-ref="79RegIdx">RegIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>);</td></tr>
<tr><th id="364">364</th><td>    <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector3setEj" title='llvm::BitVector::set' data-ref="_ZN4llvm9BitVector3setEj">set</a>(<a class="local col9 ref" href="#79RegIdx" title='RegIdx' data-ref="79RegIdx">RegIdx</a>);</td></tr>
<tr><th id="365">365</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj" title='(anonymous namespace)::DetectDeadLanes::PutInWorklist' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes13PutInWorklistEj">PutInWorklist</a>(<a class="local col9 ref" href="#79RegIdx" title='RegIdx' data-ref="79RegIdx">RegIdx</a>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (<a class="local col7 ref" href="#77Def" title='Def' data-ref="77Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="368">368</th><td>      <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td>    <i>// COPY/PHI can copy across unrelated register classes (example: float/int)</i></td></tr>
<tr><th id="371">371</th><td><i>    // with incompatible subregister structure. Do not include these in the</i></td></tr>
<tr><th id="372">372</th><td><i>    // dataflow analysis since we cannot transfer lanemasks in a meaningful way.</i></td></tr>
<tr><th id="373">373</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="80DefRC" title='DefRC' data-type='const llvm::TargetRegisterClass *' data-ref="80DefRC">DefRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>    <i>// Determine initially DefinedLanes.</i></td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col1 decl" id="81DefinedLanes" title='DefinedLanes' data-type='llvm::LaneBitmask' data-ref="81DefinedLanes">DefinedLanes</dfn>;</td></tr>
<tr><th id="377">377</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="82MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="82MO">MO</dfn> : <a class="local col8 ref" href="#78DefMI" title='DefMI' data-ref="78DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZNK4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="378">378</th><td>      <b>if</b> (!<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="379">379</th><td>        <b>continue</b>;</td></tr>
<tr><th id="380">380</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="83MOReg" title='MOReg' data-type='unsigned int' data-ref="83MOReg">MOReg</dfn> = <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="381">381</th><td>      <b>if</b> (!<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>)</td></tr>
<tr><th id="382">382</th><td>        <b>continue</b>;</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>      <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskC1Ev" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1Ev"></a><dfn class="local col4 decl" id="84MODefinedLanes" title='MODefinedLanes' data-type='llvm::LaneBitmask' data-ref="84MODefinedLanes">MODefinedLanes</dfn>;</td></tr>
<tr><th id="385">385</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj" title='llvm::TargetRegisterInfo::isPhysicalRegister' data-ref="_ZN4llvm18TargetRegisterInfo18isPhysicalRegisterEj">isPhysicalRegister</a>(<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>)) {</td></tr>
<tr><th id="386">386</th><td>        <a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="387">387</th><td>      } <b>else</b> <b>if</b> (<a class="tu ref" href="#_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE" title='isCrossCopy' data-use='c' data-ref="_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE">isCrossCopy</a>(*<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>, <a class="local col8 ref" href="#78DefMI" title='DefMI' data-ref="78DefMI">DefMI</a>, <a class="local col0 ref" href="#80DefRC" title='DefRC' data-ref="80DefRC">DefRC</a>, <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>)) {</td></tr>
<tr><th id="388">388</th><td>        <a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask6getAllEv" title='llvm::LaneBitmask::getAll' data-ref="_ZN4llvm11LaneBitmask6getAllEv">getAll</a>();</td></tr>
<tr><th id="389">389</th><td>      } <b>else</b> {</td></tr>
<tr><th id="390">390</th><td>        <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TargetRegisterInfo::isVirtualRegister(MOReg)) ? void (0) : __assert_fail (&quot;TargetRegisterInfo::isVirtualRegister(MOReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 390, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>));</td></tr>
<tr><th id="391">391</th><td>        <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneDefEj" title='llvm::MachineRegisterInfo::hasOneDef' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneDefEj">hasOneDef</a>(<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>)) {</td></tr>
<tr><th id="392">392</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="85MODef" title='MODef' data-type='const llvm::MachineOperand &amp;' data-ref="85MODef">MODef</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>);</td></tr>
<tr><th id="393">393</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="86MODefMI" title='MODefMI' data-type='const llvm::MachineInstr &amp;' data-ref="86MODefMI">MODefMI</dfn> = *<a class="local col5 ref" href="#85MODef" title='MODef' data-ref="85MODef">MODef</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="394">394</th><td>          <i>// Bits from copy-like operations will be added later.</i></td></tr>
<tr><th id="395">395</th><td>          <b>if</b> (<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col6 ref" href="#86MODefMI" title='MODefMI' data-ref="86MODefMI">MODefMI</a>) || <a class="local col6 ref" href="#86MODefMI" title='MODefMI' data-ref="86MODefMI">MODefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>())</td></tr>
<tr><th id="396">396</th><td>            <b>continue</b>;</td></tr>
<tr><th id="397">397</th><td>        }</td></tr>
<tr><th id="398">398</th><td>        <em>unsigned</em> <dfn class="local col7 decl" id="87MOSubReg" title='MOSubReg' data-type='unsigned int' data-ref="87MOSubReg">MOSubReg</dfn> = <a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="399">399</th><td>        <a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col3 ref" href="#83MOReg" title='MOReg' data-ref="83MOReg">MOReg</a>);</td></tr>
<tr><th id="400">400</th><td>        <a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE" title='llvm::TargetRegisterInfo::reverseComposeSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE">reverseComposeSubRegIndexLaneMask</a>(</td></tr>
<tr><th id="401">401</th><td>            <a class="local col7 ref" href="#87MOSubReg" title='MOSubReg' data-ref="87MOSubReg">MOSubReg</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a>);</td></tr>
<tr><th id="402">402</th><td>      }</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>      <em>unsigned</em> <dfn class="local col8 decl" id="88OpNum" title='OpNum' data-type='unsigned int' data-ref="88OpNum">OpNum</dfn> = <a class="local col8 ref" href="#78DefMI" title='DefMI' data-ref="78DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE" title='llvm::MachineInstr::getOperandNo' data-ref="_ZNK4llvm12MachineInstr12getOperandNoEPKNS_14MachineOperandE">getOperandNo</a>(&amp;<a class="local col2 ref" href="#82MO" title='MO' data-ref="82MO">MO</a>);</td></tr>
<tr><th id="405">405</th><td>      <a class="local col1 ref" href="#81DefinedLanes" title='DefinedLanes' data-ref="81DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE">transferDefinedLanes</a>(<a class="local col7 ref" href="#77Def" title='Def' data-ref="77Def">Def</a>, <a class="local col8 ref" href="#88OpNum" title='OpNum' data-ref="88OpNum">OpNum</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col4 ref" href="#84MODefinedLanes" title='MODefinedLanes' data-ref="84MODefinedLanes">MODefinedLanes</a>);</td></tr>
<tr><th id="406">406</th><td>    }</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <a class="local col1 ref" href="#81DefinedLanes" title='DefinedLanes' data-ref="81DefinedLanes">DefinedLanes</a>;</td></tr>
<tr><th id="408">408</th><td>  }</td></tr>
<tr><th id="409">409</th><td>  <b>if</b> (<a class="local col8 ref" href="#78DefMI" title='DefMI' data-ref="78DefMI">DefMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13isImplicitDefEv" title='llvm::MachineInstr::isImplicitDef' data-ref="_ZNK4llvm12MachineInstr13isImplicitDefEv">isImplicitDef</a>() || <a class="local col7 ref" href="#77Def" title='Def' data-ref="77Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="410">410</th><td>    <b>return</b> <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Def.getSubReg() == 0 &amp;&amp; &quot;Should not have subregister defs in machine SSA phase&quot;) ? void (0) : __assert_fail (&quot;Def.getSubReg() == 0 &amp;&amp; \&quot;Should not have subregister defs in machine SSA phase\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 413, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#77Def" title='Def' data-ref="77Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="413">413</th><td>         <q>"Should not have subregister defs in machine SSA phase"</q>);</td></tr>
<tr><th id="414">414</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col6 ref" href="#76Reg" title='Reg' data-ref="76Reg">Reg</a>);</td></tr>
<tr><th id="415">415</th><td>}</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td><a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialUsedLanes' data-type='llvm::LaneBitmask (anonymous namespace)::DetectDeadLanes::determineInitialUsedLanes(unsigned int Reg)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj">determineInitialUsedLanes</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="89Reg" title='Reg' data-type='unsigned int' data-ref="89Reg">Reg</dfn>) {</td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col0 decl" id="90UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="90UsedLanes">UsedLanes</dfn> = <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a>::<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmask7getNoneEv" title='llvm::LaneBitmask::getNone' data-ref="_ZN4llvm11LaneBitmask7getNoneEv">getNone</a>();</td></tr>
<tr><th id="419">419</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="91MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>)) {</td></tr>
<tr><th id="420">420</th><td>    <b>if</b> (!<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>())</td></tr>
<tr><th id="421">421</th><td>      <b>continue</b>;</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="92UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="92UseMI">UseMI</dfn> = *<a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="424">424</th><td>    <b>if</b> (<a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isKillEv" title='llvm::MachineInstr::isKill' data-ref="_ZNK4llvm12MachineInstr6isKillEv">isKill</a>())</td></tr>
<tr><th id="425">425</th><td>      <b>continue</b>;</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="93SubReg" title='SubReg' data-type='unsigned int' data-ref="93SubReg">SubReg</dfn> = <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="428">428</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>)) {</td></tr>
<tr><th id="429">429</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (UseMI.getDesc().getNumDefs() == 1) ? void (0) : __assert_fail (&quot;UseMI.getDesc().getNumDefs() == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/CodeGen/DetectDeadLanes.cpp&quot;, 429, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref" href="../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc10getNumDefsEv" title='llvm::MCInstrDesc::getNumDefs' data-ref="_ZNK4llvm11MCInstrDesc10getNumDefsEv">getNumDefs</a>() == <var>1</var>);</td></tr>
<tr><th id="430">430</th><td>      <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="94Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="94Def">Def</dfn> = *<a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZNK4llvm12MachineInstr4defsEv">defs</a>().<a class="ref" href="../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5beginEv" title='llvm::iterator_range::begin' data-ref="_ZNK4llvm14iterator_range5beginEv">begin</a>();</td></tr>
<tr><th id="431">431</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="95DefReg" title='DefReg' data-type='unsigned int' data-ref="95DefReg">DefReg</dfn> = <a class="local col4 ref" href="#94Def" title='Def' data-ref="94Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="432">432</th><td>      <i>// The used lanes of COPY-like instruction operands are determined by the</i></td></tr>
<tr><th id="433">433</th><td><i>      // following dataflow analysis.</i></td></tr>
<tr><th id="434">434</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col5 ref" href="#95DefReg" title='DefReg' data-ref="95DefReg">DefReg</a>)) {</td></tr>
<tr><th id="435">435</th><td>        <i>// But ignore copies across incompatible register classes.</i></td></tr>
<tr><th id="436">436</th><td>        <em>bool</em> <dfn class="local col6 decl" id="96CrossCopy" title='CrossCopy' data-type='bool' data-ref="96CrossCopy">CrossCopy</dfn> = <b>false</b>;</td></tr>
<tr><th id="437">437</th><td>        <b>if</b> (<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>)) {</td></tr>
<tr><th id="438">438</th><td>          <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="97DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="97DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col5 ref" href="#95DefReg" title='DefReg' data-ref="95DefReg">DefReg</a>);</td></tr>
<tr><th id="439">439</th><td>          <a class="local col6 ref" href="#96CrossCopy" title='CrossCopy' data-ref="96CrossCopy">CrossCopy</a> = <a class="tu ref" href="#_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE" title='isCrossCopy' data-use='c' data-ref="_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE">isCrossCopy</a>(*<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>, <a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>, <a class="local col7 ref" href="#97DstRC" title='DstRC' data-ref="97DstRC">DstRC</a>, <a class="local col1 ref" href="#91MO" title='MO' data-ref="91MO">MO</a>);</td></tr>
<tr><th id="440">440</th><td>          <b>if</b> (<a class="local col6 ref" href="#96CrossCopy" title='CrossCopy' data-ref="96CrossCopy">CrossCopy</a>)</td></tr>
<tr><th id="441">441</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Copy across incompatible classes: &quot; &lt;&lt; UseMI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Copy across incompatible classes: "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col2 ref" href="#92UseMI" title='UseMI' data-ref="92UseMI">UseMI</a>);</td></tr>
<tr><th id="442">442</th><td>        }</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>        <b>if</b> (!<a class="local col6 ref" href="#96CrossCopy" title='CrossCopy' data-ref="96CrossCopy">CrossCopy</a>)</td></tr>
<tr><th id="445">445</th><td>          <b>continue</b>;</td></tr>
<tr><th id="446">446</th><td>      }</td></tr>
<tr><th id="447">447</th><td>    }</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>    <i>// Shortcut: All lanes are used.</i></td></tr>
<tr><th id="450">450</th><td>    <b>if</b> (<a class="local col3 ref" href="#93SubReg" title='SubReg' data-ref="93SubReg">SubReg</a> == <var>0</var>)</td></tr>
<tr><th id="451">451</th><td>      <b>return</b> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj" title='llvm::MachineRegisterInfo::getMaxLaneMaskForVReg' data-ref="_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegEj">getMaxLaneMaskForVReg</a>(<a class="local col9 ref" href="#89Reg" title='Reg' data-ref="89Reg">Reg</a>);</td></tr>
<tr><th id="452">452</th><td></td></tr>
<tr><th id="453">453</th><td>    <a class="local col0 ref" href="#90UsedLanes" title='UsedLanes' data-ref="90UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm11LaneBitmaskoRES0_" title='llvm::LaneBitmask::operator|=' data-ref="_ZN4llvm11LaneBitmaskoRES0_">|=</a> <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col3 ref" href="#93SubReg" title='SubReg' data-ref="93SubReg">SubReg</a>);</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td>  <b>return</b> <a class="local col0 ref" href="#90UsedLanes" title='UsedLanes' data-ref="90UsedLanes">UsedLanes</a>;</td></tr>
<tr><th id="456">456</th><td>}</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE" title='(anonymous namespace)::DetectDeadLanes::isUndefRegAtInput' data-type='bool (anonymous namespace)::DetectDeadLanes::isUndefRegAtInput(const llvm::MachineOperand &amp; MO, const (anonymous namespace)::VRegInfo &amp; RegInfo) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE">isUndefRegAtInput</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="98MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="98MO">MO</dfn>,</td></tr>
<tr><th id="459">459</th><td>                                        <em>const</em> <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col9 decl" id="99RegInfo" title='RegInfo' data-type='const (anonymous namespace)::VRegInfo &amp;' data-ref="99RegInfo">RegInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="460">460</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="100SubReg" title='SubReg' data-type='unsigned int' data-ref="100SubReg">SubReg</dfn> = <a class="local col8 ref" href="#98MO" title='MO' data-ref="98MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="461">461</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col1 decl" id="101Mask" title='Mask' data-type='llvm::LaneBitmask' data-ref="101Mask">Mask</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj" title='llvm::TargetRegisterInfo::getSubRegIndexLaneMask' data-ref="_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj">getSubRegIndexLaneMask</a>(<a class="local col0 ref" href="#100SubReg" title='SubReg' data-ref="100SubReg">SubReg</a>);</td></tr>
<tr><th id="462">462</th><td>  <b>return</b> (<a class="local col9 ref" href="#99RegInfo" title='RegInfo' data-ref="99RegInfo">RegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='m' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col9 ref" href="#99RegInfo" title='RegInfo' data-ref="99RegInfo">RegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmaskanES0_" title='llvm::LaneBitmask::operator&amp;' data-ref="_ZNK4llvm11LaneBitmaskanES0_">&amp;</a> <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col1 ref" href="#101Mask" title='Mask' data-ref="101Mask">Mask</a>).<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>();</td></tr>
<tr><th id="463">463</th><td>}</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb" title='(anonymous namespace)::DetectDeadLanes::isUndefInput' data-type='bool (anonymous namespace)::DetectDeadLanes::isUndefInput(const llvm::MachineOperand &amp; MO, bool * CrossCopy) const' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb">isUndefInput</dfn>(<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="102MO">MO</dfn>,</td></tr>
<tr><th id="466">466</th><td>                                   <em>bool</em> *<dfn class="local col3 decl" id="103CrossCopy" title='CrossCopy' data-type='bool *' data-ref="103CrossCopy">CrossCopy</dfn>) <em>const</em> {</td></tr>
<tr><th id="467">467</th><td>  <b>if</b> (!<a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="468">468</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="469">469</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="104MI">MI</dfn> = *<a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="470">470</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL14lowersToCopiesRKN4llvm12MachineInstrE" title='lowersToCopies' data-use='c' data-ref="_ZL14lowersToCopiesRKN4llvm12MachineInstrE">lowersToCopies</a>(<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI">MI</a>))</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="472">472</th><td>  <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="105Def" title='Def' data-type='const llvm::MachineOperand &amp;' data-ref="105Def">Def</dfn> = <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="473">473</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106DefReg" title='DefReg' data-type='unsigned int' data-ref="106DefReg">DefReg</dfn> = <a class="local col5 ref" href="#105Def" title='Def' data-ref="105Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="474">474</th><td>  <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg">DefReg</a>))</td></tr>
<tr><th id="475">475</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="476">476</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="107DefRegIdx" title='DefRegIdx' data-type='unsigned int' data-ref="107DefRegIdx">DefRegIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg">DefReg</a>);</td></tr>
<tr><th id="477">477</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4testEj" title='llvm::BitVector::test' data-ref="_ZNK4llvm9BitVector4testEj">test</a>(<a class="local col7 ref" href="#107DefRegIdx" title='DefRegIdx' data-ref="107DefRegIdx">DefRegIdx</a>))</td></tr>
<tr><th id="478">478</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col8 decl" id="108DefRegInfo" title='DefRegInfo' data-type='const (anonymous namespace)::VRegInfo &amp;' data-ref="108DefRegInfo">DefRegInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col7 ref" href="#107DefRegIdx" title='DefRegIdx' data-ref="107DefRegIdx">DefRegIdx</a>];</td></tr>
<tr><th id="481">481</th><td>  <a class="type" href="../../include/llvm/MC/LaneBitmask.h.html#llvm::LaneBitmask" title='llvm::LaneBitmask' data-ref="llvm::LaneBitmask">LaneBitmask</a> <dfn class="local col9 decl" id="109UsedLanes" title='UsedLanes' data-type='llvm::LaneBitmask' data-ref="109UsedLanes">UsedLanes</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanes' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE">transferUsedLanes</a>(<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI">MI</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#108DefRegInfo" title='DefRegInfo' data-ref="108DefRegInfo">DefRegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a>, <a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO">MO</a>);</td></tr>
<tr><th id="482">482</th><td>  <b>if</b> (<a class="local col9 ref" href="#109UsedLanes" title='UsedLanes' data-ref="109UsedLanes">UsedLanes</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask3anyEv" title='llvm::LaneBitmask::any' data-ref="_ZNK4llvm11LaneBitmask3anyEv">any</a>())</td></tr>
<tr><th id="483">483</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110MOReg" title='MOReg' data-type='unsigned int' data-ref="110MOReg">MOReg</dfn> = <a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="486">486</th><td>  <b>if</b> (<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#110MOReg" title='MOReg' data-ref="110MOReg">MOReg</a>)) {</td></tr>
<tr><th id="487">487</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="111DstRC" title='DstRC' data-type='const llvm::TargetRegisterClass *' data-ref="111DstRC">DstRC</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#106DefReg" title='DefReg' data-ref="106DefReg">DefReg</a>);</td></tr>
<tr><th id="488">488</th><td>    *<a class="local col3 ref" href="#103CrossCopy" title='CrossCopy' data-ref="103CrossCopy">CrossCopy</a> = <a class="tu ref" href="#_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE" title='isCrossCopy' data-use='c' data-ref="_ZL11isCrossCopyRKN4llvm19MachineRegisterInfoERKNS_12MachineInstrEPKNS_19TargetRegisterClassERKNS_14MachineOperandE">isCrossCopy</a>(*<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>, <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI">MI</a>, <a class="local col1 ref" href="#111DstRC" title='DstRC' data-ref="111DstRC">DstRC</a>, <a class="local col2 ref" href="#102MO" title='MO' data-ref="102MO">MO</a>);</td></tr>
<tr><th id="489">489</th><td>  }</td></tr>
<tr><th id="490">490</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="491">491</th><td>}</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE" title='(anonymous namespace)::DetectDeadLanes::runOnce' data-type='bool (anonymous namespace)::DetectDeadLanes::runOnce(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE">runOnce</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="112MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="112MF">MF</dfn>) {</td></tr>
<tr><th id="494">494</th><td>  <i>// First pass: Populate defs/uses of vregs with initial values</i></td></tr>
<tr><th id="495">495</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="113NumVirtRegs">NumVirtRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="496">496</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="114RegIdx" title='RegIdx' data-type='unsigned int' data-ref="114RegIdx">RegIdx</dfn> = <var>0</var>; <a class="local col4 ref" href="#114RegIdx" title='RegIdx' data-ref="114RegIdx">RegIdx</a> &lt; <a class="local col3 ref" href="#113NumVirtRegs" title='NumVirtRegs' data-ref="113NumVirtRegs">NumVirtRegs</a>; ++<a class="local col4 ref" href="#114RegIdx" title='RegIdx' data-ref="114RegIdx">RegIdx</a>) {</td></tr>
<tr><th id="497">497</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="115Reg" title='Reg' data-type='unsigned int' data-ref="115Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col4 ref" href="#114RegIdx" title='RegIdx' data-ref="114RegIdx">RegIdx</a>);</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>    <i>// Determine used/defined lanes and add copy instructions to worklist.</i></td></tr>
<tr><th id="500">500</th><td>    <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col6 decl" id="116Info" title='Info' data-type='(anonymous namespace)::VRegInfo &amp;' data-ref="116Info">Info</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col4 ref" href="#114RegIdx" title='RegIdx' data-ref="114RegIdx">RegIdx</a>];</td></tr>
<tr><th id="501">501</th><td>    <a class="local col6 ref" href="#116Info" title='Info' data-ref="116Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='w' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialDefinedLanes' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj">determineInitialDefinedLanes</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>);</td></tr>
<tr><th id="502">502</th><td>    <a class="local col6 ref" href="#116Info" title='Info' data-ref="116Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='w' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::operator=' data-ref="_ZN4llvm11LaneBitmaskaSEOS0_">=</a> <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj" title='(anonymous namespace)::DetectDeadLanes::determineInitialUsedLanes' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj">determineInitialUsedLanes</a>(<a class="local col5 ref" href="#115Reg" title='Reg' data-ref="115Reg">Reg</a>);</td></tr>
<tr><th id="503">503</th><td>  }</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <i>// Iterate as long as defined lanes/used lanes keep changing.</i></td></tr>
<tr><th id="506">506</th><td>  <b>while</b> (!<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::Worklist" title='(anonymous namespace)::DetectDeadLanes::Worklist' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::Worklist">Worklist</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNKSt5deque5emptyEv" title='std::deque::empty' data-ref="_ZNKSt5deque5emptyEv">empty</a>()) {</td></tr>
<tr><th id="507">507</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="117RegIdx" title='RegIdx' data-type='unsigned int' data-ref="117RegIdx">RegIdx</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::Worklist" title='(anonymous namespace)::DetectDeadLanes::Worklist' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::Worklist">Worklist</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque5frontEv" title='std::deque::front' data-ref="_ZNSt5deque5frontEv">front</a>();</td></tr>
<tr><th id="508">508</th><td>    <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::Worklist" title='(anonymous namespace)::DetectDeadLanes::Worklist' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::Worklist">Worklist</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_deque.h.html#_ZNSt5deque9pop_frontEv" title='std::deque::pop_front' data-ref="_ZNSt5deque9pop_frontEv">pop_front</a>();</td></tr>
<tr><th id="509">509</th><td>    <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEj">reset</a>(<a class="local col7 ref" href="#117RegIdx" title='RegIdx' data-ref="117RegIdx">RegIdx</a>);</td></tr>
<tr><th id="510">510</th><td>    <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col8 decl" id="118Info" title='Info' data-type='(anonymous namespace)::VRegInfo &amp;' data-ref="118Info">Info</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col7 ref" href="#117RegIdx" title='RegIdx' data-ref="117RegIdx">RegIdx</a>];</td></tr>
<tr><th id="511">511</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="119Reg" title='Reg' data-type='unsigned int' data-ref="119Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col7 ref" href="#117RegIdx" title='RegIdx' data-ref="117RegIdx">RegIdx</a>);</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>    <i>// Transfer UsedLanes to operands of DefMI (backwards dataflow).</i></td></tr>
<tr><th id="514">514</th><td>    <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="120Def" title='Def' data-type='llvm::MachineOperand &amp;' data-ref="120Def">Def</dfn> = <a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo20defusechain_iteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9def_beginEj" title='llvm::MachineRegisterInfo::def_begin' data-ref="_ZNK4llvm19MachineRegisterInfo9def_beginEj">def_begin</a>(<a class="local col9 ref" href="#119Reg" title='Reg' data-ref="119Reg">Reg</a>);</td></tr>
<tr><th id="515">515</th><td>    <em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="121MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="121MI">MI</dfn> = *<a class="local col0 ref" href="#120Def" title='Def' data-ref="120Def">Def</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZN4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="516">516</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferUsedLanesStep' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE">transferUsedLanesStep</a>(<a class="local col1 ref" href="#121MI" title='MI' data-ref="121MI">MI</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#118Info" title='Info' data-ref="118Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a>);</td></tr>
<tr><th id="517">517</th><td>    <i>// Transfer DefinedLanes to users of Reg (forward dataflow).</i></td></tr>
<tr><th id="518">518</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="122MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="122MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj" title='llvm::MachineRegisterInfo::use_nodbg_operands' data-ref="_ZNK4llvm19MachineRegisterInfo18use_nodbg_operandsEj">use_nodbg_operands</a>(<a class="local col9 ref" href="#119Reg" title='Reg' data-ref="119Reg">Reg</a>))</td></tr>
<tr><th id="519">519</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE" title='(anonymous namespace)::DetectDeadLanes::transferDefinedLanesStep' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE">transferDefinedLanesStep</a>(<a class="local col2 ref" href="#122MO" title='MO' data-ref="122MO">MO</a>, <a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col8 ref" href="#118Info" title='Info' data-ref="118Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a>);</td></tr>
<tr><th id="520">520</th><td>  }</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Defined/Used lanes:\n&quot;; for (unsigned RegIdx = 0; RegIdx &lt; NumVirtRegs; ++RegIdx) { unsigned Reg = TargetRegisterInfo::index2VirtReg(RegIdx); const VRegInfo &amp;Info = VRegInfos[RegIdx]; dbgs() &lt;&lt; printReg(Reg, nullptr) &lt;&lt; &quot; Used: &quot; &lt;&lt; PrintLaneMask(Info.UsedLanes) &lt;&lt; &quot; Def: &quot; &lt;&lt; PrintLaneMask(Info.DefinedLanes) &lt;&lt; &apos;\n&apos;; } dbgs() &lt;&lt; &quot;\n&quot;;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Defined/Used lanes:\n"</q>; <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="123RegIdx" title='RegIdx' data-type='unsigned int' data-ref="123RegIdx">RegIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="523">523</th><td>                                                     <a class="local col3 ref" href="#522" title='RegIdx' data-ref="123RegIdx">RegIdx</a> &lt; <a class="local col3 ref" href="#113NumVirtRegs" title='NumVirtRegs' data-ref="113NumVirtRegs">NumVirtRegs</a>;</td></tr>
<tr><th id="524">524</th><td>                                                     ++<a class="local col3 ref" href="#522" title='RegIdx' data-ref="123RegIdx">RegIdx</a>) {</td></tr>
<tr><th id="525">525</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="124Reg" title='Reg' data-type='unsigned int' data-ref="124Reg">Reg</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13index2VirtRegEj" title='llvm::TargetRegisterInfo::index2VirtReg' data-ref="_ZN4llvm18TargetRegisterInfo13index2VirtRegEj">index2VirtReg</a>(<a class="local col3 ref" href="#522" title='RegIdx' data-ref="123RegIdx">RegIdx</a>);</td></tr>
<tr><th id="526">526</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col5 decl" id="125Info" title='Info' data-type='const (anonymous namespace)::VRegInfo &amp;' data-ref="125Info">Info</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col3 ref" href="#522" title='RegIdx' data-ref="123RegIdx">RegIdx</a>];</td></tr>
<tr><th id="527">527</th><td>    <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE" title='llvm::printReg' data-ref="_ZN4llvm8printRegEjPKNS_18TargetRegisterInfoEjPKNS_19MachineRegisterInfoE">printReg</a>(<a class="local col4 ref" href="#522" title='Reg' data-ref="124Reg">Reg</a>, <b>nullptr</b>)</td></tr>
<tr><th id="528">528</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Used: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#522" title='Info' data-ref="125Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a>)</td></tr>
<tr><th id="529">529</th><td>           <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Def: "</q> <a class="ref" href="../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE" title='llvm::PrintLaneMask' data-ref="_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE">PrintLaneMask</a>(<a class="ref fake" href="../../include/llvm/MC/LaneBitmask.h.html#39" title='llvm::LaneBitmask::LaneBitmask' data-ref="_ZN4llvm11LaneBitmaskC1ERKS0_"></a><a class="local col5 ref" href="#522" title='Info' data-ref="125Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::DefinedLanes" title='(anonymous namespace)::VRegInfo::DefinedLanes' data-use='r' data-ref="(anonymousnamespace)::VRegInfo::DefinedLanes">DefinedLanes</a>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="530">530</th><td>  } <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;);</td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td>  <em>bool</em> <dfn class="local col6 decl" id="126Again" title='Again' data-type='bool' data-ref="126Again">Again</dfn> = <b>false</b>;</td></tr>
<tr><th id="533">533</th><td>  <i>// Mark operands as dead/unused.</i></td></tr>
<tr><th id="534">534</th><td>  <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="127MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="127MBB">MBB</dfn> : <a class="local col2 ref" href="#112MF" title='MF' data-ref="112MF">MF</a>) {</td></tr>
<tr><th id="535">535</th><td>    <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="128MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="128MI">MI</dfn> : <a class="local col7 ref" href="#127MBB" title='MBB' data-ref="127MBB">MBB</a>) {</td></tr>
<tr><th id="536">536</th><td>      <b>for</b> (<a class="type" href="../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="129MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="129MO">MO</dfn> : <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="537">537</th><td>        <b>if</b> (!<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="538">538</th><td>          <b>continue</b>;</td></tr>
<tr><th id="539">539</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="130Reg" title='Reg' data-type='unsigned int' data-ref="130Reg">Reg</dfn> = <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="540">540</th><td>        <b>if</b> (!<a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg">Reg</a>))</td></tr>
<tr><th id="541">541</th><td>          <b>continue</b>;</td></tr>
<tr><th id="542">542</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="131RegIdx" title='RegIdx' data-type='unsigned int' data-ref="131RegIdx">RegIdx</dfn> = <a class="type" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj" title='llvm::TargetRegisterInfo::virtReg2Index' data-ref="_ZN4llvm18TargetRegisterInfo13virtReg2IndexEj">virtReg2Index</a>(<a class="local col0 ref" href="#130Reg" title='Reg' data-ref="130Reg">Reg</a>);</td></tr>
<tr><th id="543">543</th><td>        <em>const</em> <a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a> &amp;<dfn class="local col2 decl" id="132RegInfo" title='RegInfo' data-type='const (anonymous namespace)::VRegInfo &amp;' data-ref="132RegInfo">RegInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>[<a class="local col1 ref" href="#131RegIdx" title='RegIdx' data-ref="131RegIdx">RegIdx</a>];</td></tr>
<tr><th id="544">544</th><td>        <b>if</b> (<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; !<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>() &amp;&amp; <a class="local col2 ref" href="#132RegInfo" title='RegInfo' data-ref="132RegInfo">RegInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::VRegInfo::UsedLanes" title='(anonymous namespace)::VRegInfo::UsedLanes' data-use='m' data-ref="(anonymousnamespace)::VRegInfo::UsedLanes">UsedLanes</a>.<a class="ref" href="../../include/llvm/MC/LaneBitmask.h.html#_ZNK4llvm11LaneBitmask4noneEv" title='llvm::LaneBitmask::none' data-ref="_ZNK4llvm11LaneBitmask4noneEv">none</a>()) {</td></tr>
<tr><th id="545">545</th><td>          <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Marking operand &apos;&quot; &lt;&lt; MO &lt;&lt; &quot;&apos; as dead in &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="546">546</th><td>                     <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Marking operand '"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' as dead in "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>);</td></tr>
<tr><th id="547">547</th><td>          <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>();</td></tr>
<tr><th id="548">548</th><td>        }</td></tr>
<tr><th id="549">549</th><td>        <b>if</b> (<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8readsRegEv" title='llvm::MachineOperand::readsReg' data-ref="_ZNK4llvm14MachineOperand8readsRegEv">readsReg</a>()) {</td></tr>
<tr><th id="550">550</th><td>          <em>bool</em> <dfn class="local col3 decl" id="133CrossCopy" title='CrossCopy' data-type='bool' data-ref="133CrossCopy">CrossCopy</dfn> = <b>false</b>;</td></tr>
<tr><th id="551">551</th><td>          <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE" title='(anonymous namespace)::DetectDeadLanes::isUndefRegAtInput' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE">isUndefRegAtInput</a>(<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>, <a class="local col2 ref" href="#132RegInfo" title='RegInfo' data-ref="132RegInfo">RegInfo</a>)) {</td></tr>
<tr><th id="552">552</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Marking operand &apos;&quot; &lt;&lt; MO &lt;&lt; &quot;&apos; as undef in &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="553">553</th><td>                       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Marking operand '"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' as undef in "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>);</td></tr>
<tr><th id="554">554</th><td>            <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="555">555</th><td>          } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb" title='(anonymous namespace)::DetectDeadLanes::isUndefInput' data-use='c' data-ref="_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb">isUndefInput</a>(<a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>, &amp;<a class="local col3 ref" href="#133CrossCopy" title='CrossCopy' data-ref="133CrossCopy">CrossCopy</a>)) {</td></tr>
<tr><th id="556">556</th><td>            <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Marking operand &apos;&quot; &lt;&lt; MO &lt;&lt; &quot;&apos; as undef in &quot; &lt;&lt; MI; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>()</td></tr>
<tr><th id="557">557</th><td>                       <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Marking operand '"</q> <a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_14MachineOperandE">&lt;&lt;</a> <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' as undef in "</q> <a class="ref" href="../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#128MI" title='MI' data-ref="128MI">MI</a>);</td></tr>
<tr><th id="558">558</th><td>            <a class="local col9 ref" href="#129MO" title='MO' data-ref="129MO">MO</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand10setIsUndefEb" title='llvm::MachineOperand::setIsUndef' data-ref="_ZN4llvm14MachineOperand10setIsUndefEb">setIsUndef</a>();</td></tr>
<tr><th id="559">559</th><td>            <b>if</b> (<a class="local col3 ref" href="#133CrossCopy" title='CrossCopy' data-ref="133CrossCopy">CrossCopy</a>)</td></tr>
<tr><th id="560">560</th><td>              <a class="local col6 ref" href="#126Again" title='Again' data-ref="126Again">Again</a> = <b>true</b>;</td></tr>
<tr><th id="561">561</th><td>          }</td></tr>
<tr><th id="562">562</th><td>        }</td></tr>
<tr><th id="563">563</th><td>      }</td></tr>
<tr><th id="564">564</th><td>    }</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td>  <b>return</b> <a class="local col6 ref" href="#126Again" title='Again' data-ref="126Again">Again</a>;</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::DetectDeadLanes" title='(anonymous namespace)::DetectDeadLanes' data-ref="(anonymousnamespace)::DetectDeadLanes">DetectDeadLanes</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::DetectDeadLanes::runOnMachineFunction' data-type='bool (anonymous namespace)::DetectDeadLanes::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="134MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="134MF">MF</dfn>) {</td></tr>
<tr><th id="571">571</th><td>  <i>// Don't bother if we won't track subregister liveness later.  This pass is</i></td></tr>
<tr><th id="572">572</th><td><i>  // required for correctness if subregister liveness is enabled because the</i></td></tr>
<tr><th id="573">573</th><td><i>  // register coalescer cannot deal with hidden dead defs. However without</i></td></tr>
<tr><th id="574">574</th><td><i>  // subregister liveness enabled, the expected benefits of this pass are small</i></td></tr>
<tr><th id="575">575</th><td><i>  // so we safe the compile time.</i></td></tr>
<tr><th id="576">576</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='w' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#134MF" title='MF' data-ref="134MF">MF</a>.<a class="ref" href="../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="577">577</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv" title='llvm::MachineRegisterInfo::subRegLivenessEnabled' data-ref="_ZNK4llvm19MachineRegisterInfo21subRegLivenessEnabledEv">subRegLivenessEnabled</a>()) {</td></tr>
<tr><th id="578">578</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;detect-dead-lanes&quot;)) { dbgs() &lt;&lt; &quot;Skipping Detect dead lanes pass\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Skipping Detect dead lanes pass\n"</q>);</td></tr>
<tr><th id="579">579</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="580">580</th><td>  }</td></tr>
<tr><th id="581">581</th><td></td></tr>
<tr><th id="582">582</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::TRI" title='(anonymous namespace)::DetectDeadLanes::TRI' data-use='w' data-ref="(anonymousnamespace)::DetectDeadLanes::TRI">TRI</a> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv" title='llvm::MachineRegisterInfo::getTargetRegisterInfo' data-ref="_ZNK4llvm19MachineRegisterInfo21getTargetRegisterInfoEv">getTargetRegisterInfo</a>();</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135NumVirtRegs" title='NumVirtRegs' data-type='unsigned int' data-ref="135NumVirtRegs">NumVirtRegs</dfn> = <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::MRI" title='(anonymous namespace)::DetectDeadLanes::MRI' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::MRI">MRI</a>-&gt;<a class="ref" href="../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>();</td></tr>
<tr><th id="585">585</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='w' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a> = <b>new</b> <a class="tu ref fake" href="#52" title='(anonymous namespace)::VRegInfo::VRegInfo' data-use='c' data-ref="_ZN12_GLOBAL__N_18VRegInfoC1Ev"></a><a class="tu type" href="#(anonymousnamespace)::VRegInfo" title='(anonymous namespace)::VRegInfo' data-ref="(anonymousnamespace)::VRegInfo">VRegInfo</a>[<a class="local col5 ref" href="#135NumVirtRegs" title='NumVirtRegs' data-ref="135NumVirtRegs">NumVirtRegs</a>];</td></tr>
<tr><th id="586">586</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col5 ref" href="#135NumVirtRegs" title='NumVirtRegs' data-ref="135NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="587">587</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector6resizeEjb" title='llvm::BitVector::resize' data-ref="_ZN4llvm9BitVector6resizeEjb">resize</a>(<a class="local col5 ref" href="#135NumVirtRegs" title='NumVirtRegs' data-ref="135NumVirtRegs">NumVirtRegs</a>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136Again" title='Again' data-type='bool' data-ref="136Again">Again</dfn>;</td></tr>
<tr><th id="590">590</th><td>  <b>do</b> {</td></tr>
<tr><th id="591">591</th><td>    <a class="local col6 ref" href="#136Again" title='Again' data-ref="136Again">Again</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE" title='(anonymous namespace)::DetectDeadLanes::runOnce' data-use='c' data-ref="_ZN12_GLOBAL__N_115DetectDeadLanes7runOnceERN4llvm15MachineFunctionE">runOnce</a>(<span class='refarg'><a class="local col4 ref" href="#134MF" title='MF' data-ref="134MF">MF</a></span>);</td></tr>
<tr><th id="592">592</th><td>  } <b>while</b>(<a class="local col6 ref" href="#136Again" title='Again' data-ref="136Again">Again</a>);</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::DefinedByCopy" title='(anonymous namespace)::DetectDeadLanes::DefinedByCopy' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::DefinedByCopy">DefinedByCopy</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="595">595</th><td>  <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::WorklistMembers" title='(anonymous namespace)::DetectDeadLanes::WorklistMembers' data-use='m' data-ref="(anonymousnamespace)::DetectDeadLanes::WorklistMembers">WorklistMembers</a>.<a class="ref" href="../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5clearEv" title='llvm::BitVector::clear' data-ref="_ZN4llvm9BitVector5clearEv">clear</a>();</td></tr>
<tr><th id="596">596</th><td>  <b>delete</b>[] <a class="tu member" href="#(anonymousnamespace)::DetectDeadLanes::VRegInfos" title='(anonymous namespace)::DetectDeadLanes::VRegInfos' data-use='r' data-ref="(anonymousnamespace)::DetectDeadLanes::VRegInfos">VRegInfos</a>;</td></tr>
<tr><th id="597">597</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="598">598</th><td>}</td></tr>
<tr><th id="599">599</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
