
5. Printing statistics.

=== $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:            363
   Number of public wires:           9
   Number of public wire bits:     151
   Number of memories:               1
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                 12
     $dffe                          64
     $mux                           86

=== dummy_counter ===

   Number of wires:                 23
   Number of wire bits:            172
   Number of public wires:           8
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                           32
     $dffe                          30
     $eq                            21
     $logic_not                      3
     $mux                           30
     $ne                             2
     $not                            1
     $pmux                          30
     $reduce_and                     2
     $reduce_or                      5

=== ifetch ===

   Number of wires:                 42
   Number of wire bits:            451
   Number of public wires:          36
   Number of public wire bits:     445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $mux                           30
     $not                            5
     $or                             2

=== register_1bit ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $sdffe                          1

=== design hierarchy ===

   ifetch                            1
     $paramod$f2486c22f8156b191d4f2958486e3c6079702f1e\dual_port_ram      0
     dummy_counter                   0
     register_1bit                   0

   Number of wires:                 42
   Number of wire bits:            451
   Number of public wires:          36
   Number of public wire bits:     445
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $mux                           30
     $not                            5
     $or                             2

