
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge" "*.svh"]] 
# }
# synth_design -top RLE_BlobMerging \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top RLE_BlobMerging -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25430
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 264539 ; free virtual = 439846
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RLE_BlobMerging' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/blob_merge.v:92]
INFO: [Synth 8-6157] synthesizing module 'divider' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/blob_merge.v:1367]
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/blob_merge.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/blob_merge.v:259]
INFO: [Synth 8-6155] done synthesizing module 'RLE_BlobMerging' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/blob_merge.v:92]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 263745 ; free virtual = 439053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2727.809 ; gain = 0.000 ; free physical = 264569 ; free virtual = 439878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.684 ; gain = 7.875 ; free physical = 264560 ; free virtual = 439868
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'RLE_BlobMerging'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                iSTATE15 |                            00000 |                            00000
                iSTATE12 |                            00001 |                            00001
                iSTATE19 |                            00010 |                            00111
                iSTATE25 |                            00011 |                            00101
                iSTATE24 |                            00100 |                            01000
                 iSTATE5 |                            00101 |                            00011
                iSTATE22 |                            00110 |                            01001
                 iSTATE6 |                            00111 |                            00010
                iSTATE13 |                            01000 |                            01011
                iSTATE20 |                            01001 |                            00110
                iSTATE17 |                            01010 |                            01010
                 iSTATE2 |                            01011 |                            01100
                 iSTATE1 |                            01100 |                            01101
                 iSTATE0 |                            01101 |                            11100
                 iSTATE8 |                            01110 |                            11011
                iSTATE11 |                            01111 |                            10111
                iSTATE10 |                            10000 |                            11010
                iSTATE14 |                            10001 |                            10110
                iSTATE21 |                            10010 |                            10101
                iSTATE16 |                            10011 |                            11001
                iSTATE23 |                            10100 |                            10100
                 iSTATE3 |                            10101 |                            10011
                 iSTATE4 |                            10110 |                            10010
                iSTATE18 |                            10111 |                            11000
                 iSTATE7 |                            11000 |                            10001
                 iSTATE9 |                            11001 |                            10000
                iSTATE26 |                            11010 |                            01111
                  iSTATE |                            11011 |                            01110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'RLE_BlobMerging'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 264334 ; free virtual = 439640
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 268   
	   2 Input   11 Bit       Adders := 31    
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               76 Bit    Registers := 1     
	               36 Bit    Registers := 12    
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 42    
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	  28 Input   18 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	  28 Input   15 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 16    
	  28 Input   11 Bit        Muxes := 28    
	  28 Input   10 Bit        Muxes := 1     
	  59 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  28 Input    4 Bit        Muxes := 2     
	  15 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
	   7 Input    1 Bit        Muxes := 1     
	  28 Input    1 Bit        Muxes := 50    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263928 ; free virtual = 439232
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263932 ; free virtual = 439236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263879 ; free virtual = 439183
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263858 ; free virtual = 439162
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |  1077|
|3     |LUT1   |    20|
|4     |LUT2   |  3321|
|5     |LUT3   |   228|
|6     |LUT4   |  1387|
|7     |LUT5   |   529|
|8     |LUT6   |   642|
|9     |FDRE   |   556|
|10    |IBUF   |    36|
|11    |OBUF   |   100|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  7897|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2735.691 ; gain = 7.883 ; free physical = 263869 ; free virtual = 439172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2735.691 ; gain = 0.000 ; free physical = 263953 ; free virtual = 439257
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RLE_BlobMerging' is not ideal for floorplanning, since the cellview 'RLE_BlobMerging' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2735.691 ; gain = 0.000 ; free physical = 263915 ; free virtual = 439218
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e41b3dbe
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:58 . Memory (MB): peak = 2735.691 ; gain = 8.012 ; free physical = 264062 ; free virtual = 439362
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/util_temp_RLE_BlobMerging_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/timing_temp_RLE_BlobMerging_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2917.496 ; gain = 181.805 ; free physical = 263614 ; free virtual = 438919
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/power_temp_RLE_BlobMerging_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/blob_merge/power_temp_RLE_BlobMerging_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:28:08 2022...
real 93.53
user 84.77
sys 11.51
