##############################################################################
## Filename:          E:\postgrad\SEECS\Thesis\ShortestPath\Virtex6\Tasks\serial_bf16x16\Design\pcores/bf_16x16_v1_00_a/data/bf_16x16_v2_1_0.pao
## Description:       Peripheral Analysis Order
## Date:              Sun Jun 23 21:04:04 2013 (by Create and Import Peripheral Wizard)
##############################################################################

lib proc_common_v3_00_a all vhdl
lib axi_lite_ipif_v1_01_a all vhdl
lib bf_16x16_v1_00_a user_logic verilog
lib bf_16x16_v1_00_a bf_16x16 vhdl
lib bf_16x16_v1_00_a BRAM_0 verilog
lib bf_16x16_v1_00_a DATAPATH verilog
lib bf_16x16_v1_00_a DesignAGU verilog
lib bf_16x16_v1_00_a DesignCounterBlock verilog
lib bf_16x16_v1_00_a DesignDRAM_ComputationalBlock verilog
lib bf_16x16_v1_00_a DesignLevel1CU verilog
lib bf_16x16_v1_00_a DesignLevel2CU verilog
lib bf_16x16_v1_00_a DesignProcessingElement verilog
lib bf_16x16_v1_00_a TheController verilog
lib bf_16x16_v1_00_a TheProcessingBlock verilog
