--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3249 paths analyzed, 636 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.873ns.
--------------------------------------------------------------------------------
Slack:                  13.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.493ns (1.253 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y58.SR     net (fanout=42)       5.838   M_reset_cond_out
    ILOGIC_X12Y58.CLK0   Tisrck                0.975   io_dip_11_IBUF
                                                       M_a_q_11
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (1.493ns logic, 5.838ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.493ns (1.253 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y59.SR     net (fanout=42)       5.838   M_reset_cond_out
    ILOGIC_X12Y59.CLK0   Tisrck                0.975   io_dip_10_IBUF
                                                       M_a_q_10
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (1.493ns logic, 5.838ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (1.256 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X10Y63.SR     net (fanout=42)       5.809   M_reset_cond_out
    ILOGIC_X10Y63.CLK0   Tisrck                0.975   io_dip_3_IBUF
                                                       M_a_q_3
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (1.493ns logic, 5.809ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (1.256 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X10Y62.SR     net (fanout=42)       5.809   M_reset_cond_out
    ILOGIC_X10Y62.CLK0   Tisrck                0.975   io_dip_2_IBUF
                                                       M_a_q_2
    -------------------------------------------------  ---------------------------
    Total                                      7.302ns (1.493ns logic, 5.809ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (1.256 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X11Y63.SR     net (fanout=42)       5.796   M_reset_cond_out
    ILOGIC_X11Y63.CLK0   Tisrck                0.975   io_dip_7_IBUF
                                                       M_a_q_7
    -------------------------------------------------  ---------------------------
    Total                                      7.289ns (1.493ns logic, 5.796ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  13.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.289ns (Levels of Logic = 0)
  Clock Path Skew:      0.496ns (1.256 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X11Y62.SR     net (fanout=42)       5.796   M_reset_cond_out
    ILOGIC_X11Y62.CLK0   Tisrck                0.975   io_dip_6_IBUF
                                                       M_a_q_6
    -------------------------------------------------  ---------------------------
    Total                                      7.289ns (1.493ns logic, 5.796ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.495ns (1.255 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X11Y61.SR     net (fanout=42)       5.599   M_reset_cond_out
    ILOGIC_X11Y61.CLK0   Tisrck                0.975   io_dip_8_IBUF
                                                       M_a_q_8
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.493ns logic, 5.599ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 0)
  Clock Path Skew:      0.495ns (1.255 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X11Y60.SR     net (fanout=42)       5.599   M_reset_cond_out
    ILOGIC_X11Y60.CLK0   Tisrck                0.975   io_dip_9_IBUF
                                                       M_a_q_9
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.493ns logic, 5.599ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.495ns (1.255 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X10Y61.SR     net (fanout=42)       5.576   M_reset_cond_out
    ILOGIC_X10Y61.CLK0   Tisrck                0.975   io_dip_5_IBUF
                                                       M_a_q_5
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.493ns logic, 5.576ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.069ns (Levels of Logic = 0)
  Clock Path Skew:      0.495ns (1.255 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X10Y60.SR     net (fanout=42)       5.576   M_reset_cond_out
    ILOGIC_X10Y60.CLK0   Tisrck                0.975   io_dip_4_IBUF
                                                       M_a_q_4
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (1.493ns logic, 5.576ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  13.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.489ns (1.249 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X9Y60.SR      net (fanout=42)       5.136   M_reset_cond_out
    ILOGIC_X9Y60.CLK0    Tisrck                0.975   io_dip_0_IBUF
                                                       M_a_q_0
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.493ns logic, 5.136ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  13.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.629ns (Levels of Logic = 0)
  Clock Path Skew:      0.489ns (1.249 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X9Y61.SR      net (fanout=42)       5.136   M_reset_cond_out
    ILOGIC_X9Y61.CLK0    Tisrck                0.975   io_dip_1_IBUF
                                                       M_a_q_1
    -------------------------------------------------  ---------------------------
    Total                                      6.629ns (1.493ns logic, 5.136ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack:                  13.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_26 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_26 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.525   tester/M_module_change_q[26]
                                                       tester/M_module_change_q_26
    SLICE_X6Y43.A3       net (fanout=2)        0.566   tester/M_module_change_q[26]
    SLICE_X6Y43.A        Tilo                  0.235   Mmux_io_led129
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>5
    SLICE_X5Y39.A1       net (fanout=1)        1.457   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (1.392ns logic, 4.640ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  13.944ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_17 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.009ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.328 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_17 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.BQ       Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_17
    SLICE_X5Y40.B1       net (fanout=2)        1.529   tester/M_module_change_q[17]
    SLICE_X5Y40.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>3
    SLICE_X5Y39.A5       net (fanout=1)        0.447   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>2
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.009ns (1.416ns logic, 4.593ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  13.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.483ns (1.243 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y51.SR     net (fanout=42)       5.000   M_reset_cond_out
    ILOGIC_X12Y51.CLK0   Tisrck                0.975   io_dip_12_IBUF
                                                       M_a_q_12
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.493ns logic, 5.000ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.493ns (Levels of Logic = 0)
  Clock Path Skew:      0.483ns (1.243 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y50.SR     net (fanout=42)       5.000   M_reset_cond_out
    ILOGIC_X12Y50.CLK0   Tisrck                0.975   io_dip_13_IBUF
                                                       M_a_q_13
    -------------------------------------------------  ---------------------------
    Total                                      6.493ns (1.493ns logic, 5.000ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  13.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_25 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.967ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_25 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.525   tester/M_module_change_q[26]
                                                       tester/M_module_change_q_25
    SLICE_X6Y43.A4       net (fanout=2)        0.501   tester/M_module_change_q[25]
    SLICE_X6Y43.A        Tilo                  0.235   Mmux_io_led129
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>5
    SLICE_X5Y39.A1       net (fanout=1)        1.457   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.967ns (1.392ns logic, 4.575ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  14.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_24 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.878ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.328 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_24 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.AQ       Tcko                  0.525   tester/M_module_change_q[26]
                                                       tester/M_module_change_q_24
    SLICE_X6Y43.A5       net (fanout=2)        0.412   tester/M_module_change_q[24]
    SLICE_X6Y43.A        Tilo                  0.235   Mmux_io_led129
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>5
    SLICE_X5Y39.A1       net (fanout=1)        1.457   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.878ns (1.392ns logic, 4.486ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_b_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.871ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.748 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_b_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y60.SR      net (fanout=42)       4.885   M_reset_cond_out
    SLICE_X17Y60.CLK     Tsrck                 0.468   M_b_q[7]
                                                       M_b_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.871ns (0.986ns logic, 4.885ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  14.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_18 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.328 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_18 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.CQ       Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_18
    SLICE_X5Y42.B1       net (fanout=2)        0.986   tester/M_module_change_q[18]
    SLICE_X5Y42.B        Tilo                  0.259   Sh36
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A6       net (fanout=1)        0.834   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>3
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.853ns (1.416ns logic, 4.437ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  14.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_b_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.841ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.748 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_b_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y60.SR      net (fanout=42)       4.885   M_reset_cond_out
    SLICE_X17Y60.CLK     Tsrck                 0.438   M_b_q[7]
                                                       M_b_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.841ns (0.956ns logic, 4.885ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  14.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_b_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.748 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_b_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y60.SR      net (fanout=42)       4.885   M_reset_cond_out
    SLICE_X17Y60.CLK     Tsrck                 0.413   M_b_q[7]
                                                       M_b_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (0.931ns logic, 4.885ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  14.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_b_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.813ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.748 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_b_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X17Y60.SR      net (fanout=42)       4.885   M_reset_cond_out
    SLICE_X17Y60.CLK     Tsrck                 0.410   M_b_q[7]
                                                       M_b_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.813ns (0.928ns logic, 4.885ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack:                  14.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.485ns (1.245 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y48.SR     net (fanout=42)       4.803   M_reset_cond_out
    ILOGIC_X12Y48.CLK0   Tisrck                0.975   io_dip_15_IBUF
                                                       M_a_q_15
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.493ns logic, 4.803ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_a_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.296ns (Levels of Logic = 0)
  Clock Path Skew:      0.485ns (1.245 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_a_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    ILOGIC_X12Y49.SR     net (fanout=42)       4.803   M_reset_cond_out
    ILOGIC_X12Y49.CLK0   Tisrck                0.975   io_dip_14_IBUF
                                                       M_a_q_14
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.493ns logic, 4.803ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_26 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.321 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_26 to tester/M_test_modules_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.CQ       Tcko                  0.525   tester/M_module_change_q[26]
                                                       tester/M_module_change_q_26
    SLICE_X6Y43.A3       net (fanout=2)        0.566   tester/M_module_change_q[26]
    SLICE_X6Y43.A        Tilo                  0.235   Mmux_io_led129
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>5
    SLICE_X5Y39.A1       net (fanout=1)        1.457   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X5Y39.AX       net (fanout=2)        0.540   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X5Y39.CLK      Tdick                 0.114   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.703ns (1.392ns logic, 4.311ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  14.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_17 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.019ns (0.321 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_17 to tester/M_test_modules_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y41.BQ       Tcko                  0.525   tester/M_module_change_q[19]
                                                       tester/M_module_change_q_17
    SLICE_X5Y40.B1       net (fanout=2)        1.529   tester/M_module_change_q[17]
    SLICE_X5Y40.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd2_2
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>3
    SLICE_X5Y39.A5       net (fanout=1)        0.447   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>2
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X5Y39.AX       net (fanout=2)        0.540   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X5Y39.CLK      Tdick                 0.114   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (1.416ns logic, 4.264ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_6 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.664ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.328 - 0.340)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_6 to tester/M_test_modules_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y38.CQ       Tcko                  0.525   tester/M_module_change_q[7]
                                                       tester/M_module_change_q_6
    SLICE_X5Y39.D1       net (fanout=2)        1.272   tester/M_module_change_q[6]
    SLICE_X5Y39.D        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>2
    SLICE_X5Y39.A3       net (fanout=1)        0.359   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>1
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X3Y39.DX       net (fanout=2)        0.869   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X3Y39.CLK      Tdick                 0.114   M_test_modules_q_FSM_FFd4
                                                       tester/M_test_modules_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.664ns (1.416ns logic, 4.248ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_b_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.661ns (Levels of Logic = 0)
  Clock Path Skew:      -0.012ns (0.748 - 0.760)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_b_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y17.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y61.SR      net (fanout=42)       4.675   M_reset_cond_out
    SLICE_X13Y61.CLK     Tsrck                 0.468   M_b_q[11]
                                                       M_b_q_11
    -------------------------------------------------  ---------------------------
    Total                                      5.661ns (0.986ns logic, 4.675ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  14.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_module_change_q_25 (FF)
  Destination:          tester/M_test_modules_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.321 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_module_change_q_25 to tester/M_test_modules_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y43.BQ       Tcko                  0.525   tester/M_module_change_q[26]
                                                       tester/M_module_change_q_25
    SLICE_X6Y43.A4       net (fanout=2)        0.501   tester/M_module_change_q[25]
    SLICE_X6Y43.A        Tilo                  0.235   Mmux_io_led129
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>5
    SLICE_X5Y39.A1       net (fanout=1)        1.457   tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>4
    SLICE_X5Y39.A        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_module_change_q[26]_GND_3_o_equal_61_o<26>6
    SLICE_X5Y39.B1       net (fanout=5)        1.748   tester/M_module_change_q[26]_GND_3_o_equal_61_o
    SLICE_X5Y39.B        Tilo                  0.259   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4-In1
    SLICE_X5Y39.AX       net (fanout=2)        0.540   tester/M_test_modules_q_FSM_FFd4-In
    SLICE_X5Y39.CLK      Tdick                 0.114   tester/M_test_modules_q_FSM_FFd4_1
                                                       tester/M_test_modules_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                      5.638ns (1.392ns logic, 4.246ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_0_IBUF/CLK0
  Logical resource: M_a_q_0/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_0_IBUF/SR
  Logical resource: M_a_q_0/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_1_IBUF/CLK0
  Logical resource: M_a_q_1/CLK0
  Location pin: ILOGIC_X9Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_1_IBUF/SR
  Logical resource: M_a_q_1/SR
  Location pin: ILOGIC_X9Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_2_IBUF/CLK0
  Logical resource: M_a_q_2/CLK0
  Location pin: ILOGIC_X10Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_2_IBUF/SR
  Logical resource: M_a_q_2/SR
  Location pin: ILOGIC_X10Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_3_IBUF/CLK0
  Logical resource: M_a_q_3/CLK0
  Location pin: ILOGIC_X10Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_3_IBUF/SR
  Logical resource: M_a_q_3/SR
  Location pin: ILOGIC_X10Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_4_IBUF/CLK0
  Logical resource: M_a_q_4/CLK0
  Location pin: ILOGIC_X10Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_4_IBUF/SR
  Logical resource: M_a_q_4/SR
  Location pin: ILOGIC_X10Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_5_IBUF/CLK0
  Logical resource: M_a_q_5/CLK0
  Location pin: ILOGIC_X10Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_5_IBUF/SR
  Logical resource: M_a_q_5/SR
  Location pin: ILOGIC_X10Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_6_IBUF/CLK0
  Logical resource: M_a_q_6/CLK0
  Location pin: ILOGIC_X11Y62.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_6_IBUF/SR
  Logical resource: M_a_q_6/SR
  Location pin: ILOGIC_X11Y62.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_7_IBUF/CLK0
  Logical resource: M_a_q_7/CLK0
  Location pin: ILOGIC_X11Y63.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_7_IBUF/SR
  Logical resource: M_a_q_7/SR
  Location pin: ILOGIC_X11Y63.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_8_IBUF/CLK0
  Logical resource: M_a_q_8/CLK0
  Location pin: ILOGIC_X11Y61.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_8_IBUF/SR
  Logical resource: M_a_q_8/SR
  Location pin: ILOGIC_X11Y61.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_9_IBUF/CLK0
  Logical resource: M_a_q_9/CLK0
  Location pin: ILOGIC_X11Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_9_IBUF/SR
  Logical resource: M_a_q_9/SR
  Location pin: ILOGIC_X11Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_10_IBUF/CLK0
  Logical resource: M_a_q_10/CLK0
  Location pin: ILOGIC_X12Y59.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_10_IBUF/SR
  Logical resource: M_a_q_10/SR
  Location pin: ILOGIC_X12Y59.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_11_IBUF/CLK0
  Logical resource: M_a_q_11/CLK0
  Location pin: ILOGIC_X12Y58.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_11_IBUF/SR
  Logical resource: M_a_q_11/SR
  Location pin: ILOGIC_X12Y58.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_12_IBUF/CLK0
  Logical resource: M_a_q_12/CLK0
  Location pin: ILOGIC_X12Y51.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_12_IBUF/SR
  Logical resource: M_a_q_12/SR
  Location pin: ILOGIC_X12Y51.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_13_IBUF/CLK0
  Logical resource: M_a_q_13/CLK0
  Location pin: ILOGIC_X12Y50.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: io_dip_13_IBUF/SR
  Logical resource: M_a_q_13/SR
  Location pin: ILOGIC_X12Y50.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_dip_14_IBUF/CLK0
  Logical resource: M_a_q_14/CLK0
  Location pin: ILOGIC_X12Y49.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.873|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3249 paths, 0 nets, and 392 connections

Design statistics:
   Minimum period:   6.873ns{1}   (Maximum frequency: 145.497MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 00:40:39 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 176 MB



