#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 21 10:35:59 2019
# Process ID: 936
# Current directory: C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9568 C:\vivado_proj\Embedded_Lab\lab_5\vivado_lab5\vivado_lab5.xpr
# Log file: C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado.log
# Journal file: C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado_lab5.xpr
INFO: [Project 1-313] Project file moved from 'D:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/vivado_proj/vivado-library', nor could it be found using path 'D:/vivado_proj/vivado-library'.
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado_lab5.ip_user_files', nor could it be found using path 'D:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado_lab5.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/vivado_proj/vivado-library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_DA2Pmod_0_0
design_1_PmodACL2_0_0

open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 921.172 ; gain = 57.355
update_compile_order -fileset sources_1
open_bd_design {C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [BD 41-52] Could not find the abstraction definition specified by the vlnv: digilentinc.com:interface:pmod_rtl:1.0 
CRITICAL WARNING: [BD 41-181] Type specified by the VLNV: 'digilentinc.com:interface:pmod_rtl:1.0', cannot be found. Interface port: 'je' cannot be created
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:user:DA2Pmod:1.0 - DA2Pmod_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- digilentinc.com:IP:PmodACL2:1.0 - PmodACL2_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: Pmod_out 
CRITICAL WARNING: [BD 41-2161] Unable to find interface <je> in cell <> while setting up interface connections during loading of BD file.
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /DA2Pmod_0/DA2clk(undef)
Successfully read diagram <design_1> from BD file <C:/vivado_proj/Embedded_Lab/lab_5/vivado_lab5/vivado_lab5.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1073.500 ; gain = 13.930
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 21 12:13:31 2019...
