

================================================================
== Vitis HLS Report for 'mod_exp_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Tue Dec  3 20:54:57 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  29.749 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|      260|  0.119 us|  7.735 us|    4|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_12_1  |        2|      257|         2|          1|          1|  1 ~ 256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     633|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    0|       0|  134446|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     129|    -|
|Register         |        -|    -|    2325|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|    2325|  135208|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      280|  220|  106400|   53200|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|       2|     254|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |         Instance         |         Module        | BRAM_18K| DSP| FF|  LUT  | URAM|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |mul_256s_256s_256_1_1_U1  |mul_256s_256s_256_1_1  |        0|   0|  0|  67223|    0|
    |mul_256s_256s_256_1_1_U2  |mul_256s_256s_256_1_1  |        0|   0|  0|  67223|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+
    |Total                     |                       |        0|   0|  0| 134446|    0|
    +--------------------------+-----------------------+---------+----+---+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+----+---+-----+------------+------------+
    |i_2_fu_164_p2                 |         +|   0|  0|   14|           9|           1|
    |ap_predicate_tran3to4_state2  |       and|   0|  0|    2|           1|           1|
    |icmp_ln1019_fu_203_p2         |      icmp|   0|  0|   92|         255|           1|
    |icmp_ln12_fu_158_p2           |      icmp|   0|  0|   11|           9|          10|
    |result_V_4_fu_225_p3          |    select|   0|  0|  256|           1|         256|
    |result_V_5_fu_231_p3          |    select|   0|  0|  256|           1|         256|
    |ap_enable_pp0                 |       xor|   0|  0|    2|           1|           2|
    +------------------------------+----------+----+---+-----+------------+------------+
    |Total                         |          |   0|  0|  633|         277|         527|
    +------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |agg_result_0_out                        |  14|          3|  256|        768|
    |ap_NS_fsm                               |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_118_p4  |   9|          2|    1|          2|
    |ap_return                               |   9|          2|    1|          2|
    |ap_sig_allocacmp_lhs_load               |   9|          2|  256|        512|
    |ap_sig_allocacmp_rhs_load               |   9|          2|  256|        512|
    |exp_buf_0_fu_80                         |   9|          2|  256|        512|
    |i_fu_72                                 |   9|          2|    9|         18|
    |lhs_fu_76                               |   9|          2|  256|        512|
    |result_V_fu_84                          |   9|          2|  256|        512|
    |rhs_fu_68                               |   9|          2|  256|        512|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 129|         28| 1805|       3869|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |UnifiedRetVal_reg_114    |    1|   0|    1|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |ap_exit_tran_regpp0      |    1|   0|    2|          1|
    |ap_return_preg           |    1|   0|    1|          0|
    |exp_buf_0_fu_80          |  256|   0|  256|          0|
    |i_fu_72                  |    9|   0|    9|          0|
    |icmp_ln1019_reg_306      |    1|   0|    1|          0|
    |icmp_ln12_reg_285        |    1|   0|    1|          0|
    |lhs_fu_76                |  256|   0|  256|          0|
    |lhs_load_reg_289         |  256|   0|  256|          0|
    |result_V_4_reg_320       |  256|   0|  256|          0|
    |result_V_fu_84           |  256|   0|  256|          0|
    |result_V_load_1_reg_315  |  256|   0|  256|          0|
    |ret_V_3_reg_310          |  256|   0|  256|          0|
    |ret_V_4_reg_300          |  256|   0|  256|          0|
    |rhs_fu_68                |  256|   0|  256|          0|
    |trunc_ln1497_reg_294     |    1|   0|    1|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 2325|   0| 2326|          1|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_return                |  out|    1|  ap_ctrl_hs|  mod_exp_Pipeline_VITIS_LOOP_12_1|  return value|
|exp                      |   in|  256|     ap_none|                               exp|        scalar|
|ret_V                    |   in|  256|     ap_none|                             ret_V|        scalar|
|agg_result_0_out         |  out|  256|      ap_vld|                  agg_result_0_out|       pointer|
|agg_result_0_out_ap_vld  |  out|    1|      ap_vld|                  agg_result_0_out|       pointer|
|result_V_1_out           |  out|  256|      ap_vld|                    result_V_1_out|       pointer|
|result_V_1_out_ap_vld    |  out|    1|      ap_vld|                    result_V_1_out|       pointer|
+-------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 2 
4 --> 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rhs = alloca i32 1"   --->   Operation 6 'alloca' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs = alloca i32 1"   --->   Operation 8 'alloca' 'lhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%exp_buf_0 = alloca i32 1"   --->   Operation 9 'alloca' 'exp_buf_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_V = alloca i32 1"   --->   Operation 10 'alloca' 'result_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%ret_V_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %ret_V"   --->   Operation 11 'read' 'ret_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%exp_read = read i256 @_ssdm_op_Read.ap_auto.i256, i256 %exp"   --->   Operation 12 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 1, i256 %result_V"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %exp_read, i256 %exp_buf_0"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 1, i256 %lhs"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i256 %ret_V_read, i256 %rhs"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 29.7>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_1 = load i9 %i" [rsa.cpp:12]   --->   Operation 19 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.66ns)   --->   "%icmp_ln12 = icmp_eq  i9 %i_1, i9 256" [rsa.cpp:12]   --->   Operation 20 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 256, i64 128"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%i_2 = add i9 %i_1, i9 1" [rsa.cpp:12]   --->   Operation 22 'add' 'i_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %fpga_resource_hint.if.then.1, void %for.body.for.end_crit_edge.exitStub" [rsa.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rhs_load = load i256 %rhs"   --->   Operation 24 'load' 'rhs_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lhs_load = load i256 %lhs"   --->   Operation 25 'load' 'lhs_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%exp_buf_0_load = load i256 %exp_buf_0"   --->   Operation 26 'load' 'exp_buf_0_load' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln1497 = trunc i256 %exp_buf_0_load"   --->   Operation 27 'trunc' 'trunc_ln1497' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (29.7ns)   --->   "%ret_V_4 = mul i256 %rhs_load, i256 %lhs_load"   --->   Operation 28 'mul' 'ret_V_4' <Predicate = (!icmp_ln12)> <Delay = 29.7> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 29.7> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_4, i64 12, i64 4, i64 18446744073709551615" [rsa.cpp:16]   --->   Operation 29 'specfucore' 'specfucore_ln16' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%r_V = partselect i255 @_ssdm_op_PartSelect.i255.i256.i32.i32, i256 %exp_buf_0_load, i32 1, i32 255"   --->   Operation 30 'partselect' 'r_V' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1669 = zext i255 %r_V"   --->   Operation 31 'zext' 'zext_ln1669' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (4.72ns)   --->   "%icmp_ln1019 = icmp_eq  i255 %r_V, i255 0"   --->   Operation 32 'icmp' 'icmp_ln1019' <Predicate = (!icmp_ln12)> <Delay = 4.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln1019, void %fpga_resource_hint.for.inc.0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub" [rsa.cpp:21]   --->   Operation 33 'br' 'br_ln21' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (29.7ns)   --->   "%ret_V_3 = mul i256 %rhs_load, i256 %rhs_load"   --->   Operation 34 'mul' 'ret_V_3' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 29.7> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 29.7> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret_V_3, i64 12, i64 4, i64 18446744073709551615" [rsa.cpp:23]   --->   Operation 35 'specfucore' 'specfucore_ln23' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %zext_ln1669, i256 %exp_buf_0" [rsa.cpp:12]   --->   Operation 36 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln12 = store i9 %i_2, i9 %i" [rsa.cpp:12]   --->   Operation 37 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.14>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%result_V_load_1 = load i256 %result_V" [rsa.cpp:15]   --->   Operation 38 'load' 'result_V_load_1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [rsa.cpp:13]   --->   Operation 39 'specpipeline' 'specpipeline_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln1633 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9"   --->   Operation 40 'specloopname' 'specloopname_ln1633' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [rsa.cpp:15]   --->   Operation 41 'specregionbegin' 'rbegin1' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin1" [rsa.cpp:17]   --->   Operation 42 'specregionend' 'rend2' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.55ns)   --->   "%result_V_4 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %result_V_load_1" [rsa.cpp:15]   --->   Operation 43 'select' 'result_V_4' <Predicate = (!icmp_ln12)> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.55ns)   --->   "%result_V_5 = select i1 %trunc_ln1497, i256 %ret_V_4, i256 %lhs_load" [rsa.cpp:15]   --->   Operation 44 'select' 'result_V_5' <Predicate = (!icmp_ln12)> <Delay = 1.55> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [rsa.cpp:21]   --->   Operation 45 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [rsa.cpp:24]   --->   Operation 46 'specregionend' 'rend' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %result_V_4, i256 %result_V" [rsa.cpp:12]   --->   Operation 47 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %result_V_5, i256 %lhs" [rsa.cpp:12]   --->   Operation 48 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln12 = store i256 %ret_V_3, i256 %rhs" [rsa.cpp:12]   --->   Operation 49 'store' 'store_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 1.58>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln12 = br void %for.body" [rsa.cpp:12]   --->   Operation 50 'br' 'br_ln12' <Predicate = (!icmp_ln12 & !icmp_ln1019)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load_1" [rsa.cpp:15]   --->   Operation 51 'write' 'write_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln15 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %result_V_1_out, i256 %result_V_4" [rsa.cpp:15]   --->   Operation 52 'write' 'write_ln15' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!icmp_ln12)> <Delay = 1.58>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %for.body.for.end_crit_edge.exitStub, i1 0, void %fpga_resource_hint.if.then.1.for.end_crit_edge.exitStub"   --->   Operation 54 'phi' 'UnifiedRetVal' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.58>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%result_V_load = load i256 %result_V"   --->   Operation 56 'load' 'result_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i256P0A, i256 %agg_result_0_out, i256 %result_V_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 58 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ exp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ret_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ result_V_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rhs                 (alloca           ) [ 011100]
i                   (alloca           ) [ 011100]
lhs                 (alloca           ) [ 011100]
exp_buf_0           (alloca           ) [ 011100]
result_V            (alloca           ) [ 011101]
ret_V_read          (read             ) [ 000000]
exp_read            (read             ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
store_ln0           (store            ) [ 000000]
br_ln0              (br               ) [ 000000]
i_1                 (load             ) [ 000000]
icmp_ln12           (icmp             ) [ 001111]
empty               (speclooptripcount) [ 000000]
i_2                 (add              ) [ 000000]
br_ln12             (br               ) [ 000000]
rhs_load            (load             ) [ 000000]
lhs_load            (load             ) [ 001100]
exp_buf_0_load      (load             ) [ 000000]
trunc_ln1497        (trunc            ) [ 001100]
ret_V_4             (mul              ) [ 001100]
specfucore_ln16     (specfucore       ) [ 000000]
r_V                 (partselect       ) [ 000000]
zext_ln1669         (zext             ) [ 000000]
icmp_ln1019         (icmp             ) [ 001100]
br_ln21             (br               ) [ 000000]
ret_V_3             (mul              ) [ 001100]
specfucore_ln23     (specfucore       ) [ 000000]
store_ln12          (store            ) [ 000000]
store_ln12          (store            ) [ 000000]
result_V_load_1     (load             ) [ 000011]
specpipeline_ln13   (specpipeline     ) [ 000000]
specloopname_ln1633 (specloopname     ) [ 000000]
rbegin1             (specregionbegin  ) [ 000000]
rend2               (specregionend    ) [ 000000]
result_V_4          (select           ) [ 000011]
result_V_5          (select           ) [ 000000]
rbegin              (specregionbegin  ) [ 000000]
rend                (specregionend    ) [ 000000]
store_ln12          (store            ) [ 000000]
store_ln12          (store            ) [ 000000]
store_ln12          (store            ) [ 000000]
br_ln12             (br               ) [ 000000]
write_ln15          (write            ) [ 000000]
write_ln15          (write            ) [ 000000]
br_ln0              (br               ) [ 000000]
UnifiedRetVal       (phi              ) [ 000010]
ret_ln0             (ret              ) [ 000000]
result_V_load       (load             ) [ 000000]
write_ln0           (write            ) [ 000000]
br_ln0              (br               ) [ 000011]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="exp">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ret_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="agg_result_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_V_1_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_1_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i256"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i255.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="rhs_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="lhs_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="exp_buf_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_buf_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="result_V_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="ret_V_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="256" slack="0"/>
<pin id="90" dir="0" index="1" bw="256" slack="0"/>
<pin id="91" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ret_V_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="exp_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="256" slack="0"/>
<pin id="96" dir="0" index="1" bw="256" slack="0"/>
<pin id="97" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="exp_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="256" slack="0"/>
<pin id="103" dir="0" index="2" bw="256" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/4 write_ln0/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln15_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="0"/>
<pin id="110" dir="0" index="2" bw="256" slack="1"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln15/4 "/>
</bind>
</comp>

<comp id="114" class="1005" name="UnifiedRetVal_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="UnifiedRetVal_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="256" slack="2"/>
<pin id="128" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_load_1/3 result_V_load/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="256" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="256" slack="0"/>
<pin id="137" dir="0" index="1" bw="256" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="256" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="9" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="256" slack="0"/>
<pin id="152" dir="0" index="1" bw="256" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="1"/>
<pin id="157" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln12_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="9" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="rhs_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="256" slack="1"/>
<pin id="172" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rhs_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="lhs_load_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="256" slack="1"/>
<pin id="175" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_load/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exp_buf_0_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="256" slack="1"/>
<pin id="178" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_buf_0_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln1497_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="256" slack="0"/>
<pin id="181" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1497/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="ret_V_4_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="256" slack="0"/>
<pin id="185" dir="0" index="1" bw="256" slack="0"/>
<pin id="186" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="r_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="255" slack="0"/>
<pin id="191" dir="0" index="1" bw="256" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="9" slack="0"/>
<pin id="194" dir="1" index="4" bw="255" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="zext_ln1669_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="255" slack="0"/>
<pin id="201" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1669/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln1019_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="255" slack="0"/>
<pin id="205" dir="0" index="1" bw="255" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="ret_V_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="256" slack="0"/>
<pin id="211" dir="0" index="1" bw="256" slack="0"/>
<pin id="212" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ret_V_3/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln12_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="255" slack="0"/>
<pin id="217" dir="0" index="1" bw="256" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln12_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="9" slack="0"/>
<pin id="222" dir="0" index="1" bw="9" slack="1"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="result_V_4_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="256" slack="1"/>
<pin id="228" dir="0" index="2" bw="256" slack="0"/>
<pin id="229" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_4/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="result_V_5_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="1"/>
<pin id="233" dir="0" index="1" bw="256" slack="1"/>
<pin id="234" dir="0" index="2" bw="256" slack="1"/>
<pin id="235" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_5/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln12_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="256" slack="0"/>
<pin id="238" dir="0" index="1" bw="256" slack="2"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln12_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="256" slack="0"/>
<pin id="243" dir="0" index="1" bw="256" slack="2"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln12_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="256" slack="1"/>
<pin id="248" dir="0" index="1" bw="256" slack="2"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln12/3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="rhs_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="256" slack="0"/>
<pin id="252" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="rhs "/>
</bind>
</comp>

<comp id="257" class="1005" name="i_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="264" class="1005" name="lhs_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="256" slack="0"/>
<pin id="266" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="lhs "/>
</bind>
</comp>

<comp id="271" class="1005" name="exp_buf_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="256" slack="0"/>
<pin id="273" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="exp_buf_0 "/>
</bind>
</comp>

<comp id="278" class="1005" name="result_V_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="256" slack="0"/>
<pin id="280" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="285" class="1005" name="icmp_ln12_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln12 "/>
</bind>
</comp>

<comp id="289" class="1005" name="lhs_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="256" slack="1"/>
<pin id="291" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="lhs_load "/>
</bind>
</comp>

<comp id="294" class="1005" name="trunc_ln1497_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="1"/>
<pin id="296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1497 "/>
</bind>
</comp>

<comp id="300" class="1005" name="ret_V_4_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="256" slack="1"/>
<pin id="302" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="306" class="1005" name="icmp_ln1019_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1019 "/>
</bind>
</comp>

<comp id="310" class="1005" name="ret_V_3_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="256" slack="1"/>
<pin id="312" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="result_V_load_1_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="256" slack="1"/>
<pin id="317" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="result_V_load_1 "/>
</bind>
</comp>

<comp id="320" class="1005" name="result_V_4_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="256" slack="1"/>
<pin id="322" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="result_V_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="62" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="66" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="126" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="94" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="154"><net_src comp="88" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="170" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="173" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="198"><net_src comp="38" pin="0"/><net_sink comp="189" pin=3"/></net>

<net id="202"><net_src comp="189" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="189" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="170" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="170" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="199" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="164" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="126" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="240"><net_src comp="225" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="231" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="68" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="256"><net_src comp="250" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="260"><net_src comp="72" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="263"><net_src comp="257" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="267"><net_src comp="76" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="269"><net_src comp="264" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="270"><net_src comp="264" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="274"><net_src comp="80" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="281"><net_src comp="84" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="284"><net_src comp="278" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="288"><net_src comp="158" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="173" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="297"><net_src comp="179" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="303"><net_src comp="183" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="309"><net_src comp="203" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="209" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="318"><net_src comp="126" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="323"><net_src comp="225" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="107" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0_out | {4 5 }
	Port: result_V_1_out | {4 }
 - Input state : 
	Port: mod_exp_Pipeline_VITIS_LOOP_12_1 : exp | {1 }
	Port: mod_exp_Pipeline_VITIS_LOOP_12_1 : ret_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln12 : 1
		i_2 : 1
		br_ln12 : 2
		trunc_ln1497 : 1
		ret_V_4 : 1
		specfucore_ln16 : 2
		r_V : 1
		zext_ln1669 : 2
		icmp_ln1019 : 2
		br_ln21 : 3
		ret_V_3 : 1
		specfucore_ln23 : 2
		store_ln12 : 3
		store_ln12 : 2
	State 3
		rend2 : 1
		result_V_4 : 1
		rend : 1
		store_ln12 : 2
		store_ln12 : 1
	State 4
		UnifiedRetVal : 1
		ret_ln0 : 2
	State 5
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |      ret_V_4_fu_183     |    0    |    0    |  67223  |
|          |      ret_V_3_fu_209     |    0    |    0    |  67223  |
|----------|-------------------------|---------|---------|---------|
|  select  |    result_V_4_fu_225    |    0    |    0    |   256   |
|          |    result_V_5_fu_231    |    0    |    0    |   256   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln12_fu_158    |    0    |    0    |    11   |
|          |    icmp_ln1019_fu_203   |    0    |    0    |    92   |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_2_fu_164       |    0    |    0    |    14   |
|----------|-------------------------|---------|---------|---------|
|   read   |  ret_V_read_read_fu_88  |    0    |    0    |    0    |
|          |   exp_read_read_fu_94   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_100    |    0    |    0    |    0    |
|          | write_ln15_write_fu_107 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |   trunc_ln1497_fu_179   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        r_V_fu_189       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |    zext_ln1669_fu_199   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |  135075 |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| UnifiedRetVal_reg_114 |    1   |
|   exp_buf_0_reg_271   |   256  |
|       i_reg_257       |    9   |
|  icmp_ln1019_reg_306  |    1   |
|   icmp_ln12_reg_285   |    1   |
|    lhs_load_reg_289   |   256  |
|      lhs_reg_264      |   256  |
|   result_V_4_reg_320  |   256  |
|result_V_load_1_reg_315|   256  |
|    result_V_reg_278   |   256  |
|    ret_V_3_reg_310    |   256  |
|    ret_V_4_reg_300    |   256  |
|      rhs_reg_250      |   256  |
|  trunc_ln1497_reg_294 |    1   |
+-----------------------+--------+
|         Total         |  2317  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p2  |   2  |  256 |   512  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   512  ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   | 135075 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |  2317  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |  2317  | 135084 |
+-----------+--------+--------+--------+--------+
