Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 27 21:48:36 2019
| Host         : DESKTOP-6BCDJM7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Synchronisation/q_s5MHzInt_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.729        0.000                      0                 4410        0.028        0.000                      0                 4410        3.500        0.000                       0                  2076  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 10.000}       20.000          50.000          
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.886        0.000                      0                 4311        0.028        0.000                      0                 4311        8.750        0.000                       0                  2039  
sys_clk_pin         3.729        0.000                      0                   99        0.120        0.000                      0                   99        3.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.886ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.886ns  (required time - arrival time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 0.828ns (13.914%)  route 5.123ns (86.086%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.781ns = ( 22.781 - 20.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.682     2.990    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X7Y48          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     3.446 f  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=127, routed)         3.117     6.563    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_atarget_enc[2]
    SLICE_X14Y51         LUT5 (Prop_lut5_I0_O)        0.124     6.687 f  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.702     7.389    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_0
    SLICE_X14Y50         LUT6 (Prop_lut6_I1_O)        0.124     7.513 f  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.479     7.992    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X11Y49         LUT5 (Prop_lut5_I4_O)        0.124     8.116 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.825     8.941    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.589    22.781    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.230    23.012    
                         clock uncertainty           -0.302    22.710    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    21.827    Design/design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         21.827    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 12.886    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[16]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[16]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[17]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[17]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[18]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[19]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[19]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             12.941ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 1.934ns (30.778%)  route 4.350ns (69.222%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 22.689 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          1.006     8.416    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.742 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1/O
                         net (fo=8, routed)           0.615     9.357    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.497    22.689    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y54         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[23]/C
                         clock pessimism              0.116    22.805    
                         clock uncertainty           -0.302    22.503    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    22.298    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         22.298    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 12.941    

Slack (MET) :             13.128ns  (required time - arrival time)
  Source:                 Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.090ns  (logic 1.934ns (31.758%)  route 4.156ns (68.242%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.682ns = ( 22.682 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.765     3.073    Design/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  Design/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=9, routed)           1.918     6.325    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X13Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.449 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[6]_INST_0/O
                         net (fo=6, routed)           0.811     7.259    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y51         LUT4 (Prop_lut4_I3_O)        0.150     7.409 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_3/O
                         net (fo=12, routed)          0.804     8.214    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X16Y54         LUT4 (Prop_lut4_I0_O)        0.326     8.540 r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1/O
                         net (fo=8, routed)           0.623     9.163    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X17Y56         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        1.490    22.682    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y56         FDRE                                         r  Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]/C
                         clock pessimism              0.116    22.798    
                         clock uncertainty           -0.302    22.496    
    SLICE_X17Y56         FDRE (Setup_fdre_C_CE)      -0.205    22.291    Design/design_1_i/myIO_IP_0/U0/myIO_IP_v1_0_S00_AXI_inst/slv_reg1_reg[10]
  -------------------------------------------------------------------
                         required time                         22.291    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                 13.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.230ns (56.798%)  route 0.175ns (43.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.565     0.906    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[26]/Q
                         net (fo=1, routed)           0.175     1.209    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[26]
    SLICE_X9Y49          LUT3 (Prop_lut3_I2_O)        0.102     1.311 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.311    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[26]
    SLICE_X9Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.835     1.205    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X9Y49          FDRE (Hold_fdre_C_D)         0.107     1.283    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.209ns (49.189%)  route 0.216ns (50.811%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.559     0.900    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y50         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2_reg[7]/Q
                         net (fo=1, routed)           0.216     1.279    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg2[7]
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.045     1.324 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.324    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X20Y49         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.831     1.201    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121     1.293    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.227ns (56.141%)  route 0.177ns (43.859%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.582     0.923    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[6]/Q
                         net (fo=1, routed)           0.177     1.228    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[6]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.099     1.327 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.327    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[6]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.852     1.222    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.380%)  route 0.215ns (53.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.567     0.908    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y49          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.049 f  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg_reg[0]/Q
                         net (fo=29, routed)          0.215     1.264    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_awvalid_reg
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.309 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_i_1/O
                         net (fo=1, routed)           0.000     1.309    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_i_1_n_0
    SLICE_X7Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.834     1.204    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X7Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                         clock pessimism             -0.029     1.175    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.091     1.266    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.381%)  route 0.206ns (47.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.585     0.926    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y44          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.206     1.260    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[40]
    SLICE_X4Y51          LUT6 (Prop_lut6_I0_O)        0.099     1.359 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/wrap_boundary_axaddr_r[2]_i_1/O
                         net (fo=1, routed)           0.000     1.359    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[6][2]
    SLICE_X4Y51          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.853     1.223    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X4Y51          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X4Y51          FDRE (Hold_fdre_C_D)         0.121     1.315    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.511%)  route 0.252ns (57.489%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.559     0.900    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y50         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y50         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=1, routed)           0.252     1.292    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/o_data_out[6]
    SLICE_X20Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.337 r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     1.337    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X20Y49         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.831     1.201    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y49         FDRE                                         r  Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X20Y49         FDRE (Hold_fdre_C_D)         0.121     1.293    Design/design_1_i/myip_0/U0/myip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.566     0.907    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y46         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.110     1.158    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[33]
    SLICE_X12Y45         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.834     1.204    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y45         SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
                         clock pessimism             -0.281     0.923    
    SLICE_X12Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.582     0.923    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y41          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.112     1.176    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X0Y42          SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.850     1.220    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y42          SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     0.939    
    SLICE_X0Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.122    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.087%)  route 0.227ns (54.913%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.564     0.905    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y49         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_rvalid_i_reg/Q
                         net (fo=3, routed)           0.227     1.272    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/mi_rvalid[0]
    SLICE_X14Y50         LUT5 (Prop_lut5_I3_O)        0.045     1.317 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1/O
                         net (fo=1, routed)           0.000     1.317    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_i_1_n_0
    SLICE_X14Y50         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.831     1.201    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aclk
    SLICE_X14Y50         FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg/C
                         clock pessimism             -0.029     1.172    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.091     1.263    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axilite.s_axi_arready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.370%)  route 0.248ns (62.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.565     0.906    Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X8Y50          FDRE                                         r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  Design/design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.248     1.302    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X8Y46          SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    Design/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2039, routed)        0.834     1.204    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.061     1.236    Design/design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.236    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Design/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  Design/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y13   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     ILOGIC_X0Y50   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO1_I_REG/C
Min Period        n/a     FDRE/C      n/a            1.474         20.000      18.526     OLOGIC_X0Y62   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/RATIO_NOT_EQUAL_4_GENERATE.SCK_O_NQ_4_NO_STARTUP_USED.SCK_O_NE_4_FDRE_INST/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X21Y43   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X16Y47   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y46   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y46   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X22Y46   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y44   Design/design_1_i/PmodOLED_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y37   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X16Y36   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         10.000      8.750      SLICE_X20Y38   Design/design_1_i/PmodOLED_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.729ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/q_s1HzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.890ns (21.909%)  route 3.172ns (78.091%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 12.948 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.830     7.738    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.862 r  Synchronisation/ValueCounter1Hz[7]_i_1/O
                         net (fo=9, routed)           1.503     9.365    Synchronisation/q_s1HzInt
    SLICE_X43Y83         LUT2 (Prop_lut2_I0_O)        0.124     9.489 r  Synchronisation/q_s1HzInt_i_1/O
                         net (fo=1, routed)           0.000     9.489    Synchronisation/q_s1HzInt_i_1_n_0
    SLICE_X43Y83         FDRE                                         r  Synchronisation/q_s1HzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.556    12.948    Synchronisation/sys_clock
    SLICE_X43Y83         FDRE                                         r  Synchronisation/q_s1HzInt_reg/C
                         clock pessimism              0.277    13.224    
                         clock uncertainty           -0.035    13.189    
    SLICE_X43Y83         FDRE (Setup_fdre_C_D)        0.029    13.218    Synchronisation/q_s1HzInt_reg
  -------------------------------------------------------------------
                         required time                         13.218    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.436%)  route 2.477ns (73.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.747     8.793    Synchronisation/ValueCounter100Hz
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[12]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[12]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.436%)  route 2.477ns (73.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.747     8.793    Synchronisation/ValueCounter100Hz
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[13]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[13]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.436%)  route 2.477ns (73.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.747     8.793    Synchronisation/ValueCounter100Hz
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[14]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[14]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.367ns  (logic 0.890ns (26.436%)  route 2.477ns (73.564%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.747     8.793    Synchronisation/ValueCounter100Hz
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y52         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[15]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[15]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.793    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter1Hz_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.426%)  route 2.610ns (74.574%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.881     8.927    Synchronisation/ValueCounter100Hz
    SLICE_X42Y53         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    Synchronisation/sys_clock
    SLICE_X42Y53         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[2]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.169    13.027    Synchronisation/ValueCounter1Hz_reg[2]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.100ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter1Hz_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.890ns (25.426%)  route 2.610ns (74.574%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.881     8.927    Synchronisation/ValueCounter100Hz
    SLICE_X42Y53         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.563    12.955    Synchronisation/sys_clock
    SLICE_X42Y53         FDRE                                         r  Synchronisation/ValueCounter1Hz_reg[6]/C
                         clock pessimism              0.277    13.231    
                         clock uncertainty           -0.035    13.196    
    SLICE_X42Y53         FDRE (Setup_fdre_C_CE)      -0.169    13.027    Synchronisation/ValueCounter1Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  4.100    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.890ns (27.654%)  route 2.328ns (72.346%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.599     8.645    Synchronisation/ValueCounter100Hz
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.890ns (27.654%)  route 2.328ns (72.346%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.599     8.645    Synchronisation/ValueCounter100Hz
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[11]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[11]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.890ns (27.654%)  route 2.328ns (72.346%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.427ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.758     5.427    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.518     5.945 f  Synchronisation/ValueCounter5MHz_reg[1]/Q
                         net (fo=6, routed)           0.840     6.784    Synchronisation/ValueCounter5MHz_reg__0[1]
    SLICE_X42Y48         LUT5 (Prop_lut5_I0_O)        0.124     6.908 r  Synchronisation/ValueCounter5MHz[4]_i_1/O
                         net (fo=12, routed)          0.546     7.455    Synchronisation/eqOp2_in
    SLICE_X42Y50         LUT6 (Prop_lut6_I5_O)        0.124     7.579 r  Synchronisation/ValueCounter200kHz[4]_i_1/O
                         net (fo=22, routed)          0.343     7.922    Synchronisation/ValueCounter200kHz[4]_i_1_n_0
    SLICE_X41Y50         LUT6 (Prop_lut6_I0_O)        0.124     8.046 r  Synchronisation/ValueCounter100Hz[0]_i_1/O
                         net (fo=24, routed)          0.599     8.645    Synchronisation/ValueCounter100Hz
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.564    12.956    Synchronisation/sys_clock
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/C
                         clock pessimism              0.277    13.232    
                         clock uncertainty           -0.035    13.197    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    12.768    Synchronisation/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  4.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.997 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.997    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[4]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.008 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.008    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[6]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.033 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.033    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[5]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.033 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y50         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[7]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.394ns (74.572%)  route 0.134ns (25.428%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.036 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.036    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[8]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.501    Synchronisation/sys_clock
    SLICE_X43Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.120     1.763    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X42Y50         LUT5 (Prop_lut5_I2_O)        0.048     1.811 r  Synchronisation/ValueCounter200kHz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.811    Synchronisation/plusOp__0[4]
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[4]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.133     1.647    Synchronisation/ValueCounter200kHz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.189ns (60.303%)  route 0.124ns (39.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.501    Synchronisation/sys_clock
    SLICE_X43Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.124     1.767    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X42Y50         LUT4 (Prop_lut4_I1_O)        0.048     1.815 r  Synchronisation/ValueCounter200kHz[3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Synchronisation/plusOp__0[3]
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[3]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.131     1.645    Synchronisation/ValueCounter200kHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter100Hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter100Hz_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.405ns (75.091%)  route 0.134ns (24.909%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X40Y49         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  Synchronisation/ValueCounter100Hz_reg[2]/Q
                         net (fo=3, routed)           0.134     1.782    Synchronisation/ValueCounter100Hz_reg[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.942 r  Synchronisation/ValueCounter100Hz_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.943    Synchronisation/ValueCounter100Hz_reg[0]_i_2_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.982 r  Synchronisation/ValueCounter100Hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.982    Synchronisation/ValueCounter100Hz_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.047 r  Synchronisation/ValueCounter100Hz_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.047    Synchronisation/ValueCounter100Hz_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X40Y51         FDRE                                         r  Synchronisation/ValueCounter100Hz_reg[10]/C
                         clock pessimism             -0.247     1.772    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.877    Synchronisation/ValueCounter100Hz_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.877    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter200kHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/ValueCounter200kHz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.501    Synchronisation/sys_clock
    SLICE_X43Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y50         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  Synchronisation/ValueCounter200kHz_reg[0]/Q
                         net (fo=7, routed)           0.124     1.767    Synchronisation/ValueCounter200kHz_reg__0[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.045     1.812 r  Synchronisation/ValueCounter200kHz[2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Synchronisation/plusOp__0[2]
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     2.018    Synchronisation/sys_clock
    SLICE_X42Y50         FDRE                                         r  Synchronisation/ValueCounter200kHz_reg[2]/C
                         clock pessimism             -0.504     1.514    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.121     1.635    Synchronisation/ValueCounter200kHz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Synchronisation/ValueCounter5MHz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Synchronisation/q_s5MHzInt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.507    Synchronisation/sys_clock
    SLICE_X42Y48         FDRE                                         r  Synchronisation/ValueCounter5MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  Synchronisation/ValueCounter5MHz_reg[0]/Q
                         net (fo=7, routed)           0.084     1.755    Synchronisation/ValueCounter5MHz_reg__0[0]
    SLICE_X43Y48         LUT6 (Prop_lut6_I3_O)        0.045     1.800 r  Synchronisation/q_s5MHzInt_i_1/O
                         net (fo=1, routed)           0.000     1.800    Synchronisation/q_s5MHzInt_i_1_n_0
    SLICE_X43Y48         FDRE                                         r  Synchronisation/q_s5MHzInt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    sys_clock
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sys_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.864     2.023    Synchronisation/sys_clock
    SLICE_X43Y48         FDRE                                         r  Synchronisation/q_s5MHzInt_reg/C
                         clock pessimism             -0.503     1.520    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.091     1.611    Synchronisation/q_s5MHzInt_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    Synchronisation/ValueCounter100Hz_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    Synchronisation/ValueCounter100Hz_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    Synchronisation/ValueCounter100Hz_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y50    Synchronisation/ValueCounter100Hz_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    Synchronisation/ValueCounter100Hz_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y52    Synchronisation/ValueCounter100Hz_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y49    Synchronisation/ValueCounter100Hz_reg[1]/C



