Version 3.2 HI-TECH Software Intermediate Code
"4002 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f2420.h
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
"4171
[s S216 :2 `uc 1 :1 `uc 1 ]
[n S216 . . R_NOT_W ]
"4175
[s S217 :5 `uc 1 :1 `uc 1 ]
[n S217 . . D_NOT_A ]
"4179
[s S218 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S218 . BF UA R_nW S P D_nA CKE SMP ]
"4189
[s S219 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S219 . . R . D ]
"4195
[s S220 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S220 . . W . A ]
"4201
[s S221 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S221 . . nW . nA ]
"4207
[s S222 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S222 . . R_W . D_A ]
"4213
[s S223 :2 `uc 1 :1 `uc 1 ]
[n S223 . . NOT_WRITE ]
"4217
[s S224 :5 `uc 1 :1 `uc 1 ]
[n S224 . . NOT_ADDRESS ]
"4221
[s S225 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S225 . . nWRITE . nADDRESS ]
"4227
[s S226 :5 `uc 1 :1 `uc 1 ]
[n S226 . . DA ]
"4231
[s S227 :2 `uc 1 :1 `uc 1 ]
[n S227 . . RW ]
"4235
[s S228 :3 `uc 1 :1 `uc 1 ]
[n S228 . . START ]
"4239
[s S229 :4 `uc 1 :1 `uc 1 ]
[n S229 . . STOP ]
"4243
[s S230 :2 `uc 1 :1 `uc 1 ]
[n S230 . . NOT_W ]
"4247
[s S231 :5 `uc 1 :1 `uc 1 ]
[n S231 . . NOT_A ]
"4170
[u S215 `S216 1 `S217 1 `S218 1 `S219 1 `S220 1 `S221 1 `S222 1 `S223 1 `S224 1 `S225 1 `S226 1 `S227 1 `S228 1 `S229 1 `S230 1 `S231 1 ]
[n S215 . . . . . . . . . . . . . . . . . ]
"4252
[v _SSPSTATbits `VS215 ~T0 @X0 0 e@4039 ]
"4096
[v _SSPCON1 `Vuc ~T0 @X0 0 e@4038 ]
"4165
[v _SSPSTAT `Vuc ~T0 @X0 0 e@4039 ]
"4396
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
"1547
[s S76 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S76 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1557
[s S77 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S77 . RC0 RC1 RC2 RC3 RC4 RC5 RC6 RC7 ]
"1546
[u S75 `S76 1 `S77 1 ]
[n S75 . . . ]
"1568
[v _TRISCbits `VS75 ~T0 @X0 0 e@3988 ]
"4008
[s S210 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S210 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
"4018
[s S211 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S211 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
"4007
[u S209 `S210 1 `S211 1 ]
[n S209 . . . ]
"4027
[v _SSPCON2bits `VS209 ~T0 @X0 0 e@4037 ]
"4402
[v _SSPBUF `Vuc ~T0 @X0 0 e@4041 ]
"4102
[s S213 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S213 . SSPM CKP SSPEN SSPOV WCOL ]
"4109
[s S214 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S214 . SSPM0 SSPM1 SSPM2 SSPM3 ]
"4101
[u S212 `S213 1 `S214 1 ]
[n S212 . . . ]
"4116
[v _SSPCON1bits `VS212 ~T0 @X0 0 e@4038 ]
"30 C:\Users\Hamza\Desktop\Cassa_Audio\TEA5767.c
[v _TEA_writeData `(v ~T0 @X0 0 ef ]
"31
[v _TEA_readData `(v ~T0 @X0 0 ef ]
"43 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18.h
[v ___nop `(v ~T0 @X0 0 ef ]
[p i ___nop ]
[p mainexit ]
"22 C:\Users\Hamza\Desktop\Cassa_Audio\progetto.c
[v _setup `(v ~T0 @X0 0 ef ]
"23
[v _detectButton `(uc ~T0 @X0 0 ef ]
"24
[v _functionsRoutine `(v ~T0 @X0 0 ef ]
"3776 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f2420.h
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"5170
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"1315
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"6667
[v _RBPU `Vb ~T0 @X0 0 e@32655 ]
"830
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
[t ~ __deprecated__ ]
[t T14 __deprecated__ ]
"6651
[v _RB3 `Vb ~T14 @X0 0 e@31755 ]
"6649
[v _RB2 `Vb ~T14 @X0 0 e@31754 ]
[v F2745 `(v ~T0 @X0 1 tf1`ul ]
"156 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18.h
[v __delay `JF2745 ~T0 @X0 0 e ]
[p i __delay ]
"6645 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f2420.h
[v _RB0 `Vb ~T14 @X0 0 e@31752 ]
"6647
[v _RB1 `Vb ~T14 @X0 0 e@31753 ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f2420.h: 49: extern volatile unsigned char PORTA @ 0xF80;
"51 C:\Program Files (x86)\Microchip\xc8\v1.36\include\pic18f2420.h
[; ;pic18f2420.h: 51: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f2420.h: 54: typedef union {
[; ;pic18f2420.h: 55: struct {
[; ;pic18f2420.h: 56: unsigned RA0 :1;
[; ;pic18f2420.h: 57: unsigned RA1 :1;
[; ;pic18f2420.h: 58: unsigned RA2 :1;
[; ;pic18f2420.h: 59: unsigned RA3 :1;
[; ;pic18f2420.h: 60: unsigned RA4 :1;
[; ;pic18f2420.h: 61: unsigned RA5 :1;
[; ;pic18f2420.h: 62: unsigned RA6 :1;
[; ;pic18f2420.h: 63: unsigned RA7 :1;
[; ;pic18f2420.h: 64: };
[; ;pic18f2420.h: 65: struct {
[; ;pic18f2420.h: 66: unsigned AN0 :1;
[; ;pic18f2420.h: 67: unsigned AN1 :1;
[; ;pic18f2420.h: 68: unsigned AN2 :1;
[; ;pic18f2420.h: 69: unsigned AN3 :1;
[; ;pic18f2420.h: 70: unsigned T0CKI :1;
[; ;pic18f2420.h: 71: unsigned AN4 :1;
[; ;pic18f2420.h: 72: unsigned OSC2 :1;
[; ;pic18f2420.h: 73: unsigned OSC1 :1;
[; ;pic18f2420.h: 74: };
[; ;pic18f2420.h: 75: struct {
[; ;pic18f2420.h: 76: unsigned :2;
[; ;pic18f2420.h: 77: unsigned VREFN :1;
[; ;pic18f2420.h: 78: unsigned VREFP :1;
[; ;pic18f2420.h: 79: unsigned :1;
[; ;pic18f2420.h: 80: unsigned SS :1;
[; ;pic18f2420.h: 81: unsigned CLKO :1;
[; ;pic18f2420.h: 82: unsigned CLKI :1;
[; ;pic18f2420.h: 83: };
[; ;pic18f2420.h: 84: struct {
[; ;pic18f2420.h: 85: unsigned :5;
[; ;pic18f2420.h: 86: unsigned NOT_SS :1;
[; ;pic18f2420.h: 87: };
[; ;pic18f2420.h: 88: struct {
[; ;pic18f2420.h: 89: unsigned :2;
[; ;pic18f2420.h: 90: unsigned CVREF :1;
[; ;pic18f2420.h: 91: unsigned :2;
[; ;pic18f2420.h: 92: unsigned nSS :1;
[; ;pic18f2420.h: 93: };
[; ;pic18f2420.h: 94: struct {
[; ;pic18f2420.h: 95: unsigned :5;
[; ;pic18f2420.h: 96: unsigned LVDIN :1;
[; ;pic18f2420.h: 97: };
[; ;pic18f2420.h: 98: struct {
[; ;pic18f2420.h: 99: unsigned :5;
[; ;pic18f2420.h: 100: unsigned HLVDIN :1;
[; ;pic18f2420.h: 101: };
[; ;pic18f2420.h: 102: struct {
[; ;pic18f2420.h: 103: unsigned :4;
[; ;pic18f2420.h: 104: unsigned C1OUT :1;
[; ;pic18f2420.h: 105: unsigned C2OUT :1;
[; ;pic18f2420.h: 106: };
[; ;pic18f2420.h: 107: struct {
[; ;pic18f2420.h: 108: unsigned :7;
[; ;pic18f2420.h: 109: unsigned RJPU :1;
[; ;pic18f2420.h: 110: };
[; ;pic18f2420.h: 111: struct {
[; ;pic18f2420.h: 112: unsigned ULPWUIN :1;
[; ;pic18f2420.h: 113: };
[; ;pic18f2420.h: 114: } PORTAbits_t;
[; ;pic18f2420.h: 115: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f2420.h: 269: extern volatile unsigned char PORTB @ 0xF81;
"271
[; ;pic18f2420.h: 271: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f2420.h: 274: typedef union {
[; ;pic18f2420.h: 275: struct {
[; ;pic18f2420.h: 276: unsigned RB0 :1;
[; ;pic18f2420.h: 277: unsigned RB1 :1;
[; ;pic18f2420.h: 278: unsigned RB2 :1;
[; ;pic18f2420.h: 279: unsigned RB3 :1;
[; ;pic18f2420.h: 280: unsigned RB4 :1;
[; ;pic18f2420.h: 281: unsigned RB5 :1;
[; ;pic18f2420.h: 282: unsigned RB6 :1;
[; ;pic18f2420.h: 283: unsigned RB7 :1;
[; ;pic18f2420.h: 284: };
[; ;pic18f2420.h: 285: struct {
[; ;pic18f2420.h: 286: unsigned INT0 :1;
[; ;pic18f2420.h: 287: unsigned INT1 :1;
[; ;pic18f2420.h: 288: unsigned INT2 :1;
[; ;pic18f2420.h: 289: unsigned CCP2 :1;
[; ;pic18f2420.h: 290: unsigned KBI0 :1;
[; ;pic18f2420.h: 291: unsigned KBI1 :1;
[; ;pic18f2420.h: 292: unsigned KBI2 :1;
[; ;pic18f2420.h: 293: unsigned KBI3 :1;
[; ;pic18f2420.h: 294: };
[; ;pic18f2420.h: 295: struct {
[; ;pic18f2420.h: 296: unsigned AN12 :1;
[; ;pic18f2420.h: 297: unsigned AN10 :1;
[; ;pic18f2420.h: 298: unsigned AN8 :1;
[; ;pic18f2420.h: 299: unsigned AN9 :1;
[; ;pic18f2420.h: 300: unsigned AN11 :1;
[; ;pic18f2420.h: 301: unsigned PGM :1;
[; ;pic18f2420.h: 302: unsigned PGC :1;
[; ;pic18f2420.h: 303: unsigned PGD :1;
[; ;pic18f2420.h: 304: };
[; ;pic18f2420.h: 305: struct {
[; ;pic18f2420.h: 306: unsigned FLT0 :1;
[; ;pic18f2420.h: 307: };
[; ;pic18f2420.h: 308: struct {
[; ;pic18f2420.h: 309: unsigned :3;
[; ;pic18f2420.h: 310: unsigned CCP2_PA2 :1;
[; ;pic18f2420.h: 311: };
[; ;pic18f2420.h: 312: } PORTBbits_t;
[; ;pic18f2420.h: 313: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f2420.h: 447: extern volatile unsigned char PORTC @ 0xF82;
"449
[; ;pic18f2420.h: 449: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f2420.h: 452: typedef union {
[; ;pic18f2420.h: 453: struct {
[; ;pic18f2420.h: 454: unsigned RC0 :1;
[; ;pic18f2420.h: 455: unsigned RC1 :1;
[; ;pic18f2420.h: 456: unsigned RC2 :1;
[; ;pic18f2420.h: 457: unsigned RC3 :1;
[; ;pic18f2420.h: 458: unsigned RC4 :1;
[; ;pic18f2420.h: 459: unsigned RC5 :1;
[; ;pic18f2420.h: 460: unsigned RC6 :1;
[; ;pic18f2420.h: 461: unsigned RC7 :1;
[; ;pic18f2420.h: 462: };
[; ;pic18f2420.h: 463: struct {
[; ;pic18f2420.h: 464: unsigned T1OSO :1;
[; ;pic18f2420.h: 465: unsigned T1OSI :1;
[; ;pic18f2420.h: 466: unsigned CCP1 :1;
[; ;pic18f2420.h: 467: unsigned SCK :1;
[; ;pic18f2420.h: 468: unsigned SDI :1;
[; ;pic18f2420.h: 469: unsigned SDO :1;
[; ;pic18f2420.h: 470: unsigned TX :1;
[; ;pic18f2420.h: 471: unsigned RX :1;
[; ;pic18f2420.h: 472: };
[; ;pic18f2420.h: 473: struct {
[; ;pic18f2420.h: 474: unsigned T13CKI :1;
[; ;pic18f2420.h: 475: unsigned CCP2 :1;
[; ;pic18f2420.h: 476: unsigned :1;
[; ;pic18f2420.h: 477: unsigned SCL :1;
[; ;pic18f2420.h: 478: unsigned SDA :1;
[; ;pic18f2420.h: 479: unsigned :1;
[; ;pic18f2420.h: 480: unsigned CK :1;
[; ;pic18f2420.h: 481: unsigned DT :1;
[; ;pic18f2420.h: 482: };
[; ;pic18f2420.h: 483: struct {
[; ;pic18f2420.h: 484: unsigned T1CKI :1;
[; ;pic18f2420.h: 485: };
[; ;pic18f2420.h: 486: struct {
[; ;pic18f2420.h: 487: unsigned :2;
[; ;pic18f2420.h: 488: unsigned PA1 :1;
[; ;pic18f2420.h: 489: };
[; ;pic18f2420.h: 490: struct {
[; ;pic18f2420.h: 491: unsigned :1;
[; ;pic18f2420.h: 492: unsigned PA2 :1;
[; ;pic18f2420.h: 493: };
[; ;pic18f2420.h: 494: } PORTCbits_t;
[; ;pic18f2420.h: 495: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f2420.h: 624: extern volatile unsigned char PORTE @ 0xF84;
"626
[; ;pic18f2420.h: 626: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f2420.h: 629: typedef union {
[; ;pic18f2420.h: 630: struct {
[; ;pic18f2420.h: 631: unsigned :3;
[; ;pic18f2420.h: 632: unsigned RE3 :1;
[; ;pic18f2420.h: 633: };
[; ;pic18f2420.h: 634: struct {
[; ;pic18f2420.h: 635: unsigned :3;
[; ;pic18f2420.h: 636: unsigned MCLR :1;
[; ;pic18f2420.h: 637: };
[; ;pic18f2420.h: 638: struct {
[; ;pic18f2420.h: 639: unsigned :3;
[; ;pic18f2420.h: 640: unsigned NOT_MCLR :1;
[; ;pic18f2420.h: 641: };
[; ;pic18f2420.h: 642: struct {
[; ;pic18f2420.h: 643: unsigned :3;
[; ;pic18f2420.h: 644: unsigned nMCLR :1;
[; ;pic18f2420.h: 645: };
[; ;pic18f2420.h: 646: struct {
[; ;pic18f2420.h: 647: unsigned :3;
[; ;pic18f2420.h: 648: unsigned VPP :1;
[; ;pic18f2420.h: 649: };
[; ;pic18f2420.h: 650: struct {
[; ;pic18f2420.h: 651: unsigned :3;
[; ;pic18f2420.h: 652: unsigned CCP9E :1;
[; ;pic18f2420.h: 653: };
[; ;pic18f2420.h: 654: struct {
[; ;pic18f2420.h: 655: unsigned :3;
[; ;pic18f2420.h: 656: unsigned PC3E :1;
[; ;pic18f2420.h: 657: };
[; ;pic18f2420.h: 658: } PORTEbits_t;
[; ;pic18f2420.h: 659: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f2420.h: 698: extern volatile unsigned char LATA @ 0xF89;
"700
[; ;pic18f2420.h: 700: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f2420.h: 703: typedef union {
[; ;pic18f2420.h: 704: struct {
[; ;pic18f2420.h: 705: unsigned LATA0 :1;
[; ;pic18f2420.h: 706: unsigned LATA1 :1;
[; ;pic18f2420.h: 707: unsigned LATA2 :1;
[; ;pic18f2420.h: 708: unsigned LATA3 :1;
[; ;pic18f2420.h: 709: unsigned LATA4 :1;
[; ;pic18f2420.h: 710: unsigned LATA5 :1;
[; ;pic18f2420.h: 711: unsigned LATA6 :1;
[; ;pic18f2420.h: 712: unsigned LATA7 :1;
[; ;pic18f2420.h: 713: };
[; ;pic18f2420.h: 714: struct {
[; ;pic18f2420.h: 715: unsigned LA0 :1;
[; ;pic18f2420.h: 716: };
[; ;pic18f2420.h: 717: struct {
[; ;pic18f2420.h: 718: unsigned :1;
[; ;pic18f2420.h: 719: unsigned LA1 :1;
[; ;pic18f2420.h: 720: };
[; ;pic18f2420.h: 721: struct {
[; ;pic18f2420.h: 722: unsigned :2;
[; ;pic18f2420.h: 723: unsigned LA2 :1;
[; ;pic18f2420.h: 724: };
[; ;pic18f2420.h: 725: struct {
[; ;pic18f2420.h: 726: unsigned :3;
[; ;pic18f2420.h: 727: unsigned LA3 :1;
[; ;pic18f2420.h: 728: };
[; ;pic18f2420.h: 729: struct {
[; ;pic18f2420.h: 730: unsigned :4;
[; ;pic18f2420.h: 731: unsigned LA4 :1;
[; ;pic18f2420.h: 732: };
[; ;pic18f2420.h: 733: struct {
[; ;pic18f2420.h: 734: unsigned :5;
[; ;pic18f2420.h: 735: unsigned LA5 :1;
[; ;pic18f2420.h: 736: };
[; ;pic18f2420.h: 737: struct {
[; ;pic18f2420.h: 738: unsigned :6;
[; ;pic18f2420.h: 739: unsigned LA6 :1;
[; ;pic18f2420.h: 740: };
[; ;pic18f2420.h: 741: struct {
[; ;pic18f2420.h: 742: unsigned :7;
[; ;pic18f2420.h: 743: unsigned LA7 :1;
[; ;pic18f2420.h: 744: };
[; ;pic18f2420.h: 745: } LATAbits_t;
[; ;pic18f2420.h: 746: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f2420.h: 830: extern volatile unsigned char LATB @ 0xF8A;
"832
[; ;pic18f2420.h: 832: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f2420.h: 835: typedef union {
[; ;pic18f2420.h: 836: struct {
[; ;pic18f2420.h: 837: unsigned LATB0 :1;
[; ;pic18f2420.h: 838: unsigned LATB1 :1;
[; ;pic18f2420.h: 839: unsigned LATB2 :1;
[; ;pic18f2420.h: 840: unsigned LATB3 :1;
[; ;pic18f2420.h: 841: unsigned LATB4 :1;
[; ;pic18f2420.h: 842: unsigned LATB5 :1;
[; ;pic18f2420.h: 843: unsigned LATB6 :1;
[; ;pic18f2420.h: 844: unsigned LATB7 :1;
[; ;pic18f2420.h: 845: };
[; ;pic18f2420.h: 846: struct {
[; ;pic18f2420.h: 847: unsigned LB0 :1;
[; ;pic18f2420.h: 848: };
[; ;pic18f2420.h: 849: struct {
[; ;pic18f2420.h: 850: unsigned :1;
[; ;pic18f2420.h: 851: unsigned LB1 :1;
[; ;pic18f2420.h: 852: };
[; ;pic18f2420.h: 853: struct {
[; ;pic18f2420.h: 854: unsigned :2;
[; ;pic18f2420.h: 855: unsigned LB2 :1;
[; ;pic18f2420.h: 856: };
[; ;pic18f2420.h: 857: struct {
[; ;pic18f2420.h: 858: unsigned :3;
[; ;pic18f2420.h: 859: unsigned LB3 :1;
[; ;pic18f2420.h: 860: };
[; ;pic18f2420.h: 861: struct {
[; ;pic18f2420.h: 862: unsigned :4;
[; ;pic18f2420.h: 863: unsigned LB4 :1;
[; ;pic18f2420.h: 864: };
[; ;pic18f2420.h: 865: struct {
[; ;pic18f2420.h: 866: unsigned :5;
[; ;pic18f2420.h: 867: unsigned LB5 :1;
[; ;pic18f2420.h: 868: };
[; ;pic18f2420.h: 869: struct {
[; ;pic18f2420.h: 870: unsigned :6;
[; ;pic18f2420.h: 871: unsigned LB6 :1;
[; ;pic18f2420.h: 872: };
[; ;pic18f2420.h: 873: struct {
[; ;pic18f2420.h: 874: unsigned :7;
[; ;pic18f2420.h: 875: unsigned LB7 :1;
[; ;pic18f2420.h: 876: };
[; ;pic18f2420.h: 877: } LATBbits_t;
[; ;pic18f2420.h: 878: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f2420.h: 962: extern volatile unsigned char LATC @ 0xF8B;
"964
[; ;pic18f2420.h: 964: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f2420.h: 967: typedef union {
[; ;pic18f2420.h: 968: struct {
[; ;pic18f2420.h: 969: unsigned LATC0 :1;
[; ;pic18f2420.h: 970: unsigned LATC1 :1;
[; ;pic18f2420.h: 971: unsigned LATC2 :1;
[; ;pic18f2420.h: 972: unsigned LATC3 :1;
[; ;pic18f2420.h: 973: unsigned LATC4 :1;
[; ;pic18f2420.h: 974: unsigned LATC5 :1;
[; ;pic18f2420.h: 975: unsigned LATC6 :1;
[; ;pic18f2420.h: 976: unsigned LATC7 :1;
[; ;pic18f2420.h: 977: };
[; ;pic18f2420.h: 978: struct {
[; ;pic18f2420.h: 979: unsigned LC0 :1;
[; ;pic18f2420.h: 980: };
[; ;pic18f2420.h: 981: struct {
[; ;pic18f2420.h: 982: unsigned :1;
[; ;pic18f2420.h: 983: unsigned LC1 :1;
[; ;pic18f2420.h: 984: };
[; ;pic18f2420.h: 985: struct {
[; ;pic18f2420.h: 986: unsigned :2;
[; ;pic18f2420.h: 987: unsigned LC2 :1;
[; ;pic18f2420.h: 988: };
[; ;pic18f2420.h: 989: struct {
[; ;pic18f2420.h: 990: unsigned :3;
[; ;pic18f2420.h: 991: unsigned LC3 :1;
[; ;pic18f2420.h: 992: };
[; ;pic18f2420.h: 993: struct {
[; ;pic18f2420.h: 994: unsigned :4;
[; ;pic18f2420.h: 995: unsigned LC4 :1;
[; ;pic18f2420.h: 996: };
[; ;pic18f2420.h: 997: struct {
[; ;pic18f2420.h: 998: unsigned :5;
[; ;pic18f2420.h: 999: unsigned LC5 :1;
[; ;pic18f2420.h: 1000: };
[; ;pic18f2420.h: 1001: struct {
[; ;pic18f2420.h: 1002: unsigned :6;
[; ;pic18f2420.h: 1003: unsigned LC6 :1;
[; ;pic18f2420.h: 1004: };
[; ;pic18f2420.h: 1005: struct {
[; ;pic18f2420.h: 1006: unsigned :7;
[; ;pic18f2420.h: 1007: unsigned LC7 :1;
[; ;pic18f2420.h: 1008: };
[; ;pic18f2420.h: 1009: } LATCbits_t;
[; ;pic18f2420.h: 1010: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f2420.h: 1094: extern volatile unsigned char TRISA @ 0xF92;
"1096
[; ;pic18f2420.h: 1096: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f2420.h: 1099: extern volatile unsigned char DDRA @ 0xF92;
"1101
[; ;pic18f2420.h: 1101: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f2420.h: 1104: typedef union {
[; ;pic18f2420.h: 1105: struct {
[; ;pic18f2420.h: 1106: unsigned TRISA0 :1;
[; ;pic18f2420.h: 1107: unsigned TRISA1 :1;
[; ;pic18f2420.h: 1108: unsigned TRISA2 :1;
[; ;pic18f2420.h: 1109: unsigned TRISA3 :1;
[; ;pic18f2420.h: 1110: unsigned TRISA4 :1;
[; ;pic18f2420.h: 1111: unsigned TRISA5 :1;
[; ;pic18f2420.h: 1112: unsigned TRISA6 :1;
[; ;pic18f2420.h: 1113: unsigned TRISA7 :1;
[; ;pic18f2420.h: 1114: };
[; ;pic18f2420.h: 1115: struct {
[; ;pic18f2420.h: 1116: unsigned RA0 :1;
[; ;pic18f2420.h: 1117: unsigned RA1 :1;
[; ;pic18f2420.h: 1118: unsigned RA2 :1;
[; ;pic18f2420.h: 1119: unsigned RA3 :1;
[; ;pic18f2420.h: 1120: unsigned RA4 :1;
[; ;pic18f2420.h: 1121: unsigned RA5 :1;
[; ;pic18f2420.h: 1122: unsigned RA6 :1;
[; ;pic18f2420.h: 1123: unsigned RA7 :1;
[; ;pic18f2420.h: 1124: };
[; ;pic18f2420.h: 1125: } TRISAbits_t;
[; ;pic18f2420.h: 1126: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f2420.h: 1209: typedef union {
[; ;pic18f2420.h: 1210: struct {
[; ;pic18f2420.h: 1211: unsigned TRISA0 :1;
[; ;pic18f2420.h: 1212: unsigned TRISA1 :1;
[; ;pic18f2420.h: 1213: unsigned TRISA2 :1;
[; ;pic18f2420.h: 1214: unsigned TRISA3 :1;
[; ;pic18f2420.h: 1215: unsigned TRISA4 :1;
[; ;pic18f2420.h: 1216: unsigned TRISA5 :1;
[; ;pic18f2420.h: 1217: unsigned TRISA6 :1;
[; ;pic18f2420.h: 1218: unsigned TRISA7 :1;
[; ;pic18f2420.h: 1219: };
[; ;pic18f2420.h: 1220: struct {
[; ;pic18f2420.h: 1221: unsigned RA0 :1;
[; ;pic18f2420.h: 1222: unsigned RA1 :1;
[; ;pic18f2420.h: 1223: unsigned RA2 :1;
[; ;pic18f2420.h: 1224: unsigned RA3 :1;
[; ;pic18f2420.h: 1225: unsigned RA4 :1;
[; ;pic18f2420.h: 1226: unsigned RA5 :1;
[; ;pic18f2420.h: 1227: unsigned RA6 :1;
[; ;pic18f2420.h: 1228: unsigned RA7 :1;
[; ;pic18f2420.h: 1229: };
[; ;pic18f2420.h: 1230: } DDRAbits_t;
[; ;pic18f2420.h: 1231: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f2420.h: 1315: extern volatile unsigned char TRISB @ 0xF93;
"1317
[; ;pic18f2420.h: 1317: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f2420.h: 1320: extern volatile unsigned char DDRB @ 0xF93;
"1322
[; ;pic18f2420.h: 1322: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f2420.h: 1325: typedef union {
[; ;pic18f2420.h: 1326: struct {
[; ;pic18f2420.h: 1327: unsigned TRISB0 :1;
[; ;pic18f2420.h: 1328: unsigned TRISB1 :1;
[; ;pic18f2420.h: 1329: unsigned TRISB2 :1;
[; ;pic18f2420.h: 1330: unsigned TRISB3 :1;
[; ;pic18f2420.h: 1331: unsigned TRISB4 :1;
[; ;pic18f2420.h: 1332: unsigned TRISB5 :1;
[; ;pic18f2420.h: 1333: unsigned TRISB6 :1;
[; ;pic18f2420.h: 1334: unsigned TRISB7 :1;
[; ;pic18f2420.h: 1335: };
[; ;pic18f2420.h: 1336: struct {
[; ;pic18f2420.h: 1337: unsigned RB0 :1;
[; ;pic18f2420.h: 1338: unsigned RB1 :1;
[; ;pic18f2420.h: 1339: unsigned RB2 :1;
[; ;pic18f2420.h: 1340: unsigned RB3 :1;
[; ;pic18f2420.h: 1341: unsigned RB4 :1;
[; ;pic18f2420.h: 1342: unsigned RB5 :1;
[; ;pic18f2420.h: 1343: unsigned RB6 :1;
[; ;pic18f2420.h: 1344: unsigned RB7 :1;
[; ;pic18f2420.h: 1345: };
[; ;pic18f2420.h: 1346: } TRISBbits_t;
[; ;pic18f2420.h: 1347: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f2420.h: 1430: typedef union {
[; ;pic18f2420.h: 1431: struct {
[; ;pic18f2420.h: 1432: unsigned TRISB0 :1;
[; ;pic18f2420.h: 1433: unsigned TRISB1 :1;
[; ;pic18f2420.h: 1434: unsigned TRISB2 :1;
[; ;pic18f2420.h: 1435: unsigned TRISB3 :1;
[; ;pic18f2420.h: 1436: unsigned TRISB4 :1;
[; ;pic18f2420.h: 1437: unsigned TRISB5 :1;
[; ;pic18f2420.h: 1438: unsigned TRISB6 :1;
[; ;pic18f2420.h: 1439: unsigned TRISB7 :1;
[; ;pic18f2420.h: 1440: };
[; ;pic18f2420.h: 1441: struct {
[; ;pic18f2420.h: 1442: unsigned RB0 :1;
[; ;pic18f2420.h: 1443: unsigned RB1 :1;
[; ;pic18f2420.h: 1444: unsigned RB2 :1;
[; ;pic18f2420.h: 1445: unsigned RB3 :1;
[; ;pic18f2420.h: 1446: unsigned RB4 :1;
[; ;pic18f2420.h: 1447: unsigned RB5 :1;
[; ;pic18f2420.h: 1448: unsigned RB6 :1;
[; ;pic18f2420.h: 1449: unsigned RB7 :1;
[; ;pic18f2420.h: 1450: };
[; ;pic18f2420.h: 1451: } DDRBbits_t;
[; ;pic18f2420.h: 1452: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f2420.h: 1536: extern volatile unsigned char TRISC @ 0xF94;
"1538
[; ;pic18f2420.h: 1538: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f2420.h: 1541: extern volatile unsigned char DDRC @ 0xF94;
"1543
[; ;pic18f2420.h: 1543: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f2420.h: 1546: typedef union {
[; ;pic18f2420.h: 1547: struct {
[; ;pic18f2420.h: 1548: unsigned TRISC0 :1;
[; ;pic18f2420.h: 1549: unsigned TRISC1 :1;
[; ;pic18f2420.h: 1550: unsigned TRISC2 :1;
[; ;pic18f2420.h: 1551: unsigned TRISC3 :1;
[; ;pic18f2420.h: 1552: unsigned TRISC4 :1;
[; ;pic18f2420.h: 1553: unsigned TRISC5 :1;
[; ;pic18f2420.h: 1554: unsigned TRISC6 :1;
[; ;pic18f2420.h: 1555: unsigned TRISC7 :1;
[; ;pic18f2420.h: 1556: };
[; ;pic18f2420.h: 1557: struct {
[; ;pic18f2420.h: 1558: unsigned RC0 :1;
[; ;pic18f2420.h: 1559: unsigned RC1 :1;
[; ;pic18f2420.h: 1560: unsigned RC2 :1;
[; ;pic18f2420.h: 1561: unsigned RC3 :1;
[; ;pic18f2420.h: 1562: unsigned RC4 :1;
[; ;pic18f2420.h: 1563: unsigned RC5 :1;
[; ;pic18f2420.h: 1564: unsigned RC6 :1;
[; ;pic18f2420.h: 1565: unsigned RC7 :1;
[; ;pic18f2420.h: 1566: };
[; ;pic18f2420.h: 1567: } TRISCbits_t;
[; ;pic18f2420.h: 1568: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f2420.h: 1651: typedef union {
[; ;pic18f2420.h: 1652: struct {
[; ;pic18f2420.h: 1653: unsigned TRISC0 :1;
[; ;pic18f2420.h: 1654: unsigned TRISC1 :1;
[; ;pic18f2420.h: 1655: unsigned TRISC2 :1;
[; ;pic18f2420.h: 1656: unsigned TRISC3 :1;
[; ;pic18f2420.h: 1657: unsigned TRISC4 :1;
[; ;pic18f2420.h: 1658: unsigned TRISC5 :1;
[; ;pic18f2420.h: 1659: unsigned TRISC6 :1;
[; ;pic18f2420.h: 1660: unsigned TRISC7 :1;
[; ;pic18f2420.h: 1661: };
[; ;pic18f2420.h: 1662: struct {
[; ;pic18f2420.h: 1663: unsigned RC0 :1;
[; ;pic18f2420.h: 1664: unsigned RC1 :1;
[; ;pic18f2420.h: 1665: unsigned RC2 :1;
[; ;pic18f2420.h: 1666: unsigned RC3 :1;
[; ;pic18f2420.h: 1667: unsigned RC4 :1;
[; ;pic18f2420.h: 1668: unsigned RC5 :1;
[; ;pic18f2420.h: 1669: unsigned RC6 :1;
[; ;pic18f2420.h: 1670: unsigned RC7 :1;
[; ;pic18f2420.h: 1671: };
[; ;pic18f2420.h: 1672: } DDRCbits_t;
[; ;pic18f2420.h: 1673: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f2420.h: 1757: extern volatile unsigned char OSCTUNE @ 0xF9B;
"1759
[; ;pic18f2420.h: 1759: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f2420.h: 1762: typedef union {
[; ;pic18f2420.h: 1763: struct {
[; ;pic18f2420.h: 1764: unsigned TUN :5;
[; ;pic18f2420.h: 1765: unsigned :1;
[; ;pic18f2420.h: 1766: unsigned PLLEN :1;
[; ;pic18f2420.h: 1767: unsigned INTSRC :1;
[; ;pic18f2420.h: 1768: };
[; ;pic18f2420.h: 1769: struct {
[; ;pic18f2420.h: 1770: unsigned TUN0 :1;
[; ;pic18f2420.h: 1771: unsigned TUN1 :1;
[; ;pic18f2420.h: 1772: unsigned TUN2 :1;
[; ;pic18f2420.h: 1773: unsigned TUN3 :1;
[; ;pic18f2420.h: 1774: unsigned TUN4 :1;
[; ;pic18f2420.h: 1775: };
[; ;pic18f2420.h: 1776: } OSCTUNEbits_t;
[; ;pic18f2420.h: 1777: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f2420.h: 1821: extern volatile unsigned char PIE1 @ 0xF9D;
"1823
[; ;pic18f2420.h: 1823: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f2420.h: 1826: typedef union {
[; ;pic18f2420.h: 1827: struct {
[; ;pic18f2420.h: 1828: unsigned TMR1IE :1;
[; ;pic18f2420.h: 1829: unsigned TMR2IE :1;
[; ;pic18f2420.h: 1830: unsigned CCP1IE :1;
[; ;pic18f2420.h: 1831: unsigned SSPIE :1;
[; ;pic18f2420.h: 1832: unsigned TXIE :1;
[; ;pic18f2420.h: 1833: unsigned RCIE :1;
[; ;pic18f2420.h: 1834: unsigned ADIE :1;
[; ;pic18f2420.h: 1835: };
[; ;pic18f2420.h: 1836: struct {
[; ;pic18f2420.h: 1837: unsigned :5;
[; ;pic18f2420.h: 1838: unsigned RC1IE :1;
[; ;pic18f2420.h: 1839: };
[; ;pic18f2420.h: 1840: struct {
[; ;pic18f2420.h: 1841: unsigned :4;
[; ;pic18f2420.h: 1842: unsigned TX1IE :1;
[; ;pic18f2420.h: 1843: };
[; ;pic18f2420.h: 1844: } PIE1bits_t;
[; ;pic18f2420.h: 1845: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f2420.h: 1894: extern volatile unsigned char PIR1 @ 0xF9E;
"1896
[; ;pic18f2420.h: 1896: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f2420.h: 1899: typedef union {
[; ;pic18f2420.h: 1900: struct {
[; ;pic18f2420.h: 1901: unsigned TMR1IF :1;
[; ;pic18f2420.h: 1902: unsigned TMR2IF :1;
[; ;pic18f2420.h: 1903: unsigned CCP1IF :1;
[; ;pic18f2420.h: 1904: unsigned SSPIF :1;
[; ;pic18f2420.h: 1905: unsigned TXIF :1;
[; ;pic18f2420.h: 1906: unsigned RCIF :1;
[; ;pic18f2420.h: 1907: unsigned ADIF :1;
[; ;pic18f2420.h: 1908: };
[; ;pic18f2420.h: 1909: struct {
[; ;pic18f2420.h: 1910: unsigned :5;
[; ;pic18f2420.h: 1911: unsigned RC1IF :1;
[; ;pic18f2420.h: 1912: };
[; ;pic18f2420.h: 1913: struct {
[; ;pic18f2420.h: 1914: unsigned :4;
[; ;pic18f2420.h: 1915: unsigned TX1IF :1;
[; ;pic18f2420.h: 1916: };
[; ;pic18f2420.h: 1917: } PIR1bits_t;
[; ;pic18f2420.h: 1918: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f2420.h: 1967: extern volatile unsigned char IPR1 @ 0xF9F;
"1969
[; ;pic18f2420.h: 1969: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f2420.h: 1972: typedef union {
[; ;pic18f2420.h: 1973: struct {
[; ;pic18f2420.h: 1974: unsigned TMR1IP :1;
[; ;pic18f2420.h: 1975: unsigned TMR2IP :1;
[; ;pic18f2420.h: 1976: unsigned CCP1IP :1;
[; ;pic18f2420.h: 1977: unsigned SSPIP :1;
[; ;pic18f2420.h: 1978: unsigned TXIP :1;
[; ;pic18f2420.h: 1979: unsigned RCIP :1;
[; ;pic18f2420.h: 1980: unsigned ADIP :1;
[; ;pic18f2420.h: 1981: };
[; ;pic18f2420.h: 1982: struct {
[; ;pic18f2420.h: 1983: unsigned :5;
[; ;pic18f2420.h: 1984: unsigned RC1IP :1;
[; ;pic18f2420.h: 1985: };
[; ;pic18f2420.h: 1986: struct {
[; ;pic18f2420.h: 1987: unsigned :4;
[; ;pic18f2420.h: 1988: unsigned TX1IP :1;
[; ;pic18f2420.h: 1989: };
[; ;pic18f2420.h: 1990: } IPR1bits_t;
[; ;pic18f2420.h: 1991: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f2420.h: 2040: extern volatile unsigned char PIE2 @ 0xFA0;
"2042
[; ;pic18f2420.h: 2042: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f2420.h: 2045: typedef union {
[; ;pic18f2420.h: 2046: struct {
[; ;pic18f2420.h: 2047: unsigned CCP2IE :1;
[; ;pic18f2420.h: 2048: unsigned TMR3IE :1;
[; ;pic18f2420.h: 2049: unsigned HLVDIE :1;
[; ;pic18f2420.h: 2050: unsigned BCLIE :1;
[; ;pic18f2420.h: 2051: unsigned EEIE :1;
[; ;pic18f2420.h: 2052: unsigned :1;
[; ;pic18f2420.h: 2053: unsigned CMIE :1;
[; ;pic18f2420.h: 2054: unsigned OSCFIE :1;
[; ;pic18f2420.h: 2055: };
[; ;pic18f2420.h: 2056: struct {
[; ;pic18f2420.h: 2057: unsigned :2;
[; ;pic18f2420.h: 2058: unsigned LVDIE :1;
[; ;pic18f2420.h: 2059: };
[; ;pic18f2420.h: 2060: } PIE2bits_t;
[; ;pic18f2420.h: 2061: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f2420.h: 2105: extern volatile unsigned char PIR2 @ 0xFA1;
"2107
[; ;pic18f2420.h: 2107: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f2420.h: 2110: typedef union {
[; ;pic18f2420.h: 2111: struct {
[; ;pic18f2420.h: 2112: unsigned CCP2IF :1;
[; ;pic18f2420.h: 2113: unsigned TMR3IF :1;
[; ;pic18f2420.h: 2114: unsigned HLVDIF :1;
[; ;pic18f2420.h: 2115: unsigned BCLIF :1;
[; ;pic18f2420.h: 2116: unsigned EEIF :1;
[; ;pic18f2420.h: 2117: unsigned :1;
[; ;pic18f2420.h: 2118: unsigned CMIF :1;
[; ;pic18f2420.h: 2119: unsigned OSCFIF :1;
[; ;pic18f2420.h: 2120: };
[; ;pic18f2420.h: 2121: struct {
[; ;pic18f2420.h: 2122: unsigned :2;
[; ;pic18f2420.h: 2123: unsigned LVDIF :1;
[; ;pic18f2420.h: 2124: };
[; ;pic18f2420.h: 2125: } PIR2bits_t;
[; ;pic18f2420.h: 2126: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f2420.h: 2170: extern volatile unsigned char IPR2 @ 0xFA2;
"2172
[; ;pic18f2420.h: 2172: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f2420.h: 2175: typedef union {
[; ;pic18f2420.h: 2176: struct {
[; ;pic18f2420.h: 2177: unsigned CCP2IP :1;
[; ;pic18f2420.h: 2178: unsigned TMR3IP :1;
[; ;pic18f2420.h: 2179: unsigned HLVDIP :1;
[; ;pic18f2420.h: 2180: unsigned BCLIP :1;
[; ;pic18f2420.h: 2181: unsigned EEIP :1;
[; ;pic18f2420.h: 2182: unsigned :1;
[; ;pic18f2420.h: 2183: unsigned CMIP :1;
[; ;pic18f2420.h: 2184: unsigned OSCFIP :1;
[; ;pic18f2420.h: 2185: };
[; ;pic18f2420.h: 2186: struct {
[; ;pic18f2420.h: 2187: unsigned :2;
[; ;pic18f2420.h: 2188: unsigned LVDIP :1;
[; ;pic18f2420.h: 2189: };
[; ;pic18f2420.h: 2190: } IPR2bits_t;
[; ;pic18f2420.h: 2191: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f2420.h: 2235: extern volatile unsigned char EECON1 @ 0xFA6;
"2237
[; ;pic18f2420.h: 2237: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f2420.h: 2240: typedef union {
[; ;pic18f2420.h: 2241: struct {
[; ;pic18f2420.h: 2242: unsigned RD :1;
[; ;pic18f2420.h: 2243: unsigned WR :1;
[; ;pic18f2420.h: 2244: unsigned WREN :1;
[; ;pic18f2420.h: 2245: unsigned WRERR :1;
[; ;pic18f2420.h: 2246: unsigned FREE :1;
[; ;pic18f2420.h: 2247: unsigned :1;
[; ;pic18f2420.h: 2248: unsigned CFGS :1;
[; ;pic18f2420.h: 2249: unsigned EEPGD :1;
[; ;pic18f2420.h: 2250: };
[; ;pic18f2420.h: 2251: struct {
[; ;pic18f2420.h: 2252: unsigned :6;
[; ;pic18f2420.h: 2253: unsigned EEFS :1;
[; ;pic18f2420.h: 2254: };
[; ;pic18f2420.h: 2255: } EECON1bits_t;
[; ;pic18f2420.h: 2256: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f2420.h: 2300: extern volatile unsigned char EECON2 @ 0xFA7;
"2302
[; ;pic18f2420.h: 2302: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f2420.h: 2306: extern volatile unsigned char EEDATA @ 0xFA8;
"2308
[; ;pic18f2420.h: 2308: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f2420.h: 2312: extern volatile unsigned char EEADR @ 0xFA9;
"2314
[; ;pic18f2420.h: 2314: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f2420.h: 2318: extern volatile unsigned char RCSTA @ 0xFAB;
"2320
[; ;pic18f2420.h: 2320: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f2420.h: 2323: extern volatile unsigned char RCSTA1 @ 0xFAB;
"2325
[; ;pic18f2420.h: 2325: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f2420.h: 2328: typedef union {
[; ;pic18f2420.h: 2329: struct {
[; ;pic18f2420.h: 2330: unsigned RX9D :1;
[; ;pic18f2420.h: 2331: unsigned OERR :1;
[; ;pic18f2420.h: 2332: unsigned FERR :1;
[; ;pic18f2420.h: 2333: unsigned ADDEN :1;
[; ;pic18f2420.h: 2334: unsigned CREN :1;
[; ;pic18f2420.h: 2335: unsigned SREN :1;
[; ;pic18f2420.h: 2336: unsigned RX9 :1;
[; ;pic18f2420.h: 2337: unsigned SPEN :1;
[; ;pic18f2420.h: 2338: };
[; ;pic18f2420.h: 2339: struct {
[; ;pic18f2420.h: 2340: unsigned :3;
[; ;pic18f2420.h: 2341: unsigned ADEN :1;
[; ;pic18f2420.h: 2342: };
[; ;pic18f2420.h: 2343: struct {
[; ;pic18f2420.h: 2344: unsigned :5;
[; ;pic18f2420.h: 2345: unsigned SRENA :1;
[; ;pic18f2420.h: 2346: };
[; ;pic18f2420.h: 2347: struct {
[; ;pic18f2420.h: 2348: unsigned :6;
[; ;pic18f2420.h: 2349: unsigned RC8_9 :1;
[; ;pic18f2420.h: 2350: };
[; ;pic18f2420.h: 2351: struct {
[; ;pic18f2420.h: 2352: unsigned :6;
[; ;pic18f2420.h: 2353: unsigned RC9 :1;
[; ;pic18f2420.h: 2354: };
[; ;pic18f2420.h: 2355: struct {
[; ;pic18f2420.h: 2356: unsigned RCD8 :1;
[; ;pic18f2420.h: 2357: };
[; ;pic18f2420.h: 2358: } RCSTAbits_t;
[; ;pic18f2420.h: 2359: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f2420.h: 2427: typedef union {
[; ;pic18f2420.h: 2428: struct {
[; ;pic18f2420.h: 2429: unsigned RX9D :1;
[; ;pic18f2420.h: 2430: unsigned OERR :1;
[; ;pic18f2420.h: 2431: unsigned FERR :1;
[; ;pic18f2420.h: 2432: unsigned ADDEN :1;
[; ;pic18f2420.h: 2433: unsigned CREN :1;
[; ;pic18f2420.h: 2434: unsigned SREN :1;
[; ;pic18f2420.h: 2435: unsigned RX9 :1;
[; ;pic18f2420.h: 2436: unsigned SPEN :1;
[; ;pic18f2420.h: 2437: };
[; ;pic18f2420.h: 2438: struct {
[; ;pic18f2420.h: 2439: unsigned :3;
[; ;pic18f2420.h: 2440: unsigned ADEN :1;
[; ;pic18f2420.h: 2441: };
[; ;pic18f2420.h: 2442: struct {
[; ;pic18f2420.h: 2443: unsigned :5;
[; ;pic18f2420.h: 2444: unsigned SRENA :1;
[; ;pic18f2420.h: 2445: };
[; ;pic18f2420.h: 2446: struct {
[; ;pic18f2420.h: 2447: unsigned :6;
[; ;pic18f2420.h: 2448: unsigned RC8_9 :1;
[; ;pic18f2420.h: 2449: };
[; ;pic18f2420.h: 2450: struct {
[; ;pic18f2420.h: 2451: unsigned :6;
[; ;pic18f2420.h: 2452: unsigned RC9 :1;
[; ;pic18f2420.h: 2453: };
[; ;pic18f2420.h: 2454: struct {
[; ;pic18f2420.h: 2455: unsigned RCD8 :1;
[; ;pic18f2420.h: 2456: };
[; ;pic18f2420.h: 2457: } RCSTA1bits_t;
[; ;pic18f2420.h: 2458: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f2420.h: 2527: extern volatile unsigned char TXSTA @ 0xFAC;
"2529
[; ;pic18f2420.h: 2529: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f2420.h: 2532: extern volatile unsigned char TXSTA1 @ 0xFAC;
"2534
[; ;pic18f2420.h: 2534: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f2420.h: 2537: typedef union {
[; ;pic18f2420.h: 2538: struct {
[; ;pic18f2420.h: 2539: unsigned TX9D :1;
[; ;pic18f2420.h: 2540: unsigned TRMT :1;
[; ;pic18f2420.h: 2541: unsigned BRGH :1;
[; ;pic18f2420.h: 2542: unsigned SENDB :1;
[; ;pic18f2420.h: 2543: unsigned SYNC :1;
[; ;pic18f2420.h: 2544: unsigned TXEN :1;
[; ;pic18f2420.h: 2545: unsigned TX9 :1;
[; ;pic18f2420.h: 2546: unsigned CSRC :1;
[; ;pic18f2420.h: 2547: };
[; ;pic18f2420.h: 2548: struct {
[; ;pic18f2420.h: 2549: unsigned :2;
[; ;pic18f2420.h: 2550: unsigned BRGH1 :1;
[; ;pic18f2420.h: 2551: };
[; ;pic18f2420.h: 2552: struct {
[; ;pic18f2420.h: 2553: unsigned :7;
[; ;pic18f2420.h: 2554: unsigned CSRC1 :1;
[; ;pic18f2420.h: 2555: };
[; ;pic18f2420.h: 2556: struct {
[; ;pic18f2420.h: 2557: unsigned :3;
[; ;pic18f2420.h: 2558: unsigned SENDB1 :1;
[; ;pic18f2420.h: 2559: };
[; ;pic18f2420.h: 2560: struct {
[; ;pic18f2420.h: 2561: unsigned :4;
[; ;pic18f2420.h: 2562: unsigned SYNC1 :1;
[; ;pic18f2420.h: 2563: };
[; ;pic18f2420.h: 2564: struct {
[; ;pic18f2420.h: 2565: unsigned :1;
[; ;pic18f2420.h: 2566: unsigned TRMT1 :1;
[; ;pic18f2420.h: 2567: };
[; ;pic18f2420.h: 2568: struct {
[; ;pic18f2420.h: 2569: unsigned :6;
[; ;pic18f2420.h: 2570: unsigned TX91 :1;
[; ;pic18f2420.h: 2571: };
[; ;pic18f2420.h: 2572: struct {
[; ;pic18f2420.h: 2573: unsigned TX9D1 :1;
[; ;pic18f2420.h: 2574: };
[; ;pic18f2420.h: 2575: struct {
[; ;pic18f2420.h: 2576: unsigned :5;
[; ;pic18f2420.h: 2577: unsigned TXEN1 :1;
[; ;pic18f2420.h: 2578: };
[; ;pic18f2420.h: 2579: struct {
[; ;pic18f2420.h: 2580: unsigned :6;
[; ;pic18f2420.h: 2581: unsigned TX8_9 :1;
[; ;pic18f2420.h: 2582: };
[; ;pic18f2420.h: 2583: struct {
[; ;pic18f2420.h: 2584: unsigned TXD8 :1;
[; ;pic18f2420.h: 2585: };
[; ;pic18f2420.h: 2586: } TXSTAbits_t;
[; ;pic18f2420.h: 2587: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f2420.h: 2680: typedef union {
[; ;pic18f2420.h: 2681: struct {
[; ;pic18f2420.h: 2682: unsigned TX9D :1;
[; ;pic18f2420.h: 2683: unsigned TRMT :1;
[; ;pic18f2420.h: 2684: unsigned BRGH :1;
[; ;pic18f2420.h: 2685: unsigned SENDB :1;
[; ;pic18f2420.h: 2686: unsigned SYNC :1;
[; ;pic18f2420.h: 2687: unsigned TXEN :1;
[; ;pic18f2420.h: 2688: unsigned TX9 :1;
[; ;pic18f2420.h: 2689: unsigned CSRC :1;
[; ;pic18f2420.h: 2690: };
[; ;pic18f2420.h: 2691: struct {
[; ;pic18f2420.h: 2692: unsigned :2;
[; ;pic18f2420.h: 2693: unsigned BRGH1 :1;
[; ;pic18f2420.h: 2694: };
[; ;pic18f2420.h: 2695: struct {
[; ;pic18f2420.h: 2696: unsigned :7;
[; ;pic18f2420.h: 2697: unsigned CSRC1 :1;
[; ;pic18f2420.h: 2698: };
[; ;pic18f2420.h: 2699: struct {
[; ;pic18f2420.h: 2700: unsigned :3;
[; ;pic18f2420.h: 2701: unsigned SENDB1 :1;
[; ;pic18f2420.h: 2702: };
[; ;pic18f2420.h: 2703: struct {
[; ;pic18f2420.h: 2704: unsigned :4;
[; ;pic18f2420.h: 2705: unsigned SYNC1 :1;
[; ;pic18f2420.h: 2706: };
[; ;pic18f2420.h: 2707: struct {
[; ;pic18f2420.h: 2708: unsigned :1;
[; ;pic18f2420.h: 2709: unsigned TRMT1 :1;
[; ;pic18f2420.h: 2710: };
[; ;pic18f2420.h: 2711: struct {
[; ;pic18f2420.h: 2712: unsigned :6;
[; ;pic18f2420.h: 2713: unsigned TX91 :1;
[; ;pic18f2420.h: 2714: };
[; ;pic18f2420.h: 2715: struct {
[; ;pic18f2420.h: 2716: unsigned TX9D1 :1;
[; ;pic18f2420.h: 2717: };
[; ;pic18f2420.h: 2718: struct {
[; ;pic18f2420.h: 2719: unsigned :5;
[; ;pic18f2420.h: 2720: unsigned TXEN1 :1;
[; ;pic18f2420.h: 2721: };
[; ;pic18f2420.h: 2722: struct {
[; ;pic18f2420.h: 2723: unsigned :6;
[; ;pic18f2420.h: 2724: unsigned TX8_9 :1;
[; ;pic18f2420.h: 2725: };
[; ;pic18f2420.h: 2726: struct {
[; ;pic18f2420.h: 2727: unsigned TXD8 :1;
[; ;pic18f2420.h: 2728: };
[; ;pic18f2420.h: 2729: } TXSTA1bits_t;
[; ;pic18f2420.h: 2730: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f2420.h: 2824: extern volatile unsigned char TXREG @ 0xFAD;
"2826
[; ;pic18f2420.h: 2826: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f2420.h: 2829: extern volatile unsigned char TXREG1 @ 0xFAD;
"2831
[; ;pic18f2420.h: 2831: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f2420.h: 2835: extern volatile unsigned char RCREG @ 0xFAE;
"2837
[; ;pic18f2420.h: 2837: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f2420.h: 2840: extern volatile unsigned char RCREG1 @ 0xFAE;
"2842
[; ;pic18f2420.h: 2842: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f2420.h: 2846: extern volatile unsigned char SPBRG @ 0xFAF;
"2848
[; ;pic18f2420.h: 2848: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f2420.h: 2851: extern volatile unsigned char SPBRG1 @ 0xFAF;
"2853
[; ;pic18f2420.h: 2853: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f2420.h: 2857: extern volatile unsigned char SPBRGH @ 0xFB0;
"2859
[; ;pic18f2420.h: 2859: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f2420.h: 2863: extern volatile unsigned char T3CON @ 0xFB1;
"2865
[; ;pic18f2420.h: 2865: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f2420.h: 2868: typedef union {
[; ;pic18f2420.h: 2869: struct {
[; ;pic18f2420.h: 2870: unsigned :2;
[; ;pic18f2420.h: 2871: unsigned NOT_T3SYNC :1;
[; ;pic18f2420.h: 2872: };
[; ;pic18f2420.h: 2873: struct {
[; ;pic18f2420.h: 2874: unsigned TMR3ON :1;
[; ;pic18f2420.h: 2875: unsigned TMR3CS :1;
[; ;pic18f2420.h: 2876: unsigned nT3SYNC :1;
[; ;pic18f2420.h: 2877: unsigned T3CCP1 :1;
[; ;pic18f2420.h: 2878: unsigned T3CKPS :2;
[; ;pic18f2420.h: 2879: unsigned T3CCP2 :1;
[; ;pic18f2420.h: 2880: unsigned RD16 :1;
[; ;pic18f2420.h: 2881: };
[; ;pic18f2420.h: 2882: struct {
[; ;pic18f2420.h: 2883: unsigned :2;
[; ;pic18f2420.h: 2884: unsigned T3SYNC :1;
[; ;pic18f2420.h: 2885: unsigned :1;
[; ;pic18f2420.h: 2886: unsigned T3CKPS0 :1;
[; ;pic18f2420.h: 2887: unsigned T3CKPS1 :1;
[; ;pic18f2420.h: 2888: };
[; ;pic18f2420.h: 2889: struct {
[; ;pic18f2420.h: 2890: unsigned :7;
[; ;pic18f2420.h: 2891: unsigned RD163 :1;
[; ;pic18f2420.h: 2892: };
[; ;pic18f2420.h: 2893: struct {
[; ;pic18f2420.h: 2894: unsigned :3;
[; ;pic18f2420.h: 2895: unsigned SOSCEN3 :1;
[; ;pic18f2420.h: 2896: };
[; ;pic18f2420.h: 2897: struct {
[; ;pic18f2420.h: 2898: unsigned :7;
[; ;pic18f2420.h: 2899: unsigned T3RD16 :1;
[; ;pic18f2420.h: 2900: };
[; ;pic18f2420.h: 2901: } T3CONbits_t;
[; ;pic18f2420.h: 2902: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f2420.h: 2976: extern volatile unsigned short TMR3 @ 0xFB2;
"2978
[; ;pic18f2420.h: 2978: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f2420.h: 2982: extern volatile unsigned char TMR3L @ 0xFB2;
"2984
[; ;pic18f2420.h: 2984: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f2420.h: 2988: extern volatile unsigned char TMR3H @ 0xFB3;
"2990
[; ;pic18f2420.h: 2990: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f2420.h: 2994: extern volatile unsigned char CMCON @ 0xFB4;
"2996
[; ;pic18f2420.h: 2996: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f2420.h: 2999: typedef union {
[; ;pic18f2420.h: 3000: struct {
[; ;pic18f2420.h: 3001: unsigned CM :3;
[; ;pic18f2420.h: 3002: unsigned CIS :1;
[; ;pic18f2420.h: 3003: unsigned C1INV :1;
[; ;pic18f2420.h: 3004: unsigned C2INV :1;
[; ;pic18f2420.h: 3005: unsigned C1OUT :1;
[; ;pic18f2420.h: 3006: unsigned C2OUT :1;
[; ;pic18f2420.h: 3007: };
[; ;pic18f2420.h: 3008: struct {
[; ;pic18f2420.h: 3009: unsigned CM0 :1;
[; ;pic18f2420.h: 3010: unsigned CM1 :1;
[; ;pic18f2420.h: 3011: unsigned CM2 :1;
[; ;pic18f2420.h: 3012: };
[; ;pic18f2420.h: 3013: struct {
[; ;pic18f2420.h: 3014: unsigned CMEN0 :1;
[; ;pic18f2420.h: 3015: };
[; ;pic18f2420.h: 3016: struct {
[; ;pic18f2420.h: 3017: unsigned :1;
[; ;pic18f2420.h: 3018: unsigned CMEN1 :1;
[; ;pic18f2420.h: 3019: };
[; ;pic18f2420.h: 3020: struct {
[; ;pic18f2420.h: 3021: unsigned :2;
[; ;pic18f2420.h: 3022: unsigned CMEN2 :1;
[; ;pic18f2420.h: 3023: };
[; ;pic18f2420.h: 3024: } CMCONbits_t;
[; ;pic18f2420.h: 3025: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f2420.h: 3089: extern volatile unsigned char CVRCON @ 0xFB5;
"3091
[; ;pic18f2420.h: 3091: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f2420.h: 3094: typedef union {
[; ;pic18f2420.h: 3095: struct {
[; ;pic18f2420.h: 3096: unsigned CVR :4;
[; ;pic18f2420.h: 3097: unsigned CVRSS :1;
[; ;pic18f2420.h: 3098: unsigned CVRR :1;
[; ;pic18f2420.h: 3099: unsigned CVROE :1;
[; ;pic18f2420.h: 3100: unsigned CVREN :1;
[; ;pic18f2420.h: 3101: };
[; ;pic18f2420.h: 3102: struct {
[; ;pic18f2420.h: 3103: unsigned CVR0 :1;
[; ;pic18f2420.h: 3104: unsigned CVR1 :1;
[; ;pic18f2420.h: 3105: unsigned CVR2 :1;
[; ;pic18f2420.h: 3106: unsigned CVR3 :1;
[; ;pic18f2420.h: 3107: };
[; ;pic18f2420.h: 3108: struct {
[; ;pic18f2420.h: 3109: unsigned :6;
[; ;pic18f2420.h: 3110: unsigned CVROEN :1;
[; ;pic18f2420.h: 3111: };
[; ;pic18f2420.h: 3112: } CVRCONbits_t;
[; ;pic18f2420.h: 3113: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f2420.h: 3167: extern volatile unsigned char ECCP1AS @ 0xFB6;
"3169
[; ;pic18f2420.h: 3169: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f2420.h: 3172: extern volatile unsigned char ECCPAS @ 0xFB6;
"3174
[; ;pic18f2420.h: 3174: asm("ECCPAS equ 0FB6h");
[; <" ECCPAS equ 0FB6h ;# ">
[; ;pic18f2420.h: 3177: typedef union {
[; ;pic18f2420.h: 3178: struct {
[; ;pic18f2420.h: 3179: unsigned :2;
[; ;pic18f2420.h: 3180: unsigned PSSAC :2;
[; ;pic18f2420.h: 3181: unsigned ECCPAS :3;
[; ;pic18f2420.h: 3182: unsigned ECCPASE :1;
[; ;pic18f2420.h: 3183: };
[; ;pic18f2420.h: 3184: struct {
[; ;pic18f2420.h: 3185: unsigned :2;
[; ;pic18f2420.h: 3186: unsigned PSSAC0 :1;
[; ;pic18f2420.h: 3187: unsigned PSSAC1 :1;
[; ;pic18f2420.h: 3188: unsigned ECCPAS0 :1;
[; ;pic18f2420.h: 3189: unsigned ECCPAS1 :1;
[; ;pic18f2420.h: 3190: unsigned ECCPAS2 :1;
[; ;pic18f2420.h: 3191: };
[; ;pic18f2420.h: 3192: } ECCP1ASbits_t;
[; ;pic18f2420.h: 3193: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f2420.h: 3236: typedef union {
[; ;pic18f2420.h: 3237: struct {
[; ;pic18f2420.h: 3238: unsigned :2;
[; ;pic18f2420.h: 3239: unsigned PSSAC :2;
[; ;pic18f2420.h: 3240: unsigned ECCPAS :3;
[; ;pic18f2420.h: 3241: unsigned ECCPASE :1;
[; ;pic18f2420.h: 3242: };
[; ;pic18f2420.h: 3243: struct {
[; ;pic18f2420.h: 3244: unsigned :2;
[; ;pic18f2420.h: 3245: unsigned PSSAC0 :1;
[; ;pic18f2420.h: 3246: unsigned PSSAC1 :1;
[; ;pic18f2420.h: 3247: unsigned ECCPAS0 :1;
[; ;pic18f2420.h: 3248: unsigned ECCPAS1 :1;
[; ;pic18f2420.h: 3249: unsigned ECCPAS2 :1;
[; ;pic18f2420.h: 3250: };
[; ;pic18f2420.h: 3251: } ECCPASbits_t;
[; ;pic18f2420.h: 3252: extern volatile ECCPASbits_t ECCPASbits @ 0xFB6;
[; ;pic18f2420.h: 3296: extern volatile unsigned char PWM1CON @ 0xFB7;
"3298
[; ;pic18f2420.h: 3298: asm("PWM1CON equ 0FB7h");
[; <" PWM1CON equ 0FB7h ;# ">
[; ;pic18f2420.h: 3301: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"3303
[; ;pic18f2420.h: 3303: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f2420.h: 3306: typedef union {
[; ;pic18f2420.h: 3307: struct {
[; ;pic18f2420.h: 3308: unsigned :7;
[; ;pic18f2420.h: 3309: unsigned PRSEN :1;
[; ;pic18f2420.h: 3310: };
[; ;pic18f2420.h: 3311: } PWM1CONbits_t;
[; ;pic18f2420.h: 3312: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFB7;
[; ;pic18f2420.h: 3320: typedef union {
[; ;pic18f2420.h: 3321: struct {
[; ;pic18f2420.h: 3322: unsigned :7;
[; ;pic18f2420.h: 3323: unsigned PRSEN :1;
[; ;pic18f2420.h: 3324: };
[; ;pic18f2420.h: 3325: } ECCP1DELbits_t;
[; ;pic18f2420.h: 3326: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f2420.h: 3335: extern volatile unsigned char BAUDCON @ 0xFB8;
"3337
[; ;pic18f2420.h: 3337: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f2420.h: 3340: extern volatile unsigned char BAUDCTL @ 0xFB8;
"3342
[; ;pic18f2420.h: 3342: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f2420.h: 3345: typedef union {
[; ;pic18f2420.h: 3346: struct {
[; ;pic18f2420.h: 3347: unsigned ABDEN :1;
[; ;pic18f2420.h: 3348: unsigned WUE :1;
[; ;pic18f2420.h: 3349: unsigned :1;
[; ;pic18f2420.h: 3350: unsigned BRG16 :1;
[; ;pic18f2420.h: 3351: unsigned TXCKP :1;
[; ;pic18f2420.h: 3352: unsigned RXDTP :1;
[; ;pic18f2420.h: 3353: unsigned RCIDL :1;
[; ;pic18f2420.h: 3354: unsigned ABDOVF :1;
[; ;pic18f2420.h: 3355: };
[; ;pic18f2420.h: 3356: struct {
[; ;pic18f2420.h: 3357: unsigned :4;
[; ;pic18f2420.h: 3358: unsigned SCKP :1;
[; ;pic18f2420.h: 3359: unsigned :1;
[; ;pic18f2420.h: 3360: unsigned RCMT :1;
[; ;pic18f2420.h: 3361: };
[; ;pic18f2420.h: 3362: struct {
[; ;pic18f2420.h: 3363: unsigned :5;
[; ;pic18f2420.h: 3364: unsigned RXCKP :1;
[; ;pic18f2420.h: 3365: };
[; ;pic18f2420.h: 3366: struct {
[; ;pic18f2420.h: 3367: unsigned :1;
[; ;pic18f2420.h: 3368: unsigned W4E :1;
[; ;pic18f2420.h: 3369: };
[; ;pic18f2420.h: 3370: } BAUDCONbits_t;
[; ;pic18f2420.h: 3371: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f2420.h: 3429: typedef union {
[; ;pic18f2420.h: 3430: struct {
[; ;pic18f2420.h: 3431: unsigned ABDEN :1;
[; ;pic18f2420.h: 3432: unsigned WUE :1;
[; ;pic18f2420.h: 3433: unsigned :1;
[; ;pic18f2420.h: 3434: unsigned BRG16 :1;
[; ;pic18f2420.h: 3435: unsigned TXCKP :1;
[; ;pic18f2420.h: 3436: unsigned RXDTP :1;
[; ;pic18f2420.h: 3437: unsigned RCIDL :1;
[; ;pic18f2420.h: 3438: unsigned ABDOVF :1;
[; ;pic18f2420.h: 3439: };
[; ;pic18f2420.h: 3440: struct {
[; ;pic18f2420.h: 3441: unsigned :4;
[; ;pic18f2420.h: 3442: unsigned SCKP :1;
[; ;pic18f2420.h: 3443: unsigned :1;
[; ;pic18f2420.h: 3444: unsigned RCMT :1;
[; ;pic18f2420.h: 3445: };
[; ;pic18f2420.h: 3446: struct {
[; ;pic18f2420.h: 3447: unsigned :5;
[; ;pic18f2420.h: 3448: unsigned RXCKP :1;
[; ;pic18f2420.h: 3449: };
[; ;pic18f2420.h: 3450: struct {
[; ;pic18f2420.h: 3451: unsigned :1;
[; ;pic18f2420.h: 3452: unsigned W4E :1;
[; ;pic18f2420.h: 3453: };
[; ;pic18f2420.h: 3454: } BAUDCTLbits_t;
[; ;pic18f2420.h: 3455: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f2420.h: 3514: extern volatile unsigned char CCP2CON @ 0xFBA;
"3516
[; ;pic18f2420.h: 3516: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f2420.h: 3519: typedef union {
[; ;pic18f2420.h: 3520: struct {
[; ;pic18f2420.h: 3521: unsigned CCP2M :4;
[; ;pic18f2420.h: 3522: unsigned DC2B :2;
[; ;pic18f2420.h: 3523: };
[; ;pic18f2420.h: 3524: struct {
[; ;pic18f2420.h: 3525: unsigned CCP2M0 :1;
[; ;pic18f2420.h: 3526: unsigned CCP2M1 :1;
[; ;pic18f2420.h: 3527: unsigned CCP2M2 :1;
[; ;pic18f2420.h: 3528: unsigned CCP2M3 :1;
[; ;pic18f2420.h: 3529: unsigned CCP2Y :1;
[; ;pic18f2420.h: 3530: unsigned CCP2X :1;
[; ;pic18f2420.h: 3531: };
[; ;pic18f2420.h: 3532: struct {
[; ;pic18f2420.h: 3533: unsigned :4;
[; ;pic18f2420.h: 3534: unsigned DC2B0 :1;
[; ;pic18f2420.h: 3535: unsigned DC2B1 :1;
[; ;pic18f2420.h: 3536: };
[; ;pic18f2420.h: 3537: } CCP2CONbits_t;
[; ;pic18f2420.h: 3538: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f2420.h: 3592: extern volatile unsigned short CCPR2 @ 0xFBB;
"3594
[; ;pic18f2420.h: 3594: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f2420.h: 3598: extern volatile unsigned char CCPR2L @ 0xFBB;
"3600
[; ;pic18f2420.h: 3600: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f2420.h: 3604: extern volatile unsigned char CCPR2H @ 0xFBC;
"3606
[; ;pic18f2420.h: 3606: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f2420.h: 3610: extern volatile unsigned char CCP1CON @ 0xFBD;
"3612
[; ;pic18f2420.h: 3612: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f2420.h: 3615: typedef union {
[; ;pic18f2420.h: 3616: struct {
[; ;pic18f2420.h: 3617: unsigned CCP1M :4;
[; ;pic18f2420.h: 3618: unsigned DC1B :2;
[; ;pic18f2420.h: 3619: };
[; ;pic18f2420.h: 3620: struct {
[; ;pic18f2420.h: 3621: unsigned CCP1M0 :1;
[; ;pic18f2420.h: 3622: unsigned CCP1M1 :1;
[; ;pic18f2420.h: 3623: unsigned CCP1M2 :1;
[; ;pic18f2420.h: 3624: unsigned CCP1M3 :1;
[; ;pic18f2420.h: 3625: unsigned CCP1Y :1;
[; ;pic18f2420.h: 3626: unsigned CCP1X :1;
[; ;pic18f2420.h: 3627: };
[; ;pic18f2420.h: 3628: struct {
[; ;pic18f2420.h: 3629: unsigned :4;
[; ;pic18f2420.h: 3630: unsigned DC1B0 :1;
[; ;pic18f2420.h: 3631: unsigned DC1B1 :1;
[; ;pic18f2420.h: 3632: };
[; ;pic18f2420.h: 3633: } CCP1CONbits_t;
[; ;pic18f2420.h: 3634: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f2420.h: 3688: extern volatile unsigned short CCPR1 @ 0xFBE;
"3690
[; ;pic18f2420.h: 3690: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f2420.h: 3694: extern volatile unsigned char CCPR1L @ 0xFBE;
"3696
[; ;pic18f2420.h: 3696: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f2420.h: 3700: extern volatile unsigned char CCPR1H @ 0xFBF;
"3702
[; ;pic18f2420.h: 3702: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f2420.h: 3706: extern volatile unsigned char ADCON2 @ 0xFC0;
"3708
[; ;pic18f2420.h: 3708: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f2420.h: 3711: typedef union {
[; ;pic18f2420.h: 3712: struct {
[; ;pic18f2420.h: 3713: unsigned ADCS :3;
[; ;pic18f2420.h: 3714: unsigned ACQT :3;
[; ;pic18f2420.h: 3715: unsigned :1;
[; ;pic18f2420.h: 3716: unsigned ADFM :1;
[; ;pic18f2420.h: 3717: };
[; ;pic18f2420.h: 3718: struct {
[; ;pic18f2420.h: 3719: unsigned ADCS0 :1;
[; ;pic18f2420.h: 3720: unsigned ADCS1 :1;
[; ;pic18f2420.h: 3721: unsigned ADCS2 :1;
[; ;pic18f2420.h: 3722: unsigned ACQT0 :1;
[; ;pic18f2420.h: 3723: unsigned ACQT1 :1;
[; ;pic18f2420.h: 3724: unsigned ACQT2 :1;
[; ;pic18f2420.h: 3725: };
[; ;pic18f2420.h: 3726: } ADCON2bits_t;
[; ;pic18f2420.h: 3727: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f2420.h: 3776: extern volatile unsigned char ADCON1 @ 0xFC1;
"3778
[; ;pic18f2420.h: 3778: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f2420.h: 3781: typedef union {
[; ;pic18f2420.h: 3782: struct {
[; ;pic18f2420.h: 3783: unsigned PCFG :4;
[; ;pic18f2420.h: 3784: unsigned VCFG :2;
[; ;pic18f2420.h: 3785: };
[; ;pic18f2420.h: 3786: struct {
[; ;pic18f2420.h: 3787: unsigned PCFG0 :1;
[; ;pic18f2420.h: 3788: unsigned PCFG1 :1;
[; ;pic18f2420.h: 3789: unsigned PCFG2 :1;
[; ;pic18f2420.h: 3790: unsigned PCFG3 :1;
[; ;pic18f2420.h: 3791: unsigned VCFG0 :1;
[; ;pic18f2420.h: 3792: unsigned VCFG1 :1;
[; ;pic18f2420.h: 3793: };
[; ;pic18f2420.h: 3794: struct {
[; ;pic18f2420.h: 3795: unsigned :3;
[; ;pic18f2420.h: 3796: unsigned CHSN3 :1;
[; ;pic18f2420.h: 3797: };
[; ;pic18f2420.h: 3798: struct {
[; ;pic18f2420.h: 3799: unsigned :4;
[; ;pic18f2420.h: 3800: unsigned VCFG01 :1;
[; ;pic18f2420.h: 3801: };
[; ;pic18f2420.h: 3802: struct {
[; ;pic18f2420.h: 3803: unsigned :5;
[; ;pic18f2420.h: 3804: unsigned VCFG11 :1;
[; ;pic18f2420.h: 3805: };
[; ;pic18f2420.h: 3806: } ADCON1bits_t;
[; ;pic18f2420.h: 3807: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f2420.h: 3866: extern volatile unsigned char ADCON0 @ 0xFC2;
"3868
[; ;pic18f2420.h: 3868: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f2420.h: 3871: typedef union {
[; ;pic18f2420.h: 3872: struct {
[; ;pic18f2420.h: 3873: unsigned :1;
[; ;pic18f2420.h: 3874: unsigned GO_NOT_DONE :1;
[; ;pic18f2420.h: 3875: };
[; ;pic18f2420.h: 3876: struct {
[; ;pic18f2420.h: 3877: unsigned ADON :1;
[; ;pic18f2420.h: 3878: unsigned GO_nDONE :1;
[; ;pic18f2420.h: 3879: unsigned CHS :4;
[; ;pic18f2420.h: 3880: };
[; ;pic18f2420.h: 3881: struct {
[; ;pic18f2420.h: 3882: unsigned :1;
[; ;pic18f2420.h: 3883: unsigned GO :1;
[; ;pic18f2420.h: 3884: unsigned CHS0 :1;
[; ;pic18f2420.h: 3885: unsigned CHS1 :1;
[; ;pic18f2420.h: 3886: unsigned CHS2 :1;
[; ;pic18f2420.h: 3887: unsigned CHS3 :1;
[; ;pic18f2420.h: 3888: };
[; ;pic18f2420.h: 3889: struct {
[; ;pic18f2420.h: 3890: unsigned :1;
[; ;pic18f2420.h: 3891: unsigned DONE :1;
[; ;pic18f2420.h: 3892: };
[; ;pic18f2420.h: 3893: struct {
[; ;pic18f2420.h: 3894: unsigned :1;
[; ;pic18f2420.h: 3895: unsigned NOT_DONE :1;
[; ;pic18f2420.h: 3896: };
[; ;pic18f2420.h: 3897: struct {
[; ;pic18f2420.h: 3898: unsigned :1;
[; ;pic18f2420.h: 3899: unsigned nDONE :1;
[; ;pic18f2420.h: 3900: };
[; ;pic18f2420.h: 3901: struct {
[; ;pic18f2420.h: 3902: unsigned :1;
[; ;pic18f2420.h: 3903: unsigned GO_DONE :1;
[; ;pic18f2420.h: 3904: };
[; ;pic18f2420.h: 3905: struct {
[; ;pic18f2420.h: 3906: unsigned :1;
[; ;pic18f2420.h: 3907: unsigned GODONE :1;
[; ;pic18f2420.h: 3908: };
[; ;pic18f2420.h: 3909: } ADCON0bits_t;
[; ;pic18f2420.h: 3910: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f2420.h: 3984: extern volatile unsigned short ADRES @ 0xFC3;
"3986
[; ;pic18f2420.h: 3986: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f2420.h: 3990: extern volatile unsigned char ADRESL @ 0xFC3;
"3992
[; ;pic18f2420.h: 3992: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f2420.h: 3996: extern volatile unsigned char ADRESH @ 0xFC4;
"3998
[; ;pic18f2420.h: 3998: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f2420.h: 4002: extern volatile unsigned char SSPCON2 @ 0xFC5;
"4004
[; ;pic18f2420.h: 4004: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f2420.h: 4007: typedef union {
[; ;pic18f2420.h: 4008: struct {
[; ;pic18f2420.h: 4009: unsigned SEN :1;
[; ;pic18f2420.h: 4010: unsigned RSEN :1;
[; ;pic18f2420.h: 4011: unsigned PEN :1;
[; ;pic18f2420.h: 4012: unsigned RCEN :1;
[; ;pic18f2420.h: 4013: unsigned ACKEN :1;
[; ;pic18f2420.h: 4014: unsigned ACKDT :1;
[; ;pic18f2420.h: 4015: unsigned ACKSTAT :1;
[; ;pic18f2420.h: 4016: unsigned GCEN :1;
[; ;pic18f2420.h: 4017: };
[; ;pic18f2420.h: 4018: struct {
[; ;pic18f2420.h: 4019: unsigned :1;
[; ;pic18f2420.h: 4020: unsigned ADMSK1 :1;
[; ;pic18f2420.h: 4021: unsigned ADMSK2 :1;
[; ;pic18f2420.h: 4022: unsigned ADMSK3 :1;
[; ;pic18f2420.h: 4023: unsigned ADMSK4 :1;
[; ;pic18f2420.h: 4024: unsigned ADMSK5 :1;
[; ;pic18f2420.h: 4025: };
[; ;pic18f2420.h: 4026: } SSPCON2bits_t;
[; ;pic18f2420.h: 4027: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f2420.h: 4096: extern volatile unsigned char SSPCON1 @ 0xFC6;
"4098
[; ;pic18f2420.h: 4098: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f2420.h: 4101: typedef union {
[; ;pic18f2420.h: 4102: struct {
[; ;pic18f2420.h: 4103: unsigned SSPM :4;
[; ;pic18f2420.h: 4104: unsigned CKP :1;
[; ;pic18f2420.h: 4105: unsigned SSPEN :1;
[; ;pic18f2420.h: 4106: unsigned SSPOV :1;
[; ;pic18f2420.h: 4107: unsigned WCOL :1;
[; ;pic18f2420.h: 4108: };
[; ;pic18f2420.h: 4109: struct {
[; ;pic18f2420.h: 4110: unsigned SSPM0 :1;
[; ;pic18f2420.h: 4111: unsigned SSPM1 :1;
[; ;pic18f2420.h: 4112: unsigned SSPM2 :1;
[; ;pic18f2420.h: 4113: unsigned SSPM3 :1;
[; ;pic18f2420.h: 4114: };
[; ;pic18f2420.h: 4115: } SSPCON1bits_t;
[; ;pic18f2420.h: 4116: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f2420.h: 4165: extern volatile unsigned char SSPSTAT @ 0xFC7;
"4167
[; ;pic18f2420.h: 4167: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f2420.h: 4170: typedef union {
[; ;pic18f2420.h: 4171: struct {
[; ;pic18f2420.h: 4172: unsigned :2;
[; ;pic18f2420.h: 4173: unsigned R_NOT_W :1;
[; ;pic18f2420.h: 4174: };
[; ;pic18f2420.h: 4175: struct {
[; ;pic18f2420.h: 4176: unsigned :5;
[; ;pic18f2420.h: 4177: unsigned D_NOT_A :1;
[; ;pic18f2420.h: 4178: };
[; ;pic18f2420.h: 4179: struct {
[; ;pic18f2420.h: 4180: unsigned BF :1;
[; ;pic18f2420.h: 4181: unsigned UA :1;
[; ;pic18f2420.h: 4182: unsigned R_nW :1;
[; ;pic18f2420.h: 4183: unsigned S :1;
[; ;pic18f2420.h: 4184: unsigned P :1;
[; ;pic18f2420.h: 4185: unsigned D_nA :1;
[; ;pic18f2420.h: 4186: unsigned CKE :1;
[; ;pic18f2420.h: 4187: unsigned SMP :1;
[; ;pic18f2420.h: 4188: };
[; ;pic18f2420.h: 4189: struct {
[; ;pic18f2420.h: 4190: unsigned :2;
[; ;pic18f2420.h: 4191: unsigned R :1;
[; ;pic18f2420.h: 4192: unsigned :2;
[; ;pic18f2420.h: 4193: unsigned D :1;
[; ;pic18f2420.h: 4194: };
[; ;pic18f2420.h: 4195: struct {
[; ;pic18f2420.h: 4196: unsigned :2;
[; ;pic18f2420.h: 4197: unsigned W :1;
[; ;pic18f2420.h: 4198: unsigned :2;
[; ;pic18f2420.h: 4199: unsigned A :1;
[; ;pic18f2420.h: 4200: };
[; ;pic18f2420.h: 4201: struct {
[; ;pic18f2420.h: 4202: unsigned :2;
[; ;pic18f2420.h: 4203: unsigned nW :1;
[; ;pic18f2420.h: 4204: unsigned :2;
[; ;pic18f2420.h: 4205: unsigned nA :1;
[; ;pic18f2420.h: 4206: };
[; ;pic18f2420.h: 4207: struct {
[; ;pic18f2420.h: 4208: unsigned :2;
[; ;pic18f2420.h: 4209: unsigned R_W :1;
[; ;pic18f2420.h: 4210: unsigned :2;
[; ;pic18f2420.h: 4211: unsigned D_A :1;
[; ;pic18f2420.h: 4212: };
[; ;pic18f2420.h: 4213: struct {
[; ;pic18f2420.h: 4214: unsigned :2;
[; ;pic18f2420.h: 4215: unsigned NOT_WRITE :1;
[; ;pic18f2420.h: 4216: };
[; ;pic18f2420.h: 4217: struct {
[; ;pic18f2420.h: 4218: unsigned :5;
[; ;pic18f2420.h: 4219: unsigned NOT_ADDRESS :1;
[; ;pic18f2420.h: 4220: };
[; ;pic18f2420.h: 4221: struct {
[; ;pic18f2420.h: 4222: unsigned :2;
[; ;pic18f2420.h: 4223: unsigned nWRITE :1;
[; ;pic18f2420.h: 4224: unsigned :2;
[; ;pic18f2420.h: 4225: unsigned nADDRESS :1;
[; ;pic18f2420.h: 4226: };
[; ;pic18f2420.h: 4227: struct {
[; ;pic18f2420.h: 4228: unsigned :5;
[; ;pic18f2420.h: 4229: unsigned DA :1;
[; ;pic18f2420.h: 4230: };
[; ;pic18f2420.h: 4231: struct {
[; ;pic18f2420.h: 4232: unsigned :2;
[; ;pic18f2420.h: 4233: unsigned RW :1;
[; ;pic18f2420.h: 4234: };
[; ;pic18f2420.h: 4235: struct {
[; ;pic18f2420.h: 4236: unsigned :3;
[; ;pic18f2420.h: 4237: unsigned START :1;
[; ;pic18f2420.h: 4238: };
[; ;pic18f2420.h: 4239: struct {
[; ;pic18f2420.h: 4240: unsigned :4;
[; ;pic18f2420.h: 4241: unsigned STOP :1;
[; ;pic18f2420.h: 4242: };
[; ;pic18f2420.h: 4243: struct {
[; ;pic18f2420.h: 4244: unsigned :2;
[; ;pic18f2420.h: 4245: unsigned NOT_W :1;
[; ;pic18f2420.h: 4246: };
[; ;pic18f2420.h: 4247: struct {
[; ;pic18f2420.h: 4248: unsigned :5;
[; ;pic18f2420.h: 4249: unsigned NOT_A :1;
[; ;pic18f2420.h: 4250: };
[; ;pic18f2420.h: 4251: } SSPSTATbits_t;
[; ;pic18f2420.h: 4252: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f2420.h: 4396: extern volatile unsigned char SSPADD @ 0xFC8;
"4398
[; ;pic18f2420.h: 4398: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f2420.h: 4402: extern volatile unsigned char SSPBUF @ 0xFC9;
"4404
[; ;pic18f2420.h: 4404: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f2420.h: 4408: extern volatile unsigned char T2CON @ 0xFCA;
"4410
[; ;pic18f2420.h: 4410: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f2420.h: 4413: typedef union {
[; ;pic18f2420.h: 4414: struct {
[; ;pic18f2420.h: 4415: unsigned T2CKPS :2;
[; ;pic18f2420.h: 4416: unsigned TMR2ON :1;
[; ;pic18f2420.h: 4417: unsigned T2OUTPS :4;
[; ;pic18f2420.h: 4418: };
[; ;pic18f2420.h: 4419: struct {
[; ;pic18f2420.h: 4420: unsigned T2CKPS0 :1;
[; ;pic18f2420.h: 4421: unsigned T2CKPS1 :1;
[; ;pic18f2420.h: 4422: unsigned :1;
[; ;pic18f2420.h: 4423: unsigned T2OUTPS0 :1;
[; ;pic18f2420.h: 4424: unsigned T2OUTPS1 :1;
[; ;pic18f2420.h: 4425: unsigned T2OUTPS2 :1;
[; ;pic18f2420.h: 4426: unsigned T2OUTPS3 :1;
[; ;pic18f2420.h: 4427: };
[; ;pic18f2420.h: 4428: struct {
[; ;pic18f2420.h: 4429: unsigned :3;
[; ;pic18f2420.h: 4430: unsigned TOUTPS0 :1;
[; ;pic18f2420.h: 4431: unsigned TOUTPS1 :1;
[; ;pic18f2420.h: 4432: unsigned TOUTPS2 :1;
[; ;pic18f2420.h: 4433: unsigned TOUTPS3 :1;
[; ;pic18f2420.h: 4434: };
[; ;pic18f2420.h: 4435: } T2CONbits_t;
[; ;pic18f2420.h: 4436: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f2420.h: 4505: extern volatile unsigned char PR2 @ 0xFCB;
"4507
[; ;pic18f2420.h: 4507: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f2420.h: 4510: extern volatile unsigned char MEMCON @ 0xFCB;
"4512
[; ;pic18f2420.h: 4512: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f2420.h: 4515: typedef union {
[; ;pic18f2420.h: 4516: struct {
[; ;pic18f2420.h: 4517: unsigned :7;
[; ;pic18f2420.h: 4518: unsigned EBDIS :1;
[; ;pic18f2420.h: 4519: };
[; ;pic18f2420.h: 4520: struct {
[; ;pic18f2420.h: 4521: unsigned :4;
[; ;pic18f2420.h: 4522: unsigned WAIT0 :1;
[; ;pic18f2420.h: 4523: };
[; ;pic18f2420.h: 4524: struct {
[; ;pic18f2420.h: 4525: unsigned :5;
[; ;pic18f2420.h: 4526: unsigned WAIT1 :1;
[; ;pic18f2420.h: 4527: };
[; ;pic18f2420.h: 4528: struct {
[; ;pic18f2420.h: 4529: unsigned WM0 :1;
[; ;pic18f2420.h: 4530: };
[; ;pic18f2420.h: 4531: struct {
[; ;pic18f2420.h: 4532: unsigned :1;
[; ;pic18f2420.h: 4533: unsigned WM1 :1;
[; ;pic18f2420.h: 4534: };
[; ;pic18f2420.h: 4535: } PR2bits_t;
[; ;pic18f2420.h: 4536: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f2420.h: 4564: typedef union {
[; ;pic18f2420.h: 4565: struct {
[; ;pic18f2420.h: 4566: unsigned :7;
[; ;pic18f2420.h: 4567: unsigned EBDIS :1;
[; ;pic18f2420.h: 4568: };
[; ;pic18f2420.h: 4569: struct {
[; ;pic18f2420.h: 4570: unsigned :4;
[; ;pic18f2420.h: 4571: unsigned WAIT0 :1;
[; ;pic18f2420.h: 4572: };
[; ;pic18f2420.h: 4573: struct {
[; ;pic18f2420.h: 4574: unsigned :5;
[; ;pic18f2420.h: 4575: unsigned WAIT1 :1;
[; ;pic18f2420.h: 4576: };
[; ;pic18f2420.h: 4577: struct {
[; ;pic18f2420.h: 4578: unsigned WM0 :1;
[; ;pic18f2420.h: 4579: };
[; ;pic18f2420.h: 4580: struct {
[; ;pic18f2420.h: 4581: unsigned :1;
[; ;pic18f2420.h: 4582: unsigned WM1 :1;
[; ;pic18f2420.h: 4583: };
[; ;pic18f2420.h: 4584: } MEMCONbits_t;
[; ;pic18f2420.h: 4585: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f2420.h: 4614: extern volatile unsigned char TMR2 @ 0xFCC;
"4616
[; ;pic18f2420.h: 4616: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f2420.h: 4620: extern volatile unsigned char T1CON @ 0xFCD;
"4622
[; ;pic18f2420.h: 4622: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f2420.h: 4625: typedef union {
[; ;pic18f2420.h: 4626: struct {
[; ;pic18f2420.h: 4627: unsigned :2;
[; ;pic18f2420.h: 4628: unsigned NOT_T1SYNC :1;
[; ;pic18f2420.h: 4629: };
[; ;pic18f2420.h: 4630: struct {
[; ;pic18f2420.h: 4631: unsigned TMR1ON :1;
[; ;pic18f2420.h: 4632: unsigned TMR1CS :1;
[; ;pic18f2420.h: 4633: unsigned nT1SYNC :1;
[; ;pic18f2420.h: 4634: unsigned T1OSCEN :1;
[; ;pic18f2420.h: 4635: unsigned T1CKPS :2;
[; ;pic18f2420.h: 4636: unsigned T1RUN :1;
[; ;pic18f2420.h: 4637: unsigned RD16 :1;
[; ;pic18f2420.h: 4638: };
[; ;pic18f2420.h: 4639: struct {
[; ;pic18f2420.h: 4640: unsigned :2;
[; ;pic18f2420.h: 4641: unsigned T1SYNC :1;
[; ;pic18f2420.h: 4642: unsigned :1;
[; ;pic18f2420.h: 4643: unsigned T1CKPS0 :1;
[; ;pic18f2420.h: 4644: unsigned T1CKPS1 :1;
[; ;pic18f2420.h: 4645: };
[; ;pic18f2420.h: 4646: struct {
[; ;pic18f2420.h: 4647: unsigned :3;
[; ;pic18f2420.h: 4648: unsigned SOSCEN :1;
[; ;pic18f2420.h: 4649: };
[; ;pic18f2420.h: 4650: struct {
[; ;pic18f2420.h: 4651: unsigned :7;
[; ;pic18f2420.h: 4652: unsigned T1RD16 :1;
[; ;pic18f2420.h: 4653: };
[; ;pic18f2420.h: 4654: } T1CONbits_t;
[; ;pic18f2420.h: 4655: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f2420.h: 4724: extern volatile unsigned short TMR1 @ 0xFCE;
"4726
[; ;pic18f2420.h: 4726: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f2420.h: 4730: extern volatile unsigned char TMR1L @ 0xFCE;
"4732
[; ;pic18f2420.h: 4732: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f2420.h: 4736: extern volatile unsigned char TMR1H @ 0xFCF;
"4738
[; ;pic18f2420.h: 4738: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f2420.h: 4742: extern volatile unsigned char RCON @ 0xFD0;
"4744
[; ;pic18f2420.h: 4744: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f2420.h: 4747: typedef union {
[; ;pic18f2420.h: 4748: struct {
[; ;pic18f2420.h: 4749: unsigned NOT_BOR :1;
[; ;pic18f2420.h: 4750: };
[; ;pic18f2420.h: 4751: struct {
[; ;pic18f2420.h: 4752: unsigned :1;
[; ;pic18f2420.h: 4753: unsigned NOT_POR :1;
[; ;pic18f2420.h: 4754: };
[; ;pic18f2420.h: 4755: struct {
[; ;pic18f2420.h: 4756: unsigned :2;
[; ;pic18f2420.h: 4757: unsigned NOT_PD :1;
[; ;pic18f2420.h: 4758: };
[; ;pic18f2420.h: 4759: struct {
[; ;pic18f2420.h: 4760: unsigned :3;
[; ;pic18f2420.h: 4761: unsigned NOT_TO :1;
[; ;pic18f2420.h: 4762: };
[; ;pic18f2420.h: 4763: struct {
[; ;pic18f2420.h: 4764: unsigned :4;
[; ;pic18f2420.h: 4765: unsigned NOT_RI :1;
[; ;pic18f2420.h: 4766: };
[; ;pic18f2420.h: 4767: struct {
[; ;pic18f2420.h: 4768: unsigned nBOR :1;
[; ;pic18f2420.h: 4769: unsigned nPOR :1;
[; ;pic18f2420.h: 4770: unsigned nPD :1;
[; ;pic18f2420.h: 4771: unsigned nTO :1;
[; ;pic18f2420.h: 4772: unsigned nRI :1;
[; ;pic18f2420.h: 4773: unsigned :1;
[; ;pic18f2420.h: 4774: unsigned SBOREN :1;
[; ;pic18f2420.h: 4775: unsigned IPEN :1;
[; ;pic18f2420.h: 4776: };
[; ;pic18f2420.h: 4777: struct {
[; ;pic18f2420.h: 4778: unsigned BOR :1;
[; ;pic18f2420.h: 4779: unsigned POR :1;
[; ;pic18f2420.h: 4780: unsigned PD :1;
[; ;pic18f2420.h: 4781: unsigned TO :1;
[; ;pic18f2420.h: 4782: unsigned RI :1;
[; ;pic18f2420.h: 4783: };
[; ;pic18f2420.h: 4784: } RCONbits_t;
[; ;pic18f2420.h: 4785: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f2420.h: 4874: extern volatile unsigned char WDTCON @ 0xFD1;
"4876
[; ;pic18f2420.h: 4876: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f2420.h: 4879: typedef union {
[; ;pic18f2420.h: 4880: struct {
[; ;pic18f2420.h: 4881: unsigned SWDTEN :1;
[; ;pic18f2420.h: 4882: };
[; ;pic18f2420.h: 4883: struct {
[; ;pic18f2420.h: 4884: unsigned SWDTE :1;
[; ;pic18f2420.h: 4885: };
[; ;pic18f2420.h: 4886: } WDTCONbits_t;
[; ;pic18f2420.h: 4887: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f2420.h: 4901: extern volatile unsigned char HLVDCON @ 0xFD2;
"4903
[; ;pic18f2420.h: 4903: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f2420.h: 4906: extern volatile unsigned char LVDCON @ 0xFD2;
"4908
[; ;pic18f2420.h: 4908: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f2420.h: 4911: typedef union {
[; ;pic18f2420.h: 4912: struct {
[; ;pic18f2420.h: 4913: unsigned HLVDL :4;
[; ;pic18f2420.h: 4914: unsigned HLVDEN :1;
[; ;pic18f2420.h: 4915: unsigned IVRST :1;
[; ;pic18f2420.h: 4916: unsigned :1;
[; ;pic18f2420.h: 4917: unsigned VDIRMAG :1;
[; ;pic18f2420.h: 4918: };
[; ;pic18f2420.h: 4919: struct {
[; ;pic18f2420.h: 4920: unsigned HLVDL0 :1;
[; ;pic18f2420.h: 4921: unsigned HLVDL1 :1;
[; ;pic18f2420.h: 4922: unsigned HLVDL2 :1;
[; ;pic18f2420.h: 4923: unsigned HLVDL3 :1;
[; ;pic18f2420.h: 4924: };
[; ;pic18f2420.h: 4925: struct {
[; ;pic18f2420.h: 4926: unsigned LVDL0 :1;
[; ;pic18f2420.h: 4927: unsigned LVDL1 :1;
[; ;pic18f2420.h: 4928: unsigned LVDL2 :1;
[; ;pic18f2420.h: 4929: unsigned LVDL3 :1;
[; ;pic18f2420.h: 4930: unsigned LVDEN :1;
[; ;pic18f2420.h: 4931: unsigned IRVST :1;
[; ;pic18f2420.h: 4932: };
[; ;pic18f2420.h: 4933: struct {
[; ;pic18f2420.h: 4934: unsigned LVV0 :1;
[; ;pic18f2420.h: 4935: unsigned LVV1 :1;
[; ;pic18f2420.h: 4936: unsigned LVV2 :1;
[; ;pic18f2420.h: 4937: unsigned LVV3 :1;
[; ;pic18f2420.h: 4938: unsigned :1;
[; ;pic18f2420.h: 4939: unsigned BGST :1;
[; ;pic18f2420.h: 4940: };
[; ;pic18f2420.h: 4941: } HLVDCONbits_t;
[; ;pic18f2420.h: 4942: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f2420.h: 5040: typedef union {
[; ;pic18f2420.h: 5041: struct {
[; ;pic18f2420.h: 5042: unsigned HLVDL :4;
[; ;pic18f2420.h: 5043: unsigned HLVDEN :1;
[; ;pic18f2420.h: 5044: unsigned IVRST :1;
[; ;pic18f2420.h: 5045: unsigned :1;
[; ;pic18f2420.h: 5046: unsigned VDIRMAG :1;
[; ;pic18f2420.h: 5047: };
[; ;pic18f2420.h: 5048: struct {
[; ;pic18f2420.h: 5049: unsigned HLVDL0 :1;
[; ;pic18f2420.h: 5050: unsigned HLVDL1 :1;
[; ;pic18f2420.h: 5051: unsigned HLVDL2 :1;
[; ;pic18f2420.h: 5052: unsigned HLVDL3 :1;
[; ;pic18f2420.h: 5053: };
[; ;pic18f2420.h: 5054: struct {
[; ;pic18f2420.h: 5055: unsigned LVDL0 :1;
[; ;pic18f2420.h: 5056: unsigned LVDL1 :1;
[; ;pic18f2420.h: 5057: unsigned LVDL2 :1;
[; ;pic18f2420.h: 5058: unsigned LVDL3 :1;
[; ;pic18f2420.h: 5059: unsigned LVDEN :1;
[; ;pic18f2420.h: 5060: unsigned IRVST :1;
[; ;pic18f2420.h: 5061: };
[; ;pic18f2420.h: 5062: struct {
[; ;pic18f2420.h: 5063: unsigned LVV0 :1;
[; ;pic18f2420.h: 5064: unsigned LVV1 :1;
[; ;pic18f2420.h: 5065: unsigned LVV2 :1;
[; ;pic18f2420.h: 5066: unsigned LVV3 :1;
[; ;pic18f2420.h: 5067: unsigned :1;
[; ;pic18f2420.h: 5068: unsigned BGST :1;
[; ;pic18f2420.h: 5069: };
[; ;pic18f2420.h: 5070: } LVDCONbits_t;
[; ;pic18f2420.h: 5071: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f2420.h: 5170: extern volatile unsigned char OSCCON @ 0xFD3;
"5172
[; ;pic18f2420.h: 5172: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f2420.h: 5175: typedef union {
[; ;pic18f2420.h: 5176: struct {
[; ;pic18f2420.h: 5177: unsigned SCS :2;
[; ;pic18f2420.h: 5178: unsigned IOFS :1;
[; ;pic18f2420.h: 5179: unsigned OSTS :1;
[; ;pic18f2420.h: 5180: unsigned IRCF :3;
[; ;pic18f2420.h: 5181: unsigned IDLEN :1;
[; ;pic18f2420.h: 5182: };
[; ;pic18f2420.h: 5183: struct {
[; ;pic18f2420.h: 5184: unsigned SCS0 :1;
[; ;pic18f2420.h: 5185: unsigned SCS1 :1;
[; ;pic18f2420.h: 5186: unsigned FLTS :1;
[; ;pic18f2420.h: 5187: unsigned :1;
[; ;pic18f2420.h: 5188: unsigned IRCF0 :1;
[; ;pic18f2420.h: 5189: unsigned IRCF1 :1;
[; ;pic18f2420.h: 5190: unsigned IRCF2 :1;
[; ;pic18f2420.h: 5191: };
[; ;pic18f2420.h: 5192: } OSCCONbits_t;
[; ;pic18f2420.h: 5193: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f2420.h: 5252: extern volatile unsigned char T0CON @ 0xFD5;
"5254
[; ;pic18f2420.h: 5254: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f2420.h: 5257: typedef union {
[; ;pic18f2420.h: 5258: struct {
[; ;pic18f2420.h: 5259: unsigned T0PS :3;
[; ;pic18f2420.h: 5260: unsigned PSA :1;
[; ;pic18f2420.h: 5261: unsigned T0SE :1;
[; ;pic18f2420.h: 5262: unsigned T0CS :1;
[; ;pic18f2420.h: 5263: unsigned T08BIT :1;
[; ;pic18f2420.h: 5264: unsigned TMR0ON :1;
[; ;pic18f2420.h: 5265: };
[; ;pic18f2420.h: 5266: struct {
[; ;pic18f2420.h: 5267: unsigned T0PS0 :1;
[; ;pic18f2420.h: 5268: unsigned T0PS1 :1;
[; ;pic18f2420.h: 5269: unsigned T0PS2 :1;
[; ;pic18f2420.h: 5270: unsigned T0PS3 :1;
[; ;pic18f2420.h: 5271: unsigned :2;
[; ;pic18f2420.h: 5272: unsigned T016BIT :1;
[; ;pic18f2420.h: 5273: };
[; ;pic18f2420.h: 5274: } T0CONbits_t;
[; ;pic18f2420.h: 5275: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f2420.h: 5334: extern volatile unsigned short TMR0 @ 0xFD6;
"5336
[; ;pic18f2420.h: 5336: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f2420.h: 5340: extern volatile unsigned char TMR0L @ 0xFD6;
"5342
[; ;pic18f2420.h: 5342: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f2420.h: 5346: extern volatile unsigned char TMR0H @ 0xFD7;
"5348
[; ;pic18f2420.h: 5348: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f2420.h: 5352: extern volatile unsigned char STATUS @ 0xFD8;
"5354
[; ;pic18f2420.h: 5354: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f2420.h: 5357: typedef union {
[; ;pic18f2420.h: 5358: struct {
[; ;pic18f2420.h: 5359: unsigned C :1;
[; ;pic18f2420.h: 5360: unsigned DC :1;
[; ;pic18f2420.h: 5361: unsigned Z :1;
[; ;pic18f2420.h: 5362: unsigned OV :1;
[; ;pic18f2420.h: 5363: unsigned N :1;
[; ;pic18f2420.h: 5364: };
[; ;pic18f2420.h: 5365: struct {
[; ;pic18f2420.h: 5366: unsigned CARRY :1;
[; ;pic18f2420.h: 5367: };
[; ;pic18f2420.h: 5368: struct {
[; ;pic18f2420.h: 5369: unsigned :4;
[; ;pic18f2420.h: 5370: unsigned NEGATIVE :1;
[; ;pic18f2420.h: 5371: };
[; ;pic18f2420.h: 5372: struct {
[; ;pic18f2420.h: 5373: unsigned :3;
[; ;pic18f2420.h: 5374: unsigned OVERFLOW :1;
[; ;pic18f2420.h: 5375: };
[; ;pic18f2420.h: 5376: struct {
[; ;pic18f2420.h: 5377: unsigned :2;
[; ;pic18f2420.h: 5378: unsigned ZERO :1;
[; ;pic18f2420.h: 5379: };
[; ;pic18f2420.h: 5380: } STATUSbits_t;
[; ;pic18f2420.h: 5381: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f2420.h: 5430: extern volatile unsigned short FSR2 @ 0xFD9;
"5432
[; ;pic18f2420.h: 5432: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f2420.h: 5436: extern volatile unsigned char FSR2L @ 0xFD9;
"5438
[; ;pic18f2420.h: 5438: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f2420.h: 5442: extern volatile unsigned char FSR2H @ 0xFDA;
"5444
[; ;pic18f2420.h: 5444: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f2420.h: 5448: extern volatile unsigned char PLUSW2 @ 0xFDB;
"5450
[; ;pic18f2420.h: 5450: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f2420.h: 5454: extern volatile unsigned char PREINC2 @ 0xFDC;
"5456
[; ;pic18f2420.h: 5456: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f2420.h: 5460: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"5462
[; ;pic18f2420.h: 5462: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f2420.h: 5466: extern volatile unsigned char POSTINC2 @ 0xFDE;
"5468
[; ;pic18f2420.h: 5468: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f2420.h: 5472: extern volatile unsigned char INDF2 @ 0xFDF;
"5474
[; ;pic18f2420.h: 5474: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f2420.h: 5478: extern volatile unsigned char BSR @ 0xFE0;
"5480
[; ;pic18f2420.h: 5480: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f2420.h: 5484: extern volatile unsigned short FSR1 @ 0xFE1;
"5486
[; ;pic18f2420.h: 5486: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f2420.h: 5490: extern volatile unsigned char FSR1L @ 0xFE1;
"5492
[; ;pic18f2420.h: 5492: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f2420.h: 5496: extern volatile unsigned char FSR1H @ 0xFE2;
"5498
[; ;pic18f2420.h: 5498: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f2420.h: 5502: extern volatile unsigned char PLUSW1 @ 0xFE3;
"5504
[; ;pic18f2420.h: 5504: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f2420.h: 5508: extern volatile unsigned char PREINC1 @ 0xFE4;
"5510
[; ;pic18f2420.h: 5510: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f2420.h: 5514: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"5516
[; ;pic18f2420.h: 5516: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f2420.h: 5520: extern volatile unsigned char POSTINC1 @ 0xFE6;
"5522
[; ;pic18f2420.h: 5522: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f2420.h: 5526: extern volatile unsigned char INDF1 @ 0xFE7;
"5528
[; ;pic18f2420.h: 5528: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f2420.h: 5532: extern volatile unsigned char WREG @ 0xFE8;
"5534
[; ;pic18f2420.h: 5534: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f2420.h: 5543: extern volatile unsigned short FSR0 @ 0xFE9;
"5545
[; ;pic18f2420.h: 5545: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f2420.h: 5549: extern volatile unsigned char FSR0L @ 0xFE9;
"5551
[; ;pic18f2420.h: 5551: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f2420.h: 5555: extern volatile unsigned char FSR0H @ 0xFEA;
"5557
[; ;pic18f2420.h: 5557: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f2420.h: 5561: extern volatile unsigned char PLUSW0 @ 0xFEB;
"5563
[; ;pic18f2420.h: 5563: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f2420.h: 5567: extern volatile unsigned char PREINC0 @ 0xFEC;
"5569
[; ;pic18f2420.h: 5569: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f2420.h: 5573: extern volatile unsigned char POSTDEC0 @ 0xFED;
"5575
[; ;pic18f2420.h: 5575: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f2420.h: 5579: extern volatile unsigned char POSTINC0 @ 0xFEE;
"5581
[; ;pic18f2420.h: 5581: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f2420.h: 5585: extern volatile unsigned char INDF0 @ 0xFEF;
"5587
[; ;pic18f2420.h: 5587: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f2420.h: 5591: extern volatile unsigned char INTCON3 @ 0xFF0;
"5593
[; ;pic18f2420.h: 5593: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f2420.h: 5596: typedef union {
[; ;pic18f2420.h: 5597: struct {
[; ;pic18f2420.h: 5598: unsigned INT1IF :1;
[; ;pic18f2420.h: 5599: unsigned INT2IF :1;
[; ;pic18f2420.h: 5600: unsigned :1;
[; ;pic18f2420.h: 5601: unsigned INT1IE :1;
[; ;pic18f2420.h: 5602: unsigned INT2IE :1;
[; ;pic18f2420.h: 5603: unsigned :1;
[; ;pic18f2420.h: 5604: unsigned INT1IP :1;
[; ;pic18f2420.h: 5605: unsigned INT2IP :1;
[; ;pic18f2420.h: 5606: };
[; ;pic18f2420.h: 5607: struct {
[; ;pic18f2420.h: 5608: unsigned INT1F :1;
[; ;pic18f2420.h: 5609: unsigned INT2F :1;
[; ;pic18f2420.h: 5610: unsigned :1;
[; ;pic18f2420.h: 5611: unsigned INT1E :1;
[; ;pic18f2420.h: 5612: unsigned INT2E :1;
[; ;pic18f2420.h: 5613: unsigned :1;
[; ;pic18f2420.h: 5614: unsigned INT1P :1;
[; ;pic18f2420.h: 5615: unsigned INT2P :1;
[; ;pic18f2420.h: 5616: };
[; ;pic18f2420.h: 5617: } INTCON3bits_t;
[; ;pic18f2420.h: 5618: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f2420.h: 5682: extern volatile unsigned char INTCON2 @ 0xFF1;
"5684
[; ;pic18f2420.h: 5684: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f2420.h: 5687: typedef union {
[; ;pic18f2420.h: 5688: struct {
[; ;pic18f2420.h: 5689: unsigned :7;
[; ;pic18f2420.h: 5690: unsigned NOT_RBPU :1;
[; ;pic18f2420.h: 5691: };
[; ;pic18f2420.h: 5692: struct {
[; ;pic18f2420.h: 5693: unsigned RBIP :1;
[; ;pic18f2420.h: 5694: unsigned :1;
[; ;pic18f2420.h: 5695: unsigned TMR0IP :1;
[; ;pic18f2420.h: 5696: unsigned :1;
[; ;pic18f2420.h: 5697: unsigned INTEDG2 :1;
[; ;pic18f2420.h: 5698: unsigned INTEDG1 :1;
[; ;pic18f2420.h: 5699: unsigned INTEDG0 :1;
[; ;pic18f2420.h: 5700: unsigned nRBPU :1;
[; ;pic18f2420.h: 5701: };
[; ;pic18f2420.h: 5702: struct {
[; ;pic18f2420.h: 5703: unsigned :7;
[; ;pic18f2420.h: 5704: unsigned RBPU :1;
[; ;pic18f2420.h: 5705: };
[; ;pic18f2420.h: 5706: } INTCON2bits_t;
[; ;pic18f2420.h: 5707: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f2420.h: 5751: extern volatile unsigned char INTCON @ 0xFF2;
"5753
[; ;pic18f2420.h: 5753: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f2420.h: 5756: typedef union {
[; ;pic18f2420.h: 5757: struct {
[; ;pic18f2420.h: 5758: unsigned RBIF :1;
[; ;pic18f2420.h: 5759: unsigned INT0IF :1;
[; ;pic18f2420.h: 5760: unsigned TMR0IF :1;
[; ;pic18f2420.h: 5761: unsigned RBIE :1;
[; ;pic18f2420.h: 5762: unsigned INT0IE :1;
[; ;pic18f2420.h: 5763: unsigned TMR0IE :1;
[; ;pic18f2420.h: 5764: unsigned PEIE_GIEL :1;
[; ;pic18f2420.h: 5765: unsigned GIE_GIEH :1;
[; ;pic18f2420.h: 5766: };
[; ;pic18f2420.h: 5767: struct {
[; ;pic18f2420.h: 5768: unsigned :1;
[; ;pic18f2420.h: 5769: unsigned INT0F :1;
[; ;pic18f2420.h: 5770: unsigned T0IF :1;
[; ;pic18f2420.h: 5771: unsigned :1;
[; ;pic18f2420.h: 5772: unsigned INT0E :1;
[; ;pic18f2420.h: 5773: unsigned T0IE :1;
[; ;pic18f2420.h: 5774: unsigned PEIE :1;
[; ;pic18f2420.h: 5775: unsigned GIE :1;
[; ;pic18f2420.h: 5776: };
[; ;pic18f2420.h: 5777: struct {
[; ;pic18f2420.h: 5778: unsigned :6;
[; ;pic18f2420.h: 5779: unsigned GIEL :1;
[; ;pic18f2420.h: 5780: unsigned GIEH :1;
[; ;pic18f2420.h: 5781: };
[; ;pic18f2420.h: 5782: } INTCONbits_t;
[; ;pic18f2420.h: 5783: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f2420.h: 5867: extern volatile unsigned short PROD @ 0xFF3;
"5869
[; ;pic18f2420.h: 5869: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f2420.h: 5873: extern volatile unsigned char PRODL @ 0xFF3;
"5875
[; ;pic18f2420.h: 5875: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f2420.h: 5879: extern volatile unsigned char PRODH @ 0xFF4;
"5881
[; ;pic18f2420.h: 5881: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f2420.h: 5885: extern volatile unsigned char TABLAT @ 0xFF5;
"5887
[; ;pic18f2420.h: 5887: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f2420.h: 5892: extern volatile unsigned short long TBLPTR @ 0xFF6;
"5895
[; ;pic18f2420.h: 5895: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f2420.h: 5899: extern volatile unsigned char TBLPTRL @ 0xFF6;
"5901
[; ;pic18f2420.h: 5901: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f2420.h: 5905: extern volatile unsigned char TBLPTRH @ 0xFF7;
"5907
[; ;pic18f2420.h: 5907: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f2420.h: 5911: extern volatile unsigned char TBLPTRU @ 0xFF8;
"5913
[; ;pic18f2420.h: 5913: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f2420.h: 5918: extern volatile unsigned short long PCLAT @ 0xFF9;
"5921
[; ;pic18f2420.h: 5921: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f2420.h: 5925: extern volatile unsigned short long PC @ 0xFF9;
"5928
[; ;pic18f2420.h: 5928: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f2420.h: 5932: extern volatile unsigned char PCL @ 0xFF9;
"5934
[; ;pic18f2420.h: 5934: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f2420.h: 5938: extern volatile unsigned char PCLATH @ 0xFFA;
"5940
[; ;pic18f2420.h: 5940: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f2420.h: 5944: extern volatile unsigned char PCLATU @ 0xFFB;
"5946
[; ;pic18f2420.h: 5946: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f2420.h: 5950: extern volatile unsigned char STKPTR @ 0xFFC;
"5952
[; ;pic18f2420.h: 5952: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f2420.h: 5955: typedef union {
[; ;pic18f2420.h: 5956: struct {
[; ;pic18f2420.h: 5957: unsigned STKPTR :5;
[; ;pic18f2420.h: 5958: unsigned :1;
[; ;pic18f2420.h: 5959: unsigned STKUNF :1;
[; ;pic18f2420.h: 5960: unsigned STKFUL :1;
[; ;pic18f2420.h: 5961: };
[; ;pic18f2420.h: 5962: struct {
[; ;pic18f2420.h: 5963: unsigned SP0 :1;
[; ;pic18f2420.h: 5964: unsigned SP1 :1;
[; ;pic18f2420.h: 5965: unsigned SP2 :1;
[; ;pic18f2420.h: 5966: unsigned SP3 :1;
[; ;pic18f2420.h: 5967: unsigned SP4 :1;
[; ;pic18f2420.h: 5968: unsigned :2;
[; ;pic18f2420.h: 5969: unsigned STKOVF :1;
[; ;pic18f2420.h: 5970: };
[; ;pic18f2420.h: 5971: } STKPTRbits_t;
[; ;pic18f2420.h: 5972: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f2420.h: 6022: extern volatile unsigned short long TOS @ 0xFFD;
"6025
[; ;pic18f2420.h: 6025: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f2420.h: 6029: extern volatile unsigned char TOSL @ 0xFFD;
"6031
[; ;pic18f2420.h: 6031: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f2420.h: 6035: extern volatile unsigned char TOSH @ 0xFFE;
"6037
[; ;pic18f2420.h: 6037: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f2420.h: 6041: extern volatile unsigned char TOSU @ 0xFFF;
"6043
[; ;pic18f2420.h: 6043: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f2420.h: 6053: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f2420.h: 6055: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f2420.h: 6057: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2420.h: 6059: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2420.h: 6061: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f2420.h: 6063: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f2420.h: 6065: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f2420.h: 6067: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f2420.h: 6069: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f2420.h: 6071: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f2420.h: 6073: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f2420.h: 6075: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2420.h: 6077: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f2420.h: 6079: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f2420.h: 6081: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f2420.h: 6083: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f2420.h: 6085: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f2420.h: 6087: extern volatile __bit ADMSK1 @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2420.h: 6089: extern volatile __bit ADMSK2 @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2420.h: 6091: extern volatile __bit ADMSK3 @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2420.h: 6093: extern volatile __bit ADMSK4 @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f2420.h: 6095: extern volatile __bit ADMSK5 @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f2420.h: 6097: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f2420.h: 6099: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2420.h: 6101: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2420.h: 6103: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2420.h: 6105: extern volatile __bit AN11 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2420.h: 6107: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2420.h: 6109: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2420.h: 6111: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2420.h: 6113: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6115: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2420.h: 6117: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2420.h: 6119: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f2420.h: 6121: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f2420.h: 6123: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f2420.h: 6125: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f2420.h: 6127: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2420.h: 6129: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2420.h: 6131: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f2420.h: 6133: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2420.h: 6135: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f2420.h: 6137: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f2420.h: 6139: extern volatile __bit __attribute__((__deprecated__)) C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f2420.h: 6141: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f2420.h: 6143: extern volatile __bit __attribute__((__deprecated__)) C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f2420.h: 6145: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f2420.h: 6147: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2420.h: 6149: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f2420.h: 6151: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f2420.h: 6153: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f2420.h: 6155: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f2420.h: 6157: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f2420.h: 6159: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f2420.h: 6161: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f2420.h: 6163: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2420.h: 6165: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2420.h: 6167: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f2420.h: 6169: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f2420.h: 6171: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f2420.h: 6173: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f2420.h: 6175: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f2420.h: 6177: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f2420.h: 6179: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f2420.h: 6181: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2420.h: 6183: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2420.h: 6185: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2420.h: 6187: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 6189: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2420.h: 6191: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f2420.h: 6193: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f2420.h: 6195: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f2420.h: 6197: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f2420.h: 6199: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2420.h: 6201: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f2420.h: 6203: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2420.h: 6205: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f2420.h: 6207: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f2420.h: 6209: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2420.h: 6211: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2420.h: 6213: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2420.h: 6215: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2420.h: 6217: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2420.h: 6219: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f2420.h: 6221: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f2420.h: 6223: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f2420.h: 6225: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f2420.h: 6227: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f2420.h: 6229: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f2420.h: 6231: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f2420.h: 6233: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2420.h: 6235: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f2420.h: 6237: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f2420.h: 6239: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f2420.h: 6241: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f2420.h: 6243: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f2420.h: 6245: extern volatile __bit CVREF @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2420.h: 6247: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f2420.h: 6249: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2420.h: 6251: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f2420.h: 6253: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f2420.h: 6255: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f2420.h: 6257: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6259: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f2420.h: 6261: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f2420.h: 6263: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f2420.h: 6265: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f2420.h: 6267: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f2420.h: 6269: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6271: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2420.h: 6273: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6275: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6277: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6279: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f2420.h: 6281: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f2420.h: 6283: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f2420.h: 6285: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f2420.h: 6287: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f2420.h: 6289: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f2420.h: 6291: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f2420.h: 6293: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f2420.h: 6295: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f2420.h: 6297: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f2420.h: 6299: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f2420.h: 6301: extern volatile __bit FLT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2420.h: 6303: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2420.h: 6305: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f2420.h: 6307: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f2420.h: 6309: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2420.h: 6311: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2420.h: 6313: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2420.h: 6315: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f2420.h: 6317: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6319: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6321: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6323: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6325: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6327: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2420.h: 6329: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2420.h: 6331: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2420.h: 6333: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6335: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2420.h: 6337: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2420.h: 6339: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2420.h: 6341: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2420.h: 6343: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2420.h: 6345: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f2420.h: 6347: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2420.h: 6349: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2420.h: 6351: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2420.h: 6353: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f2420.h: 6355: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f2420.h: 6357: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2420.h: 6359: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2420.h: 6361: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2420.h: 6363: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f2420.h: 6365: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f2420.h: 6367: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2420.h: 6369: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f2420.h: 6371: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2420.h: 6373: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2420.h: 6375: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2420.h: 6377: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f2420.h: 6379: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f2420.h: 6381: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2420.h: 6383: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f2420.h: 6385: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f2420.h: 6387: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f2420.h: 6389: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f2420.h: 6391: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f2420.h: 6393: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f2420.h: 6395: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f2420.h: 6397: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f2420.h: 6399: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f2420.h: 6401: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f2420.h: 6403: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2420.h: 6405: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f2420.h: 6407: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2420.h: 6409: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2420.h: 6411: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2420.h: 6413: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2420.h: 6415: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2420.h: 6417: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2420.h: 6419: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2420.h: 6421: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2420.h: 6423: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2420.h: 6425: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2420.h: 6427: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2420.h: 6429: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2420.h: 6431: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f2420.h: 6433: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f2420.h: 6435: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f2420.h: 6437: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f2420.h: 6439: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f2420.h: 6441: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f2420.h: 6443: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f2420.h: 6445: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f2420.h: 6447: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2420.h: 6449: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2420.h: 6451: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2420.h: 6453: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2420.h: 6455: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2420.h: 6457: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2420.h: 6459: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2420.h: 6461: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2420.h: 6463: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2420.h: 6465: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2420.h: 6467: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2420.h: 6469: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2420.h: 6471: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2420.h: 6473: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2420.h: 6475: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2420.h: 6477: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2420.h: 6479: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f2420.h: 6481: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f2420.h: 6483: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f2420.h: 6485: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f2420.h: 6487: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f2420.h: 6489: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f2420.h: 6491: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f2420.h: 6493: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f2420.h: 6495: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f2420.h: 6497: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f2420.h: 6499: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f2420.h: 6501: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f2420.h: 6503: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f2420.h: 6505: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f2420.h: 6507: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f2420.h: 6509: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f2420.h: 6511: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f2420.h: 6513: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f2420.h: 6515: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f2420.h: 6517: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6519: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f2420.h: 6521: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2420.h: 6523: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2420.h: 6525: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2420.h: 6527: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2420.h: 6529: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f2420.h: 6531: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f2420.h: 6533: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f2420.h: 6535: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f2420.h: 6537: extern volatile __bit MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 6539: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f2420.h: 6541: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6543: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 6545: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2420.h: 6547: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 6549: extern volatile __bit NOT_MCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 6551: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2420.h: 6553: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2420.h: 6555: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2420.h: 6557: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2420.h: 6559: extern volatile __bit NOT_SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6561: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2420.h: 6563: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2420.h: 6565: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2420.h: 6567: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6569: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6571: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f2420.h: 6573: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2420.h: 6575: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2420.h: 6577: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f2420.h: 6579: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f2420.h: 6581: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f2420.h: 6583: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f2420.h: 6585: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2420.h: 6587: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f2420.h: 6589: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2420.h: 6591: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2420.h: 6593: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 6595: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f2420.h: 6597: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f2420.h: 6599: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f2420.h: 6601: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f2420.h: 6603: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2420.h: 6605: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2420.h: 6607: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f2420.h: 6609: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f2420.h: 6611: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2420.h: 6613: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2420.h: 6615: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2420.h: 6617: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f2420.h: 6619: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2420.h: 6621: extern volatile __bit PRSEN @ (((unsigned) &PWM1CON)*8) + 7;
[; ;pic18f2420.h: 6623: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2420.h: 6625: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f2420.h: 6627: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f2420.h: 6629: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2420.h: 6631: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f2420.h: 6633: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2420.h: 6635: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2420.h: 6637: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2420.h: 6639: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6641: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f2420.h: 6643: extern volatile __bit __attribute__((__deprecated__)) RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2420.h: 6645: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f2420.h: 6647: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f2420.h: 6649: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f2420.h: 6651: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f2420.h: 6653: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f2420.h: 6655: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f2420.h: 6657: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f2420.h: 6659: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f2420.h: 6661: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f2420.h: 6663: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f2420.h: 6665: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f2420.h: 6667: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2420.h: 6669: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2420.h: 6671: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2420.h: 6673: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2420.h: 6675: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2420.h: 6677: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2420.h: 6679: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f2420.h: 6681: extern volatile __bit __attribute__((__deprecated__)) RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2420.h: 6683: extern volatile __bit __attribute__((__deprecated__)) RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2420.h: 6685: extern volatile __bit __attribute__((__deprecated__)) RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2420.h: 6687: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2420.h: 6689: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2420.h: 6691: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2420.h: 6693: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2420.h: 6695: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2420.h: 6697: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f2420.h: 6699: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2420.h: 6701: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f2420.h: 6703: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f2420.h: 6705: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f2420.h: 6707: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f2420.h: 6709: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f2420.h: 6711: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2420.h: 6713: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 6715: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2420.h: 6717: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f2420.h: 6719: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f2420.h: 6721: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6723: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f2420.h: 6725: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f2420.h: 6727: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f2420.h: 6729: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2420.h: 6731: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f2420.h: 6733: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6735: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6737: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 6739: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f2420.h: 6741: extern volatile __bit SCK @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2420.h: 6743: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2420.h: 6745: extern volatile __bit SCL @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f2420.h: 6747: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f2420.h: 6749: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f2420.h: 6751: extern volatile __bit SDA @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2420.h: 6753: extern volatile __bit SDI @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f2420.h: 6755: extern volatile __bit SDO @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f2420.h: 6757: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f2420.h: 6759: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2420.h: 6761: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f2420.h: 6763: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f2420.h: 6765: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2420.h: 6767: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2420.h: 6769: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f2420.h: 6771: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f2420.h: 6773: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f2420.h: 6775: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f2420.h: 6777: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f2420.h: 6779: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f2420.h: 6781: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2420.h: 6783: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f2420.h: 6785: extern volatile __bit SS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 6787: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f2420.h: 6789: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f2420.h: 6791: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f2420.h: 6793: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f2420.h: 6795: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f2420.h: 6797: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f2420.h: 6799: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f2420.h: 6801: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f2420.h: 6803: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f2420.h: 6805: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f2420.h: 6807: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2420.h: 6809: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f2420.h: 6811: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f2420.h: 6813: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f2420.h: 6815: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2420.h: 6817: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f2420.h: 6819: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2420.h: 6821: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f2420.h: 6823: extern volatile __bit T016BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2420.h: 6825: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f2420.h: 6827: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f2420.h: 6829: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f2420.h: 6831: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2420.h: 6833: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2420.h: 6835: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f2420.h: 6837: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f2420.h: 6839: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f2420.h: 6841: extern volatile __bit T0PS3 @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f2420.h: 6843: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f2420.h: 6845: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2420.h: 6847: extern volatile __bit T1CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2420.h: 6849: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f2420.h: 6851: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f2420.h: 6853: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f2420.h: 6855: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f2420.h: 6857: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f2420.h: 6859: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f2420.h: 6861: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f2420.h: 6863: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2420.h: 6865: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f2420.h: 6867: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f2420.h: 6869: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2420.h: 6871: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2420.h: 6873: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2420.h: 6875: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2420.h: 6877: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f2420.h: 6879: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f2420.h: 6881: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f2420.h: 6883: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f2420.h: 6885: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f2420.h: 6887: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2420.h: 6889: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f2420.h: 6891: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f2420.h: 6893: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f2420.h: 6895: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f2420.h: 6897: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f2420.h: 6899: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f2420.h: 6901: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f2420.h: 6903: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f2420.h: 6905: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f2420.h: 6907: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f2420.h: 6909: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f2420.h: 6911: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f2420.h: 6913: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f2420.h: 6915: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f2420.h: 6917: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f2420.h: 6919: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f2420.h: 6921: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f2420.h: 6923: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f2420.h: 6925: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2420.h: 6927: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f2420.h: 6929: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f2420.h: 6931: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f2420.h: 6933: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f2420.h: 6935: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f2420.h: 6937: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f2420.h: 6939: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f2420.h: 6941: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f2420.h: 6943: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f2420.h: 6945: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f2420.h: 6947: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f2420.h: 6949: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f2420.h: 6951: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f2420.h: 6953: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f2420.h: 6955: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f2420.h: 6957: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f2420.h: 6959: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f2420.h: 6961: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f2420.h: 6963: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f2420.h: 6965: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f2420.h: 6967: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f2420.h: 6969: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f2420.h: 6971: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f2420.h: 6973: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f2420.h: 6975: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f2420.h: 6977: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f2420.h: 6979: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f2420.h: 6981: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f2420.h: 6983: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2420.h: 6985: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f2420.h: 6987: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f2420.h: 6989: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f2420.h: 6991: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f2420.h: 6993: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f2420.h: 6995: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f2420.h: 6997: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f2420.h: 6999: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2420.h: 7001: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2420.h: 7003: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2420.h: 7005: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2420.h: 7007: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2420.h: 7009: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f2420.h: 7011: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2420.h: 7013: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2420.h: 7015: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f2420.h: 7017: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f2420.h: 7019: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2420.h: 7021: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f2420.h: 7023: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f2420.h: 7025: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f2420.h: 7027: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f2420.h: 7029: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f2420.h: 7031: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f2420.h: 7033: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2420.h: 7035: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f2420.h: 7037: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2420.h: 7039: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f2420.h: 7041: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f2420.h: 7043: extern volatile __bit VPP @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 7045: extern volatile __bit VREFN @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f2420.h: 7047: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f2420.h: 7049: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2420.h: 7051: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f2420.h: 7053: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f2420.h: 7055: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f2420.h: 7057: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f2420.h: 7059: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f2420.h: 7061: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f2420.h: 7063: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f2420.h: 7065: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f2420.h: 7067: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f2420.h: 7069: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f2420.h: 7071: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 7073: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f2420.h: 7075: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f2420.h: 7077: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f2420.h: 7079: extern volatile __bit nMCLR @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f2420.h: 7081: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f2420.h: 7083: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f2420.h: 7085: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f2420.h: 7087: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f2420.h: 7089: extern volatile __bit nSS @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f2420.h: 7091: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f2420.h: 7093: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f2420.h: 7095: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f2420.h: 7097: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f2420.h: 7099: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 156: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 158: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 160: extern __nonreentrant void _delay3(unsigned char);
"2 C:\Users\Hamza\Desktop\Cassa_Audio\progetto.c
[p x OSC=INTIO7 ]
[p x PWRT=ON ]
[p x BOREN=OFF ]
"3
[p x WDT=OFF ]
[p x PBADEN=OFF ]
[p x MCLRE=ON ]
[p x DEBUG=ON ]
[p x LVP=OFF ]
"65 C:\Users\Hamza\Desktop\Cassa_Audio\i2c.c
[v _IdleI2C `(v ~T0 @X0 1 ef ]
"66
{
[; ;i2c.c: 65: void IdleI2C( void )
[; ;i2c.c: 66: {
[e :U _IdleI2C ]
[f ]
[; ;i2c.c: 67: while ( ( SSPCON2 & 0x1F ) || ( SSPSTATbits.R_W ) )
"67
[e $U 302  ]
[e :U 303 ]
[; ;i2c.c: 68: continue;
"68
[e $U 302  ]
[e :U 302 ]
"67
[e $ || != & -> _SSPCON2 `i -> 31 `i -> 0 `i != -> . . _SSPSTATbits 6 1 `i -> -> -> 0 `i `Vuc `i 303  ]
[e :U 304 ]
[; ;i2c.c: 69: }
"69
[e :UE 301 ]
}
"77
[v _CloseI2C `(v ~T0 @X0 1 ef ]
"78
{
[; ;i2c.c: 77: void CloseI2C( void )
[; ;i2c.c: 78: {
[e :U _CloseI2C ]
[f ]
[; ;i2c.c: 79: SSPCON1 &= 0xDF;
"79
[e =& _SSPCON1 -> -> 223 `i `uc ]
[; ;i2c.c: 80: }
"80
[e :UE 305 ]
}
"108
[v _OpenI2C_StSpeed `(v ~T0 @X0 1 ef ]
"109
{
[; ;i2c.c: 108: void OpenI2C_StSpeed()
[; ;i2c.c: 109: {
[e :U _OpenI2C_StSpeed ]
[f ]
[; ;i2c.c: 110: SSPSTAT &= 0x3F;
"110
[e =& _SSPSTAT -> -> 63 `i `uc ]
[; ;i2c.c: 111: SSPCON1 = 0x08;
"111
[e = _SSPCON1 -> -> 8 `i `uc ]
[; ;i2c.c: 112: SSPCON2 = 0x00;
"112
[e = _SSPCON2 -> -> 0 `i `uc ]
[; ;i2c.c: 113: SSPSTAT |= 0x80;
"113
[e =| _SSPSTAT -> -> 128 `i `uc ]
[; ;i2c.c: 117: SSPADD=9;
"117
[e = _SSPADD -> -> 9 `i `uc ]
[; ;i2c.c: 121: SSPADD=19;
"121
[e = _SSPADD -> -> 19 `i `uc ]
[; ;i2c.c: 128: TRISCbits.TRISC3 = 1;
"128
[e = . . _TRISCbits 0 3 -> -> 1 `i `uc ]
[; ;i2c.c: 129: TRISCbits.TRISC4 = 1;
"129
[e = . . _TRISCbits 0 4 -> -> 1 `i `uc ]
[; ;i2c.c: 130: SSPCON1 |= 0x20;
"130
[e =| _SSPCON1 -> -> 32 `i `uc ]
[; ;i2c.c: 132: }
"132
[e :UE 306 ]
}
"142
[v _ReadI2C `(uc ~T0 @X0 1 ef ]
"143
{
[; ;i2c.c: 142: unsigned char ReadI2C( void )
[; ;i2c.c: 143: {
[e :U _ReadI2C ]
[f ]
[; ;i2c.c: 144: if( ((SSPCON1&0x0F)==0x08) || ((SSPCON1&0x0F)==0x0B) )
"144
[e $ ! || == & -> _SSPCON1 `i -> 15 `i -> 8 `i == & -> _SSPCON1 `i -> 15 `i -> 11 `i 308  ]
[; ;i2c.c: 145: SSPCON2bits.RCEN = 1;
"145
[e = . . _SSPCON2bits 0 3 -> -> 1 `i `uc ]
[e :U 308 ]
[; ;i2c.c: 146: while ( !SSPSTATbits.BF );
"146
[e $U 309  ]
[e :U 310 ]
[e :U 309 ]
[e $ ! != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 310  ]
[e :U 311 ]
[; ;i2c.c: 147: return ( SSPBUF );
"147
[e ) _SSPBUF ]
[e $UE 307  ]
[; ;i2c.c: 148: }
"148
[e :UE 307 ]
}
"158
[v _WriteI2C `(uc ~T0 @X0 1 ef1`uc ]
"159
{
[; ;i2c.c: 158: unsigned char WriteI2C( unsigned char data_out )
[; ;i2c.c: 159: {
[e :U _WriteI2C ]
"158
[v _data_out `uc ~T0 @X0 1 r1 ]
"159
[f ]
[; ;i2c.c: 160: SSPBUF = data_out;
"160
[e = _SSPBUF _data_out ]
[; ;i2c.c: 161: if ( SSPCON1bits.WCOL )
"161
[e $ ! != -> . . _SSPCON1bits 0 4 `i -> -> -> 0 `i `Vuc `i 313  ]
[; ;i2c.c: 162: return ( -1 );
"162
[e ) -> -U -> 1 `i `uc ]
[e $UE 312  ]
[e $U 314  ]
"163
[e :U 313 ]
[; ;i2c.c: 163: else
[; ;i2c.c: 164: {
"164
{
[; ;i2c.c: 165: if( ((SSPCON1&0x0F)==0x08) || ((SSPCON1&0x0F)==0x0B) )
"165
[e $ ! || == & -> _SSPCON1 `i -> 15 `i -> 8 `i == & -> _SSPCON1 `i -> 15 `i -> 11 `i 315  ]
[; ;i2c.c: 166: {
"166
{
[; ;i2c.c: 167: while( SSPSTATbits.BF );
"167
[e $U 316  ]
[e :U 317 ]
[e :U 316 ]
[e $ != -> . . _SSPSTATbits 2 0 `i -> -> -> 0 `i `Vuc `i 317  ]
[e :U 318 ]
[; ;i2c.c: 168: IdleI2C();
"168
[e ( _IdleI2C ..  ]
[; ;i2c.c: 169: if ( SSPCON2bits.ACKSTAT )
"169
[e $ ! != -> . . _SSPCON2bits 0 6 `i -> -> -> 0 `i `Vuc `i 319  ]
[; ;i2c.c: 170: return ( -2 );
"170
[e ) -> -U -> 2 `i `uc ]
[e $UE 312  ]
[e $U 320  ]
"171
[e :U 319 ]
[; ;i2c.c: 171: else return ( 0 );
[e ) -> -> 0 `i `uc ]
[e $UE 312  ]
[e :U 320 ]
"172
}
[e :U 315 ]
"174
}
[e :U 314 ]
[; ;i2c.c: 172: }
[; ;i2c.c: 174: }
[; ;i2c.c: 175: }
"175
[e :UE 312 ]
}
"14 C:\Users\Hamza\Desktop\Cassa_Audio\TEA5767.c
[v _byte1 `uc ~T0 @X0 1 e ]
[i _byte1
-> -> 0 `i `uc
]
[v _byte2 `uc ~T0 @X0 1 e ]
[i _byte2
-> -> 0 `i `uc
]
[v _byte3 `uc ~T0 @X0 1 e ]
[i _byte3
-> -> 0 `i `uc
]
[v _byte4 `uc ~T0 @X0 1 e ]
[i _byte4
-> -> 0 `i `uc
]
[; ;TEA5767.c: 14: unsigned char byte1=0, byte2=0, byte3=0, byte4=0;
[; ;TEA5767.c: 16: void TEA_cmd (unsigned char command,char stat);
[; ;TEA5767.c: 29: void TEA_setFreq(int freq);
[; ;TEA5767.c: 30: void TEA_writeData(void);
[; ;TEA5767.c: 31: void TEA_readData(void);
"33
[v _TEA_cmd `(v ~T0 @X0 1 ef2`uc`uc ]
{
[; ;TEA5767.c: 33: void TEA_cmd (unsigned char command,char stat){
[e :U _TEA_cmd ]
[v _command `uc ~T0 @X0 1 r1 ]
[v _stat `uc ~T0 @X0 1 r2 ]
[f ]
[; ;TEA5767.c: 34: switch (command){
"34
[e $U 323  ]
{
[; ;TEA5767.c: 35: case 2:
"35
[e :U 324 ]
[; ;TEA5767.c: 36: byte3&=0b11101111; byte3|=stat<<4;
"36
[e =& _byte3 -> -> 239 `i `uc ]
[e =| _byte3 -> << -> _stat `i -> 4 `i `uc ]
[; ;TEA5767.c: 37: break;
"37
[e $U 322  ]
[; ;TEA5767.c: 38: case 3:
"38
[e :U 325 ]
[; ;TEA5767.c: 39: byte3&=0b11110111; byte3|=stat<<3;
"39
[e =& _byte3 -> -> 247 `i `uc ]
[e =| _byte3 -> << -> _stat `i -> 3 `i `uc ]
[; ;TEA5767.c: 40: break;
"40
[e $U 322  ]
[; ;TEA5767.c: 41: case 4:
"41
[e :U 326 ]
[; ;TEA5767.c: 42: byte4&=0b11110111; byte4|=stat<<3;
"42
[e =& _byte4 -> -> 247 `i `uc ]
[e =| _byte4 -> << -> _stat `i -> 3 `i `uc ]
[; ;TEA5767.c: 43: break;
"43
[e $U 322  ]
[; ;TEA5767.c: 44: case 5:
"44
[e :U 327 ]
[; ;TEA5767.c: 45: byte4&=0b11111011; byte4|=stat<<2;
"45
[e =& _byte4 -> -> 251 `i `uc ]
[e =| _byte4 -> << -> _stat `i -> 2 `i `uc ]
[; ;TEA5767.c: 46: break;
"46
[e $U 322  ]
[; ;TEA5767.c: 47: case 6:
"47
[e :U 328 ]
[; ;TEA5767.c: 48: byte4&=0b11111101; byte4|=stat<<1;
"48
[e =& _byte4 -> -> 253 `i `uc ]
[e =| _byte4 -> << -> _stat `i -> 1 `i `uc ]
[; ;TEA5767.c: 49: break;
"49
[e $U 322  ]
[; ;TEA5767.c: 50: case 7:
"50
[e :U 329 ]
[; ;TEA5767.c: 51: byte4&=0b10111111; byte4|=stat<<6;
"51
[e =& _byte4 -> -> 191 `i `uc ]
[e =| _byte4 -> << -> _stat `i -> 6 `i `uc ]
[; ;TEA5767.c: 52: break;
"52
[e $U 322  ]
[; ;TEA5767.c: 53: case 8:
"53
[e :U 330 ]
[; ;TEA5767.c: 54: byte4&=0b11101111; byte4|=stat<<4;
"54
[e =& _byte4 -> -> 239 `i `uc ]
[e =| _byte4 -> << -> _stat `i -> 4 `i `uc ]
[; ;TEA5767.c: 55: break;
"55
[e $U 322  ]
[; ;TEA5767.c: 56: case 9:
"56
[e :U 331 ]
[; ;TEA5767.c: 57: byte3&=0b10011111; byte3|=stat<<5;
"57
[e =& _byte3 -> -> 159 `i `uc ]
[e =| _byte3 -> << -> _stat `i -> 5 `i `uc ]
[; ;TEA5767.c: 58: break;
"58
[e $U 322  ]
[; ;TEA5767.c: 59: default:
"59
[e :U 332 ]
[; ;TEA5767.c: 60: break;
"60
[e $U 322  ]
"61
}
[; ;TEA5767.c: 61: }
[e $U 322  ]
"34
[e :U 323 ]
[e [\ _command , $ -> -> 2 `i `uc 324
 , $ -> -> 3 `i `uc 325
 , $ -> -> 4 `i `uc 326
 , $ -> -> 5 `i `uc 327
 , $ -> -> 6 `i `uc 328
 , $ -> -> 7 `i `uc 329
 , $ -> -> 8 `i `uc 330
 , $ -> -> 9 `i `uc 331
 332 ]
"61
[e :U 322 ]
[; ;TEA5767.c: 62: TEA_writeData();
"62
[e ( _TEA_writeData ..  ]
[; ;TEA5767.c: 63: }
"63
[e :UE 321 ]
}
"64
[v _TEA_setFreq `(v ~T0 @X0 1 ef1`i ]
{
[; ;TEA5767.c: 64: void TEA_setFreq(int freq){
[e :U _TEA_setFreq ]
[v _freq `i ~T0 @X0 1 r1 ]
[f ]
"65
[v _rawFreq `ul ~T0 @X0 1 a ]
[; ;TEA5767.c: 65: unsigned long rawFreq=0;
[e = _rawFreq -> -> -> 0 `i `l `ul ]
[; ;TEA5767.c: 66: if (freq==1){
"66
[e $ ! == _freq -> 1 `i 334  ]
{
[; ;TEA5767.c: 67: byte1|=0b01000000;
"67
[e =| _byte1 -> -> 64 `i `uc ]
[; ;TEA5767.c: 68: byte3|=0b10000000;
"68
[e =| _byte3 -> -> 128 `i `uc ]
[; ;TEA5767.c: 69: TEA_readData();
"69
[e ( _TEA_readData ..  ]
"70
}
[; ;TEA5767.c: 70: }
[e $U 335  ]
"71
[e :U 334 ]
[; ;TEA5767.c: 71: else if(freq==0){
[e $ ! == _freq -> 0 `i 336  ]
{
[; ;TEA5767.c: 72: byte1|=0b01000000;
"72
[e =| _byte1 -> -> 64 `i `uc ]
[; ;TEA5767.c: 73: byte3&=0b01111111;
"73
[e =& _byte3 -> -> 127 `i `uc ]
[; ;TEA5767.c: 74: TEA_readData();
"74
[e ( _TEA_readData ..  ]
"75
}
[; ;TEA5767.c: 75: }
[e $U 337  ]
"76
[e :U 336 ]
[; ;TEA5767.c: 76: else{
{
[; ;TEA5767.c: 77: rawFreq=freq;
"77
[e = _rawFreq -> -> _freq `l `ul ]
[; ;TEA5767.c: 78: rawFreq=rawFreq*10000;
"78
[e = _rawFreq * _rawFreq -> -> -> 10000 `i `l `ul ]
[; ;TEA5767.c: 79: rawFreq+=225000;
"79
[e =+ _rawFreq -> -> 225000 `l `ul ]
[; ;TEA5767.c: 80: rawFreq=rawFreq*4;
"80
[e = _rawFreq * _rawFreq -> -> -> 4 `i `l `ul ]
[; ;TEA5767.c: 81: rawFreq/=32768;
"81
[e =/ _rawFreq -> -> 32768 `us `ul ]
[; ;TEA5767.c: 82: freq=rawFreq;
"82
[e = _freq -> _rawFreq `i ]
[; ;TEA5767.c: 83: byte1=0;
"83
[e = _byte1 -> -> 0 `i `uc ]
[; ;TEA5767.c: 84: byte1=freq>>8;
"84
[e = _byte1 -> >> _freq -> 8 `i `uc ]
[; ;TEA5767.c: 85: byte2=freq;
"85
[e = _byte2 -> _freq `uc ]
"86
}
[e :U 337 ]
[e :U 335 ]
[; ;TEA5767.c: 86: }
[; ;TEA5767.c: 87: TEA_writeData();
"87
[e ( _TEA_writeData ..  ]
[; ;TEA5767.c: 88: }
"88
[e :UE 333 ]
}
"89
[v _TEA_writeData `(v ~T0 @X0 1 ef ]
{
[; ;TEA5767.c: 89: void TEA_writeData(void){
[e :U _TEA_writeData ]
[f ]
[; ;TEA5767.c: 90: IdleI2C();
"90
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 91: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"91
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 339  ]
[e :U 340 ]
[e :U 339 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 340  ]
[e :U 341 ]
[; ;TEA5767.c: 92: WriteI2C(0xC0);
"92
[e ( _WriteI2C (1 -> -> 192 `i `uc ]
[; ;TEA5767.c: 93: IdleI2C();
"93
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 94: WriteI2C(byte1);
"94
[e ( _WriteI2C (1 _byte1 ]
[; ;TEA5767.c: 95: IdleI2C();
"95
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 96: WriteI2C(byte2);
"96
[e ( _WriteI2C (1 _byte2 ]
[; ;TEA5767.c: 97: IdleI2C();
"97
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 98: WriteI2C(byte3);
"98
[e ( _WriteI2C (1 _byte3 ]
[; ;TEA5767.c: 99: IdleI2C();
"99
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 100: WriteI2C(byte4);
"100
[e ( _WriteI2C (1 _byte4 ]
[; ;TEA5767.c: 101: IdleI2C();
"101
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 102: WriteI2C(0b01000000);
"102
[e ( _WriteI2C (1 -> -> 64 `i `uc ]
[; ;TEA5767.c: 103: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"103
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 342  ]
[e :U 343 ]
[e :U 342 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 343  ]
[e :U 344 ]
[; ;TEA5767.c: 104: }
"104
[e :UE 338 ]
}
"105
[v _TEA_readData `(v ~T0 @X0 1 ef ]
{
[; ;TEA5767.c: 105: void TEA_readData(void){
[e :U _TEA_readData ]
[f ]
"106
[v _read1 `uc ~T0 @X0 1 a ]
[v _read2 `uc ~T0 @X0 1 a ]
[v _read3 `uc ~T0 @X0 1 a ]
[v _read4 `uc ~T0 @X0 1 a ]
[v _read5 `uc ~T0 @X0 1 a ]
[; ;TEA5767.c: 106: unsigned char read1, read2,read3,read4,read5;
[; ;TEA5767.c: 107: __nop();
"107
[e ( ___nop ..  ]
[; ;TEA5767.c: 108: __nop();
"108
[e ( ___nop ..  ]
[; ;TEA5767.c: 109: __nop();
"109
[e ( ___nop ..  ]
[; ;TEA5767.c: 110: IdleI2C();
"110
[e ( _IdleI2C ..  ]
[; ;TEA5767.c: 111: SSPCON2bits.SEN=1;while(SSPCON2bits.SEN);
"111
[e = . . _SSPCON2bits 0 0 -> -> 1 `i `uc ]
[e $U 346  ]
[e :U 347 ]
[e :U 346 ]
[e $ != -> . . _SSPCON2bits 0 0 `i -> -> -> 0 `i `Vuc `i 347  ]
[e :U 348 ]
[; ;TEA5767.c: 112: WriteI2C(0xC1);
"112
[e ( _WriteI2C (1 -> -> 193 `i `uc ]
[; ;TEA5767.c: 113: read1=ReadI2C();
"113
[e = _read1 ( _ReadI2C ..  ]
[; ;TEA5767.c: 114: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"114
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 349  ]
[e :U 350 ]
[e :U 349 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 350  ]
[e :U 351 ]
[; ;TEA5767.c: 115: read2=ReadI2C();
"115
[e = _read2 ( _ReadI2C ..  ]
[; ;TEA5767.c: 116: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"116
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 352  ]
[e :U 353 ]
[e :U 352 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 353  ]
[e :U 354 ]
[; ;TEA5767.c: 117: read3=ReadI2C();
"117
[e = _read3 ( _ReadI2C ..  ]
[; ;TEA5767.c: 118: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"118
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 355  ]
[e :U 356 ]
[e :U 355 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 356  ]
[e :U 357 ]
[; ;TEA5767.c: 119: read4=ReadI2C();
"119
[e = _read4 ( _ReadI2C ..  ]
[; ;TEA5767.c: 120: SSPCON2bits.ACKDT=0;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"120
[e = . . _SSPCON2bits 0 5 -> -> 0 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 358  ]
[e :U 359 ]
[e :U 358 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 359  ]
[e :U 360 ]
[; ;TEA5767.c: 121: read5=ReadI2C();
"121
[e = _read5 ( _ReadI2C ..  ]
[; ;TEA5767.c: 122: SSPCON2bits.ACKDT=1;SSPCON2bits.ACKEN=1;while(SSPCON2bits.ACKEN);
"122
[e = . . _SSPCON2bits 0 5 -> -> 1 `i `uc ]
[e = . . _SSPCON2bits 0 4 -> -> 1 `i `uc ]
[e $U 361  ]
[e :U 362 ]
[e :U 361 ]
[e $ != -> . . _SSPCON2bits 0 4 `i -> -> -> 0 `i `Vuc `i 362  ]
[e :U 363 ]
[; ;TEA5767.c: 123: SSPCON2bits.PEN=1;while(SSPCON2bits.PEN);
"123
[e = . . _SSPCON2bits 0 2 -> -> 1 `i `uc ]
[e $U 364  ]
[e :U 365 ]
[e :U 364 ]
[e $ != -> . . _SSPCON2bits 0 2 `i -> -> -> 0 `i `Vuc `i 365  ]
[e :U 366 ]
[; ;TEA5767.c: 124: byte1=read1&0b01111111;
"124
[e = _byte1 -> & -> _read1 `i -> 127 `i `uc ]
[; ;TEA5767.c: 125: byte2=read2+1;
"125
[e = _byte2 -> + -> _read2 `i -> 1 `i `uc ]
[; ;TEA5767.c: 126: __nop();
"126
[e ( ___nop ..  ]
[; ;TEA5767.c: 127: __nop();
"127
[e ( ___nop ..  ]
[; ;TEA5767.c: 128: __nop();
"128
[e ( ___nop ..  ]
[; ;TEA5767.c: 130: }
"130
[e :UE 345 ]
}
[; ;progetto.c: 22: void setup(void);
[; ;progetto.c: 23: char detectButton(void);
[; ;progetto.c: 24: void functionsRoutine(void);
"26 C:\Users\Hamza\Desktop\Cassa_Audio\progetto.c
[v _function `uc ~T0 @X0 1 e ]
[i _function
-> -> 0 `i `uc
]
[; ;progetto.c: 26: unsigned char function=0;
"27
[v _smode `b ~T0 @X0 1 e ]
[; ;progetto.c: 27: bit smode;
"28
[v _status `b ~T0 @X0 1 e ]
[; ;progetto.c: 28: bit status;
"30
[v _main `(v ~T0 @X0 1 ef ]
{
[; ;progetto.c: 30: void main(){
[e :U _main ]
[f ]
[; ;progetto.c: 31: setup();
"31
[e ( _setup ..  ]
[; ;progetto.c: 32: while(1){
"32
[e :U 369 ]
{
[; ;progetto.c: 33: while(detectButton() == 0);
"33
[e $U 371  ]
[e :U 372 ]
[e :U 371 ]
[e $ == -> ( _detectButton ..  `i -> 0 `i 372  ]
[e :U 373 ]
[; ;progetto.c: 34: functionsRoutine();
"34
[e ( _functionsRoutine ..  ]
"35
}
[e :U 368 ]
"32
[e $U 369  ]
[e :U 370 ]
[; ;progetto.c: 35: }
[; ;progetto.c: 36: }
"36
[e :UE 367 ]
}
"42
[v _setup `(v ~T0 @X0 1 ef ]
{
[; ;progetto.c: 42: void setup(void){
[e :U _setup ]
[f ]
[; ;progetto.c: 43: ADCON1=0x0F;
"43
[e = _ADCON1 -> -> 15 `i `uc ]
[; ;progetto.c: 44: OpenI2C_StSpeed();
"44
[e ( _OpenI2C_StSpeed ..  ]
[; ;progetto.c: 45: OSCCON= 0b01110000;
"45
[e = _OSCCON -> -> 112 `i `uc ]
[; ;progetto.c: 46: TRISB = 0b11110011;
"46
[e = _TRISB -> -> 243 `i `uc ]
[; ;progetto.c: 47: RBPU = 0;
"47
[e = _RBPU -> -> 0 `i `b ]
[; ;progetto.c: 48: LATB= 0b00000011;
"48
[e = _LATB -> -> 3 `i `uc ]
[; ;progetto.c: 49: RB3=0;
"49
[e = _RB3 -> -> 0 `i `b ]
[; ;progetto.c: 50: RB2=0;
"50
[e = _RB2 -> -> 0 `i `b ]
[; ;progetto.c: 51: TEA_setFreq(10250);
"51
[e ( _TEA_setFreq (1 -> 10250 `i ]
[; ;progetto.c: 52: TEA_cmd(0x02,1);
"52
[e ( _TEA_cmd (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 53: TEA_cmd(0x03,1);
"53
[e ( _TEA_cmd (2 , -> -> 3 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 54: TEA_cmd(0x04,1);
"54
[e ( _TEA_cmd (2 , -> -> 4 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 55: TEA_cmd(0x05,1);
"55
[e ( _TEA_cmd (2 , -> -> 5 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 56: TEA_cmd(0x02,1);
"56
[e ( _TEA_cmd (2 , -> -> 2 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 57: TEA_cmd(0x06,1);
"57
[e ( _TEA_cmd (2 , -> -> 6 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 58: TEA_cmd(0x08,1);
"58
[e ( _TEA_cmd (2 , -> -> 8 `i `uc -> -> 1 `i `uc ]
[; ;progetto.c: 59: TEA_cmd(0x09,2);
"59
[e ( _TEA_cmd (2 , -> -> 9 `i `uc -> -> 2 `i `uc ]
[; ;progetto.c: 60: }
"60
[e :UE 374 ]
}
"68
[v _functionsRoutine `(v ~T0 @X0 1 ef ]
{
[; ;progetto.c: 68: void functionsRoutine(void){
[e :U _functionsRoutine ]
[f ]
[; ;progetto.c: 69: switch(function){
"69
[e $U 377  ]
{
[; ;progetto.c: 70: case 0x10:
"70
[e :U 378 ]
[; ;progetto.c: 71: break;
"71
[e $U 376  ]
[; ;progetto.c: 72: case 0x11:
"72
[e :U 379 ]
[; ;progetto.c: 73: status^=1;
"73
[e =^ _status -> -> 1 `i `b ]
[; ;progetto.c: 74: TEA_cmd(0x07,status);
"74
[e ( _TEA_cmd (2 , -> -> 7 `i `uc -> -> _status `i `uc ]
[; ;progetto.c: 75: break;
"75
[e $U 376  ]
[; ;progetto.c: 76: case 0x12:
"76
[e :U 380 ]
[; ;progetto.c: 77: if (smode){
"77
[e $ ! _smode 381  ]
{
[; ;progetto.c: 78: TEA_setFreq(0);
"78
[e ( _TEA_setFreq (1 -> 0 `i ]
"79
}
[; ;progetto.c: 79: }
[e $U 382  ]
"80
[e :U 381 ]
[; ;progetto.c: 80: else{
{
[; ;progetto.c: 81: TEA_setFreq(8830);
"81
[e ( _TEA_setFreq (1 -> 8830 `i ]
"82
}
[e :U 382 ]
[; ;progetto.c: 82: }
[; ;progetto.c: 83: break;
"83
[e $U 376  ]
[; ;progetto.c: 84: case 0x13:
"84
[e :U 383 ]
[; ;progetto.c: 85: smode^=1;
"85
[e =^ _smode -> -> 1 `i `b ]
[; ;progetto.c: 86: break;
"86
[e $U 376  ]
[; ;progetto.c: 87: case 0x14:
"87
[e :U 384 ]
[; ;progetto.c: 88: if (smode){
"88
[e $ ! _smode 385  ]
{
[; ;progetto.c: 89: TEA_setFreq(1);
"89
[e ( _TEA_setFreq (1 -> 1 `i ]
"90
}
[; ;progetto.c: 90: }
[e $U 386  ]
"91
[e :U 385 ]
[; ;progetto.c: 91: else{
{
[; ;progetto.c: 92: TEA_setFreq(10250);
"92
[e ( _TEA_setFreq (1 -> 10250 `i ]
"93
}
[e :U 386 ]
[; ;progetto.c: 93: }
[; ;progetto.c: 94: default:
"94
[e :U 387 ]
[; ;progetto.c: 95: break;
"95
[e $U 376  ]
"96
}
[; ;progetto.c: 96: }
[e $U 376  ]
"69
[e :U 377 ]
[e [\ _function , $ -> -> 16 `i `uc 378
 , $ -> -> 17 `i `uc 379
 , $ -> -> 18 `i `uc 380
 , $ -> -> 19 `i `uc 383
 , $ -> -> 20 `i `uc 384
 387 ]
"96
[e :U 376 ]
[; ;progetto.c: 97: function=0;
"97
[e = _function -> -> 0 `i `uc ]
[; ;progetto.c: 98: _delay(150000);
"98
[e ( __delay (1 -> -> 150000 `l `ul ]
[; ;progetto.c: 99: _delay(150000);
"99
[e ( __delay (1 -> -> 150000 `l `ul ]
[; ;progetto.c: 100: _delay(150000);
"100
[e ( __delay (1 -> -> 150000 `l `ul ]
[; ;progetto.c: 101: }
"101
[e :UE 375 ]
}
"109
[v _detectButton `(uc ~T0 @X0 1 ef ]
{
[; ;progetto.c: 109: char detectButton(void){
[e :U _detectButton ]
[f ]
"110
[v _q `uc ~T0 @X0 1 a ]
[; ;progetto.c: 110: char q;
[; ;progetto.c: 111: if (!RB0 || !RB1){
"111
[e $ ! || ! _RB0 ! _RB1 389  ]
{
[; ;progetto.c: 112: _delay(100000);
"112
[e ( __delay (1 -> -> 100000 `l `ul ]
[; ;progetto.c: 113: if(!RB0&&!RB1){
"113
[e $ ! && ! _RB0 ! _RB1 390  ]
{
[; ;progetto.c: 114: function=0x10;
"114
[e = _function -> -> 16 `i `uc ]
"115
}
[; ;progetto.c: 115: }
[e $U 391  ]
"116
[e :U 390 ]
[; ;progetto.c: 116: else if (!RB0){
[e $ ! ! _RB0 392  ]
{
[; ;progetto.c: 117: for(q=0;q<4;q++) _delay(150000);
"117
{
[e = _q -> -> 0 `i `uc ]
[e $ < -> _q `i -> 4 `i 393  ]
[e $U 394  ]
[e :U 393 ]
[e ( __delay (1 -> -> 150000 `l `ul ]
[e ++ _q -> -> 1 `i `uc ]
[e $ < -> _q `i -> 4 `i 393  ]
[e :U 394 ]
}
[; ;progetto.c: 118: if(!RB0){
"118
[e $ ! ! _RB0 396  ]
{
[; ;progetto.c: 119: function=0x11;
"119
[e = _function -> -> 17 `i `uc ]
"120
}
[; ;progetto.c: 120: }
[e $U 397  ]
"121
[e :U 396 ]
[; ;progetto.c: 121: else{
{
[; ;progetto.c: 122: function=0x12;
"122
[e = _function -> -> 18 `i `uc ]
"123
}
[e :U 397 ]
"124
}
[; ;progetto.c: 123: }
[; ;progetto.c: 124: }
[e $U 398  ]
"125
[e :U 392 ]
[; ;progetto.c: 125: else if (!RB1){
[e $ ! ! _RB1 399  ]
{
[; ;progetto.c: 126: for(q=0;q<4;q++) _delay(150000);
"126
{
[e = _q -> -> 0 `i `uc ]
[e $ < -> _q `i -> 4 `i 400  ]
[e $U 401  ]
[e :U 400 ]
[e ( __delay (1 -> -> 150000 `l `ul ]
[e ++ _q -> -> 1 `i `uc ]
[e $ < -> _q `i -> 4 `i 400  ]
[e :U 401 ]
}
[; ;progetto.c: 127: if(!RB1){
"127
[e $ ! ! _RB1 403  ]
{
[; ;progetto.c: 128: function=0x13;
"128
[e = _function -> -> 19 `i `uc ]
"129
}
[; ;progetto.c: 129: }
[e $U 404  ]
"130
[e :U 403 ]
[; ;progetto.c: 130: else{
{
[; ;progetto.c: 131: function=0x14;
"131
[e = _function -> -> 20 `i `uc ]
"132
}
[e :U 404 ]
"133
}
[; ;progetto.c: 132: }
[; ;progetto.c: 133: }
[e $U 405  ]
"134
[e :U 399 ]
[; ;progetto.c: 134: else{
{
[; ;progetto.c: 135: function=0;
"135
[e = _function -> -> 0 `i `uc ]
"136
}
[e :U 405 ]
[e :U 398 ]
[e :U 391 ]
"137
}
[; ;progetto.c: 136: }
[; ;progetto.c: 137: }
[e $U 406  ]
"138
[e :U 389 ]
[; ;progetto.c: 138: else{
{
[; ;progetto.c: 139: function=0;
"139
[e = _function -> -> 0 `i `uc ]
"140
}
[e :U 406 ]
[; ;progetto.c: 140: }
[; ;progetto.c: 141: return function;
"141
[e ) _function ]
[e $UE 388  ]
[; ;progetto.c: 142: }
"142
[e :UE 388 ]
}
