{
  "module_name": "msm_atomic_trace.h",
  "hash_id": "c5826c543ff9e605ccae2823acd4d0846a4a986475b66640604d5b412dc360eb",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/msm_atomic_trace.h",
  "human_readable_source": " \n#if !defined(_MSM_GPU_TRACE_H_) || defined(TRACE_HEADER_MULTI_READ)\n#define _MSM_GPU_TRACE_H_\n\n#include <linux/tracepoint.h>\n\n#undef TRACE_SYSTEM\n#define TRACE_SYSTEM drm_msm_atomic\n#define TRACE_INCLUDE_FILE msm_atomic_trace\n\nTRACE_EVENT(msm_atomic_commit_tail_start,\n\t    TP_PROTO(bool async, unsigned crtc_mask),\n\t    TP_ARGS(async, crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(bool, async)\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->async = async;\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"async=%d crtc_mask=%x\",\n\t\t    __entry->async, __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_commit_tail_finish,\n\t    TP_PROTO(bool async, unsigned crtc_mask),\n\t    TP_ARGS(async, crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(bool, async)\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->async = async;\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"async=%d crtc_mask=%x\",\n\t\t    __entry->async, __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_async_commit_start,\n\t    TP_PROTO(unsigned crtc_mask),\n\t    TP_ARGS(crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"crtc_mask=%x\",\n\t\t    __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_async_commit_finish,\n\t    TP_PROTO(unsigned crtc_mask),\n\t    TP_ARGS(crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"crtc_mask=%x\",\n\t\t    __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_wait_flush_start,\n\t    TP_PROTO(unsigned crtc_mask),\n\t    TP_ARGS(crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"crtc_mask=%x\",\n\t\t    __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_wait_flush_finish,\n\t    TP_PROTO(unsigned crtc_mask),\n\t    TP_ARGS(crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"crtc_mask=%x\",\n\t\t    __entry->crtc_mask)\n);\n\nTRACE_EVENT(msm_atomic_flush_commit,\n\t    TP_PROTO(unsigned crtc_mask),\n\t    TP_ARGS(crtc_mask),\n\t    TP_STRUCT__entry(\n\t\t    __field(u32, crtc_mask)\n\t\t    ),\n\t    TP_fast_assign(\n\t\t    __entry->crtc_mask = crtc_mask;\n\t\t    ),\n\t    TP_printk(\"crtc_mask=%x\",\n\t\t    __entry->crtc_mask)\n);\n\n#endif\n\n#undef TRACE_INCLUDE_PATH\n#define TRACE_INCLUDE_PATH ../../drivers/gpu/drm/msm\n#include <trace/define_trace.h>\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}