Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 2bfeb97602e744bf8950e829cfd5f775 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_7 -L zynq_ultra_ps_e_vip_v1_0_7 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_Ultra96_behav xil_defaultlib.tb_Ultra96 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1BID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:288]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP1RID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP1RDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:292]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:329]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:330]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:360]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:363]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:369]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:376]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:405]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:408]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:413]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:414]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:416]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:419]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:421]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:450]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:453]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:458]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:459]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:461]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:464]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:466]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:495]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:498]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:503]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:504]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:506]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:509]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:511]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:540]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:548]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:549]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:551]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:554]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:556]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:585]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:588]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:593]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:594]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:596]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:599]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:601]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:630]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:639]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:641]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:644]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:646]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:667]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:669]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:672]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:674]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:677]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:680]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:683]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:685]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:686]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:688]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_WDATA' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:842]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'M_WSTRB' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:843]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'M_RDATA' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:865]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.1_0602_1208/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_7_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [/home/anurimoto/Project/Ultra96_Simple/Ultra96_Simple.ip_user_files/bd/UART_TEST/ip/UART_TEST_zynq_ultra_ps_e_0_1/sim/UART_TEST_zynq_ultra_ps_e_0_1_vip_wrapper.v:185]
WARNING: [VRFC 10-3283] element index 4096 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3283] element index 4096 into 'wrp_strb' is out of bounds [/wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_7.axi_vip_v1_1_7_top(C_AXI_INTERFA...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_7.zynq_ultra_ps_e_vip_v1_0_7(C_FCL...
Compiling module xil_defaultlib.UART_TEST_zynq_ultra_ps_e_0_1
Compiling module xil_defaultlib.UART_TEST
Compiling module xil_defaultlib.UART_TEST_wrapper
Compiling module xil_defaultlib.Ultra96
Compiling module xil_defaultlib.tb_Ultra96
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Ultra96_behav
