{"vcs1":{"timestamp_begin":1759402860.193046380, "rt":0.77, "ut":0.31, "st":0.13}}
{"vcselab":{"timestamp_begin":1759402861.020021074, "rt":0.56, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1759402861.625419921, "rt":0.19, "ut":0.09, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759402859.919841213}
{"VCS_COMP_START_TIME": 1759402859.919841213}
{"VCS_COMP_END_TIME": 1759402862.770873855}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 367212}}
{"vcselab": {"peak_mem": 229960}}
