-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI is 
    generic(
             DataWidth     : integer := 32; 
             AddressWidth     : integer := 7; 
             AddressRange    : integer := 100
    ); 
    port (
 
          address0        : in std_logic_vector(AddressWidth-1 downto 0); 
          ce0             : in std_logic; 
          q0              : out std_logic_vector(DataWidth-1 downto 0);

          reset               : in std_logic;
          clk                 : in std_logic
    ); 
end entity; 


architecture rtl of forward_forward_Pipeline_VITIS_LOOP_41_2_p_ZL28RNN_INPUT_WEIGHTS_TRANSPOSED_21_ROM_AUwdI is 
 
signal address0_tmp : std_logic_vector(AddressWidth-1 downto 0); 

type mem_array is array (0 to AddressRange-1) of std_logic_vector (DataWidth-1 downto 0); 

signal mem0 : mem_array := (
    0 => "10111101101111011110010011100001", 1 => "10111011111100010000100111111001", 2 => "00111011011001001100001010100000", 3 => "10111101001000000001010000011110", 
    4 => "00111101000100011011100000111110", 5 => "00111100000011000100000110101010", 6 => "00111100001001010010110011000001", 7 => "10111100010011100111110010101100", 
    8 => "00111101101011100010111010101111", 9 => "00111100110111110000101101101100", 10 => "10111101000100010011101110110001", 11 => "10111100000011101100111101001111", 
    12 => "00111100000001100100000101001111", 13 => "00111100101100110111001000010100", 14 => "00111100010110000000110010101101", 15 => "00111101001101001000101001010011", 
    16 => "00111101001010100100011011010001", 17 => "00111101001011100011100111011010", 18 => "00111100110101110010001011110100", 19 => "00111100111010110011000000011101", 
    20 => "10111100101110011010011110101010", 21 => "10111101000001000110011011100001", 22 => "10111011111010000111110001011000", 23 => "00111001100100110000101010011101", 
    24 => "10111101101011001101000010010111", 25 => "00111101100111100110001110100110", 26 => "00111011010110010101111100001110", 27 => "00111101001110101101001001000010", 
    28 => "00111101010101001000111001110110", 29 => "10111011101101110000101101001010", 30 => "10111100111101001011010101101101", 31 => "10111011101110100110000001111110", 
    32 => "10111101000000111110111101010101", 33 => "10111101010100101111111001010010", 34 => "10111100010010100001100011111100", 35 => "10111011100001001111101000110001", 
    36 => "00111100111101101011101010001011", 37 => "00111101110100010001010011011111", 38 => "00111100010110101011100110100010", 39 => "10111101100001001111001000010001", 
    40 => "10111101111111001100110011010111", 41 => "00111100011100000011101010011101", 42 => "10111100011111010111100100100010", 43 => "00111011101101100000001011000000", 
    44 => "10111101000011010010001110101000", 45 => "10111100110111110110100011100000", 46 => "10111011110100110100010100111010", 47 => "00111100101111000101110111111101", 
    48 => "00111011111000000011110010100010", 49 => "00111101010110001100001001010101", 50 => "10111101101100001100111110010001", 51 => "10111100100010101001100101100001", 
    52 => "00111100110001100011010110100101", 53 => "00111101100011101010111010000101", 54 => "00111011101111010100100010001010", 55 => "10111101000011011010101111011001", 
    56 => "10111100100000010000001110010001", 57 => "10111101110001110110011011011011", 58 => "10111011110010001101100001110111", 59 => "10111101001000001001000011111010", 
    60 => "10111011001110111100011011000111", 61 => "10111100110010101011001000010111", 62 => "00111100001010110111111101000111", 63 => "00111100100011000111110110000000", 
    64 => "00111100101100010001111100010011", 65 => "10111100001100101001101110111111", 66 => "00111101111110101101111001100110", 67 => "10111010111101110000110010000100", 
    68 => "00111101100010100001011001111101", 69 => "00111100110001100001111001110100", 70 => "10111101000011000111110111010101", 71 => "10111100110100001001001000000000", 
    72 => "10111011000110010011011000010010", 73 => "00111010010101111000011101100010", 74 => "10111100111001000111100001110100", 75 => "00111101011101110011100000101110", 
    76 => "10111100101110011110011000010100", 77 => "00111100001001100001000111000011", 78 => "10111101000101001111100011001101", 79 => "00111100110011001101111000010101", 
    80 => "10111011000000001000000100001101", 81 => "00111101100111010100111010111001", 82 => "00111100100101101110110000011101", 83 => "10111101001000011000001001010010", 
    84 => "10111101000100100110011011111001", 85 => "10111011111100101100100011011101", 86 => "10111100100010010101011001101001", 87 => "00111101000000110010110000011100", 
    88 => "00111100110010001101000010000111", 89 => "10111100001001100101000110011000", 90 => "00111011100000000101100100010101", 91 => "10111101001100010100111101000010", 
    92 => "10111101000011011000010010110111", 93 => "00111100111100000110000010001000", 94 => "10111010001001011001111100111101", 95 => "10111101110000101010001000101101", 
    96 => "00111101001111011000100000110110", 97 => "10111100101010111110111111000111", 98 => "10111101000101100001000111000001", 99 => "10111110000001001000100101010110");



begin 

 
memory_access_guard_0: process (address0) 
begin
      address0_tmp <= address0;
--synthesis translate_off
      if (CONV_INTEGER(address0) > AddressRange-1) then
           address0_tmp <= (others => '0');
      else 
           address0_tmp <= address0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
 
        if (ce0 = '1') then  
            q0 <= mem0(CONV_INTEGER(address0_tmp)); 
        end if;

end if;
end process;

end rtl;

